{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588216981538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588216981538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 12:23:01 2020 " "Processing started: Thu Apr 30 12:23:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588216981538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1588216981538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pre_lab_5 -c pre_lab_5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off pre_lab_5 -c pre_lab_5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1588216981538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1588216981827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1588216981827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dff_w_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/dff_w_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_w_clear-Behavioral " "Found design unit 1: DFF_w_clear-Behavioral" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989343 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_w_clear " "Found entity 1: DFF_w_clear" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588216989343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench_tff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench_tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_TFF-behavior " "Found design unit 1: testbench_TFF-behavior" {  } { { "vhdl/testbench_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_TFF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989345 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_TFF " "Found entity 1: testbench_TFF" {  } { { "vhdl/testbench_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_TFF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588216989345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_counter-behavior " "Found design unit 1: testbench_counter-behavior" {  } { { "vhdl/testbench_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989346 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_counter " "Found entity 1: testbench_counter" {  } { { "vhdl/testbench_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588216989346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/my_tff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/my_tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_TFF-behavior " "Found design unit 1: my_TFF-behavior" {  } { { "vhdl/my_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_TFF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989348 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_TFF " "Found entity 1: my_TFF" {  } { { "vhdl/my_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_TFF.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588216989348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/my_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/my_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_counter-behavior " "Found design unit 1: my_counter-behavior" {  } { { "vhdl/my_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989350 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Found entity 1: my_counter" {  } { { "vhdl/my_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588216989350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_TFF " "Elaborating entity \"my_TFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1588216989373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_w_clear DFF_w_clear:DFF1 " "Elaborating entity \"DFF_w_clear\" for hierarchy \"DFF_w_clear:DFF1\"" {  } { { "vhdl/my_TFF.vhd" "DFF1" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_TFF.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588216989374 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "async_clear DFF_w_clear.vhd(20) " "VHDL Process Statement warning at DFF_w_clear.vhd(20): signal \"async_clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1588216989375 "|my_TFF|DFF_w_clear:DFF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN DFF_w_clear.vhd(22) " "VHDL Process Statement warning at DFF_w_clear.vhd(22): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1588216989375 "|my_TFF|DFF_w_clear:DFF1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588216989511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 12:23:09 2020 " "Processing ended: Thu Apr 30 12:23:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588216989511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588216989511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588216989511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1588216989511 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1588216990102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588216990550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588216990560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 12:23:10 2020 " "Processing started: Thu Apr 30 12:23:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588216990560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1588216990560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim pre_lab_5 pre_lab_5 " "Command: quartus_sh -t d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim pre_lab_5 pre_lab_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1588216990560 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim pre_lab_5 pre_lab_5 " "Quartus(args): --rtl_sim pre_lab_5 pre_lab_5" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1588216990560 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1588216990689 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1588216990758 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1588216990759 ""}
{ "Warning" "0" "" "Warning: File pre_lab_5_run_msim_rtl_vhdl.do already exists - backing up current file as pre_lab_5_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File pre_lab_5_run_msim_rtl_vhdl.do already exists - backing up current file as pre_lab_5_run_msim_rtl_vhdl.do.bak11" 0 0 "Shell" 0 0 1588216990813 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/simulation/modelsim/pre_lab_5_run_msim_rtl_vhdl.do" {  } { { "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/simulation/modelsim/pre_lab_5_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/simulation/modelsim/pre_lab_5_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/simulation/modelsim/pre_lab_5_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1588216990825 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1588216990825 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1588216990827 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1588216990827 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/pre_lab_5_nativelink_simulation.rpt" {  } { { "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/pre_lab_5_nativelink_simulation.rpt" "0" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/pre_lab_5_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/pre_lab_5_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1588216990827 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1588216990827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588216990828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 12:23:10 2020 " "Processing ended: Thu Apr 30 12:23:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588216990828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588216990828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588216990828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1588216990828 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus Prime Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1588217375289 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588216981538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588216981538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 12:23:01 2020 " "Processing started: Thu Apr 30 12:23:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588216981538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1588216981538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pre_lab_5 -c pre_lab_5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off pre_lab_5 -c pre_lab_5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1588216981538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1588216981827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1588216981827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dff_w_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/dff_w_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_w_clear-Behavioral " "Found design unit 1: DFF_w_clear-Behavioral" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989343 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_w_clear " "Found entity 1: DFF_w_clear" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588216989343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench_tff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench_tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_TFF-behavior " "Found design unit 1: testbench_TFF-behavior" {  } { { "vhdl/testbench_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_TFF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989345 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_TFF " "Found entity 1: testbench_TFF" {  } { { "vhdl/testbench_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_TFF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588216989345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_counter-behavior " "Found design unit 1: testbench_counter-behavior" {  } { { "vhdl/testbench_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989346 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_counter " "Found entity 1: testbench_counter" {  } { { "vhdl/testbench_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588216989346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/my_tff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/my_tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_TFF-behavior " "Found design unit 1: my_TFF-behavior" {  } { { "vhdl/my_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_TFF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989348 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_TFF " "Found entity 1: my_TFF" {  } { { "vhdl/my_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_TFF.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588216989348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/my_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/my_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_counter-behavior " "Found design unit 1: my_counter-behavior" {  } { { "vhdl/my_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989350 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Found entity 1: my_counter" {  } { { "vhdl/my_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588216989350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_TFF " "Elaborating entity \"my_TFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1588216989373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_w_clear DFF_w_clear:DFF1 " "Elaborating entity \"DFF_w_clear\" for hierarchy \"DFF_w_clear:DFF1\"" {  } { { "vhdl/my_TFF.vhd" "DFF1" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_TFF.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588216989374 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "async_clear DFF_w_clear.vhd(20) " "VHDL Process Statement warning at DFF_w_clear.vhd(20): signal \"async_clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1588216989375 "|my_TFF|DFF_w_clear:DFF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN DFF_w_clear.vhd(22) " "VHDL Process Statement warning at DFF_w_clear.vhd(22): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1588216989375 "|my_TFF|DFF_w_clear:DFF1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588216989511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 12:23:09 2020 " "Processing ended: Thu Apr 30 12:23:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588216989511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588216989511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588216989511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1588216989511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1588216981538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588216981538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 12:23:01 2020 " "Processing started: Thu Apr 30 12:23:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588216981538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Design Software" 0 -1 1588216981538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pre_lab_5 -c pre_lab_5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off pre_lab_5 -c pre_lab_5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 1 0 "Design Software" 0 -1 1588216981538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Design Software" 0 -1 1588216981827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Design Software" 0 -1 1588216981827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dff_w_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/dff_w_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_w_clear-Behavioral " "Found design unit 1: DFF_w_clear-Behavioral" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989343 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_w_clear " "Found entity 1: DFF_w_clear" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Design Software" 0 -1 1588216989343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench_tff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench_tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_TFF-behavior " "Found design unit 1: testbench_TFF-behavior" {  } { { "vhdl/testbench_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_TFF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989345 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_TFF " "Found entity 1: testbench_TFF" {  } { { "vhdl/testbench_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_TFF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Design Software" 0 -1 1588216989345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_counter-behavior " "Found design unit 1: testbench_counter-behavior" {  } { { "vhdl/testbench_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989346 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_counter " "Found entity 1: testbench_counter" {  } { { "vhdl/testbench_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Design Software" 0 -1 1588216989346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/my_tff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/my_tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_TFF-behavior " "Found design unit 1: my_TFF-behavior" {  } { { "vhdl/my_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_TFF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989348 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_TFF " "Found entity 1: my_TFF" {  } { { "vhdl/my_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_TFF.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Design Software" 0 -1 1588216989348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/my_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/my_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_counter-behavior " "Found design unit 1: my_counter-behavior" {  } { { "vhdl/my_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989350 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Found entity 1: my_counter" {  } { { "vhdl/my_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588216989350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Design Software" 0 -1 1588216989350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_TFF " "Elaborating entity \"my_TFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Design Software" 0 -1 1588216989373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_w_clear DFF_w_clear:DFF1 " "Elaborating entity \"DFF_w_clear\" for hierarchy \"DFF_w_clear:DFF1\"" {  } { { "vhdl/my_TFF.vhd" "DFF1" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_TFF.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Design Software" 0 -1 1588216989374 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "async_clear DFF_w_clear.vhd(20) " "VHDL Process Statement warning at DFF_w_clear.vhd(20): signal \"async_clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Design Software" 0 -1 1588216989375 "|my_TFF|DFF_w_clear:DFF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN DFF_w_clear.vhd(22) " "VHDL Process Statement warning at DFF_w_clear.vhd(22): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Design Software" 0 -1 1588216989375 "|my_TFF|DFF_w_clear:DFF1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588216989511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 12:23:09 2020 " "Processing ended: Thu Apr 30 12:23:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588216989511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588216989511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588216989511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Design Software" 0 -1 1588216989511 ""}
