vendor_name = ModelSim
source_file = 1, C:/Users/peter_000/Desktop/OCOEAEA OOOOCIAOA/QUARTUS Project 2/VHDLEXAMPLE.vhd
source_file = 1, C:/Users/peter_000/Desktop/OCOEAEA OOOOCIAOA/QUARTUS Project 2/Waveform.vwf
source_file = 1, C:/Users/peter_000/Desktop/OCOEAEA OOOOCIAOA/QUARTUS Project 2/db/VHDLEXAMPLE.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = VHDLEXAMPLE
instance = comp, \x1~I , x1, VHDLEXAMPLE, 1
instance = comp, \x2~I , x2, VHDLEXAMPLE, 1
instance = comp, \x3~I , x3, VHDLEXAMPLE, 1
instance = comp, \f~0 , f~0, VHDLEXAMPLE, 1
instance = comp, \f~I , f, VHDLEXAMPLE, 1
