INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/alu_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/cla_32_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/cla_4_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/decode_cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/execute_cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/fetch_cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/main_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/memory_cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/pipelined_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/sign_extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/writeback_cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/test_benches/pipelined_mips_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_mips_tb
