
mc-3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000afd4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017c8  0800b164  0800b164  0000c164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c92c  0800c92c  0000e078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c92c  0800c92c  0000d92c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c934  0800c934  0000e078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c934  0800c934  0000d934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c938  0800c938  0000d938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800c93c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e078  2**0
                  CONTENTS
 10 .bss          000053d0  20000078  20000078  0000e078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005448  20005448  0000e078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c597  00000000  00000000  0000e0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000459f  00000000  00000000  0002a63f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001948  00000000  00000000  0002ebe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000253ab  00000000  00000000  00030528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f8e3  00000000  00000000  000558d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9b90  00000000  00000000  000751b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014ed46  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 0000139b  00000000  00000000  0014ed89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006e64  00000000  00000000  00150124  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  00156f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b14c 	.word	0x0800b14c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800b14c 	.word	0x0800b14c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationMallocFailedHook>:
/* Hook prototypes */
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  /* Called if pvPortMalloc() fails. */
}
 80005a0:	bf00      	nop
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
	...

080005ac <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  reset_game(&g_state);
 80005b0:	4819      	ldr	r0, [pc, #100]	@ (8000618 <MX_FREERTOS_Init+0x6c>)
 80005b2:	f000 fb09 	bl	8000bc8 <reset_game>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  inputQueueHandle = osMessageQueueNew(INPUT_QUEUE_LENGTH, sizeof(uint8_t), &inputQueue_attributes);
 80005b6:	4a19      	ldr	r2, [pc, #100]	@ (800061c <MX_FREERTOS_Init+0x70>)
 80005b8:	2101      	movs	r1, #1
 80005ba:	2008      	movs	r0, #8
 80005bc:	f006 ff12 	bl	80073e4 <osMessageQueueNew>
 80005c0:	4603      	mov	r3, r0
 80005c2:	4a17      	ldr	r2, [pc, #92]	@ (8000620 <MX_FREERTOS_Init+0x74>)
 80005c4:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005c6:	4a17      	ldr	r2, [pc, #92]	@ (8000624 <MX_FREERTOS_Init+0x78>)
 80005c8:	2100      	movs	r1, #0
 80005ca:	4817      	ldr	r0, [pc, #92]	@ (8000628 <MX_FREERTOS_Init+0x7c>)
 80005cc:	f006 fd4f 	bl	800706e <osThreadNew>
 80005d0:	4603      	mov	r3, r0
 80005d2:	4a16      	ldr	r2, [pc, #88]	@ (800062c <MX_FREERTOS_Init+0x80>)
 80005d4:	6013      	str	r3, [r2, #0]

  /* creation of InputTask */
  InputTaskHandle = osThreadNew(StartInputTask, NULL, &InputTask_attributes);
 80005d6:	4a16      	ldr	r2, [pc, #88]	@ (8000630 <MX_FREERTOS_Init+0x84>)
 80005d8:	2100      	movs	r1, #0
 80005da:	4816      	ldr	r0, [pc, #88]	@ (8000634 <MX_FREERTOS_Init+0x88>)
 80005dc:	f006 fd47 	bl	800706e <osThreadNew>
 80005e0:	4603      	mov	r3, r0
 80005e2:	4a15      	ldr	r2, [pc, #84]	@ (8000638 <MX_FREERTOS_Init+0x8c>)
 80005e4:	6013      	str	r3, [r2, #0]

  /* creation of GameTask */
  GameTaskHandle = osThreadNew(StartGameTask, NULL, &GameTask_attributes);
 80005e6:	4a15      	ldr	r2, [pc, #84]	@ (800063c <MX_FREERTOS_Init+0x90>)
 80005e8:	2100      	movs	r1, #0
 80005ea:	4815      	ldr	r0, [pc, #84]	@ (8000640 <MX_FREERTOS_Init+0x94>)
 80005ec:	f006 fd3f 	bl	800706e <osThreadNew>
 80005f0:	4603      	mov	r3, r0
 80005f2:	4a14      	ldr	r2, [pc, #80]	@ (8000644 <MX_FREERTOS_Init+0x98>)
 80005f4:	6013      	str	r3, [r2, #0]

  /* creation of RenderTask */
  RenderTaskHandle = osThreadNew(StartRenderTask, NULL, &RenderTask_attributes);
 80005f6:	4a14      	ldr	r2, [pc, #80]	@ (8000648 <MX_FREERTOS_Init+0x9c>)
 80005f8:	2100      	movs	r1, #0
 80005fa:	4814      	ldr	r0, [pc, #80]	@ (800064c <MX_FREERTOS_Init+0xa0>)
 80005fc:	f006 fd37 	bl	800706e <osThreadNew>
 8000600:	4603      	mov	r3, r0
 8000602:	4a13      	ldr	r2, [pc, #76]	@ (8000650 <MX_FREERTOS_Init+0xa4>)
 8000604:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  gameStateMutexHandle = osMutexNew(&gameStateMutex_attributes);
 8000606:	4813      	ldr	r0, [pc, #76]	@ (8000654 <MX_FREERTOS_Init+0xa8>)
 8000608:	f006 fdde 	bl	80071c8 <osMutexNew>
 800060c:	4603      	mov	r3, r0
 800060e:	4a12      	ldr	r2, [pc, #72]	@ (8000658 <MX_FREERTOS_Init+0xac>)
 8000610:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000612:	bf00      	nop
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000094 	.word	0x20000094
 800061c:	0800c828 	.word	0x0800c828
 8000620:	200004a4 	.word	0x200004a4
 8000624:	0800c850 	.word	0x0800c850
 8000628:	0800065d 	.word	0x0800065d
 800062c:	200004ac 	.word	0x200004ac
 8000630:	0800c874 	.word	0x0800c874
 8000634:	0800066d 	.word	0x0800066d
 8000638:	200004b0 	.word	0x200004b0
 800063c:	0800c898 	.word	0x0800c898
 8000640:	080006d5 	.word	0x080006d5
 8000644:	200004b4 	.word	0x200004b4
 8000648:	0800c8bc 	.word	0x0800c8bc
 800064c:	0800088d 	.word	0x0800088d
 8000650:	200004b8 	.word	0x200004b8
 8000654:	0800c840 	.word	0x0800c840
 8000658:	200004a8 	.word	0x200004a8

0800065c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000664:	2001      	movs	r0, #1
 8000666:	f006 fd94 	bl	8007192 <osDelay>
 800066a:	e7fb      	b.n	8000664 <StartDefaultTask+0x8>

0800066c <StartInputTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartInputTask */
void StartInputTask(void *argument)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b084      	sub	sp, #16
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartInputTask */
  kb_init();
 8000674:	f000 fe3c 	bl	80012f0 <kb_init>
  char prev_key = 0;
 8000678:	2300      	movs	r3, #0
 800067a:	73fb      	strb	r3, [r7, #15]

  /* Infinite loop */
  for(;;)
  {
    char key = kb_get_symb();
 800067c:	f000 feea 	bl	8001454 <kb_get_symb>
 8000680:	4603      	mov	r3, r0
 8000682:	73bb      	strb	r3, [r7, #14]
    if (key == 0) {
 8000684:	7bbb      	ldrb	r3, [r7, #14]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d105      	bne.n	8000696 <StartInputTask+0x2a>
      prev_key = 0;
 800068a:	2300      	movs	r3, #0
 800068c:	73fb      	strb	r3, [r7, #15]
      osDelay(30);
 800068e:	201e      	movs	r0, #30
 8000690:	f006 fd7f 	bl	8007192 <osDelay>
      continue;
 8000694:	e01a      	b.n	80006cc <StartInputTask+0x60>
    }

    if (key != prev_key) {
 8000696:	7bba      	ldrb	r2, [r7, #14]
 8000698:	7bfb      	ldrb	r3, [r7, #15]
 800069a:	429a      	cmp	r2, r3
 800069c:	d013      	beq.n	80006c6 <StartInputTask+0x5a>
      uint8_t cmd;
      if (key_to_command(key, &cmd) == 1) {
 800069e:	f107 020d 	add.w	r2, r7, #13
 80006a2:	7bbb      	ldrb	r3, [r7, #14]
 80006a4:	4611      	mov	r1, r2
 80006a6:	4618      	mov	r0, r3
 80006a8:	f000 f94c 	bl	8000944 <key_to_command>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b01      	cmp	r3, #1
 80006b0:	d107      	bne.n	80006c2 <StartInputTask+0x56>
        (void)osMessageQueuePut(inputQueueHandle, &cmd, 0, 0);
 80006b2:	4b07      	ldr	r3, [pc, #28]	@ (80006d0 <StartInputTask+0x64>)
 80006b4:	6818      	ldr	r0, [r3, #0]
 80006b6:	f107 010d 	add.w	r1, r7, #13
 80006ba:	2300      	movs	r3, #0
 80006bc:	2200      	movs	r2, #0
 80006be:	f006 ff05 	bl	80074cc <osMessageQueuePut>
      }
      prev_key = key;
 80006c2:	7bbb      	ldrb	r3, [r7, #14]
 80006c4:	73fb      	strb	r3, [r7, #15]
    }
    osDelay(30);
 80006c6:	201e      	movs	r0, #30
 80006c8:	f006 fd63 	bl	8007192 <osDelay>
  {
 80006cc:	e7d6      	b.n	800067c <StartInputTask+0x10>
 80006ce:	bf00      	nop
 80006d0:	200004a4 	.word	0x200004a4

080006d4 <StartGameTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGameTask */
void StartGameTask(void *argument)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b086      	sub	sp, #24
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGameTask */
  TickType_t last_wake_time = xTaskGetTickCount();
 80006dc:	f008 fba4 	bl	8008e28 <xTaskGetTickCount>
 80006e0:	4603      	mov	r3, r0
 80006e2:	613b      	str	r3, [r7, #16]
  TickType_t step_delay = pdMS_TO_TICKS(g_diff_step_ms[g_selected_diff]);
 80006e4:	4b61      	ldr	r3, [pc, #388]	@ (800086c <StartGameTask+0x198>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	461a      	mov	r2, r3
 80006ea:	4b61      	ldr	r3, [pc, #388]	@ (8000870 <StartGameTask+0x19c>)
 80006ec:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80006f0:	461a      	mov	r2, r3
 80006f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006f6:	fb02 f303 	mul.w	r3, r2, r3
 80006fa:	4a5e      	ldr	r2, [pc, #376]	@ (8000874 <StartGameTask+0x1a0>)
 80006fc:	fba2 2303 	umull	r2, r3, r2, r3
 8000700:	099b      	lsrs	r3, r3, #6
 8000702:	617b      	str	r3, [r7, #20]
  uint8_t ate_food = 0;
 8000704:	2300      	movs	r3, #0
 8000706:	73fb      	strb	r3, [r7, #15]
  uint8_t died = 0;
 8000708:	2300      	movs	r3, #0
 800070a:	73bb      	strb	r3, [r7, #14]

  osMutexAcquire(gameStateMutexHandle, osWaitForever);
 800070c:	4b5a      	ldr	r3, [pc, #360]	@ (8000878 <StartGameTask+0x1a4>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	f04f 31ff 	mov.w	r1, #4294967295
 8000714:	4618      	mov	r0, r3
 8000716:	f006 fddd 	bl	80072d4 <osMutexAcquire>
  reset_game(&g_state);
 800071a:	4858      	ldr	r0, [pc, #352]	@ (800087c <StartGameTask+0x1a8>)
 800071c:	f000 fa54 	bl	8000bc8 <reset_game>
  osMutexRelease(gameStateMutexHandle);
 8000720:	4b55      	ldr	r3, [pc, #340]	@ (8000878 <StartGameTask+0x1a4>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4618      	mov	r0, r3
 8000726:	f006 fe20 	bl	800736a <osMutexRelease>

  /* Infinite loop */
  for(;;)
  {
    ate_food = 0;
 800072a:	2300      	movs	r3, #0
 800072c:	73fb      	strb	r3, [r7, #15]
    died = 0;
 800072e:	2300      	movs	r3, #0
 8000730:	73bb      	strb	r3, [r7, #14]

    osMutexAcquire(gameStateMutexHandle, osWaitForever);
 8000732:	4b51      	ldr	r3, [pc, #324]	@ (8000878 <StartGameTask+0x1a4>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	f04f 31ff 	mov.w	r1, #4294967295
 800073a:	4618      	mov	r0, r3
 800073c:	f006 fdca 	bl	80072d4 <osMutexAcquire>
    uint8_t cmd;
    while (osMessageQueueGet(inputQueueHandle, &cmd, NULL, 0) == osOK) {
 8000740:	e04c      	b.n	80007dc <StartGameTask+0x108>
      if (g_menu_active) {
 8000742:	4b4f      	ldr	r3, [pc, #316]	@ (8000880 <StartGameTask+0x1ac>)
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	b2db      	uxtb	r3, r3
 8000748:	2b00      	cmp	r3, #0
 800074a:	d042      	beq.n	80007d2 <StartGameTask+0xfe>
        if (cmd == CMD_MENU_UP && g_selected_diff > 0) {
 800074c:	7b7b      	ldrb	r3, [r7, #13]
 800074e:	2bf0      	cmp	r3, #240	@ 0xf0
 8000750:	d10d      	bne.n	800076e <StartGameTask+0x9a>
 8000752:	4b46      	ldr	r3, [pc, #280]	@ (800086c <StartGameTask+0x198>)
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d009      	beq.n	800076e <StartGameTask+0x9a>
          g_selected_diff--;
 800075a:	4b44      	ldr	r3, [pc, #272]	@ (800086c <StartGameTask+0x198>)
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	3b01      	subs	r3, #1
 8000760:	b2da      	uxtb	r2, r3
 8000762:	4b42      	ldr	r3, [pc, #264]	@ (800086c <StartGameTask+0x198>)
 8000764:	701a      	strb	r2, [r3, #0]
          g_dirty = 1U;
 8000766:	4b47      	ldr	r3, [pc, #284]	@ (8000884 <StartGameTask+0x1b0>)
 8000768:	2201      	movs	r2, #1
 800076a:	701a      	strb	r2, [r3, #0]
 800076c:	e036      	b.n	80007dc <StartGameTask+0x108>
        } else if (cmd == CMD_MENU_DOWN && g_selected_diff + 1 < DIFF_COUNT) {
 800076e:	7b7b      	ldrb	r3, [r7, #13]
 8000770:	2bf1      	cmp	r3, #241	@ 0xf1
 8000772:	d10d      	bne.n	8000790 <StartGameTask+0xbc>
 8000774:	4b3d      	ldr	r3, [pc, #244]	@ (800086c <StartGameTask+0x198>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b02      	cmp	r3, #2
 800077a:	d809      	bhi.n	8000790 <StartGameTask+0xbc>
          g_selected_diff++;
 800077c:	4b3b      	ldr	r3, [pc, #236]	@ (800086c <StartGameTask+0x198>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	3301      	adds	r3, #1
 8000782:	b2da      	uxtb	r2, r3
 8000784:	4b39      	ldr	r3, [pc, #228]	@ (800086c <StartGameTask+0x198>)
 8000786:	701a      	strb	r2, [r3, #0]
          g_dirty = 1U;
 8000788:	4b3e      	ldr	r3, [pc, #248]	@ (8000884 <StartGameTask+0x1b0>)
 800078a:	2201      	movs	r2, #1
 800078c:	701a      	strb	r2, [r3, #0]
 800078e:	e025      	b.n	80007dc <StartGameTask+0x108>
        } else if (cmd == CMD_RESTART) {
 8000790:	7b7b      	ldrb	r3, [r7, #13]
 8000792:	2bff      	cmp	r3, #255	@ 0xff
 8000794:	d122      	bne.n	80007dc <StartGameTask+0x108>
          g_menu_active = 0U;
 8000796:	4b3a      	ldr	r3, [pc, #232]	@ (8000880 <StartGameTask+0x1ac>)
 8000798:	2200      	movs	r2, #0
 800079a:	701a      	strb	r2, [r3, #0]
          step_delay = pdMS_TO_TICKS(g_diff_step_ms[g_selected_diff]);
 800079c:	4b33      	ldr	r3, [pc, #204]	@ (800086c <StartGameTask+0x198>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	461a      	mov	r2, r3
 80007a2:	4b33      	ldr	r3, [pc, #204]	@ (8000870 <StartGameTask+0x19c>)
 80007a4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80007a8:	461a      	mov	r2, r3
 80007aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007ae:	fb02 f303 	mul.w	r3, r2, r3
 80007b2:	4a30      	ldr	r2, [pc, #192]	@ (8000874 <StartGameTask+0x1a0>)
 80007b4:	fba2 2303 	umull	r2, r3, r2, r3
 80007b8:	099b      	lsrs	r3, r3, #6
 80007ba:	617b      	str	r3, [r7, #20]
          last_wake_time = xTaskGetTickCount();
 80007bc:	f008 fb34 	bl	8008e28 <xTaskGetTickCount>
 80007c0:	4603      	mov	r3, r0
 80007c2:	613b      	str	r3, [r7, #16]
          reset_game(&g_state);
 80007c4:	482d      	ldr	r0, [pc, #180]	@ (800087c <StartGameTask+0x1a8>)
 80007c6:	f000 f9ff 	bl	8000bc8 <reset_game>
          g_dirty = 1U;
 80007ca:	4b2e      	ldr	r3, [pc, #184]	@ (8000884 <StartGameTask+0x1b0>)
 80007cc:	2201      	movs	r2, #1
 80007ce:	701a      	strb	r2, [r3, #0]
 80007d0:	e004      	b.n	80007dc <StartGameTask+0x108>
        }
      } else {
        handle_input(&g_state, cmd);
 80007d2:	7b7b      	ldrb	r3, [r7, #13]
 80007d4:	4619      	mov	r1, r3
 80007d6:	4829      	ldr	r0, [pc, #164]	@ (800087c <StartGameTask+0x1a8>)
 80007d8:	f000 fa4c 	bl	8000c74 <handle_input>
    while (osMessageQueueGet(inputQueueHandle, &cmd, NULL, 0) == osOK) {
 80007dc:	4b2a      	ldr	r3, [pc, #168]	@ (8000888 <StartGameTask+0x1b4>)
 80007de:	6818      	ldr	r0, [r3, #0]
 80007e0:	f107 010d 	add.w	r1, r7, #13
 80007e4:	2300      	movs	r3, #0
 80007e6:	2200      	movs	r2, #0
 80007e8:	f006 fed0 	bl	800758c <osMessageQueueGet>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d0a7      	beq.n	8000742 <StartGameTask+0x6e>
      }
    }

    if (!g_menu_active) {
 80007f2:	4b23      	ldr	r3, [pc, #140]	@ (8000880 <StartGameTask+0x1ac>)
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d10a      	bne.n	8000812 <StartGameTask+0x13e>
      game_step(&g_state, &ate_food, &died);
 80007fc:	f107 020e 	add.w	r2, r7, #14
 8000800:	f107 030f 	add.w	r3, r7, #15
 8000804:	4619      	mov	r1, r3
 8000806:	481d      	ldr	r0, [pc, #116]	@ (800087c <StartGameTask+0x1a8>)
 8000808:	f000 fa5a 	bl	8000cc0 <game_step>
      g_dirty = 1U;
 800080c:	4b1d      	ldr	r3, [pc, #116]	@ (8000884 <StartGameTask+0x1b0>)
 800080e:	2201      	movs	r2, #1
 8000810:	701a      	strb	r2, [r3, #0]
    }
    osMutexRelease(gameStateMutexHandle);
 8000812:	4b19      	ldr	r3, [pc, #100]	@ (8000878 <StartGameTask+0x1a4>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4618      	mov	r0, r3
 8000818:	f006 fda7 	bl	800736a <osMutexRelease>

    if (ate_food) {
 800081c:	7bfb      	ldrb	r3, [r7, #15]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d008      	beq.n	8000834 <StartGameTask+0x160>
      play_note(1200);
 8000822:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8000826:	f000 ff09 	bl	800163c <play_note>
      osDelay(30);
 800082a:	201e      	movs	r0, #30
 800082c:	f006 fcb1 	bl	8007192 <osDelay>
      stop_note();
 8000830:	f000 ff24 	bl	800167c <stop_note>
    }
    if (died) {
 8000834:	7bbb      	ldrb	r3, [r7, #14]
 8000836:	2b00      	cmp	r3, #0
 8000838:	d007      	beq.n	800084a <StartGameTask+0x176>
      play_note(200);
 800083a:	20c8      	movs	r0, #200	@ 0xc8
 800083c:	f000 fefe 	bl	800163c <play_note>
      osDelay(200);
 8000840:	20c8      	movs	r0, #200	@ 0xc8
 8000842:	f006 fca6 	bl	8007192 <osDelay>
      stop_note();
 8000846:	f000 ff19 	bl	800167c <stop_note>
    }

    if (!g_menu_active) {
 800084a:	4b0d      	ldr	r3, [pc, #52]	@ (8000880 <StartGameTask+0x1ac>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	b2db      	uxtb	r3, r3
 8000850:	2b00      	cmp	r3, #0
 8000852:	d106      	bne.n	8000862 <StartGameTask+0x18e>
      vTaskDelayUntil(&last_wake_time, step_delay);
 8000854:	f107 0310 	add.w	r3, r7, #16
 8000858:	6979      	ldr	r1, [r7, #20]
 800085a:	4618      	mov	r0, r3
 800085c:	f008 f91a 	bl	8008a94 <vTaskDelayUntil>
 8000860:	e763      	b.n	800072a <StartGameTask+0x56>
    } else {
      osDelay(20);
 8000862:	2014      	movs	r0, #20
 8000864:	f006 fc95 	bl	8007192 <osDelay>
  {
 8000868:	e75f      	b.n	800072a <StartGameTask+0x56>
 800086a:	bf00      	nop
 800086c:	200004a1 	.word	0x200004a1
 8000870:	0800c820 	.word	0x0800c820
 8000874:	10624dd3 	.word	0x10624dd3
 8000878:	200004a8 	.word	0x200004a8
 800087c:	20000094 	.word	0x20000094
 8000880:	20000014 	.word	0x20000014
 8000884:	200004a0 	.word	0x200004a0
 8000888:	200004a4 	.word	0x200004a4

0800088c <StartRenderTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRenderTask */
void StartRenderTask(void *argument)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	f5ad 6d83 	sub.w	sp, sp, #1048	@ 0x418
 8000892:	af00      	add	r7, sp, #0
 8000894:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8000898:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 800089c:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartRenderTask */
  GameState snapshot;
  memset(&snapshot, 0, sizeof(snapshot));
 800089e:	f107 0308 	add.w	r3, r7, #8
 80008a2:	f240 420c 	movw	r2, #1036	@ 0x40c
 80008a6:	2100      	movs	r1, #0
 80008a8:	4618      	mov	r0, r3
 80008aa:	f009 ffd1 	bl	800a850 <memset>

  /* Infinite loop */
  for(;;)
  {
    osMutexAcquire(gameStateMutexHandle, osWaitForever);
 80008ae:	4b20      	ldr	r3, [pc, #128]	@ (8000930 <StartRenderTask+0xa4>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f04f 31ff 	mov.w	r1, #4294967295
 80008b6:	4618      	mov	r0, r3
 80008b8:	f006 fd0c 	bl	80072d4 <osMutexAcquire>
    if (g_dirty == 0U) {
 80008bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000934 <StartRenderTask+0xa8>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d108      	bne.n	80008d8 <StartRenderTask+0x4c>
      osMutexRelease(gameStateMutexHandle);
 80008c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000930 <StartRenderTask+0xa4>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4618      	mov	r0, r3
 80008cc:	f006 fd4d 	bl	800736a <osMutexRelease>
      osDelay(10);
 80008d0:	200a      	movs	r0, #10
 80008d2:	f006 fc5e 	bl	8007192 <osDelay>
      continue;
 80008d6:	e02a      	b.n	800092e <StartRenderTask+0xa2>
    }
    g_dirty = 0U;
 80008d8:	4b16      	ldr	r3, [pc, #88]	@ (8000934 <StartRenderTask+0xa8>)
 80008da:	2200      	movs	r2, #0
 80008dc:	701a      	strb	r2, [r3, #0]
    memcpy(&snapshot, &g_state, sizeof(snapshot));
 80008de:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80008e2:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 80008e6:	4a14      	ldr	r2, [pc, #80]	@ (8000938 <StartRenderTask+0xac>)
 80008e8:	4618      	mov	r0, r3
 80008ea:	4611      	mov	r1, r2
 80008ec:	f240 430c 	movw	r3, #1036	@ 0x40c
 80008f0:	461a      	mov	r2, r3
 80008f2:	f009 ffe1 	bl	800a8b8 <memcpy>
    uint8_t menu = g_menu_active;
 80008f6:	4b11      	ldr	r3, [pc, #68]	@ (800093c <StartRenderTask+0xb0>)
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
    uint8_t diff = g_selected_diff;
 80008fe:	4b10      	ldr	r3, [pc, #64]	@ (8000940 <StartRenderTask+0xb4>)
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	f887 3416 	strb.w	r3, [r7, #1046]	@ 0x416
    osMutexRelease(gameStateMutexHandle);
 8000906:	4b0a      	ldr	r3, [pc, #40]	@ (8000930 <StartRenderTask+0xa4>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4618      	mov	r0, r3
 800090c:	f006 fd2d 	bl	800736a <osMutexRelease>

    if (menu) {
 8000910:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8000914:	2b00      	cmp	r3, #0
 8000916:	d005      	beq.n	8000924 <StartRenderTask+0x98>
      render_menu(diff);
 8000918:	f897 3416 	ldrb.w	r3, [r7, #1046]	@ 0x416
 800091c:	4618      	mov	r0, r3
 800091e:	f000 fb99 	bl	8001054 <render_menu>
 8000922:	e7c4      	b.n	80008ae <StartRenderTask+0x22>
    } else {
      render_game_full(&snapshot);
 8000924:	f107 0308 	add.w	r3, r7, #8
 8000928:	4618      	mov	r0, r3
 800092a:	f000 fb0f 	bl	8000f4c <render_game_full>
  {
 800092e:	e7be      	b.n	80008ae <StartRenderTask+0x22>
 8000930:	200004a8 	.word	0x200004a8
 8000934:	200004a0 	.word	0x200004a0
 8000938:	20000094 	.word	0x20000094
 800093c:	20000014 	.word	0x20000014
 8000940:	200004a1 	.word	0x200004a1

08000944 <key_to_command>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

static uint8_t key_to_command(char key, uint8_t *cmd_out)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	6039      	str	r1, [r7, #0]
 800094e:	71fb      	strb	r3, [r7, #7]
  switch (key) {
 8000950:	79fb      	ldrb	r3, [r7, #7]
 8000952:	3b23      	subs	r3, #35	@ 0x23
 8000954:	2b15      	cmp	r3, #21
 8000956:	d85a      	bhi.n	8000a0e <key_to_command+0xca>
 8000958:	a201      	add	r2, pc, #4	@ (adr r2, 8000960 <key_to_command+0x1c>)
 800095a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800095e:	bf00      	nop
 8000960:	080009b9 	.word	0x080009b9
 8000964:	08000a0f 	.word	0x08000a0f
 8000968:	08000a0f 	.word	0x08000a0f
 800096c:	08000a0f 	.word	0x08000a0f
 8000970:	08000a0f 	.word	0x08000a0f
 8000974:	08000a0f 	.word	0x08000a0f
 8000978:	08000a0f 	.word	0x08000a0f
 800097c:	08000a0f 	.word	0x08000a0f
 8000980:	08000a0f 	.word	0x08000a0f
 8000984:	08000a0f 	.word	0x08000a0f
 8000988:	08000a0f 	.word	0x08000a0f
 800098c:	08000a0f 	.word	0x08000a0f
 8000990:	08000a0f 	.word	0x08000a0f
 8000994:	08000a0f 	.word	0x08000a0f
 8000998:	08000a0f 	.word	0x08000a0f
 800099c:	080009c3 	.word	0x080009c3
 80009a0:	08000a0f 	.word	0x08000a0f
 80009a4:	080009df 	.word	0x080009df
 80009a8:	08000a0f 	.word	0x08000a0f
 80009ac:	080009e9 	.word	0x080009e9
 80009b0:	08000a0f 	.word	0x08000a0f
 80009b4:	080009f3 	.word	0x080009f3
  case '#':
    *cmd_out = CMD_RESTART;
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	22ff      	movs	r2, #255	@ 0xff
 80009bc:	701a      	strb	r2, [r3, #0]
    return 1;
 80009be:	2301      	movs	r3, #1
 80009c0:	e026      	b.n	8000a10 <key_to_command+0xcc>
  case '2':
    if (g_menu_active) {
 80009c2:	4b16      	ldr	r3, [pc, #88]	@ (8000a1c <key_to_command+0xd8>)
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	b2db      	uxtb	r3, r3
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d003      	beq.n	80009d4 <key_to_command+0x90>
      *cmd_out = CMD_MENU_UP;
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	22f0      	movs	r2, #240	@ 0xf0
 80009d0:	701a      	strb	r2, [r3, #0]
 80009d2:	e002      	b.n	80009da <key_to_command+0x96>
    } else {
      *cmd_out = DIR_UP;
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	2200      	movs	r2, #0
 80009d8:	701a      	strb	r2, [r3, #0]
    }
    return 1;
 80009da:	2301      	movs	r3, #1
 80009dc:	e018      	b.n	8000a10 <key_to_command+0xcc>
  case '4':
    *cmd_out = DIR_LEFT;
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	2203      	movs	r2, #3
 80009e2:	701a      	strb	r2, [r3, #0]
    return 1;
 80009e4:	2301      	movs	r3, #1
 80009e6:	e013      	b.n	8000a10 <key_to_command+0xcc>
  case '6':
    *cmd_out = DIR_RIGHT;
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	2201      	movs	r2, #1
 80009ec:	701a      	strb	r2, [r3, #0]
    return 1;
 80009ee:	2301      	movs	r3, #1
 80009f0:	e00e      	b.n	8000a10 <key_to_command+0xcc>
  case '8':
    if (g_menu_active) {
 80009f2:	4b0a      	ldr	r3, [pc, #40]	@ (8000a1c <key_to_command+0xd8>)
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d003      	beq.n	8000a04 <key_to_command+0xc0>
      *cmd_out = CMD_MENU_DOWN;
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	22f1      	movs	r2, #241	@ 0xf1
 8000a00:	701a      	strb	r2, [r3, #0]
 8000a02:	e002      	b.n	8000a0a <key_to_command+0xc6>
    } else {
      *cmd_out = DIR_DOWN;
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	2202      	movs	r2, #2
 8000a08:	701a      	strb	r2, [r3, #0]
    }
    return 1;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	e000      	b.n	8000a10 <key_to_command+0xcc>
  default:
    return 0;
 8000a0e:	2300      	movs	r3, #0
  }
}
 8000a10:	4618      	mov	r0, r3
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	20000014 	.word	0x20000014

08000a20 <is_opposite>:

static uint8_t is_opposite(Direction a, Direction b)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	460a      	mov	r2, r1
 8000a2a:	71fb      	strb	r3, [r7, #7]
 8000a2c:	4613      	mov	r3, r2
 8000a2e:	71bb      	strb	r3, [r7, #6]
  return ((a == DIR_UP && b == DIR_DOWN) ||
          (a == DIR_DOWN && b == DIR_UP) ||
          (a == DIR_LEFT && b == DIR_RIGHT) ||
 8000a30:	79fb      	ldrb	r3, [r7, #7]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d102      	bne.n	8000a3c <is_opposite+0x1c>
  return ((a == DIR_UP && b == DIR_DOWN) ||
 8000a36:	79bb      	ldrb	r3, [r7, #6]
 8000a38:	2b02      	cmp	r3, #2
 8000a3a:	d011      	beq.n	8000a60 <is_opposite+0x40>
 8000a3c:	79fb      	ldrb	r3, [r7, #7]
 8000a3e:	2b02      	cmp	r3, #2
 8000a40:	d102      	bne.n	8000a48 <is_opposite+0x28>
          (a == DIR_DOWN && b == DIR_UP) ||
 8000a42:	79bb      	ldrb	r3, [r7, #6]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d00b      	beq.n	8000a60 <is_opposite+0x40>
 8000a48:	79fb      	ldrb	r3, [r7, #7]
 8000a4a:	2b03      	cmp	r3, #3
 8000a4c:	d102      	bne.n	8000a54 <is_opposite+0x34>
          (a == DIR_LEFT && b == DIR_RIGHT) ||
 8000a4e:	79bb      	ldrb	r3, [r7, #6]
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d005      	beq.n	8000a60 <is_opposite+0x40>
 8000a54:	79fb      	ldrb	r3, [r7, #7]
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d104      	bne.n	8000a64 <is_opposite+0x44>
          (a == DIR_RIGHT && b == DIR_LEFT));
 8000a5a:	79bb      	ldrb	r3, [r7, #6]
 8000a5c:	2b03      	cmp	r3, #3
 8000a5e:	d101      	bne.n	8000a64 <is_opposite+0x44>
          (a == DIR_LEFT && b == DIR_RIGHT) ||
 8000a60:	2301      	movs	r3, #1
 8000a62:	e000      	b.n	8000a66 <is_opposite+0x46>
 8000a64:	2300      	movs	r3, #0
 8000a66:	b2db      	uxtb	r3, r3
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	370c      	adds	r7, #12
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr

08000a74 <random32>:

static uint32_t random32(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  rng_state = rng_state * 1664525U + 1013904223U;
 8000a78:	4b07      	ldr	r3, [pc, #28]	@ (8000a98 <random32+0x24>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a07      	ldr	r2, [pc, #28]	@ (8000a9c <random32+0x28>)
 8000a7e:	fb03 f202 	mul.w	r2, r3, r2
 8000a82:	4b07      	ldr	r3, [pc, #28]	@ (8000aa0 <random32+0x2c>)
 8000a84:	4413      	add	r3, r2
 8000a86:	4a04      	ldr	r2, [pc, #16]	@ (8000a98 <random32+0x24>)
 8000a88:	6013      	str	r3, [r2, #0]
  return rng_state;
 8000a8a:	4b03      	ldr	r3, [pc, #12]	@ (8000a98 <random32+0x24>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	20000010 	.word	0x20000010
 8000a9c:	0019660d 	.word	0x0019660d
 8000aa0:	3c6ef35f 	.word	0x3c6ef35f

08000aa4 <cell_occupied>:

static bool cell_occupied(const GameState *state, uint8_t x, uint8_t y)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	460b      	mov	r3, r1
 8000aae:	70fb      	strb	r3, [r7, #3]
 8000ab0:	4613      	mov	r3, r2
 8000ab2:	70bb      	strb	r3, [r7, #2]
  for (uint16_t i = 0; i < state->length; ++i) {
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	81fb      	strh	r3, [r7, #14]
 8000ab8:	e013      	b.n	8000ae2 <cell_occupied+0x3e>
    if (state->body[i].x == x && state->body[i].y == y) {
 8000aba:	89fa      	ldrh	r2, [r7, #14]
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000ac2:	78fa      	ldrb	r2, [r7, #3]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	d109      	bne.n	8000adc <cell_occupied+0x38>
 8000ac8:	89fb      	ldrh	r3, [r7, #14]
 8000aca:	687a      	ldr	r2, [r7, #4]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	4413      	add	r3, r2
 8000ad0:	785b      	ldrb	r3, [r3, #1]
 8000ad2:	78ba      	ldrb	r2, [r7, #2]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	d101      	bne.n	8000adc <cell_occupied+0x38>
      return true;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	e009      	b.n	8000af0 <cell_occupied+0x4c>
  for (uint16_t i = 0; i < state->length; ++i) {
 8000adc:	89fb      	ldrh	r3, [r7, #14]
 8000ade:	3301      	adds	r3, #1
 8000ae0:	81fb      	strh	r3, [r7, #14]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000ae8:	89fa      	ldrh	r2, [r7, #14]
 8000aea:	429a      	cmp	r2, r3
 8000aec:	d3e5      	bcc.n	8000aba <cell_occupied+0x16>
    }
  }
  return false;
 8000aee:	2300      	movs	r3, #0
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3714      	adds	r7, #20
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr

08000afc <place_food>:

static void place_food(GameState *state)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  if (state->length >= MAX_SNAKE_LEN) {
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000b0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000b0e:	d304      	bcc.n	8000b1a <place_food+0x1e>
    state->alive = false;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2200      	movs	r2, #0
 8000b14:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
    return;
 8000b18:	e053      	b.n	8000bc2 <place_food+0xc6>
  }
  for (uint16_t attempt = 0; attempt < MAX_SNAKE_LEN; ++attempt) {
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	81fb      	strh	r3, [r7, #14]
 8000b1e:	e025      	b.n	8000b6c <place_food+0x70>
    uint8_t x = random32() % BOARD_WIDTH;
 8000b20:	f7ff ffa8 	bl	8000a74 <random32>
 8000b24:	4603      	mov	r3, r0
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	f003 031f 	and.w	r3, r3, #31
 8000b2c:	72fb      	strb	r3, [r7, #11]
    uint8_t y = random32() % BOARD_HEIGHT;
 8000b2e:	f7ff ffa1 	bl	8000a74 <random32>
 8000b32:	4603      	mov	r3, r0
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	f003 030f 	and.w	r3, r3, #15
 8000b3a:	72bb      	strb	r3, [r7, #10]
    if (!cell_occupied(state, x, y)) {
 8000b3c:	7aba      	ldrb	r2, [r7, #10]
 8000b3e:	7afb      	ldrb	r3, [r7, #11]
 8000b40:	4619      	mov	r1, r3
 8000b42:	6878      	ldr	r0, [r7, #4]
 8000b44:	f7ff ffae 	bl	8000aa4 <cell_occupied>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	f083 0301 	eor.w	r3, r3, #1
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d008      	beq.n	8000b66 <place_food+0x6a>
      state->food.x = x;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	7afa      	ldrb	r2, [r7, #11]
 8000b58:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
      state->food.y = y;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	7aba      	ldrb	r2, [r7, #10]
 8000b60:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
      return;
 8000b64:	e02d      	b.n	8000bc2 <place_food+0xc6>
  for (uint16_t attempt = 0; attempt < MAX_SNAKE_LEN; ++attempt) {
 8000b66:	89fb      	ldrh	r3, [r7, #14]
 8000b68:	3301      	adds	r3, #1
 8000b6a:	81fb      	strh	r3, [r7, #14]
 8000b6c:	89fb      	ldrh	r3, [r7, #14]
 8000b6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000b72:	d3d5      	bcc.n	8000b20 <place_food+0x24>
    }
  }
  for (uint8_t y = 0; y < BOARD_HEIGHT; ++y) {
 8000b74:	2300      	movs	r3, #0
 8000b76:	737b      	strb	r3, [r7, #13]
 8000b78:	e020      	b.n	8000bbc <place_food+0xc0>
    for (uint8_t x = 0; x < BOARD_WIDTH; ++x) {
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	733b      	strb	r3, [r7, #12]
 8000b7e:	e017      	b.n	8000bb0 <place_food+0xb4>
      if (!cell_occupied(state, x, y)) {
 8000b80:	7b7a      	ldrb	r2, [r7, #13]
 8000b82:	7b3b      	ldrb	r3, [r7, #12]
 8000b84:	4619      	mov	r1, r3
 8000b86:	6878      	ldr	r0, [r7, #4]
 8000b88:	f7ff ff8c 	bl	8000aa4 <cell_occupied>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	f083 0301 	eor.w	r3, r3, #1
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d008      	beq.n	8000baa <place_food+0xae>
        state->food.x = x;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	7b3a      	ldrb	r2, [r7, #12]
 8000b9c:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
        state->food.y = y;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	7b7a      	ldrb	r2, [r7, #13]
 8000ba4:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
        return;
 8000ba8:	e00b      	b.n	8000bc2 <place_food+0xc6>
    for (uint8_t x = 0; x < BOARD_WIDTH; ++x) {
 8000baa:	7b3b      	ldrb	r3, [r7, #12]
 8000bac:	3301      	adds	r3, #1
 8000bae:	733b      	strb	r3, [r7, #12]
 8000bb0:	7b3b      	ldrb	r3, [r7, #12]
 8000bb2:	2b1f      	cmp	r3, #31
 8000bb4:	d9e4      	bls.n	8000b80 <place_food+0x84>
  for (uint8_t y = 0; y < BOARD_HEIGHT; ++y) {
 8000bb6:	7b7b      	ldrb	r3, [r7, #13]
 8000bb8:	3301      	adds	r3, #1
 8000bba:	737b      	strb	r3, [r7, #13]
 8000bbc:	7b7b      	ldrb	r3, [r7, #13]
 8000bbe:	2b0f      	cmp	r3, #15
 8000bc0:	d9db      	bls.n	8000b7a <place_food+0x7e>
      }
    }
  }
}
 8000bc2:	3710      	adds	r7, #16
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <reset_game>:

static void reset_game(GameState *state)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  state->length = 3;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2203      	movs	r2, #3
 8000bd4:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
  state->direction = DIR_RIGHT;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
  state->next_direction = DIR_RIGHT;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2201      	movs	r2, #1
 8000be4:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
  state->alive = true;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2201      	movs	r2, #1
 8000bec:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
  state->score = 0;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
  uint8_t start_x = BOARD_WIDTH / 2;
 8000bf8:	2310      	movs	r3, #16
 8000bfa:	737b      	strb	r3, [r7, #13]
  uint8_t start_y = BOARD_HEIGHT / 2;
 8000bfc:	2308      	movs	r3, #8
 8000bfe:	733b      	strb	r3, [r7, #12]
  for (uint16_t i = 0; i < state->length; ++i) {
 8000c00:	2300      	movs	r3, #0
 8000c02:	81fb      	strh	r3, [r7, #14]
 8000c04:	e011      	b.n	8000c2a <reset_game+0x62>
    state->body[i].x = start_x - i;
 8000c06:	89fb      	ldrh	r3, [r7, #14]
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	89fa      	ldrh	r2, [r7, #14]
 8000c0c:	7b79      	ldrb	r1, [r7, #13]
 8000c0e:	1acb      	subs	r3, r1, r3
 8000c10:	b2d9      	uxtb	r1, r3
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
    state->body[i].y = start_y;
 8000c18:	89fb      	ldrh	r3, [r7, #14]
 8000c1a:	687a      	ldr	r2, [r7, #4]
 8000c1c:	005b      	lsls	r3, r3, #1
 8000c1e:	4413      	add	r3, r2
 8000c20:	7b3a      	ldrb	r2, [r7, #12]
 8000c22:	705a      	strb	r2, [r3, #1]
  for (uint16_t i = 0; i < state->length; ++i) {
 8000c24:	89fb      	ldrh	r3, [r7, #14]
 8000c26:	3301      	adds	r3, #1
 8000c28:	81fb      	strh	r3, [r7, #14]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000c30:	89fa      	ldrh	r2, [r7, #14]
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d3e7      	bcc.n	8000c06 <reset_game+0x3e>
  }
  rng_state ^= (uint32_t)osKernelGetTickCount();
 8000c36:	f006 fa05 	bl	8007044 <osKernelGetTickCount>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c6c <reset_game+0xa4>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4053      	eors	r3, r2
 8000c42:	4a0a      	ldr	r2, [pc, #40]	@ (8000c6c <reset_game+0xa4>)
 8000c44:	6013      	str	r3, [r2, #0]
  rng_state ^= HAL_GetTick();
 8000c46:	f001 fadd 	bl	8002204 <HAL_GetTick>
 8000c4a:	4602      	mov	r2, r0
 8000c4c:	4b07      	ldr	r3, [pc, #28]	@ (8000c6c <reset_game+0xa4>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4053      	eors	r3, r2
 8000c52:	4a06      	ldr	r2, [pc, #24]	@ (8000c6c <reset_game+0xa4>)
 8000c54:	6013      	str	r3, [r2, #0]
  place_food(state);
 8000c56:	6878      	ldr	r0, [r7, #4]
 8000c58:	f7ff ff50 	bl	8000afc <place_food>
  g_dirty = 1U;
 8000c5c:	4b04      	ldr	r3, [pc, #16]	@ (8000c70 <reset_game+0xa8>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	701a      	strb	r2, [r3, #0]
}
 8000c62:	bf00      	nop
 8000c64:	3710      	adds	r7, #16
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	20000010 	.word	0x20000010
 8000c70:	200004a0 	.word	0x200004a0

08000c74 <handle_input>:

static void handle_input(GameState *state, uint8_t cmd)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	460b      	mov	r3, r1
 8000c7e:	70fb      	strb	r3, [r7, #3]
  if (cmd == CMD_RESTART) {
 8000c80:	78fb      	ldrb	r3, [r7, #3]
 8000c82:	2bff      	cmp	r3, #255	@ 0xff
 8000c84:	d103      	bne.n	8000c8e <handle_input+0x1a>
    reset_game(state);
 8000c86:	6878      	ldr	r0, [r7, #4]
 8000c88:	f7ff ff9e 	bl	8000bc8 <reset_game>
    return;
 8000c8c:	e015      	b.n	8000cba <handle_input+0x46>
  }
  if (cmd > DIR_LEFT) {
 8000c8e:	78fb      	ldrb	r3, [r7, #3]
 8000c90:	2b03      	cmp	r3, #3
 8000c92:	d811      	bhi.n	8000cb8 <handle_input+0x44>
    return;
  }
  Direction requested = (Direction)cmd;
 8000c94:	78fb      	ldrb	r3, [r7, #3]
 8000c96:	73fb      	strb	r3, [r7, #15]
  if (!is_opposite(state->direction, requested)) {
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 8000c9e:	7bfa      	ldrb	r2, [r7, #15]
 8000ca0:	4611      	mov	r1, r2
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f7ff febc 	bl	8000a20 <is_opposite>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d105      	bne.n	8000cba <handle_input+0x46>
    state->next_direction = requested;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	7bfa      	ldrb	r2, [r7, #15]
 8000cb2:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
 8000cb6:	e000      	b.n	8000cba <handle_input+0x46>
    return;
 8000cb8:	bf00      	nop
  }
}
 8000cba:	3710      	adds	r7, #16
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <game_step>:

static void game_step(GameState *state, uint8_t *ate_food, uint8_t *died)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b088      	sub	sp, #32
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	60f8      	str	r0, [r7, #12]
 8000cc8:	60b9      	str	r1, [r7, #8]
 8000cca:	607a      	str	r2, [r7, #4]
  *ate_food = 0;
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	2200      	movs	r2, #0
 8000cd0:	701a      	strb	r2, [r3, #0]
  *died = 0;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	701a      	strb	r2, [r3, #0]
  if (!state->alive) {
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 8000cde:	f083 0301 	eor.w	r3, r3, #1
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	f040 80da 	bne.w	8000e9e <game_step+0x1de>
    return;
  }

  Direction dir = state->next_direction;
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	f893 3403 	ldrb.w	r3, [r3, #1027]	@ 0x403
 8000cf0:	75fb      	strb	r3, [r7, #23]
  state->direction = dir;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	7dfa      	ldrb	r2, [r7, #23]
 8000cf6:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402

  Cell next = state->body[0];
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	881b      	ldrh	r3, [r3, #0]
 8000cfe:	823b      	strh	r3, [r7, #16]
  switch (dir) {
 8000d00:	7dfb      	ldrb	r3, [r7, #23]
 8000d02:	2b03      	cmp	r3, #3
 8000d04:	d84b      	bhi.n	8000d9e <game_step+0xde>
 8000d06:	a201      	add	r2, pc, #4	@ (adr r2, 8000d0c <game_step+0x4c>)
 8000d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d0c:	08000d1d 	.word	0x08000d1d
 8000d10:	08000d7b 	.word	0x08000d7b
 8000d14:	08000d3d 	.word	0x08000d3d
 8000d18:	08000d5b 	.word	0x08000d5b
  case DIR_UP:
    if (next.y == 0) { state->alive = false; *died = 1; return; }
 8000d1c:	7c7b      	ldrb	r3, [r7, #17]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d107      	bne.n	8000d32 <game_step+0x72>
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	2200      	movs	r2, #0
 8000d26:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	701a      	strb	r2, [r3, #0]
 8000d30:	e0b6      	b.n	8000ea0 <game_step+0x1e0>
    next.y -= 1;
 8000d32:	7c7b      	ldrb	r3, [r7, #17]
 8000d34:	3b01      	subs	r3, #1
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	747b      	strb	r3, [r7, #17]
    break;
 8000d3a:	e030      	b.n	8000d9e <game_step+0xde>
  case DIR_DOWN:
    next.y += 1;
 8000d3c:	7c7b      	ldrb	r3, [r7, #17]
 8000d3e:	3301      	adds	r3, #1
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	747b      	strb	r3, [r7, #17]
    if (next.y >= BOARD_HEIGHT) { state->alive = false; *died = 1; return; }
 8000d44:	7c7b      	ldrb	r3, [r7, #17]
 8000d46:	2b0f      	cmp	r3, #15
 8000d48:	d926      	bls.n	8000d98 <game_step+0xd8>
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2201      	movs	r2, #1
 8000d56:	701a      	strb	r2, [r3, #0]
 8000d58:	e0a2      	b.n	8000ea0 <game_step+0x1e0>
    break;
  case DIR_LEFT:
    if (next.x == 0) { state->alive = false; *died = 1; return; }
 8000d5a:	7c3b      	ldrb	r3, [r7, #16]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d107      	bne.n	8000d70 <game_step+0xb0>
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	2200      	movs	r2, #0
 8000d64:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	701a      	strb	r2, [r3, #0]
 8000d6e:	e097      	b.n	8000ea0 <game_step+0x1e0>
    next.x -= 1;
 8000d70:	7c3b      	ldrb	r3, [r7, #16]
 8000d72:	3b01      	subs	r3, #1
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	743b      	strb	r3, [r7, #16]
    break;
 8000d78:	e011      	b.n	8000d9e <game_step+0xde>
  case DIR_RIGHT:
    next.x += 1;
 8000d7a:	7c3b      	ldrb	r3, [r7, #16]
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	743b      	strb	r3, [r7, #16]
    if (next.x >= BOARD_WIDTH) { state->alive = false; *died = 1; return; }
 8000d82:	7c3b      	ldrb	r3, [r7, #16]
 8000d84:	2b1f      	cmp	r3, #31
 8000d86:	d909      	bls.n	8000d9c <game_step+0xdc>
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2201      	movs	r2, #1
 8000d94:	701a      	strb	r2, [r3, #0]
 8000d96:	e083      	b.n	8000ea0 <game_step+0x1e0>
    break;
 8000d98:	bf00      	nop
 8000d9a:	e000      	b.n	8000d9e <game_step+0xde>
    break;
 8000d9c:	bf00      	nop
  }

  for (uint16_t i = 0; i < state->length; ++i) {
 8000d9e:	2300      	movs	r3, #0
 8000da0:	83fb      	strh	r3, [r7, #30]
 8000da2:	e019      	b.n	8000dd8 <game_step+0x118>
    if (state->body[i].x == next.x && state->body[i].y == next.y) {
 8000da4:	8bfa      	ldrh	r2, [r7, #30]
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	f813 2012 	ldrb.w	r2, [r3, r2, lsl #1]
 8000dac:	7c3b      	ldrb	r3, [r7, #16]
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d10f      	bne.n	8000dd2 <game_step+0x112>
 8000db2:	8bfb      	ldrh	r3, [r7, #30]
 8000db4:	68fa      	ldr	r2, [r7, #12]
 8000db6:	005b      	lsls	r3, r3, #1
 8000db8:	4413      	add	r3, r2
 8000dba:	785a      	ldrb	r2, [r3, #1]
 8000dbc:	7c7b      	ldrb	r3, [r7, #17]
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d107      	bne.n	8000dd2 <game_step+0x112>
      state->alive = false;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
      *died = 1;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2201      	movs	r2, #1
 8000dce:	701a      	strb	r2, [r3, #0]
      return;
 8000dd0:	e066      	b.n	8000ea0 <game_step+0x1e0>
  for (uint16_t i = 0; i < state->length; ++i) {
 8000dd2:	8bfb      	ldrh	r3, [r7, #30]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	83fb      	strh	r3, [r7, #30]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000dde:	8bfa      	ldrh	r2, [r7, #30]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d3df      	bcc.n	8000da4 <game_step+0xe4>
    }
  }

  uint16_t new_length = state->length + ((next.x == state->food.x && next.y == state->food.y) ? 1U : 0U);
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000dea:	7c39      	ldrb	r1, [r7, #16]
 8000dec:	68fa      	ldr	r2, [r7, #12]
 8000dee:	f892 2404 	ldrb.w	r2, [r2, #1028]	@ 0x404
 8000df2:	4291      	cmp	r1, r2
 8000df4:	d107      	bne.n	8000e06 <game_step+0x146>
 8000df6:	7c79      	ldrb	r1, [r7, #17]
 8000df8:	68fa      	ldr	r2, [r7, #12]
 8000dfa:	f892 2405 	ldrb.w	r2, [r2, #1029]	@ 0x405
 8000dfe:	4291      	cmp	r1, r2
 8000e00:	d101      	bne.n	8000e06 <game_step+0x146>
 8000e02:	2201      	movs	r2, #1
 8000e04:	e000      	b.n	8000e08 <game_step+0x148>
 8000e06:	2200      	movs	r2, #0
 8000e08:	4413      	add	r3, r2
 8000e0a:	82bb      	strh	r3, [r7, #20]
  if (new_length > MAX_SNAKE_LEN) {
 8000e0c:	8abb      	ldrh	r3, [r7, #20]
 8000e0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000e12:	d907      	bls.n	8000e24 <game_step+0x164>
    state->alive = false;
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	2200      	movs	r2, #0
 8000e18:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
    *died = 1;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2201      	movs	r2, #1
 8000e20:	701a      	strb	r2, [r3, #0]
    return;
 8000e22:	e03d      	b.n	8000ea0 <game_step+0x1e0>
  }

  for (int32_t i = (int32_t)new_length - 1; i > 0; --i) {
 8000e24:	8abb      	ldrh	r3, [r7, #20]
 8000e26:	3b01      	subs	r3, #1
 8000e28:	61bb      	str	r3, [r7, #24]
 8000e2a:	e014      	b.n	8000e56 <game_step+0x196>
    if ((uint16_t)(i - 1) < state->length) {
 8000e2c:	69bb      	ldr	r3, [r7, #24]
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	3b01      	subs	r3, #1
 8000e32:	b29a      	uxth	r2, r3
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	d208      	bcs.n	8000e50 <game_step+0x190>
      state->body[i] = state->body[i - 1];
 8000e3e:	69bb      	ldr	r3, [r7, #24]
 8000e40:	1e58      	subs	r0, r3, #1
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	69ba      	ldr	r2, [r7, #24]
 8000e46:	68f9      	ldr	r1, [r7, #12]
 8000e48:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 8000e4c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  for (int32_t i = (int32_t)new_length - 1; i > 0; --i) {
 8000e50:	69bb      	ldr	r3, [r7, #24]
 8000e52:	3b01      	subs	r3, #1
 8000e54:	61bb      	str	r3, [r7, #24]
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	dce7      	bgt.n	8000e2c <game_step+0x16c>
    }
  }
  state->body[0] = next;
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	8a3a      	ldrh	r2, [r7, #16]
 8000e60:	801a      	strh	r2, [r3, #0]
  state->length = new_length;
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	8aba      	ldrh	r2, [r7, #20]
 8000e66:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400

  if (next.x == state->food.x && next.y == state->food.y) {
 8000e6a:	7c3a      	ldrb	r2, [r7, #16]
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f893 3404 	ldrb.w	r3, [r3, #1028]	@ 0x404
 8000e72:	429a      	cmp	r2, r3
 8000e74:	d114      	bne.n	8000ea0 <game_step+0x1e0>
 8000e76:	7c7a      	ldrb	r2, [r7, #17]
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d10e      	bne.n	8000ea0 <game_step+0x1e0>
    state->score += 1;
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8000e88:	1c5a      	adds	r2, r3, #1
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
    *ate_food = 1;
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	2201      	movs	r2, #1
 8000e94:	701a      	strb	r2, [r3, #0]
    place_food(state);
 8000e96:	68f8      	ldr	r0, [r7, #12]
 8000e98:	f7ff fe30 	bl	8000afc <place_food>
 8000e9c:	e000      	b.n	8000ea0 <game_step+0x1e0>
    return;
 8000e9e:	bf00      	nop
  }
}
 8000ea0:	3720      	adds	r7, #32
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop

08000ea8 <draw_cell>:

static void draw_cell(uint8_t x, uint8_t y, OLED_COLOR color, uint8_t is_food)
{
 8000ea8:	b590      	push	{r4, r7, lr}
 8000eaa:	b087      	sub	sp, #28
 8000eac:	af02      	add	r7, sp, #8
 8000eae:	4604      	mov	r4, r0
 8000eb0:	4608      	mov	r0, r1
 8000eb2:	4611      	mov	r1, r2
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	4623      	mov	r3, r4
 8000eb8:	71fb      	strb	r3, [r7, #7]
 8000eba:	4603      	mov	r3, r0
 8000ebc:	71bb      	strb	r3, [r7, #6]
 8000ebe:	460b      	mov	r3, r1
 8000ec0:	717b      	strb	r3, [r7, #5]
 8000ec2:	4613      	mov	r3, r2
 8000ec4:	713b      	strb	r3, [r7, #4]
  uint8_t base_x = x * CELL_SIZE;
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	737b      	strb	r3, [r7, #13]
  uint8_t base_y = y * CELL_SIZE;
 8000ecc:	79bb      	ldrb	r3, [r7, #6]
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	733b      	strb	r3, [r7, #12]

  if (is_food) {
 8000ed2:	793b      	ldrb	r3, [r7, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d018      	beq.n	8000f0a <draw_cell+0x62>
	  oled_DrawSquare(base_x, base_x + CELL_SIZE - 1, base_y, base_y + CELL_SIZE - 1, White);
 8000ed8:	7b7b      	ldrb	r3, [r7, #13]
 8000eda:	3303      	adds	r3, #3
 8000edc:	b2d9      	uxtb	r1, r3
 8000ede:	7b3b      	ldrb	r3, [r7, #12]
 8000ee0:	3303      	adds	r3, #3
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	7b3a      	ldrb	r2, [r7, #12]
 8000ee6:	7b78      	ldrb	r0, [r7, #13]
 8000ee8:	2401      	movs	r4, #1
 8000eea:	9400      	str	r4, [sp, #0]
 8000eec:	f000 fd9e 	bl	8001a2c <oled_DrawSquare>
	  oled_DrawSquare(base_x + 3, base_x + CELL_SIZE - 1 - 3, base_y + 3, base_y + CELL_SIZE - 1 - 3, White);
 8000ef0:	7b7b      	ldrb	r3, [r7, #13]
 8000ef2:	3303      	adds	r3, #3
 8000ef4:	b2d8      	uxtb	r0, r3
 8000ef6:	7b3b      	ldrb	r3, [r7, #12]
 8000ef8:	3303      	adds	r3, #3
 8000efa:	b2da      	uxtb	r2, r3
 8000efc:	7b3b      	ldrb	r3, [r7, #12]
 8000efe:	7b79      	ldrb	r1, [r7, #13]
 8000f00:	2401      	movs	r4, #1
 8000f02:	9400      	str	r4, [sp, #0]
 8000f04:	f000 fd92 	bl	8001a2c <oled_DrawSquare>
	  return;
 8000f08:	e01d      	b.n	8000f46 <draw_cell+0x9e>
  }

  for (uint8_t dy = 0; dy < CELL_SIZE; ++dy) {
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	73fb      	strb	r3, [r7, #15]
 8000f0e:	e017      	b.n	8000f40 <draw_cell+0x98>
    for (uint8_t dx = 0; dx < CELL_SIZE; ++dx) {
 8000f10:	2300      	movs	r3, #0
 8000f12:	73bb      	strb	r3, [r7, #14]
 8000f14:	e00e      	b.n	8000f34 <draw_cell+0x8c>
      oled_DrawPixel((uint8_t)(base_x + dx), (uint8_t)(base_y + dy), color);
 8000f16:	7b7a      	ldrb	r2, [r7, #13]
 8000f18:	7bbb      	ldrb	r3, [r7, #14]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	b2d8      	uxtb	r0, r3
 8000f1e:	7b3a      	ldrb	r2, [r7, #12]
 8000f20:	7bfb      	ldrb	r3, [r7, #15]
 8000f22:	4413      	add	r3, r2
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	797a      	ldrb	r2, [r7, #5]
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f000 fcd5 	bl	80018d8 <oled_DrawPixel>
    for (uint8_t dx = 0; dx < CELL_SIZE; ++dx) {
 8000f2e:	7bbb      	ldrb	r3, [r7, #14]
 8000f30:	3301      	adds	r3, #1
 8000f32:	73bb      	strb	r3, [r7, #14]
 8000f34:	7bbb      	ldrb	r3, [r7, #14]
 8000f36:	2b03      	cmp	r3, #3
 8000f38:	d9ed      	bls.n	8000f16 <draw_cell+0x6e>
  for (uint8_t dy = 0; dy < CELL_SIZE; ++dy) {
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	73fb      	strb	r3, [r7, #15]
 8000f40:	7bfb      	ldrb	r3, [r7, #15]
 8000f42:	2b03      	cmp	r3, #3
 8000f44:	d9e4      	bls.n	8000f10 <draw_cell+0x68>
    }
  }
}
 8000f46:	3714      	adds	r7, #20
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd90      	pop	{r4, r7, pc}

08000f4c <render_game_full>:

static int tick = 0;

static void render_game_full(const GameState *state)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08a      	sub	sp, #40	@ 0x28
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  oled_Fill(Black);
 8000f54:	2000      	movs	r0, #0
 8000f56:	f000 fc6b 	bl	8001830 <oled_Fill>

  if (!state->alive) {
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 8000f60:	f083 0301 	eor.w	r3, r3, #1
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d02a      	beq.n	8000fc0 <render_game_full+0x74>
    char buf[24];
    oled_SetCursor(2, 8);
 8000f6a:	2108      	movs	r1, #8
 8000f6c:	2002      	movs	r0, #2
 8000f6e:	f000 fe2f 	bl	8001bd0 <oled_SetCursor>
    oled_WriteString("Game Over", Font_11x18, White);
 8000f72:	4a33      	ldr	r2, [pc, #204]	@ (8001040 <render_game_full+0xf4>)
 8000f74:	2301      	movs	r3, #1
 8000f76:	ca06      	ldmia	r2, {r1, r2}
 8000f78:	4832      	ldr	r0, [pc, #200]	@ (8001044 <render_game_full+0xf8>)
 8000f7a:	f000 fe03 	bl	8001b84 <oled_WriteString>
    snprintf(buf, sizeof(buf), "Score: %lu", (unsigned long)state->score);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8000f84:	f107 000c 	add.w	r0, r7, #12
 8000f88:	4a2f      	ldr	r2, [pc, #188]	@ (8001048 <render_game_full+0xfc>)
 8000f8a:	2118      	movs	r1, #24
 8000f8c:	f009 fc2a 	bl	800a7e4 <sniprintf>
    oled_SetCursor(2, 32);
 8000f90:	2120      	movs	r1, #32
 8000f92:	2002      	movs	r0, #2
 8000f94:	f000 fe1c 	bl	8001bd0 <oled_SetCursor>
    oled_WriteString(buf, Font_7x10, White);
 8000f98:	4a2c      	ldr	r2, [pc, #176]	@ (800104c <render_game_full+0x100>)
 8000f9a:	f107 000c 	add.w	r0, r7, #12
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	ca06      	ldmia	r2, {r1, r2}
 8000fa2:	f000 fdef 	bl	8001b84 <oled_WriteString>
    oled_SetCursor(2, 50);
 8000fa6:	2132      	movs	r1, #50	@ 0x32
 8000fa8:	2002      	movs	r0, #2
 8000faa:	f000 fe11 	bl	8001bd0 <oled_SetCursor>
    oled_WriteString("Press # to cont.", Font_7x10, White);
 8000fae:	4a27      	ldr	r2, [pc, #156]	@ (800104c <render_game_full+0x100>)
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	ca06      	ldmia	r2, {r1, r2}
 8000fb4:	4826      	ldr	r0, [pc, #152]	@ (8001050 <render_game_full+0x104>)
 8000fb6:	f000 fde5 	bl	8001b84 <oled_WriteString>
    oled_UpdateScreen();
 8000fba:	f000 fc5d 	bl	8001878 <oled_UpdateScreen>
 8000fbe:	e03c      	b.n	800103a <render_game_full+0xee>
    return;
  }

  oled_DrawHLine(0, OLED_WIDTH - 1, 0, White);
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	217f      	movs	r1, #127	@ 0x7f
 8000fc6:	2000      	movs	r0, #0
 8000fc8:	f000 fce6 	bl	8001998 <oled_DrawHLine>
  oled_DrawHLine(0, OLED_WIDTH - 1, OLED_HEIGHT - 1, White);
 8000fcc:	2301      	movs	r3, #1
 8000fce:	223f      	movs	r2, #63	@ 0x3f
 8000fd0:	217f      	movs	r1, #127	@ 0x7f
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f000 fce0 	bl	8001998 <oled_DrawHLine>
  oled_DrawVLine(0, OLED_HEIGHT - 1, 0, White);
 8000fd8:	2301      	movs	r3, #1
 8000fda:	2200      	movs	r2, #0
 8000fdc:	213f      	movs	r1, #63	@ 0x3f
 8000fde:	2000      	movs	r0, #0
 8000fe0:	f000 fcff 	bl	80019e2 <oled_DrawVLine>
  oled_DrawVLine(0, OLED_HEIGHT - 1, OLED_WIDTH - 1, White);
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	227f      	movs	r2, #127	@ 0x7f
 8000fe8:	213f      	movs	r1, #63	@ 0x3f
 8000fea:	2000      	movs	r0, #0
 8000fec:	f000 fcf9 	bl	80019e2 <oled_DrawVLine>

  draw_cell(state->food.x, state->food.y, White, 1);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	f893 0404 	ldrb.w	r0, [r3, #1028]	@ 0x404
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	f893 1405 	ldrb.w	r1, [r3, #1029]	@ 0x405
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	2201      	movs	r2, #1
 8001000:	f7ff ff52 	bl	8000ea8 <draw_cell>
  for (uint16_t i = 0; i < state->length; ++i) {
 8001004:	2300      	movs	r3, #0
 8001006:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001008:	e00f      	b.n	800102a <render_game_full+0xde>
    draw_cell(state->body[i].x, state->body[i].y, White, 0);
 800100a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
 8001012:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	4413      	add	r3, r2
 800101a:	7859      	ldrb	r1, [r3, #1]
 800101c:	2300      	movs	r3, #0
 800101e:	2201      	movs	r2, #1
 8001020:	f7ff ff42 	bl	8000ea8 <draw_cell>
  for (uint16_t i = 0; i < state->length; ++i) {
 8001024:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001026:	3301      	adds	r3, #1
 8001028:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001030:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001032:	429a      	cmp	r2, r3
 8001034:	d3e9      	bcc.n	800100a <render_game_full+0xbe>
  }
  oled_UpdateScreen();
 8001036:	f000 fc1f 	bl	8001878 <oled_UpdateScreen>
}
 800103a:	3728      	adds	r7, #40	@ 0x28
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000008 	.word	0x20000008
 8001044:	0800b1b0 	.word	0x0800b1b0
 8001048:	0800b1bc 	.word	0x0800b1bc
 800104c:	20000000 	.word	0x20000000
 8001050:	0800b1c8 	.word	0x0800b1c8

08001054 <render_menu>:

static void render_menu(uint8_t selected_diff)
{
 8001054:	b590      	push	{r4, r7, lr}
 8001056:	b089      	sub	sp, #36	@ 0x24
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
  oled_Fill(Black);
 800105e:	2000      	movs	r0, #0
 8001060:	f000 fbe6 	bl	8001830 <oled_Fill>
  oled_SetCursor(6, 6);
 8001064:	2106      	movs	r1, #6
 8001066:	2006      	movs	r0, #6
 8001068:	f000 fdb2 	bl	8001bd0 <oled_SetCursor>
  oled_WriteString("Select difficulty", Font_7x10, White);
 800106c:	4a29      	ldr	r2, [pc, #164]	@ (8001114 <render_menu+0xc0>)
 800106e:	2301      	movs	r3, #1
 8001070:	ca06      	ldmia	r2, {r1, r2}
 8001072:	4829      	ldr	r0, [pc, #164]	@ (8001118 <render_menu+0xc4>)
 8001074:	f000 fd86 	bl	8001b84 <oled_WriteString>

  oled_DrawHLine(0, OLED_WIDTH, 20, 1);
 8001078:	2301      	movs	r3, #1
 800107a:	2214      	movs	r2, #20
 800107c:	2180      	movs	r1, #128	@ 0x80
 800107e:	2000      	movs	r0, #0
 8001080:	f000 fc8a 	bl	8001998 <oled_DrawHLine>

  const char *labels[DIFF_COUNT] = { "Easy", "Medium", "Hard", "Extreme" };
 8001084:	4b25      	ldr	r3, [pc, #148]	@ (800111c <render_menu+0xc8>)
 8001086:	f107 040c 	add.w	r4, r7, #12
 800108a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800108c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  for (uint8_t i = 0; i < DIFF_COUNT; ++i) {
 8001090:	2300      	movs	r3, #0
 8001092:	77fb      	strb	r3, [r7, #31]
 8001094:	e02a      	b.n	80010ec <render_menu+0x98>
    oled_SetCursor(10, 23 + i * 10);
 8001096:	7ffb      	ldrb	r3, [r7, #31]
 8001098:	461a      	mov	r2, r3
 800109a:	0092      	lsls	r2, r2, #2
 800109c:	4413      	add	r3, r2
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	3317      	adds	r3, #23
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	4619      	mov	r1, r3
 80010a8:	200a      	movs	r0, #10
 80010aa:	f000 fd91 	bl	8001bd0 <oled_SetCursor>
    if (i == selected_diff) {
 80010ae:	7ffa      	ldrb	r2, [r7, #31]
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	d106      	bne.n	80010c4 <render_menu+0x70>
      oled_WriteString("> ", Font_7x10, White);
 80010b6:	4a17      	ldr	r2, [pc, #92]	@ (8001114 <render_menu+0xc0>)
 80010b8:	2301      	movs	r3, #1
 80010ba:	ca06      	ldmia	r2, {r1, r2}
 80010bc:	4818      	ldr	r0, [pc, #96]	@ (8001120 <render_menu+0xcc>)
 80010be:	f000 fd61 	bl	8001b84 <oled_WriteString>
 80010c2:	e005      	b.n	80010d0 <render_menu+0x7c>
    } else {
      oled_WriteString("  ", Font_7x10, White);
 80010c4:	4a13      	ldr	r2, [pc, #76]	@ (8001114 <render_menu+0xc0>)
 80010c6:	2301      	movs	r3, #1
 80010c8:	ca06      	ldmia	r2, {r1, r2}
 80010ca:	4816      	ldr	r0, [pc, #88]	@ (8001124 <render_menu+0xd0>)
 80010cc:	f000 fd5a 	bl	8001b84 <oled_WriteString>
    }
    oled_WriteString((char *)labels[i], Font_7x10, White);
 80010d0:	7ffb      	ldrb	r3, [r7, #31]
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	3320      	adds	r3, #32
 80010d6:	443b      	add	r3, r7
 80010d8:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80010dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001114 <render_menu+0xc0>)
 80010de:	2301      	movs	r3, #1
 80010e0:	ca06      	ldmia	r2, {r1, r2}
 80010e2:	f000 fd4f 	bl	8001b84 <oled_WriteString>
  for (uint8_t i = 0; i < DIFF_COUNT; ++i) {
 80010e6:	7ffb      	ldrb	r3, [r7, #31]
 80010e8:	3301      	adds	r3, #1
 80010ea:	77fb      	strb	r3, [r7, #31]
 80010ec:	7ffb      	ldrb	r3, [r7, #31]
 80010ee:	2b03      	cmp	r3, #3
 80010f0:	d9d1      	bls.n	8001096 <render_menu+0x42>
  }

  oled_SetCursor(6, 58);
 80010f2:	213a      	movs	r1, #58	@ 0x3a
 80010f4:	2006      	movs	r0, #6
 80010f6:	f000 fd6b 	bl	8001bd0 <oled_SetCursor>
  oled_WriteString("2/8:select  #:start", Font_7x10, White);
 80010fa:	4a06      	ldr	r2, [pc, #24]	@ (8001114 <render_menu+0xc0>)
 80010fc:	2301      	movs	r3, #1
 80010fe:	ca06      	ldmia	r2, {r1, r2}
 8001100:	4809      	ldr	r0, [pc, #36]	@ (8001128 <render_menu+0xd4>)
 8001102:	f000 fd3f 	bl	8001b84 <oled_WriteString>
  oled_UpdateScreen();
 8001106:	f000 fbb7 	bl	8001878 <oled_UpdateScreen>
}
 800110a:	bf00      	nop
 800110c:	3724      	adds	r7, #36	@ 0x24
 800110e:	46bd      	mov	sp, r7
 8001110:	bd90      	pop	{r4, r7, pc}
 8001112:	bf00      	nop
 8001114:	20000000 	.word	0x20000000
 8001118:	0800b1dc 	.word	0x0800b1dc
 800111c:	0800b22c 	.word	0x0800b22c
 8001120:	0800b1f0 	.word	0x0800b1f0
 8001124:	0800b1f4 	.word	0x0800b1f4
 8001128:	0800b1f8 	.word	0x0800b1f8

0800112c <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO_1
*/
void MX_GPIO_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08a      	sub	sp, #40	@ 0x28
 8001130:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001132:	f107 0314 	add.w	r3, r7, #20
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	60da      	str	r2, [r3, #12]
 8001140:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	4b25      	ldr	r3, [pc, #148]	@ (80011dc <MX_GPIO_Init+0xb0>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	4a24      	ldr	r2, [pc, #144]	@ (80011dc <MX_GPIO_Init+0xb0>)
 800114c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001150:	6313      	str	r3, [r2, #48]	@ 0x30
 8001152:	4b22      	ldr	r3, [pc, #136]	@ (80011dc <MX_GPIO_Init+0xb0>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800115a:	613b      	str	r3, [r7, #16]
 800115c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	4b1e      	ldr	r3, [pc, #120]	@ (80011dc <MX_GPIO_Init+0xb0>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001166:	4a1d      	ldr	r2, [pc, #116]	@ (80011dc <MX_GPIO_Init+0xb0>)
 8001168:	f043 0310 	orr.w	r3, r3, #16
 800116c:	6313      	str	r3, [r2, #48]	@ 0x30
 800116e:	4b1b      	ldr	r3, [pc, #108]	@ (80011dc <MX_GPIO_Init+0xb0>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001172:	f003 0310 	and.w	r3, r3, #16
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	60bb      	str	r3, [r7, #8]
 800117e:	4b17      	ldr	r3, [pc, #92]	@ (80011dc <MX_GPIO_Init+0xb0>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001182:	4a16      	ldr	r2, [pc, #88]	@ (80011dc <MX_GPIO_Init+0xb0>)
 8001184:	f043 0301 	orr.w	r3, r3, #1
 8001188:	6313      	str	r3, [r2, #48]	@ 0x30
 800118a:	4b14      	ldr	r3, [pc, #80]	@ (80011dc <MX_GPIO_Init+0xb0>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	607b      	str	r3, [r7, #4]
 800119a:	4b10      	ldr	r3, [pc, #64]	@ (80011dc <MX_GPIO_Init+0xb0>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	4a0f      	ldr	r2, [pc, #60]	@ (80011dc <MX_GPIO_Init+0xb0>)
 80011a0:	f043 0302 	orr.w	r3, r3, #2
 80011a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011a6:	4b0d      	ldr	r3, [pc, #52]	@ (80011dc <MX_GPIO_Init+0xb0>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	f003 0302 	and.w	r3, r3, #2
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b8:	2302      	movs	r3, #2
 80011ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011bc:	2300      	movs	r3, #0
 80011be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c0:	2300      	movs	r3, #0
 80011c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80011c4:	2300      	movs	r3, #0
 80011c6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c8:	f107 0314 	add.w	r3, r7, #20
 80011cc:	4619      	mov	r1, r3
 80011ce:	4804      	ldr	r0, [pc, #16]	@ (80011e0 <MX_GPIO_Init+0xb4>)
 80011d0:	f001 f98a 	bl	80024e8 <HAL_GPIO_Init>

}
 80011d4:	bf00      	nop
 80011d6:	3728      	adds	r7, #40	@ 0x28
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	40023800 	.word	0x40023800
 80011e0:	40020000 	.word	0x40020000

080011e4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011e8:	4b12      	ldr	r3, [pc, #72]	@ (8001234 <MX_I2C1_Init+0x50>)
 80011ea:	4a13      	ldr	r2, [pc, #76]	@ (8001238 <MX_I2C1_Init+0x54>)
 80011ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80011ee:	4b11      	ldr	r3, [pc, #68]	@ (8001234 <MX_I2C1_Init+0x50>)
 80011f0:	4a12      	ldr	r2, [pc, #72]	@ (800123c <MX_I2C1_Init+0x58>)
 80011f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001234 <MX_I2C1_Init+0x50>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001234 <MX_I2C1_Init+0x50>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001200:	4b0c      	ldr	r3, [pc, #48]	@ (8001234 <MX_I2C1_Init+0x50>)
 8001202:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001206:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001208:	4b0a      	ldr	r3, [pc, #40]	@ (8001234 <MX_I2C1_Init+0x50>)
 800120a:	2200      	movs	r2, #0
 800120c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800120e:	4b09      	ldr	r3, [pc, #36]	@ (8001234 <MX_I2C1_Init+0x50>)
 8001210:	2200      	movs	r2, #0
 8001212:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001214:	4b07      	ldr	r3, [pc, #28]	@ (8001234 <MX_I2C1_Init+0x50>)
 8001216:	2200      	movs	r2, #0
 8001218:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800121a:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <MX_I2C1_Init+0x50>)
 800121c:	2200      	movs	r2, #0
 800121e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001220:	4804      	ldr	r0, [pc, #16]	@ (8001234 <MX_I2C1_Init+0x50>)
 8001222:	f001 fafd 	bl	8002820 <HAL_I2C_Init>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800122c:	f000 f9f4 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001230:	bf00      	nop
 8001232:	bd80      	pop	{r7, pc}
 8001234:	200004bc 	.word	0x200004bc
 8001238:	40005400 	.word	0x40005400
 800123c:	00061a80 	.word	0x00061a80

08001240 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08a      	sub	sp, #40	@ 0x28
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	609a      	str	r2, [r3, #8]
 8001254:	60da      	str	r2, [r3, #12]
 8001256:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a21      	ldr	r2, [pc, #132]	@ (80012e4 <HAL_I2C_MspInit+0xa4>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d13c      	bne.n	80012dc <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	4b20      	ldr	r3, [pc, #128]	@ (80012e8 <HAL_I2C_MspInit+0xa8>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	4a1f      	ldr	r2, [pc, #124]	@ (80012e8 <HAL_I2C_MspInit+0xa8>)
 800126c:	f043 0302 	orr.w	r3, r3, #2
 8001270:	6313      	str	r3, [r2, #48]	@ 0x30
 8001272:	4b1d      	ldr	r3, [pc, #116]	@ (80012e8 <HAL_I2C_MspInit+0xa8>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	613b      	str	r3, [r7, #16]
 800127c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800127e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001282:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001284:	2312      	movs	r3, #18
 8001286:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001288:	2301      	movs	r3, #1
 800128a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800128c:	2303      	movs	r3, #3
 800128e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001290:	2304      	movs	r3, #4
 8001292:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	4619      	mov	r1, r3
 800129a:	4814      	ldr	r0, [pc, #80]	@ (80012ec <HAL_I2C_MspInit+0xac>)
 800129c:	f001 f924 	bl	80024e8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012a0:	2300      	movs	r3, #0
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	4b10      	ldr	r3, [pc, #64]	@ (80012e8 <HAL_I2C_MspInit+0xa8>)
 80012a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a8:	4a0f      	ldr	r2, [pc, #60]	@ (80012e8 <HAL_I2C_MspInit+0xa8>)
 80012aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80012b0:	4b0d      	ldr	r3, [pc, #52]	@ (80012e8 <HAL_I2C_MspInit+0xa8>)
 80012b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012b8:	60fb      	str	r3, [r7, #12]
 80012ba:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80012bc:	2200      	movs	r2, #0
 80012be:	2105      	movs	r1, #5
 80012c0:	201f      	movs	r0, #31
 80012c2:	f001 f8aa 	bl	800241a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80012c6:	201f      	movs	r0, #31
 80012c8:	f001 f8c3 	bl	8002452 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80012cc:	2200      	movs	r2, #0
 80012ce:	2105      	movs	r1, #5
 80012d0:	2020      	movs	r0, #32
 80012d2:	f001 f8a2 	bl	800241a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80012d6:	2020      	movs	r0, #32
 80012d8:	f001 f8bb 	bl	8002452 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80012dc:	bf00      	nop
 80012de:	3728      	adds	r7, #40	@ 0x28
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40005400 	.word	0x40005400
 80012e8:	40023800 	.word	0x40023800
 80012ec:	40020400 	.word	0x40020400

080012f0 <kb_init>:
#include "kb.h"
#include "pca9538.h"
#include "main.h"

HAL_StatusTypeDef kb_init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef ret = HAL_OK;
 80012f6:	2300      	movs	r3, #0
 80012f8:	71fb      	strb	r3, [r7, #7]
    uint8_t buf;

    // POLARITY_INVERSION = 0
    buf = 0;
 80012fa:	2300      	movs	r3, #0
 80012fc:	71bb      	strb	r3, [r7, #6]
    ret = PCA9538_Write_Register(KBRD_ADDR, POLARITY_INVERSION, &buf);
 80012fe:	1dbb      	adds	r3, r7, #6
 8001300:	461a      	mov	r2, r3
 8001302:	2102      	movs	r1, #2
 8001304:	20e2      	movs	r0, #226	@ 0xe2
 8001306:	f000 fc9b 	bl	8001c40 <PCA9538_Write_Register>
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <kb_init+0x28>
        return ret;
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	e00f      	b.n	8001338 <kb_init+0x48>
    }

    // OUTPUT_PORT = 0
    buf = 0;
 8001318:	2300      	movs	r3, #0
 800131a:	71bb      	strb	r3, [r7, #6]
    ret = PCA9538_Write_Register(KBRD_ADDR, OUTPUT_PORT, &buf);
 800131c:	1dbb      	adds	r3, r7, #6
 800131e:	461a      	mov	r2, r3
 8001320:	2101      	movs	r1, #1
 8001322:	20e2      	movs	r0, #226	@ 0xe2
 8001324:	f000 fc8c 	bl	8001c40 <PCA9538_Write_Register>
 8001328:	4603      	mov	r3, r0
 800132a:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <kb_init+0x46>
        return ret;
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	e000      	b.n	8001338 <kb_init+0x48>
    }

    return HAL_OK;
 8001336:	2300      	movs	r3, #0
}
 8001338:	4618      	mov	r0, r3
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}

08001340 <kb_check_row>:

uint8_t kb_check_row(uint8_t row_mask)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	4603      	mov	r3, r0
 8001348:	71fb      	strb	r3, [r7, #7]
    uint8_t key = 0x00;
 800134a:	2300      	movs	r3, #0
 800134c:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef ret;
    uint8_t buf;
    uint8_t kbd_in;

    ret = kb_init();
 800134e:	f7ff ffcf 	bl	80012f0 <kb_init>
 8001352:	4603      	mov	r3, r0
 8001354:	73bb      	strb	r3, [r7, #14]
    if (ret != HAL_OK) {
 8001356:	7bbb      	ldrb	r3, [r7, #14]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <kb_check_row+0x20>
        return 0;
 800135c:	2300      	movs	r3, #0
 800135e:	e040      	b.n	80013e2 <kb_check_row+0xa2>
    }

    buf = row_mask;
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	733b      	strb	r3, [r7, #12]
    ret = PCA9538_Write_Register(KBRD_ADDR, CONFIG, &buf);
 8001364:	f107 030c 	add.w	r3, r7, #12
 8001368:	461a      	mov	r2, r3
 800136a:	2103      	movs	r1, #3
 800136c:	20e2      	movs	r0, #226	@ 0xe2
 800136e:	f000 fc67 	bl	8001c40 <PCA9538_Write_Register>
 8001372:	4603      	mov	r3, r0
 8001374:	73bb      	strb	r3, [r7, #14]
    if (ret != HAL_OK) {
 8001376:	7bbb      	ldrb	r3, [r7, #14]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <kb_check_row+0x40>
        return 0;
 800137c:	2300      	movs	r3, #0
 800137e:	e030      	b.n	80013e2 <kb_check_row+0xa2>
    }

    ret = PCA9538_Read_Inputs(KBRD_ADDR, &buf);
 8001380:	f107 030c 	add.w	r3, r7, #12
 8001384:	4619      	mov	r1, r3
 8001386:	20e2      	movs	r0, #226	@ 0xe2
 8001388:	f000 fc7a 	bl	8001c80 <PCA9538_Read_Inputs>
 800138c:	4603      	mov	r3, r0
 800138e:	73bb      	strb	r3, [r7, #14]
    if (ret != HAL_OK) {
 8001390:	7bbb      	ldrb	r3, [r7, #14]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <kb_check_row+0x5a>
        return 0;
 8001396:	2300      	movs	r3, #0
 8001398:	e023      	b.n	80013e2 <kb_check_row+0xa2>
    }

    kbd_in = (uint8_t)(buf & 0x70);
 800139a:	7b3b      	ldrb	r3, [r7, #12]
 800139c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80013a0:	737b      	strb	r3, [r7, #13]
    if (kbd_in == 0x70) return 0;
 80013a2:	7b7b      	ldrb	r3, [r7, #13]
 80013a4:	2b70      	cmp	r3, #112	@ 0x70
 80013a6:	d101      	bne.n	80013ac <kb_check_row+0x6c>
 80013a8:	2300      	movs	r3, #0
 80013aa:	e01a      	b.n	80013e2 <kb_check_row+0xa2>

    if (!(kbd_in & 0x10)) key = 1;
 80013ac:	7b7b      	ldrb	r3, [r7, #13]
 80013ae:	f003 0310 	and.w	r3, r3, #16
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d102      	bne.n	80013bc <kb_check_row+0x7c>
 80013b6:	2301      	movs	r3, #1
 80013b8:	73fb      	strb	r3, [r7, #15]
 80013ba:	e011      	b.n	80013e0 <kb_check_row+0xa0>
    else if (!(kbd_in & 0x20)) key = 2;
 80013bc:	7b7b      	ldrb	r3, [r7, #13]
 80013be:	f003 0320 	and.w	r3, r3, #32
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d102      	bne.n	80013cc <kb_check_row+0x8c>
 80013c6:	2302      	movs	r3, #2
 80013c8:	73fb      	strb	r3, [r7, #15]
 80013ca:	e009      	b.n	80013e0 <kb_check_row+0xa0>
    else if (!(kbd_in & 0x40)) key = 3;
 80013cc:	7b7b      	ldrb	r3, [r7, #13]
 80013ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d102      	bne.n	80013dc <kb_check_row+0x9c>
 80013d6:	2303      	movs	r3, #3
 80013d8:	73fb      	strb	r3, [r7, #15]
 80013da:	e001      	b.n	80013e0 <kb_check_row+0xa0>
    else key = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	73fb      	strb	r3, [r7, #15]

    return key;
 80013e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
	...

080013ec <kb_get_key>:

uint8_t kb_get_key(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
    const uint8_t rows[4] = { ROW1, ROW2, ROW3, ROW4 };
 80013f2:	4b17      	ldr	r3, [pc, #92]	@ (8001450 <kb_get_key+0x64>)
 80013f4:	603b      	str	r3, [r7, #0]

    for (int i = 0; i < 4; i++) {
 80013f6:	2300      	movs	r3, #0
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	e021      	b.n	8001440 <kb_get_key+0x54>
    	for (int j = 0; j < 5; ++j) {
 80013fc:	2300      	movs	r3, #0
 80013fe:	60bb      	str	r3, [r7, #8]
 8001400:	e018      	b.n	8001434 <kb_get_key+0x48>
    		uint8_t k = kb_check_row(rows[i]);
 8001402:	463a      	mov	r2, r7
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	4413      	add	r3, r2
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff ff98 	bl	8001340 <kb_check_row>
 8001410:	4603      	mov	r3, r0
 8001412:	71fb      	strb	r3, [r7, #7]
    		if (k != 0) return 3 * i + k;
 8001414:	79fb      	ldrb	r3, [r7, #7]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d009      	beq.n	800142e <kb_get_key+0x42>
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	b2db      	uxtb	r3, r3
 800141e:	461a      	mov	r2, r3
 8001420:	0052      	lsls	r2, r2, #1
 8001422:	4413      	add	r3, r2
 8001424:	b2da      	uxtb	r2, r3
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	4413      	add	r3, r2
 800142a:	b2db      	uxtb	r3, r3
 800142c:	e00c      	b.n	8001448 <kb_get_key+0x5c>
    	for (int j = 0; j < 5; ++j) {
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	3301      	adds	r3, #1
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	2b04      	cmp	r3, #4
 8001438:	dde3      	ble.n	8001402 <kb_get_key+0x16>
    for (int i = 0; i < 4; i++) {
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	3301      	adds	r3, #1
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	2b03      	cmp	r3, #3
 8001444:	ddda      	ble.n	80013fc <kb_get_key+0x10>
    	}
    }
    return 0;
 8001446:	2300      	movs	r3, #0
}
 8001448:	4618      	mov	r0, r3
 800144a:	3710      	adds	r7, #16
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	f7fbfdfe 	.word	0xf7fbfdfe

08001454 <kb_get_symb>:

char kb_get_symb(void)
{
 8001454:	b590      	push	{r4, r7, lr}
 8001456:	b085      	sub	sp, #20
 8001458:	af00      	add	r7, sp, #0
	const char symb[13] = {0, '1', '2', '3', '4', '5', '6', '7', '8', '9', '*', '0', '#'};
 800145a:	4b08      	ldr	r3, [pc, #32]	@ (800147c <kb_get_symb+0x28>)
 800145c:	463c      	mov	r4, r7
 800145e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001460:	c407      	stmia	r4!, {r0, r1, r2}
 8001462:	7023      	strb	r3, [r4, #0]
	return symb[kb_get_key()];
 8001464:	f7ff ffc2 	bl	80013ec <kb_get_key>
 8001468:	4603      	mov	r3, r0
 800146a:	3310      	adds	r3, #16
 800146c:	443b      	add	r3, r7
 800146e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
}
 8001472:	4618      	mov	r0, r3
 8001474:	3714      	adds	r7, #20
 8001476:	46bd      	mov	sp, r7
 8001478:	bd90      	pop	{r4, r7, pc}
 800147a:	bf00      	nop
 800147c:	0800b23c 	.word	0x0800b23c

08001480 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001484:	f000 fe58 	bl	8002138 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001488:	f000 f858 	bl	800153c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800148c:	f7ff fe4e 	bl	800112c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001490:	f7ff fea8 	bl	80011e4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001494:	f000 fdb4 	bl	8002000 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001498:	f000 fcb4 	bl	8001e04 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  init_music();
 800149c:	f000 f8c2 	bl	8001624 <init_music>
  oled_Init();
 80014a0:	f000 f95a 	bl	8001758 <oled_Init>

  oled_Fill(1);
 80014a4:	2001      	movs	r0, #1
 80014a6:	f000 f9c3 	bl	8001830 <oled_Fill>
  oled_SetCursor(8, 5);
 80014aa:	2105      	movs	r1, #5
 80014ac:	2008      	movs	r0, #8
 80014ae:	f000 fb8f 	bl	8001bd0 <oled_SetCursor>
  oled_WriteString("Snake", Font_11x18, 0);
 80014b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001524 <main+0xa4>)
 80014b4:	2300      	movs	r3, #0
 80014b6:	ca06      	ldmia	r2, {r1, r2}
 80014b8:	481b      	ldr	r0, [pc, #108]	@ (8001528 <main+0xa8>)
 80014ba:	f000 fb63 	bl	8001b84 <oled_WriteString>
  oled_SetCursor(8, 5 + 8 + 12);
 80014be:	2119      	movs	r1, #25
 80014c0:	2008      	movs	r0, #8
 80014c2:	f000 fb85 	bl	8001bd0 <oled_SetCursor>
  oled_WriteString("By Armemius", Font_7x10, 0);
 80014c6:	4a19      	ldr	r2, [pc, #100]	@ (800152c <main+0xac>)
 80014c8:	2300      	movs	r3, #0
 80014ca:	ca06      	ldmia	r2, {r1, r2}
 80014cc:	4818      	ldr	r0, [pc, #96]	@ (8001530 <main+0xb0>)
 80014ce:	f000 fb59 	bl	8001b84 <oled_WriteString>
  oled_SetCursor(8, 5 + 8 + 12 * 2);
 80014d2:	2125      	movs	r1, #37	@ 0x25
 80014d4:	2008      	movs	r0, #8
 80014d6:	f000 fb7b 	bl	8001bd0 <oled_SetCursor>
  oled_WriteString("2/4/6/8 - move", Font_7x10, 0);
 80014da:	4a14      	ldr	r2, [pc, #80]	@ (800152c <main+0xac>)
 80014dc:	2300      	movs	r3, #0
 80014de:	ca06      	ldmia	r2, {r1, r2}
 80014e0:	4814      	ldr	r0, [pc, #80]	@ (8001534 <main+0xb4>)
 80014e2:	f000 fb4f 	bl	8001b84 <oled_WriteString>
  oled_SetCursor(8, 5 + 8 + 12 * 3);
 80014e6:	2131      	movs	r1, #49	@ 0x31
 80014e8:	2008      	movs	r0, #8
 80014ea:	f000 fb71 	bl	8001bd0 <oled_SetCursor>
  oled_WriteString("# - to restart", Font_7x10, 0);
 80014ee:	4a0f      	ldr	r2, [pc, #60]	@ (800152c <main+0xac>)
 80014f0:	2300      	movs	r3, #0
 80014f2:	ca06      	ldmia	r2, {r1, r2}
 80014f4:	4810      	ldr	r0, [pc, #64]	@ (8001538 <main+0xb8>)
 80014f6:	f000 fb45 	bl	8001b84 <oled_WriteString>
  oled_SetCursor(8, 45);
 80014fa:	212d      	movs	r1, #45	@ 0x2d
 80014fc:	2008      	movs	r0, #8
 80014fe:	f000 fb67 	bl	8001bd0 <oled_SetCursor>
  oled_UpdateScreen();
 8001502:	f000 f9b9 	bl	8001878 <oled_UpdateScreen>
  play_amogus();
 8001506:	f000 f8c7 	bl	8001698 <play_amogus>
  oled_Fill(0);
 800150a:	2000      	movs	r0, #0
 800150c:	f000 f990 	bl	8001830 <oled_Fill>
  oled_UpdateScreen();
 8001510:	f000 f9b2 	bl	8001878 <oled_UpdateScreen>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001514:	f005 fd4c 	bl	8006fb0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001518:	f7ff f848 	bl	80005ac <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800151c:	f005 fd6c 	bl	8006ff8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001520:	bf00      	nop
 8001522:	e7fd      	b.n	8001520 <main+0xa0>
 8001524:	20000008 	.word	0x20000008
 8001528:	0800b24c 	.word	0x0800b24c
 800152c:	20000000 	.word	0x20000000
 8001530:	0800b254 	.word	0x0800b254
 8001534:	0800b260 	.word	0x0800b260
 8001538:	0800b270 	.word	0x0800b270

0800153c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b094      	sub	sp, #80	@ 0x50
 8001540:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001542:	f107 0320 	add.w	r3, r7, #32
 8001546:	2230      	movs	r2, #48	@ 0x30
 8001548:	2100      	movs	r1, #0
 800154a:	4618      	mov	r0, r3
 800154c:	f009 f980 	bl	800a850 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001550:	f107 030c 	add.w	r3, r7, #12
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	60da      	str	r2, [r3, #12]
 800155e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001560:	2300      	movs	r3, #0
 8001562:	60bb      	str	r3, [r7, #8]
 8001564:	4b2a      	ldr	r3, [pc, #168]	@ (8001610 <SystemClock_Config+0xd4>)
 8001566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001568:	4a29      	ldr	r2, [pc, #164]	@ (8001610 <SystemClock_Config+0xd4>)
 800156a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800156e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001570:	4b27      	ldr	r3, [pc, #156]	@ (8001610 <SystemClock_Config+0xd4>)
 8001572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001574:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001578:	60bb      	str	r3, [r7, #8]
 800157a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800157c:	2300      	movs	r3, #0
 800157e:	607b      	str	r3, [r7, #4]
 8001580:	4b24      	ldr	r3, [pc, #144]	@ (8001614 <SystemClock_Config+0xd8>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a23      	ldr	r2, [pc, #140]	@ (8001614 <SystemClock_Config+0xd8>)
 8001586:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800158a:	6013      	str	r3, [r2, #0]
 800158c:	4b21      	ldr	r3, [pc, #132]	@ (8001614 <SystemClock_Config+0xd8>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001594:	607b      	str	r3, [r7, #4]
 8001596:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001598:	2302      	movs	r3, #2
 800159a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800159c:	2301      	movs	r3, #1
 800159e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015a0:	2310      	movs	r3, #16
 80015a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015a4:	2302      	movs	r3, #2
 80015a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015a8:	2300      	movs	r3, #0
 80015aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015ac:	2308      	movs	r3, #8
 80015ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80015b0:	2348      	movs	r3, #72	@ 0x48
 80015b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015b4:	2302      	movs	r3, #2
 80015b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015b8:	2304      	movs	r3, #4
 80015ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015bc:	f107 0320 	add.w	r3, r7, #32
 80015c0:	4618      	mov	r0, r3
 80015c2:	f003 fe5f 	bl	8005284 <HAL_RCC_OscConfig>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015cc:	f000 f824 	bl	8001618 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015d0:	230f      	movs	r3, #15
 80015d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015d4:	2302      	movs	r3, #2
 80015d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015d8:	2300      	movs	r3, #0
 80015da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015e8:	f107 030c 	add.w	r3, r7, #12
 80015ec:	2102      	movs	r1, #2
 80015ee:	4618      	mov	r0, r3
 80015f0:	f004 f8c0 	bl	8005774 <HAL_RCC_ClockConfig>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80015fa:	f000 f80d 	bl	8001618 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 80015fe:	2200      	movs	r2, #0
 8001600:	2100      	movs	r1, #0
 8001602:	2000      	movs	r0, #0
 8001604:	f004 f99c 	bl	8005940 <HAL_RCC_MCOConfig>
}
 8001608:	bf00      	nop
 800160a:	3750      	adds	r7, #80	@ 0x50
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40023800 	.word	0x40023800
 8001614:	40007000 	.word	0x40007000

08001618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800161c:	b672      	cpsid	i
}
 800161e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001620:	bf00      	nop
 8001622:	e7fd      	b.n	8001620 <Error_Handler+0x8>

08001624 <init_music>:
#include "stm32f4xx_hal.h"
#include "tim.h"
#include "gpio.h"

void init_music()
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001628:	2100      	movs	r1, #0
 800162a:	4803      	ldr	r0, [pc, #12]	@ (8001638 <init_music+0x14>)
 800162c:	f004 fb92 	bl	8005d54 <HAL_TIM_PWM_Start>
	stop_note();
 8001630:	f000 f824 	bl	800167c <stop_note>
}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}
 8001638:	2000091c 	.word	0x2000091c

0800163c <play_note>:

void play_note(uint16_t freq)
{
 800163c:	b480      	push	{r7}
 800163e:	b085      	sub	sp, #20
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	80fb      	strh	r3, [r7, #6]
    uint32_t arr = 1000000 / freq;
 8001646:	88fb      	ldrh	r3, [r7, #6]
 8001648:	4a0a      	ldr	r2, [pc, #40]	@ (8001674 <play_note+0x38>)
 800164a:	fb92 f3f3 	sdiv	r3, r2, r3
 800164e:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 8001650:	4b09      	ldr	r3, [pc, #36]	@ (8001678 <play_note+0x3c>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	68fa      	ldr	r2, [r7, #12]
 8001656:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001658:	4a07      	ldr	r2, [pc, #28]	@ (8001678 <play_note+0x3c>)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, arr / 2); // 50%
 800165e:	4b06      	ldr	r3, [pc, #24]	@ (8001678 <play_note+0x3c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	0852      	lsrs	r2, r2, #1
 8001666:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001668:	bf00      	nop
 800166a:	3714      	adds	r7, #20
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	000f4240 	.word	0x000f4240
 8001678:	2000091c 	.word	0x2000091c

0800167c <stop_note>:

void stop_note()
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001680:	4b04      	ldr	r3, [pc, #16]	@ (8001694 <stop_note+0x18>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2200      	movs	r2, #0
 8001686:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	2000091c 	.word	0x2000091c

08001698 <play_amogus>:

void play_amogus()
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b0b2      	sub	sp, #200	@ 0xc8
 800169c:	af00      	add	r7, sp, #0
    uint32_t frequencies[] = {
 800169e:	4a20      	ldr	r2, [pc, #128]	@ (8001720 <play_amogus+0x88>)
 80016a0:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80016a4:	4611      	mov	r1, r2
 80016a6:	2260      	movs	r2, #96	@ 0x60
 80016a8:	4618      	mov	r0, r3
 80016aa:	f009 f905 	bl	800a8b8 <memcpy>
        262, 311, 349, 370, 349, 311, 262, 233, 294, 262,
        262, 311, 349, 370, 349, 311, 370, 370, 349, 311, 370, 349, 311, 262
    };
    uint32_t durations_ms[] = {
 80016ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001724 <play_amogus+0x8c>)
 80016b0:	463b      	mov	r3, r7
 80016b2:	4611      	mov	r1, r2
 80016b4:	2260      	movs	r2, #96	@ 0x60
 80016b6:	4618      	mov	r0, r3
 80016b8:	f009 f8fe 	bl	800a8b8 <memcpy>
        250, 250, 250, 250, 250, 250, 750, 125, 125,
        1000, 250, 250, 250, 250, 250, 250, 750, 125, 125, 125, 125, 125, 125, 125
    };
    size_t num_notes = sizeof(frequencies) / sizeof(frequencies[0]);
 80016bc:	2318      	movs	r3, #24
 80016be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0

    for (size_t i = 0; i < num_notes; i++) {
 80016c2:	2300      	movs	r3, #0
 80016c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80016c8:	e01e      	b.n	8001708 <play_amogus+0x70>
        play_note(frequencies[i]);
 80016ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	33c8      	adds	r3, #200	@ 0xc8
 80016d2:	443b      	add	r3, r7
 80016d4:	f853 3c68 	ldr.w	r3, [r3, #-104]
 80016d8:	b29b      	uxth	r3, r3
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff ffae 	bl	800163c <play_note>
        HAL_Delay(100);
 80016e0:	2064      	movs	r0, #100	@ 0x64
 80016e2:	f000 fd9b 	bl	800221c <HAL_Delay>
        stop_note();
 80016e6:	f7ff ffc9 	bl	800167c <stop_note>
        HAL_Delay(durations_ms[i]);
 80016ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	33c8      	adds	r3, #200	@ 0xc8
 80016f2:	443b      	add	r3, r7
 80016f4:	f853 3cc8 	ldr.w	r3, [r3, #-200]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f000 fd8f 	bl	800221c <HAL_Delay>
    for (size_t i = 0; i < num_notes; i++) {
 80016fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001702:	3301      	adds	r3, #1
 8001704:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001708:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800170c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001710:	429a      	cmp	r2, r3
 8001712:	d3da      	bcc.n	80016ca <play_amogus+0x32>
    }
    stop_note();
 8001714:	f7ff ffb2 	bl	800167c <stop_note>
}
 8001718:	bf00      	nop
 800171a:	37c8      	adds	r7, #200	@ 0xc8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	0800b280 	.word	0x0800b280
 8001724:	0800b2e0 	.word	0x0800b2e0

08001728 <oled_WriteCommand>:
static uint8_t OLED_Buffer[1024];

static OLED_t OLED;


static void oled_WriteCommand(uint8_t command) {
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af04      	add	r7, sp, #16
 800172e:	4603      	mov	r3, r0
 8001730:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1,OLED_I2C_ADDR,0x00,1,&command,1,10);
 8001732:	230a      	movs	r3, #10
 8001734:	9302      	str	r3, [sp, #8]
 8001736:	2301      	movs	r3, #1
 8001738:	9301      	str	r3, [sp, #4]
 800173a:	1dfb      	adds	r3, r7, #7
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	2301      	movs	r3, #1
 8001740:	2200      	movs	r2, #0
 8001742:	2178      	movs	r1, #120	@ 0x78
 8001744:	4803      	ldr	r0, [pc, #12]	@ (8001754 <oled_WriteCommand+0x2c>)
 8001746:	f001 f9c5 	bl	8002ad4 <HAL_I2C_Mem_Write>
}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	200004bc 	.word	0x200004bc

08001758 <oled_Init>:


uint8_t oled_Init(void) {
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 800175c:	2064      	movs	r0, #100	@ 0x64
 800175e:	f000 fd5d 	bl	800221c <HAL_Delay>

	oled_WriteCommand(0xAE);
 8001762:	20ae      	movs	r0, #174	@ 0xae
 8001764:	f7ff ffe0 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0x20);
 8001768:	2020      	movs	r0, #32
 800176a:	f7ff ffdd 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0x10);
 800176e:	2010      	movs	r0, #16
 8001770:	f7ff ffda 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0xB0);
 8001774:	20b0      	movs	r0, #176	@ 0xb0
 8001776:	f7ff ffd7 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0xC8);
 800177a:	20c8      	movs	r0, #200	@ 0xc8
 800177c:	f7ff ffd4 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0x00);
 8001780:	2000      	movs	r0, #0
 8001782:	f7ff ffd1 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0x10);
 8001786:	2010      	movs	r0, #16
 8001788:	f7ff ffce 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0x40);
 800178c:	2040      	movs	r0, #64	@ 0x40
 800178e:	f7ff ffcb 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0x81);
 8001792:	2081      	movs	r0, #129	@ 0x81
 8001794:	f7ff ffc8 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0xFF);
 8001798:	20ff      	movs	r0, #255	@ 0xff
 800179a:	f7ff ffc5 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0xA1);
 800179e:	20a1      	movs	r0, #161	@ 0xa1
 80017a0:	f7ff ffc2 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0xA6);
 80017a4:	20a6      	movs	r0, #166	@ 0xa6
 80017a6:	f7ff ffbf 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0xA8);
 80017aa:	20a8      	movs	r0, #168	@ 0xa8
 80017ac:	f7ff ffbc 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0x3F);
 80017b0:	203f      	movs	r0, #63	@ 0x3f
 80017b2:	f7ff ffb9 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0xA4);
 80017b6:	20a4      	movs	r0, #164	@ 0xa4
 80017b8:	f7ff ffb6 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0xD3);
 80017bc:	20d3      	movs	r0, #211	@ 0xd3
 80017be:	f7ff ffb3 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0x00);
 80017c2:	2000      	movs	r0, #0
 80017c4:	f7ff ffb0 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0xD5);
 80017c8:	20d5      	movs	r0, #213	@ 0xd5
 80017ca:	f7ff ffad 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0xF0);
 80017ce:	20f0      	movs	r0, #240	@ 0xf0
 80017d0:	f7ff ffaa 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0xD9);
 80017d4:	20d9      	movs	r0, #217	@ 0xd9
 80017d6:	f7ff ffa7 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0x22);
 80017da:	2022      	movs	r0, #34	@ 0x22
 80017dc:	f7ff ffa4 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0xDA);
 80017e0:	20da      	movs	r0, #218	@ 0xda
 80017e2:	f7ff ffa1 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0x12);
 80017e6:	2012      	movs	r0, #18
 80017e8:	f7ff ff9e 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0xDB);
 80017ec:	20db      	movs	r0, #219	@ 0xdb
 80017ee:	f7ff ff9b 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0x20);
 80017f2:	2020      	movs	r0, #32
 80017f4:	f7ff ff98 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0x8D);
 80017f8:	208d      	movs	r0, #141	@ 0x8d
 80017fa:	f7ff ff95 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0x14);
 80017fe:	2014      	movs	r0, #20
 8001800:	f7ff ff92 	bl	8001728 <oled_WriteCommand>
	oled_WriteCommand(0xAF);
 8001804:	20af      	movs	r0, #175	@ 0xaf
 8001806:	f7ff ff8f 	bl	8001728 <oled_WriteCommand>

	oled_Fill(Black);
 800180a:	2000      	movs	r0, #0
 800180c:	f000 f810 	bl	8001830 <oled_Fill>

	oled_UpdateScreen();
 8001810:	f000 f832 	bl	8001878 <oled_UpdateScreen>

	OLED.CurrentX = 0;
 8001814:	4b05      	ldr	r3, [pc, #20]	@ (800182c <oled_Init+0xd4>)
 8001816:	2200      	movs	r2, #0
 8001818:	801a      	strh	r2, [r3, #0]
	OLED.CurrentY = 0;
 800181a:	4b04      	ldr	r3, [pc, #16]	@ (800182c <oled_Init+0xd4>)
 800181c:	2200      	movs	r2, #0
 800181e:	805a      	strh	r2, [r3, #2]

	OLED.Initialized = 1;
 8001820:	4b02      	ldr	r3, [pc, #8]	@ (800182c <oled_Init+0xd4>)
 8001822:	2201      	movs	r2, #1
 8001824:	715a      	strb	r2, [r3, #5]

	return 1;
 8001826:	2301      	movs	r3, #1
}
 8001828:	4618      	mov	r0, r3
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20000910 	.word	0x20000910

08001830 <oled_Fill>:

void oled_Fill(OLED_COLOR color) {
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	71fb      	strb	r3, [r7, #7]
	uint32_t i;

	for(i = 0; i < sizeof(OLED_Buffer); i++) {
 800183a:	2300      	movs	r3, #0
 800183c:	60fb      	str	r3, [r7, #12]
 800183e:	e00d      	b.n	800185c <oled_Fill+0x2c>
		OLED_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d101      	bne.n	800184a <oled_Fill+0x1a>
 8001846:	2100      	movs	r1, #0
 8001848:	e000      	b.n	800184c <oled_Fill+0x1c>
 800184a:	21ff      	movs	r1, #255	@ 0xff
 800184c:	4a09      	ldr	r2, [pc, #36]	@ (8001874 <oled_Fill+0x44>)
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	4413      	add	r3, r2
 8001852:	460a      	mov	r2, r1
 8001854:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(OLED_Buffer); i++) {
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	3301      	adds	r3, #1
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001862:	d3ed      	bcc.n	8001840 <oled_Fill+0x10>
	}
}
 8001864:	bf00      	nop
 8001866:	bf00      	nop
 8001868:	3714      	adds	r7, #20
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	20000510 	.word	0x20000510

08001878 <oled_UpdateScreen>:


void oled_UpdateScreen(void) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af04      	add	r7, sp, #16
	uint8_t i;

	for (i = 0; i < 8; i++) {
 800187e:	2300      	movs	r3, #0
 8001880:	71fb      	strb	r3, [r7, #7]
 8001882:	e01d      	b.n	80018c0 <oled_UpdateScreen+0x48>
		oled_WriteCommand(0xB0 + i);
 8001884:	79fb      	ldrb	r3, [r7, #7]
 8001886:	3b50      	subs	r3, #80	@ 0x50
 8001888:	b2db      	uxtb	r3, r3
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff ff4c 	bl	8001728 <oled_WriteCommand>
		oled_WriteCommand(0x00);
 8001890:	2000      	movs	r0, #0
 8001892:	f7ff ff49 	bl	8001728 <oled_WriteCommand>
		oled_WriteCommand(0x10);
 8001896:	2010      	movs	r0, #16
 8001898:	f7ff ff46 	bl	8001728 <oled_WriteCommand>

		HAL_I2C_Mem_Write(&hi2c1,OLED_I2C_ADDR,0x40,1,&OLED_Buffer[OLED_WIDTH * i],OLED_WIDTH,25);
 800189c:	79fb      	ldrb	r3, [r7, #7]
 800189e:	01db      	lsls	r3, r3, #7
 80018a0:	4a0b      	ldr	r2, [pc, #44]	@ (80018d0 <oled_UpdateScreen+0x58>)
 80018a2:	4413      	add	r3, r2
 80018a4:	2219      	movs	r2, #25
 80018a6:	9202      	str	r2, [sp, #8]
 80018a8:	2280      	movs	r2, #128	@ 0x80
 80018aa:	9201      	str	r2, [sp, #4]
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	2301      	movs	r3, #1
 80018b0:	2240      	movs	r2, #64	@ 0x40
 80018b2:	2178      	movs	r1, #120	@ 0x78
 80018b4:	4807      	ldr	r0, [pc, #28]	@ (80018d4 <oled_UpdateScreen+0x5c>)
 80018b6:	f001 f90d 	bl	8002ad4 <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++) {
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	3301      	adds	r3, #1
 80018be:	71fb      	strb	r3, [r7, #7]
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	2b07      	cmp	r3, #7
 80018c4:	d9de      	bls.n	8001884 <oled_UpdateScreen+0xc>
	}
}
 80018c6:	bf00      	nop
 80018c8:	bf00      	nop
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20000510 	.word	0x20000510
 80018d4:	200004bc 	.word	0x200004bc

080018d8 <oled_DrawPixel>:

void oled_DrawPixel(uint8_t x, uint8_t y, OLED_COLOR color) {
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	4603      	mov	r3, r0
 80018e0:	71fb      	strb	r3, [r7, #7]
 80018e2:	460b      	mov	r3, r1
 80018e4:	71bb      	strb	r3, [r7, #6]
 80018e6:	4613      	mov	r3, r2
 80018e8:	717b      	strb	r3, [r7, #5]
	if (x >= OLED_WIDTH || y >= OLED_HEIGHT) {
 80018ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	db48      	blt.n	8001984 <oled_DrawPixel+0xac>
 80018f2:	79bb      	ldrb	r3, [r7, #6]
 80018f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80018f6:	d845      	bhi.n	8001984 <oled_DrawPixel+0xac>
		return;
	}

	if (OLED.Inverted) {
 80018f8:	4b25      	ldr	r3, [pc, #148]	@ (8001990 <oled_DrawPixel+0xb8>)
 80018fa:	791b      	ldrb	r3, [r3, #4]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d006      	beq.n	800190e <oled_DrawPixel+0x36>
		color = (OLED_COLOR)!color;
 8001900:	797b      	ldrb	r3, [r7, #5]
 8001902:	2b00      	cmp	r3, #0
 8001904:	bf0c      	ite	eq
 8001906:	2301      	moveq	r3, #1
 8001908:	2300      	movne	r3, #0
 800190a:	b2db      	uxtb	r3, r3
 800190c:	717b      	strb	r3, [r7, #5]
	}

	if (color == White) {
 800190e:	797b      	ldrb	r3, [r7, #5]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d11a      	bne.n	800194a <oled_DrawPixel+0x72>
		OLED_Buffer[x + (y / 8) * OLED_WIDTH] |= 1 << (y % 8);
 8001914:	79fa      	ldrb	r2, [r7, #7]
 8001916:	79bb      	ldrb	r3, [r7, #6]
 8001918:	08db      	lsrs	r3, r3, #3
 800191a:	b2d8      	uxtb	r0, r3
 800191c:	4603      	mov	r3, r0
 800191e:	01db      	lsls	r3, r3, #7
 8001920:	4413      	add	r3, r2
 8001922:	4a1c      	ldr	r2, [pc, #112]	@ (8001994 <oled_DrawPixel+0xbc>)
 8001924:	5cd3      	ldrb	r3, [r2, r3]
 8001926:	b25a      	sxtb	r2, r3
 8001928:	79bb      	ldrb	r3, [r7, #6]
 800192a:	f003 0307 	and.w	r3, r3, #7
 800192e:	2101      	movs	r1, #1
 8001930:	fa01 f303 	lsl.w	r3, r1, r3
 8001934:	b25b      	sxtb	r3, r3
 8001936:	4313      	orrs	r3, r2
 8001938:	b259      	sxtb	r1, r3
 800193a:	79fa      	ldrb	r2, [r7, #7]
 800193c:	4603      	mov	r3, r0
 800193e:	01db      	lsls	r3, r3, #7
 8001940:	4413      	add	r3, r2
 8001942:	b2c9      	uxtb	r1, r1
 8001944:	4a13      	ldr	r2, [pc, #76]	@ (8001994 <oled_DrawPixel+0xbc>)
 8001946:	54d1      	strb	r1, [r2, r3]
 8001948:	e01d      	b.n	8001986 <oled_DrawPixel+0xae>
	} else {
		OLED_Buffer[x + (y / 8) * OLED_WIDTH] &= ~(1 << (y % 8));
 800194a:	79fa      	ldrb	r2, [r7, #7]
 800194c:	79bb      	ldrb	r3, [r7, #6]
 800194e:	08db      	lsrs	r3, r3, #3
 8001950:	b2d8      	uxtb	r0, r3
 8001952:	4603      	mov	r3, r0
 8001954:	01db      	lsls	r3, r3, #7
 8001956:	4413      	add	r3, r2
 8001958:	4a0e      	ldr	r2, [pc, #56]	@ (8001994 <oled_DrawPixel+0xbc>)
 800195a:	5cd3      	ldrb	r3, [r2, r3]
 800195c:	b25a      	sxtb	r2, r3
 800195e:	79bb      	ldrb	r3, [r7, #6]
 8001960:	f003 0307 	and.w	r3, r3, #7
 8001964:	2101      	movs	r1, #1
 8001966:	fa01 f303 	lsl.w	r3, r1, r3
 800196a:	b25b      	sxtb	r3, r3
 800196c:	43db      	mvns	r3, r3
 800196e:	b25b      	sxtb	r3, r3
 8001970:	4013      	ands	r3, r2
 8001972:	b259      	sxtb	r1, r3
 8001974:	79fa      	ldrb	r2, [r7, #7]
 8001976:	4603      	mov	r3, r0
 8001978:	01db      	lsls	r3, r3, #7
 800197a:	4413      	add	r3, r2
 800197c:	b2c9      	uxtb	r1, r1
 800197e:	4a05      	ldr	r2, [pc, #20]	@ (8001994 <oled_DrawPixel+0xbc>)
 8001980:	54d1      	strb	r1, [r2, r3]
 8001982:	e000      	b.n	8001986 <oled_DrawPixel+0xae>
		return;
 8001984:	bf00      	nop
	}
}
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr
 8001990:	20000910 	.word	0x20000910
 8001994:	20000510 	.word	0x20000510

08001998 <oled_DrawHLine>:

void oled_DrawHLine(uint8_t x1, uint8_t x2, uint8_t y, OLED_COLOR color) {
 8001998:	b590      	push	{r4, r7, lr}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	4604      	mov	r4, r0
 80019a0:	4608      	mov	r0, r1
 80019a2:	4611      	mov	r1, r2
 80019a4:	461a      	mov	r2, r3
 80019a6:	4623      	mov	r3, r4
 80019a8:	71fb      	strb	r3, [r7, #7]
 80019aa:	4603      	mov	r3, r0
 80019ac:	71bb      	strb	r3, [r7, #6]
 80019ae:	460b      	mov	r3, r1
 80019b0:	717b      	strb	r3, [r7, #5]
 80019b2:	4613      	mov	r3, r2
 80019b4:	713b      	strb	r3, [r7, #4]
	for(int i = x1; i <= x2; i++) {
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	e009      	b.n	80019d0 <oled_DrawHLine+0x38>
		oled_DrawPixel(i, y, color);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	793a      	ldrb	r2, [r7, #4]
 80019c2:	7979      	ldrb	r1, [r7, #5]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff ff87 	bl	80018d8 <oled_DrawPixel>
	for(int i = x1; i <= x2; i++) {
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	3301      	adds	r3, #1
 80019ce:	60fb      	str	r3, [r7, #12]
 80019d0:	79bb      	ldrb	r3, [r7, #6]
 80019d2:	68fa      	ldr	r2, [r7, #12]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	ddf1      	ble.n	80019bc <oled_DrawHLine+0x24>
	}
}
 80019d8:	bf00      	nop
 80019da:	bf00      	nop
 80019dc:	3714      	adds	r7, #20
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd90      	pop	{r4, r7, pc}

080019e2 <oled_DrawVLine>:
void oled_DrawVLine(uint8_t y1, uint8_t y2, uint8_t x, OLED_COLOR color) {
 80019e2:	b590      	push	{r4, r7, lr}
 80019e4:	b085      	sub	sp, #20
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	4604      	mov	r4, r0
 80019ea:	4608      	mov	r0, r1
 80019ec:	4611      	mov	r1, r2
 80019ee:	461a      	mov	r2, r3
 80019f0:	4623      	mov	r3, r4
 80019f2:	71fb      	strb	r3, [r7, #7]
 80019f4:	4603      	mov	r3, r0
 80019f6:	71bb      	strb	r3, [r7, #6]
 80019f8:	460b      	mov	r3, r1
 80019fa:	717b      	strb	r3, [r7, #5]
 80019fc:	4613      	mov	r3, r2
 80019fe:	713b      	strb	r3, [r7, #4]
	for(int i = y1; i <= y2; i++) {
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	e009      	b.n	8001a1a <oled_DrawVLine+0x38>
		oled_DrawPixel(x, i, color);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	b2d9      	uxtb	r1, r3
 8001a0a:	793a      	ldrb	r2, [r7, #4]
 8001a0c:	797b      	ldrb	r3, [r7, #5]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff ff62 	bl	80018d8 <oled_DrawPixel>
	for(int i = y1; i <= y2; i++) {
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	3301      	adds	r3, #1
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	79bb      	ldrb	r3, [r7, #6]
 8001a1c:	68fa      	ldr	r2, [r7, #12]
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	ddf1      	ble.n	8001a06 <oled_DrawVLine+0x24>
	}
}
 8001a22:	bf00      	nop
 8001a24:	bf00      	nop
 8001a26:	3714      	adds	r7, #20
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd90      	pop	{r4, r7, pc}

08001a2c <oled_DrawSquare>:
void oled_DrawSquare(uint8_t x1, uint8_t x2, uint8_t y1, uint8_t y2, OLED_COLOR color) {
 8001a2c:	b590      	push	{r4, r7, lr}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4604      	mov	r4, r0
 8001a34:	4608      	mov	r0, r1
 8001a36:	4611      	mov	r1, r2
 8001a38:	461a      	mov	r2, r3
 8001a3a:	4623      	mov	r3, r4
 8001a3c:	71fb      	strb	r3, [r7, #7]
 8001a3e:	4603      	mov	r3, r0
 8001a40:	71bb      	strb	r3, [r7, #6]
 8001a42:	460b      	mov	r3, r1
 8001a44:	717b      	strb	r3, [r7, #5]
 8001a46:	4613      	mov	r3, r2
 8001a48:	713b      	strb	r3, [r7, #4]
	oled_DrawHLine(x1, x2, y1, color);
 8001a4a:	7e3b      	ldrb	r3, [r7, #24]
 8001a4c:	797a      	ldrb	r2, [r7, #5]
 8001a4e:	79b9      	ldrb	r1, [r7, #6]
 8001a50:	79f8      	ldrb	r0, [r7, #7]
 8001a52:	f7ff ffa1 	bl	8001998 <oled_DrawHLine>
	oled_DrawHLine(x1, x2, y2, color);
 8001a56:	7e3b      	ldrb	r3, [r7, #24]
 8001a58:	793a      	ldrb	r2, [r7, #4]
 8001a5a:	79b9      	ldrb	r1, [r7, #6]
 8001a5c:	79f8      	ldrb	r0, [r7, #7]
 8001a5e:	f7ff ff9b 	bl	8001998 <oled_DrawHLine>
	oled_DrawVLine(y1, y2, x1, color);
 8001a62:	7e3b      	ldrb	r3, [r7, #24]
 8001a64:	79fa      	ldrb	r2, [r7, #7]
 8001a66:	7939      	ldrb	r1, [r7, #4]
 8001a68:	7978      	ldrb	r0, [r7, #5]
 8001a6a:	f7ff ffba 	bl	80019e2 <oled_DrawVLine>
	oled_DrawVLine(y1, y2, x2, color);
 8001a6e:	7e3b      	ldrb	r3, [r7, #24]
 8001a70:	79ba      	ldrb	r2, [r7, #6]
 8001a72:	7939      	ldrb	r1, [r7, #4]
 8001a74:	7978      	ldrb	r0, [r7, #5]
 8001a76:	f7ff ffb4 	bl	80019e2 <oled_DrawVLine>
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd90      	pop	{r4, r7, pc}
	...

08001a84 <oled_WriteChar>:
char oled_WriteChar(char ch, FontDef Font, OLED_COLOR color) {
 8001a84:	b590      	push	{r4, r7, lr}
 8001a86:	b089      	sub	sp, #36	@ 0x24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	4604      	mov	r4, r0
 8001a8c:	1d38      	adds	r0, r7, #4
 8001a8e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001a92:	461a      	mov	r2, r3
 8001a94:	4623      	mov	r3, r4
 8001a96:	73fb      	strb	r3, [r7, #15]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;

	if (OLED_WIDTH <= (OLED.CurrentX + Font.FontWidth) ||
 8001a9c:	4b38      	ldr	r3, [pc, #224]	@ (8001b80 <oled_WriteChar+0xfc>)
 8001a9e:	881b      	ldrh	r3, [r3, #0]
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	793b      	ldrb	r3, [r7, #4]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	2b7f      	cmp	r3, #127	@ 0x7f
 8001aa8:	dc06      	bgt.n	8001ab8 <oled_WriteChar+0x34>
			OLED_HEIGHT <= (OLED.CurrentY + Font.FontHeight)) {
 8001aaa:	4b35      	ldr	r3, [pc, #212]	@ (8001b80 <oled_WriteChar+0xfc>)
 8001aac:	885b      	ldrh	r3, [r3, #2]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	797b      	ldrb	r3, [r7, #5]
 8001ab2:	4413      	add	r3, r2
	if (OLED_WIDTH <= (OLED.CurrentX + Font.FontWidth) ||
 8001ab4:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ab6:	dd01      	ble.n	8001abc <oled_WriteChar+0x38>
		return 0;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	e05c      	b.n	8001b76 <oled_WriteChar+0xf2>
	}

	for (i = 0; i < Font.FontHeight; i++) {
 8001abc:	2300      	movs	r3, #0
 8001abe:	61fb      	str	r3, [r7, #28]
 8001ac0:	e04c      	b.n	8001b5c <oled_WriteChar+0xd8>
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001ac2:	68ba      	ldr	r2, [r7, #8]
 8001ac4:	7bfb      	ldrb	r3, [r7, #15]
 8001ac6:	3b20      	subs	r3, #32
 8001ac8:	7979      	ldrb	r1, [r7, #5]
 8001aca:	fb01 f303 	mul.w	r3, r1, r3
 8001ace:	4619      	mov	r1, r3
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	440b      	add	r3, r1
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	4413      	add	r3, r2
 8001ad8:	881b      	ldrh	r3, [r3, #0]
 8001ada:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++) {
 8001adc:	2300      	movs	r3, #0
 8001ade:	61bb      	str	r3, [r7, #24]
 8001ae0:	e034      	b.n	8001b4c <oled_WriteChar+0xc8>
			if ((b << j) & 0x8000) {
 8001ae2:	697a      	ldr	r2, [r7, #20]
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d012      	beq.n	8001b18 <oled_WriteChar+0x94>
				oled_DrawPixel(OLED.CurrentX + j, (OLED.CurrentY + i), (OLED_COLOR) color);
 8001af2:	4b23      	ldr	r3, [pc, #140]	@ (8001b80 <oled_WriteChar+0xfc>)
 8001af4:	881b      	ldrh	r3, [r3, #0]
 8001af6:	b2da      	uxtb	r2, r3
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	4413      	add	r3, r2
 8001afe:	b2d8      	uxtb	r0, r3
 8001b00:	4b1f      	ldr	r3, [pc, #124]	@ (8001b80 <oled_WriteChar+0xfc>)
 8001b02:	885b      	ldrh	r3, [r3, #2]
 8001b04:	b2da      	uxtb	r2, r3
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	4413      	add	r3, r2
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	7bba      	ldrb	r2, [r7, #14]
 8001b10:	4619      	mov	r1, r3
 8001b12:	f7ff fee1 	bl	80018d8 <oled_DrawPixel>
 8001b16:	e016      	b.n	8001b46 <oled_WriteChar+0xc2>
			} else {
				oled_DrawPixel(OLED.CurrentX + j, (OLED.CurrentY + i), (OLED_COLOR)!color);
 8001b18:	4b19      	ldr	r3, [pc, #100]	@ (8001b80 <oled_WriteChar+0xfc>)
 8001b1a:	881b      	ldrh	r3, [r3, #0]
 8001b1c:	b2da      	uxtb	r2, r3
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	4413      	add	r3, r2
 8001b24:	b2d8      	uxtb	r0, r3
 8001b26:	4b16      	ldr	r3, [pc, #88]	@ (8001b80 <oled_WriteChar+0xfc>)
 8001b28:	885b      	ldrh	r3, [r3, #2]
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	4413      	add	r3, r2
 8001b32:	b2d9      	uxtb	r1, r3
 8001b34:	7bbb      	ldrb	r3, [r7, #14]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	bf0c      	ite	eq
 8001b3a:	2301      	moveq	r3, #1
 8001b3c:	2300      	movne	r3, #0
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	461a      	mov	r2, r3
 8001b42:	f7ff fec9 	bl	80018d8 <oled_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++) {
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	61bb      	str	r3, [r7, #24]
 8001b4c:	793b      	ldrb	r3, [r7, #4]
 8001b4e:	461a      	mov	r2, r3
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d3c5      	bcc.n	8001ae2 <oled_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++) {
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	61fb      	str	r3, [r7, #28]
 8001b5c:	797b      	ldrb	r3, [r7, #5]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d3ad      	bcc.n	8001ac2 <oled_WriteChar+0x3e>
			}
		}
	}

	OLED.CurrentX += Font.FontWidth;
 8001b66:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <oled_WriteChar+0xfc>)
 8001b68:	881b      	ldrh	r3, [r3, #0]
 8001b6a:	793a      	ldrb	r2, [r7, #4]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	b29a      	uxth	r2, r3
 8001b70:	4b03      	ldr	r3, [pc, #12]	@ (8001b80 <oled_WriteChar+0xfc>)
 8001b72:	801a      	strh	r2, [r3, #0]

	return ch;
 8001b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3724      	adds	r7, #36	@ 0x24
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd90      	pop	{r4, r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000910 	.word	0x20000910

08001b84 <oled_WriteString>:

char oled_WriteString(char* str, FontDef Font, OLED_COLOR color) {
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	1d38      	adds	r0, r7, #4
 8001b8e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001b92:	70fb      	strb	r3, [r7, #3]
	while (*str) {
 8001b94:	e012      	b.n	8001bbc <oled_WriteString+0x38>
		if (oled_WriteChar(*str, Font, color) != *str) {
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	7818      	ldrb	r0, [r3, #0]
 8001b9a:	78fb      	ldrb	r3, [r7, #3]
 8001b9c:	1d3a      	adds	r2, r7, #4
 8001b9e:	ca06      	ldmia	r2, {r1, r2}
 8001ba0:	f7ff ff70 	bl	8001a84 <oled_WriteChar>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d002      	beq.n	8001bb6 <oled_WriteString+0x32>
			return *str;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	e008      	b.n	8001bc8 <oled_WriteString+0x44>
		}
		str++;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	3301      	adds	r3, #1
 8001bba:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1e8      	bne.n	8001b96 <oled_WriteString+0x12>
	}
	return *str;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	781b      	ldrb	r3, [r3, #0]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3710      	adds	r7, #16
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <oled_SetCursor>:

void oled_SetCursor(uint8_t x, uint8_t y) {
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	460a      	mov	r2, r1
 8001bda:	71fb      	strb	r3, [r7, #7]
 8001bdc:	4613      	mov	r3, r2
 8001bde:	71bb      	strb	r3, [r7, #6]
	OLED.CurrentX = x;
 8001be0:	79fb      	ldrb	r3, [r7, #7]
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <oled_SetCursor+0x2c>)
 8001be6:	801a      	strh	r2, [r3, #0]
	OLED.CurrentY = y;
 8001be8:	79bb      	ldrb	r3, [r7, #6]
 8001bea:	b29a      	uxth	r2, r3
 8001bec:	4b03      	ldr	r3, [pc, #12]	@ (8001bfc <oled_SetCursor+0x2c>)
 8001bee:	805a      	strh	r2, [r3, #2]
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	20000910 	.word	0x20000910

08001c00 <PCA9538_Read_Register>:
#include "main.h"
#include "i2c.h"
#include "pca9538.h"

HAL_StatusTypeDef PCA9538_Read_Register(uint16_t addr, pca9538_regs_t reg, uint8_t* buf) {
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af04      	add	r7, sp, #16
 8001c06:	4603      	mov	r3, r0
 8001c08:	603a      	str	r2, [r7, #0]
 8001c0a:	80fb      	strh	r3, [r7, #6]
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	717b      	strb	r3, [r7, #5]
	return HAL_I2C_Mem_Read(&hi2c1, addr | 1, reg, 1, buf, 1, 100);
 8001c10:	88fb      	ldrh	r3, [r7, #6]
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	b299      	uxth	r1, r3
 8001c18:	797b      	ldrb	r3, [r7, #5]
 8001c1a:	b29a      	uxth	r2, r3
 8001c1c:	2364      	movs	r3, #100	@ 0x64
 8001c1e:	9302      	str	r3, [sp, #8]
 8001c20:	2301      	movs	r3, #1
 8001c22:	9301      	str	r3, [sp, #4]
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	9300      	str	r3, [sp, #0]
 8001c28:	2301      	movs	r3, #1
 8001c2a:	4804      	ldr	r0, [pc, #16]	@ (8001c3c <PCA9538_Read_Register+0x3c>)
 8001c2c:	f001 f84c 	bl	8002cc8 <HAL_I2C_Mem_Read>
 8001c30:	4603      	mov	r3, r0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	200004bc 	.word	0x200004bc

08001c40 <PCA9538_Write_Register>:


HAL_StatusTypeDef PCA9538_Write_Register(uint16_t addr, pca9538_regs_t reg, uint8_t* buf) {
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af04      	add	r7, sp, #16
 8001c46:	4603      	mov	r3, r0
 8001c48:	603a      	str	r2, [r7, #0]
 8001c4a:	80fb      	strh	r3, [r7, #6]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	717b      	strb	r3, [r7, #5]
	return HAL_I2C_Mem_Write(&hi2c1, addr & 0xFFFE, reg, 1, buf, 1, 100);
 8001c50:	88fb      	ldrh	r3, [r7, #6]
 8001c52:	f023 0301 	bic.w	r3, r3, #1
 8001c56:	b299      	uxth	r1, r3
 8001c58:	797b      	ldrb	r3, [r7, #5]
 8001c5a:	b29a      	uxth	r2, r3
 8001c5c:	2364      	movs	r3, #100	@ 0x64
 8001c5e:	9302      	str	r3, [sp, #8]
 8001c60:	2301      	movs	r3, #1
 8001c62:	9301      	str	r3, [sp, #4]
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	2301      	movs	r3, #1
 8001c6a:	4804      	ldr	r0, [pc, #16]	@ (8001c7c <PCA9538_Write_Register+0x3c>)
 8001c6c:	f000 ff32 	bl	8002ad4 <HAL_I2C_Mem_Write>
 8001c70:	4603      	mov	r3, r0
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	200004bc 	.word	0x200004bc

08001c80 <PCA9538_Read_Inputs>:
	}

	return ret;
}

HAL_StatusTypeDef PCA9538_Read_Inputs(uint16_t addr, uint8_t* buf) {
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	6039      	str	r1, [r7, #0]
 8001c8a:	80fb      	strh	r3, [r7, #6]
	return PCA9538_Read_Register(addr, INPUT_PORT, buf);
 8001c8c:	88fb      	ldrh	r3, [r7, #6]
 8001c8e:	683a      	ldr	r2, [r7, #0]
 8001c90:	2100      	movs	r1, #0
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff ffb4 	bl	8001c00 <PCA9538_Read_Register>
 8001c98:	4603      	mov	r3, r0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
	...

08001ca4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	607b      	str	r3, [r7, #4]
 8001cae:	4b12      	ldr	r3, [pc, #72]	@ (8001cf8 <HAL_MspInit+0x54>)
 8001cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb2:	4a11      	ldr	r2, [pc, #68]	@ (8001cf8 <HAL_MspInit+0x54>)
 8001cb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cba:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf8 <HAL_MspInit+0x54>)
 8001cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cc2:	607b      	str	r3, [r7, #4]
 8001cc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	603b      	str	r3, [r7, #0]
 8001cca:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf8 <HAL_MspInit+0x54>)
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cce:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf8 <HAL_MspInit+0x54>)
 8001cd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cd6:	4b08      	ldr	r3, [pc, #32]	@ (8001cf8 <HAL_MspInit+0x54>)
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cde:	603b      	str	r3, [r7, #0]
 8001ce0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	210f      	movs	r1, #15
 8001ce6:	f06f 0001 	mvn.w	r0, #1
 8001cea:	f000 fb96 	bl	800241a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40023800 	.word	0x40023800

08001cfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d00:	bf00      	nop
 8001d02:	e7fd      	b.n	8001d00 <NMI_Handler+0x4>

08001d04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d08:	bf00      	nop
 8001d0a:	e7fd      	b.n	8001d08 <HardFault_Handler+0x4>

08001d0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <MemManage_Handler+0x4>

08001d14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <BusFault_Handler+0x4>

08001d1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d20:	bf00      	nop
 8001d22:	e7fd      	b.n	8001d20 <UsageFault_Handler+0x4>

08001d24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d28:	bf00      	nop
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d36:	f000 fa51 	bl	80021dc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001d3a:	f007 fbd1 	bl	80094e0 <xTaskGetSchedulerState>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d001      	beq.n	8001d48 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001d44:	f008 fac8 	bl	800a2d8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d48:	bf00      	nop
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001d50:	4802      	ldr	r0, [pc, #8]	@ (8001d5c <I2C1_EV_IRQHandler+0x10>)
 8001d52:	f001 f9eb 	bl	800312c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	200004bc 	.word	0x200004bc

08001d60 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001d64:	4802      	ldr	r0, [pc, #8]	@ (8001d70 <I2C1_ER_IRQHandler+0x10>)
 8001d66:	f001 fb52 	bl	800340e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	200004bc 	.word	0x200004bc

08001d74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d7c:	4a14      	ldr	r2, [pc, #80]	@ (8001dd0 <_sbrk+0x5c>)
 8001d7e:	4b15      	ldr	r3, [pc, #84]	@ (8001dd4 <_sbrk+0x60>)
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d88:	4b13      	ldr	r3, [pc, #76]	@ (8001dd8 <_sbrk+0x64>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d102      	bne.n	8001d96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d90:	4b11      	ldr	r3, [pc, #68]	@ (8001dd8 <_sbrk+0x64>)
 8001d92:	4a12      	ldr	r2, [pc, #72]	@ (8001ddc <_sbrk+0x68>)
 8001d94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d96:	4b10      	ldr	r3, [pc, #64]	@ (8001dd8 <_sbrk+0x64>)
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	693a      	ldr	r2, [r7, #16]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d207      	bcs.n	8001db4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001da4:	f008 fd5c 	bl	800a860 <__errno>
 8001da8:	4603      	mov	r3, r0
 8001daa:	220c      	movs	r2, #12
 8001dac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dae:	f04f 33ff 	mov.w	r3, #4294967295
 8001db2:	e009      	b.n	8001dc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001db4:	4b08      	ldr	r3, [pc, #32]	@ (8001dd8 <_sbrk+0x64>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dba:	4b07      	ldr	r3, [pc, #28]	@ (8001dd8 <_sbrk+0x64>)
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	4a05      	ldr	r2, [pc, #20]	@ (8001dd8 <_sbrk+0x64>)
 8001dc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3718      	adds	r7, #24
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	20020000 	.word	0x20020000
 8001dd4:	00000400 	.word	0x00000400
 8001dd8:	20000918 	.word	0x20000918
 8001ddc:	20005448 	.word	0x20005448

08001de0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001de4:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <SystemInit+0x20>)
 8001de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dea:	4a05      	ldr	r2, [pc, #20]	@ (8001e00 <SystemInit+0x20>)
 8001dec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001df0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001df4:	bf00      	nop
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	e000ed00 	.word	0xe000ed00

08001e04 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b096      	sub	sp, #88	@ 0x58
 8001e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e0a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e0e:	2200      	movs	r2, #0
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	605a      	str	r2, [r3, #4]
 8001e14:	609a      	str	r2, [r3, #8]
 8001e16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e18:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	605a      	str	r2, [r3, #4]
 8001e2c:	609a      	str	r2, [r3, #8]
 8001e2e:	60da      	str	r2, [r3, #12]
 8001e30:	611a      	str	r2, [r3, #16]
 8001e32:	615a      	str	r2, [r3, #20]
 8001e34:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e36:	1d3b      	adds	r3, r7, #4
 8001e38:	2220      	movs	r2, #32
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f008 fd07 	bl	800a850 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e42:	4b3f      	ldr	r3, [pc, #252]	@ (8001f40 <MX_TIM1_Init+0x13c>)
 8001e44:	4a3f      	ldr	r2, [pc, #252]	@ (8001f44 <MX_TIM1_Init+0x140>)
 8001e46:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 70;
 8001e48:	4b3d      	ldr	r3, [pc, #244]	@ (8001f40 <MX_TIM1_Init+0x13c>)
 8001e4a:	2246      	movs	r2, #70	@ 0x46
 8001e4c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e4e:	4b3c      	ldr	r3, [pc, #240]	@ (8001f40 <MX_TIM1_Init+0x13c>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001e54:	4b3a      	ldr	r3, [pc, #232]	@ (8001f40 <MX_TIM1_Init+0x13c>)
 8001e56:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e5a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e5c:	4b38      	ldr	r3, [pc, #224]	@ (8001f40 <MX_TIM1_Init+0x13c>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e62:	4b37      	ldr	r3, [pc, #220]	@ (8001f40 <MX_TIM1_Init+0x13c>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e68:	4b35      	ldr	r3, [pc, #212]	@ (8001f40 <MX_TIM1_Init+0x13c>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e6e:	4834      	ldr	r0, [pc, #208]	@ (8001f40 <MX_TIM1_Init+0x13c>)
 8001e70:	f003 fec8 	bl	8005c04 <HAL_TIM_Base_Init>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001e7a:	f7ff fbcd 	bl	8001618 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e82:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e84:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e88:	4619      	mov	r1, r3
 8001e8a:	482d      	ldr	r0, [pc, #180]	@ (8001f40 <MX_TIM1_Init+0x13c>)
 8001e8c:	f004 f8ec 	bl	8006068 <HAL_TIM_ConfigClockSource>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001e96:	f7ff fbbf 	bl	8001618 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e9a:	4829      	ldr	r0, [pc, #164]	@ (8001f40 <MX_TIM1_Init+0x13c>)
 8001e9c:	f003 ff01 	bl	8005ca2 <HAL_TIM_PWM_Init>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001ea6:	f7ff fbb7 	bl	8001618 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001eb2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	4821      	ldr	r0, [pc, #132]	@ (8001f40 <MX_TIM1_Init+0x13c>)
 8001eba:	f004 fcb3 	bl	8006824 <HAL_TIMEx_MasterConfigSynchronization>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001ec4:	f7ff fba8 	bl	8001618 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ec8:	2360      	movs	r3, #96	@ 0x60
 8001eca:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 500;
 8001ecc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001eda:	2300      	movs	r3, #0
 8001edc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ee6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eea:	2200      	movs	r2, #0
 8001eec:	4619      	mov	r1, r3
 8001eee:	4814      	ldr	r0, [pc, #80]	@ (8001f40 <MX_TIM1_Init+0x13c>)
 8001ef0:	f003 fff8 	bl	8005ee4 <HAL_TIM_PWM_ConfigChannel>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001efa:	f7ff fb8d 	bl	8001618 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001efe:	2300      	movs	r3, #0
 8001f00:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f02:	2300      	movs	r3, #0
 8001f04:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f12:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f16:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f1c:	1d3b      	adds	r3, r7, #4
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4807      	ldr	r0, [pc, #28]	@ (8001f40 <MX_TIM1_Init+0x13c>)
 8001f22:	f004 fcfb 	bl	800691c <HAL_TIMEx_ConfigBreakDeadTime>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001f2c:	f7ff fb74 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f30:	4803      	ldr	r0, [pc, #12]	@ (8001f40 <MX_TIM1_Init+0x13c>)
 8001f32:	f000 f82b 	bl	8001f8c <HAL_TIM_MspPostInit>

}
 8001f36:	bf00      	nop
 8001f38:	3758      	adds	r7, #88	@ 0x58
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	2000091c 	.word	0x2000091c
 8001f44:	40010000 	.word	0x40010000

08001f48 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a0b      	ldr	r2, [pc, #44]	@ (8001f84 <HAL_TIM_Base_MspInit+0x3c>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d10d      	bne.n	8001f76 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	60fb      	str	r3, [r7, #12]
 8001f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f88 <HAL_TIM_Base_MspInit+0x40>)
 8001f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f62:	4a09      	ldr	r2, [pc, #36]	@ (8001f88 <HAL_TIM_Base_MspInit+0x40>)
 8001f64:	f043 0301 	orr.w	r3, r3, #1
 8001f68:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f6a:	4b07      	ldr	r3, [pc, #28]	@ (8001f88 <HAL_TIM_Base_MspInit+0x40>)
 8001f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f6e:	f003 0301 	and.w	r3, r3, #1
 8001f72:	60fb      	str	r3, [r7, #12]
 8001f74:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001f76:	bf00      	nop
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	40010000 	.word	0x40010000
 8001f88:	40023800 	.word	0x40023800

08001f8c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b088      	sub	sp, #32
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f94:	f107 030c 	add.w	r3, r7, #12
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	609a      	str	r2, [r3, #8]
 8001fa0:	60da      	str	r2, [r3, #12]
 8001fa2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a12      	ldr	r2, [pc, #72]	@ (8001ff4 <HAL_TIM_MspPostInit+0x68>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d11e      	bne.n	8001fec <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60bb      	str	r3, [r7, #8]
 8001fb2:	4b11      	ldr	r3, [pc, #68]	@ (8001ff8 <HAL_TIM_MspPostInit+0x6c>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb6:	4a10      	ldr	r2, [pc, #64]	@ (8001ff8 <HAL_TIM_MspPostInit+0x6c>)
 8001fb8:	f043 0310 	orr.w	r3, r3, #16
 8001fbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff8 <HAL_TIM_MspPostInit+0x6c>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc2:	f003 0310 	and.w	r3, r3, #16
 8001fc6:	60bb      	str	r3, [r7, #8]
 8001fc8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fce:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fe0:	f107 030c 	add.w	r3, r7, #12
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4805      	ldr	r0, [pc, #20]	@ (8001ffc <HAL_TIM_MspPostInit+0x70>)
 8001fe8:	f000 fa7e 	bl	80024e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001fec:	bf00      	nop
 8001fee:	3720      	adds	r7, #32
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40010000 	.word	0x40010000
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	40021000 	.word	0x40021000

08002000 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002004:	4b11      	ldr	r3, [pc, #68]	@ (800204c <MX_USART1_UART_Init+0x4c>)
 8002006:	4a12      	ldr	r2, [pc, #72]	@ (8002050 <MX_USART1_UART_Init+0x50>)
 8002008:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800200a:	4b10      	ldr	r3, [pc, #64]	@ (800204c <MX_USART1_UART_Init+0x4c>)
 800200c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002010:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002012:	4b0e      	ldr	r3, [pc, #56]	@ (800204c <MX_USART1_UART_Init+0x4c>)
 8002014:	2200      	movs	r2, #0
 8002016:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002018:	4b0c      	ldr	r3, [pc, #48]	@ (800204c <MX_USART1_UART_Init+0x4c>)
 800201a:	2200      	movs	r2, #0
 800201c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800201e:	4b0b      	ldr	r3, [pc, #44]	@ (800204c <MX_USART1_UART_Init+0x4c>)
 8002020:	2200      	movs	r2, #0
 8002022:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002024:	4b09      	ldr	r3, [pc, #36]	@ (800204c <MX_USART1_UART_Init+0x4c>)
 8002026:	220c      	movs	r2, #12
 8002028:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800202a:	4b08      	ldr	r3, [pc, #32]	@ (800204c <MX_USART1_UART_Init+0x4c>)
 800202c:	2200      	movs	r2, #0
 800202e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002030:	4b06      	ldr	r3, [pc, #24]	@ (800204c <MX_USART1_UART_Init+0x4c>)
 8002032:	2200      	movs	r2, #0
 8002034:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002036:	4805      	ldr	r0, [pc, #20]	@ (800204c <MX_USART1_UART_Init+0x4c>)
 8002038:	f004 fcc2 	bl	80069c0 <HAL_UART_Init>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002042:	f7ff fae9 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	20000964 	.word	0x20000964
 8002050:	40011000 	.word	0x40011000

08002054 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b08a      	sub	sp, #40	@ 0x28
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 0314 	add.w	r3, r7, #20
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a19      	ldr	r2, [pc, #100]	@ (80020d8 <HAL_UART_MspInit+0x84>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d12c      	bne.n	80020d0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	4b18      	ldr	r3, [pc, #96]	@ (80020dc <HAL_UART_MspInit+0x88>)
 800207c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207e:	4a17      	ldr	r2, [pc, #92]	@ (80020dc <HAL_UART_MspInit+0x88>)
 8002080:	f043 0310 	orr.w	r3, r3, #16
 8002084:	6453      	str	r3, [r2, #68]	@ 0x44
 8002086:	4b15      	ldr	r3, [pc, #84]	@ (80020dc <HAL_UART_MspInit+0x88>)
 8002088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208a:	f003 0310 	and.w	r3, r3, #16
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	4b11      	ldr	r3, [pc, #68]	@ (80020dc <HAL_UART_MspInit+0x88>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	4a10      	ldr	r2, [pc, #64]	@ (80020dc <HAL_UART_MspInit+0x88>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a2:	4b0e      	ldr	r3, [pc, #56]	@ (80020dc <HAL_UART_MspInit+0x88>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80020ae:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80020b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b4:	2302      	movs	r3, #2
 80020b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b8:	2300      	movs	r3, #0
 80020ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020bc:	2303      	movs	r3, #3
 80020be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020c0:	2307      	movs	r3, #7
 80020c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c4:	f107 0314 	add.w	r3, r7, #20
 80020c8:	4619      	mov	r1, r3
 80020ca:	4805      	ldr	r0, [pc, #20]	@ (80020e0 <HAL_UART_MspInit+0x8c>)
 80020cc:	f000 fa0c 	bl	80024e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80020d0:	bf00      	nop
 80020d2:	3728      	adds	r7, #40	@ 0x28
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40011000 	.word	0x40011000
 80020dc:	40023800 	.word	0x40023800
 80020e0:	40020000 	.word	0x40020000

080020e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80020e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800211c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80020e8:	f7ff fe7a 	bl	8001de0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020ec:	480c      	ldr	r0, [pc, #48]	@ (8002120 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020ee:	490d      	ldr	r1, [pc, #52]	@ (8002124 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002128 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020f4:	e002      	b.n	80020fc <LoopCopyDataInit>

080020f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020fa:	3304      	adds	r3, #4

080020fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002100:	d3f9      	bcc.n	80020f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002102:	4a0a      	ldr	r2, [pc, #40]	@ (800212c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002104:	4c0a      	ldr	r4, [pc, #40]	@ (8002130 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002106:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002108:	e001      	b.n	800210e <LoopFillZerobss>

0800210a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800210a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800210c:	3204      	adds	r2, #4

0800210e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800210e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002110:	d3fb      	bcc.n	800210a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002112:	f008 fbab 	bl	800a86c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002116:	f7ff f9b3 	bl	8001480 <main>
  bx  lr    
 800211a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800211c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002120:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002124:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002128:	0800c93c 	.word	0x0800c93c
  ldr r2, =_sbss
 800212c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002130:	20005448 	.word	0x20005448

08002134 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002134:	e7fe      	b.n	8002134 <ADC_IRQHandler>
	...

08002138 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800213c:	4b0e      	ldr	r3, [pc, #56]	@ (8002178 <HAL_Init+0x40>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a0d      	ldr	r2, [pc, #52]	@ (8002178 <HAL_Init+0x40>)
 8002142:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002146:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002148:	4b0b      	ldr	r3, [pc, #44]	@ (8002178 <HAL_Init+0x40>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a0a      	ldr	r2, [pc, #40]	@ (8002178 <HAL_Init+0x40>)
 800214e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002152:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002154:	4b08      	ldr	r3, [pc, #32]	@ (8002178 <HAL_Init+0x40>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a07      	ldr	r2, [pc, #28]	@ (8002178 <HAL_Init+0x40>)
 800215a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800215e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002160:	2003      	movs	r0, #3
 8002162:	f000 f94f 	bl	8002404 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002166:	200f      	movs	r0, #15
 8002168:	f000 f808 	bl	800217c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800216c:	f7ff fd9a 	bl	8001ca4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40023c00 	.word	0x40023c00

0800217c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002184:	4b12      	ldr	r3, [pc, #72]	@ (80021d0 <HAL_InitTick+0x54>)
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	4b12      	ldr	r3, [pc, #72]	@ (80021d4 <HAL_InitTick+0x58>)
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	4619      	mov	r1, r3
 800218e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002192:	fbb3 f3f1 	udiv	r3, r3, r1
 8002196:	fbb2 f3f3 	udiv	r3, r2, r3
 800219a:	4618      	mov	r0, r3
 800219c:	f000 f967 	bl	800246e <HAL_SYSTICK_Config>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e00e      	b.n	80021c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2b0f      	cmp	r3, #15
 80021ae:	d80a      	bhi.n	80021c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021b0:	2200      	movs	r2, #0
 80021b2:	6879      	ldr	r1, [r7, #4]
 80021b4:	f04f 30ff 	mov.w	r0, #4294967295
 80021b8:	f000 f92f 	bl	800241a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021bc:	4a06      	ldr	r2, [pc, #24]	@ (80021d8 <HAL_InitTick+0x5c>)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021c2:	2300      	movs	r3, #0
 80021c4:	e000      	b.n	80021c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	20000018 	.word	0x20000018
 80021d4:	20000020 	.word	0x20000020
 80021d8:	2000001c 	.word	0x2000001c

080021dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021e0:	4b06      	ldr	r3, [pc, #24]	@ (80021fc <HAL_IncTick+0x20>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	461a      	mov	r2, r3
 80021e6:	4b06      	ldr	r3, [pc, #24]	@ (8002200 <HAL_IncTick+0x24>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4413      	add	r3, r2
 80021ec:	4a04      	ldr	r2, [pc, #16]	@ (8002200 <HAL_IncTick+0x24>)
 80021ee:	6013      	str	r3, [r2, #0]
}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	20000020 	.word	0x20000020
 8002200:	200009ac 	.word	0x200009ac

08002204 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  return uwTick;
 8002208:	4b03      	ldr	r3, [pc, #12]	@ (8002218 <HAL_GetTick+0x14>)
 800220a:	681b      	ldr	r3, [r3, #0]
}
 800220c:	4618      	mov	r0, r3
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	200009ac 	.word	0x200009ac

0800221c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002224:	f7ff ffee 	bl	8002204 <HAL_GetTick>
 8002228:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002234:	d005      	beq.n	8002242 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002236:	4b0a      	ldr	r3, [pc, #40]	@ (8002260 <HAL_Delay+0x44>)
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	461a      	mov	r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	4413      	add	r3, r2
 8002240:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002242:	bf00      	nop
 8002244:	f7ff ffde 	bl	8002204 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	429a      	cmp	r2, r3
 8002252:	d8f7      	bhi.n	8002244 <HAL_Delay+0x28>
  {
  }
}
 8002254:	bf00      	nop
 8002256:	bf00      	nop
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	20000020 	.word	0x20000020

08002264 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002274:	4b0c      	ldr	r3, [pc, #48]	@ (80022a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800227a:	68ba      	ldr	r2, [r7, #8]
 800227c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002280:	4013      	ands	r3, r2
 8002282:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800228c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002290:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002294:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002296:	4a04      	ldr	r2, [pc, #16]	@ (80022a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	60d3      	str	r3, [r2, #12]
}
 800229c:	bf00      	nop
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	e000ed00 	.word	0xe000ed00

080022ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022b0:	4b04      	ldr	r3, [pc, #16]	@ (80022c4 <__NVIC_GetPriorityGrouping+0x18>)
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	0a1b      	lsrs	r3, r3, #8
 80022b6:	f003 0307 	and.w	r3, r3, #7
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	e000ed00 	.word	0xe000ed00

080022c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	db0b      	blt.n	80022f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022da:	79fb      	ldrb	r3, [r7, #7]
 80022dc:	f003 021f 	and.w	r2, r3, #31
 80022e0:	4907      	ldr	r1, [pc, #28]	@ (8002300 <__NVIC_EnableIRQ+0x38>)
 80022e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e6:	095b      	lsrs	r3, r3, #5
 80022e8:	2001      	movs	r0, #1
 80022ea:	fa00 f202 	lsl.w	r2, r0, r2
 80022ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022f2:	bf00      	nop
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	e000e100 	.word	0xe000e100

08002304 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	6039      	str	r1, [r7, #0]
 800230e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002310:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002314:	2b00      	cmp	r3, #0
 8002316:	db0a      	blt.n	800232e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	b2da      	uxtb	r2, r3
 800231c:	490c      	ldr	r1, [pc, #48]	@ (8002350 <__NVIC_SetPriority+0x4c>)
 800231e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002322:	0112      	lsls	r2, r2, #4
 8002324:	b2d2      	uxtb	r2, r2
 8002326:	440b      	add	r3, r1
 8002328:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800232c:	e00a      	b.n	8002344 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	b2da      	uxtb	r2, r3
 8002332:	4908      	ldr	r1, [pc, #32]	@ (8002354 <__NVIC_SetPriority+0x50>)
 8002334:	79fb      	ldrb	r3, [r7, #7]
 8002336:	f003 030f 	and.w	r3, r3, #15
 800233a:	3b04      	subs	r3, #4
 800233c:	0112      	lsls	r2, r2, #4
 800233e:	b2d2      	uxtb	r2, r2
 8002340:	440b      	add	r3, r1
 8002342:	761a      	strb	r2, [r3, #24]
}
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	e000e100 	.word	0xe000e100
 8002354:	e000ed00 	.word	0xe000ed00

08002358 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002358:	b480      	push	{r7}
 800235a:	b089      	sub	sp, #36	@ 0x24
 800235c:	af00      	add	r7, sp, #0
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	60b9      	str	r1, [r7, #8]
 8002362:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f003 0307 	and.w	r3, r3, #7
 800236a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	f1c3 0307 	rsb	r3, r3, #7
 8002372:	2b04      	cmp	r3, #4
 8002374:	bf28      	it	cs
 8002376:	2304      	movcs	r3, #4
 8002378:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	3304      	adds	r3, #4
 800237e:	2b06      	cmp	r3, #6
 8002380:	d902      	bls.n	8002388 <NVIC_EncodePriority+0x30>
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	3b03      	subs	r3, #3
 8002386:	e000      	b.n	800238a <NVIC_EncodePriority+0x32>
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800238c:	f04f 32ff 	mov.w	r2, #4294967295
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	43da      	mvns	r2, r3
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	401a      	ands	r2, r3
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023a0:	f04f 31ff 	mov.w	r1, #4294967295
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	fa01 f303 	lsl.w	r3, r1, r3
 80023aa:	43d9      	mvns	r1, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b0:	4313      	orrs	r3, r2
         );
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3724      	adds	r7, #36	@ 0x24
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
	...

080023c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	3b01      	subs	r3, #1
 80023cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023d0:	d301      	bcc.n	80023d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023d2:	2301      	movs	r3, #1
 80023d4:	e00f      	b.n	80023f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002400 <SysTick_Config+0x40>)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	3b01      	subs	r3, #1
 80023dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023de:	210f      	movs	r1, #15
 80023e0:	f04f 30ff 	mov.w	r0, #4294967295
 80023e4:	f7ff ff8e 	bl	8002304 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023e8:	4b05      	ldr	r3, [pc, #20]	@ (8002400 <SysTick_Config+0x40>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023ee:	4b04      	ldr	r3, [pc, #16]	@ (8002400 <SysTick_Config+0x40>)
 80023f0:	2207      	movs	r2, #7
 80023f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	e000e010 	.word	0xe000e010

08002404 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f7ff ff29 	bl	8002264 <__NVIC_SetPriorityGrouping>
}
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800241a:	b580      	push	{r7, lr}
 800241c:	b086      	sub	sp, #24
 800241e:	af00      	add	r7, sp, #0
 8002420:	4603      	mov	r3, r0
 8002422:	60b9      	str	r1, [r7, #8]
 8002424:	607a      	str	r2, [r7, #4]
 8002426:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002428:	2300      	movs	r3, #0
 800242a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800242c:	f7ff ff3e 	bl	80022ac <__NVIC_GetPriorityGrouping>
 8002430:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002432:	687a      	ldr	r2, [r7, #4]
 8002434:	68b9      	ldr	r1, [r7, #8]
 8002436:	6978      	ldr	r0, [r7, #20]
 8002438:	f7ff ff8e 	bl	8002358 <NVIC_EncodePriority>
 800243c:	4602      	mov	r2, r0
 800243e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002442:	4611      	mov	r1, r2
 8002444:	4618      	mov	r0, r3
 8002446:	f7ff ff5d 	bl	8002304 <__NVIC_SetPriority>
}
 800244a:	bf00      	nop
 800244c:	3718      	adds	r7, #24
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}

08002452 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002452:	b580      	push	{r7, lr}
 8002454:	b082      	sub	sp, #8
 8002456:	af00      	add	r7, sp, #0
 8002458:	4603      	mov	r3, r0
 800245a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800245c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002460:	4618      	mov	r0, r3
 8002462:	f7ff ff31 	bl	80022c8 <__NVIC_EnableIRQ>
}
 8002466:	bf00      	nop
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b082      	sub	sp, #8
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f7ff ffa2 	bl	80023c0 <SysTick_Config>
 800247c:	4603      	mov	r3, r0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002486:	b480      	push	{r7}
 8002488:	b083      	sub	sp, #12
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b02      	cmp	r3, #2
 8002498:	d004      	beq.n	80024a4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2280      	movs	r2, #128	@ 0x80
 800249e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e00c      	b.n	80024be <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2205      	movs	r2, #5
 80024a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f022 0201 	bic.w	r2, r2, #1
 80024ba:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80024bc:	2300      	movs	r3, #0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80024ca:	b480      	push	{r7}
 80024cc:	b083      	sub	sp, #12
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80024d8:	b2db      	uxtb	r3, r3
}
 80024da:	4618      	mov	r0, r3
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
	...

080024e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b089      	sub	sp, #36	@ 0x24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024f2:	2300      	movs	r3, #0
 80024f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024f6:	2300      	movs	r3, #0
 80024f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024fa:	2300      	movs	r3, #0
 80024fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024fe:	2300      	movs	r3, #0
 8002500:	61fb      	str	r3, [r7, #28]
 8002502:	e16b      	b.n	80027dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002504:	2201      	movs	r2, #1
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	fa02 f303 	lsl.w	r3, r2, r3
 800250c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	4013      	ands	r3, r2
 8002516:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	429a      	cmp	r2, r3
 800251e:	f040 815a 	bne.w	80027d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f003 0303 	and.w	r3, r3, #3
 800252a:	2b01      	cmp	r3, #1
 800252c:	d005      	beq.n	800253a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002536:	2b02      	cmp	r3, #2
 8002538:	d130      	bne.n	800259c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	2203      	movs	r2, #3
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	43db      	mvns	r3, r3
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	4013      	ands	r3, r2
 8002550:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	68da      	ldr	r2, [r3, #12]
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	4313      	orrs	r3, r2
 8002562:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002570:	2201      	movs	r2, #1
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	43db      	mvns	r3, r3
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	4013      	ands	r3, r2
 800257e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	091b      	lsrs	r3, r3, #4
 8002586:	f003 0201 	and.w	r2, r3, #1
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	4313      	orrs	r3, r2
 8002594:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f003 0303 	and.w	r3, r3, #3
 80025a4:	2b03      	cmp	r3, #3
 80025a6:	d017      	beq.n	80025d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	005b      	lsls	r3, r3, #1
 80025b2:	2203      	movs	r2, #3
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	43db      	mvns	r3, r3
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	4013      	ands	r3, r2
 80025be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	69ba      	ldr	r2, [r7, #24]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 0303 	and.w	r3, r3, #3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d123      	bne.n	800262c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	08da      	lsrs	r2, r3, #3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3208      	adds	r2, #8
 80025ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	f003 0307 	and.w	r3, r3, #7
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	220f      	movs	r2, #15
 80025fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002600:	43db      	mvns	r3, r3
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	4013      	ands	r3, r2
 8002606:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	691a      	ldr	r2, [r3, #16]
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	f003 0307 	and.w	r3, r3, #7
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	69ba      	ldr	r2, [r7, #24]
 800261a:	4313      	orrs	r3, r2
 800261c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	08da      	lsrs	r2, r3, #3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	3208      	adds	r2, #8
 8002626:	69b9      	ldr	r1, [r7, #24]
 8002628:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	2203      	movs	r2, #3
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	43db      	mvns	r3, r3
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	4013      	ands	r3, r2
 8002642:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f003 0203 	and.w	r2, r3, #3
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	4313      	orrs	r3, r2
 8002658:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002668:	2b00      	cmp	r3, #0
 800266a:	f000 80b4 	beq.w	80027d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800266e:	2300      	movs	r3, #0
 8002670:	60fb      	str	r3, [r7, #12]
 8002672:	4b60      	ldr	r3, [pc, #384]	@ (80027f4 <HAL_GPIO_Init+0x30c>)
 8002674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002676:	4a5f      	ldr	r2, [pc, #380]	@ (80027f4 <HAL_GPIO_Init+0x30c>)
 8002678:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800267c:	6453      	str	r3, [r2, #68]	@ 0x44
 800267e:	4b5d      	ldr	r3, [pc, #372]	@ (80027f4 <HAL_GPIO_Init+0x30c>)
 8002680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002682:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002686:	60fb      	str	r3, [r7, #12]
 8002688:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800268a:	4a5b      	ldr	r2, [pc, #364]	@ (80027f8 <HAL_GPIO_Init+0x310>)
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	089b      	lsrs	r3, r3, #2
 8002690:	3302      	adds	r3, #2
 8002692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002696:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	f003 0303 	and.w	r3, r3, #3
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	220f      	movs	r2, #15
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	43db      	mvns	r3, r3
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	4013      	ands	r3, r2
 80026ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4a52      	ldr	r2, [pc, #328]	@ (80027fc <HAL_GPIO_Init+0x314>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d02b      	beq.n	800270e <HAL_GPIO_Init+0x226>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a51      	ldr	r2, [pc, #324]	@ (8002800 <HAL_GPIO_Init+0x318>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d025      	beq.n	800270a <HAL_GPIO_Init+0x222>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4a50      	ldr	r2, [pc, #320]	@ (8002804 <HAL_GPIO_Init+0x31c>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d01f      	beq.n	8002706 <HAL_GPIO_Init+0x21e>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4a4f      	ldr	r2, [pc, #316]	@ (8002808 <HAL_GPIO_Init+0x320>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d019      	beq.n	8002702 <HAL_GPIO_Init+0x21a>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4a4e      	ldr	r2, [pc, #312]	@ (800280c <HAL_GPIO_Init+0x324>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d013      	beq.n	80026fe <HAL_GPIO_Init+0x216>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4a4d      	ldr	r2, [pc, #308]	@ (8002810 <HAL_GPIO_Init+0x328>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d00d      	beq.n	80026fa <HAL_GPIO_Init+0x212>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4a4c      	ldr	r2, [pc, #304]	@ (8002814 <HAL_GPIO_Init+0x32c>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d007      	beq.n	80026f6 <HAL_GPIO_Init+0x20e>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4a4b      	ldr	r2, [pc, #300]	@ (8002818 <HAL_GPIO_Init+0x330>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d101      	bne.n	80026f2 <HAL_GPIO_Init+0x20a>
 80026ee:	2307      	movs	r3, #7
 80026f0:	e00e      	b.n	8002710 <HAL_GPIO_Init+0x228>
 80026f2:	2308      	movs	r3, #8
 80026f4:	e00c      	b.n	8002710 <HAL_GPIO_Init+0x228>
 80026f6:	2306      	movs	r3, #6
 80026f8:	e00a      	b.n	8002710 <HAL_GPIO_Init+0x228>
 80026fa:	2305      	movs	r3, #5
 80026fc:	e008      	b.n	8002710 <HAL_GPIO_Init+0x228>
 80026fe:	2304      	movs	r3, #4
 8002700:	e006      	b.n	8002710 <HAL_GPIO_Init+0x228>
 8002702:	2303      	movs	r3, #3
 8002704:	e004      	b.n	8002710 <HAL_GPIO_Init+0x228>
 8002706:	2302      	movs	r3, #2
 8002708:	e002      	b.n	8002710 <HAL_GPIO_Init+0x228>
 800270a:	2301      	movs	r3, #1
 800270c:	e000      	b.n	8002710 <HAL_GPIO_Init+0x228>
 800270e:	2300      	movs	r3, #0
 8002710:	69fa      	ldr	r2, [r7, #28]
 8002712:	f002 0203 	and.w	r2, r2, #3
 8002716:	0092      	lsls	r2, r2, #2
 8002718:	4093      	lsls	r3, r2
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	4313      	orrs	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002720:	4935      	ldr	r1, [pc, #212]	@ (80027f8 <HAL_GPIO_Init+0x310>)
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	089b      	lsrs	r3, r3, #2
 8002726:	3302      	adds	r3, #2
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800272e:	4b3b      	ldr	r3, [pc, #236]	@ (800281c <HAL_GPIO_Init+0x334>)
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	43db      	mvns	r3, r3
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	4013      	ands	r3, r2
 800273c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d003      	beq.n	8002752 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800274a:	69ba      	ldr	r2, [r7, #24]
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	4313      	orrs	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002752:	4a32      	ldr	r2, [pc, #200]	@ (800281c <HAL_GPIO_Init+0x334>)
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002758:	4b30      	ldr	r3, [pc, #192]	@ (800281c <HAL_GPIO_Init+0x334>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	43db      	mvns	r3, r3
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	4013      	ands	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d003      	beq.n	800277c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	4313      	orrs	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800277c:	4a27      	ldr	r2, [pc, #156]	@ (800281c <HAL_GPIO_Init+0x334>)
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002782:	4b26      	ldr	r3, [pc, #152]	@ (800281c <HAL_GPIO_Init+0x334>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	43db      	mvns	r3, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4013      	ands	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d003      	beq.n	80027a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027a6:	4a1d      	ldr	r2, [pc, #116]	@ (800281c <HAL_GPIO_Init+0x334>)
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027ac:	4b1b      	ldr	r3, [pc, #108]	@ (800281c <HAL_GPIO_Init+0x334>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	43db      	mvns	r3, r3
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	4013      	ands	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d003      	beq.n	80027d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027d0:	4a12      	ldr	r2, [pc, #72]	@ (800281c <HAL_GPIO_Init+0x334>)
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	3301      	adds	r3, #1
 80027da:	61fb      	str	r3, [r7, #28]
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	2b0f      	cmp	r3, #15
 80027e0:	f67f ae90 	bls.w	8002504 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027e4:	bf00      	nop
 80027e6:	bf00      	nop
 80027e8:	3724      	adds	r7, #36	@ 0x24
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40013800 	.word	0x40013800
 80027fc:	40020000 	.word	0x40020000
 8002800:	40020400 	.word	0x40020400
 8002804:	40020800 	.word	0x40020800
 8002808:	40020c00 	.word	0x40020c00
 800280c:	40021000 	.word	0x40021000
 8002810:	40021400 	.word	0x40021400
 8002814:	40021800 	.word	0x40021800
 8002818:	40021c00 	.word	0x40021c00
 800281c:	40013c00 	.word	0x40013c00

08002820 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e12b      	b.n	8002a8a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b00      	cmp	r3, #0
 800283c:	d106      	bne.n	800284c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f7fe fcfa 	bl	8001240 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2224      	movs	r2, #36	@ 0x24
 8002850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f022 0201 	bic.w	r2, r2, #1
 8002862:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002872:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002882:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002884:	f003 f996 	bl	8005bb4 <HAL_RCC_GetPCLK1Freq>
 8002888:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	4a81      	ldr	r2, [pc, #516]	@ (8002a94 <HAL_I2C_Init+0x274>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d807      	bhi.n	80028a4 <HAL_I2C_Init+0x84>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4a80      	ldr	r2, [pc, #512]	@ (8002a98 <HAL_I2C_Init+0x278>)
 8002898:	4293      	cmp	r3, r2
 800289a:	bf94      	ite	ls
 800289c:	2301      	movls	r3, #1
 800289e:	2300      	movhi	r3, #0
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	e006      	b.n	80028b2 <HAL_I2C_Init+0x92>
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	4a7d      	ldr	r2, [pc, #500]	@ (8002a9c <HAL_I2C_Init+0x27c>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	bf94      	ite	ls
 80028ac:	2301      	movls	r3, #1
 80028ae:	2300      	movhi	r3, #0
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e0e7      	b.n	8002a8a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	4a78      	ldr	r2, [pc, #480]	@ (8002aa0 <HAL_I2C_Init+0x280>)
 80028be:	fba2 2303 	umull	r2, r3, r2, r3
 80028c2:	0c9b      	lsrs	r3, r3, #18
 80028c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	68ba      	ldr	r2, [r7, #8]
 80028d6:	430a      	orrs	r2, r1
 80028d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	6a1b      	ldr	r3, [r3, #32]
 80028e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	4a6a      	ldr	r2, [pc, #424]	@ (8002a94 <HAL_I2C_Init+0x274>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d802      	bhi.n	80028f4 <HAL_I2C_Init+0xd4>
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	3301      	adds	r3, #1
 80028f2:	e009      	b.n	8002908 <HAL_I2C_Init+0xe8>
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80028fa:	fb02 f303 	mul.w	r3, r2, r3
 80028fe:	4a69      	ldr	r2, [pc, #420]	@ (8002aa4 <HAL_I2C_Init+0x284>)
 8002900:	fba2 2303 	umull	r2, r3, r2, r3
 8002904:	099b      	lsrs	r3, r3, #6
 8002906:	3301      	adds	r3, #1
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	6812      	ldr	r2, [r2, #0]
 800290c:	430b      	orrs	r3, r1
 800290e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	69db      	ldr	r3, [r3, #28]
 8002916:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800291a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	495c      	ldr	r1, [pc, #368]	@ (8002a94 <HAL_I2C_Init+0x274>)
 8002924:	428b      	cmp	r3, r1
 8002926:	d819      	bhi.n	800295c <HAL_I2C_Init+0x13c>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	1e59      	subs	r1, r3, #1
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	005b      	lsls	r3, r3, #1
 8002932:	fbb1 f3f3 	udiv	r3, r1, r3
 8002936:	1c59      	adds	r1, r3, #1
 8002938:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800293c:	400b      	ands	r3, r1
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00a      	beq.n	8002958 <HAL_I2C_Init+0x138>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	1e59      	subs	r1, r3, #1
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002950:	3301      	adds	r3, #1
 8002952:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002956:	e051      	b.n	80029fc <HAL_I2C_Init+0x1dc>
 8002958:	2304      	movs	r3, #4
 800295a:	e04f      	b.n	80029fc <HAL_I2C_Init+0x1dc>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d111      	bne.n	8002988 <HAL_I2C_Init+0x168>
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	1e58      	subs	r0, r3, #1
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6859      	ldr	r1, [r3, #4]
 800296c:	460b      	mov	r3, r1
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	440b      	add	r3, r1
 8002972:	fbb0 f3f3 	udiv	r3, r0, r3
 8002976:	3301      	adds	r3, #1
 8002978:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800297c:	2b00      	cmp	r3, #0
 800297e:	bf0c      	ite	eq
 8002980:	2301      	moveq	r3, #1
 8002982:	2300      	movne	r3, #0
 8002984:	b2db      	uxtb	r3, r3
 8002986:	e012      	b.n	80029ae <HAL_I2C_Init+0x18e>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	1e58      	subs	r0, r3, #1
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6859      	ldr	r1, [r3, #4]
 8002990:	460b      	mov	r3, r1
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	440b      	add	r3, r1
 8002996:	0099      	lsls	r1, r3, #2
 8002998:	440b      	add	r3, r1
 800299a:	fbb0 f3f3 	udiv	r3, r0, r3
 800299e:	3301      	adds	r3, #1
 80029a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	bf0c      	ite	eq
 80029a8:	2301      	moveq	r3, #1
 80029aa:	2300      	movne	r3, #0
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_I2C_Init+0x196>
 80029b2:	2301      	movs	r3, #1
 80029b4:	e022      	b.n	80029fc <HAL_I2C_Init+0x1dc>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d10e      	bne.n	80029dc <HAL_I2C_Init+0x1bc>
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	1e58      	subs	r0, r3, #1
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6859      	ldr	r1, [r3, #4]
 80029c6:	460b      	mov	r3, r1
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	440b      	add	r3, r1
 80029cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80029d0:	3301      	adds	r3, #1
 80029d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80029da:	e00f      	b.n	80029fc <HAL_I2C_Init+0x1dc>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	1e58      	subs	r0, r3, #1
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6859      	ldr	r1, [r3, #4]
 80029e4:	460b      	mov	r3, r1
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	440b      	add	r3, r1
 80029ea:	0099      	lsls	r1, r3, #2
 80029ec:	440b      	add	r3, r1
 80029ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80029f2:	3301      	adds	r3, #1
 80029f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80029fc:	6879      	ldr	r1, [r7, #4]
 80029fe:	6809      	ldr	r1, [r1, #0]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	69da      	ldr	r2, [r3, #28]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a1b      	ldr	r3, [r3, #32]
 8002a16:	431a      	orrs	r2, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002a2a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	6911      	ldr	r1, [r2, #16]
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	68d2      	ldr	r2, [r2, #12]
 8002a36:	4311      	orrs	r1, r2
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	6812      	ldr	r2, [r2, #0]
 8002a3c:	430b      	orrs	r3, r1
 8002a3e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	695a      	ldr	r2, [r3, #20]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	699b      	ldr	r3, [r3, #24]
 8002a52:	431a      	orrs	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f042 0201 	orr.w	r2, r2, #1
 8002a6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2220      	movs	r2, #32
 8002a76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3710      	adds	r7, #16
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	000186a0 	.word	0x000186a0
 8002a98:	001e847f 	.word	0x001e847f
 8002a9c:	003d08ff 	.word	0x003d08ff
 8002aa0:	431bde83 	.word	0x431bde83
 8002aa4:	10624dd3 	.word	0x10624dd3

08002aa8 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aba:	2b80      	cmp	r3, #128	@ 0x80
 8002abc:	d103      	bne.n	8002ac6 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	611a      	str	r2, [r3, #16]
  }
}
 8002ac6:	bf00      	nop
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
	...

08002ad4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b088      	sub	sp, #32
 8002ad8:	af02      	add	r7, sp, #8
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	4608      	mov	r0, r1
 8002ade:	4611      	mov	r1, r2
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	817b      	strh	r3, [r7, #10]
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	813b      	strh	r3, [r7, #8]
 8002aea:	4613      	mov	r3, r2
 8002aec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002aee:	f7ff fb89 	bl	8002204 <HAL_GetTick>
 8002af2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	2b20      	cmp	r3, #32
 8002afe:	f040 80d9 	bne.w	8002cb4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	2319      	movs	r3, #25
 8002b08:	2201      	movs	r2, #1
 8002b0a:	496d      	ldr	r1, [pc, #436]	@ (8002cc0 <HAL_I2C_Mem_Write+0x1ec>)
 8002b0c:	68f8      	ldr	r0, [r7, #12]
 8002b0e:	f002 f935 	bl	8004d7c <I2C_WaitOnFlagUntilTimeout>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d001      	beq.n	8002b1c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002b18:	2302      	movs	r3, #2
 8002b1a:	e0cc      	b.n	8002cb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d101      	bne.n	8002b2a <HAL_I2C_Mem_Write+0x56>
 8002b26:	2302      	movs	r3, #2
 8002b28:	e0c5      	b.n	8002cb6 <HAL_I2C_Mem_Write+0x1e2>
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0301 	and.w	r3, r3, #1
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d007      	beq.n	8002b50 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f042 0201 	orr.w	r2, r2, #1
 8002b4e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b5e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2221      	movs	r2, #33	@ 0x21
 8002b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2240      	movs	r2, #64	@ 0x40
 8002b6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6a3a      	ldr	r2, [r7, #32]
 8002b7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002b80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b86:	b29a      	uxth	r2, r3
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	4a4d      	ldr	r2, [pc, #308]	@ (8002cc4 <HAL_I2C_Mem_Write+0x1f0>)
 8002b90:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b92:	88f8      	ldrh	r0, [r7, #6]
 8002b94:	893a      	ldrh	r2, [r7, #8]
 8002b96:	8979      	ldrh	r1, [r7, #10]
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	9301      	str	r3, [sp, #4]
 8002b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b9e:	9300      	str	r3, [sp, #0]
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f001 fec4 	bl	8004930 <I2C_RequestMemoryWrite>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d052      	beq.n	8002c54 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e081      	b.n	8002cb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bb2:	697a      	ldr	r2, [r7, #20]
 8002bb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002bb6:	68f8      	ldr	r0, [r7, #12]
 8002bb8:	f002 f9fa 	bl	8004fb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d00d      	beq.n	8002bde <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc6:	2b04      	cmp	r3, #4
 8002bc8:	d107      	bne.n	8002bda <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bd8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e06b      	b.n	8002cb6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be2:	781a      	ldrb	r2, [r3, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bee:	1c5a      	adds	r2, r3, #1
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bf8:	3b01      	subs	r3, #1
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	3b01      	subs	r3, #1
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	695b      	ldr	r3, [r3, #20]
 8002c14:	f003 0304 	and.w	r3, r3, #4
 8002c18:	2b04      	cmp	r3, #4
 8002c1a:	d11b      	bne.n	8002c54 <HAL_I2C_Mem_Write+0x180>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d017      	beq.n	8002c54 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c28:	781a      	ldrb	r2, [r3, #0]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c34:	1c5a      	adds	r2, r3, #1
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	b29a      	uxth	r2, r3
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	3b01      	subs	r3, #1
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d1aa      	bne.n	8002bb2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c5c:	697a      	ldr	r2, [r7, #20]
 8002c5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c60:	68f8      	ldr	r0, [r7, #12]
 8002c62:	f002 f9ed 	bl	8005040 <I2C_WaitOnBTFFlagUntilTimeout>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d00d      	beq.n	8002c88 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c70:	2b04      	cmp	r3, #4
 8002c72:	d107      	bne.n	8002c84 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c82:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e016      	b.n	8002cb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2220      	movs	r2, #32
 8002c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	e000      	b.n	8002cb6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002cb4:	2302      	movs	r3, #2
  }
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	00100002 	.word	0x00100002
 8002cc4:	ffff0000 	.word	0xffff0000

08002cc8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b08c      	sub	sp, #48	@ 0x30
 8002ccc:	af02      	add	r7, sp, #8
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	4608      	mov	r0, r1
 8002cd2:	4611      	mov	r1, r2
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	817b      	strh	r3, [r7, #10]
 8002cda:	460b      	mov	r3, r1
 8002cdc:	813b      	strh	r3, [r7, #8]
 8002cde:	4613      	mov	r3, r2
 8002ce0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ce2:	f7ff fa8f 	bl	8002204 <HAL_GetTick>
 8002ce6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	2b20      	cmp	r3, #32
 8002cf2:	f040 8214 	bne.w	800311e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	2319      	movs	r3, #25
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	497b      	ldr	r1, [pc, #492]	@ (8002eec <HAL_I2C_Mem_Read+0x224>)
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	f002 f83b 	bl	8004d7c <I2C_WaitOnFlagUntilTimeout>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d001      	beq.n	8002d10 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	e207      	b.n	8003120 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d101      	bne.n	8002d1e <HAL_I2C_Mem_Read+0x56>
 8002d1a:	2302      	movs	r3, #2
 8002d1c:	e200      	b.n	8003120 <HAL_I2C_Mem_Read+0x458>
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0301 	and.w	r3, r3, #1
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d007      	beq.n	8002d44 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f042 0201 	orr.w	r2, r2, #1
 8002d42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2222      	movs	r2, #34	@ 0x22
 8002d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2240      	movs	r2, #64	@ 0x40
 8002d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2200      	movs	r2, #0
 8002d68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002d74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d7a:	b29a      	uxth	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4a5b      	ldr	r2, [pc, #364]	@ (8002ef0 <HAL_I2C_Mem_Read+0x228>)
 8002d84:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d86:	88f8      	ldrh	r0, [r7, #6]
 8002d88:	893a      	ldrh	r2, [r7, #8]
 8002d8a:	8979      	ldrh	r1, [r7, #10]
 8002d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d8e:	9301      	str	r3, [sp, #4]
 8002d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d92:	9300      	str	r3, [sp, #0]
 8002d94:	4603      	mov	r3, r0
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f001 fe60 	bl	8004a5c <I2C_RequestMemoryRead>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e1bc      	b.n	8003120 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d113      	bne.n	8002dd6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dae:	2300      	movs	r3, #0
 8002db0:	623b      	str	r3, [r7, #32]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	695b      	ldr	r3, [r3, #20]
 8002db8:	623b      	str	r3, [r7, #32]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	623b      	str	r3, [r7, #32]
 8002dc2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dd2:	601a      	str	r2, [r3, #0]
 8002dd4:	e190      	b.n	80030f8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d11b      	bne.n	8002e16 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002dec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dee:	2300      	movs	r3, #0
 8002df0:	61fb      	str	r3, [r7, #28]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	695b      	ldr	r3, [r3, #20]
 8002df8:	61fb      	str	r3, [r7, #28]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	61fb      	str	r3, [r7, #28]
 8002e02:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	e170      	b.n	80030f8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d11b      	bne.n	8002e56 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e2c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e3e:	2300      	movs	r3, #0
 8002e40:	61bb      	str	r3, [r7, #24]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	61bb      	str	r3, [r7, #24]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	699b      	ldr	r3, [r3, #24]
 8002e50:	61bb      	str	r3, [r7, #24]
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	e150      	b.n	80030f8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e56:	2300      	movs	r3, #0
 8002e58:	617b      	str	r3, [r7, #20]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	695b      	ldr	r3, [r3, #20]
 8002e60:	617b      	str	r3, [r7, #20]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	617b      	str	r3, [r7, #20]
 8002e6a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002e6c:	e144      	b.n	80030f8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e72:	2b03      	cmp	r3, #3
 8002e74:	f200 80f1 	bhi.w	800305a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d123      	bne.n	8002ec8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e82:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002e84:	68f8      	ldr	r0, [r7, #12]
 8002e86:	f002 f955 	bl	8005134 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d001      	beq.n	8002e94 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	e145      	b.n	8003120 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	691a      	ldr	r2, [r3, #16]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9e:	b2d2      	uxtb	r2, r2
 8002ea0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea6:	1c5a      	adds	r2, r3, #1
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eb0:	3b01      	subs	r3, #1
 8002eb2:	b29a      	uxth	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ec6:	e117      	b.n	80030f8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d14e      	bne.n	8002f6e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed2:	9300      	str	r3, [sp, #0]
 8002ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	4906      	ldr	r1, [pc, #24]	@ (8002ef4 <HAL_I2C_Mem_Read+0x22c>)
 8002eda:	68f8      	ldr	r0, [r7, #12]
 8002edc:	f001 ff4e 	bl	8004d7c <I2C_WaitOnFlagUntilTimeout>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d008      	beq.n	8002ef8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e11a      	b.n	8003120 <HAL_I2C_Mem_Read+0x458>
 8002eea:	bf00      	nop
 8002eec:	00100002 	.word	0x00100002
 8002ef0:	ffff0000 	.word	0xffff0000
 8002ef4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	691a      	ldr	r2, [r3, #16]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f12:	b2d2      	uxtb	r2, r2
 8002f14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1a:	1c5a      	adds	r2, r3, #1
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f24:	3b01      	subs	r3, #1
 8002f26:	b29a      	uxth	r2, r3
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	3b01      	subs	r3, #1
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	691a      	ldr	r2, [r3, #16]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f44:	b2d2      	uxtb	r2, r2
 8002f46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4c:	1c5a      	adds	r2, r3, #1
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f56:	3b01      	subs	r3, #1
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	3b01      	subs	r3, #1
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002f6c:	e0c4      	b.n	80030f8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f70:	9300      	str	r3, [sp, #0]
 8002f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f74:	2200      	movs	r2, #0
 8002f76:	496c      	ldr	r1, [pc, #432]	@ (8003128 <HAL_I2C_Mem_Read+0x460>)
 8002f78:	68f8      	ldr	r0, [r7, #12]
 8002f7a:	f001 feff 	bl	8004d7c <I2C_WaitOnFlagUntilTimeout>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e0cb      	b.n	8003120 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	691a      	ldr	r2, [r3, #16]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002faa:	1c5a      	adds	r2, r3, #1
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	b29a      	uxth	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	b29a      	uxth	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	4955      	ldr	r1, [pc, #340]	@ (8003128 <HAL_I2C_Mem_Read+0x460>)
 8002fd4:	68f8      	ldr	r0, [r7, #12]
 8002fd6:	f001 fed1 	bl	8004d7c <I2C_WaitOnFlagUntilTimeout>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d001      	beq.n	8002fe4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e09d      	b.n	8003120 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ff2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	691a      	ldr	r2, [r3, #16]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffe:	b2d2      	uxtb	r2, r2
 8003000:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003006:	1c5a      	adds	r2, r3, #1
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003010:	3b01      	subs	r3, #1
 8003012:	b29a      	uxth	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800301c:	b29b      	uxth	r3, r3
 800301e:	3b01      	subs	r3, #1
 8003020:	b29a      	uxth	r2, r3
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	691a      	ldr	r2, [r3, #16]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003030:	b2d2      	uxtb	r2, r2
 8003032:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003038:	1c5a      	adds	r2, r3, #1
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003042:	3b01      	subs	r3, #1
 8003044:	b29a      	uxth	r2, r3
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800304e:	b29b      	uxth	r3, r3
 8003050:	3b01      	subs	r3, #1
 8003052:	b29a      	uxth	r2, r3
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003058:	e04e      	b.n	80030f8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800305a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800305c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800305e:	68f8      	ldr	r0, [r7, #12]
 8003060:	f002 f868 	bl	8005134 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e058      	b.n	8003120 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	691a      	ldr	r2, [r3, #16]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003078:	b2d2      	uxtb	r2, r2
 800307a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003080:	1c5a      	adds	r2, r3, #1
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800308a:	3b01      	subs	r3, #1
 800308c:	b29a      	uxth	r2, r3
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003096:	b29b      	uxth	r3, r3
 8003098:	3b01      	subs	r3, #1
 800309a:	b29a      	uxth	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	f003 0304 	and.w	r3, r3, #4
 80030aa:	2b04      	cmp	r3, #4
 80030ac:	d124      	bne.n	80030f8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030b2:	2b03      	cmp	r3, #3
 80030b4:	d107      	bne.n	80030c6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030c4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	691a      	ldr	r2, [r3, #16]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d0:	b2d2      	uxtb	r2, r2
 80030d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d8:	1c5a      	adds	r2, r3, #1
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030e2:	3b01      	subs	r3, #1
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	3b01      	subs	r3, #1
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f47f aeb6 	bne.w	8002e6e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2220      	movs	r2, #32
 8003106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800311a:	2300      	movs	r3, #0
 800311c:	e000      	b.n	8003120 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800311e:	2302      	movs	r3, #2
  }
}
 8003120:	4618      	mov	r0, r3
 8003122:	3728      	adds	r7, #40	@ 0x28
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	00010004 	.word	0x00010004

0800312c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b088      	sub	sp, #32
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003134:	2300      	movs	r3, #0
 8003136:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003144:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800314c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003154:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003156:	7bfb      	ldrb	r3, [r7, #15]
 8003158:	2b10      	cmp	r3, #16
 800315a:	d003      	beq.n	8003164 <HAL_I2C_EV_IRQHandler+0x38>
 800315c:	7bfb      	ldrb	r3, [r7, #15]
 800315e:	2b40      	cmp	r3, #64	@ 0x40
 8003160:	f040 80c1 	bne.w	80032e6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	699b      	ldr	r3, [r3, #24]
 800316a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	2b00      	cmp	r3, #0
 800317c:	d10d      	bne.n	800319a <HAL_I2C_EV_IRQHandler+0x6e>
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003184:	d003      	beq.n	800318e <HAL_I2C_EV_IRQHandler+0x62>
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800318c:	d101      	bne.n	8003192 <HAL_I2C_EV_IRQHandler+0x66>
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <HAL_I2C_EV_IRQHandler+0x68>
 8003192:	2300      	movs	r3, #0
 8003194:	2b01      	cmp	r3, #1
 8003196:	f000 8132 	beq.w	80033fe <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	f003 0301 	and.w	r3, r3, #1
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d00c      	beq.n	80031be <HAL_I2C_EV_IRQHandler+0x92>
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	0a5b      	lsrs	r3, r3, #9
 80031a8:	f003 0301 	and.w	r3, r3, #1
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d006      	beq.n	80031be <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f002 f84b 	bl	800524c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f000 fd9b 	bl	8003cf2 <I2C_Master_SB>
 80031bc:	e092      	b.n	80032e4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	08db      	lsrs	r3, r3, #3
 80031c2:	f003 0301 	and.w	r3, r3, #1
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d009      	beq.n	80031de <HAL_I2C_EV_IRQHandler+0xb2>
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	0a5b      	lsrs	r3, r3, #9
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d003      	beq.n	80031de <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 fe11 	bl	8003dfe <I2C_Master_ADD10>
 80031dc:	e082      	b.n	80032e4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	085b      	lsrs	r3, r3, #1
 80031e2:	f003 0301 	and.w	r3, r3, #1
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d009      	beq.n	80031fe <HAL_I2C_EV_IRQHandler+0xd2>
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	0a5b      	lsrs	r3, r3, #9
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d003      	beq.n	80031fe <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 fe2b 	bl	8003e52 <I2C_Master_ADDR>
 80031fc:	e072      	b.n	80032e4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	089b      	lsrs	r3, r3, #2
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	2b00      	cmp	r3, #0
 8003208:	d03b      	beq.n	8003282 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003214:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003218:	f000 80f3 	beq.w	8003402 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	09db      	lsrs	r3, r3, #7
 8003220:	f003 0301 	and.w	r3, r3, #1
 8003224:	2b00      	cmp	r3, #0
 8003226:	d00f      	beq.n	8003248 <HAL_I2C_EV_IRQHandler+0x11c>
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	0a9b      	lsrs	r3, r3, #10
 800322c:	f003 0301 	and.w	r3, r3, #1
 8003230:	2b00      	cmp	r3, #0
 8003232:	d009      	beq.n	8003248 <HAL_I2C_EV_IRQHandler+0x11c>
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	089b      	lsrs	r3, r3, #2
 8003238:	f003 0301 	and.w	r3, r3, #1
 800323c:	2b00      	cmp	r3, #0
 800323e:	d103      	bne.n	8003248 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f000 f9f3 	bl	800362c <I2C_MasterTransmit_TXE>
 8003246:	e04d      	b.n	80032e4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	089b      	lsrs	r3, r3, #2
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	2b00      	cmp	r3, #0
 8003252:	f000 80d6 	beq.w	8003402 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	0a5b      	lsrs	r3, r3, #9
 800325a:	f003 0301 	and.w	r3, r3, #1
 800325e:	2b00      	cmp	r3, #0
 8003260:	f000 80cf 	beq.w	8003402 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003264:	7bbb      	ldrb	r3, [r7, #14]
 8003266:	2b21      	cmp	r3, #33	@ 0x21
 8003268:	d103      	bne.n	8003272 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f000 fa7a 	bl	8003764 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003270:	e0c7      	b.n	8003402 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003272:	7bfb      	ldrb	r3, [r7, #15]
 8003274:	2b40      	cmp	r3, #64	@ 0x40
 8003276:	f040 80c4 	bne.w	8003402 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 fae8 	bl	8003850 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003280:	e0bf      	b.n	8003402 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800328c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003290:	f000 80b7 	beq.w	8003402 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	099b      	lsrs	r3, r3, #6
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	2b00      	cmp	r3, #0
 800329e:	d00f      	beq.n	80032c0 <HAL_I2C_EV_IRQHandler+0x194>
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	0a9b      	lsrs	r3, r3, #10
 80032a4:	f003 0301 	and.w	r3, r3, #1
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d009      	beq.n	80032c0 <HAL_I2C_EV_IRQHandler+0x194>
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	089b      	lsrs	r3, r3, #2
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d103      	bne.n	80032c0 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f000 fb61 	bl	8003980 <I2C_MasterReceive_RXNE>
 80032be:	e011      	b.n	80032e4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	089b      	lsrs	r3, r3, #2
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	f000 809a 	beq.w	8003402 <HAL_I2C_EV_IRQHandler+0x2d6>
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	0a5b      	lsrs	r3, r3, #9
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	f000 8093 	beq.w	8003402 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f000 fc17 	bl	8003b10 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032e2:	e08e      	b.n	8003402 <HAL_I2C_EV_IRQHandler+0x2d6>
 80032e4:	e08d      	b.n	8003402 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d004      	beq.n	80032f8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	695b      	ldr	r3, [r3, #20]
 80032f4:	61fb      	str	r3, [r7, #28]
 80032f6:	e007      	b.n	8003308 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	085b      	lsrs	r3, r3, #1
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	2b00      	cmp	r3, #0
 8003312:	d012      	beq.n	800333a <HAL_I2C_EV_IRQHandler+0x20e>
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	0a5b      	lsrs	r3, r3, #9
 8003318:	f003 0301 	and.w	r3, r3, #1
 800331c:	2b00      	cmp	r3, #0
 800331e:	d00c      	beq.n	800333a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003324:	2b00      	cmp	r3, #0
 8003326:	d003      	beq.n	8003330 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	699b      	ldr	r3, [r3, #24]
 800332e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003330:	69b9      	ldr	r1, [r7, #24]
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 ffdc 	bl	80042f0 <I2C_Slave_ADDR>
 8003338:	e066      	b.n	8003408 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	091b      	lsrs	r3, r3, #4
 800333e:	f003 0301 	and.w	r3, r3, #1
 8003342:	2b00      	cmp	r3, #0
 8003344:	d009      	beq.n	800335a <HAL_I2C_EV_IRQHandler+0x22e>
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	0a5b      	lsrs	r3, r3, #9
 800334a:	f003 0301 	and.w	r3, r3, #1
 800334e:	2b00      	cmp	r3, #0
 8003350:	d003      	beq.n	800335a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f001 f816 	bl	8004384 <I2C_Slave_STOPF>
 8003358:	e056      	b.n	8003408 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800335a:	7bbb      	ldrb	r3, [r7, #14]
 800335c:	2b21      	cmp	r3, #33	@ 0x21
 800335e:	d002      	beq.n	8003366 <HAL_I2C_EV_IRQHandler+0x23a>
 8003360:	7bbb      	ldrb	r3, [r7, #14]
 8003362:	2b29      	cmp	r3, #41	@ 0x29
 8003364:	d125      	bne.n	80033b2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	09db      	lsrs	r3, r3, #7
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00f      	beq.n	8003392 <HAL_I2C_EV_IRQHandler+0x266>
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	0a9b      	lsrs	r3, r3, #10
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	2b00      	cmp	r3, #0
 800337c:	d009      	beq.n	8003392 <HAL_I2C_EV_IRQHandler+0x266>
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	089b      	lsrs	r3, r3, #2
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	2b00      	cmp	r3, #0
 8003388:	d103      	bne.n	8003392 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f000 fef2 	bl	8004174 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003390:	e039      	b.n	8003406 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	089b      	lsrs	r3, r3, #2
 8003396:	f003 0301 	and.w	r3, r3, #1
 800339a:	2b00      	cmp	r3, #0
 800339c:	d033      	beq.n	8003406 <HAL_I2C_EV_IRQHandler+0x2da>
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	0a5b      	lsrs	r3, r3, #9
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d02d      	beq.n	8003406 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f000 ff1f 	bl	80041ee <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80033b0:	e029      	b.n	8003406 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	099b      	lsrs	r3, r3, #6
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00f      	beq.n	80033de <HAL_I2C_EV_IRQHandler+0x2b2>
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	0a9b      	lsrs	r3, r3, #10
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d009      	beq.n	80033de <HAL_I2C_EV_IRQHandler+0x2b2>
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	089b      	lsrs	r3, r3, #2
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d103      	bne.n	80033de <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 ff2a 	bl	8004230 <I2C_SlaveReceive_RXNE>
 80033dc:	e014      	b.n	8003408 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	089b      	lsrs	r3, r3, #2
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00e      	beq.n	8003408 <HAL_I2C_EV_IRQHandler+0x2dc>
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	0a5b      	lsrs	r3, r3, #9
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d008      	beq.n	8003408 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 ff58 	bl	80042ac <I2C_SlaveReceive_BTF>
 80033fc:	e004      	b.n	8003408 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80033fe:	bf00      	nop
 8003400:	e002      	b.n	8003408 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003402:	bf00      	nop
 8003404:	e000      	b.n	8003408 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003406:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003408:	3720      	adds	r7, #32
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b08a      	sub	sp, #40	@ 0x28
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	695b      	ldr	r3, [r3, #20]
 800341c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003426:	2300      	movs	r3, #0
 8003428:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003430:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003432:	6a3b      	ldr	r3, [r7, #32]
 8003434:	0a1b      	lsrs	r3, r3, #8
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00e      	beq.n	800345c <HAL_I2C_ER_IRQHandler+0x4e>
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	0a1b      	lsrs	r3, r3, #8
 8003442:	f003 0301 	and.w	r3, r3, #1
 8003446:	2b00      	cmp	r3, #0
 8003448:	d008      	beq.n	800345c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800344a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800344c:	f043 0301 	orr.w	r3, r3, #1
 8003450:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800345a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800345c:	6a3b      	ldr	r3, [r7, #32]
 800345e:	0a5b      	lsrs	r3, r3, #9
 8003460:	f003 0301 	and.w	r3, r3, #1
 8003464:	2b00      	cmp	r3, #0
 8003466:	d00e      	beq.n	8003486 <HAL_I2C_ER_IRQHandler+0x78>
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	0a1b      	lsrs	r3, r3, #8
 800346c:	f003 0301 	and.w	r3, r3, #1
 8003470:	2b00      	cmp	r3, #0
 8003472:	d008      	beq.n	8003486 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003476:	f043 0302 	orr.w	r3, r3, #2
 800347a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003484:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003486:	6a3b      	ldr	r3, [r7, #32]
 8003488:	0a9b      	lsrs	r3, r3, #10
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d03f      	beq.n	8003512 <HAL_I2C_ER_IRQHandler+0x104>
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	0a1b      	lsrs	r3, r3, #8
 8003496:	f003 0301 	and.w	r3, r3, #1
 800349a:	2b00      	cmp	r3, #0
 800349c:	d039      	beq.n	8003512 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800349e:	7efb      	ldrb	r3, [r7, #27]
 80034a0:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034b0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80034b8:	7ebb      	ldrb	r3, [r7, #26]
 80034ba:	2b20      	cmp	r3, #32
 80034bc:	d112      	bne.n	80034e4 <HAL_I2C_ER_IRQHandler+0xd6>
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d10f      	bne.n	80034e4 <HAL_I2C_ER_IRQHandler+0xd6>
 80034c4:	7cfb      	ldrb	r3, [r7, #19]
 80034c6:	2b21      	cmp	r3, #33	@ 0x21
 80034c8:	d008      	beq.n	80034dc <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80034ca:	7cfb      	ldrb	r3, [r7, #19]
 80034cc:	2b29      	cmp	r3, #41	@ 0x29
 80034ce:	d005      	beq.n	80034dc <HAL_I2C_ER_IRQHandler+0xce>
 80034d0:	7cfb      	ldrb	r3, [r7, #19]
 80034d2:	2b28      	cmp	r3, #40	@ 0x28
 80034d4:	d106      	bne.n	80034e4 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2b21      	cmp	r3, #33	@ 0x21
 80034da:	d103      	bne.n	80034e4 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f001 f881 	bl	80045e4 <I2C_Slave_AF>
 80034e2:	e016      	b.n	8003512 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80034ec:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80034ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f0:	f043 0304 	orr.w	r3, r3, #4
 80034f4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80034f6:	7efb      	ldrb	r3, [r7, #27]
 80034f8:	2b10      	cmp	r3, #16
 80034fa:	d002      	beq.n	8003502 <HAL_I2C_ER_IRQHandler+0xf4>
 80034fc:	7efb      	ldrb	r3, [r7, #27]
 80034fe:	2b40      	cmp	r3, #64	@ 0x40
 8003500:	d107      	bne.n	8003512 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003510:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003512:	6a3b      	ldr	r3, [r7, #32]
 8003514:	0adb      	lsrs	r3, r3, #11
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00e      	beq.n	800353c <HAL_I2C_ER_IRQHandler+0x12e>
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	0a1b      	lsrs	r3, r3, #8
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	2b00      	cmp	r3, #0
 8003528:	d008      	beq.n	800353c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800352a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352c:	f043 0308 	orr.w	r3, r3, #8
 8003530:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800353a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800353c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800353e:	2b00      	cmp	r3, #0
 8003540:	d008      	beq.n	8003554 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003548:	431a      	orrs	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f001 f8bc 	bl	80046cc <I2C_ITError>
  }
}
 8003554:	bf00      	nop
 8003556:	3728      	adds	r7, #40	@ 0x28
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003578:	bf00      	nop
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800358c:	bf00      	nop
 800358e:	370c      	adds	r7, #12
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr

08003598 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	460b      	mov	r3, r1
 80035b6:	70fb      	strb	r3, [r7, #3]
 80035b8:	4613      	mov	r3, r2
 80035ba:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80035d0:	bf00      	nop
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800360c:	bf00      	nop
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr

08003618 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800363a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003642:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003648:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800364e:	2b00      	cmp	r3, #0
 8003650:	d150      	bne.n	80036f4 <I2C_MasterTransmit_TXE+0xc8>
 8003652:	7bfb      	ldrb	r3, [r7, #15]
 8003654:	2b21      	cmp	r3, #33	@ 0x21
 8003656:	d14d      	bne.n	80036f4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	2b08      	cmp	r3, #8
 800365c:	d01d      	beq.n	800369a <I2C_MasterTransmit_TXE+0x6e>
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	2b20      	cmp	r3, #32
 8003662:	d01a      	beq.n	800369a <I2C_MasterTransmit_TXE+0x6e>
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800366a:	d016      	beq.n	800369a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800367a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2211      	movs	r2, #17
 8003680:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2220      	movs	r2, #32
 800368e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f7ff ff62 	bl	800355c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003698:	e060      	b.n	800375c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	685a      	ldr	r2, [r3, #4]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80036a8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036b8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2220      	movs	r2, #32
 80036c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b40      	cmp	r3, #64	@ 0x40
 80036d2:	d107      	bne.n	80036e4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f7ff ff7d 	bl	80035dc <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80036e2:	e03b      	b.n	800375c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	f7ff ff35 	bl	800355c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80036f2:	e033      	b.n	800375c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80036f4:	7bfb      	ldrb	r3, [r7, #15]
 80036f6:	2b21      	cmp	r3, #33	@ 0x21
 80036f8:	d005      	beq.n	8003706 <I2C_MasterTransmit_TXE+0xda>
 80036fa:	7bbb      	ldrb	r3, [r7, #14]
 80036fc:	2b40      	cmp	r3, #64	@ 0x40
 80036fe:	d12d      	bne.n	800375c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003700:	7bfb      	ldrb	r3, [r7, #15]
 8003702:	2b22      	cmp	r3, #34	@ 0x22
 8003704:	d12a      	bne.n	800375c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800370a:	b29b      	uxth	r3, r3
 800370c:	2b00      	cmp	r3, #0
 800370e:	d108      	bne.n	8003722 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800371e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003720:	e01c      	b.n	800375c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b40      	cmp	r3, #64	@ 0x40
 800372c:	d103      	bne.n	8003736 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f000 f88e 	bl	8003850 <I2C_MemoryTransmit_TXE_BTF>
}
 8003734:	e012      	b.n	800375c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800373a:	781a      	ldrb	r2, [r3, #0]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003746:	1c5a      	adds	r2, r3, #1
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003750:	b29b      	uxth	r3, r3
 8003752:	3b01      	subs	r3, #1
 8003754:	b29a      	uxth	r2, r3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800375a:	e7ff      	b.n	800375c <I2C_MasterTransmit_TXE+0x130>
 800375c:	bf00      	nop
 800375e:	3710      	adds	r7, #16
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}

08003764 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003770:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003778:	b2db      	uxtb	r3, r3
 800377a:	2b21      	cmp	r3, #33	@ 0x21
 800377c:	d164      	bne.n	8003848 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003782:	b29b      	uxth	r3, r3
 8003784:	2b00      	cmp	r3, #0
 8003786:	d012      	beq.n	80037ae <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378c:	781a      	ldrb	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003798:	1c5a      	adds	r2, r3, #1
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	3b01      	subs	r3, #1
 80037a6:	b29a      	uxth	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80037ac:	e04c      	b.n	8003848 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2b08      	cmp	r3, #8
 80037b2:	d01d      	beq.n	80037f0 <I2C_MasterTransmit_BTF+0x8c>
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2b20      	cmp	r3, #32
 80037b8:	d01a      	beq.n	80037f0 <I2C_MasterTransmit_BTF+0x8c>
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80037c0:	d016      	beq.n	80037f0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	685a      	ldr	r2, [r3, #4]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80037d0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2211      	movs	r2, #17
 80037d6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2220      	movs	r2, #32
 80037e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f7ff feb7 	bl	800355c <HAL_I2C_MasterTxCpltCallback>
}
 80037ee:	e02b      	b.n	8003848 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	685a      	ldr	r2, [r3, #4]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80037fe:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800380e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2220      	movs	r2, #32
 800381a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b40      	cmp	r3, #64	@ 0x40
 8003828:	d107      	bne.n	800383a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f7ff fed2 	bl	80035dc <HAL_I2C_MemTxCpltCallback>
}
 8003838:	e006      	b.n	8003848 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f7ff fe8a 	bl	800355c <HAL_I2C_MasterTxCpltCallback>
}
 8003848:	bf00      	nop
 800384a:	3710      	adds	r7, #16
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800385e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003864:	2b00      	cmp	r3, #0
 8003866:	d11d      	bne.n	80038a4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800386c:	2b01      	cmp	r3, #1
 800386e:	d10b      	bne.n	8003888 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003874:	b2da      	uxtb	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003880:	1c9a      	adds	r2, r3, #2
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003886:	e077      	b.n	8003978 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800388c:	b29b      	uxth	r3, r3
 800388e:	121b      	asrs	r3, r3, #8
 8003890:	b2da      	uxtb	r2, r3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800389c:	1c5a      	adds	r2, r3, #1
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80038a2:	e069      	b.n	8003978 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d10b      	bne.n	80038c4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038b0:	b2da      	uxtb	r2, r3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038bc:	1c5a      	adds	r2, r3, #1
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80038c2:	e059      	b.n	8003978 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	d152      	bne.n	8003972 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80038cc:	7bfb      	ldrb	r3, [r7, #15]
 80038ce:	2b22      	cmp	r3, #34	@ 0x22
 80038d0:	d10d      	bne.n	80038ee <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038e0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038e6:	1c5a      	adds	r2, r3, #1
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80038ec:	e044      	b.n	8003978 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d015      	beq.n	8003924 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80038f8:	7bfb      	ldrb	r3, [r7, #15]
 80038fa:	2b21      	cmp	r3, #33	@ 0x21
 80038fc:	d112      	bne.n	8003924 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003902:	781a      	ldrb	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390e:	1c5a      	adds	r2, r3, #1
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003918:	b29b      	uxth	r3, r3
 800391a:	3b01      	subs	r3, #1
 800391c:	b29a      	uxth	r2, r3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003922:	e029      	b.n	8003978 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003928:	b29b      	uxth	r3, r3
 800392a:	2b00      	cmp	r3, #0
 800392c:	d124      	bne.n	8003978 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800392e:	7bfb      	ldrb	r3, [r7, #15]
 8003930:	2b21      	cmp	r3, #33	@ 0x21
 8003932:	d121      	bne.n	8003978 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	685a      	ldr	r2, [r3, #4]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003942:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003952:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2220      	movs	r2, #32
 800395e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f7ff fe36 	bl	80035dc <HAL_I2C_MemTxCpltCallback>
}
 8003970:	e002      	b.n	8003978 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7ff f898 	bl	8002aa8 <I2C_Flush_DR>
}
 8003978:	bf00      	nop
 800397a:	3710      	adds	r7, #16
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b22      	cmp	r3, #34	@ 0x22
 8003992:	f040 80b9 	bne.w	8003b08 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800399a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	2b03      	cmp	r3, #3
 80039a8:	d921      	bls.n	80039ee <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	691a      	ldr	r2, [r3, #16]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b4:	b2d2      	uxtb	r2, r2
 80039b6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039bc:	1c5a      	adds	r2, r3, #1
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	3b01      	subs	r3, #1
 80039ca:	b29a      	uxth	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	2b03      	cmp	r3, #3
 80039d8:	f040 8096 	bne.w	8003b08 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	685a      	ldr	r2, [r3, #4]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039ea:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80039ec:	e08c      	b.n	8003b08 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d07f      	beq.n	8003af6 <I2C_MasterReceive_RXNE+0x176>
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d002      	beq.n	8003a02 <I2C_MasterReceive_RXNE+0x82>
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d179      	bne.n	8003af6 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f001 fb64 	bl	80050d0 <I2C_WaitOnSTOPRequestThroughIT>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d14c      	bne.n	8003aa8 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a1c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	685a      	ldr	r2, [r3, #4]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003a2c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	691a      	ldr	r2, [r3, #16]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a38:	b2d2      	uxtb	r2, r2
 8003a3a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a40:	1c5a      	adds	r2, r3, #1
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	3b01      	subs	r3, #1
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2220      	movs	r2, #32
 8003a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b40      	cmp	r3, #64	@ 0x40
 8003a66:	d10a      	bne.n	8003a7e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f7ff fdba 	bl	80035f0 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003a7c:	e044      	b.n	8003b08 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2b08      	cmp	r3, #8
 8003a8a:	d002      	beq.n	8003a92 <I2C_MasterReceive_RXNE+0x112>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2b20      	cmp	r3, #32
 8003a90:	d103      	bne.n	8003a9a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a98:	e002      	b.n	8003aa0 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2212      	movs	r2, #18
 8003a9e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f7ff fd65 	bl	8003570 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003aa6:	e02f      	b.n	8003b08 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	685a      	ldr	r2, [r3, #4]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003ab6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	691a      	ldr	r2, [r3, #16]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac2:	b2d2      	uxtb	r2, r2
 8003ac4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aca:	1c5a      	adds	r2, r3, #1
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	3b01      	subs	r3, #1
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2220      	movs	r2, #32
 8003ae2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7ff fd88 	bl	8003604 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003af4:	e008      	b.n	8003b08 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	685a      	ldr	r2, [r3, #4]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b04:	605a      	str	r2, [r3, #4]
}
 8003b06:	e7ff      	b.n	8003b08 <I2C_MasterReceive_RXNE+0x188>
 8003b08:	bf00      	nop
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	2b04      	cmp	r3, #4
 8003b26:	d11b      	bne.n	8003b60 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	685a      	ldr	r2, [r3, #4]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b36:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	691a      	ldr	r2, [r3, #16]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4a:	1c5a      	adds	r2, r3, #1
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	3b01      	subs	r3, #1
 8003b58:	b29a      	uxth	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003b5e:	e0c4      	b.n	8003cea <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	2b03      	cmp	r3, #3
 8003b68:	d129      	bne.n	8003bbe <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b78:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2b04      	cmp	r3, #4
 8003b7e:	d00a      	beq.n	8003b96 <I2C_MasterReceive_BTF+0x86>
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d007      	beq.n	8003b96 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b94:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	691a      	ldr	r2, [r3, #16]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba0:	b2d2      	uxtb	r2, r2
 8003ba2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba8:	1c5a      	adds	r2, r3, #1
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	3b01      	subs	r3, #1
 8003bb6:	b29a      	uxth	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003bbc:	e095      	b.n	8003cea <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d17d      	bne.n	8003cc4 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d002      	beq.n	8003bd4 <I2C_MasterReceive_BTF+0xc4>
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2b10      	cmp	r3, #16
 8003bd2:	d108      	bne.n	8003be6 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003be2:	601a      	str	r2, [r3, #0]
 8003be4:	e016      	b.n	8003c14 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2b04      	cmp	r3, #4
 8003bea:	d002      	beq.n	8003bf2 <I2C_MasterReceive_BTF+0xe2>
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d108      	bne.n	8003c04 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c00:	601a      	str	r2, [r3, #0]
 8003c02:	e007      	b.n	8003c14 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c12:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	691a      	ldr	r2, [r3, #16]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1e:	b2d2      	uxtb	r2, r2
 8003c20:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c26:	1c5a      	adds	r2, r3, #1
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	3b01      	subs	r3, #1
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	691a      	ldr	r2, [r3, #16]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c44:	b2d2      	uxtb	r2, r2
 8003c46:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c4c:	1c5a      	adds	r2, r3, #1
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	685a      	ldr	r2, [r3, #4]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003c6e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2220      	movs	r2, #32
 8003c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b40      	cmp	r3, #64	@ 0x40
 8003c82:	d10a      	bne.n	8003c9a <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f7ff fcac 	bl	80035f0 <HAL_I2C_MemRxCpltCallback>
}
 8003c98:	e027      	b.n	8003cea <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2b08      	cmp	r3, #8
 8003ca6:	d002      	beq.n	8003cae <I2C_MasterReceive_BTF+0x19e>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2b20      	cmp	r3, #32
 8003cac:	d103      	bne.n	8003cb6 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	631a      	str	r2, [r3, #48]	@ 0x30
 8003cb4:	e002      	b.n	8003cbc <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2212      	movs	r2, #18
 8003cba:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	f7ff fc57 	bl	8003570 <HAL_I2C_MasterRxCpltCallback>
}
 8003cc2:	e012      	b.n	8003cea <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	691a      	ldr	r2, [r3, #16]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cce:	b2d2      	uxtb	r2, r2
 8003cd0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd6:	1c5a      	adds	r2, r3, #1
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003cea:	bf00      	nop
 8003cec:	3710      	adds	r7, #16
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}

08003cf2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	b083      	sub	sp, #12
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b40      	cmp	r3, #64	@ 0x40
 8003d04:	d117      	bne.n	8003d36 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d109      	bne.n	8003d22 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	461a      	mov	r2, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d1e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003d20:	e067      	b.n	8003df2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	f043 0301 	orr.w	r3, r3, #1
 8003d2c:	b2da      	uxtb	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	611a      	str	r2, [r3, #16]
}
 8003d34:	e05d      	b.n	8003df2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d3e:	d133      	bne.n	8003da8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	2b21      	cmp	r3, #33	@ 0x21
 8003d4a:	d109      	bne.n	8003d60 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	461a      	mov	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d5c:	611a      	str	r2, [r3, #16]
 8003d5e:	e008      	b.n	8003d72 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	f043 0301 	orr.w	r3, r3, #1
 8003d6a:	b2da      	uxtb	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d004      	beq.n	8003d84 <I2C_Master_SB+0x92>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d108      	bne.n	8003d96 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d032      	beq.n	8003df2 <I2C_Master_SB+0x100>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d02d      	beq.n	8003df2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	685a      	ldr	r2, [r3, #4]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003da4:	605a      	str	r2, [r3, #4]
}
 8003da6:	e024      	b.n	8003df2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d10e      	bne.n	8003dce <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	11db      	asrs	r3, r3, #7
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	f003 0306 	and.w	r3, r3, #6
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	f063 030f 	orn	r3, r3, #15
 8003dc4:	b2da      	uxtb	r2, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	611a      	str	r2, [r3, #16]
}
 8003dcc:	e011      	b.n	8003df2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d10d      	bne.n	8003df2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	11db      	asrs	r3, r3, #7
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	f003 0306 	and.w	r3, r3, #6
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	f063 030e 	orn	r3, r3, #14
 8003dea:	b2da      	uxtb	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	611a      	str	r2, [r3, #16]
}
 8003df2:	bf00      	nop
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr

08003dfe <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003dfe:	b480      	push	{r7}
 8003e00:	b083      	sub	sp, #12
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e0a:	b2da      	uxtb	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d004      	beq.n	8003e24 <I2C_Master_ADD10+0x26>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d108      	bne.n	8003e36 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d00c      	beq.n	8003e46 <I2C_Master_ADD10+0x48>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d007      	beq.n	8003e46 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	685a      	ldr	r2, [r3, #4]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e44:	605a      	str	r2, [r3, #4]
  }
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr

08003e52 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003e52:	b480      	push	{r7}
 8003e54:	b091      	sub	sp, #68	@ 0x44
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e60:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e68:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	2b22      	cmp	r3, #34	@ 0x22
 8003e7a:	f040 8169 	bne.w	8004150 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d10f      	bne.n	8003ea6 <I2C_Master_ADDR+0x54>
 8003e86:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003e8a:	2b40      	cmp	r3, #64	@ 0x40
 8003e8c:	d10b      	bne.n	8003ea6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e8e:	2300      	movs	r3, #0
 8003e90:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	695b      	ldr	r3, [r3, #20]
 8003e98:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	699b      	ldr	r3, [r3, #24]
 8003ea0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ea4:	e160      	b.n	8004168 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d11d      	bne.n	8003eea <I2C_Master_ADDR+0x98>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003eb6:	d118      	bne.n	8003eea <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eb8:	2300      	movs	r3, #0
 8003eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003edc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ee2:	1c5a      	adds	r2, r3, #1
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	651a      	str	r2, [r3, #80]	@ 0x50
 8003ee8:	e13e      	b.n	8004168 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d113      	bne.n	8003f1c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f18:	601a      	str	r2, [r3, #0]
 8003f1a:	e115      	b.n	8004148 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	f040 808a 	bne.w	800403c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f2a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003f2e:	d137      	bne.n	8003fa0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f3e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f4e:	d113      	bne.n	8003f78 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f5e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f60:	2300      	movs	r3, #0
 8003f62:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	695b      	ldr	r3, [r3, #20]
 8003f6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	699b      	ldr	r3, [r3, #24]
 8003f72:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f76:	e0e7      	b.n	8004148 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f78:	2300      	movs	r3, #0
 8003f7a:	623b      	str	r3, [r7, #32]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	623b      	str	r3, [r7, #32]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	623b      	str	r3, [r7, #32]
 8003f8c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f9c:	601a      	str	r2, [r3, #0]
 8003f9e:	e0d3      	b.n	8004148 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003fa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fa2:	2b08      	cmp	r3, #8
 8003fa4:	d02e      	beq.n	8004004 <I2C_Master_ADDR+0x1b2>
 8003fa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fa8:	2b20      	cmp	r3, #32
 8003faa:	d02b      	beq.n	8004004 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003fac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fae:	2b12      	cmp	r3, #18
 8003fb0:	d102      	bne.n	8003fb8 <I2C_Master_ADDR+0x166>
 8003fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d125      	bne.n	8004004 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003fb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d00e      	beq.n	8003fdc <I2C_Master_ADDR+0x18a>
 8003fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d00b      	beq.n	8003fdc <I2C_Master_ADDR+0x18a>
 8003fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fc6:	2b10      	cmp	r3, #16
 8003fc8:	d008      	beq.n	8003fdc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fd8:	601a      	str	r2, [r3, #0]
 8003fda:	e007      	b.n	8003fec <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fea:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fec:	2300      	movs	r3, #0
 8003fee:	61fb      	str	r3, [r7, #28]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	61fb      	str	r3, [r7, #28]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	61fb      	str	r3, [r7, #28]
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	e0a1      	b.n	8004148 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004012:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004014:	2300      	movs	r3, #0
 8004016:	61bb      	str	r3, [r7, #24]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	61bb      	str	r3, [r7, #24]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	61bb      	str	r3, [r7, #24]
 8004028:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004038:	601a      	str	r2, [r3, #0]
 800403a:	e085      	b.n	8004148 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004040:	b29b      	uxth	r3, r3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d14d      	bne.n	80040e2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004048:	2b04      	cmp	r3, #4
 800404a:	d016      	beq.n	800407a <I2C_Master_ADDR+0x228>
 800404c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800404e:	2b02      	cmp	r3, #2
 8004050:	d013      	beq.n	800407a <I2C_Master_ADDR+0x228>
 8004052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004054:	2b10      	cmp	r3, #16
 8004056:	d010      	beq.n	800407a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004066:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004076:	601a      	str	r2, [r3, #0]
 8004078:	e007      	b.n	800408a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004088:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004094:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004098:	d117      	bne.n	80040ca <I2C_Master_ADDR+0x278>
 800409a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800409c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80040a0:	d00b      	beq.n	80040ba <I2C_Master_ADDR+0x268>
 80040a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d008      	beq.n	80040ba <I2C_Master_ADDR+0x268>
 80040a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040aa:	2b08      	cmp	r3, #8
 80040ac:	d005      	beq.n	80040ba <I2C_Master_ADDR+0x268>
 80040ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040b0:	2b10      	cmp	r3, #16
 80040b2:	d002      	beq.n	80040ba <I2C_Master_ADDR+0x268>
 80040b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040b6:	2b20      	cmp	r3, #32
 80040b8:	d107      	bne.n	80040ca <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	685a      	ldr	r2, [r3, #4]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80040c8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040ca:	2300      	movs	r3, #0
 80040cc:	617b      	str	r3, [r7, #20]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	695b      	ldr	r3, [r3, #20]
 80040d4:	617b      	str	r3, [r7, #20]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	617b      	str	r3, [r7, #20]
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	e032      	b.n	8004148 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040f0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004100:	d117      	bne.n	8004132 <I2C_Master_ADDR+0x2e0>
 8004102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004104:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004108:	d00b      	beq.n	8004122 <I2C_Master_ADDR+0x2d0>
 800410a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800410c:	2b01      	cmp	r3, #1
 800410e:	d008      	beq.n	8004122 <I2C_Master_ADDR+0x2d0>
 8004110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004112:	2b08      	cmp	r3, #8
 8004114:	d005      	beq.n	8004122 <I2C_Master_ADDR+0x2d0>
 8004116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004118:	2b10      	cmp	r3, #16
 800411a:	d002      	beq.n	8004122 <I2C_Master_ADDR+0x2d0>
 800411c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800411e:	2b20      	cmp	r3, #32
 8004120:	d107      	bne.n	8004132 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	685a      	ldr	r2, [r3, #4]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004130:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004132:	2300      	movs	r3, #0
 8004134:	613b      	str	r3, [r7, #16]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	695b      	ldr	r3, [r3, #20]
 800413c:	613b      	str	r3, [r7, #16]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	613b      	str	r3, [r7, #16]
 8004146:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800414e:	e00b      	b.n	8004168 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004150:	2300      	movs	r3, #0
 8004152:	60fb      	str	r3, [r7, #12]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	60fb      	str	r3, [r7, #12]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	699b      	ldr	r3, [r3, #24]
 8004162:	60fb      	str	r3, [r7, #12]
 8004164:	68fb      	ldr	r3, [r7, #12]
}
 8004166:	e7ff      	b.n	8004168 <I2C_Master_ADDR+0x316>
 8004168:	bf00      	nop
 800416a:	3744      	adds	r7, #68	@ 0x44
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004182:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004188:	b29b      	uxth	r3, r3
 800418a:	2b00      	cmp	r3, #0
 800418c:	d02b      	beq.n	80041e6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004192:	781a      	ldrb	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419e:	1c5a      	adds	r2, r3, #1
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	3b01      	subs	r3, #1
 80041ac:	b29a      	uxth	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d114      	bne.n	80041e6 <I2C_SlaveTransmit_TXE+0x72>
 80041bc:	7bfb      	ldrb	r3, [r7, #15]
 80041be:	2b29      	cmp	r3, #41	@ 0x29
 80041c0:	d111      	bne.n	80041e6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	685a      	ldr	r2, [r3, #4]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041d0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2221      	movs	r2, #33	@ 0x21
 80041d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2228      	movs	r2, #40	@ 0x28
 80041dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f7ff f9cf 	bl	8003584 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80041e6:	bf00      	nop
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}

080041ee <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80041ee:	b480      	push	{r7}
 80041f0:	b083      	sub	sp, #12
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d011      	beq.n	8004224 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004204:	781a      	ldrb	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004210:	1c5a      	adds	r2, r3, #1
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800421a:	b29b      	uxth	r3, r3
 800421c:	3b01      	subs	r3, #1
 800421e:	b29a      	uxth	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800423e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004244:	b29b      	uxth	r3, r3
 8004246:	2b00      	cmp	r3, #0
 8004248:	d02c      	beq.n	80042a4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	691a      	ldr	r2, [r3, #16]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004254:	b2d2      	uxtb	r2, r2
 8004256:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425c:	1c5a      	adds	r2, r3, #1
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004266:	b29b      	uxth	r3, r3
 8004268:	3b01      	subs	r3, #1
 800426a:	b29a      	uxth	r2, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004274:	b29b      	uxth	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d114      	bne.n	80042a4 <I2C_SlaveReceive_RXNE+0x74>
 800427a:	7bfb      	ldrb	r3, [r7, #15]
 800427c:	2b2a      	cmp	r3, #42	@ 0x2a
 800427e:	d111      	bne.n	80042a4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	685a      	ldr	r2, [r3, #4]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800428e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2222      	movs	r2, #34	@ 0x22
 8004294:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2228      	movs	r2, #40	@ 0x28
 800429a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f7ff f97a 	bl	8003598 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80042a4:	bf00      	nop
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d012      	beq.n	80042e4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	691a      	ldr	r2, [r3, #16]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c8:	b2d2      	uxtb	r2, r2
 80042ca:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d0:	1c5a      	adds	r2, r3, #1
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042da:	b29b      	uxth	r3, r3
 80042dc:	3b01      	subs	r3, #1
 80042de:	b29a      	uxth	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80042e4:	bf00      	nop
 80042e6:	370c      	adds	r7, #12
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80042fa:	2300      	movs	r3, #0
 80042fc:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004304:	b2db      	uxtb	r3, r3
 8004306:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800430a:	2b28      	cmp	r3, #40	@ 0x28
 800430c:	d127      	bne.n	800435e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	685a      	ldr	r2, [r3, #4]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800431c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	089b      	lsrs	r3, r3, #2
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d101      	bne.n	800432e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800432a:	2301      	movs	r3, #1
 800432c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	09db      	lsrs	r3, r3, #7
 8004332:	f003 0301 	and.w	r3, r3, #1
 8004336:	2b00      	cmp	r3, #0
 8004338:	d103      	bne.n	8004342 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	81bb      	strh	r3, [r7, #12]
 8004340:	e002      	b.n	8004348 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004350:	89ba      	ldrh	r2, [r7, #12]
 8004352:	7bfb      	ldrb	r3, [r7, #15]
 8004354:	4619      	mov	r1, r3
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f7ff f928 	bl	80035ac <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800435c:	e00e      	b.n	800437c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800435e:	2300      	movs	r3, #0
 8004360:	60bb      	str	r3, [r7, #8]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	695b      	ldr	r3, [r3, #20]
 8004368:	60bb      	str	r3, [r7, #8]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	699b      	ldr	r3, [r3, #24]
 8004370:	60bb      	str	r3, [r7, #8]
 8004372:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800437c:	bf00      	nop
 800437e:	3710      	adds	r7, #16
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004392:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	685a      	ldr	r2, [r3, #4]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80043a2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80043a4:	2300      	movs	r3, #0
 80043a6:	60bb      	str	r3, [r7, #8]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	695b      	ldr	r3, [r3, #20]
 80043ae:	60bb      	str	r3, [r7, #8]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f042 0201 	orr.w	r2, r2, #1
 80043be:	601a      	str	r2, [r3, #0]
 80043c0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043d0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043e0:	d172      	bne.n	80044c8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80043e2:	7bfb      	ldrb	r3, [r7, #15]
 80043e4:	2b22      	cmp	r3, #34	@ 0x22
 80043e6:	d002      	beq.n	80043ee <I2C_Slave_STOPF+0x6a>
 80043e8:	7bfb      	ldrb	r3, [r7, #15]
 80043ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80043ec:	d135      	bne.n	800445a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004400:	b29b      	uxth	r3, r3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d005      	beq.n	8004412 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440a:	f043 0204 	orr.w	r2, r3, #4
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	685a      	ldr	r2, [r3, #4]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004420:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004426:	4618      	mov	r0, r3
 8004428:	f7fe f84f 	bl	80024ca <HAL_DMA_GetState>
 800442c:	4603      	mov	r3, r0
 800442e:	2b01      	cmp	r3, #1
 8004430:	d049      	beq.n	80044c6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004436:	4a69      	ldr	r2, [pc, #420]	@ (80045dc <I2C_Slave_STOPF+0x258>)
 8004438:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800443e:	4618      	mov	r0, r3
 8004440:	f7fe f821 	bl	8002486 <HAL_DMA_Abort_IT>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d03d      	beq.n	80044c6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800444e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004454:	4610      	mov	r0, r2
 8004456:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004458:	e035      	b.n	80044c6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	b29a      	uxth	r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800446c:	b29b      	uxth	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d005      	beq.n	800447e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004476:	f043 0204 	orr.w	r2, r3, #4
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	685a      	ldr	r2, [r3, #4]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800448c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004492:	4618      	mov	r0, r3
 8004494:	f7fe f819 	bl	80024ca <HAL_DMA_GetState>
 8004498:	4603      	mov	r3, r0
 800449a:	2b01      	cmp	r3, #1
 800449c:	d014      	beq.n	80044c8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044a2:	4a4e      	ldr	r2, [pc, #312]	@ (80045dc <I2C_Slave_STOPF+0x258>)
 80044a4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fd ffeb 	bl	8002486 <HAL_DMA_Abort_IT>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d008      	beq.n	80044c8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80044c0:	4610      	mov	r0, r2
 80044c2:	4798      	blx	r3
 80044c4:	e000      	b.n	80044c8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80044c6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d03e      	beq.n	8004550 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	695b      	ldr	r3, [r3, #20]
 80044d8:	f003 0304 	and.w	r3, r3, #4
 80044dc:	2b04      	cmp	r3, #4
 80044de:	d112      	bne.n	8004506 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	691a      	ldr	r2, [r3, #16]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ea:	b2d2      	uxtb	r2, r2
 80044ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f2:	1c5a      	adds	r2, r3, #1
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	3b01      	subs	r3, #1
 8004500:	b29a      	uxth	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	695b      	ldr	r3, [r3, #20]
 800450c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004510:	2b40      	cmp	r3, #64	@ 0x40
 8004512:	d112      	bne.n	800453a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	691a      	ldr	r2, [r3, #16]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451e:	b2d2      	uxtb	r2, r2
 8004520:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004526:	1c5a      	adds	r2, r3, #1
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004530:	b29b      	uxth	r3, r3
 8004532:	3b01      	subs	r3, #1
 8004534:	b29a      	uxth	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800453e:	b29b      	uxth	r3, r3
 8004540:	2b00      	cmp	r3, #0
 8004542:	d005      	beq.n	8004550 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004548:	f043 0204 	orr.w	r2, r3, #4
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004554:	2b00      	cmp	r3, #0
 8004556:	d003      	beq.n	8004560 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 f8b7 	bl	80046cc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800455e:	e039      	b.n	80045d4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004560:	7bfb      	ldrb	r3, [r7, #15]
 8004562:	2b2a      	cmp	r3, #42	@ 0x2a
 8004564:	d109      	bne.n	800457a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2228      	movs	r2, #40	@ 0x28
 8004570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f7ff f80f 	bl	8003598 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b28      	cmp	r3, #40	@ 0x28
 8004584:	d111      	bne.n	80045aa <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4a15      	ldr	r2, [pc, #84]	@ (80045e0 <I2C_Slave_STOPF+0x25c>)
 800458a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2220      	movs	r2, #32
 8004596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7ff f810 	bl	80035c8 <HAL_I2C_ListenCpltCallback>
}
 80045a8:	e014      	b.n	80045d4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ae:	2b22      	cmp	r3, #34	@ 0x22
 80045b0:	d002      	beq.n	80045b8 <I2C_Slave_STOPF+0x234>
 80045b2:	7bfb      	ldrb	r3, [r7, #15]
 80045b4:	2b22      	cmp	r3, #34	@ 0x22
 80045b6:	d10d      	bne.n	80045d4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2220      	movs	r2, #32
 80045c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f7fe ffe2 	bl	8003598 <HAL_I2C_SlaveRxCpltCallback>
}
 80045d4:	bf00      	nop
 80045d6:	3710      	adds	r7, #16
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	08004c2d 	.word	0x08004c2d
 80045e0:	ffff0000 	.word	0xffff0000

080045e4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045f2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	2b08      	cmp	r3, #8
 80045fe:	d002      	beq.n	8004606 <I2C_Slave_AF+0x22>
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	2b20      	cmp	r3, #32
 8004604:	d129      	bne.n	800465a <I2C_Slave_AF+0x76>
 8004606:	7bfb      	ldrb	r3, [r7, #15]
 8004608:	2b28      	cmp	r3, #40	@ 0x28
 800460a:	d126      	bne.n	800465a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a2e      	ldr	r2, [pc, #184]	@ (80046c8 <I2C_Slave_AF+0xe4>)
 8004610:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	685a      	ldr	r2, [r3, #4]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004620:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800462a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800463a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2220      	movs	r2, #32
 8004646:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f7fe ffb8 	bl	80035c8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004658:	e031      	b.n	80046be <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800465a:	7bfb      	ldrb	r3, [r7, #15]
 800465c:	2b21      	cmp	r3, #33	@ 0x21
 800465e:	d129      	bne.n	80046b4 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	4a19      	ldr	r2, [pc, #100]	@ (80046c8 <I2C_Slave_AF+0xe4>)
 8004664:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2221      	movs	r2, #33	@ 0x21
 800466a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2220      	movs	r2, #32
 8004670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	685a      	ldr	r2, [r3, #4]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800468a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004694:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046a4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f7fe f9fe 	bl	8002aa8 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f7fe ff69 	bl	8003584 <HAL_I2C_SlaveTxCpltCallback>
}
 80046b2:	e004      	b.n	80046be <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80046bc:	615a      	str	r2, [r3, #20]
}
 80046be:	bf00      	nop
 80046c0:	3710      	adds	r7, #16
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	ffff0000 	.word	0xffff0000

080046cc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046da:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046e2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80046e4:	7bbb      	ldrb	r3, [r7, #14]
 80046e6:	2b10      	cmp	r3, #16
 80046e8:	d002      	beq.n	80046f0 <I2C_ITError+0x24>
 80046ea:	7bbb      	ldrb	r3, [r7, #14]
 80046ec:	2b40      	cmp	r3, #64	@ 0x40
 80046ee:	d10a      	bne.n	8004706 <I2C_ITError+0x3a>
 80046f0:	7bfb      	ldrb	r3, [r7, #15]
 80046f2:	2b22      	cmp	r3, #34	@ 0x22
 80046f4:	d107      	bne.n	8004706 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004704:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004706:	7bfb      	ldrb	r3, [r7, #15]
 8004708:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800470c:	2b28      	cmp	r3, #40	@ 0x28
 800470e:	d107      	bne.n	8004720 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2228      	movs	r2, #40	@ 0x28
 800471a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800471e:	e015      	b.n	800474c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800472a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800472e:	d00a      	beq.n	8004746 <I2C_ITError+0x7a>
 8004730:	7bfb      	ldrb	r3, [r7, #15]
 8004732:	2b60      	cmp	r3, #96	@ 0x60
 8004734:	d007      	beq.n	8004746 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2220      	movs	r2, #32
 800473a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004756:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800475a:	d162      	bne.n	8004822 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	685a      	ldr	r2, [r3, #4]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800476a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004770:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004774:	b2db      	uxtb	r3, r3
 8004776:	2b01      	cmp	r3, #1
 8004778:	d020      	beq.n	80047bc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800477e:	4a6a      	ldr	r2, [pc, #424]	@ (8004928 <I2C_ITError+0x25c>)
 8004780:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004786:	4618      	mov	r0, r3
 8004788:	f7fd fe7d 	bl	8002486 <HAL_DMA_Abort_IT>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	f000 8089 	beq.w	80048a6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f022 0201 	bic.w	r2, r2, #1
 80047a2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2220      	movs	r2, #32
 80047a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80047b6:	4610      	mov	r0, r2
 80047b8:	4798      	blx	r3
 80047ba:	e074      	b.n	80048a6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c0:	4a59      	ldr	r2, [pc, #356]	@ (8004928 <I2C_ITError+0x25c>)
 80047c2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c8:	4618      	mov	r0, r3
 80047ca:	f7fd fe5c 	bl	8002486 <HAL_DMA_Abort_IT>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d068      	beq.n	80048a6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047de:	2b40      	cmp	r3, #64	@ 0x40
 80047e0:	d10b      	bne.n	80047fa <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	691a      	ldr	r2, [r3, #16]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ec:	b2d2      	uxtb	r2, r2
 80047ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f4:	1c5a      	adds	r2, r3, #1
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f022 0201 	bic.w	r2, r2, #1
 8004808:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2220      	movs	r2, #32
 800480e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004816:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800481c:	4610      	mov	r0, r2
 800481e:	4798      	blx	r3
 8004820:	e041      	b.n	80048a6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b60      	cmp	r3, #96	@ 0x60
 800482c:	d125      	bne.n	800487a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2220      	movs	r2, #32
 8004832:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004846:	2b40      	cmp	r3, #64	@ 0x40
 8004848:	d10b      	bne.n	8004862 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	691a      	ldr	r2, [r3, #16]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004854:	b2d2      	uxtb	r2, r2
 8004856:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800485c:	1c5a      	adds	r2, r3, #1
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f022 0201 	bic.w	r2, r2, #1
 8004870:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7fe fed0 	bl	8003618 <HAL_I2C_AbortCpltCallback>
 8004878:	e015      	b.n	80048a6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	695b      	ldr	r3, [r3, #20]
 8004880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004884:	2b40      	cmp	r3, #64	@ 0x40
 8004886:	d10b      	bne.n	80048a0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	691a      	ldr	r2, [r3, #16]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004892:	b2d2      	uxtb	r2, r2
 8004894:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800489a:	1c5a      	adds	r2, r3, #1
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f7fe feaf 	bl	8003604 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048aa:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	f003 0301 	and.w	r3, r3, #1
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10e      	bne.n	80048d4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d109      	bne.n	80048d4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d104      	bne.n	80048d4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d007      	beq.n	80048e4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	685a      	ldr	r2, [r3, #4]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80048e2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ea:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f0:	f003 0304 	and.w	r3, r3, #4
 80048f4:	2b04      	cmp	r3, #4
 80048f6:	d113      	bne.n	8004920 <I2C_ITError+0x254>
 80048f8:	7bfb      	ldrb	r3, [r7, #15]
 80048fa:	2b28      	cmp	r3, #40	@ 0x28
 80048fc:	d110      	bne.n	8004920 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a0a      	ldr	r2, [pc, #40]	@ (800492c <I2C_ITError+0x260>)
 8004902:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2220      	movs	r2, #32
 800490e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f7fe fe54 	bl	80035c8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004920:	bf00      	nop
 8004922:	3710      	adds	r7, #16
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}
 8004928:	08004c2d 	.word	0x08004c2d
 800492c:	ffff0000 	.word	0xffff0000

08004930 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b088      	sub	sp, #32
 8004934:	af02      	add	r7, sp, #8
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	4608      	mov	r0, r1
 800493a:	4611      	mov	r1, r2
 800493c:	461a      	mov	r2, r3
 800493e:	4603      	mov	r3, r0
 8004940:	817b      	strh	r3, [r7, #10]
 8004942:	460b      	mov	r3, r1
 8004944:	813b      	strh	r3, [r7, #8]
 8004946:	4613      	mov	r3, r2
 8004948:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004958:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800495a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495c:	9300      	str	r3, [sp, #0]
 800495e:	6a3b      	ldr	r3, [r7, #32]
 8004960:	2200      	movs	r2, #0
 8004962:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004966:	68f8      	ldr	r0, [r7, #12]
 8004968:	f000 fa08 	bl	8004d7c <I2C_WaitOnFlagUntilTimeout>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d00d      	beq.n	800498e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800497c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004980:	d103      	bne.n	800498a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004988:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e05f      	b.n	8004a4e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800498e:	897b      	ldrh	r3, [r7, #10]
 8004990:	b2db      	uxtb	r3, r3
 8004992:	461a      	mov	r2, r3
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800499c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800499e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a0:	6a3a      	ldr	r2, [r7, #32]
 80049a2:	492d      	ldr	r1, [pc, #180]	@ (8004a58 <I2C_RequestMemoryWrite+0x128>)
 80049a4:	68f8      	ldr	r0, [r7, #12]
 80049a6:	f000 fa63 	bl	8004e70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d001      	beq.n	80049b4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e04c      	b.n	8004a4e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049b4:	2300      	movs	r3, #0
 80049b6:	617b      	str	r3, [r7, #20]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	695b      	ldr	r3, [r3, #20]
 80049be:	617b      	str	r3, [r7, #20]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	617b      	str	r3, [r7, #20]
 80049c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049cc:	6a39      	ldr	r1, [r7, #32]
 80049ce:	68f8      	ldr	r0, [r7, #12]
 80049d0:	f000 faee 	bl	8004fb0 <I2C_WaitOnTXEFlagUntilTimeout>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00d      	beq.n	80049f6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049de:	2b04      	cmp	r3, #4
 80049e0:	d107      	bne.n	80049f2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e02b      	b.n	8004a4e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049f6:	88fb      	ldrh	r3, [r7, #6]
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d105      	bne.n	8004a08 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049fc:	893b      	ldrh	r3, [r7, #8]
 80049fe:	b2da      	uxtb	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	611a      	str	r2, [r3, #16]
 8004a06:	e021      	b.n	8004a4c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004a08:	893b      	ldrh	r3, [r7, #8]
 8004a0a:	0a1b      	lsrs	r3, r3, #8
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	b2da      	uxtb	r2, r3
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a18:	6a39      	ldr	r1, [r7, #32]
 8004a1a:	68f8      	ldr	r0, [r7, #12]
 8004a1c:	f000 fac8 	bl	8004fb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00d      	beq.n	8004a42 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	d107      	bne.n	8004a3e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a3c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e005      	b.n	8004a4e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a42:	893b      	ldrh	r3, [r7, #8]
 8004a44:	b2da      	uxtb	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3718      	adds	r7, #24
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	00010002 	.word	0x00010002

08004a5c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b088      	sub	sp, #32
 8004a60:	af02      	add	r7, sp, #8
 8004a62:	60f8      	str	r0, [r7, #12]
 8004a64:	4608      	mov	r0, r1
 8004a66:	4611      	mov	r1, r2
 8004a68:	461a      	mov	r2, r3
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	817b      	strh	r3, [r7, #10]
 8004a6e:	460b      	mov	r3, r1
 8004a70:	813b      	strh	r3, [r7, #8]
 8004a72:	4613      	mov	r3, r2
 8004a74:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a84:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a94:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a98:	9300      	str	r3, [sp, #0]
 8004a9a:	6a3b      	ldr	r3, [r7, #32]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004aa2:	68f8      	ldr	r0, [r7, #12]
 8004aa4:	f000 f96a 	bl	8004d7c <I2C_WaitOnFlagUntilTimeout>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d00d      	beq.n	8004aca <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ab8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004abc:	d103      	bne.n	8004ac6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ac4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e0aa      	b.n	8004c20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004aca:	897b      	ldrh	r3, [r7, #10]
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	461a      	mov	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004ad8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004adc:	6a3a      	ldr	r2, [r7, #32]
 8004ade:	4952      	ldr	r1, [pc, #328]	@ (8004c28 <I2C_RequestMemoryRead+0x1cc>)
 8004ae0:	68f8      	ldr	r0, [r7, #12]
 8004ae2:	f000 f9c5 	bl	8004e70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d001      	beq.n	8004af0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e097      	b.n	8004c20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004af0:	2300      	movs	r3, #0
 8004af2:	617b      	str	r3, [r7, #20]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	617b      	str	r3, [r7, #20]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	699b      	ldr	r3, [r3, #24]
 8004b02:	617b      	str	r3, [r7, #20]
 8004b04:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b08:	6a39      	ldr	r1, [r7, #32]
 8004b0a:	68f8      	ldr	r0, [r7, #12]
 8004b0c:	f000 fa50 	bl	8004fb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00d      	beq.n	8004b32 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	d107      	bne.n	8004b2e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b2c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e076      	b.n	8004c20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b32:	88fb      	ldrh	r3, [r7, #6]
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d105      	bne.n	8004b44 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b38:	893b      	ldrh	r3, [r7, #8]
 8004b3a:	b2da      	uxtb	r2, r3
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	611a      	str	r2, [r3, #16]
 8004b42:	e021      	b.n	8004b88 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b44:	893b      	ldrh	r3, [r7, #8]
 8004b46:	0a1b      	lsrs	r3, r3, #8
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	b2da      	uxtb	r2, r3
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b54:	6a39      	ldr	r1, [r7, #32]
 8004b56:	68f8      	ldr	r0, [r7, #12]
 8004b58:	f000 fa2a 	bl	8004fb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d00d      	beq.n	8004b7e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b66:	2b04      	cmp	r3, #4
 8004b68:	d107      	bne.n	8004b7a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b78:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e050      	b.n	8004c20 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b7e:	893b      	ldrh	r3, [r7, #8]
 8004b80:	b2da      	uxtb	r2, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b8a:	6a39      	ldr	r1, [r7, #32]
 8004b8c:	68f8      	ldr	r0, [r7, #12]
 8004b8e:	f000 fa0f 	bl	8004fb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d00d      	beq.n	8004bb4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9c:	2b04      	cmp	r3, #4
 8004b9e:	d107      	bne.n	8004bb0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bae:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e035      	b.n	8004c20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004bc2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc6:	9300      	str	r3, [sp, #0]
 8004bc8:	6a3b      	ldr	r3, [r7, #32]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004bd0:	68f8      	ldr	r0, [r7, #12]
 8004bd2:	f000 f8d3 	bl	8004d7c <I2C_WaitOnFlagUntilTimeout>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d00d      	beq.n	8004bf8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004be6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bea:	d103      	bne.n	8004bf4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004bf2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	e013      	b.n	8004c20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004bf8:	897b      	ldrh	r3, [r7, #10]
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	f043 0301 	orr.w	r3, r3, #1
 8004c00:	b2da      	uxtb	r2, r3
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c0a:	6a3a      	ldr	r2, [r7, #32]
 8004c0c:	4906      	ldr	r1, [pc, #24]	@ (8004c28 <I2C_RequestMemoryRead+0x1cc>)
 8004c0e:	68f8      	ldr	r0, [r7, #12]
 8004c10:	f000 f92e 	bl	8004e70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c14:	4603      	mov	r3, r0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d001      	beq.n	8004c1e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e000      	b.n	8004c20 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004c1e:	2300      	movs	r3, #0
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3718      	adds	r7, #24
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	00010002 	.word	0x00010002

08004c2c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b086      	sub	sp, #24
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c34:	2300      	movs	r3, #0
 8004c36:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c3c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c44:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004c46:	4b4b      	ldr	r3, [pc, #300]	@ (8004d74 <I2C_DMAAbort+0x148>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	08db      	lsrs	r3, r3, #3
 8004c4c:	4a4a      	ldr	r2, [pc, #296]	@ (8004d78 <I2C_DMAAbort+0x14c>)
 8004c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c52:	0a1a      	lsrs	r2, r3, #8
 8004c54:	4613      	mov	r3, r2
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	4413      	add	r3, r2
 8004c5a:	00da      	lsls	r2, r3, #3
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d106      	bne.n	8004c74 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6a:	f043 0220 	orr.w	r2, r3, #32
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004c72:	e00a      	b.n	8004c8a <I2C_DMAAbort+0x5e>
    }
    count--;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	3b01      	subs	r3, #1
 8004c78:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c88:	d0ea      	beq.n	8004c60 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d003      	beq.n	8004c9a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c96:	2200      	movs	r2, #0
 8004c98:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d003      	beq.n	8004caa <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cb8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d003      	beq.n	8004cd0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ccc:	2200      	movs	r2, #0
 8004cce:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d003      	beq.n	8004ce0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cdc:	2200      	movs	r2, #0
 8004cde:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f022 0201 	bic.w	r2, r2, #1
 8004cee:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	2b60      	cmp	r3, #96	@ 0x60
 8004cfa:	d10e      	bne.n	8004d1a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	2220      	movs	r2, #32
 8004d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d12:	6978      	ldr	r0, [r7, #20]
 8004d14:	f7fe fc80 	bl	8003618 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004d18:	e027      	b.n	8004d6a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d1a:	7cfb      	ldrb	r3, [r7, #19]
 8004d1c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004d20:	2b28      	cmp	r3, #40	@ 0x28
 8004d22:	d117      	bne.n	8004d54 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f042 0201 	orr.w	r2, r2, #1
 8004d32:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d42:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	2200      	movs	r2, #0
 8004d48:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	2228      	movs	r2, #40	@ 0x28
 8004d4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004d52:	e007      	b.n	8004d64 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	2220      	movs	r2, #32
 8004d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004d64:	6978      	ldr	r0, [r7, #20]
 8004d66:	f7fe fc4d 	bl	8003604 <HAL_I2C_ErrorCallback>
}
 8004d6a:	bf00      	nop
 8004d6c:	3718      	adds	r7, #24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	20000018 	.word	0x20000018
 8004d78:	14f8b589 	.word	0x14f8b589

08004d7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	603b      	str	r3, [r7, #0]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d8c:	e048      	b.n	8004e20 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d94:	d044      	beq.n	8004e20 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d96:	f7fd fa35 	bl	8002204 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	683a      	ldr	r2, [r7, #0]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d302      	bcc.n	8004dac <I2C_WaitOnFlagUntilTimeout+0x30>
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d139      	bne.n	8004e20 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	0c1b      	lsrs	r3, r3, #16
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d10d      	bne.n	8004dd2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	695b      	ldr	r3, [r3, #20]
 8004dbc:	43da      	mvns	r2, r3
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	bf0c      	ite	eq
 8004dc8:	2301      	moveq	r3, #1
 8004dca:	2300      	movne	r3, #0
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	461a      	mov	r2, r3
 8004dd0:	e00c      	b.n	8004dec <I2C_WaitOnFlagUntilTimeout+0x70>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	43da      	mvns	r2, r3
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	4013      	ands	r3, r2
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	bf0c      	ite	eq
 8004de4:	2301      	moveq	r3, #1
 8004de6:	2300      	movne	r3, #0
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	461a      	mov	r2, r3
 8004dec:	79fb      	ldrb	r3, [r7, #7]
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d116      	bne.n	8004e20 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2220      	movs	r2, #32
 8004dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2200      	movs	r2, #0
 8004e04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e0c:	f043 0220 	orr.w	r2, r3, #32
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e023      	b.n	8004e68 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	0c1b      	lsrs	r3, r3, #16
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d10d      	bne.n	8004e46 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	695b      	ldr	r3, [r3, #20]
 8004e30:	43da      	mvns	r2, r3
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	4013      	ands	r3, r2
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	bf0c      	ite	eq
 8004e3c:	2301      	moveq	r3, #1
 8004e3e:	2300      	movne	r3, #0
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	461a      	mov	r2, r3
 8004e44:	e00c      	b.n	8004e60 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	699b      	ldr	r3, [r3, #24]
 8004e4c:	43da      	mvns	r2, r3
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	4013      	ands	r3, r2
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	bf0c      	ite	eq
 8004e58:	2301      	moveq	r3, #1
 8004e5a:	2300      	movne	r3, #0
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	461a      	mov	r2, r3
 8004e60:	79fb      	ldrb	r3, [r7, #7]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d093      	beq.n	8004d8e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e66:	2300      	movs	r3, #0
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3710      	adds	r7, #16
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	60b9      	str	r1, [r7, #8]
 8004e7a:	607a      	str	r2, [r7, #4]
 8004e7c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e7e:	e071      	b.n	8004f64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e8e:	d123      	bne.n	8004ed8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e9e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004ea8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2220      	movs	r2, #32
 8004eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ec4:	f043 0204 	orr.w	r2, r3, #4
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e067      	b.n	8004fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ede:	d041      	beq.n	8004f64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ee0:	f7fd f990 	bl	8002204 <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d302      	bcc.n	8004ef6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d136      	bne.n	8004f64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	0c1b      	lsrs	r3, r3, #16
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d10c      	bne.n	8004f1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	695b      	ldr	r3, [r3, #20]
 8004f06:	43da      	mvns	r2, r3
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	bf14      	ite	ne
 8004f12:	2301      	movne	r3, #1
 8004f14:	2300      	moveq	r3, #0
 8004f16:	b2db      	uxtb	r3, r3
 8004f18:	e00b      	b.n	8004f32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	699b      	ldr	r3, [r3, #24]
 8004f20:	43da      	mvns	r2, r3
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	4013      	ands	r3, r2
 8004f26:	b29b      	uxth	r3, r3
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	bf14      	ite	ne
 8004f2c:	2301      	movne	r3, #1
 8004f2e:	2300      	moveq	r3, #0
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d016      	beq.n	8004f64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2220      	movs	r2, #32
 8004f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f50:	f043 0220 	orr.w	r2, r3, #32
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e021      	b.n	8004fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	0c1b      	lsrs	r3, r3, #16
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d10c      	bne.n	8004f88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	695b      	ldr	r3, [r3, #20]
 8004f74:	43da      	mvns	r2, r3
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	4013      	ands	r3, r2
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	bf14      	ite	ne
 8004f80:	2301      	movne	r3, #1
 8004f82:	2300      	moveq	r3, #0
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	e00b      	b.n	8004fa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	43da      	mvns	r2, r3
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	4013      	ands	r3, r2
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	bf14      	ite	ne
 8004f9a:	2301      	movne	r3, #1
 8004f9c:	2300      	moveq	r3, #0
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	f47f af6d 	bne.w	8004e80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004fa6:	2300      	movs	r3, #0
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3710      	adds	r7, #16
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004fbc:	e034      	b.n	8005028 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004fbe:	68f8      	ldr	r0, [r7, #12]
 8004fc0:	f000 f915 	bl	80051ee <I2C_IsAcknowledgeFailed>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d001      	beq.n	8004fce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e034      	b.n	8005038 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fd4:	d028      	beq.n	8005028 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fd6:	f7fd f915 	bl	8002204 <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	68ba      	ldr	r2, [r7, #8]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d302      	bcc.n	8004fec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d11d      	bne.n	8005028 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	695b      	ldr	r3, [r3, #20]
 8004ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ff6:	2b80      	cmp	r3, #128	@ 0x80
 8004ff8:	d016      	beq.n	8005028 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2220      	movs	r2, #32
 8005004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2200      	movs	r2, #0
 800500c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005014:	f043 0220 	orr.w	r2, r3, #32
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	e007      	b.n	8005038 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005032:	2b80      	cmp	r3, #128	@ 0x80
 8005034:	d1c3      	bne.n	8004fbe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005036:	2300      	movs	r3, #0
}
 8005038:	4618      	mov	r0, r3
 800503a:	3710      	adds	r7, #16
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}

08005040 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800504c:	e034      	b.n	80050b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800504e:	68f8      	ldr	r0, [r7, #12]
 8005050:	f000 f8cd 	bl	80051ee <I2C_IsAcknowledgeFailed>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d001      	beq.n	800505e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e034      	b.n	80050c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005064:	d028      	beq.n	80050b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005066:	f7fd f8cd 	bl	8002204 <HAL_GetTick>
 800506a:	4602      	mov	r2, r0
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	429a      	cmp	r2, r3
 8005074:	d302      	bcc.n	800507c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d11d      	bne.n	80050b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	f003 0304 	and.w	r3, r3, #4
 8005086:	2b04      	cmp	r3, #4
 8005088:	d016      	beq.n	80050b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2200      	movs	r2, #0
 800508e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2220      	movs	r2, #32
 8005094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a4:	f043 0220 	orr.w	r2, r3, #32
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2200      	movs	r2, #0
 80050b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e007      	b.n	80050c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	f003 0304 	and.w	r3, r3, #4
 80050c2:	2b04      	cmp	r3, #4
 80050c4:	d1c3      	bne.n	800504e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b085      	sub	sp, #20
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80050d8:	2300      	movs	r3, #0
 80050da:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80050dc:	4b13      	ldr	r3, [pc, #76]	@ (800512c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	08db      	lsrs	r3, r3, #3
 80050e2:	4a13      	ldr	r2, [pc, #76]	@ (8005130 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80050e4:	fba2 2303 	umull	r2, r3, r2, r3
 80050e8:	0a1a      	lsrs	r2, r3, #8
 80050ea:	4613      	mov	r3, r2
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	4413      	add	r3, r2
 80050f0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	3b01      	subs	r3, #1
 80050f6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d107      	bne.n	800510e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005102:	f043 0220 	orr.w	r2, r3, #32
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e008      	b.n	8005120 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005118:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800511c:	d0e9      	beq.n	80050f2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	3714      	adds	r7, #20
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr
 800512c:	20000018 	.word	0x20000018
 8005130:	14f8b589 	.word	0x14f8b589

08005134 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005140:	e049      	b.n	80051d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	695b      	ldr	r3, [r3, #20]
 8005148:	f003 0310 	and.w	r3, r3, #16
 800514c:	2b10      	cmp	r3, #16
 800514e:	d119      	bne.n	8005184 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f06f 0210 	mvn.w	r2, #16
 8005158:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2220      	movs	r2, #32
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2200      	movs	r2, #0
 800517c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e030      	b.n	80051e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005184:	f7fd f83e 	bl	8002204 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	68ba      	ldr	r2, [r7, #8]
 8005190:	429a      	cmp	r2, r3
 8005192:	d302      	bcc.n	800519a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d11d      	bne.n	80051d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a4:	2b40      	cmp	r3, #64	@ 0x40
 80051a6:	d016      	beq.n	80051d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2200      	movs	r2, #0
 80051ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2220      	movs	r2, #32
 80051b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c2:	f043 0220 	orr.w	r2, r3, #32
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e007      	b.n	80051e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	695b      	ldr	r3, [r3, #20]
 80051dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051e0:	2b40      	cmp	r3, #64	@ 0x40
 80051e2:	d1ae      	bne.n	8005142 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80051ee:	b480      	push	{r7}
 80051f0:	b083      	sub	sp, #12
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	695b      	ldr	r3, [r3, #20]
 80051fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005200:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005204:	d11b      	bne.n	800523e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800520e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2200      	movs	r2, #0
 8005214:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2220      	movs	r2, #32
 800521a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522a:	f043 0204 	orr.w	r2, r3, #4
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e000      	b.n	8005240 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800523e:	2300      	movs	r3, #0
}
 8005240:	4618      	mov	r0, r3
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005258:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800525c:	d103      	bne.n	8005266 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2201      	movs	r2, #1
 8005262:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005264:	e007      	b.n	8005276 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800526e:	d102      	bne.n	8005276 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2208      	movs	r2, #8
 8005274:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005276:	bf00      	nop
 8005278:	370c      	adds	r7, #12
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr
	...

08005284 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b086      	sub	sp, #24
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d101      	bne.n	8005296 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e267      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0301 	and.w	r3, r3, #1
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d075      	beq.n	800538e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80052a2:	4b88      	ldr	r3, [pc, #544]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	f003 030c 	and.w	r3, r3, #12
 80052aa:	2b04      	cmp	r3, #4
 80052ac:	d00c      	beq.n	80052c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052ae:	4b85      	ldr	r3, [pc, #532]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80052b6:	2b08      	cmp	r3, #8
 80052b8:	d112      	bne.n	80052e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052ba:	4b82      	ldr	r3, [pc, #520]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80052c6:	d10b      	bne.n	80052e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052c8:	4b7e      	ldr	r3, [pc, #504]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d05b      	beq.n	800538c <HAL_RCC_OscConfig+0x108>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d157      	bne.n	800538c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e242      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052e8:	d106      	bne.n	80052f8 <HAL_RCC_OscConfig+0x74>
 80052ea:	4b76      	ldr	r3, [pc, #472]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a75      	ldr	r2, [pc, #468]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 80052f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052f4:	6013      	str	r3, [r2, #0]
 80052f6:	e01d      	b.n	8005334 <HAL_RCC_OscConfig+0xb0>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005300:	d10c      	bne.n	800531c <HAL_RCC_OscConfig+0x98>
 8005302:	4b70      	ldr	r3, [pc, #448]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a6f      	ldr	r2, [pc, #444]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 8005308:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800530c:	6013      	str	r3, [r2, #0]
 800530e:	4b6d      	ldr	r3, [pc, #436]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a6c      	ldr	r2, [pc, #432]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 8005314:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005318:	6013      	str	r3, [r2, #0]
 800531a:	e00b      	b.n	8005334 <HAL_RCC_OscConfig+0xb0>
 800531c:	4b69      	ldr	r3, [pc, #420]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a68      	ldr	r2, [pc, #416]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 8005322:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005326:	6013      	str	r3, [r2, #0]
 8005328:	4b66      	ldr	r3, [pc, #408]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a65      	ldr	r2, [pc, #404]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 800532e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005332:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d013      	beq.n	8005364 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800533c:	f7fc ff62 	bl	8002204 <HAL_GetTick>
 8005340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005342:	e008      	b.n	8005356 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005344:	f7fc ff5e 	bl	8002204 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	2b64      	cmp	r3, #100	@ 0x64
 8005350:	d901      	bls.n	8005356 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e207      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005356:	4b5b      	ldr	r3, [pc, #364]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800535e:	2b00      	cmp	r3, #0
 8005360:	d0f0      	beq.n	8005344 <HAL_RCC_OscConfig+0xc0>
 8005362:	e014      	b.n	800538e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005364:	f7fc ff4e 	bl	8002204 <HAL_GetTick>
 8005368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800536a:	e008      	b.n	800537e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800536c:	f7fc ff4a 	bl	8002204 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	2b64      	cmp	r3, #100	@ 0x64
 8005378:	d901      	bls.n	800537e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	e1f3      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800537e:	4b51      	ldr	r3, [pc, #324]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d1f0      	bne.n	800536c <HAL_RCC_OscConfig+0xe8>
 800538a:	e000      	b.n	800538e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800538c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 0302 	and.w	r3, r3, #2
 8005396:	2b00      	cmp	r3, #0
 8005398:	d063      	beq.n	8005462 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800539a:	4b4a      	ldr	r3, [pc, #296]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f003 030c 	and.w	r3, r3, #12
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00b      	beq.n	80053be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053a6:	4b47      	ldr	r3, [pc, #284]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80053ae:	2b08      	cmp	r3, #8
 80053b0:	d11c      	bne.n	80053ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053b2:	4b44      	ldr	r3, [pc, #272]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d116      	bne.n	80053ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053be:	4b41      	ldr	r3, [pc, #260]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d005      	beq.n	80053d6 <HAL_RCC_OscConfig+0x152>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d001      	beq.n	80053d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e1c7      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053d6:	4b3b      	ldr	r3, [pc, #236]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	691b      	ldr	r3, [r3, #16]
 80053e2:	00db      	lsls	r3, r3, #3
 80053e4:	4937      	ldr	r1, [pc, #220]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 80053e6:	4313      	orrs	r3, r2
 80053e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053ea:	e03a      	b.n	8005462 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d020      	beq.n	8005436 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053f4:	4b34      	ldr	r3, [pc, #208]	@ (80054c8 <HAL_RCC_OscConfig+0x244>)
 80053f6:	2201      	movs	r2, #1
 80053f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053fa:	f7fc ff03 	bl	8002204 <HAL_GetTick>
 80053fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005400:	e008      	b.n	8005414 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005402:	f7fc feff 	bl	8002204 <HAL_GetTick>
 8005406:	4602      	mov	r2, r0
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	2b02      	cmp	r3, #2
 800540e:	d901      	bls.n	8005414 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005410:	2303      	movs	r3, #3
 8005412:	e1a8      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005414:	4b2b      	ldr	r3, [pc, #172]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	2b00      	cmp	r3, #0
 800541e:	d0f0      	beq.n	8005402 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005420:	4b28      	ldr	r3, [pc, #160]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	00db      	lsls	r3, r3, #3
 800542e:	4925      	ldr	r1, [pc, #148]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 8005430:	4313      	orrs	r3, r2
 8005432:	600b      	str	r3, [r1, #0]
 8005434:	e015      	b.n	8005462 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005436:	4b24      	ldr	r3, [pc, #144]	@ (80054c8 <HAL_RCC_OscConfig+0x244>)
 8005438:	2200      	movs	r2, #0
 800543a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800543c:	f7fc fee2 	bl	8002204 <HAL_GetTick>
 8005440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005442:	e008      	b.n	8005456 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005444:	f7fc fede 	bl	8002204 <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	2b02      	cmp	r3, #2
 8005450:	d901      	bls.n	8005456 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e187      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005456:	4b1b      	ldr	r3, [pc, #108]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f003 0302 	and.w	r3, r3, #2
 800545e:	2b00      	cmp	r3, #0
 8005460:	d1f0      	bne.n	8005444 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0308 	and.w	r3, r3, #8
 800546a:	2b00      	cmp	r3, #0
 800546c:	d036      	beq.n	80054dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d016      	beq.n	80054a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005476:	4b15      	ldr	r3, [pc, #84]	@ (80054cc <HAL_RCC_OscConfig+0x248>)
 8005478:	2201      	movs	r2, #1
 800547a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800547c:	f7fc fec2 	bl	8002204 <HAL_GetTick>
 8005480:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005482:	e008      	b.n	8005496 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005484:	f7fc febe 	bl	8002204 <HAL_GetTick>
 8005488:	4602      	mov	r2, r0
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	2b02      	cmp	r3, #2
 8005490:	d901      	bls.n	8005496 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	e167      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005496:	4b0b      	ldr	r3, [pc, #44]	@ (80054c4 <HAL_RCC_OscConfig+0x240>)
 8005498:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800549a:	f003 0302 	and.w	r3, r3, #2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d0f0      	beq.n	8005484 <HAL_RCC_OscConfig+0x200>
 80054a2:	e01b      	b.n	80054dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054a4:	4b09      	ldr	r3, [pc, #36]	@ (80054cc <HAL_RCC_OscConfig+0x248>)
 80054a6:	2200      	movs	r2, #0
 80054a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054aa:	f7fc feab 	bl	8002204 <HAL_GetTick>
 80054ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054b0:	e00e      	b.n	80054d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054b2:	f7fc fea7 	bl	8002204 <HAL_GetTick>
 80054b6:	4602      	mov	r2, r0
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	1ad3      	subs	r3, r2, r3
 80054bc:	2b02      	cmp	r3, #2
 80054be:	d907      	bls.n	80054d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e150      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
 80054c4:	40023800 	.word	0x40023800
 80054c8:	42470000 	.word	0x42470000
 80054cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054d0:	4b88      	ldr	r3, [pc, #544]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 80054d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054d4:	f003 0302 	and.w	r3, r3, #2
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1ea      	bne.n	80054b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 0304 	and.w	r3, r3, #4
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	f000 8097 	beq.w	8005618 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054ea:	2300      	movs	r3, #0
 80054ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054ee:	4b81      	ldr	r3, [pc, #516]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 80054f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10f      	bne.n	800551a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054fa:	2300      	movs	r3, #0
 80054fc:	60bb      	str	r3, [r7, #8]
 80054fe:	4b7d      	ldr	r3, [pc, #500]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 8005500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005502:	4a7c      	ldr	r2, [pc, #496]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 8005504:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005508:	6413      	str	r3, [r2, #64]	@ 0x40
 800550a:	4b7a      	ldr	r3, [pc, #488]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 800550c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800550e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005512:	60bb      	str	r3, [r7, #8]
 8005514:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005516:	2301      	movs	r3, #1
 8005518:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800551a:	4b77      	ldr	r3, [pc, #476]	@ (80056f8 <HAL_RCC_OscConfig+0x474>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005522:	2b00      	cmp	r3, #0
 8005524:	d118      	bne.n	8005558 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005526:	4b74      	ldr	r3, [pc, #464]	@ (80056f8 <HAL_RCC_OscConfig+0x474>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a73      	ldr	r2, [pc, #460]	@ (80056f8 <HAL_RCC_OscConfig+0x474>)
 800552c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005530:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005532:	f7fc fe67 	bl	8002204 <HAL_GetTick>
 8005536:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005538:	e008      	b.n	800554c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800553a:	f7fc fe63 	bl	8002204 <HAL_GetTick>
 800553e:	4602      	mov	r2, r0
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	2b02      	cmp	r3, #2
 8005546:	d901      	bls.n	800554c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005548:	2303      	movs	r3, #3
 800554a:	e10c      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800554c:	4b6a      	ldr	r3, [pc, #424]	@ (80056f8 <HAL_RCC_OscConfig+0x474>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005554:	2b00      	cmp	r3, #0
 8005556:	d0f0      	beq.n	800553a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	2b01      	cmp	r3, #1
 800555e:	d106      	bne.n	800556e <HAL_RCC_OscConfig+0x2ea>
 8005560:	4b64      	ldr	r3, [pc, #400]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 8005562:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005564:	4a63      	ldr	r2, [pc, #396]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 8005566:	f043 0301 	orr.w	r3, r3, #1
 800556a:	6713      	str	r3, [r2, #112]	@ 0x70
 800556c:	e01c      	b.n	80055a8 <HAL_RCC_OscConfig+0x324>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	2b05      	cmp	r3, #5
 8005574:	d10c      	bne.n	8005590 <HAL_RCC_OscConfig+0x30c>
 8005576:	4b5f      	ldr	r3, [pc, #380]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 8005578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800557a:	4a5e      	ldr	r2, [pc, #376]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 800557c:	f043 0304 	orr.w	r3, r3, #4
 8005580:	6713      	str	r3, [r2, #112]	@ 0x70
 8005582:	4b5c      	ldr	r3, [pc, #368]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 8005584:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005586:	4a5b      	ldr	r2, [pc, #364]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 8005588:	f043 0301 	orr.w	r3, r3, #1
 800558c:	6713      	str	r3, [r2, #112]	@ 0x70
 800558e:	e00b      	b.n	80055a8 <HAL_RCC_OscConfig+0x324>
 8005590:	4b58      	ldr	r3, [pc, #352]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 8005592:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005594:	4a57      	ldr	r2, [pc, #348]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 8005596:	f023 0301 	bic.w	r3, r3, #1
 800559a:	6713      	str	r3, [r2, #112]	@ 0x70
 800559c:	4b55      	ldr	r3, [pc, #340]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 800559e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055a0:	4a54      	ldr	r2, [pc, #336]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 80055a2:	f023 0304 	bic.w	r3, r3, #4
 80055a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d015      	beq.n	80055dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055b0:	f7fc fe28 	bl	8002204 <HAL_GetTick>
 80055b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055b6:	e00a      	b.n	80055ce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055b8:	f7fc fe24 	bl	8002204 <HAL_GetTick>
 80055bc:	4602      	mov	r2, r0
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	1ad3      	subs	r3, r2, r3
 80055c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d901      	bls.n	80055ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e0cb      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ce:	4b49      	ldr	r3, [pc, #292]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 80055d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055d2:	f003 0302 	and.w	r3, r3, #2
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d0ee      	beq.n	80055b8 <HAL_RCC_OscConfig+0x334>
 80055da:	e014      	b.n	8005606 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055dc:	f7fc fe12 	bl	8002204 <HAL_GetTick>
 80055e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055e2:	e00a      	b.n	80055fa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055e4:	f7fc fe0e 	bl	8002204 <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d901      	bls.n	80055fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80055f6:	2303      	movs	r3, #3
 80055f8:	e0b5      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055fa:	4b3e      	ldr	r3, [pc, #248]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 80055fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055fe:	f003 0302 	and.w	r3, r3, #2
 8005602:	2b00      	cmp	r3, #0
 8005604:	d1ee      	bne.n	80055e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005606:	7dfb      	ldrb	r3, [r7, #23]
 8005608:	2b01      	cmp	r3, #1
 800560a:	d105      	bne.n	8005618 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800560c:	4b39      	ldr	r3, [pc, #228]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 800560e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005610:	4a38      	ldr	r2, [pc, #224]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 8005612:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005616:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	699b      	ldr	r3, [r3, #24]
 800561c:	2b00      	cmp	r3, #0
 800561e:	f000 80a1 	beq.w	8005764 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005622:	4b34      	ldr	r3, [pc, #208]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f003 030c 	and.w	r3, r3, #12
 800562a:	2b08      	cmp	r3, #8
 800562c:	d05c      	beq.n	80056e8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	699b      	ldr	r3, [r3, #24]
 8005632:	2b02      	cmp	r3, #2
 8005634:	d141      	bne.n	80056ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005636:	4b31      	ldr	r3, [pc, #196]	@ (80056fc <HAL_RCC_OscConfig+0x478>)
 8005638:	2200      	movs	r2, #0
 800563a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800563c:	f7fc fde2 	bl	8002204 <HAL_GetTick>
 8005640:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005642:	e008      	b.n	8005656 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005644:	f7fc fdde 	bl	8002204 <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	2b02      	cmp	r3, #2
 8005650:	d901      	bls.n	8005656 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e087      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005656:	4b27      	ldr	r3, [pc, #156]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d1f0      	bne.n	8005644 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	69da      	ldr	r2, [r3, #28]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a1b      	ldr	r3, [r3, #32]
 800566a:	431a      	orrs	r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005670:	019b      	lsls	r3, r3, #6
 8005672:	431a      	orrs	r2, r3
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005678:	085b      	lsrs	r3, r3, #1
 800567a:	3b01      	subs	r3, #1
 800567c:	041b      	lsls	r3, r3, #16
 800567e:	431a      	orrs	r2, r3
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005684:	061b      	lsls	r3, r3, #24
 8005686:	491b      	ldr	r1, [pc, #108]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 8005688:	4313      	orrs	r3, r2
 800568a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800568c:	4b1b      	ldr	r3, [pc, #108]	@ (80056fc <HAL_RCC_OscConfig+0x478>)
 800568e:	2201      	movs	r2, #1
 8005690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005692:	f7fc fdb7 	bl	8002204 <HAL_GetTick>
 8005696:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005698:	e008      	b.n	80056ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800569a:	f7fc fdb3 	bl	8002204 <HAL_GetTick>
 800569e:	4602      	mov	r2, r0
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	1ad3      	subs	r3, r2, r3
 80056a4:	2b02      	cmp	r3, #2
 80056a6:	d901      	bls.n	80056ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e05c      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056ac:	4b11      	ldr	r3, [pc, #68]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d0f0      	beq.n	800569a <HAL_RCC_OscConfig+0x416>
 80056b8:	e054      	b.n	8005764 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056ba:	4b10      	ldr	r3, [pc, #64]	@ (80056fc <HAL_RCC_OscConfig+0x478>)
 80056bc:	2200      	movs	r2, #0
 80056be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056c0:	f7fc fda0 	bl	8002204 <HAL_GetTick>
 80056c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056c6:	e008      	b.n	80056da <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056c8:	f7fc fd9c 	bl	8002204 <HAL_GetTick>
 80056cc:	4602      	mov	r2, r0
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	1ad3      	subs	r3, r2, r3
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	d901      	bls.n	80056da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80056d6:	2303      	movs	r3, #3
 80056d8:	e045      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056da:	4b06      	ldr	r3, [pc, #24]	@ (80056f4 <HAL_RCC_OscConfig+0x470>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d1f0      	bne.n	80056c8 <HAL_RCC_OscConfig+0x444>
 80056e6:	e03d      	b.n	8005764 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	699b      	ldr	r3, [r3, #24]
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d107      	bne.n	8005700 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e038      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
 80056f4:	40023800 	.word	0x40023800
 80056f8:	40007000 	.word	0x40007000
 80056fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005700:	4b1b      	ldr	r3, [pc, #108]	@ (8005770 <HAL_RCC_OscConfig+0x4ec>)
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	699b      	ldr	r3, [r3, #24]
 800570a:	2b01      	cmp	r3, #1
 800570c:	d028      	beq.n	8005760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005718:	429a      	cmp	r2, r3
 800571a:	d121      	bne.n	8005760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005726:	429a      	cmp	r2, r3
 8005728:	d11a      	bne.n	8005760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005730:	4013      	ands	r3, r2
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005736:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005738:	4293      	cmp	r3, r2
 800573a:	d111      	bne.n	8005760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005746:	085b      	lsrs	r3, r3, #1
 8005748:	3b01      	subs	r3, #1
 800574a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800574c:	429a      	cmp	r2, r3
 800574e:	d107      	bne.n	8005760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800575a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800575c:	429a      	cmp	r2, r3
 800575e:	d001      	beq.n	8005764 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e000      	b.n	8005766 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005764:	2300      	movs	r3, #0
}
 8005766:	4618      	mov	r0, r3
 8005768:	3718      	adds	r7, #24
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	40023800 	.word	0x40023800

08005774 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d101      	bne.n	8005788 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	e0cc      	b.n	8005922 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005788:	4b68      	ldr	r3, [pc, #416]	@ (800592c <HAL_RCC_ClockConfig+0x1b8>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 0307 	and.w	r3, r3, #7
 8005790:	683a      	ldr	r2, [r7, #0]
 8005792:	429a      	cmp	r2, r3
 8005794:	d90c      	bls.n	80057b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005796:	4b65      	ldr	r3, [pc, #404]	@ (800592c <HAL_RCC_ClockConfig+0x1b8>)
 8005798:	683a      	ldr	r2, [r7, #0]
 800579a:	b2d2      	uxtb	r2, r2
 800579c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800579e:	4b63      	ldr	r3, [pc, #396]	@ (800592c <HAL_RCC_ClockConfig+0x1b8>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0307 	and.w	r3, r3, #7
 80057a6:	683a      	ldr	r2, [r7, #0]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d001      	beq.n	80057b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e0b8      	b.n	8005922 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 0302 	and.w	r3, r3, #2
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d020      	beq.n	80057fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0304 	and.w	r3, r3, #4
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d005      	beq.n	80057d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057c8:	4b59      	ldr	r3, [pc, #356]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	4a58      	ldr	r2, [pc, #352]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 80057ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80057d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0308 	and.w	r3, r3, #8
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d005      	beq.n	80057ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057e0:	4b53      	ldr	r3, [pc, #332]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	4a52      	ldr	r2, [pc, #328]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 80057e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80057ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057ec:	4b50      	ldr	r3, [pc, #320]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	494d      	ldr	r1, [pc, #308]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 80057fa:	4313      	orrs	r3, r2
 80057fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0301 	and.w	r3, r3, #1
 8005806:	2b00      	cmp	r3, #0
 8005808:	d044      	beq.n	8005894 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	2b01      	cmp	r3, #1
 8005810:	d107      	bne.n	8005822 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005812:	4b47      	ldr	r3, [pc, #284]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800581a:	2b00      	cmp	r3, #0
 800581c:	d119      	bne.n	8005852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e07f      	b.n	8005922 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	2b02      	cmp	r3, #2
 8005828:	d003      	beq.n	8005832 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800582e:	2b03      	cmp	r3, #3
 8005830:	d107      	bne.n	8005842 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005832:	4b3f      	ldr	r3, [pc, #252]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d109      	bne.n	8005852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e06f      	b.n	8005922 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005842:	4b3b      	ldr	r3, [pc, #236]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f003 0302 	and.w	r3, r3, #2
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e067      	b.n	8005922 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005852:	4b37      	ldr	r3, [pc, #220]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	f023 0203 	bic.w	r2, r3, #3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	4934      	ldr	r1, [pc, #208]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 8005860:	4313      	orrs	r3, r2
 8005862:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005864:	f7fc fcce 	bl	8002204 <HAL_GetTick>
 8005868:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800586a:	e00a      	b.n	8005882 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800586c:	f7fc fcca 	bl	8002204 <HAL_GetTick>
 8005870:	4602      	mov	r2, r0
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	1ad3      	subs	r3, r2, r3
 8005876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800587a:	4293      	cmp	r3, r2
 800587c:	d901      	bls.n	8005882 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e04f      	b.n	8005922 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005882:	4b2b      	ldr	r3, [pc, #172]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f003 020c 	and.w	r2, r3, #12
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	429a      	cmp	r2, r3
 8005892:	d1eb      	bne.n	800586c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005894:	4b25      	ldr	r3, [pc, #148]	@ (800592c <HAL_RCC_ClockConfig+0x1b8>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0307 	and.w	r3, r3, #7
 800589c:	683a      	ldr	r2, [r7, #0]
 800589e:	429a      	cmp	r2, r3
 80058a0:	d20c      	bcs.n	80058bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058a2:	4b22      	ldr	r3, [pc, #136]	@ (800592c <HAL_RCC_ClockConfig+0x1b8>)
 80058a4:	683a      	ldr	r2, [r7, #0]
 80058a6:	b2d2      	uxtb	r2, r2
 80058a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058aa:	4b20      	ldr	r3, [pc, #128]	@ (800592c <HAL_RCC_ClockConfig+0x1b8>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0307 	and.w	r3, r3, #7
 80058b2:	683a      	ldr	r2, [r7, #0]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d001      	beq.n	80058bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	e032      	b.n	8005922 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 0304 	and.w	r3, r3, #4
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d008      	beq.n	80058da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058c8:	4b19      	ldr	r3, [pc, #100]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	68db      	ldr	r3, [r3, #12]
 80058d4:	4916      	ldr	r1, [pc, #88]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 80058d6:	4313      	orrs	r3, r2
 80058d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 0308 	and.w	r3, r3, #8
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d009      	beq.n	80058fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058e6:	4b12      	ldr	r3, [pc, #72]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	00db      	lsls	r3, r3, #3
 80058f4:	490e      	ldr	r1, [pc, #56]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 80058f6:	4313      	orrs	r3, r2
 80058f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80058fa:	f000 f889 	bl	8005a10 <HAL_RCC_GetSysClockFreq>
 80058fe:	4602      	mov	r2, r0
 8005900:	4b0b      	ldr	r3, [pc, #44]	@ (8005930 <HAL_RCC_ClockConfig+0x1bc>)
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	091b      	lsrs	r3, r3, #4
 8005906:	f003 030f 	and.w	r3, r3, #15
 800590a:	490a      	ldr	r1, [pc, #40]	@ (8005934 <HAL_RCC_ClockConfig+0x1c0>)
 800590c:	5ccb      	ldrb	r3, [r1, r3]
 800590e:	fa22 f303 	lsr.w	r3, r2, r3
 8005912:	4a09      	ldr	r2, [pc, #36]	@ (8005938 <HAL_RCC_ClockConfig+0x1c4>)
 8005914:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005916:	4b09      	ldr	r3, [pc, #36]	@ (800593c <HAL_RCC_ClockConfig+0x1c8>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4618      	mov	r0, r3
 800591c:	f7fc fc2e 	bl	800217c <HAL_InitTick>

  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3710      	adds	r7, #16
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
 800592a:	bf00      	nop
 800592c:	40023c00 	.word	0x40023c00
 8005930:	40023800 	.word	0x40023800
 8005934:	0800c8e0 	.word	0x0800c8e0
 8005938:	20000018 	.word	0x20000018
 800593c:	2000001c 	.word	0x2000001c

08005940 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b08c      	sub	sp, #48	@ 0x30
 8005944:	af00      	add	r7, sp, #0
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d129      	bne.n	80059a6 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8005952:	2300      	movs	r3, #0
 8005954:	61bb      	str	r3, [r7, #24]
 8005956:	4b2b      	ldr	r3, [pc, #172]	@ (8005a04 <HAL_RCC_MCOConfig+0xc4>)
 8005958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800595a:	4a2a      	ldr	r2, [pc, #168]	@ (8005a04 <HAL_RCC_MCOConfig+0xc4>)
 800595c:	f043 0301 	orr.w	r3, r3, #1
 8005960:	6313      	str	r3, [r2, #48]	@ 0x30
 8005962:	4b28      	ldr	r3, [pc, #160]	@ (8005a04 <HAL_RCC_MCOConfig+0xc4>)
 8005964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005966:	f003 0301 	and.w	r3, r3, #1
 800596a:	61bb      	str	r3, [r7, #24]
 800596c:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800596e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005972:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005974:	2302      	movs	r3, #2
 8005976:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005978:	2303      	movs	r3, #3
 800597a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800597c:	2300      	movs	r3, #0
 800597e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005980:	2300      	movs	r3, #0
 8005982:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8005984:	f107 031c 	add.w	r3, r7, #28
 8005988:	4619      	mov	r1, r3
 800598a:	481f      	ldr	r0, [pc, #124]	@ (8005a08 <HAL_RCC_MCOConfig+0xc8>)
 800598c:	f7fc fdac 	bl	80024e8 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8005990:	4b1c      	ldr	r3, [pc, #112]	@ (8005a04 <HAL_RCC_MCOConfig+0xc4>)
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f023 62ec 	bic.w	r2, r3, #123731968	@ 0x7600000
 8005998:	68b9      	ldr	r1, [r7, #8]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	430b      	orrs	r3, r1
 800599e:	4919      	ldr	r1, [pc, #100]	@ (8005a04 <HAL_RCC_MCOConfig+0xc4>)
 80059a0:	4313      	orrs	r3, r2
 80059a2:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 80059a4:	e029      	b.n	80059fa <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 80059a6:	2300      	movs	r3, #0
 80059a8:	617b      	str	r3, [r7, #20]
 80059aa:	4b16      	ldr	r3, [pc, #88]	@ (8005a04 <HAL_RCC_MCOConfig+0xc4>)
 80059ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ae:	4a15      	ldr	r2, [pc, #84]	@ (8005a04 <HAL_RCC_MCOConfig+0xc4>)
 80059b0:	f043 0304 	orr.w	r3, r3, #4
 80059b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80059b6:	4b13      	ldr	r3, [pc, #76]	@ (8005a04 <HAL_RCC_MCOConfig+0xc4>)
 80059b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ba:	f003 0304 	and.w	r3, r3, #4
 80059be:	617b      	str	r3, [r7, #20]
 80059c0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 80059c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80059c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059c8:	2302      	movs	r3, #2
 80059ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059cc:	2303      	movs	r3, #3
 80059ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059d0:	2300      	movs	r3, #0
 80059d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80059d4:	2300      	movs	r3, #0
 80059d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 80059d8:	f107 031c 	add.w	r3, r7, #28
 80059dc:	4619      	mov	r1, r3
 80059de:	480b      	ldr	r0, [pc, #44]	@ (8005a0c <HAL_RCC_MCOConfig+0xcc>)
 80059e0:	f7fc fd82 	bl	80024e8 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 80059e4:	4b07      	ldr	r3, [pc, #28]	@ (8005a04 <HAL_RCC_MCOConfig+0xc4>)
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	00d9      	lsls	r1, r3, #3
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	430b      	orrs	r3, r1
 80059f4:	4903      	ldr	r1, [pc, #12]	@ (8005a04 <HAL_RCC_MCOConfig+0xc4>)
 80059f6:	4313      	orrs	r3, r2
 80059f8:	608b      	str	r3, [r1, #8]
}
 80059fa:	bf00      	nop
 80059fc:	3730      	adds	r7, #48	@ 0x30
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	40023800 	.word	0x40023800
 8005a08:	40020000 	.word	0x40020000
 8005a0c:	40020800 	.word	0x40020800

08005a10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a14:	b090      	sub	sp, #64	@ 0x40
 8005a16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005a20:	2300      	movs	r3, #0
 8005a22:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005a24:	2300      	movs	r3, #0
 8005a26:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a28:	4b59      	ldr	r3, [pc, #356]	@ (8005b90 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	f003 030c 	and.w	r3, r3, #12
 8005a30:	2b08      	cmp	r3, #8
 8005a32:	d00d      	beq.n	8005a50 <HAL_RCC_GetSysClockFreq+0x40>
 8005a34:	2b08      	cmp	r3, #8
 8005a36:	f200 80a1 	bhi.w	8005b7c <HAL_RCC_GetSysClockFreq+0x16c>
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d002      	beq.n	8005a44 <HAL_RCC_GetSysClockFreq+0x34>
 8005a3e:	2b04      	cmp	r3, #4
 8005a40:	d003      	beq.n	8005a4a <HAL_RCC_GetSysClockFreq+0x3a>
 8005a42:	e09b      	b.n	8005b7c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a44:	4b53      	ldr	r3, [pc, #332]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x184>)
 8005a46:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005a48:	e09b      	b.n	8005b82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a4a:	4b53      	ldr	r3, [pc, #332]	@ (8005b98 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a4c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005a4e:	e098      	b.n	8005b82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a50:	4b4f      	ldr	r3, [pc, #316]	@ (8005b90 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a58:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a5a:	4b4d      	ldr	r3, [pc, #308]	@ (8005b90 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d028      	beq.n	8005ab8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a66:	4b4a      	ldr	r3, [pc, #296]	@ (8005b90 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	099b      	lsrs	r3, r3, #6
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	623b      	str	r3, [r7, #32]
 8005a70:	627a      	str	r2, [r7, #36]	@ 0x24
 8005a72:	6a3b      	ldr	r3, [r7, #32]
 8005a74:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005a78:	2100      	movs	r1, #0
 8005a7a:	4b47      	ldr	r3, [pc, #284]	@ (8005b98 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a7c:	fb03 f201 	mul.w	r2, r3, r1
 8005a80:	2300      	movs	r3, #0
 8005a82:	fb00 f303 	mul.w	r3, r0, r3
 8005a86:	4413      	add	r3, r2
 8005a88:	4a43      	ldr	r2, [pc, #268]	@ (8005b98 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a8a:	fba0 1202 	umull	r1, r2, r0, r2
 8005a8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a90:	460a      	mov	r2, r1
 8005a92:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005a94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a96:	4413      	add	r3, r2
 8005a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	61bb      	str	r3, [r7, #24]
 8005aa0:	61fa      	str	r2, [r7, #28]
 8005aa2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005aa6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005aaa:	f7fa fbe1 	bl	8000270 <__aeabi_uldivmod>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	4613      	mov	r3, r2
 8005ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ab6:	e053      	b.n	8005b60 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ab8:	4b35      	ldr	r3, [pc, #212]	@ (8005b90 <HAL_RCC_GetSysClockFreq+0x180>)
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	099b      	lsrs	r3, r3, #6
 8005abe:	2200      	movs	r2, #0
 8005ac0:	613b      	str	r3, [r7, #16]
 8005ac2:	617a      	str	r2, [r7, #20]
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005aca:	f04f 0b00 	mov.w	fp, #0
 8005ace:	4652      	mov	r2, sl
 8005ad0:	465b      	mov	r3, fp
 8005ad2:	f04f 0000 	mov.w	r0, #0
 8005ad6:	f04f 0100 	mov.w	r1, #0
 8005ada:	0159      	lsls	r1, r3, #5
 8005adc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ae0:	0150      	lsls	r0, r2, #5
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	ebb2 080a 	subs.w	r8, r2, sl
 8005aea:	eb63 090b 	sbc.w	r9, r3, fp
 8005aee:	f04f 0200 	mov.w	r2, #0
 8005af2:	f04f 0300 	mov.w	r3, #0
 8005af6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005afa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005afe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005b02:	ebb2 0408 	subs.w	r4, r2, r8
 8005b06:	eb63 0509 	sbc.w	r5, r3, r9
 8005b0a:	f04f 0200 	mov.w	r2, #0
 8005b0e:	f04f 0300 	mov.w	r3, #0
 8005b12:	00eb      	lsls	r3, r5, #3
 8005b14:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b18:	00e2      	lsls	r2, r4, #3
 8005b1a:	4614      	mov	r4, r2
 8005b1c:	461d      	mov	r5, r3
 8005b1e:	eb14 030a 	adds.w	r3, r4, sl
 8005b22:	603b      	str	r3, [r7, #0]
 8005b24:	eb45 030b 	adc.w	r3, r5, fp
 8005b28:	607b      	str	r3, [r7, #4]
 8005b2a:	f04f 0200 	mov.w	r2, #0
 8005b2e:	f04f 0300 	mov.w	r3, #0
 8005b32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b36:	4629      	mov	r1, r5
 8005b38:	028b      	lsls	r3, r1, #10
 8005b3a:	4621      	mov	r1, r4
 8005b3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b40:	4621      	mov	r1, r4
 8005b42:	028a      	lsls	r2, r1, #10
 8005b44:	4610      	mov	r0, r2
 8005b46:	4619      	mov	r1, r3
 8005b48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	60bb      	str	r3, [r7, #8]
 8005b4e:	60fa      	str	r2, [r7, #12]
 8005b50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b54:	f7fa fb8c 	bl	8000270 <__aeabi_uldivmod>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	460b      	mov	r3, r1
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005b60:	4b0b      	ldr	r3, [pc, #44]	@ (8005b90 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	0c1b      	lsrs	r3, r3, #16
 8005b66:	f003 0303 	and.w	r3, r3, #3
 8005b6a:	3301      	adds	r3, #1
 8005b6c:	005b      	lsls	r3, r3, #1
 8005b6e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005b70:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b78:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b7a:	e002      	b.n	8005b82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b7c:	4b05      	ldr	r3, [pc, #20]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x184>)
 8005b7e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3740      	adds	r7, #64	@ 0x40
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b8e:	bf00      	nop
 8005b90:	40023800 	.word	0x40023800
 8005b94:	00f42400 	.word	0x00f42400
 8005b98:	017d7840 	.word	0x017d7840

08005b9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ba0:	4b03      	ldr	r3, [pc, #12]	@ (8005bb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr
 8005bae:	bf00      	nop
 8005bb0:	20000018 	.word	0x20000018

08005bb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005bb8:	f7ff fff0 	bl	8005b9c <HAL_RCC_GetHCLKFreq>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	4b05      	ldr	r3, [pc, #20]	@ (8005bd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	0a9b      	lsrs	r3, r3, #10
 8005bc4:	f003 0307 	and.w	r3, r3, #7
 8005bc8:	4903      	ldr	r1, [pc, #12]	@ (8005bd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005bca:	5ccb      	ldrb	r3, [r1, r3]
 8005bcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	40023800 	.word	0x40023800
 8005bd8:	0800c8f0 	.word	0x0800c8f0

08005bdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005be0:	f7ff ffdc 	bl	8005b9c <HAL_RCC_GetHCLKFreq>
 8005be4:	4602      	mov	r2, r0
 8005be6:	4b05      	ldr	r3, [pc, #20]	@ (8005bfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	0b5b      	lsrs	r3, r3, #13
 8005bec:	f003 0307 	and.w	r3, r3, #7
 8005bf0:	4903      	ldr	r1, [pc, #12]	@ (8005c00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005bf2:	5ccb      	ldrb	r3, [r1, r3]
 8005bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	40023800 	.word	0x40023800
 8005c00:	0800c8f0 	.word	0x0800c8f0

08005c04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d101      	bne.n	8005c16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e041      	b.n	8005c9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d106      	bne.n	8005c30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f7fc f98c 	bl	8001f48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2202      	movs	r2, #2
 8005c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	3304      	adds	r3, #4
 8005c40:	4619      	mov	r1, r3
 8005c42:	4610      	mov	r0, r2
 8005c44:	f000 fad8 	bl	80061f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}

08005ca2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ca2:	b580      	push	{r7, lr}
 8005ca4:	b082      	sub	sp, #8
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d101      	bne.n	8005cb4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e041      	b.n	8005d38 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d106      	bne.n	8005cce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f000 f839 	bl	8005d40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2202      	movs	r2, #2
 8005cd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	3304      	adds	r3, #4
 8005cde:	4619      	mov	r1, r3
 8005ce0:	4610      	mov	r0, r2
 8005ce2:	f000 fa89 	bl	80061f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3708      	adds	r7, #8
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005d48:	bf00      	nop
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d109      	bne.n	8005d78 <HAL_TIM_PWM_Start+0x24>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	bf14      	ite	ne
 8005d70:	2301      	movne	r3, #1
 8005d72:	2300      	moveq	r3, #0
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	e022      	b.n	8005dbe <HAL_TIM_PWM_Start+0x6a>
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	2b04      	cmp	r3, #4
 8005d7c:	d109      	bne.n	8005d92 <HAL_TIM_PWM_Start+0x3e>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	bf14      	ite	ne
 8005d8a:	2301      	movne	r3, #1
 8005d8c:	2300      	moveq	r3, #0
 8005d8e:	b2db      	uxtb	r3, r3
 8005d90:	e015      	b.n	8005dbe <HAL_TIM_PWM_Start+0x6a>
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	2b08      	cmp	r3, #8
 8005d96:	d109      	bne.n	8005dac <HAL_TIM_PWM_Start+0x58>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	bf14      	ite	ne
 8005da4:	2301      	movne	r3, #1
 8005da6:	2300      	moveq	r3, #0
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	e008      	b.n	8005dbe <HAL_TIM_PWM_Start+0x6a>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	bf14      	ite	ne
 8005db8:	2301      	movne	r3, #1
 8005dba:	2300      	moveq	r3, #0
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d001      	beq.n	8005dc6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e07c      	b.n	8005ec0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d104      	bne.n	8005dd6 <HAL_TIM_PWM_Start+0x82>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2202      	movs	r2, #2
 8005dd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dd4:	e013      	b.n	8005dfe <HAL_TIM_PWM_Start+0xaa>
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	2b04      	cmp	r3, #4
 8005dda:	d104      	bne.n	8005de6 <HAL_TIM_PWM_Start+0x92>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2202      	movs	r2, #2
 8005de0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005de4:	e00b      	b.n	8005dfe <HAL_TIM_PWM_Start+0xaa>
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	2b08      	cmp	r3, #8
 8005dea:	d104      	bne.n	8005df6 <HAL_TIM_PWM_Start+0xa2>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2202      	movs	r2, #2
 8005df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005df4:	e003      	b.n	8005dfe <HAL_TIM_PWM_Start+0xaa>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2202      	movs	r2, #2
 8005dfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	2201      	movs	r2, #1
 8005e04:	6839      	ldr	r1, [r7, #0]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f000 fce6 	bl	80067d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a2d      	ldr	r2, [pc, #180]	@ (8005ec8 <HAL_TIM_PWM_Start+0x174>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d004      	beq.n	8005e20 <HAL_TIM_PWM_Start+0xcc>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a2c      	ldr	r2, [pc, #176]	@ (8005ecc <HAL_TIM_PWM_Start+0x178>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d101      	bne.n	8005e24 <HAL_TIM_PWM_Start+0xd0>
 8005e20:	2301      	movs	r3, #1
 8005e22:	e000      	b.n	8005e26 <HAL_TIM_PWM_Start+0xd2>
 8005e24:	2300      	movs	r3, #0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d007      	beq.n	8005e3a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005e38:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a22      	ldr	r2, [pc, #136]	@ (8005ec8 <HAL_TIM_PWM_Start+0x174>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d022      	beq.n	8005e8a <HAL_TIM_PWM_Start+0x136>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e4c:	d01d      	beq.n	8005e8a <HAL_TIM_PWM_Start+0x136>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a1f      	ldr	r2, [pc, #124]	@ (8005ed0 <HAL_TIM_PWM_Start+0x17c>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d018      	beq.n	8005e8a <HAL_TIM_PWM_Start+0x136>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a1d      	ldr	r2, [pc, #116]	@ (8005ed4 <HAL_TIM_PWM_Start+0x180>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d013      	beq.n	8005e8a <HAL_TIM_PWM_Start+0x136>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a1c      	ldr	r2, [pc, #112]	@ (8005ed8 <HAL_TIM_PWM_Start+0x184>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d00e      	beq.n	8005e8a <HAL_TIM_PWM_Start+0x136>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a16      	ldr	r2, [pc, #88]	@ (8005ecc <HAL_TIM_PWM_Start+0x178>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d009      	beq.n	8005e8a <HAL_TIM_PWM_Start+0x136>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a18      	ldr	r2, [pc, #96]	@ (8005edc <HAL_TIM_PWM_Start+0x188>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d004      	beq.n	8005e8a <HAL_TIM_PWM_Start+0x136>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a16      	ldr	r2, [pc, #88]	@ (8005ee0 <HAL_TIM_PWM_Start+0x18c>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d111      	bne.n	8005eae <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f003 0307 	and.w	r3, r3, #7
 8005e94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2b06      	cmp	r3, #6
 8005e9a:	d010      	beq.n	8005ebe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f042 0201 	orr.w	r2, r2, #1
 8005eaa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eac:	e007      	b.n	8005ebe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f042 0201 	orr.w	r2, r2, #1
 8005ebc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ebe:	2300      	movs	r3, #0
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3710      	adds	r7, #16
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	40010000 	.word	0x40010000
 8005ecc:	40010400 	.word	0x40010400
 8005ed0:	40000400 	.word	0x40000400
 8005ed4:	40000800 	.word	0x40000800
 8005ed8:	40000c00 	.word	0x40000c00
 8005edc:	40014000 	.word	0x40014000
 8005ee0:	40001800 	.word	0x40001800

08005ee4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b086      	sub	sp, #24
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d101      	bne.n	8005f02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005efe:	2302      	movs	r3, #2
 8005f00:	e0ae      	b.n	8006060 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2201      	movs	r2, #1
 8005f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2b0c      	cmp	r3, #12
 8005f0e:	f200 809f 	bhi.w	8006050 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005f12:	a201      	add	r2, pc, #4	@ (adr r2, 8005f18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f18:	08005f4d 	.word	0x08005f4d
 8005f1c:	08006051 	.word	0x08006051
 8005f20:	08006051 	.word	0x08006051
 8005f24:	08006051 	.word	0x08006051
 8005f28:	08005f8d 	.word	0x08005f8d
 8005f2c:	08006051 	.word	0x08006051
 8005f30:	08006051 	.word	0x08006051
 8005f34:	08006051 	.word	0x08006051
 8005f38:	08005fcf 	.word	0x08005fcf
 8005f3c:	08006051 	.word	0x08006051
 8005f40:	08006051 	.word	0x08006051
 8005f44:	08006051 	.word	0x08006051
 8005f48:	0800600f 	.word	0x0800600f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	68b9      	ldr	r1, [r7, #8]
 8005f52:	4618      	mov	r0, r3
 8005f54:	f000 f9f6 	bl	8006344 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	699a      	ldr	r2, [r3, #24]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f042 0208 	orr.w	r2, r2, #8
 8005f66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	699a      	ldr	r2, [r3, #24]
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f022 0204 	bic.w	r2, r2, #4
 8005f76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	6999      	ldr	r1, [r3, #24]
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	691a      	ldr	r2, [r3, #16]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	430a      	orrs	r2, r1
 8005f88:	619a      	str	r2, [r3, #24]
      break;
 8005f8a:	e064      	b.n	8006056 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68b9      	ldr	r1, [r7, #8]
 8005f92:	4618      	mov	r0, r3
 8005f94:	f000 fa46 	bl	8006424 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	699a      	ldr	r2, [r3, #24]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	699a      	ldr	r2, [r3, #24]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	6999      	ldr	r1, [r3, #24]
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	691b      	ldr	r3, [r3, #16]
 8005fc2:	021a      	lsls	r2, r3, #8
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	430a      	orrs	r2, r1
 8005fca:	619a      	str	r2, [r3, #24]
      break;
 8005fcc:	e043      	b.n	8006056 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	68b9      	ldr	r1, [r7, #8]
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f000 fa9b 	bl	8006510 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	69da      	ldr	r2, [r3, #28]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f042 0208 	orr.w	r2, r2, #8
 8005fe8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	69da      	ldr	r2, [r3, #28]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f022 0204 	bic.w	r2, r2, #4
 8005ff8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	69d9      	ldr	r1, [r3, #28]
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	691a      	ldr	r2, [r3, #16]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	430a      	orrs	r2, r1
 800600a:	61da      	str	r2, [r3, #28]
      break;
 800600c:	e023      	b.n	8006056 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68b9      	ldr	r1, [r7, #8]
 8006014:	4618      	mov	r0, r3
 8006016:	f000 faef 	bl	80065f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	69da      	ldr	r2, [r3, #28]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006028:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	69da      	ldr	r2, [r3, #28]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006038:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	69d9      	ldr	r1, [r3, #28]
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	691b      	ldr	r3, [r3, #16]
 8006044:	021a      	lsls	r2, r3, #8
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	430a      	orrs	r2, r1
 800604c:	61da      	str	r2, [r3, #28]
      break;
 800604e:	e002      	b.n	8006056 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	75fb      	strb	r3, [r7, #23]
      break;
 8006054:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2200      	movs	r2, #0
 800605a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800605e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006060:	4618      	mov	r0, r3
 8006062:	3718      	adds	r7, #24
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006072:	2300      	movs	r3, #0
 8006074:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800607c:	2b01      	cmp	r3, #1
 800607e:	d101      	bne.n	8006084 <HAL_TIM_ConfigClockSource+0x1c>
 8006080:	2302      	movs	r3, #2
 8006082:	e0b4      	b.n	80061ee <HAL_TIM_ConfigClockSource+0x186>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2202      	movs	r2, #2
 8006090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80060a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	68ba      	ldr	r2, [r7, #8]
 80060b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060bc:	d03e      	beq.n	800613c <HAL_TIM_ConfigClockSource+0xd4>
 80060be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060c2:	f200 8087 	bhi.w	80061d4 <HAL_TIM_ConfigClockSource+0x16c>
 80060c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060ca:	f000 8086 	beq.w	80061da <HAL_TIM_ConfigClockSource+0x172>
 80060ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060d2:	d87f      	bhi.n	80061d4 <HAL_TIM_ConfigClockSource+0x16c>
 80060d4:	2b70      	cmp	r3, #112	@ 0x70
 80060d6:	d01a      	beq.n	800610e <HAL_TIM_ConfigClockSource+0xa6>
 80060d8:	2b70      	cmp	r3, #112	@ 0x70
 80060da:	d87b      	bhi.n	80061d4 <HAL_TIM_ConfigClockSource+0x16c>
 80060dc:	2b60      	cmp	r3, #96	@ 0x60
 80060de:	d050      	beq.n	8006182 <HAL_TIM_ConfigClockSource+0x11a>
 80060e0:	2b60      	cmp	r3, #96	@ 0x60
 80060e2:	d877      	bhi.n	80061d4 <HAL_TIM_ConfigClockSource+0x16c>
 80060e4:	2b50      	cmp	r3, #80	@ 0x50
 80060e6:	d03c      	beq.n	8006162 <HAL_TIM_ConfigClockSource+0xfa>
 80060e8:	2b50      	cmp	r3, #80	@ 0x50
 80060ea:	d873      	bhi.n	80061d4 <HAL_TIM_ConfigClockSource+0x16c>
 80060ec:	2b40      	cmp	r3, #64	@ 0x40
 80060ee:	d058      	beq.n	80061a2 <HAL_TIM_ConfigClockSource+0x13a>
 80060f0:	2b40      	cmp	r3, #64	@ 0x40
 80060f2:	d86f      	bhi.n	80061d4 <HAL_TIM_ConfigClockSource+0x16c>
 80060f4:	2b30      	cmp	r3, #48	@ 0x30
 80060f6:	d064      	beq.n	80061c2 <HAL_TIM_ConfigClockSource+0x15a>
 80060f8:	2b30      	cmp	r3, #48	@ 0x30
 80060fa:	d86b      	bhi.n	80061d4 <HAL_TIM_ConfigClockSource+0x16c>
 80060fc:	2b20      	cmp	r3, #32
 80060fe:	d060      	beq.n	80061c2 <HAL_TIM_ConfigClockSource+0x15a>
 8006100:	2b20      	cmp	r3, #32
 8006102:	d867      	bhi.n	80061d4 <HAL_TIM_ConfigClockSource+0x16c>
 8006104:	2b00      	cmp	r3, #0
 8006106:	d05c      	beq.n	80061c2 <HAL_TIM_ConfigClockSource+0x15a>
 8006108:	2b10      	cmp	r3, #16
 800610a:	d05a      	beq.n	80061c2 <HAL_TIM_ConfigClockSource+0x15a>
 800610c:	e062      	b.n	80061d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800611e:	f000 fb3b 	bl	8006798 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006130:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68ba      	ldr	r2, [r7, #8]
 8006138:	609a      	str	r2, [r3, #8]
      break;
 800613a:	e04f      	b.n	80061dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800614c:	f000 fb24 	bl	8006798 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	689a      	ldr	r2, [r3, #8]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800615e:	609a      	str	r2, [r3, #8]
      break;
 8006160:	e03c      	b.n	80061dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800616e:	461a      	mov	r2, r3
 8006170:	f000 fa98 	bl	80066a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2150      	movs	r1, #80	@ 0x50
 800617a:	4618      	mov	r0, r3
 800617c:	f000 faf1 	bl	8006762 <TIM_ITRx_SetConfig>
      break;
 8006180:	e02c      	b.n	80061dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800618e:	461a      	mov	r2, r3
 8006190:	f000 fab7 	bl	8006702 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2160      	movs	r1, #96	@ 0x60
 800619a:	4618      	mov	r0, r3
 800619c:	f000 fae1 	bl	8006762 <TIM_ITRx_SetConfig>
      break;
 80061a0:	e01c      	b.n	80061dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061ae:	461a      	mov	r2, r3
 80061b0:	f000 fa78 	bl	80066a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	2140      	movs	r1, #64	@ 0x40
 80061ba:	4618      	mov	r0, r3
 80061bc:	f000 fad1 	bl	8006762 <TIM_ITRx_SetConfig>
      break;
 80061c0:	e00c      	b.n	80061dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4619      	mov	r1, r3
 80061cc:	4610      	mov	r0, r2
 80061ce:	f000 fac8 	bl	8006762 <TIM_ITRx_SetConfig>
      break;
 80061d2:	e003      	b.n	80061dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	73fb      	strb	r3, [r7, #15]
      break;
 80061d8:	e000      	b.n	80061dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80061da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80061ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3710      	adds	r7, #16
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
	...

080061f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b085      	sub	sp, #20
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4a43      	ldr	r2, [pc, #268]	@ (8006318 <TIM_Base_SetConfig+0x120>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d013      	beq.n	8006238 <TIM_Base_SetConfig+0x40>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006216:	d00f      	beq.n	8006238 <TIM_Base_SetConfig+0x40>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a40      	ldr	r2, [pc, #256]	@ (800631c <TIM_Base_SetConfig+0x124>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d00b      	beq.n	8006238 <TIM_Base_SetConfig+0x40>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	4a3f      	ldr	r2, [pc, #252]	@ (8006320 <TIM_Base_SetConfig+0x128>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d007      	beq.n	8006238 <TIM_Base_SetConfig+0x40>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a3e      	ldr	r2, [pc, #248]	@ (8006324 <TIM_Base_SetConfig+0x12c>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d003      	beq.n	8006238 <TIM_Base_SetConfig+0x40>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	4a3d      	ldr	r2, [pc, #244]	@ (8006328 <TIM_Base_SetConfig+0x130>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d108      	bne.n	800624a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800623e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	4313      	orrs	r3, r2
 8006248:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a32      	ldr	r2, [pc, #200]	@ (8006318 <TIM_Base_SetConfig+0x120>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d02b      	beq.n	80062aa <TIM_Base_SetConfig+0xb2>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006258:	d027      	beq.n	80062aa <TIM_Base_SetConfig+0xb2>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a2f      	ldr	r2, [pc, #188]	@ (800631c <TIM_Base_SetConfig+0x124>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d023      	beq.n	80062aa <TIM_Base_SetConfig+0xb2>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	4a2e      	ldr	r2, [pc, #184]	@ (8006320 <TIM_Base_SetConfig+0x128>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d01f      	beq.n	80062aa <TIM_Base_SetConfig+0xb2>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a2d      	ldr	r2, [pc, #180]	@ (8006324 <TIM_Base_SetConfig+0x12c>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d01b      	beq.n	80062aa <TIM_Base_SetConfig+0xb2>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a2c      	ldr	r2, [pc, #176]	@ (8006328 <TIM_Base_SetConfig+0x130>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d017      	beq.n	80062aa <TIM_Base_SetConfig+0xb2>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a2b      	ldr	r2, [pc, #172]	@ (800632c <TIM_Base_SetConfig+0x134>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d013      	beq.n	80062aa <TIM_Base_SetConfig+0xb2>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a2a      	ldr	r2, [pc, #168]	@ (8006330 <TIM_Base_SetConfig+0x138>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d00f      	beq.n	80062aa <TIM_Base_SetConfig+0xb2>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a29      	ldr	r2, [pc, #164]	@ (8006334 <TIM_Base_SetConfig+0x13c>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d00b      	beq.n	80062aa <TIM_Base_SetConfig+0xb2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a28      	ldr	r2, [pc, #160]	@ (8006338 <TIM_Base_SetConfig+0x140>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d007      	beq.n	80062aa <TIM_Base_SetConfig+0xb2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a27      	ldr	r2, [pc, #156]	@ (800633c <TIM_Base_SetConfig+0x144>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d003      	beq.n	80062aa <TIM_Base_SetConfig+0xb2>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a26      	ldr	r2, [pc, #152]	@ (8006340 <TIM_Base_SetConfig+0x148>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d108      	bne.n	80062bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	4313      	orrs	r3, r2
 80062ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	695b      	ldr	r3, [r3, #20]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	689a      	ldr	r2, [r3, #8]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4a0e      	ldr	r2, [pc, #56]	@ (8006318 <TIM_Base_SetConfig+0x120>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d003      	beq.n	80062ea <TIM_Base_SetConfig+0xf2>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	4a10      	ldr	r2, [pc, #64]	@ (8006328 <TIM_Base_SetConfig+0x130>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d103      	bne.n	80062f2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	691a      	ldr	r2, [r3, #16]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f043 0204 	orr.w	r2, r3, #4
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2201      	movs	r2, #1
 8006302:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	68fa      	ldr	r2, [r7, #12]
 8006308:	601a      	str	r2, [r3, #0]
}
 800630a:	bf00      	nop
 800630c:	3714      	adds	r7, #20
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop
 8006318:	40010000 	.word	0x40010000
 800631c:	40000400 	.word	0x40000400
 8006320:	40000800 	.word	0x40000800
 8006324:	40000c00 	.word	0x40000c00
 8006328:	40010400 	.word	0x40010400
 800632c:	40014000 	.word	0x40014000
 8006330:	40014400 	.word	0x40014400
 8006334:	40014800 	.word	0x40014800
 8006338:	40001800 	.word	0x40001800
 800633c:	40001c00 	.word	0x40001c00
 8006340:	40002000 	.word	0x40002000

08006344 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006344:	b480      	push	{r7}
 8006346:	b087      	sub	sp, #28
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a1b      	ldr	r3, [r3, #32]
 8006352:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6a1b      	ldr	r3, [r3, #32]
 8006358:	f023 0201 	bic.w	r2, r3, #1
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	699b      	ldr	r3, [r3, #24]
 800636a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006372:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f023 0303 	bic.w	r3, r3, #3
 800637a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68fa      	ldr	r2, [r7, #12]
 8006382:	4313      	orrs	r3, r2
 8006384:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	f023 0302 	bic.w	r3, r3, #2
 800638c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	697a      	ldr	r2, [r7, #20]
 8006394:	4313      	orrs	r3, r2
 8006396:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a20      	ldr	r2, [pc, #128]	@ (800641c <TIM_OC1_SetConfig+0xd8>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d003      	beq.n	80063a8 <TIM_OC1_SetConfig+0x64>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a1f      	ldr	r2, [pc, #124]	@ (8006420 <TIM_OC1_SetConfig+0xdc>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d10c      	bne.n	80063c2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	f023 0308 	bic.w	r3, r3, #8
 80063ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	697a      	ldr	r2, [r7, #20]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	f023 0304 	bic.w	r3, r3, #4
 80063c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4a15      	ldr	r2, [pc, #84]	@ (800641c <TIM_OC1_SetConfig+0xd8>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d003      	beq.n	80063d2 <TIM_OC1_SetConfig+0x8e>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a14      	ldr	r2, [pc, #80]	@ (8006420 <TIM_OC1_SetConfig+0xdc>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d111      	bne.n	80063f6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80063e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	695b      	ldr	r3, [r3, #20]
 80063e6:	693a      	ldr	r2, [r7, #16]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	699b      	ldr	r3, [r3, #24]
 80063f0:	693a      	ldr	r2, [r7, #16]
 80063f2:	4313      	orrs	r3, r2
 80063f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	693a      	ldr	r2, [r7, #16]
 80063fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	685a      	ldr	r2, [r3, #4]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	697a      	ldr	r2, [r7, #20]
 800640e:	621a      	str	r2, [r3, #32]
}
 8006410:	bf00      	nop
 8006412:	371c      	adds	r7, #28
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr
 800641c:	40010000 	.word	0x40010000
 8006420:	40010400 	.word	0x40010400

08006424 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006424:	b480      	push	{r7}
 8006426:	b087      	sub	sp, #28
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a1b      	ldr	r3, [r3, #32]
 8006432:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6a1b      	ldr	r3, [r3, #32]
 8006438:	f023 0210 	bic.w	r2, r3, #16
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	699b      	ldr	r3, [r3, #24]
 800644a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006452:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800645a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	021b      	lsls	r3, r3, #8
 8006462:	68fa      	ldr	r2, [r7, #12]
 8006464:	4313      	orrs	r3, r2
 8006466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	f023 0320 	bic.w	r3, r3, #32
 800646e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	011b      	lsls	r3, r3, #4
 8006476:	697a      	ldr	r2, [r7, #20]
 8006478:	4313      	orrs	r3, r2
 800647a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	4a22      	ldr	r2, [pc, #136]	@ (8006508 <TIM_OC2_SetConfig+0xe4>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d003      	beq.n	800648c <TIM_OC2_SetConfig+0x68>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4a21      	ldr	r2, [pc, #132]	@ (800650c <TIM_OC2_SetConfig+0xe8>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d10d      	bne.n	80064a8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006492:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	011b      	lsls	r3, r3, #4
 800649a:	697a      	ldr	r2, [r7, #20]
 800649c:	4313      	orrs	r3, r2
 800649e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a17      	ldr	r2, [pc, #92]	@ (8006508 <TIM_OC2_SetConfig+0xe4>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d003      	beq.n	80064b8 <TIM_OC2_SetConfig+0x94>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a16      	ldr	r2, [pc, #88]	@ (800650c <TIM_OC2_SetConfig+0xe8>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d113      	bne.n	80064e0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80064be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80064c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	695b      	ldr	r3, [r3, #20]
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	693a      	ldr	r2, [r7, #16]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	699b      	ldr	r3, [r3, #24]
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	693a      	ldr	r2, [r7, #16]
 80064dc:	4313      	orrs	r3, r2
 80064de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	693a      	ldr	r2, [r7, #16]
 80064e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	68fa      	ldr	r2, [r7, #12]
 80064ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	685a      	ldr	r2, [r3, #4]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	697a      	ldr	r2, [r7, #20]
 80064f8:	621a      	str	r2, [r3, #32]
}
 80064fa:	bf00      	nop
 80064fc:	371c      	adds	r7, #28
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr
 8006506:	bf00      	nop
 8006508:	40010000 	.word	0x40010000
 800650c:	40010400 	.word	0x40010400

08006510 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006510:	b480      	push	{r7}
 8006512:	b087      	sub	sp, #28
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
 8006518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a1b      	ldr	r3, [r3, #32]
 800651e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6a1b      	ldr	r3, [r3, #32]
 8006524:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	69db      	ldr	r3, [r3, #28]
 8006536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800653e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f023 0303 	bic.w	r3, r3, #3
 8006546:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	4313      	orrs	r3, r2
 8006550:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006558:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	021b      	lsls	r3, r3, #8
 8006560:	697a      	ldr	r2, [r7, #20]
 8006562:	4313      	orrs	r3, r2
 8006564:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	4a21      	ldr	r2, [pc, #132]	@ (80065f0 <TIM_OC3_SetConfig+0xe0>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d003      	beq.n	8006576 <TIM_OC3_SetConfig+0x66>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	4a20      	ldr	r2, [pc, #128]	@ (80065f4 <TIM_OC3_SetConfig+0xe4>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d10d      	bne.n	8006592 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800657c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	021b      	lsls	r3, r3, #8
 8006584:	697a      	ldr	r2, [r7, #20]
 8006586:	4313      	orrs	r3, r2
 8006588:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006590:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a16      	ldr	r2, [pc, #88]	@ (80065f0 <TIM_OC3_SetConfig+0xe0>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d003      	beq.n	80065a2 <TIM_OC3_SetConfig+0x92>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a15      	ldr	r2, [pc, #84]	@ (80065f4 <TIM_OC3_SetConfig+0xe4>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d113      	bne.n	80065ca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	011b      	lsls	r3, r3, #4
 80065b8:	693a      	ldr	r2, [r7, #16]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	011b      	lsls	r3, r3, #4
 80065c4:	693a      	ldr	r2, [r7, #16]
 80065c6:	4313      	orrs	r3, r2
 80065c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	693a      	ldr	r2, [r7, #16]
 80065ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	68fa      	ldr	r2, [r7, #12]
 80065d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	685a      	ldr	r2, [r3, #4]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	697a      	ldr	r2, [r7, #20]
 80065e2:	621a      	str	r2, [r3, #32]
}
 80065e4:	bf00      	nop
 80065e6:	371c      	adds	r7, #28
 80065e8:	46bd      	mov	sp, r7
 80065ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ee:	4770      	bx	lr
 80065f0:	40010000 	.word	0x40010000
 80065f4:	40010400 	.word	0x40010400

080065f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b087      	sub	sp, #28
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a1b      	ldr	r3, [r3, #32]
 8006606:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6a1b      	ldr	r3, [r3, #32]
 800660c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	69db      	ldr	r3, [r3, #28]
 800661e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006626:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800662e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	021b      	lsls	r3, r3, #8
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	4313      	orrs	r3, r2
 800663a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006642:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	031b      	lsls	r3, r3, #12
 800664a:	693a      	ldr	r2, [r7, #16]
 800664c:	4313      	orrs	r3, r2
 800664e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	4a12      	ldr	r2, [pc, #72]	@ (800669c <TIM_OC4_SetConfig+0xa4>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d003      	beq.n	8006660 <TIM_OC4_SetConfig+0x68>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a11      	ldr	r2, [pc, #68]	@ (80066a0 <TIM_OC4_SetConfig+0xa8>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d109      	bne.n	8006674 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006666:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	695b      	ldr	r3, [r3, #20]
 800666c:	019b      	lsls	r3, r3, #6
 800666e:	697a      	ldr	r2, [r7, #20]
 8006670:	4313      	orrs	r3, r2
 8006672:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	697a      	ldr	r2, [r7, #20]
 8006678:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	68fa      	ldr	r2, [r7, #12]
 800667e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	685a      	ldr	r2, [r3, #4]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	693a      	ldr	r2, [r7, #16]
 800668c:	621a      	str	r2, [r3, #32]
}
 800668e:	bf00      	nop
 8006690:	371c      	adds	r7, #28
 8006692:	46bd      	mov	sp, r7
 8006694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006698:	4770      	bx	lr
 800669a:	bf00      	nop
 800669c:	40010000 	.word	0x40010000
 80066a0:	40010400 	.word	0x40010400

080066a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b087      	sub	sp, #28
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	6a1b      	ldr	r3, [r3, #32]
 80066b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6a1b      	ldr	r3, [r3, #32]
 80066ba:	f023 0201 	bic.w	r2, r3, #1
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	699b      	ldr	r3, [r3, #24]
 80066c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80066ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	011b      	lsls	r3, r3, #4
 80066d4:	693a      	ldr	r2, [r7, #16]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	f023 030a 	bic.w	r3, r3, #10
 80066e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80066e2:	697a      	ldr	r2, [r7, #20]
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	4313      	orrs	r3, r2
 80066e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	693a      	ldr	r2, [r7, #16]
 80066ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	697a      	ldr	r2, [r7, #20]
 80066f4:	621a      	str	r2, [r3, #32]
}
 80066f6:	bf00      	nop
 80066f8:	371c      	adds	r7, #28
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr

08006702 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006702:	b480      	push	{r7}
 8006704:	b087      	sub	sp, #28
 8006706:	af00      	add	r7, sp, #0
 8006708:	60f8      	str	r0, [r7, #12]
 800670a:	60b9      	str	r1, [r7, #8]
 800670c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	6a1b      	ldr	r3, [r3, #32]
 8006712:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6a1b      	ldr	r3, [r3, #32]
 8006718:	f023 0210 	bic.w	r2, r3, #16
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	699b      	ldr	r3, [r3, #24]
 8006724:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800672c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	031b      	lsls	r3, r3, #12
 8006732:	693a      	ldr	r2, [r7, #16]
 8006734:	4313      	orrs	r3, r2
 8006736:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800673e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	011b      	lsls	r3, r3, #4
 8006744:	697a      	ldr	r2, [r7, #20]
 8006746:	4313      	orrs	r3, r2
 8006748:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	693a      	ldr	r2, [r7, #16]
 800674e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	697a      	ldr	r2, [r7, #20]
 8006754:	621a      	str	r2, [r3, #32]
}
 8006756:	bf00      	nop
 8006758:	371c      	adds	r7, #28
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr

08006762 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006762:	b480      	push	{r7}
 8006764:	b085      	sub	sp, #20
 8006766:	af00      	add	r7, sp, #0
 8006768:	6078      	str	r0, [r7, #4]
 800676a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	689b      	ldr	r3, [r3, #8]
 8006770:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006778:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800677a:	683a      	ldr	r2, [r7, #0]
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	4313      	orrs	r3, r2
 8006780:	f043 0307 	orr.w	r3, r3, #7
 8006784:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	68fa      	ldr	r2, [r7, #12]
 800678a:	609a      	str	r2, [r3, #8]
}
 800678c:	bf00      	nop
 800678e:	3714      	adds	r7, #20
 8006790:	46bd      	mov	sp, r7
 8006792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006796:	4770      	bx	lr

08006798 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006798:	b480      	push	{r7}
 800679a:	b087      	sub	sp, #28
 800679c:	af00      	add	r7, sp, #0
 800679e:	60f8      	str	r0, [r7, #12]
 80067a0:	60b9      	str	r1, [r7, #8]
 80067a2:	607a      	str	r2, [r7, #4]
 80067a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	021a      	lsls	r2, r3, #8
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	431a      	orrs	r2, r3
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	4313      	orrs	r3, r2
 80067c0:	697a      	ldr	r2, [r7, #20]
 80067c2:	4313      	orrs	r3, r2
 80067c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	697a      	ldr	r2, [r7, #20]
 80067ca:	609a      	str	r2, [r3, #8]
}
 80067cc:	bf00      	nop
 80067ce:	371c      	adds	r7, #28
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80067d8:	b480      	push	{r7}
 80067da:	b087      	sub	sp, #28
 80067dc:	af00      	add	r7, sp, #0
 80067de:	60f8      	str	r0, [r7, #12]
 80067e0:	60b9      	str	r1, [r7, #8]
 80067e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	f003 031f 	and.w	r3, r3, #31
 80067ea:	2201      	movs	r2, #1
 80067ec:	fa02 f303 	lsl.w	r3, r2, r3
 80067f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6a1a      	ldr	r2, [r3, #32]
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	43db      	mvns	r3, r3
 80067fa:	401a      	ands	r2, r3
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6a1a      	ldr	r2, [r3, #32]
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	f003 031f 	and.w	r3, r3, #31
 800680a:	6879      	ldr	r1, [r7, #4]
 800680c:	fa01 f303 	lsl.w	r3, r1, r3
 8006810:	431a      	orrs	r2, r3
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	621a      	str	r2, [r3, #32]
}
 8006816:	bf00      	nop
 8006818:	371c      	adds	r7, #28
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
	...

08006824 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006824:	b480      	push	{r7}
 8006826:	b085      	sub	sp, #20
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006834:	2b01      	cmp	r3, #1
 8006836:	d101      	bne.n	800683c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006838:	2302      	movs	r3, #2
 800683a:	e05a      	b.n	80068f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2201      	movs	r2, #1
 8006840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2202      	movs	r2, #2
 8006848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006862:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	68fa      	ldr	r2, [r7, #12]
 800686a:	4313      	orrs	r3, r2
 800686c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a21      	ldr	r2, [pc, #132]	@ (8006900 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d022      	beq.n	80068c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006888:	d01d      	beq.n	80068c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a1d      	ldr	r2, [pc, #116]	@ (8006904 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d018      	beq.n	80068c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a1b      	ldr	r2, [pc, #108]	@ (8006908 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d013      	beq.n	80068c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a1a      	ldr	r2, [pc, #104]	@ (800690c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d00e      	beq.n	80068c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a18      	ldr	r2, [pc, #96]	@ (8006910 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d009      	beq.n	80068c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a17      	ldr	r2, [pc, #92]	@ (8006914 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d004      	beq.n	80068c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a15      	ldr	r2, [pc, #84]	@ (8006918 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d10c      	bne.n	80068e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	68ba      	ldr	r2, [r7, #8]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68ba      	ldr	r2, [r7, #8]
 80068de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80068f0:	2300      	movs	r3, #0
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3714      	adds	r7, #20
 80068f6:	46bd      	mov	sp, r7
 80068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fc:	4770      	bx	lr
 80068fe:	bf00      	nop
 8006900:	40010000 	.word	0x40010000
 8006904:	40000400 	.word	0x40000400
 8006908:	40000800 	.word	0x40000800
 800690c:	40000c00 	.word	0x40000c00
 8006910:	40010400 	.word	0x40010400
 8006914:	40014000 	.word	0x40014000
 8006918:	40001800 	.word	0x40001800

0800691c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800691c:	b480      	push	{r7}
 800691e:	b085      	sub	sp, #20
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006926:	2300      	movs	r3, #0
 8006928:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006930:	2b01      	cmp	r3, #1
 8006932:	d101      	bne.n	8006938 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006934:	2302      	movs	r3, #2
 8006936:	e03d      	b.n	80069b4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2201      	movs	r2, #1
 800693c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	4313      	orrs	r3, r2
 800694c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	4313      	orrs	r3, r2
 800695a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	4313      	orrs	r3, r2
 8006968:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4313      	orrs	r3, r2
 8006976:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	4313      	orrs	r3, r2
 8006984:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	695b      	ldr	r3, [r3, #20]
 8006990:	4313      	orrs	r3, r2
 8006992:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	69db      	ldr	r3, [r3, #28]
 800699e:	4313      	orrs	r3, r2
 80069a0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	68fa      	ldr	r2, [r7, #12]
 80069a8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80069b2:	2300      	movs	r3, #0
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3714      	adds	r7, #20
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b082      	sub	sp, #8
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d101      	bne.n	80069d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069ce:	2301      	movs	r3, #1
 80069d0:	e042      	b.n	8006a58 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069d8:	b2db      	uxtb	r3, r3
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d106      	bne.n	80069ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2200      	movs	r2, #0
 80069e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f7fb fb34 	bl	8002054 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2224      	movs	r2, #36	@ 0x24
 80069f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68da      	ldr	r2, [r3, #12]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 f82b 	bl	8006a60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	691a      	ldr	r2, [r3, #16]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	695a      	ldr	r2, [r3, #20]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	68da      	ldr	r2, [r3, #12]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2220      	movs	r2, #32
 8006a44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2220      	movs	r2, #32
 8006a4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006a56:	2300      	movs	r3, #0
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3708      	adds	r7, #8
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}

08006a60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a64:	b0c0      	sub	sp, #256	@ 0x100
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	691b      	ldr	r3, [r3, #16]
 8006a74:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a7c:	68d9      	ldr	r1, [r3, #12]
 8006a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	ea40 0301 	orr.w	r3, r0, r1
 8006a88:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a8e:	689a      	ldr	r2, [r3, #8]
 8006a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a94:	691b      	ldr	r3, [r3, #16]
 8006a96:	431a      	orrs	r2, r3
 8006a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a9c:	695b      	ldr	r3, [r3, #20]
 8006a9e:	431a      	orrs	r2, r3
 8006aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aa4:	69db      	ldr	r3, [r3, #28]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006ab8:	f021 010c 	bic.w	r1, r1, #12
 8006abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006ac6:	430b      	orrs	r3, r1
 8006ac8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	695b      	ldr	r3, [r3, #20]
 8006ad2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ada:	6999      	ldr	r1, [r3, #24]
 8006adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	ea40 0301 	orr.w	r3, r0, r1
 8006ae6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	4b8f      	ldr	r3, [pc, #572]	@ (8006d2c <UART_SetConfig+0x2cc>)
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d005      	beq.n	8006b00 <UART_SetConfig+0xa0>
 8006af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	4b8d      	ldr	r3, [pc, #564]	@ (8006d30 <UART_SetConfig+0x2d0>)
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d104      	bne.n	8006b0a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006b00:	f7ff f86c 	bl	8005bdc <HAL_RCC_GetPCLK2Freq>
 8006b04:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006b08:	e003      	b.n	8006b12 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006b0a:	f7ff f853 	bl	8005bb4 <HAL_RCC_GetPCLK1Freq>
 8006b0e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b16:	69db      	ldr	r3, [r3, #28]
 8006b18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b1c:	f040 810c 	bne.w	8006d38 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006b20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b24:	2200      	movs	r2, #0
 8006b26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006b2a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006b2e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006b32:	4622      	mov	r2, r4
 8006b34:	462b      	mov	r3, r5
 8006b36:	1891      	adds	r1, r2, r2
 8006b38:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006b3a:	415b      	adcs	r3, r3
 8006b3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b3e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006b42:	4621      	mov	r1, r4
 8006b44:	eb12 0801 	adds.w	r8, r2, r1
 8006b48:	4629      	mov	r1, r5
 8006b4a:	eb43 0901 	adc.w	r9, r3, r1
 8006b4e:	f04f 0200 	mov.w	r2, #0
 8006b52:	f04f 0300 	mov.w	r3, #0
 8006b56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b62:	4690      	mov	r8, r2
 8006b64:	4699      	mov	r9, r3
 8006b66:	4623      	mov	r3, r4
 8006b68:	eb18 0303 	adds.w	r3, r8, r3
 8006b6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006b70:	462b      	mov	r3, r5
 8006b72:	eb49 0303 	adc.w	r3, r9, r3
 8006b76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006b7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	2200      	movs	r2, #0
 8006b82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006b86:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006b8a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006b8e:	460b      	mov	r3, r1
 8006b90:	18db      	adds	r3, r3, r3
 8006b92:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b94:	4613      	mov	r3, r2
 8006b96:	eb42 0303 	adc.w	r3, r2, r3
 8006b9a:	657b      	str	r3, [r7, #84]	@ 0x54
 8006b9c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006ba0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006ba4:	f7f9 fb64 	bl	8000270 <__aeabi_uldivmod>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	460b      	mov	r3, r1
 8006bac:	4b61      	ldr	r3, [pc, #388]	@ (8006d34 <UART_SetConfig+0x2d4>)
 8006bae:	fba3 2302 	umull	r2, r3, r3, r2
 8006bb2:	095b      	lsrs	r3, r3, #5
 8006bb4:	011c      	lsls	r4, r3, #4
 8006bb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006bc0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006bc4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006bc8:	4642      	mov	r2, r8
 8006bca:	464b      	mov	r3, r9
 8006bcc:	1891      	adds	r1, r2, r2
 8006bce:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006bd0:	415b      	adcs	r3, r3
 8006bd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bd4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006bd8:	4641      	mov	r1, r8
 8006bda:	eb12 0a01 	adds.w	sl, r2, r1
 8006bde:	4649      	mov	r1, r9
 8006be0:	eb43 0b01 	adc.w	fp, r3, r1
 8006be4:	f04f 0200 	mov.w	r2, #0
 8006be8:	f04f 0300 	mov.w	r3, #0
 8006bec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006bf0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006bf4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006bf8:	4692      	mov	sl, r2
 8006bfa:	469b      	mov	fp, r3
 8006bfc:	4643      	mov	r3, r8
 8006bfe:	eb1a 0303 	adds.w	r3, sl, r3
 8006c02:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c06:	464b      	mov	r3, r9
 8006c08:	eb4b 0303 	adc.w	r3, fp, r3
 8006c0c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c1c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006c20:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006c24:	460b      	mov	r3, r1
 8006c26:	18db      	adds	r3, r3, r3
 8006c28:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c2a:	4613      	mov	r3, r2
 8006c2c:	eb42 0303 	adc.w	r3, r2, r3
 8006c30:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c32:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006c36:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006c3a:	f7f9 fb19 	bl	8000270 <__aeabi_uldivmod>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	460b      	mov	r3, r1
 8006c42:	4611      	mov	r1, r2
 8006c44:	4b3b      	ldr	r3, [pc, #236]	@ (8006d34 <UART_SetConfig+0x2d4>)
 8006c46:	fba3 2301 	umull	r2, r3, r3, r1
 8006c4a:	095b      	lsrs	r3, r3, #5
 8006c4c:	2264      	movs	r2, #100	@ 0x64
 8006c4e:	fb02 f303 	mul.w	r3, r2, r3
 8006c52:	1acb      	subs	r3, r1, r3
 8006c54:	00db      	lsls	r3, r3, #3
 8006c56:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006c5a:	4b36      	ldr	r3, [pc, #216]	@ (8006d34 <UART_SetConfig+0x2d4>)
 8006c5c:	fba3 2302 	umull	r2, r3, r3, r2
 8006c60:	095b      	lsrs	r3, r3, #5
 8006c62:	005b      	lsls	r3, r3, #1
 8006c64:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006c68:	441c      	add	r4, r3
 8006c6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006c74:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006c78:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006c7c:	4642      	mov	r2, r8
 8006c7e:	464b      	mov	r3, r9
 8006c80:	1891      	adds	r1, r2, r2
 8006c82:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006c84:	415b      	adcs	r3, r3
 8006c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c88:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006c8c:	4641      	mov	r1, r8
 8006c8e:	1851      	adds	r1, r2, r1
 8006c90:	6339      	str	r1, [r7, #48]	@ 0x30
 8006c92:	4649      	mov	r1, r9
 8006c94:	414b      	adcs	r3, r1
 8006c96:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c98:	f04f 0200 	mov.w	r2, #0
 8006c9c:	f04f 0300 	mov.w	r3, #0
 8006ca0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006ca4:	4659      	mov	r1, fp
 8006ca6:	00cb      	lsls	r3, r1, #3
 8006ca8:	4651      	mov	r1, sl
 8006caa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cae:	4651      	mov	r1, sl
 8006cb0:	00ca      	lsls	r2, r1, #3
 8006cb2:	4610      	mov	r0, r2
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	4642      	mov	r2, r8
 8006cba:	189b      	adds	r3, r3, r2
 8006cbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006cc0:	464b      	mov	r3, r9
 8006cc2:	460a      	mov	r2, r1
 8006cc4:	eb42 0303 	adc.w	r3, r2, r3
 8006cc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006cd8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006cdc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	18db      	adds	r3, r3, r3
 8006ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	eb42 0303 	adc.w	r3, r2, r3
 8006cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006cf2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006cf6:	f7f9 fabb 	bl	8000270 <__aeabi_uldivmod>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	460b      	mov	r3, r1
 8006cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8006d34 <UART_SetConfig+0x2d4>)
 8006d00:	fba3 1302 	umull	r1, r3, r3, r2
 8006d04:	095b      	lsrs	r3, r3, #5
 8006d06:	2164      	movs	r1, #100	@ 0x64
 8006d08:	fb01 f303 	mul.w	r3, r1, r3
 8006d0c:	1ad3      	subs	r3, r2, r3
 8006d0e:	00db      	lsls	r3, r3, #3
 8006d10:	3332      	adds	r3, #50	@ 0x32
 8006d12:	4a08      	ldr	r2, [pc, #32]	@ (8006d34 <UART_SetConfig+0x2d4>)
 8006d14:	fba2 2303 	umull	r2, r3, r2, r3
 8006d18:	095b      	lsrs	r3, r3, #5
 8006d1a:	f003 0207 	and.w	r2, r3, #7
 8006d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4422      	add	r2, r4
 8006d26:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006d28:	e106      	b.n	8006f38 <UART_SetConfig+0x4d8>
 8006d2a:	bf00      	nop
 8006d2c:	40011000 	.word	0x40011000
 8006d30:	40011400 	.word	0x40011400
 8006d34:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006d42:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006d46:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006d4a:	4642      	mov	r2, r8
 8006d4c:	464b      	mov	r3, r9
 8006d4e:	1891      	adds	r1, r2, r2
 8006d50:	6239      	str	r1, [r7, #32]
 8006d52:	415b      	adcs	r3, r3
 8006d54:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d56:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006d5a:	4641      	mov	r1, r8
 8006d5c:	1854      	adds	r4, r2, r1
 8006d5e:	4649      	mov	r1, r9
 8006d60:	eb43 0501 	adc.w	r5, r3, r1
 8006d64:	f04f 0200 	mov.w	r2, #0
 8006d68:	f04f 0300 	mov.w	r3, #0
 8006d6c:	00eb      	lsls	r3, r5, #3
 8006d6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d72:	00e2      	lsls	r2, r4, #3
 8006d74:	4614      	mov	r4, r2
 8006d76:	461d      	mov	r5, r3
 8006d78:	4643      	mov	r3, r8
 8006d7a:	18e3      	adds	r3, r4, r3
 8006d7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006d80:	464b      	mov	r3, r9
 8006d82:	eb45 0303 	adc.w	r3, r5, r3
 8006d86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006d9a:	f04f 0200 	mov.w	r2, #0
 8006d9e:	f04f 0300 	mov.w	r3, #0
 8006da2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006da6:	4629      	mov	r1, r5
 8006da8:	008b      	lsls	r3, r1, #2
 8006daa:	4621      	mov	r1, r4
 8006dac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006db0:	4621      	mov	r1, r4
 8006db2:	008a      	lsls	r2, r1, #2
 8006db4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006db8:	f7f9 fa5a 	bl	8000270 <__aeabi_uldivmod>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	460b      	mov	r3, r1
 8006dc0:	4b60      	ldr	r3, [pc, #384]	@ (8006f44 <UART_SetConfig+0x4e4>)
 8006dc2:	fba3 2302 	umull	r2, r3, r3, r2
 8006dc6:	095b      	lsrs	r3, r3, #5
 8006dc8:	011c      	lsls	r4, r3, #4
 8006dca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006dd4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006dd8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006ddc:	4642      	mov	r2, r8
 8006dde:	464b      	mov	r3, r9
 8006de0:	1891      	adds	r1, r2, r2
 8006de2:	61b9      	str	r1, [r7, #24]
 8006de4:	415b      	adcs	r3, r3
 8006de6:	61fb      	str	r3, [r7, #28]
 8006de8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006dec:	4641      	mov	r1, r8
 8006dee:	1851      	adds	r1, r2, r1
 8006df0:	6139      	str	r1, [r7, #16]
 8006df2:	4649      	mov	r1, r9
 8006df4:	414b      	adcs	r3, r1
 8006df6:	617b      	str	r3, [r7, #20]
 8006df8:	f04f 0200 	mov.w	r2, #0
 8006dfc:	f04f 0300 	mov.w	r3, #0
 8006e00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e04:	4659      	mov	r1, fp
 8006e06:	00cb      	lsls	r3, r1, #3
 8006e08:	4651      	mov	r1, sl
 8006e0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e0e:	4651      	mov	r1, sl
 8006e10:	00ca      	lsls	r2, r1, #3
 8006e12:	4610      	mov	r0, r2
 8006e14:	4619      	mov	r1, r3
 8006e16:	4603      	mov	r3, r0
 8006e18:	4642      	mov	r2, r8
 8006e1a:	189b      	adds	r3, r3, r2
 8006e1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006e20:	464b      	mov	r3, r9
 8006e22:	460a      	mov	r2, r1
 8006e24:	eb42 0303 	adc.w	r3, r2, r3
 8006e28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006e36:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006e38:	f04f 0200 	mov.w	r2, #0
 8006e3c:	f04f 0300 	mov.w	r3, #0
 8006e40:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006e44:	4649      	mov	r1, r9
 8006e46:	008b      	lsls	r3, r1, #2
 8006e48:	4641      	mov	r1, r8
 8006e4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e4e:	4641      	mov	r1, r8
 8006e50:	008a      	lsls	r2, r1, #2
 8006e52:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006e56:	f7f9 fa0b 	bl	8000270 <__aeabi_uldivmod>
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	460b      	mov	r3, r1
 8006e5e:	4611      	mov	r1, r2
 8006e60:	4b38      	ldr	r3, [pc, #224]	@ (8006f44 <UART_SetConfig+0x4e4>)
 8006e62:	fba3 2301 	umull	r2, r3, r3, r1
 8006e66:	095b      	lsrs	r3, r3, #5
 8006e68:	2264      	movs	r2, #100	@ 0x64
 8006e6a:	fb02 f303 	mul.w	r3, r2, r3
 8006e6e:	1acb      	subs	r3, r1, r3
 8006e70:	011b      	lsls	r3, r3, #4
 8006e72:	3332      	adds	r3, #50	@ 0x32
 8006e74:	4a33      	ldr	r2, [pc, #204]	@ (8006f44 <UART_SetConfig+0x4e4>)
 8006e76:	fba2 2303 	umull	r2, r3, r2, r3
 8006e7a:	095b      	lsrs	r3, r3, #5
 8006e7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006e80:	441c      	add	r4, r3
 8006e82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e86:	2200      	movs	r2, #0
 8006e88:	673b      	str	r3, [r7, #112]	@ 0x70
 8006e8a:	677a      	str	r2, [r7, #116]	@ 0x74
 8006e8c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006e90:	4642      	mov	r2, r8
 8006e92:	464b      	mov	r3, r9
 8006e94:	1891      	adds	r1, r2, r2
 8006e96:	60b9      	str	r1, [r7, #8]
 8006e98:	415b      	adcs	r3, r3
 8006e9a:	60fb      	str	r3, [r7, #12]
 8006e9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ea0:	4641      	mov	r1, r8
 8006ea2:	1851      	adds	r1, r2, r1
 8006ea4:	6039      	str	r1, [r7, #0]
 8006ea6:	4649      	mov	r1, r9
 8006ea8:	414b      	adcs	r3, r1
 8006eaa:	607b      	str	r3, [r7, #4]
 8006eac:	f04f 0200 	mov.w	r2, #0
 8006eb0:	f04f 0300 	mov.w	r3, #0
 8006eb4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006eb8:	4659      	mov	r1, fp
 8006eba:	00cb      	lsls	r3, r1, #3
 8006ebc:	4651      	mov	r1, sl
 8006ebe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ec2:	4651      	mov	r1, sl
 8006ec4:	00ca      	lsls	r2, r1, #3
 8006ec6:	4610      	mov	r0, r2
 8006ec8:	4619      	mov	r1, r3
 8006eca:	4603      	mov	r3, r0
 8006ecc:	4642      	mov	r2, r8
 8006ece:	189b      	adds	r3, r3, r2
 8006ed0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ed2:	464b      	mov	r3, r9
 8006ed4:	460a      	mov	r2, r1
 8006ed6:	eb42 0303 	adc.w	r3, r2, r3
 8006eda:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	663b      	str	r3, [r7, #96]	@ 0x60
 8006ee6:	667a      	str	r2, [r7, #100]	@ 0x64
 8006ee8:	f04f 0200 	mov.w	r2, #0
 8006eec:	f04f 0300 	mov.w	r3, #0
 8006ef0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006ef4:	4649      	mov	r1, r9
 8006ef6:	008b      	lsls	r3, r1, #2
 8006ef8:	4641      	mov	r1, r8
 8006efa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006efe:	4641      	mov	r1, r8
 8006f00:	008a      	lsls	r2, r1, #2
 8006f02:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006f06:	f7f9 f9b3 	bl	8000270 <__aeabi_uldivmod>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	460b      	mov	r3, r1
 8006f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f44 <UART_SetConfig+0x4e4>)
 8006f10:	fba3 1302 	umull	r1, r3, r3, r2
 8006f14:	095b      	lsrs	r3, r3, #5
 8006f16:	2164      	movs	r1, #100	@ 0x64
 8006f18:	fb01 f303 	mul.w	r3, r1, r3
 8006f1c:	1ad3      	subs	r3, r2, r3
 8006f1e:	011b      	lsls	r3, r3, #4
 8006f20:	3332      	adds	r3, #50	@ 0x32
 8006f22:	4a08      	ldr	r2, [pc, #32]	@ (8006f44 <UART_SetConfig+0x4e4>)
 8006f24:	fba2 2303 	umull	r2, r3, r2, r3
 8006f28:	095b      	lsrs	r3, r3, #5
 8006f2a:	f003 020f 	and.w	r2, r3, #15
 8006f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4422      	add	r2, r4
 8006f36:	609a      	str	r2, [r3, #8]
}
 8006f38:	bf00      	nop
 8006f3a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f44:	51eb851f 	.word	0x51eb851f

08006f48 <__NVIC_SetPriority>:
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b083      	sub	sp, #12
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	4603      	mov	r3, r0
 8006f50:	6039      	str	r1, [r7, #0]
 8006f52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	db0a      	blt.n	8006f72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	b2da      	uxtb	r2, r3
 8006f60:	490c      	ldr	r1, [pc, #48]	@ (8006f94 <__NVIC_SetPriority+0x4c>)
 8006f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f66:	0112      	lsls	r2, r2, #4
 8006f68:	b2d2      	uxtb	r2, r2
 8006f6a:	440b      	add	r3, r1
 8006f6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006f70:	e00a      	b.n	8006f88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	b2da      	uxtb	r2, r3
 8006f76:	4908      	ldr	r1, [pc, #32]	@ (8006f98 <__NVIC_SetPriority+0x50>)
 8006f78:	79fb      	ldrb	r3, [r7, #7]
 8006f7a:	f003 030f 	and.w	r3, r3, #15
 8006f7e:	3b04      	subs	r3, #4
 8006f80:	0112      	lsls	r2, r2, #4
 8006f82:	b2d2      	uxtb	r2, r2
 8006f84:	440b      	add	r3, r1
 8006f86:	761a      	strb	r2, [r3, #24]
}
 8006f88:	bf00      	nop
 8006f8a:	370c      	adds	r7, #12
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr
 8006f94:	e000e100 	.word	0xe000e100
 8006f98:	e000ed00 	.word	0xe000ed00

08006f9c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006fa0:	2100      	movs	r1, #0
 8006fa2:	f06f 0004 	mvn.w	r0, #4
 8006fa6:	f7ff ffcf 	bl	8006f48 <__NVIC_SetPriority>
#endif
}
 8006faa:	bf00      	nop
 8006fac:	bd80      	pop	{r7, pc}
	...

08006fb0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fb6:	f3ef 8305 	mrs	r3, IPSR
 8006fba:	603b      	str	r3, [r7, #0]
  return(result);
 8006fbc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d003      	beq.n	8006fca <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006fc2:	f06f 0305 	mvn.w	r3, #5
 8006fc6:	607b      	str	r3, [r7, #4]
 8006fc8:	e00c      	b.n	8006fe4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006fca:	4b0a      	ldr	r3, [pc, #40]	@ (8006ff4 <osKernelInitialize+0x44>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d105      	bne.n	8006fde <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006fd2:	4b08      	ldr	r3, [pc, #32]	@ (8006ff4 <osKernelInitialize+0x44>)
 8006fd4:	2201      	movs	r2, #1
 8006fd6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	607b      	str	r3, [r7, #4]
 8006fdc:	e002      	b.n	8006fe4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006fde:	f04f 33ff 	mov.w	r3, #4294967295
 8006fe2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006fe4:	687b      	ldr	r3, [r7, #4]
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	370c      	adds	r7, #12
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr
 8006ff2:	bf00      	nop
 8006ff4:	200009b0 	.word	0x200009b0

08006ff8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b082      	sub	sp, #8
 8006ffc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ffe:	f3ef 8305 	mrs	r3, IPSR
 8007002:	603b      	str	r3, [r7, #0]
  return(result);
 8007004:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007006:	2b00      	cmp	r3, #0
 8007008:	d003      	beq.n	8007012 <osKernelStart+0x1a>
    stat = osErrorISR;
 800700a:	f06f 0305 	mvn.w	r3, #5
 800700e:	607b      	str	r3, [r7, #4]
 8007010:	e010      	b.n	8007034 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007012:	4b0b      	ldr	r3, [pc, #44]	@ (8007040 <osKernelStart+0x48>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2b01      	cmp	r3, #1
 8007018:	d109      	bne.n	800702e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800701a:	f7ff ffbf 	bl	8006f9c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800701e:	4b08      	ldr	r3, [pc, #32]	@ (8007040 <osKernelStart+0x48>)
 8007020:	2202      	movs	r2, #2
 8007022:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007024:	f001 fdec 	bl	8008c00 <vTaskStartScheduler>
      stat = osOK;
 8007028:	2300      	movs	r3, #0
 800702a:	607b      	str	r3, [r7, #4]
 800702c:	e002      	b.n	8007034 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800702e:	f04f 33ff 	mov.w	r3, #4294967295
 8007032:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007034:	687b      	ldr	r3, [r7, #4]
}
 8007036:	4618      	mov	r0, r3
 8007038:	3708      	adds	r7, #8
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}
 800703e:	bf00      	nop
 8007040:	200009b0 	.word	0x200009b0

08007044 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8007044:	b580      	push	{r7, lr}
 8007046:	b082      	sub	sp, #8
 8007048:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800704a:	f3ef 8305 	mrs	r3, IPSR
 800704e:	603b      	str	r3, [r7, #0]
  return(result);
 8007050:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8007052:	2b00      	cmp	r3, #0
 8007054:	d003      	beq.n	800705e <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8007056:	f001 fef7 	bl	8008e48 <xTaskGetTickCountFromISR>
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	e002      	b.n	8007064 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800705e:	f001 fee3 	bl	8008e28 <xTaskGetTickCount>
 8007062:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8007064:	687b      	ldr	r3, [r7, #4]
}
 8007066:	4618      	mov	r0, r3
 8007068:	3708      	adds	r7, #8
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}

0800706e <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800706e:	b580      	push	{r7, lr}
 8007070:	b08e      	sub	sp, #56	@ 0x38
 8007072:	af04      	add	r7, sp, #16
 8007074:	60f8      	str	r0, [r7, #12]
 8007076:	60b9      	str	r1, [r7, #8]
 8007078:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800707a:	2300      	movs	r3, #0
 800707c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800707e:	f3ef 8305 	mrs	r3, IPSR
 8007082:	617b      	str	r3, [r7, #20]
  return(result);
 8007084:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007086:	2b00      	cmp	r3, #0
 8007088:	d17e      	bne.n	8007188 <osThreadNew+0x11a>
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d07b      	beq.n	8007188 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007090:	2380      	movs	r3, #128	@ 0x80
 8007092:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007094:	2318      	movs	r3, #24
 8007096:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007098:	2300      	movs	r3, #0
 800709a:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800709c:	f04f 33ff 	mov.w	r3, #4294967295
 80070a0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d045      	beq.n	8007134 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d002      	beq.n	80070b6 <osThreadNew+0x48>
        name = attr->name;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	699b      	ldr	r3, [r3, #24]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d002      	beq.n	80070c4 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	699b      	ldr	r3, [r3, #24]
 80070c2:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80070c4:	69fb      	ldr	r3, [r7, #28]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d008      	beq.n	80070dc <osThreadNew+0x6e>
 80070ca:	69fb      	ldr	r3, [r7, #28]
 80070cc:	2b38      	cmp	r3, #56	@ 0x38
 80070ce:	d805      	bhi.n	80070dc <osThreadNew+0x6e>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	f003 0301 	and.w	r3, r3, #1
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d001      	beq.n	80070e0 <osThreadNew+0x72>
        return (NULL);
 80070dc:	2300      	movs	r3, #0
 80070de:	e054      	b.n	800718a <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	695b      	ldr	r3, [r3, #20]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d003      	beq.n	80070f0 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	695b      	ldr	r3, [r3, #20]
 80070ec:	089b      	lsrs	r3, r3, #2
 80070ee:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d00e      	beq.n	8007116 <osThreadNew+0xa8>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	68db      	ldr	r3, [r3, #12]
 80070fc:	2b5b      	cmp	r3, #91	@ 0x5b
 80070fe:	d90a      	bls.n	8007116 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007104:	2b00      	cmp	r3, #0
 8007106:	d006      	beq.n	8007116 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	695b      	ldr	r3, [r3, #20]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d002      	beq.n	8007116 <osThreadNew+0xa8>
        mem = 1;
 8007110:	2301      	movs	r3, #1
 8007112:	61bb      	str	r3, [r7, #24]
 8007114:	e010      	b.n	8007138 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d10c      	bne.n	8007138 <osThreadNew+0xca>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	68db      	ldr	r3, [r3, #12]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d108      	bne.n	8007138 <osThreadNew+0xca>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d104      	bne.n	8007138 <osThreadNew+0xca>
          mem = 0;
 800712e:	2300      	movs	r3, #0
 8007130:	61bb      	str	r3, [r7, #24]
 8007132:	e001      	b.n	8007138 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007134:	2300      	movs	r3, #0
 8007136:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007138:	69bb      	ldr	r3, [r7, #24]
 800713a:	2b01      	cmp	r3, #1
 800713c:	d110      	bne.n	8007160 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007142:	687a      	ldr	r2, [r7, #4]
 8007144:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007146:	9202      	str	r2, [sp, #8]
 8007148:	9301      	str	r3, [sp, #4]
 800714a:	69fb      	ldr	r3, [r7, #28]
 800714c:	9300      	str	r3, [sp, #0]
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	6a3a      	ldr	r2, [r7, #32]
 8007152:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007154:	68f8      	ldr	r0, [r7, #12]
 8007156:	f001 faf7 	bl	8008748 <xTaskCreateStatic>
 800715a:	4603      	mov	r3, r0
 800715c:	613b      	str	r3, [r7, #16]
 800715e:	e013      	b.n	8007188 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007160:	69bb      	ldr	r3, [r7, #24]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d110      	bne.n	8007188 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007166:	6a3b      	ldr	r3, [r7, #32]
 8007168:	b29a      	uxth	r2, r3
 800716a:	f107 0310 	add.w	r3, r7, #16
 800716e:	9301      	str	r3, [sp, #4]
 8007170:	69fb      	ldr	r3, [r7, #28]
 8007172:	9300      	str	r3, [sp, #0]
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007178:	68f8      	ldr	r0, [r7, #12]
 800717a:	f001 fb45 	bl	8008808 <xTaskCreate>
 800717e:	4603      	mov	r3, r0
 8007180:	2b01      	cmp	r3, #1
 8007182:	d001      	beq.n	8007188 <osThreadNew+0x11a>
            hTask = NULL;
 8007184:	2300      	movs	r3, #0
 8007186:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007188:	693b      	ldr	r3, [r7, #16]
}
 800718a:	4618      	mov	r0, r3
 800718c:	3728      	adds	r7, #40	@ 0x28
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}

08007192 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007192:	b580      	push	{r7, lr}
 8007194:	b084      	sub	sp, #16
 8007196:	af00      	add	r7, sp, #0
 8007198:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800719a:	f3ef 8305 	mrs	r3, IPSR
 800719e:	60bb      	str	r3, [r7, #8]
  return(result);
 80071a0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d003      	beq.n	80071ae <osDelay+0x1c>
    stat = osErrorISR;
 80071a6:	f06f 0305 	mvn.w	r3, #5
 80071aa:	60fb      	str	r3, [r7, #12]
 80071ac:	e007      	b.n	80071be <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80071ae:	2300      	movs	r3, #0
 80071b0:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d002      	beq.n	80071be <osDelay+0x2c>
      vTaskDelay(ticks);
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f001 fceb 	bl	8008b94 <vTaskDelay>
    }
  }

  return (stat);
 80071be:	68fb      	ldr	r3, [r7, #12]
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3710      	adds	r7, #16
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b088      	sub	sp, #32
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80071d0:	2300      	movs	r3, #0
 80071d2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071d4:	f3ef 8305 	mrs	r3, IPSR
 80071d8:	60bb      	str	r3, [r7, #8]
  return(result);
 80071da:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d174      	bne.n	80072ca <osMutexNew+0x102>
    if (attr != NULL) {
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d003      	beq.n	80071ee <osMutexNew+0x26>
      type = attr->attr_bits;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	61bb      	str	r3, [r7, #24]
 80071ec:	e001      	b.n	80071f2 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80071ee:	2300      	movs	r3, #0
 80071f0:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80071f2:	69bb      	ldr	r3, [r7, #24]
 80071f4:	f003 0301 	and.w	r3, r3, #1
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d002      	beq.n	8007202 <osMutexNew+0x3a>
      rmtx = 1U;
 80071fc:	2301      	movs	r3, #1
 80071fe:	617b      	str	r3, [r7, #20]
 8007200:	e001      	b.n	8007206 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8007202:	2300      	movs	r3, #0
 8007204:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8007206:	69bb      	ldr	r3, [r7, #24]
 8007208:	f003 0308 	and.w	r3, r3, #8
 800720c:	2b00      	cmp	r3, #0
 800720e:	d15c      	bne.n	80072ca <osMutexNew+0x102>
      mem = -1;
 8007210:	f04f 33ff 	mov.w	r3, #4294967295
 8007214:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d015      	beq.n	8007248 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d006      	beq.n	8007232 <osMutexNew+0x6a>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	2b4f      	cmp	r3, #79	@ 0x4f
 800722a:	d902      	bls.n	8007232 <osMutexNew+0x6a>
          mem = 1;
 800722c:	2301      	movs	r3, #1
 800722e:	613b      	str	r3, [r7, #16]
 8007230:	e00c      	b.n	800724c <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d108      	bne.n	800724c <osMutexNew+0x84>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	68db      	ldr	r3, [r3, #12]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d104      	bne.n	800724c <osMutexNew+0x84>
            mem = 0;
 8007242:	2300      	movs	r3, #0
 8007244:	613b      	str	r3, [r7, #16]
 8007246:	e001      	b.n	800724c <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8007248:	2300      	movs	r3, #0
 800724a:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	2b01      	cmp	r3, #1
 8007250:	d112      	bne.n	8007278 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d007      	beq.n	8007268 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	4619      	mov	r1, r3
 800725e:	2004      	movs	r0, #4
 8007260:	f000 fc51 	bl	8007b06 <xQueueCreateMutexStatic>
 8007264:	61f8      	str	r0, [r7, #28]
 8007266:	e016      	b.n	8007296 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	4619      	mov	r1, r3
 800726e:	2001      	movs	r0, #1
 8007270:	f000 fc49 	bl	8007b06 <xQueueCreateMutexStatic>
 8007274:	61f8      	str	r0, [r7, #28]
 8007276:	e00e      	b.n	8007296 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d10b      	bne.n	8007296 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d004      	beq.n	800728e <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8007284:	2004      	movs	r0, #4
 8007286:	f000 fc26 	bl	8007ad6 <xQueueCreateMutex>
 800728a:	61f8      	str	r0, [r7, #28]
 800728c:	e003      	b.n	8007296 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800728e:	2001      	movs	r0, #1
 8007290:	f000 fc21 	bl	8007ad6 <xQueueCreateMutex>
 8007294:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8007296:	69fb      	ldr	r3, [r7, #28]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d00c      	beq.n	80072b6 <osMutexNew+0xee>
        if (attr != NULL) {
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d003      	beq.n	80072aa <osMutexNew+0xe2>
          name = attr->name;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	60fb      	str	r3, [r7, #12]
 80072a8:	e001      	b.n	80072ae <osMutexNew+0xe6>
        } else {
          name = NULL;
 80072aa:	2300      	movs	r3, #0
 80072ac:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80072ae:	68f9      	ldr	r1, [r7, #12]
 80072b0:	69f8      	ldr	r0, [r7, #28]
 80072b2:	f001 f9eb 	bl	800868c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80072b6:	69fb      	ldr	r3, [r7, #28]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d006      	beq.n	80072ca <osMutexNew+0x102>
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d003      	beq.n	80072ca <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80072c2:	69fb      	ldr	r3, [r7, #28]
 80072c4:	f043 0301 	orr.w	r3, r3, #1
 80072c8:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80072ca:	69fb      	ldr	r3, [r7, #28]
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3720      	adds	r7, #32
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b086      	sub	sp, #24
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f023 0301 	bic.w	r3, r3, #1
 80072e4:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f003 0301 	and.w	r3, r3, #1
 80072ec:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80072ee:	2300      	movs	r3, #0
 80072f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072f2:	f3ef 8305 	mrs	r3, IPSR
 80072f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80072f8:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d003      	beq.n	8007306 <osMutexAcquire+0x32>
    stat = osErrorISR;
 80072fe:	f06f 0305 	mvn.w	r3, #5
 8007302:	617b      	str	r3, [r7, #20]
 8007304:	e02c      	b.n	8007360 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d103      	bne.n	8007314 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800730c:	f06f 0303 	mvn.w	r3, #3
 8007310:	617b      	str	r3, [r7, #20]
 8007312:	e025      	b.n	8007360 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d011      	beq.n	800733e <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800731a:	6839      	ldr	r1, [r7, #0]
 800731c:	6938      	ldr	r0, [r7, #16]
 800731e:	f000 fc42 	bl	8007ba6 <xQueueTakeMutexRecursive>
 8007322:	4603      	mov	r3, r0
 8007324:	2b01      	cmp	r3, #1
 8007326:	d01b      	beq.n	8007360 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d003      	beq.n	8007336 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800732e:	f06f 0301 	mvn.w	r3, #1
 8007332:	617b      	str	r3, [r7, #20]
 8007334:	e014      	b.n	8007360 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8007336:	f06f 0302 	mvn.w	r3, #2
 800733a:	617b      	str	r3, [r7, #20]
 800733c:	e010      	b.n	8007360 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800733e:	6839      	ldr	r1, [r7, #0]
 8007340:	6938      	ldr	r0, [r7, #16]
 8007342:	f000 fee9 	bl	8008118 <xQueueSemaphoreTake>
 8007346:	4603      	mov	r3, r0
 8007348:	2b01      	cmp	r3, #1
 800734a:	d009      	beq.n	8007360 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d003      	beq.n	800735a <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8007352:	f06f 0301 	mvn.w	r3, #1
 8007356:	617b      	str	r3, [r7, #20]
 8007358:	e002      	b.n	8007360 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800735a:	f06f 0302 	mvn.w	r3, #2
 800735e:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8007360:	697b      	ldr	r3, [r7, #20]
}
 8007362:	4618      	mov	r0, r3
 8007364:	3718      	adds	r7, #24
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}

0800736a <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800736a:	b580      	push	{r7, lr}
 800736c:	b086      	sub	sp, #24
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f023 0301 	bic.w	r3, r3, #1
 8007378:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f003 0301 	and.w	r3, r3, #1
 8007380:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007382:	2300      	movs	r3, #0
 8007384:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007386:	f3ef 8305 	mrs	r3, IPSR
 800738a:	60bb      	str	r3, [r7, #8]
  return(result);
 800738c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800738e:	2b00      	cmp	r3, #0
 8007390:	d003      	beq.n	800739a <osMutexRelease+0x30>
    stat = osErrorISR;
 8007392:	f06f 0305 	mvn.w	r3, #5
 8007396:	617b      	str	r3, [r7, #20]
 8007398:	e01f      	b.n	80073da <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d103      	bne.n	80073a8 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80073a0:	f06f 0303 	mvn.w	r3, #3
 80073a4:	617b      	str	r3, [r7, #20]
 80073a6:	e018      	b.n	80073da <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d009      	beq.n	80073c2 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80073ae:	6938      	ldr	r0, [r7, #16]
 80073b0:	f000 fbc4 	bl	8007b3c <xQueueGiveMutexRecursive>
 80073b4:	4603      	mov	r3, r0
 80073b6:	2b01      	cmp	r3, #1
 80073b8:	d00f      	beq.n	80073da <osMutexRelease+0x70>
        stat = osErrorResource;
 80073ba:	f06f 0302 	mvn.w	r3, #2
 80073be:	617b      	str	r3, [r7, #20]
 80073c0:	e00b      	b.n	80073da <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80073c2:	2300      	movs	r3, #0
 80073c4:	2200      	movs	r2, #0
 80073c6:	2100      	movs	r1, #0
 80073c8:	6938      	ldr	r0, [r7, #16]
 80073ca:	f000 fc23 	bl	8007c14 <xQueueGenericSend>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d002      	beq.n	80073da <osMutexRelease+0x70>
        stat = osErrorResource;
 80073d4:	f06f 0302 	mvn.w	r3, #2
 80073d8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80073da:	697b      	ldr	r3, [r7, #20]
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3718      	adds	r7, #24
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b08a      	sub	sp, #40	@ 0x28
 80073e8:	af02      	add	r7, sp, #8
 80073ea:	60f8      	str	r0, [r7, #12]
 80073ec:	60b9      	str	r1, [r7, #8]
 80073ee:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80073f0:	2300      	movs	r3, #0
 80073f2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073f4:	f3ef 8305 	mrs	r3, IPSR
 80073f8:	613b      	str	r3, [r7, #16]
  return(result);
 80073fa:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d15f      	bne.n	80074c0 <osMessageQueueNew+0xdc>
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d05c      	beq.n	80074c0 <osMessageQueueNew+0xdc>
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d059      	beq.n	80074c0 <osMessageQueueNew+0xdc>
    mem = -1;
 800740c:	f04f 33ff 	mov.w	r3, #4294967295
 8007410:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d029      	beq.n	800746c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	689b      	ldr	r3, [r3, #8]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d012      	beq.n	8007446 <osMessageQueueNew+0x62>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	68db      	ldr	r3, [r3, #12]
 8007424:	2b4f      	cmp	r3, #79	@ 0x4f
 8007426:	d90e      	bls.n	8007446 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800742c:	2b00      	cmp	r3, #0
 800742e:	d00a      	beq.n	8007446 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	695a      	ldr	r2, [r3, #20]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	68b9      	ldr	r1, [r7, #8]
 8007438:	fb01 f303 	mul.w	r3, r1, r3
 800743c:	429a      	cmp	r2, r3
 800743e:	d302      	bcc.n	8007446 <osMessageQueueNew+0x62>
        mem = 1;
 8007440:	2301      	movs	r3, #1
 8007442:	61bb      	str	r3, [r7, #24]
 8007444:	e014      	b.n	8007470 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d110      	bne.n	8007470 <osMessageQueueNew+0x8c>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d10c      	bne.n	8007470 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800745a:	2b00      	cmp	r3, #0
 800745c:	d108      	bne.n	8007470 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d104      	bne.n	8007470 <osMessageQueueNew+0x8c>
          mem = 0;
 8007466:	2300      	movs	r3, #0
 8007468:	61bb      	str	r3, [r7, #24]
 800746a:	e001      	b.n	8007470 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800746c:	2300      	movs	r3, #0
 800746e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	2b01      	cmp	r3, #1
 8007474:	d10b      	bne.n	800748e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	691a      	ldr	r2, [r3, #16]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	689b      	ldr	r3, [r3, #8]
 800747e:	2100      	movs	r1, #0
 8007480:	9100      	str	r1, [sp, #0]
 8007482:	68b9      	ldr	r1, [r7, #8]
 8007484:	68f8      	ldr	r0, [r7, #12]
 8007486:	f000 fa31 	bl	80078ec <xQueueGenericCreateStatic>
 800748a:	61f8      	str	r0, [r7, #28]
 800748c:	e008      	b.n	80074a0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800748e:	69bb      	ldr	r3, [r7, #24]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d105      	bne.n	80074a0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8007494:	2200      	movs	r2, #0
 8007496:	68b9      	ldr	r1, [r7, #8]
 8007498:	68f8      	ldr	r0, [r7, #12]
 800749a:	f000 faa4 	bl	80079e6 <xQueueGenericCreate>
 800749e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80074a0:	69fb      	ldr	r3, [r7, #28]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d00c      	beq.n	80074c0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d003      	beq.n	80074b4 <osMessageQueueNew+0xd0>
        name = attr->name;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	617b      	str	r3, [r7, #20]
 80074b2:	e001      	b.n	80074b8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80074b4:	2300      	movs	r3, #0
 80074b6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80074b8:	6979      	ldr	r1, [r7, #20]
 80074ba:	69f8      	ldr	r0, [r7, #28]
 80074bc:	f001 f8e6 	bl	800868c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80074c0:	69fb      	ldr	r3, [r7, #28]
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3720      	adds	r7, #32
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
	...

080074cc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b088      	sub	sp, #32
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	60f8      	str	r0, [r7, #12]
 80074d4:	60b9      	str	r1, [r7, #8]
 80074d6:	603b      	str	r3, [r7, #0]
 80074d8:	4613      	mov	r3, r2
 80074da:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80074e0:	2300      	movs	r3, #0
 80074e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074e4:	f3ef 8305 	mrs	r3, IPSR
 80074e8:	617b      	str	r3, [r7, #20]
  return(result);
 80074ea:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d028      	beq.n	8007542 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d005      	beq.n	8007502 <osMessageQueuePut+0x36>
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d002      	beq.n	8007502 <osMessageQueuePut+0x36>
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d003      	beq.n	800750a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8007502:	f06f 0303 	mvn.w	r3, #3
 8007506:	61fb      	str	r3, [r7, #28]
 8007508:	e038      	b.n	800757c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800750a:	2300      	movs	r3, #0
 800750c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800750e:	f107 0210 	add.w	r2, r7, #16
 8007512:	2300      	movs	r3, #0
 8007514:	68b9      	ldr	r1, [r7, #8]
 8007516:	69b8      	ldr	r0, [r7, #24]
 8007518:	f000 fc7e 	bl	8007e18 <xQueueGenericSendFromISR>
 800751c:	4603      	mov	r3, r0
 800751e:	2b01      	cmp	r3, #1
 8007520:	d003      	beq.n	800752a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8007522:	f06f 0302 	mvn.w	r3, #2
 8007526:	61fb      	str	r3, [r7, #28]
 8007528:	e028      	b.n	800757c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d025      	beq.n	800757c <osMessageQueuePut+0xb0>
 8007530:	4b15      	ldr	r3, [pc, #84]	@ (8007588 <osMessageQueuePut+0xbc>)
 8007532:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007536:	601a      	str	r2, [r3, #0]
 8007538:	f3bf 8f4f 	dsb	sy
 800753c:	f3bf 8f6f 	isb	sy
 8007540:	e01c      	b.n	800757c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007542:	69bb      	ldr	r3, [r7, #24]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d002      	beq.n	800754e <osMessageQueuePut+0x82>
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d103      	bne.n	8007556 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800754e:	f06f 0303 	mvn.w	r3, #3
 8007552:	61fb      	str	r3, [r7, #28]
 8007554:	e012      	b.n	800757c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007556:	2300      	movs	r3, #0
 8007558:	683a      	ldr	r2, [r7, #0]
 800755a:	68b9      	ldr	r1, [r7, #8]
 800755c:	69b8      	ldr	r0, [r7, #24]
 800755e:	f000 fb59 	bl	8007c14 <xQueueGenericSend>
 8007562:	4603      	mov	r3, r0
 8007564:	2b01      	cmp	r3, #1
 8007566:	d009      	beq.n	800757c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d003      	beq.n	8007576 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800756e:	f06f 0301 	mvn.w	r3, #1
 8007572:	61fb      	str	r3, [r7, #28]
 8007574:	e002      	b.n	800757c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8007576:	f06f 0302 	mvn.w	r3, #2
 800757a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800757c:	69fb      	ldr	r3, [r7, #28]
}
 800757e:	4618      	mov	r0, r3
 8007580:	3720      	adds	r7, #32
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	e000ed04 	.word	0xe000ed04

0800758c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800758c:	b580      	push	{r7, lr}
 800758e:	b088      	sub	sp, #32
 8007590:	af00      	add	r7, sp, #0
 8007592:	60f8      	str	r0, [r7, #12]
 8007594:	60b9      	str	r1, [r7, #8]
 8007596:	607a      	str	r2, [r7, #4]
 8007598:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800759e:	2300      	movs	r3, #0
 80075a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80075a2:	f3ef 8305 	mrs	r3, IPSR
 80075a6:	617b      	str	r3, [r7, #20]
  return(result);
 80075a8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d028      	beq.n	8007600 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80075ae:	69bb      	ldr	r3, [r7, #24]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d005      	beq.n	80075c0 <osMessageQueueGet+0x34>
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d002      	beq.n	80075c0 <osMessageQueueGet+0x34>
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d003      	beq.n	80075c8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80075c0:	f06f 0303 	mvn.w	r3, #3
 80075c4:	61fb      	str	r3, [r7, #28]
 80075c6:	e037      	b.n	8007638 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80075c8:	2300      	movs	r3, #0
 80075ca:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80075cc:	f107 0310 	add.w	r3, r7, #16
 80075d0:	461a      	mov	r2, r3
 80075d2:	68b9      	ldr	r1, [r7, #8]
 80075d4:	69b8      	ldr	r0, [r7, #24]
 80075d6:	f000 feaf 	bl	8008338 <xQueueReceiveFromISR>
 80075da:	4603      	mov	r3, r0
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d003      	beq.n	80075e8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80075e0:	f06f 0302 	mvn.w	r3, #2
 80075e4:	61fb      	str	r3, [r7, #28]
 80075e6:	e027      	b.n	8007638 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d024      	beq.n	8007638 <osMessageQueueGet+0xac>
 80075ee:	4b15      	ldr	r3, [pc, #84]	@ (8007644 <osMessageQueueGet+0xb8>)
 80075f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075f4:	601a      	str	r2, [r3, #0]
 80075f6:	f3bf 8f4f 	dsb	sy
 80075fa:	f3bf 8f6f 	isb	sy
 80075fe:	e01b      	b.n	8007638 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007600:	69bb      	ldr	r3, [r7, #24]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d002      	beq.n	800760c <osMessageQueueGet+0x80>
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d103      	bne.n	8007614 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800760c:	f06f 0303 	mvn.w	r3, #3
 8007610:	61fb      	str	r3, [r7, #28]
 8007612:	e011      	b.n	8007638 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007614:	683a      	ldr	r2, [r7, #0]
 8007616:	68b9      	ldr	r1, [r7, #8]
 8007618:	69b8      	ldr	r0, [r7, #24]
 800761a:	f000 fc9b 	bl	8007f54 <xQueueReceive>
 800761e:	4603      	mov	r3, r0
 8007620:	2b01      	cmp	r3, #1
 8007622:	d009      	beq.n	8007638 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d003      	beq.n	8007632 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800762a:	f06f 0301 	mvn.w	r3, #1
 800762e:	61fb      	str	r3, [r7, #28]
 8007630:	e002      	b.n	8007638 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8007632:	f06f 0302 	mvn.w	r3, #2
 8007636:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007638:	69fb      	ldr	r3, [r7, #28]
}
 800763a:	4618      	mov	r0, r3
 800763c:	3720      	adds	r7, #32
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}
 8007642:	bf00      	nop
 8007644:	e000ed04 	.word	0xe000ed04

08007648 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007648:	b480      	push	{r7}
 800764a:	b085      	sub	sp, #20
 800764c:	af00      	add	r7, sp, #0
 800764e:	60f8      	str	r0, [r7, #12]
 8007650:	60b9      	str	r1, [r7, #8]
 8007652:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	4a07      	ldr	r2, [pc, #28]	@ (8007674 <vApplicationGetIdleTaskMemory+0x2c>)
 8007658:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	4a06      	ldr	r2, [pc, #24]	@ (8007678 <vApplicationGetIdleTaskMemory+0x30>)
 800765e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2280      	movs	r2, #128	@ 0x80
 8007664:	601a      	str	r2, [r3, #0]
}
 8007666:	bf00      	nop
 8007668:	3714      	adds	r7, #20
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop
 8007674:	200009b4 	.word	0x200009b4
 8007678:	20000a10 	.word	0x20000a10

0800767c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800767c:	b480      	push	{r7}
 800767e:	b085      	sub	sp, #20
 8007680:	af00      	add	r7, sp, #0
 8007682:	60f8      	str	r0, [r7, #12]
 8007684:	60b9      	str	r1, [r7, #8]
 8007686:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	4a07      	ldr	r2, [pc, #28]	@ (80076a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800768c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	4a06      	ldr	r2, [pc, #24]	@ (80076ac <vApplicationGetTimerTaskMemory+0x30>)
 8007692:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800769a:	601a      	str	r2, [r3, #0]
}
 800769c:	bf00      	nop
 800769e:	3714      	adds	r7, #20
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr
 80076a8:	20000c10 	.word	0x20000c10
 80076ac:	20000c6c 	.word	0x20000c6c

080076b0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f103 0208 	add.w	r2, r3, #8
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f04f 32ff 	mov.w	r2, #4294967295
 80076c8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f103 0208 	add.w	r2, r3, #8
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f103 0208 	add.w	r2, r3, #8
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2200      	movs	r2, #0
 80076e2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80076e4:	bf00      	nop
 80076e6:	370c      	adds	r7, #12
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2200      	movs	r2, #0
 80076fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80076fe:	bf00      	nop
 8007700:	370c      	adds	r7, #12
 8007702:	46bd      	mov	sp, r7
 8007704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007708:	4770      	bx	lr

0800770a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800770a:	b480      	push	{r7}
 800770c:	b085      	sub	sp, #20
 800770e:	af00      	add	r7, sp, #0
 8007710:	6078      	str	r0, [r7, #4]
 8007712:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	689a      	ldr	r2, [r3, #8]
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	683a      	ldr	r2, [r7, #0]
 800772e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	683a      	ldr	r2, [r7, #0]
 8007734:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	687a      	ldr	r2, [r7, #4]
 800773a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	1c5a      	adds	r2, r3, #1
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	601a      	str	r2, [r3, #0]
}
 8007746:	bf00      	nop
 8007748:	3714      	adds	r7, #20
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr

08007752 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007752:	b480      	push	{r7}
 8007754:	b085      	sub	sp, #20
 8007756:	af00      	add	r7, sp, #0
 8007758:	6078      	str	r0, [r7, #4]
 800775a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007768:	d103      	bne.n	8007772 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	691b      	ldr	r3, [r3, #16]
 800776e:	60fb      	str	r3, [r7, #12]
 8007770:	e00c      	b.n	800778c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	3308      	adds	r3, #8
 8007776:	60fb      	str	r3, [r7, #12]
 8007778:	e002      	b.n	8007780 <vListInsert+0x2e>
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	60fb      	str	r3, [r7, #12]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	68ba      	ldr	r2, [r7, #8]
 8007788:	429a      	cmp	r2, r3
 800778a:	d2f6      	bcs.n	800777a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	685a      	ldr	r2, [r3, #4]
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	685b      	ldr	r3, [r3, #4]
 8007798:	683a      	ldr	r2, [r7, #0]
 800779a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	68fa      	ldr	r2, [r7, #12]
 80077a0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	683a      	ldr	r2, [r7, #0]
 80077a6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	687a      	ldr	r2, [r7, #4]
 80077ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	1c5a      	adds	r2, r3, #1
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	601a      	str	r2, [r3, #0]
}
 80077b8:	bf00      	nop
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80077c4:	b480      	push	{r7}
 80077c6:	b085      	sub	sp, #20
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	691b      	ldr	r3, [r3, #16]
 80077d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	687a      	ldr	r2, [r7, #4]
 80077d8:	6892      	ldr	r2, [r2, #8]
 80077da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	6852      	ldr	r2, [r2, #4]
 80077e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	687a      	ldr	r2, [r7, #4]
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d103      	bne.n	80077f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	689a      	ldr	r2, [r3, #8]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2200      	movs	r2, #0
 80077fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	1e5a      	subs	r2, r3, #1
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
}
 800780c:	4618      	mov	r0, r3
 800780e:	3714      	adds	r7, #20
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr

08007818 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b084      	sub	sp, #16
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
 8007820:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d10b      	bne.n	8007844 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800782c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007830:	f383 8811 	msr	BASEPRI, r3
 8007834:	f3bf 8f6f 	isb	sy
 8007838:	f3bf 8f4f 	dsb	sy
 800783c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800783e:	bf00      	nop
 8007840:	bf00      	nop
 8007842:	e7fd      	b.n	8007840 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007844:	f002 fcb8 	bl	800a1b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007850:	68f9      	ldr	r1, [r7, #12]
 8007852:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007854:	fb01 f303 	mul.w	r3, r1, r3
 8007858:	441a      	add	r2, r3
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2200      	movs	r2, #0
 8007862:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681a      	ldr	r2, [r3, #0]
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681a      	ldr	r2, [r3, #0]
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007874:	3b01      	subs	r3, #1
 8007876:	68f9      	ldr	r1, [r7, #12]
 8007878:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800787a:	fb01 f303 	mul.w	r3, r1, r3
 800787e:	441a      	add	r2, r3
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	22ff      	movs	r2, #255	@ 0xff
 8007888:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	22ff      	movs	r2, #255	@ 0xff
 8007890:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d114      	bne.n	80078c4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	691b      	ldr	r3, [r3, #16]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d01a      	beq.n	80078d8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	3310      	adds	r3, #16
 80078a6:	4618      	mov	r0, r3
 80078a8:	f001 fc4a 	bl	8009140 <xTaskRemoveFromEventList>
 80078ac:	4603      	mov	r3, r0
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d012      	beq.n	80078d8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80078b2:	4b0d      	ldr	r3, [pc, #52]	@ (80078e8 <xQueueGenericReset+0xd0>)
 80078b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078b8:	601a      	str	r2, [r3, #0]
 80078ba:	f3bf 8f4f 	dsb	sy
 80078be:	f3bf 8f6f 	isb	sy
 80078c2:	e009      	b.n	80078d8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	3310      	adds	r3, #16
 80078c8:	4618      	mov	r0, r3
 80078ca:	f7ff fef1 	bl	80076b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	3324      	adds	r3, #36	@ 0x24
 80078d2:	4618      	mov	r0, r3
 80078d4:	f7ff feec 	bl	80076b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80078d8:	f002 fca0 	bl	800a21c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80078dc:	2301      	movs	r3, #1
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3710      	adds	r7, #16
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}
 80078e6:	bf00      	nop
 80078e8:	e000ed04 	.word	0xe000ed04

080078ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b08e      	sub	sp, #56	@ 0x38
 80078f0:	af02      	add	r7, sp, #8
 80078f2:	60f8      	str	r0, [r7, #12]
 80078f4:	60b9      	str	r1, [r7, #8]
 80078f6:	607a      	str	r2, [r7, #4]
 80078f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d10b      	bne.n	8007918 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007904:	f383 8811 	msr	BASEPRI, r3
 8007908:	f3bf 8f6f 	isb	sy
 800790c:	f3bf 8f4f 	dsb	sy
 8007910:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007912:	bf00      	nop
 8007914:	bf00      	nop
 8007916:	e7fd      	b.n	8007914 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d10b      	bne.n	8007936 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800791e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007922:	f383 8811 	msr	BASEPRI, r3
 8007926:	f3bf 8f6f 	isb	sy
 800792a:	f3bf 8f4f 	dsb	sy
 800792e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007930:	bf00      	nop
 8007932:	bf00      	nop
 8007934:	e7fd      	b.n	8007932 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d002      	beq.n	8007942 <xQueueGenericCreateStatic+0x56>
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d001      	beq.n	8007946 <xQueueGenericCreateStatic+0x5a>
 8007942:	2301      	movs	r3, #1
 8007944:	e000      	b.n	8007948 <xQueueGenericCreateStatic+0x5c>
 8007946:	2300      	movs	r3, #0
 8007948:	2b00      	cmp	r3, #0
 800794a:	d10b      	bne.n	8007964 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800794c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007950:	f383 8811 	msr	BASEPRI, r3
 8007954:	f3bf 8f6f 	isb	sy
 8007958:	f3bf 8f4f 	dsb	sy
 800795c:	623b      	str	r3, [r7, #32]
}
 800795e:	bf00      	nop
 8007960:	bf00      	nop
 8007962:	e7fd      	b.n	8007960 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d102      	bne.n	8007970 <xQueueGenericCreateStatic+0x84>
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d101      	bne.n	8007974 <xQueueGenericCreateStatic+0x88>
 8007970:	2301      	movs	r3, #1
 8007972:	e000      	b.n	8007976 <xQueueGenericCreateStatic+0x8a>
 8007974:	2300      	movs	r3, #0
 8007976:	2b00      	cmp	r3, #0
 8007978:	d10b      	bne.n	8007992 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800797a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800797e:	f383 8811 	msr	BASEPRI, r3
 8007982:	f3bf 8f6f 	isb	sy
 8007986:	f3bf 8f4f 	dsb	sy
 800798a:	61fb      	str	r3, [r7, #28]
}
 800798c:	bf00      	nop
 800798e:	bf00      	nop
 8007990:	e7fd      	b.n	800798e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007992:	2350      	movs	r3, #80	@ 0x50
 8007994:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	2b50      	cmp	r3, #80	@ 0x50
 800799a:	d00b      	beq.n	80079b4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800799c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a0:	f383 8811 	msr	BASEPRI, r3
 80079a4:	f3bf 8f6f 	isb	sy
 80079a8:	f3bf 8f4f 	dsb	sy
 80079ac:	61bb      	str	r3, [r7, #24]
}
 80079ae:	bf00      	nop
 80079b0:	bf00      	nop
 80079b2:	e7fd      	b.n	80079b0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80079b4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80079ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d00d      	beq.n	80079dc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80079c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079c2:	2201      	movs	r2, #1
 80079c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80079c8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80079cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ce:	9300      	str	r3, [sp, #0]
 80079d0:	4613      	mov	r3, r2
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	68b9      	ldr	r1, [r7, #8]
 80079d6:	68f8      	ldr	r0, [r7, #12]
 80079d8:	f000 f840 	bl	8007a5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80079dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80079de:	4618      	mov	r0, r3
 80079e0:	3730      	adds	r7, #48	@ 0x30
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}

080079e6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80079e6:	b580      	push	{r7, lr}
 80079e8:	b08a      	sub	sp, #40	@ 0x28
 80079ea:	af02      	add	r7, sp, #8
 80079ec:	60f8      	str	r0, [r7, #12]
 80079ee:	60b9      	str	r1, [r7, #8]
 80079f0:	4613      	mov	r3, r2
 80079f2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d10b      	bne.n	8007a12 <xQueueGenericCreate+0x2c>
	__asm volatile
 80079fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fe:	f383 8811 	msr	BASEPRI, r3
 8007a02:	f3bf 8f6f 	isb	sy
 8007a06:	f3bf 8f4f 	dsb	sy
 8007a0a:	613b      	str	r3, [r7, #16]
}
 8007a0c:	bf00      	nop
 8007a0e:	bf00      	nop
 8007a10:	e7fd      	b.n	8007a0e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	68ba      	ldr	r2, [r7, #8]
 8007a16:	fb02 f303 	mul.w	r3, r2, r3
 8007a1a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007a1c:	69fb      	ldr	r3, [r7, #28]
 8007a1e:	3350      	adds	r3, #80	@ 0x50
 8007a20:	4618      	mov	r0, r3
 8007a22:	f002 fceb 	bl	800a3fc <pvPortMalloc>
 8007a26:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007a28:	69bb      	ldr	r3, [r7, #24]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d011      	beq.n	8007a52 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007a2e:	69bb      	ldr	r3, [r7, #24]
 8007a30:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	3350      	adds	r3, #80	@ 0x50
 8007a36:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007a38:	69bb      	ldr	r3, [r7, #24]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007a40:	79fa      	ldrb	r2, [r7, #7]
 8007a42:	69bb      	ldr	r3, [r7, #24]
 8007a44:	9300      	str	r3, [sp, #0]
 8007a46:	4613      	mov	r3, r2
 8007a48:	697a      	ldr	r2, [r7, #20]
 8007a4a:	68b9      	ldr	r1, [r7, #8]
 8007a4c:	68f8      	ldr	r0, [r7, #12]
 8007a4e:	f000 f805 	bl	8007a5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007a52:	69bb      	ldr	r3, [r7, #24]
	}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3720      	adds	r7, #32
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	607a      	str	r2, [r7, #4]
 8007a68:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d103      	bne.n	8007a78 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007a70:	69bb      	ldr	r3, [r7, #24]
 8007a72:	69ba      	ldr	r2, [r7, #24]
 8007a74:	601a      	str	r2, [r3, #0]
 8007a76:	e002      	b.n	8007a7e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007a78:	69bb      	ldr	r3, [r7, #24]
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	68fa      	ldr	r2, [r7, #12]
 8007a82:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007a84:	69bb      	ldr	r3, [r7, #24]
 8007a86:	68ba      	ldr	r2, [r7, #8]
 8007a88:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007a8a:	2101      	movs	r1, #1
 8007a8c:	69b8      	ldr	r0, [r7, #24]
 8007a8e:	f7ff fec3 	bl	8007818 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007a92:	69bb      	ldr	r3, [r7, #24]
 8007a94:	78fa      	ldrb	r2, [r7, #3]
 8007a96:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007a9a:	bf00      	nop
 8007a9c:	3710      	adds	r7, #16
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}

08007aa2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007aa2:	b580      	push	{r7, lr}
 8007aa4:	b082      	sub	sp, #8
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d00e      	beq.n	8007ace <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	2100      	movs	r1, #0
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f000 f8a3 	bl	8007c14 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007ace:	bf00      	nop
 8007ad0:	3708      	adds	r7, #8
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}

08007ad6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007ad6:	b580      	push	{r7, lr}
 8007ad8:	b086      	sub	sp, #24
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	4603      	mov	r3, r0
 8007ade:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	617b      	str	r3, [r7, #20]
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007ae8:	79fb      	ldrb	r3, [r7, #7]
 8007aea:	461a      	mov	r2, r3
 8007aec:	6939      	ldr	r1, [r7, #16]
 8007aee:	6978      	ldr	r0, [r7, #20]
 8007af0:	f7ff ff79 	bl	80079e6 <xQueueGenericCreate>
 8007af4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007af6:	68f8      	ldr	r0, [r7, #12]
 8007af8:	f7ff ffd3 	bl	8007aa2 <prvInitialiseMutex>

		return xNewQueue;
 8007afc:	68fb      	ldr	r3, [r7, #12]
	}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3718      	adds	r7, #24
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}

08007b06 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8007b06:	b580      	push	{r7, lr}
 8007b08:	b088      	sub	sp, #32
 8007b0a:	af02      	add	r7, sp, #8
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	6039      	str	r1, [r7, #0]
 8007b10:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007b12:	2301      	movs	r3, #1
 8007b14:	617b      	str	r3, [r7, #20]
 8007b16:	2300      	movs	r3, #0
 8007b18:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007b1a:	79fb      	ldrb	r3, [r7, #7]
 8007b1c:	9300      	str	r3, [sp, #0]
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	2200      	movs	r2, #0
 8007b22:	6939      	ldr	r1, [r7, #16]
 8007b24:	6978      	ldr	r0, [r7, #20]
 8007b26:	f7ff fee1 	bl	80078ec <xQueueGenericCreateStatic>
 8007b2a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007b2c:	68f8      	ldr	r0, [r7, #12]
 8007b2e:	f7ff ffb8 	bl	8007aa2 <prvInitialiseMutex>

		return xNewQueue;
 8007b32:	68fb      	ldr	r3, [r7, #12]
	}
 8007b34:	4618      	mov	r0, r3
 8007b36:	3718      	adds	r7, #24
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}

08007b3c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8007b3c:	b590      	push	{r4, r7, lr}
 8007b3e:	b087      	sub	sp, #28
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d10b      	bne.n	8007b66 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8007b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b52:	f383 8811 	msr	BASEPRI, r3
 8007b56:	f3bf 8f6f 	isb	sy
 8007b5a:	f3bf 8f4f 	dsb	sy
 8007b5e:	60fb      	str	r3, [r7, #12]
}
 8007b60:	bf00      	nop
 8007b62:	bf00      	nop
 8007b64:	e7fd      	b.n	8007b62 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	689c      	ldr	r4, [r3, #8]
 8007b6a:	f001 fca9 	bl	80094c0 <xTaskGetCurrentTaskHandle>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	429c      	cmp	r4, r3
 8007b72:	d111      	bne.n	8007b98 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	1e5a      	subs	r2, r3, #1
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	68db      	ldr	r3, [r3, #12]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d105      	bne.n	8007b92 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8007b86:	2300      	movs	r3, #0
 8007b88:	2200      	movs	r2, #0
 8007b8a:	2100      	movs	r1, #0
 8007b8c:	6938      	ldr	r0, [r7, #16]
 8007b8e:	f000 f841 	bl	8007c14 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8007b92:	2301      	movs	r3, #1
 8007b94:	617b      	str	r3, [r7, #20]
 8007b96:	e001      	b.n	8007b9c <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8007b9c:	697b      	ldr	r3, [r7, #20]
	}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	371c      	adds	r7, #28
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd90      	pop	{r4, r7, pc}

08007ba6 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8007ba6:	b590      	push	{r4, r7, lr}
 8007ba8:	b087      	sub	sp, #28
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
 8007bae:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d10b      	bne.n	8007bd2 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8007bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bbe:	f383 8811 	msr	BASEPRI, r3
 8007bc2:	f3bf 8f6f 	isb	sy
 8007bc6:	f3bf 8f4f 	dsb	sy
 8007bca:	60fb      	str	r3, [r7, #12]
}
 8007bcc:	bf00      	nop
 8007bce:	bf00      	nop
 8007bd0:	e7fd      	b.n	8007bce <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007bd2:	693b      	ldr	r3, [r7, #16]
 8007bd4:	689c      	ldr	r4, [r3, #8]
 8007bd6:	f001 fc73 	bl	80094c0 <xTaskGetCurrentTaskHandle>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	429c      	cmp	r4, r3
 8007bde:	d107      	bne.n	8007bf0 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	68db      	ldr	r3, [r3, #12]
 8007be4:	1c5a      	adds	r2, r3, #1
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8007bea:	2301      	movs	r3, #1
 8007bec:	617b      	str	r3, [r7, #20]
 8007bee:	e00c      	b.n	8007c0a <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8007bf0:	6839      	ldr	r1, [r7, #0]
 8007bf2:	6938      	ldr	r0, [r7, #16]
 8007bf4:	f000 fa90 	bl	8008118 <xQueueSemaphoreTake>
 8007bf8:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d004      	beq.n	8007c0a <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	1c5a      	adds	r2, r3, #1
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8007c0a:	697b      	ldr	r3, [r7, #20]
	}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	371c      	adds	r7, #28
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd90      	pop	{r4, r7, pc}

08007c14 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b08e      	sub	sp, #56	@ 0x38
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	60f8      	str	r0, [r7, #12]
 8007c1c:	60b9      	str	r1, [r7, #8]
 8007c1e:	607a      	str	r2, [r7, #4]
 8007c20:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007c22:	2300      	movs	r3, #0
 8007c24:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d10b      	bne.n	8007c48 <xQueueGenericSend+0x34>
	__asm volatile
 8007c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c34:	f383 8811 	msr	BASEPRI, r3
 8007c38:	f3bf 8f6f 	isb	sy
 8007c3c:	f3bf 8f4f 	dsb	sy
 8007c40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007c42:	bf00      	nop
 8007c44:	bf00      	nop
 8007c46:	e7fd      	b.n	8007c44 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d103      	bne.n	8007c56 <xQueueGenericSend+0x42>
 8007c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d101      	bne.n	8007c5a <xQueueGenericSend+0x46>
 8007c56:	2301      	movs	r3, #1
 8007c58:	e000      	b.n	8007c5c <xQueueGenericSend+0x48>
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d10b      	bne.n	8007c78 <xQueueGenericSend+0x64>
	__asm volatile
 8007c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c64:	f383 8811 	msr	BASEPRI, r3
 8007c68:	f3bf 8f6f 	isb	sy
 8007c6c:	f3bf 8f4f 	dsb	sy
 8007c70:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007c72:	bf00      	nop
 8007c74:	bf00      	nop
 8007c76:	e7fd      	b.n	8007c74 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	2b02      	cmp	r3, #2
 8007c7c:	d103      	bne.n	8007c86 <xQueueGenericSend+0x72>
 8007c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d101      	bne.n	8007c8a <xQueueGenericSend+0x76>
 8007c86:	2301      	movs	r3, #1
 8007c88:	e000      	b.n	8007c8c <xQueueGenericSend+0x78>
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d10b      	bne.n	8007ca8 <xQueueGenericSend+0x94>
	__asm volatile
 8007c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c94:	f383 8811 	msr	BASEPRI, r3
 8007c98:	f3bf 8f6f 	isb	sy
 8007c9c:	f3bf 8f4f 	dsb	sy
 8007ca0:	623b      	str	r3, [r7, #32]
}
 8007ca2:	bf00      	nop
 8007ca4:	bf00      	nop
 8007ca6:	e7fd      	b.n	8007ca4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ca8:	f001 fc1a 	bl	80094e0 <xTaskGetSchedulerState>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d102      	bne.n	8007cb8 <xQueueGenericSend+0xa4>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d101      	bne.n	8007cbc <xQueueGenericSend+0xa8>
 8007cb8:	2301      	movs	r3, #1
 8007cba:	e000      	b.n	8007cbe <xQueueGenericSend+0xaa>
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d10b      	bne.n	8007cda <xQueueGenericSend+0xc6>
	__asm volatile
 8007cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cc6:	f383 8811 	msr	BASEPRI, r3
 8007cca:	f3bf 8f6f 	isb	sy
 8007cce:	f3bf 8f4f 	dsb	sy
 8007cd2:	61fb      	str	r3, [r7, #28]
}
 8007cd4:	bf00      	nop
 8007cd6:	bf00      	nop
 8007cd8:	e7fd      	b.n	8007cd6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007cda:	f002 fa6d 	bl	800a1b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d302      	bcc.n	8007cf0 <xQueueGenericSend+0xdc>
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	2b02      	cmp	r3, #2
 8007cee:	d129      	bne.n	8007d44 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007cf0:	683a      	ldr	r2, [r7, #0]
 8007cf2:	68b9      	ldr	r1, [r7, #8]
 8007cf4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007cf6:	f000 fbb9 	bl	800846c <prvCopyDataToQueue>
 8007cfa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d010      	beq.n	8007d26 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d06:	3324      	adds	r3, #36	@ 0x24
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f001 fa19 	bl	8009140 <xTaskRemoveFromEventList>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d013      	beq.n	8007d3c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007d14:	4b3f      	ldr	r3, [pc, #252]	@ (8007e14 <xQueueGenericSend+0x200>)
 8007d16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d1a:	601a      	str	r2, [r3, #0]
 8007d1c:	f3bf 8f4f 	dsb	sy
 8007d20:	f3bf 8f6f 	isb	sy
 8007d24:	e00a      	b.n	8007d3c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d007      	beq.n	8007d3c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007d2c:	4b39      	ldr	r3, [pc, #228]	@ (8007e14 <xQueueGenericSend+0x200>)
 8007d2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d32:	601a      	str	r2, [r3, #0]
 8007d34:	f3bf 8f4f 	dsb	sy
 8007d38:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007d3c:	f002 fa6e 	bl	800a21c <vPortExitCritical>
				return pdPASS;
 8007d40:	2301      	movs	r3, #1
 8007d42:	e063      	b.n	8007e0c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d103      	bne.n	8007d52 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007d4a:	f002 fa67 	bl	800a21c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	e05c      	b.n	8007e0c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d106      	bne.n	8007d66 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d58:	f107 0314 	add.w	r3, r7, #20
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	f001 fa53 	bl	8009208 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d62:	2301      	movs	r3, #1
 8007d64:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d66:	f002 fa59 	bl	800a21c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d6a:	f000 ffb1 	bl	8008cd0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d6e:	f002 fa23 	bl	800a1b8 <vPortEnterCritical>
 8007d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d78:	b25b      	sxtb	r3, r3
 8007d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d7e:	d103      	bne.n	8007d88 <xQueueGenericSend+0x174>
 8007d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d82:	2200      	movs	r2, #0
 8007d84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d8e:	b25b      	sxtb	r3, r3
 8007d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d94:	d103      	bne.n	8007d9e <xQueueGenericSend+0x18a>
 8007d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d98:	2200      	movs	r2, #0
 8007d9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d9e:	f002 fa3d 	bl	800a21c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007da2:	1d3a      	adds	r2, r7, #4
 8007da4:	f107 0314 	add.w	r3, r7, #20
 8007da8:	4611      	mov	r1, r2
 8007daa:	4618      	mov	r0, r3
 8007dac:	f001 fa42 	bl	8009234 <xTaskCheckForTimeOut>
 8007db0:	4603      	mov	r3, r0
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d124      	bne.n	8007e00 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007db6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007db8:	f000 fc50 	bl	800865c <prvIsQueueFull>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d018      	beq.n	8007df4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc4:	3310      	adds	r3, #16
 8007dc6:	687a      	ldr	r2, [r7, #4]
 8007dc8:	4611      	mov	r1, r2
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f001 f966 	bl	800909c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007dd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007dd2:	f000 fbdb 	bl	800858c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007dd6:	f000 ff89 	bl	8008cec <xTaskResumeAll>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	f47f af7c 	bne.w	8007cda <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007de2:	4b0c      	ldr	r3, [pc, #48]	@ (8007e14 <xQueueGenericSend+0x200>)
 8007de4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007de8:	601a      	str	r2, [r3, #0]
 8007dea:	f3bf 8f4f 	dsb	sy
 8007dee:	f3bf 8f6f 	isb	sy
 8007df2:	e772      	b.n	8007cda <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007df4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007df6:	f000 fbc9 	bl	800858c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007dfa:	f000 ff77 	bl	8008cec <xTaskResumeAll>
 8007dfe:	e76c      	b.n	8007cda <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007e00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007e02:	f000 fbc3 	bl	800858c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007e06:	f000 ff71 	bl	8008cec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007e0a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3738      	adds	r7, #56	@ 0x38
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}
 8007e14:	e000ed04 	.word	0xe000ed04

08007e18 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b090      	sub	sp, #64	@ 0x40
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	60f8      	str	r0, [r7, #12]
 8007e20:	60b9      	str	r1, [r7, #8]
 8007e22:	607a      	str	r2, [r7, #4]
 8007e24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007e2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d10b      	bne.n	8007e48 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e34:	f383 8811 	msr	BASEPRI, r3
 8007e38:	f3bf 8f6f 	isb	sy
 8007e3c:	f3bf 8f4f 	dsb	sy
 8007e40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007e42:	bf00      	nop
 8007e44:	bf00      	nop
 8007e46:	e7fd      	b.n	8007e44 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d103      	bne.n	8007e56 <xQueueGenericSendFromISR+0x3e>
 8007e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d101      	bne.n	8007e5a <xQueueGenericSendFromISR+0x42>
 8007e56:	2301      	movs	r3, #1
 8007e58:	e000      	b.n	8007e5c <xQueueGenericSendFromISR+0x44>
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d10b      	bne.n	8007e78 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e64:	f383 8811 	msr	BASEPRI, r3
 8007e68:	f3bf 8f6f 	isb	sy
 8007e6c:	f3bf 8f4f 	dsb	sy
 8007e70:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007e72:	bf00      	nop
 8007e74:	bf00      	nop
 8007e76:	e7fd      	b.n	8007e74 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	2b02      	cmp	r3, #2
 8007e7c:	d103      	bne.n	8007e86 <xQueueGenericSendFromISR+0x6e>
 8007e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d101      	bne.n	8007e8a <xQueueGenericSendFromISR+0x72>
 8007e86:	2301      	movs	r3, #1
 8007e88:	e000      	b.n	8007e8c <xQueueGenericSendFromISR+0x74>
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d10b      	bne.n	8007ea8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e94:	f383 8811 	msr	BASEPRI, r3
 8007e98:	f3bf 8f6f 	isb	sy
 8007e9c:	f3bf 8f4f 	dsb	sy
 8007ea0:	623b      	str	r3, [r7, #32]
}
 8007ea2:	bf00      	nop
 8007ea4:	bf00      	nop
 8007ea6:	e7fd      	b.n	8007ea4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007ea8:	f002 fa66 	bl	800a378 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007eac:	f3ef 8211 	mrs	r2, BASEPRI
 8007eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eb4:	f383 8811 	msr	BASEPRI, r3
 8007eb8:	f3bf 8f6f 	isb	sy
 8007ebc:	f3bf 8f4f 	dsb	sy
 8007ec0:	61fa      	str	r2, [r7, #28]
 8007ec2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007ec4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007ec6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d302      	bcc.n	8007eda <xQueueGenericSendFromISR+0xc2>
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	2b02      	cmp	r3, #2
 8007ed8:	d12f      	bne.n	8007f3a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007edc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ee0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007eea:	683a      	ldr	r2, [r7, #0]
 8007eec:	68b9      	ldr	r1, [r7, #8]
 8007eee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007ef0:	f000 fabc 	bl	800846c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007ef4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007efc:	d112      	bne.n	8007f24 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d016      	beq.n	8007f34 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f08:	3324      	adds	r3, #36	@ 0x24
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f001 f918 	bl	8009140 <xTaskRemoveFromEventList>
 8007f10:	4603      	mov	r3, r0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00e      	beq.n	8007f34 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d00b      	beq.n	8007f34 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	601a      	str	r2, [r3, #0]
 8007f22:	e007      	b.n	8007f34 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007f28:	3301      	adds	r3, #1
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	b25a      	sxtb	r2, r3
 8007f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007f34:	2301      	movs	r3, #1
 8007f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007f38:	e001      	b.n	8007f3e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f40:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007f48:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007f4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	3740      	adds	r7, #64	@ 0x40
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}

08007f54 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b08c      	sub	sp, #48	@ 0x30
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	60f8      	str	r0, [r7, #12]
 8007f5c:	60b9      	str	r1, [r7, #8]
 8007f5e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007f60:	2300      	movs	r3, #0
 8007f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d10b      	bne.n	8007f86 <xQueueReceive+0x32>
	__asm volatile
 8007f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f72:	f383 8811 	msr	BASEPRI, r3
 8007f76:	f3bf 8f6f 	isb	sy
 8007f7a:	f3bf 8f4f 	dsb	sy
 8007f7e:	623b      	str	r3, [r7, #32]
}
 8007f80:	bf00      	nop
 8007f82:	bf00      	nop
 8007f84:	e7fd      	b.n	8007f82 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d103      	bne.n	8007f94 <xQueueReceive+0x40>
 8007f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d101      	bne.n	8007f98 <xQueueReceive+0x44>
 8007f94:	2301      	movs	r3, #1
 8007f96:	e000      	b.n	8007f9a <xQueueReceive+0x46>
 8007f98:	2300      	movs	r3, #0
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d10b      	bne.n	8007fb6 <xQueueReceive+0x62>
	__asm volatile
 8007f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fa2:	f383 8811 	msr	BASEPRI, r3
 8007fa6:	f3bf 8f6f 	isb	sy
 8007faa:	f3bf 8f4f 	dsb	sy
 8007fae:	61fb      	str	r3, [r7, #28]
}
 8007fb0:	bf00      	nop
 8007fb2:	bf00      	nop
 8007fb4:	e7fd      	b.n	8007fb2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007fb6:	f001 fa93 	bl	80094e0 <xTaskGetSchedulerState>
 8007fba:	4603      	mov	r3, r0
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d102      	bne.n	8007fc6 <xQueueReceive+0x72>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d101      	bne.n	8007fca <xQueueReceive+0x76>
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	e000      	b.n	8007fcc <xQueueReceive+0x78>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d10b      	bne.n	8007fe8 <xQueueReceive+0x94>
	__asm volatile
 8007fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd4:	f383 8811 	msr	BASEPRI, r3
 8007fd8:	f3bf 8f6f 	isb	sy
 8007fdc:	f3bf 8f4f 	dsb	sy
 8007fe0:	61bb      	str	r3, [r7, #24]
}
 8007fe2:	bf00      	nop
 8007fe4:	bf00      	nop
 8007fe6:	e7fd      	b.n	8007fe4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007fe8:	f002 f8e6 	bl	800a1b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ff0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d01f      	beq.n	8008038 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007ff8:	68b9      	ldr	r1, [r7, #8]
 8007ffa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ffc:	f000 faa0 	bl	8008540 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008002:	1e5a      	subs	r2, r3, #1
 8008004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008006:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800800a:	691b      	ldr	r3, [r3, #16]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d00f      	beq.n	8008030 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008012:	3310      	adds	r3, #16
 8008014:	4618      	mov	r0, r3
 8008016:	f001 f893 	bl	8009140 <xTaskRemoveFromEventList>
 800801a:	4603      	mov	r3, r0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d007      	beq.n	8008030 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008020:	4b3c      	ldr	r3, [pc, #240]	@ (8008114 <xQueueReceive+0x1c0>)
 8008022:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008026:	601a      	str	r2, [r3, #0]
 8008028:	f3bf 8f4f 	dsb	sy
 800802c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008030:	f002 f8f4 	bl	800a21c <vPortExitCritical>
				return pdPASS;
 8008034:	2301      	movs	r3, #1
 8008036:	e069      	b.n	800810c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d103      	bne.n	8008046 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800803e:	f002 f8ed 	bl	800a21c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008042:	2300      	movs	r3, #0
 8008044:	e062      	b.n	800810c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008048:	2b00      	cmp	r3, #0
 800804a:	d106      	bne.n	800805a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800804c:	f107 0310 	add.w	r3, r7, #16
 8008050:	4618      	mov	r0, r3
 8008052:	f001 f8d9 	bl	8009208 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008056:	2301      	movs	r3, #1
 8008058:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800805a:	f002 f8df 	bl	800a21c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800805e:	f000 fe37 	bl	8008cd0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008062:	f002 f8a9 	bl	800a1b8 <vPortEnterCritical>
 8008066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008068:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800806c:	b25b      	sxtb	r3, r3
 800806e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008072:	d103      	bne.n	800807c <xQueueReceive+0x128>
 8008074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008076:	2200      	movs	r2, #0
 8008078:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800807c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800807e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008082:	b25b      	sxtb	r3, r3
 8008084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008088:	d103      	bne.n	8008092 <xQueueReceive+0x13e>
 800808a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800808c:	2200      	movs	r2, #0
 800808e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008092:	f002 f8c3 	bl	800a21c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008096:	1d3a      	adds	r2, r7, #4
 8008098:	f107 0310 	add.w	r3, r7, #16
 800809c:	4611      	mov	r1, r2
 800809e:	4618      	mov	r0, r3
 80080a0:	f001 f8c8 	bl	8009234 <xTaskCheckForTimeOut>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d123      	bne.n	80080f2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080ac:	f000 fac0 	bl	8008630 <prvIsQueueEmpty>
 80080b0:	4603      	mov	r3, r0
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d017      	beq.n	80080e6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80080b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080b8:	3324      	adds	r3, #36	@ 0x24
 80080ba:	687a      	ldr	r2, [r7, #4]
 80080bc:	4611      	mov	r1, r2
 80080be:	4618      	mov	r0, r3
 80080c0:	f000 ffec 	bl	800909c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80080c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080c6:	f000 fa61 	bl	800858c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80080ca:	f000 fe0f 	bl	8008cec <xTaskResumeAll>
 80080ce:	4603      	mov	r3, r0
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d189      	bne.n	8007fe8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80080d4:	4b0f      	ldr	r3, [pc, #60]	@ (8008114 <xQueueReceive+0x1c0>)
 80080d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080da:	601a      	str	r2, [r3, #0]
 80080dc:	f3bf 8f4f 	dsb	sy
 80080e0:	f3bf 8f6f 	isb	sy
 80080e4:	e780      	b.n	8007fe8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80080e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080e8:	f000 fa50 	bl	800858c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80080ec:	f000 fdfe 	bl	8008cec <xTaskResumeAll>
 80080f0:	e77a      	b.n	8007fe8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80080f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080f4:	f000 fa4a 	bl	800858c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80080f8:	f000 fdf8 	bl	8008cec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080fe:	f000 fa97 	bl	8008630 <prvIsQueueEmpty>
 8008102:	4603      	mov	r3, r0
 8008104:	2b00      	cmp	r3, #0
 8008106:	f43f af6f 	beq.w	8007fe8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800810a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800810c:	4618      	mov	r0, r3
 800810e:	3730      	adds	r7, #48	@ 0x30
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}
 8008114:	e000ed04 	.word	0xe000ed04

08008118 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b08e      	sub	sp, #56	@ 0x38
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
 8008120:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008122:	2300      	movs	r3, #0
 8008124:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800812a:	2300      	movs	r3, #0
 800812c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800812e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008130:	2b00      	cmp	r3, #0
 8008132:	d10b      	bne.n	800814c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008138:	f383 8811 	msr	BASEPRI, r3
 800813c:	f3bf 8f6f 	isb	sy
 8008140:	f3bf 8f4f 	dsb	sy
 8008144:	623b      	str	r3, [r7, #32]
}
 8008146:	bf00      	nop
 8008148:	bf00      	nop
 800814a:	e7fd      	b.n	8008148 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800814c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800814e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008150:	2b00      	cmp	r3, #0
 8008152:	d00b      	beq.n	800816c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008158:	f383 8811 	msr	BASEPRI, r3
 800815c:	f3bf 8f6f 	isb	sy
 8008160:	f3bf 8f4f 	dsb	sy
 8008164:	61fb      	str	r3, [r7, #28]
}
 8008166:	bf00      	nop
 8008168:	bf00      	nop
 800816a:	e7fd      	b.n	8008168 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800816c:	f001 f9b8 	bl	80094e0 <xTaskGetSchedulerState>
 8008170:	4603      	mov	r3, r0
 8008172:	2b00      	cmp	r3, #0
 8008174:	d102      	bne.n	800817c <xQueueSemaphoreTake+0x64>
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d101      	bne.n	8008180 <xQueueSemaphoreTake+0x68>
 800817c:	2301      	movs	r3, #1
 800817e:	e000      	b.n	8008182 <xQueueSemaphoreTake+0x6a>
 8008180:	2300      	movs	r3, #0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d10b      	bne.n	800819e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800818a:	f383 8811 	msr	BASEPRI, r3
 800818e:	f3bf 8f6f 	isb	sy
 8008192:	f3bf 8f4f 	dsb	sy
 8008196:	61bb      	str	r3, [r7, #24]
}
 8008198:	bf00      	nop
 800819a:	bf00      	nop
 800819c:	e7fd      	b.n	800819a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800819e:	f002 f80b 	bl	800a1b8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80081a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081a6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80081a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d024      	beq.n	80081f8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80081ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081b0:	1e5a      	subs	r2, r3, #1
 80081b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081b4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80081b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d104      	bne.n	80081c8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80081be:	f001 fb09 	bl	80097d4 <pvTaskIncrementMutexHeldCount>
 80081c2:	4602      	mov	r2, r0
 80081c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081c6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ca:	691b      	ldr	r3, [r3, #16]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d00f      	beq.n	80081f0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081d2:	3310      	adds	r3, #16
 80081d4:	4618      	mov	r0, r3
 80081d6:	f000 ffb3 	bl	8009140 <xTaskRemoveFromEventList>
 80081da:	4603      	mov	r3, r0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d007      	beq.n	80081f0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80081e0:	4b54      	ldr	r3, [pc, #336]	@ (8008334 <xQueueSemaphoreTake+0x21c>)
 80081e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081e6:	601a      	str	r2, [r3, #0]
 80081e8:	f3bf 8f4f 	dsb	sy
 80081ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80081f0:	f002 f814 	bl	800a21c <vPortExitCritical>
				return pdPASS;
 80081f4:	2301      	movs	r3, #1
 80081f6:	e098      	b.n	800832a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d112      	bne.n	8008224 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80081fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008200:	2b00      	cmp	r3, #0
 8008202:	d00b      	beq.n	800821c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008208:	f383 8811 	msr	BASEPRI, r3
 800820c:	f3bf 8f6f 	isb	sy
 8008210:	f3bf 8f4f 	dsb	sy
 8008214:	617b      	str	r3, [r7, #20]
}
 8008216:	bf00      	nop
 8008218:	bf00      	nop
 800821a:	e7fd      	b.n	8008218 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800821c:	f001 fffe 	bl	800a21c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008220:	2300      	movs	r3, #0
 8008222:	e082      	b.n	800832a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008226:	2b00      	cmp	r3, #0
 8008228:	d106      	bne.n	8008238 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800822a:	f107 030c 	add.w	r3, r7, #12
 800822e:	4618      	mov	r0, r3
 8008230:	f000 ffea 	bl	8009208 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008234:	2301      	movs	r3, #1
 8008236:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008238:	f001 fff0 	bl	800a21c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800823c:	f000 fd48 	bl	8008cd0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008240:	f001 ffba 	bl	800a1b8 <vPortEnterCritical>
 8008244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008246:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800824a:	b25b      	sxtb	r3, r3
 800824c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008250:	d103      	bne.n	800825a <xQueueSemaphoreTake+0x142>
 8008252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008254:	2200      	movs	r2, #0
 8008256:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800825a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800825c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008260:	b25b      	sxtb	r3, r3
 8008262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008266:	d103      	bne.n	8008270 <xQueueSemaphoreTake+0x158>
 8008268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800826a:	2200      	movs	r2, #0
 800826c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008270:	f001 ffd4 	bl	800a21c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008274:	463a      	mov	r2, r7
 8008276:	f107 030c 	add.w	r3, r7, #12
 800827a:	4611      	mov	r1, r2
 800827c:	4618      	mov	r0, r3
 800827e:	f000 ffd9 	bl	8009234 <xTaskCheckForTimeOut>
 8008282:	4603      	mov	r3, r0
 8008284:	2b00      	cmp	r3, #0
 8008286:	d132      	bne.n	80082ee <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008288:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800828a:	f000 f9d1 	bl	8008630 <prvIsQueueEmpty>
 800828e:	4603      	mov	r3, r0
 8008290:	2b00      	cmp	r3, #0
 8008292:	d026      	beq.n	80082e2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d109      	bne.n	80082b0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800829c:	f001 ff8c 	bl	800a1b8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80082a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082a2:	689b      	ldr	r3, [r3, #8]
 80082a4:	4618      	mov	r0, r3
 80082a6:	f001 f939 	bl	800951c <xTaskPriorityInherit>
 80082aa:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80082ac:	f001 ffb6 	bl	800a21c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80082b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082b2:	3324      	adds	r3, #36	@ 0x24
 80082b4:	683a      	ldr	r2, [r7, #0]
 80082b6:	4611      	mov	r1, r2
 80082b8:	4618      	mov	r0, r3
 80082ba:	f000 feef 	bl	800909c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80082be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80082c0:	f000 f964 	bl	800858c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80082c4:	f000 fd12 	bl	8008cec <xTaskResumeAll>
 80082c8:	4603      	mov	r3, r0
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	f47f af67 	bne.w	800819e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80082d0:	4b18      	ldr	r3, [pc, #96]	@ (8008334 <xQueueSemaphoreTake+0x21c>)
 80082d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082d6:	601a      	str	r2, [r3, #0]
 80082d8:	f3bf 8f4f 	dsb	sy
 80082dc:	f3bf 8f6f 	isb	sy
 80082e0:	e75d      	b.n	800819e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80082e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80082e4:	f000 f952 	bl	800858c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80082e8:	f000 fd00 	bl	8008cec <xTaskResumeAll>
 80082ec:	e757      	b.n	800819e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80082ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80082f0:	f000 f94c 	bl	800858c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80082f4:	f000 fcfa 	bl	8008cec <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80082f8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80082fa:	f000 f999 	bl	8008630 <prvIsQueueEmpty>
 80082fe:	4603      	mov	r3, r0
 8008300:	2b00      	cmp	r3, #0
 8008302:	f43f af4c 	beq.w	800819e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008308:	2b00      	cmp	r3, #0
 800830a:	d00d      	beq.n	8008328 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800830c:	f001 ff54 	bl	800a1b8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008310:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008312:	f000 f893 	bl	800843c <prvGetDisinheritPriorityAfterTimeout>
 8008316:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800831a:	689b      	ldr	r3, [r3, #8]
 800831c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800831e:	4618      	mov	r0, r3
 8008320:	f001 f9d4 	bl	80096cc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008324:	f001 ff7a 	bl	800a21c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008328:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800832a:	4618      	mov	r0, r3
 800832c:	3738      	adds	r7, #56	@ 0x38
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}
 8008332:	bf00      	nop
 8008334:	e000ed04 	.word	0xe000ed04

08008338 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b08e      	sub	sp, #56	@ 0x38
 800833c:	af00      	add	r7, sp, #0
 800833e:	60f8      	str	r0, [r7, #12]
 8008340:	60b9      	str	r1, [r7, #8]
 8008342:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800834a:	2b00      	cmp	r3, #0
 800834c:	d10b      	bne.n	8008366 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800834e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008352:	f383 8811 	msr	BASEPRI, r3
 8008356:	f3bf 8f6f 	isb	sy
 800835a:	f3bf 8f4f 	dsb	sy
 800835e:	623b      	str	r3, [r7, #32]
}
 8008360:	bf00      	nop
 8008362:	bf00      	nop
 8008364:	e7fd      	b.n	8008362 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d103      	bne.n	8008374 <xQueueReceiveFromISR+0x3c>
 800836c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008370:	2b00      	cmp	r3, #0
 8008372:	d101      	bne.n	8008378 <xQueueReceiveFromISR+0x40>
 8008374:	2301      	movs	r3, #1
 8008376:	e000      	b.n	800837a <xQueueReceiveFromISR+0x42>
 8008378:	2300      	movs	r3, #0
 800837a:	2b00      	cmp	r3, #0
 800837c:	d10b      	bne.n	8008396 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800837e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008382:	f383 8811 	msr	BASEPRI, r3
 8008386:	f3bf 8f6f 	isb	sy
 800838a:	f3bf 8f4f 	dsb	sy
 800838e:	61fb      	str	r3, [r7, #28]
}
 8008390:	bf00      	nop
 8008392:	bf00      	nop
 8008394:	e7fd      	b.n	8008392 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008396:	f001 ffef 	bl	800a378 <vPortValidateInterruptPriority>
	__asm volatile
 800839a:	f3ef 8211 	mrs	r2, BASEPRI
 800839e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083a2:	f383 8811 	msr	BASEPRI, r3
 80083a6:	f3bf 8f6f 	isb	sy
 80083aa:	f3bf 8f4f 	dsb	sy
 80083ae:	61ba      	str	r2, [r7, #24]
 80083b0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80083b2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80083b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80083b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ba:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80083bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d02f      	beq.n	8008422 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80083c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80083c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80083cc:	68b9      	ldr	r1, [r7, #8]
 80083ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80083d0:	f000 f8b6 	bl	8008540 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80083d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083d6:	1e5a      	subs	r2, r3, #1
 80083d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083da:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80083dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80083e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083e4:	d112      	bne.n	800840c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80083e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e8:	691b      	ldr	r3, [r3, #16]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d016      	beq.n	800841c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f0:	3310      	adds	r3, #16
 80083f2:	4618      	mov	r0, r3
 80083f4:	f000 fea4 	bl	8009140 <xTaskRemoveFromEventList>
 80083f8:	4603      	mov	r3, r0
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d00e      	beq.n	800841c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d00b      	beq.n	800841c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2201      	movs	r2, #1
 8008408:	601a      	str	r2, [r3, #0]
 800840a:	e007      	b.n	800841c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800840c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008410:	3301      	adds	r3, #1
 8008412:	b2db      	uxtb	r3, r3
 8008414:	b25a      	sxtb	r2, r3
 8008416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008418:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800841c:	2301      	movs	r3, #1
 800841e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008420:	e001      	b.n	8008426 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8008422:	2300      	movs	r3, #0
 8008424:	637b      	str	r3, [r7, #52]	@ 0x34
 8008426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008428:	613b      	str	r3, [r7, #16]
	__asm volatile
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	f383 8811 	msr	BASEPRI, r3
}
 8008430:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008434:	4618      	mov	r0, r3
 8008436:	3738      	adds	r7, #56	@ 0x38
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}

0800843c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800843c:	b480      	push	{r7}
 800843e:	b085      	sub	sp, #20
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008448:	2b00      	cmp	r3, #0
 800844a:	d006      	beq.n	800845a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008456:	60fb      	str	r3, [r7, #12]
 8008458:	e001      	b.n	800845e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800845a:	2300      	movs	r3, #0
 800845c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800845e:	68fb      	ldr	r3, [r7, #12]
	}
 8008460:	4618      	mov	r0, r3
 8008462:	3714      	adds	r7, #20
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr

0800846c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b086      	sub	sp, #24
 8008470:	af00      	add	r7, sp, #0
 8008472:	60f8      	str	r0, [r7, #12]
 8008474:	60b9      	str	r1, [r7, #8]
 8008476:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008478:	2300      	movs	r3, #0
 800847a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008480:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008486:	2b00      	cmp	r3, #0
 8008488:	d10d      	bne.n	80084a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d14d      	bne.n	800852e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	689b      	ldr	r3, [r3, #8]
 8008496:	4618      	mov	r0, r3
 8008498:	f001 f8a8 	bl	80095ec <xTaskPriorityDisinherit>
 800849c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2200      	movs	r2, #0
 80084a2:	609a      	str	r2, [r3, #8]
 80084a4:	e043      	b.n	800852e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d119      	bne.n	80084e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6858      	ldr	r0, [r3, #4]
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084b4:	461a      	mov	r2, r3
 80084b6:	68b9      	ldr	r1, [r7, #8]
 80084b8:	f002 f9fe 	bl	800a8b8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	685a      	ldr	r2, [r3, #4]
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084c4:	441a      	add	r2, r3
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	685a      	ldr	r2, [r3, #4]
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	429a      	cmp	r2, r3
 80084d4:	d32b      	bcc.n	800852e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681a      	ldr	r2, [r3, #0]
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	605a      	str	r2, [r3, #4]
 80084de:	e026      	b.n	800852e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	68d8      	ldr	r0, [r3, #12]
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084e8:	461a      	mov	r2, r3
 80084ea:	68b9      	ldr	r1, [r7, #8]
 80084ec:	f002 f9e4 	bl	800a8b8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	68da      	ldr	r2, [r3, #12]
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084f8:	425b      	negs	r3, r3
 80084fa:	441a      	add	r2, r3
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	68da      	ldr	r2, [r3, #12]
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	429a      	cmp	r2, r3
 800850a:	d207      	bcs.n	800851c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	689a      	ldr	r2, [r3, #8]
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008514:	425b      	negs	r3, r3
 8008516:	441a      	add	r2, r3
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2b02      	cmp	r3, #2
 8008520:	d105      	bne.n	800852e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d002      	beq.n	800852e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	3b01      	subs	r3, #1
 800852c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	1c5a      	adds	r2, r3, #1
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008536:	697b      	ldr	r3, [r7, #20]
}
 8008538:	4618      	mov	r0, r3
 800853a:	3718      	adds	r7, #24
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}

08008540 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b082      	sub	sp, #8
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
 8008548:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800854e:	2b00      	cmp	r3, #0
 8008550:	d018      	beq.n	8008584 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	68da      	ldr	r2, [r3, #12]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800855a:	441a      	add	r2, r3
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	68da      	ldr	r2, [r3, #12]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	689b      	ldr	r3, [r3, #8]
 8008568:	429a      	cmp	r2, r3
 800856a:	d303      	bcc.n	8008574 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	68d9      	ldr	r1, [r3, #12]
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800857c:	461a      	mov	r2, r3
 800857e:	6838      	ldr	r0, [r7, #0]
 8008580:	f002 f99a 	bl	800a8b8 <memcpy>
	}
}
 8008584:	bf00      	nop
 8008586:	3708      	adds	r7, #8
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}

0800858c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b084      	sub	sp, #16
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008594:	f001 fe10 	bl	800a1b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800859e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80085a0:	e011      	b.n	80085c6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d012      	beq.n	80085d0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	3324      	adds	r3, #36	@ 0x24
 80085ae:	4618      	mov	r0, r3
 80085b0:	f000 fdc6 	bl	8009140 <xTaskRemoveFromEventList>
 80085b4:	4603      	mov	r3, r0
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d001      	beq.n	80085be <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80085ba:	f000 fe9f 	bl	80092fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80085be:	7bfb      	ldrb	r3, [r7, #15]
 80085c0:	3b01      	subs	r3, #1
 80085c2:	b2db      	uxtb	r3, r3
 80085c4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80085c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	dce9      	bgt.n	80085a2 <prvUnlockQueue+0x16>
 80085ce:	e000      	b.n	80085d2 <prvUnlockQueue+0x46>
					break;
 80085d0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	22ff      	movs	r2, #255	@ 0xff
 80085d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80085da:	f001 fe1f 	bl	800a21c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80085de:	f001 fdeb 	bl	800a1b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80085e8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80085ea:	e011      	b.n	8008610 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	691b      	ldr	r3, [r3, #16]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d012      	beq.n	800861a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	3310      	adds	r3, #16
 80085f8:	4618      	mov	r0, r3
 80085fa:	f000 fda1 	bl	8009140 <xTaskRemoveFromEventList>
 80085fe:	4603      	mov	r3, r0
 8008600:	2b00      	cmp	r3, #0
 8008602:	d001      	beq.n	8008608 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008604:	f000 fe7a 	bl	80092fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008608:	7bbb      	ldrb	r3, [r7, #14]
 800860a:	3b01      	subs	r3, #1
 800860c:	b2db      	uxtb	r3, r3
 800860e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008610:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008614:	2b00      	cmp	r3, #0
 8008616:	dce9      	bgt.n	80085ec <prvUnlockQueue+0x60>
 8008618:	e000      	b.n	800861c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800861a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	22ff      	movs	r2, #255	@ 0xff
 8008620:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008624:	f001 fdfa 	bl	800a21c <vPortExitCritical>
}
 8008628:	bf00      	nop
 800862a:	3710      	adds	r7, #16
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b084      	sub	sp, #16
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008638:	f001 fdbe 	bl	800a1b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008640:	2b00      	cmp	r3, #0
 8008642:	d102      	bne.n	800864a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008644:	2301      	movs	r3, #1
 8008646:	60fb      	str	r3, [r7, #12]
 8008648:	e001      	b.n	800864e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800864a:	2300      	movs	r3, #0
 800864c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800864e:	f001 fde5 	bl	800a21c <vPortExitCritical>

	return xReturn;
 8008652:	68fb      	ldr	r3, [r7, #12]
}
 8008654:	4618      	mov	r0, r3
 8008656:	3710      	adds	r7, #16
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b084      	sub	sp, #16
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008664:	f001 fda8 	bl	800a1b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008670:	429a      	cmp	r2, r3
 8008672:	d102      	bne.n	800867a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008674:	2301      	movs	r3, #1
 8008676:	60fb      	str	r3, [r7, #12]
 8008678:	e001      	b.n	800867e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800867a:	2300      	movs	r3, #0
 800867c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800867e:	f001 fdcd 	bl	800a21c <vPortExitCritical>

	return xReturn;
 8008682:	68fb      	ldr	r3, [r7, #12]
}
 8008684:	4618      	mov	r0, r3
 8008686:	3710      	adds	r7, #16
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}

0800868c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800868c:	b480      	push	{r7}
 800868e:	b085      	sub	sp, #20
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008696:	2300      	movs	r3, #0
 8008698:	60fb      	str	r3, [r7, #12]
 800869a:	e014      	b.n	80086c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800869c:	4a0f      	ldr	r2, [pc, #60]	@ (80086dc <vQueueAddToRegistry+0x50>)
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d10b      	bne.n	80086c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80086a8:	490c      	ldr	r1, [pc, #48]	@ (80086dc <vQueueAddToRegistry+0x50>)
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	683a      	ldr	r2, [r7, #0]
 80086ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80086b2:	4a0a      	ldr	r2, [pc, #40]	@ (80086dc <vQueueAddToRegistry+0x50>)
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	00db      	lsls	r3, r3, #3
 80086b8:	4413      	add	r3, r2
 80086ba:	687a      	ldr	r2, [r7, #4]
 80086bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80086be:	e006      	b.n	80086ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	3301      	adds	r3, #1
 80086c4:	60fb      	str	r3, [r7, #12]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2b07      	cmp	r3, #7
 80086ca:	d9e7      	bls.n	800869c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80086cc:	bf00      	nop
 80086ce:	bf00      	nop
 80086d0:	3714      	adds	r7, #20
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr
 80086da:	bf00      	nop
 80086dc:	2000106c 	.word	0x2000106c

080086e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b086      	sub	sp, #24
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	60f8      	str	r0, [r7, #12]
 80086e8:	60b9      	str	r1, [r7, #8]
 80086ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80086f0:	f001 fd62 	bl	800a1b8 <vPortEnterCritical>
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80086fa:	b25b      	sxtb	r3, r3
 80086fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008700:	d103      	bne.n	800870a <vQueueWaitForMessageRestricted+0x2a>
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008710:	b25b      	sxtb	r3, r3
 8008712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008716:	d103      	bne.n	8008720 <vQueueWaitForMessageRestricted+0x40>
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	2200      	movs	r2, #0
 800871c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008720:	f001 fd7c 	bl	800a21c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008728:	2b00      	cmp	r3, #0
 800872a:	d106      	bne.n	800873a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	3324      	adds	r3, #36	@ 0x24
 8008730:	687a      	ldr	r2, [r7, #4]
 8008732:	68b9      	ldr	r1, [r7, #8]
 8008734:	4618      	mov	r0, r3
 8008736:	f000 fcd7 	bl	80090e8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800873a:	6978      	ldr	r0, [r7, #20]
 800873c:	f7ff ff26 	bl	800858c <prvUnlockQueue>
	}
 8008740:	bf00      	nop
 8008742:	3718      	adds	r7, #24
 8008744:	46bd      	mov	sp, r7
 8008746:	bd80      	pop	{r7, pc}

08008748 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008748:	b580      	push	{r7, lr}
 800874a:	b08e      	sub	sp, #56	@ 0x38
 800874c:	af04      	add	r7, sp, #16
 800874e:	60f8      	str	r0, [r7, #12]
 8008750:	60b9      	str	r1, [r7, #8]
 8008752:	607a      	str	r2, [r7, #4]
 8008754:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008756:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008758:	2b00      	cmp	r3, #0
 800875a:	d10b      	bne.n	8008774 <xTaskCreateStatic+0x2c>
	__asm volatile
 800875c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008760:	f383 8811 	msr	BASEPRI, r3
 8008764:	f3bf 8f6f 	isb	sy
 8008768:	f3bf 8f4f 	dsb	sy
 800876c:	623b      	str	r3, [r7, #32]
}
 800876e:	bf00      	nop
 8008770:	bf00      	nop
 8008772:	e7fd      	b.n	8008770 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008776:	2b00      	cmp	r3, #0
 8008778:	d10b      	bne.n	8008792 <xTaskCreateStatic+0x4a>
	__asm volatile
 800877a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800877e:	f383 8811 	msr	BASEPRI, r3
 8008782:	f3bf 8f6f 	isb	sy
 8008786:	f3bf 8f4f 	dsb	sy
 800878a:	61fb      	str	r3, [r7, #28]
}
 800878c:	bf00      	nop
 800878e:	bf00      	nop
 8008790:	e7fd      	b.n	800878e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008792:	235c      	movs	r3, #92	@ 0x5c
 8008794:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	2b5c      	cmp	r3, #92	@ 0x5c
 800879a:	d00b      	beq.n	80087b4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800879c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087a0:	f383 8811 	msr	BASEPRI, r3
 80087a4:	f3bf 8f6f 	isb	sy
 80087a8:	f3bf 8f4f 	dsb	sy
 80087ac:	61bb      	str	r3, [r7, #24]
}
 80087ae:	bf00      	nop
 80087b0:	bf00      	nop
 80087b2:	e7fd      	b.n	80087b0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80087b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80087b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d01e      	beq.n	80087fa <xTaskCreateStatic+0xb2>
 80087bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d01b      	beq.n	80087fa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80087c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087c4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80087c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80087ca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80087cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ce:	2202      	movs	r2, #2
 80087d0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80087d4:	2300      	movs	r3, #0
 80087d6:	9303      	str	r3, [sp, #12]
 80087d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087da:	9302      	str	r3, [sp, #8]
 80087dc:	f107 0314 	add.w	r3, r7, #20
 80087e0:	9301      	str	r3, [sp, #4]
 80087e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e4:	9300      	str	r3, [sp, #0]
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	687a      	ldr	r2, [r7, #4]
 80087ea:	68b9      	ldr	r1, [r7, #8]
 80087ec:	68f8      	ldr	r0, [r7, #12]
 80087ee:	f000 f850 	bl	8008892 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80087f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80087f4:	f000 f8de 	bl	80089b4 <prvAddNewTaskToReadyList>
 80087f8:	e001      	b.n	80087fe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80087fa:	2300      	movs	r3, #0
 80087fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80087fe:	697b      	ldr	r3, [r7, #20]
	}
 8008800:	4618      	mov	r0, r3
 8008802:	3728      	adds	r7, #40	@ 0x28
 8008804:	46bd      	mov	sp, r7
 8008806:	bd80      	pop	{r7, pc}

08008808 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008808:	b580      	push	{r7, lr}
 800880a:	b08c      	sub	sp, #48	@ 0x30
 800880c:	af04      	add	r7, sp, #16
 800880e:	60f8      	str	r0, [r7, #12]
 8008810:	60b9      	str	r1, [r7, #8]
 8008812:	603b      	str	r3, [r7, #0]
 8008814:	4613      	mov	r3, r2
 8008816:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008818:	88fb      	ldrh	r3, [r7, #6]
 800881a:	009b      	lsls	r3, r3, #2
 800881c:	4618      	mov	r0, r3
 800881e:	f001 fded 	bl	800a3fc <pvPortMalloc>
 8008822:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d00e      	beq.n	8008848 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800882a:	205c      	movs	r0, #92	@ 0x5c
 800882c:	f001 fde6 	bl	800a3fc <pvPortMalloc>
 8008830:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008832:	69fb      	ldr	r3, [r7, #28]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d003      	beq.n	8008840 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008838:	69fb      	ldr	r3, [r7, #28]
 800883a:	697a      	ldr	r2, [r7, #20]
 800883c:	631a      	str	r2, [r3, #48]	@ 0x30
 800883e:	e005      	b.n	800884c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008840:	6978      	ldr	r0, [r7, #20]
 8008842:	f001 feaf 	bl	800a5a4 <vPortFree>
 8008846:	e001      	b.n	800884c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008848:	2300      	movs	r3, #0
 800884a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800884c:	69fb      	ldr	r3, [r7, #28]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d017      	beq.n	8008882 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008852:	69fb      	ldr	r3, [r7, #28]
 8008854:	2200      	movs	r2, #0
 8008856:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800885a:	88fa      	ldrh	r2, [r7, #6]
 800885c:	2300      	movs	r3, #0
 800885e:	9303      	str	r3, [sp, #12]
 8008860:	69fb      	ldr	r3, [r7, #28]
 8008862:	9302      	str	r3, [sp, #8]
 8008864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008866:	9301      	str	r3, [sp, #4]
 8008868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800886a:	9300      	str	r3, [sp, #0]
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	68b9      	ldr	r1, [r7, #8]
 8008870:	68f8      	ldr	r0, [r7, #12]
 8008872:	f000 f80e 	bl	8008892 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008876:	69f8      	ldr	r0, [r7, #28]
 8008878:	f000 f89c 	bl	80089b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800887c:	2301      	movs	r3, #1
 800887e:	61bb      	str	r3, [r7, #24]
 8008880:	e002      	b.n	8008888 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008882:	f04f 33ff 	mov.w	r3, #4294967295
 8008886:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008888:	69bb      	ldr	r3, [r7, #24]
	}
 800888a:	4618      	mov	r0, r3
 800888c:	3720      	adds	r7, #32
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}

08008892 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008892:	b580      	push	{r7, lr}
 8008894:	b088      	sub	sp, #32
 8008896:	af00      	add	r7, sp, #0
 8008898:	60f8      	str	r0, [r7, #12]
 800889a:	60b9      	str	r1, [r7, #8]
 800889c:	607a      	str	r2, [r7, #4]
 800889e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80088a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	009b      	lsls	r3, r3, #2
 80088a8:	461a      	mov	r2, r3
 80088aa:	21a5      	movs	r1, #165	@ 0xa5
 80088ac:	f001 ffd0 	bl	800a850 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80088b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80088ba:	3b01      	subs	r3, #1
 80088bc:	009b      	lsls	r3, r3, #2
 80088be:	4413      	add	r3, r2
 80088c0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80088c2:	69bb      	ldr	r3, [r7, #24]
 80088c4:	f023 0307 	bic.w	r3, r3, #7
 80088c8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80088ca:	69bb      	ldr	r3, [r7, #24]
 80088cc:	f003 0307 	and.w	r3, r3, #7
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d00b      	beq.n	80088ec <prvInitialiseNewTask+0x5a>
	__asm volatile
 80088d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d8:	f383 8811 	msr	BASEPRI, r3
 80088dc:	f3bf 8f6f 	isb	sy
 80088e0:	f3bf 8f4f 	dsb	sy
 80088e4:	617b      	str	r3, [r7, #20]
}
 80088e6:	bf00      	nop
 80088e8:	bf00      	nop
 80088ea:	e7fd      	b.n	80088e8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d01f      	beq.n	8008932 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80088f2:	2300      	movs	r3, #0
 80088f4:	61fb      	str	r3, [r7, #28]
 80088f6:	e012      	b.n	800891e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80088f8:	68ba      	ldr	r2, [r7, #8]
 80088fa:	69fb      	ldr	r3, [r7, #28]
 80088fc:	4413      	add	r3, r2
 80088fe:	7819      	ldrb	r1, [r3, #0]
 8008900:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008902:	69fb      	ldr	r3, [r7, #28]
 8008904:	4413      	add	r3, r2
 8008906:	3334      	adds	r3, #52	@ 0x34
 8008908:	460a      	mov	r2, r1
 800890a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800890c:	68ba      	ldr	r2, [r7, #8]
 800890e:	69fb      	ldr	r3, [r7, #28]
 8008910:	4413      	add	r3, r2
 8008912:	781b      	ldrb	r3, [r3, #0]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d006      	beq.n	8008926 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	3301      	adds	r3, #1
 800891c:	61fb      	str	r3, [r7, #28]
 800891e:	69fb      	ldr	r3, [r7, #28]
 8008920:	2b0f      	cmp	r3, #15
 8008922:	d9e9      	bls.n	80088f8 <prvInitialiseNewTask+0x66>
 8008924:	e000      	b.n	8008928 <prvInitialiseNewTask+0x96>
			{
				break;
 8008926:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800892a:	2200      	movs	r2, #0
 800892c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008930:	e003      	b.n	800893a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008934:	2200      	movs	r2, #0
 8008936:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800893a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800893c:	2b37      	cmp	r3, #55	@ 0x37
 800893e:	d901      	bls.n	8008944 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008940:	2337      	movs	r3, #55	@ 0x37
 8008942:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008946:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008948:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800894a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800894c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800894e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008952:	2200      	movs	r2, #0
 8008954:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008958:	3304      	adds	r3, #4
 800895a:	4618      	mov	r0, r3
 800895c:	f7fe fec8 	bl	80076f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008962:	3318      	adds	r3, #24
 8008964:	4618      	mov	r0, r3
 8008966:	f7fe fec3 	bl	80076f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800896a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800896c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800896e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008972:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008978:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800897a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800897c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800897e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008982:	2200      	movs	r2, #0
 8008984:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008988:	2200      	movs	r2, #0
 800898a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800898e:	683a      	ldr	r2, [r7, #0]
 8008990:	68f9      	ldr	r1, [r7, #12]
 8008992:	69b8      	ldr	r0, [r7, #24]
 8008994:	f001 fae0 	bl	8009f58 <pxPortInitialiseStack>
 8008998:	4602      	mov	r2, r0
 800899a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800899c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800899e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d002      	beq.n	80089aa <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80089a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80089aa:	bf00      	nop
 80089ac:	3720      	adds	r7, #32
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
	...

080089b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b082      	sub	sp, #8
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80089bc:	f001 fbfc 	bl	800a1b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80089c0:	4b2d      	ldr	r3, [pc, #180]	@ (8008a78 <prvAddNewTaskToReadyList+0xc4>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	3301      	adds	r3, #1
 80089c6:	4a2c      	ldr	r2, [pc, #176]	@ (8008a78 <prvAddNewTaskToReadyList+0xc4>)
 80089c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80089ca:	4b2c      	ldr	r3, [pc, #176]	@ (8008a7c <prvAddNewTaskToReadyList+0xc8>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d109      	bne.n	80089e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80089d2:	4a2a      	ldr	r2, [pc, #168]	@ (8008a7c <prvAddNewTaskToReadyList+0xc8>)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80089d8:	4b27      	ldr	r3, [pc, #156]	@ (8008a78 <prvAddNewTaskToReadyList+0xc4>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d110      	bne.n	8008a02 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80089e0:	f000 fcb0 	bl	8009344 <prvInitialiseTaskLists>
 80089e4:	e00d      	b.n	8008a02 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80089e6:	4b26      	ldr	r3, [pc, #152]	@ (8008a80 <prvAddNewTaskToReadyList+0xcc>)
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d109      	bne.n	8008a02 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80089ee:	4b23      	ldr	r3, [pc, #140]	@ (8008a7c <prvAddNewTaskToReadyList+0xc8>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d802      	bhi.n	8008a02 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80089fc:	4a1f      	ldr	r2, [pc, #124]	@ (8008a7c <prvAddNewTaskToReadyList+0xc8>)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008a02:	4b20      	ldr	r3, [pc, #128]	@ (8008a84 <prvAddNewTaskToReadyList+0xd0>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	3301      	adds	r3, #1
 8008a08:	4a1e      	ldr	r2, [pc, #120]	@ (8008a84 <prvAddNewTaskToReadyList+0xd0>)
 8008a0a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8008a84 <prvAddNewTaskToReadyList+0xd0>)
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a18:	4b1b      	ldr	r3, [pc, #108]	@ (8008a88 <prvAddNewTaskToReadyList+0xd4>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	429a      	cmp	r2, r3
 8008a1e:	d903      	bls.n	8008a28 <prvAddNewTaskToReadyList+0x74>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a24:	4a18      	ldr	r2, [pc, #96]	@ (8008a88 <prvAddNewTaskToReadyList+0xd4>)
 8008a26:	6013      	str	r3, [r2, #0]
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a2c:	4613      	mov	r3, r2
 8008a2e:	009b      	lsls	r3, r3, #2
 8008a30:	4413      	add	r3, r2
 8008a32:	009b      	lsls	r3, r3, #2
 8008a34:	4a15      	ldr	r2, [pc, #84]	@ (8008a8c <prvAddNewTaskToReadyList+0xd8>)
 8008a36:	441a      	add	r2, r3
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	3304      	adds	r3, #4
 8008a3c:	4619      	mov	r1, r3
 8008a3e:	4610      	mov	r0, r2
 8008a40:	f7fe fe63 	bl	800770a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008a44:	f001 fbea 	bl	800a21c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008a48:	4b0d      	ldr	r3, [pc, #52]	@ (8008a80 <prvAddNewTaskToReadyList+0xcc>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00e      	beq.n	8008a6e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008a50:	4b0a      	ldr	r3, [pc, #40]	@ (8008a7c <prvAddNewTaskToReadyList+0xc8>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a5a:	429a      	cmp	r2, r3
 8008a5c:	d207      	bcs.n	8008a6e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8008a90 <prvAddNewTaskToReadyList+0xdc>)
 8008a60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a64:	601a      	str	r2, [r3, #0]
 8008a66:	f3bf 8f4f 	dsb	sy
 8008a6a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a6e:	bf00      	nop
 8008a70:	3708      	adds	r7, #8
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}
 8008a76:	bf00      	nop
 8008a78:	20001580 	.word	0x20001580
 8008a7c:	200010ac 	.word	0x200010ac
 8008a80:	2000158c 	.word	0x2000158c
 8008a84:	2000159c 	.word	0x2000159c
 8008a88:	20001588 	.word	0x20001588
 8008a8c:	200010b0 	.word	0x200010b0
 8008a90:	e000ed04 	.word	0xe000ed04

08008a94 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b08a      	sub	sp, #40	@ 0x28
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
 8008a9c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d10b      	bne.n	8008ac0 <vTaskDelayUntil+0x2c>
	__asm volatile
 8008aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aac:	f383 8811 	msr	BASEPRI, r3
 8008ab0:	f3bf 8f6f 	isb	sy
 8008ab4:	f3bf 8f4f 	dsb	sy
 8008ab8:	617b      	str	r3, [r7, #20]
}
 8008aba:	bf00      	nop
 8008abc:	bf00      	nop
 8008abe:	e7fd      	b.n	8008abc <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d10b      	bne.n	8008ade <vTaskDelayUntil+0x4a>
	__asm volatile
 8008ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aca:	f383 8811 	msr	BASEPRI, r3
 8008ace:	f3bf 8f6f 	isb	sy
 8008ad2:	f3bf 8f4f 	dsb	sy
 8008ad6:	613b      	str	r3, [r7, #16]
}
 8008ad8:	bf00      	nop
 8008ada:	bf00      	nop
 8008adc:	e7fd      	b.n	8008ada <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8008ade:	4b2a      	ldr	r3, [pc, #168]	@ (8008b88 <vTaskDelayUntil+0xf4>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d00b      	beq.n	8008afe <vTaskDelayUntil+0x6a>
	__asm volatile
 8008ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aea:	f383 8811 	msr	BASEPRI, r3
 8008aee:	f3bf 8f6f 	isb	sy
 8008af2:	f3bf 8f4f 	dsb	sy
 8008af6:	60fb      	str	r3, [r7, #12]
}
 8008af8:	bf00      	nop
 8008afa:	bf00      	nop
 8008afc:	e7fd      	b.n	8008afa <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8008afe:	f000 f8e7 	bl	8008cd0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8008b02:	4b22      	ldr	r3, [pc, #136]	@ (8008b8c <vTaskDelayUntil+0xf8>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	683a      	ldr	r2, [r7, #0]
 8008b0e:	4413      	add	r3, r2
 8008b10:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	6a3a      	ldr	r2, [r7, #32]
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d20b      	bcs.n	8008b34 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	69fa      	ldr	r2, [r7, #28]
 8008b22:	429a      	cmp	r2, r3
 8008b24:	d211      	bcs.n	8008b4a <vTaskDelayUntil+0xb6>
 8008b26:	69fa      	ldr	r2, [r7, #28]
 8008b28:	6a3b      	ldr	r3, [r7, #32]
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	d90d      	bls.n	8008b4a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b32:	e00a      	b.n	8008b4a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	69fa      	ldr	r2, [r7, #28]
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d303      	bcc.n	8008b46 <vTaskDelayUntil+0xb2>
 8008b3e:	69fa      	ldr	r2, [r7, #28]
 8008b40:	6a3b      	ldr	r3, [r7, #32]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d901      	bls.n	8008b4a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8008b46:	2301      	movs	r3, #1
 8008b48:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	69fa      	ldr	r2, [r7, #28]
 8008b4e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8008b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d006      	beq.n	8008b64 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8008b56:	69fa      	ldr	r2, [r7, #28]
 8008b58:	6a3b      	ldr	r3, [r7, #32]
 8008b5a:	1ad3      	subs	r3, r2, r3
 8008b5c:	2100      	movs	r1, #0
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f000 fe4c 	bl	80097fc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008b64:	f000 f8c2 	bl	8008cec <xTaskResumeAll>
 8008b68:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008b6a:	69bb      	ldr	r3, [r7, #24]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d107      	bne.n	8008b80 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8008b70:	4b07      	ldr	r3, [pc, #28]	@ (8008b90 <vTaskDelayUntil+0xfc>)
 8008b72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b76:	601a      	str	r2, [r3, #0]
 8008b78:	f3bf 8f4f 	dsb	sy
 8008b7c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008b80:	bf00      	nop
 8008b82:	3728      	adds	r7, #40	@ 0x28
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}
 8008b88:	200015a8 	.word	0x200015a8
 8008b8c:	20001584 	.word	0x20001584
 8008b90:	e000ed04 	.word	0xe000ed04

08008b94 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b084      	sub	sp, #16
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d018      	beq.n	8008bd8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008ba6:	4b14      	ldr	r3, [pc, #80]	@ (8008bf8 <vTaskDelay+0x64>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d00b      	beq.n	8008bc6 <vTaskDelay+0x32>
	__asm volatile
 8008bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb2:	f383 8811 	msr	BASEPRI, r3
 8008bb6:	f3bf 8f6f 	isb	sy
 8008bba:	f3bf 8f4f 	dsb	sy
 8008bbe:	60bb      	str	r3, [r7, #8]
}
 8008bc0:	bf00      	nop
 8008bc2:	bf00      	nop
 8008bc4:	e7fd      	b.n	8008bc2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008bc6:	f000 f883 	bl	8008cd0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008bca:	2100      	movs	r1, #0
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 fe15 	bl	80097fc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008bd2:	f000 f88b 	bl	8008cec <xTaskResumeAll>
 8008bd6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d107      	bne.n	8008bee <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008bde:	4b07      	ldr	r3, [pc, #28]	@ (8008bfc <vTaskDelay+0x68>)
 8008be0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008be4:	601a      	str	r2, [r3, #0]
 8008be6:	f3bf 8f4f 	dsb	sy
 8008bea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008bee:	bf00      	nop
 8008bf0:	3710      	adds	r7, #16
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	bf00      	nop
 8008bf8:	200015a8 	.word	0x200015a8
 8008bfc:	e000ed04 	.word	0xe000ed04

08008c00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b08a      	sub	sp, #40	@ 0x28
 8008c04:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008c06:	2300      	movs	r3, #0
 8008c08:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008c0e:	463a      	mov	r2, r7
 8008c10:	1d39      	adds	r1, r7, #4
 8008c12:	f107 0308 	add.w	r3, r7, #8
 8008c16:	4618      	mov	r0, r3
 8008c18:	f7fe fd16 	bl	8007648 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008c1c:	6839      	ldr	r1, [r7, #0]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	68ba      	ldr	r2, [r7, #8]
 8008c22:	9202      	str	r2, [sp, #8]
 8008c24:	9301      	str	r3, [sp, #4]
 8008c26:	2300      	movs	r3, #0
 8008c28:	9300      	str	r3, [sp, #0]
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	460a      	mov	r2, r1
 8008c2e:	4922      	ldr	r1, [pc, #136]	@ (8008cb8 <vTaskStartScheduler+0xb8>)
 8008c30:	4822      	ldr	r0, [pc, #136]	@ (8008cbc <vTaskStartScheduler+0xbc>)
 8008c32:	f7ff fd89 	bl	8008748 <xTaskCreateStatic>
 8008c36:	4603      	mov	r3, r0
 8008c38:	4a21      	ldr	r2, [pc, #132]	@ (8008cc0 <vTaskStartScheduler+0xc0>)
 8008c3a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008c3c:	4b20      	ldr	r3, [pc, #128]	@ (8008cc0 <vTaskStartScheduler+0xc0>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d002      	beq.n	8008c4a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008c44:	2301      	movs	r3, #1
 8008c46:	617b      	str	r3, [r7, #20]
 8008c48:	e001      	b.n	8008c4e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	2b01      	cmp	r3, #1
 8008c52:	d102      	bne.n	8008c5a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008c54:	f000 fe26 	bl	80098a4 <xTimerCreateTimerTask>
 8008c58:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	d116      	bne.n	8008c8e <vTaskStartScheduler+0x8e>
	__asm volatile
 8008c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c64:	f383 8811 	msr	BASEPRI, r3
 8008c68:	f3bf 8f6f 	isb	sy
 8008c6c:	f3bf 8f4f 	dsb	sy
 8008c70:	613b      	str	r3, [r7, #16]
}
 8008c72:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008c74:	4b13      	ldr	r3, [pc, #76]	@ (8008cc4 <vTaskStartScheduler+0xc4>)
 8008c76:	f04f 32ff 	mov.w	r2, #4294967295
 8008c7a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008c7c:	4b12      	ldr	r3, [pc, #72]	@ (8008cc8 <vTaskStartScheduler+0xc8>)
 8008c7e:	2201      	movs	r2, #1
 8008c80:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008c82:	4b12      	ldr	r3, [pc, #72]	@ (8008ccc <vTaskStartScheduler+0xcc>)
 8008c84:	2200      	movs	r2, #0
 8008c86:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008c88:	f001 f9f2 	bl	800a070 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008c8c:	e00f      	b.n	8008cae <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c94:	d10b      	bne.n	8008cae <vTaskStartScheduler+0xae>
	__asm volatile
 8008c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c9a:	f383 8811 	msr	BASEPRI, r3
 8008c9e:	f3bf 8f6f 	isb	sy
 8008ca2:	f3bf 8f4f 	dsb	sy
 8008ca6:	60fb      	str	r3, [r7, #12]
}
 8008ca8:	bf00      	nop
 8008caa:	bf00      	nop
 8008cac:	e7fd      	b.n	8008caa <vTaskStartScheduler+0xaa>
}
 8008cae:	bf00      	nop
 8008cb0:	3718      	adds	r7, #24
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
 8008cb6:	bf00      	nop
 8008cb8:	0800b340 	.word	0x0800b340
 8008cbc:	08009315 	.word	0x08009315
 8008cc0:	200015a4 	.word	0x200015a4
 8008cc4:	200015a0 	.word	0x200015a0
 8008cc8:	2000158c 	.word	0x2000158c
 8008ccc:	20001584 	.word	0x20001584

08008cd0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008cd4:	4b04      	ldr	r3, [pc, #16]	@ (8008ce8 <vTaskSuspendAll+0x18>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	3301      	adds	r3, #1
 8008cda:	4a03      	ldr	r2, [pc, #12]	@ (8008ce8 <vTaskSuspendAll+0x18>)
 8008cdc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008cde:	bf00      	nop
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce6:	4770      	bx	lr
 8008ce8:	200015a8 	.word	0x200015a8

08008cec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b084      	sub	sp, #16
 8008cf0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008cfa:	4b42      	ldr	r3, [pc, #264]	@ (8008e04 <xTaskResumeAll+0x118>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d10b      	bne.n	8008d1a <xTaskResumeAll+0x2e>
	__asm volatile
 8008d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d06:	f383 8811 	msr	BASEPRI, r3
 8008d0a:	f3bf 8f6f 	isb	sy
 8008d0e:	f3bf 8f4f 	dsb	sy
 8008d12:	603b      	str	r3, [r7, #0]
}
 8008d14:	bf00      	nop
 8008d16:	bf00      	nop
 8008d18:	e7fd      	b.n	8008d16 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008d1a:	f001 fa4d 	bl	800a1b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008d1e:	4b39      	ldr	r3, [pc, #228]	@ (8008e04 <xTaskResumeAll+0x118>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	3b01      	subs	r3, #1
 8008d24:	4a37      	ldr	r2, [pc, #220]	@ (8008e04 <xTaskResumeAll+0x118>)
 8008d26:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d28:	4b36      	ldr	r3, [pc, #216]	@ (8008e04 <xTaskResumeAll+0x118>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d162      	bne.n	8008df6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008d30:	4b35      	ldr	r3, [pc, #212]	@ (8008e08 <xTaskResumeAll+0x11c>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d05e      	beq.n	8008df6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008d38:	e02f      	b.n	8008d9a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d3a:	4b34      	ldr	r3, [pc, #208]	@ (8008e0c <xTaskResumeAll+0x120>)
 8008d3c:	68db      	ldr	r3, [r3, #12]
 8008d3e:	68db      	ldr	r3, [r3, #12]
 8008d40:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	3318      	adds	r3, #24
 8008d46:	4618      	mov	r0, r3
 8008d48:	f7fe fd3c 	bl	80077c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	3304      	adds	r3, #4
 8008d50:	4618      	mov	r0, r3
 8008d52:	f7fe fd37 	bl	80077c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d5a:	4b2d      	ldr	r3, [pc, #180]	@ (8008e10 <xTaskResumeAll+0x124>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	429a      	cmp	r2, r3
 8008d60:	d903      	bls.n	8008d6a <xTaskResumeAll+0x7e>
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d66:	4a2a      	ldr	r2, [pc, #168]	@ (8008e10 <xTaskResumeAll+0x124>)
 8008d68:	6013      	str	r3, [r2, #0]
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d6e:	4613      	mov	r3, r2
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	4413      	add	r3, r2
 8008d74:	009b      	lsls	r3, r3, #2
 8008d76:	4a27      	ldr	r2, [pc, #156]	@ (8008e14 <xTaskResumeAll+0x128>)
 8008d78:	441a      	add	r2, r3
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	3304      	adds	r3, #4
 8008d7e:	4619      	mov	r1, r3
 8008d80:	4610      	mov	r0, r2
 8008d82:	f7fe fcc2 	bl	800770a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d8a:	4b23      	ldr	r3, [pc, #140]	@ (8008e18 <xTaskResumeAll+0x12c>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d302      	bcc.n	8008d9a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008d94:	4b21      	ldr	r3, [pc, #132]	@ (8008e1c <xTaskResumeAll+0x130>)
 8008d96:	2201      	movs	r2, #1
 8008d98:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008d9a:	4b1c      	ldr	r3, [pc, #112]	@ (8008e0c <xTaskResumeAll+0x120>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d1cb      	bne.n	8008d3a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d001      	beq.n	8008dac <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008da8:	f000 fb6a 	bl	8009480 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008dac:	4b1c      	ldr	r3, [pc, #112]	@ (8008e20 <xTaskResumeAll+0x134>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d010      	beq.n	8008dda <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008db8:	f000 f858 	bl	8008e6c <xTaskIncrementTick>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d002      	beq.n	8008dc8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008dc2:	4b16      	ldr	r3, [pc, #88]	@ (8008e1c <xTaskResumeAll+0x130>)
 8008dc4:	2201      	movs	r2, #1
 8008dc6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	3b01      	subs	r3, #1
 8008dcc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d1f1      	bne.n	8008db8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008dd4:	4b12      	ldr	r3, [pc, #72]	@ (8008e20 <xTaskResumeAll+0x134>)
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008dda:	4b10      	ldr	r3, [pc, #64]	@ (8008e1c <xTaskResumeAll+0x130>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d009      	beq.n	8008df6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008de2:	2301      	movs	r3, #1
 8008de4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008de6:	4b0f      	ldr	r3, [pc, #60]	@ (8008e24 <xTaskResumeAll+0x138>)
 8008de8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dec:	601a      	str	r2, [r3, #0]
 8008dee:	f3bf 8f4f 	dsb	sy
 8008df2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008df6:	f001 fa11 	bl	800a21c <vPortExitCritical>

	return xAlreadyYielded;
 8008dfa:	68bb      	ldr	r3, [r7, #8]
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3710      	adds	r7, #16
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}
 8008e04:	200015a8 	.word	0x200015a8
 8008e08:	20001580 	.word	0x20001580
 8008e0c:	20001540 	.word	0x20001540
 8008e10:	20001588 	.word	0x20001588
 8008e14:	200010b0 	.word	0x200010b0
 8008e18:	200010ac 	.word	0x200010ac
 8008e1c:	20001594 	.word	0x20001594
 8008e20:	20001590 	.word	0x20001590
 8008e24:	e000ed04 	.word	0xe000ed04

08008e28 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b083      	sub	sp, #12
 8008e2c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008e2e:	4b05      	ldr	r3, [pc, #20]	@ (8008e44 <xTaskGetTickCount+0x1c>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008e34:	687b      	ldr	r3, [r7, #4]
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	370c      	adds	r7, #12
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr
 8008e42:	bf00      	nop
 8008e44:	20001584 	.word	0x20001584

08008e48 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b082      	sub	sp, #8
 8008e4c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e4e:	f001 fa93 	bl	800a378 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008e52:	2300      	movs	r3, #0
 8008e54:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8008e56:	4b04      	ldr	r3, [pc, #16]	@ (8008e68 <xTaskGetTickCountFromISR+0x20>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008e5c:	683b      	ldr	r3, [r7, #0]
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3708      	adds	r7, #8
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop
 8008e68:	20001584 	.word	0x20001584

08008e6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b086      	sub	sp, #24
 8008e70:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008e72:	2300      	movs	r3, #0
 8008e74:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e76:	4b4f      	ldr	r3, [pc, #316]	@ (8008fb4 <xTaskIncrementTick+0x148>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	f040 8090 	bne.w	8008fa0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008e80:	4b4d      	ldr	r3, [pc, #308]	@ (8008fb8 <xTaskIncrementTick+0x14c>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	3301      	adds	r3, #1
 8008e86:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008e88:	4a4b      	ldr	r2, [pc, #300]	@ (8008fb8 <xTaskIncrementTick+0x14c>)
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d121      	bne.n	8008ed8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008e94:	4b49      	ldr	r3, [pc, #292]	@ (8008fbc <xTaskIncrementTick+0x150>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d00b      	beq.n	8008eb6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8008e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea2:	f383 8811 	msr	BASEPRI, r3
 8008ea6:	f3bf 8f6f 	isb	sy
 8008eaa:	f3bf 8f4f 	dsb	sy
 8008eae:	603b      	str	r3, [r7, #0]
}
 8008eb0:	bf00      	nop
 8008eb2:	bf00      	nop
 8008eb4:	e7fd      	b.n	8008eb2 <xTaskIncrementTick+0x46>
 8008eb6:	4b41      	ldr	r3, [pc, #260]	@ (8008fbc <xTaskIncrementTick+0x150>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	60fb      	str	r3, [r7, #12]
 8008ebc:	4b40      	ldr	r3, [pc, #256]	@ (8008fc0 <xTaskIncrementTick+0x154>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a3e      	ldr	r2, [pc, #248]	@ (8008fbc <xTaskIncrementTick+0x150>)
 8008ec2:	6013      	str	r3, [r2, #0]
 8008ec4:	4a3e      	ldr	r2, [pc, #248]	@ (8008fc0 <xTaskIncrementTick+0x154>)
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	6013      	str	r3, [r2, #0]
 8008eca:	4b3e      	ldr	r3, [pc, #248]	@ (8008fc4 <xTaskIncrementTick+0x158>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	3301      	adds	r3, #1
 8008ed0:	4a3c      	ldr	r2, [pc, #240]	@ (8008fc4 <xTaskIncrementTick+0x158>)
 8008ed2:	6013      	str	r3, [r2, #0]
 8008ed4:	f000 fad4 	bl	8009480 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008ed8:	4b3b      	ldr	r3, [pc, #236]	@ (8008fc8 <xTaskIncrementTick+0x15c>)
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	693a      	ldr	r2, [r7, #16]
 8008ede:	429a      	cmp	r2, r3
 8008ee0:	d349      	bcc.n	8008f76 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ee2:	4b36      	ldr	r3, [pc, #216]	@ (8008fbc <xTaskIncrementTick+0x150>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d104      	bne.n	8008ef6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008eec:	4b36      	ldr	r3, [pc, #216]	@ (8008fc8 <xTaskIncrementTick+0x15c>)
 8008eee:	f04f 32ff 	mov.w	r2, #4294967295
 8008ef2:	601a      	str	r2, [r3, #0]
					break;
 8008ef4:	e03f      	b.n	8008f76 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ef6:	4b31      	ldr	r3, [pc, #196]	@ (8008fbc <xTaskIncrementTick+0x150>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	68db      	ldr	r3, [r3, #12]
 8008efc:	68db      	ldr	r3, [r3, #12]
 8008efe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008f06:	693a      	ldr	r2, [r7, #16]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d203      	bcs.n	8008f16 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008f0e:	4a2e      	ldr	r2, [pc, #184]	@ (8008fc8 <xTaskIncrementTick+0x15c>)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008f14:	e02f      	b.n	8008f76 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	3304      	adds	r3, #4
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f7fe fc52 	bl	80077c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d004      	beq.n	8008f32 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	3318      	adds	r3, #24
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	f7fe fc49 	bl	80077c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f36:	4b25      	ldr	r3, [pc, #148]	@ (8008fcc <xTaskIncrementTick+0x160>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d903      	bls.n	8008f46 <xTaskIncrementTick+0xda>
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f42:	4a22      	ldr	r2, [pc, #136]	@ (8008fcc <xTaskIncrementTick+0x160>)
 8008f44:	6013      	str	r3, [r2, #0]
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f4a:	4613      	mov	r3, r2
 8008f4c:	009b      	lsls	r3, r3, #2
 8008f4e:	4413      	add	r3, r2
 8008f50:	009b      	lsls	r3, r3, #2
 8008f52:	4a1f      	ldr	r2, [pc, #124]	@ (8008fd0 <xTaskIncrementTick+0x164>)
 8008f54:	441a      	add	r2, r3
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	3304      	adds	r3, #4
 8008f5a:	4619      	mov	r1, r3
 8008f5c:	4610      	mov	r0, r2
 8008f5e:	f7fe fbd4 	bl	800770a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f66:	4b1b      	ldr	r3, [pc, #108]	@ (8008fd4 <xTaskIncrementTick+0x168>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f6c:	429a      	cmp	r2, r3
 8008f6e:	d3b8      	bcc.n	8008ee2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008f70:	2301      	movs	r3, #1
 8008f72:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f74:	e7b5      	b.n	8008ee2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008f76:	4b17      	ldr	r3, [pc, #92]	@ (8008fd4 <xTaskIncrementTick+0x168>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f7c:	4914      	ldr	r1, [pc, #80]	@ (8008fd0 <xTaskIncrementTick+0x164>)
 8008f7e:	4613      	mov	r3, r2
 8008f80:	009b      	lsls	r3, r3, #2
 8008f82:	4413      	add	r3, r2
 8008f84:	009b      	lsls	r3, r3, #2
 8008f86:	440b      	add	r3, r1
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d901      	bls.n	8008f92 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008f8e:	2301      	movs	r3, #1
 8008f90:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008f92:	4b11      	ldr	r3, [pc, #68]	@ (8008fd8 <xTaskIncrementTick+0x16c>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d007      	beq.n	8008faa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	617b      	str	r3, [r7, #20]
 8008f9e:	e004      	b.n	8008faa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8008fdc <xTaskIncrementTick+0x170>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	4a0d      	ldr	r2, [pc, #52]	@ (8008fdc <xTaskIncrementTick+0x170>)
 8008fa8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008faa:	697b      	ldr	r3, [r7, #20]
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3718      	adds	r7, #24
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bd80      	pop	{r7, pc}
 8008fb4:	200015a8 	.word	0x200015a8
 8008fb8:	20001584 	.word	0x20001584
 8008fbc:	20001538 	.word	0x20001538
 8008fc0:	2000153c 	.word	0x2000153c
 8008fc4:	20001598 	.word	0x20001598
 8008fc8:	200015a0 	.word	0x200015a0
 8008fcc:	20001588 	.word	0x20001588
 8008fd0:	200010b0 	.word	0x200010b0
 8008fd4:	200010ac 	.word	0x200010ac
 8008fd8:	20001594 	.word	0x20001594
 8008fdc:	20001590 	.word	0x20001590

08008fe0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	b085      	sub	sp, #20
 8008fe4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008fe6:	4b28      	ldr	r3, [pc, #160]	@ (8009088 <vTaskSwitchContext+0xa8>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d003      	beq.n	8008ff6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008fee:	4b27      	ldr	r3, [pc, #156]	@ (800908c <vTaskSwitchContext+0xac>)
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008ff4:	e042      	b.n	800907c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008ff6:	4b25      	ldr	r3, [pc, #148]	@ (800908c <vTaskSwitchContext+0xac>)
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ffc:	4b24      	ldr	r3, [pc, #144]	@ (8009090 <vTaskSwitchContext+0xb0>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	60fb      	str	r3, [r7, #12]
 8009002:	e011      	b.n	8009028 <vTaskSwitchContext+0x48>
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d10b      	bne.n	8009022 <vTaskSwitchContext+0x42>
	__asm volatile
 800900a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800900e:	f383 8811 	msr	BASEPRI, r3
 8009012:	f3bf 8f6f 	isb	sy
 8009016:	f3bf 8f4f 	dsb	sy
 800901a:	607b      	str	r3, [r7, #4]
}
 800901c:	bf00      	nop
 800901e:	bf00      	nop
 8009020:	e7fd      	b.n	800901e <vTaskSwitchContext+0x3e>
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	3b01      	subs	r3, #1
 8009026:	60fb      	str	r3, [r7, #12]
 8009028:	491a      	ldr	r1, [pc, #104]	@ (8009094 <vTaskSwitchContext+0xb4>)
 800902a:	68fa      	ldr	r2, [r7, #12]
 800902c:	4613      	mov	r3, r2
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	4413      	add	r3, r2
 8009032:	009b      	lsls	r3, r3, #2
 8009034:	440b      	add	r3, r1
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d0e3      	beq.n	8009004 <vTaskSwitchContext+0x24>
 800903c:	68fa      	ldr	r2, [r7, #12]
 800903e:	4613      	mov	r3, r2
 8009040:	009b      	lsls	r3, r3, #2
 8009042:	4413      	add	r3, r2
 8009044:	009b      	lsls	r3, r3, #2
 8009046:	4a13      	ldr	r2, [pc, #76]	@ (8009094 <vTaskSwitchContext+0xb4>)
 8009048:	4413      	add	r3, r2
 800904a:	60bb      	str	r3, [r7, #8]
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	685b      	ldr	r3, [r3, #4]
 8009050:	685a      	ldr	r2, [r3, #4]
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	605a      	str	r2, [r3, #4]
 8009056:	68bb      	ldr	r3, [r7, #8]
 8009058:	685a      	ldr	r2, [r3, #4]
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	3308      	adds	r3, #8
 800905e:	429a      	cmp	r2, r3
 8009060:	d104      	bne.n	800906c <vTaskSwitchContext+0x8c>
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	685b      	ldr	r3, [r3, #4]
 8009066:	685a      	ldr	r2, [r3, #4]
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	605a      	str	r2, [r3, #4]
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	68db      	ldr	r3, [r3, #12]
 8009072:	4a09      	ldr	r2, [pc, #36]	@ (8009098 <vTaskSwitchContext+0xb8>)
 8009074:	6013      	str	r3, [r2, #0]
 8009076:	4a06      	ldr	r2, [pc, #24]	@ (8009090 <vTaskSwitchContext+0xb0>)
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	6013      	str	r3, [r2, #0]
}
 800907c:	bf00      	nop
 800907e:	3714      	adds	r7, #20
 8009080:	46bd      	mov	sp, r7
 8009082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009086:	4770      	bx	lr
 8009088:	200015a8 	.word	0x200015a8
 800908c:	20001594 	.word	0x20001594
 8009090:	20001588 	.word	0x20001588
 8009094:	200010b0 	.word	0x200010b0
 8009098:	200010ac 	.word	0x200010ac

0800909c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b084      	sub	sp, #16
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
 80090a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d10b      	bne.n	80090c4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80090ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090b0:	f383 8811 	msr	BASEPRI, r3
 80090b4:	f3bf 8f6f 	isb	sy
 80090b8:	f3bf 8f4f 	dsb	sy
 80090bc:	60fb      	str	r3, [r7, #12]
}
 80090be:	bf00      	nop
 80090c0:	bf00      	nop
 80090c2:	e7fd      	b.n	80090c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80090c4:	4b07      	ldr	r3, [pc, #28]	@ (80090e4 <vTaskPlaceOnEventList+0x48>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	3318      	adds	r3, #24
 80090ca:	4619      	mov	r1, r3
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f7fe fb40 	bl	8007752 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80090d2:	2101      	movs	r1, #1
 80090d4:	6838      	ldr	r0, [r7, #0]
 80090d6:	f000 fb91 	bl	80097fc <prvAddCurrentTaskToDelayedList>
}
 80090da:	bf00      	nop
 80090dc:	3710      	adds	r7, #16
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}
 80090e2:	bf00      	nop
 80090e4:	200010ac 	.word	0x200010ac

080090e8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b086      	sub	sp, #24
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	60f8      	str	r0, [r7, #12]
 80090f0:	60b9      	str	r1, [r7, #8]
 80090f2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d10b      	bne.n	8009112 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80090fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090fe:	f383 8811 	msr	BASEPRI, r3
 8009102:	f3bf 8f6f 	isb	sy
 8009106:	f3bf 8f4f 	dsb	sy
 800910a:	617b      	str	r3, [r7, #20]
}
 800910c:	bf00      	nop
 800910e:	bf00      	nop
 8009110:	e7fd      	b.n	800910e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009112:	4b0a      	ldr	r3, [pc, #40]	@ (800913c <vTaskPlaceOnEventListRestricted+0x54>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	3318      	adds	r3, #24
 8009118:	4619      	mov	r1, r3
 800911a:	68f8      	ldr	r0, [r7, #12]
 800911c:	f7fe faf5 	bl	800770a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d002      	beq.n	800912c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009126:	f04f 33ff 	mov.w	r3, #4294967295
 800912a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800912c:	6879      	ldr	r1, [r7, #4]
 800912e:	68b8      	ldr	r0, [r7, #8]
 8009130:	f000 fb64 	bl	80097fc <prvAddCurrentTaskToDelayedList>
	}
 8009134:	bf00      	nop
 8009136:	3718      	adds	r7, #24
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}
 800913c:	200010ac 	.word	0x200010ac

08009140 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b086      	sub	sp, #24
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	68db      	ldr	r3, [r3, #12]
 800914c:	68db      	ldr	r3, [r3, #12]
 800914e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009150:	693b      	ldr	r3, [r7, #16]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d10b      	bne.n	800916e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800915a:	f383 8811 	msr	BASEPRI, r3
 800915e:	f3bf 8f6f 	isb	sy
 8009162:	f3bf 8f4f 	dsb	sy
 8009166:	60fb      	str	r3, [r7, #12]
}
 8009168:	bf00      	nop
 800916a:	bf00      	nop
 800916c:	e7fd      	b.n	800916a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800916e:	693b      	ldr	r3, [r7, #16]
 8009170:	3318      	adds	r3, #24
 8009172:	4618      	mov	r0, r3
 8009174:	f7fe fb26 	bl	80077c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009178:	4b1d      	ldr	r3, [pc, #116]	@ (80091f0 <xTaskRemoveFromEventList+0xb0>)
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d11d      	bne.n	80091bc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	3304      	adds	r3, #4
 8009184:	4618      	mov	r0, r3
 8009186:	f7fe fb1d 	bl	80077c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800918e:	4b19      	ldr	r3, [pc, #100]	@ (80091f4 <xTaskRemoveFromEventList+0xb4>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	429a      	cmp	r2, r3
 8009194:	d903      	bls.n	800919e <xTaskRemoveFromEventList+0x5e>
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800919a:	4a16      	ldr	r2, [pc, #88]	@ (80091f4 <xTaskRemoveFromEventList+0xb4>)
 800919c:	6013      	str	r3, [r2, #0]
 800919e:	693b      	ldr	r3, [r7, #16]
 80091a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091a2:	4613      	mov	r3, r2
 80091a4:	009b      	lsls	r3, r3, #2
 80091a6:	4413      	add	r3, r2
 80091a8:	009b      	lsls	r3, r3, #2
 80091aa:	4a13      	ldr	r2, [pc, #76]	@ (80091f8 <xTaskRemoveFromEventList+0xb8>)
 80091ac:	441a      	add	r2, r3
 80091ae:	693b      	ldr	r3, [r7, #16]
 80091b0:	3304      	adds	r3, #4
 80091b2:	4619      	mov	r1, r3
 80091b4:	4610      	mov	r0, r2
 80091b6:	f7fe faa8 	bl	800770a <vListInsertEnd>
 80091ba:	e005      	b.n	80091c8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80091bc:	693b      	ldr	r3, [r7, #16]
 80091be:	3318      	adds	r3, #24
 80091c0:	4619      	mov	r1, r3
 80091c2:	480e      	ldr	r0, [pc, #56]	@ (80091fc <xTaskRemoveFromEventList+0xbc>)
 80091c4:	f7fe faa1 	bl	800770a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091cc:	4b0c      	ldr	r3, [pc, #48]	@ (8009200 <xTaskRemoveFromEventList+0xc0>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091d2:	429a      	cmp	r2, r3
 80091d4:	d905      	bls.n	80091e2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80091d6:	2301      	movs	r3, #1
 80091d8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80091da:	4b0a      	ldr	r3, [pc, #40]	@ (8009204 <xTaskRemoveFromEventList+0xc4>)
 80091dc:	2201      	movs	r2, #1
 80091de:	601a      	str	r2, [r3, #0]
 80091e0:	e001      	b.n	80091e6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80091e2:	2300      	movs	r3, #0
 80091e4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80091e6:	697b      	ldr	r3, [r7, #20]
}
 80091e8:	4618      	mov	r0, r3
 80091ea:	3718      	adds	r7, #24
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd80      	pop	{r7, pc}
 80091f0:	200015a8 	.word	0x200015a8
 80091f4:	20001588 	.word	0x20001588
 80091f8:	200010b0 	.word	0x200010b0
 80091fc:	20001540 	.word	0x20001540
 8009200:	200010ac 	.word	0x200010ac
 8009204:	20001594 	.word	0x20001594

08009208 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009208:	b480      	push	{r7}
 800920a:	b083      	sub	sp, #12
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009210:	4b06      	ldr	r3, [pc, #24]	@ (800922c <vTaskInternalSetTimeOutState+0x24>)
 8009212:	681a      	ldr	r2, [r3, #0]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009218:	4b05      	ldr	r3, [pc, #20]	@ (8009230 <vTaskInternalSetTimeOutState+0x28>)
 800921a:	681a      	ldr	r2, [r3, #0]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	605a      	str	r2, [r3, #4]
}
 8009220:	bf00      	nop
 8009222:	370c      	adds	r7, #12
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr
 800922c:	20001598 	.word	0x20001598
 8009230:	20001584 	.word	0x20001584

08009234 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b088      	sub	sp, #32
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
 800923c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d10b      	bne.n	800925c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009248:	f383 8811 	msr	BASEPRI, r3
 800924c:	f3bf 8f6f 	isb	sy
 8009250:	f3bf 8f4f 	dsb	sy
 8009254:	613b      	str	r3, [r7, #16]
}
 8009256:	bf00      	nop
 8009258:	bf00      	nop
 800925a:	e7fd      	b.n	8009258 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d10b      	bne.n	800927a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009266:	f383 8811 	msr	BASEPRI, r3
 800926a:	f3bf 8f6f 	isb	sy
 800926e:	f3bf 8f4f 	dsb	sy
 8009272:	60fb      	str	r3, [r7, #12]
}
 8009274:	bf00      	nop
 8009276:	bf00      	nop
 8009278:	e7fd      	b.n	8009276 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800927a:	f000 ff9d 	bl	800a1b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800927e:	4b1d      	ldr	r3, [pc, #116]	@ (80092f4 <xTaskCheckForTimeOut+0xc0>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	69ba      	ldr	r2, [r7, #24]
 800928a:	1ad3      	subs	r3, r2, r3
 800928c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009296:	d102      	bne.n	800929e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009298:	2300      	movs	r3, #0
 800929a:	61fb      	str	r3, [r7, #28]
 800929c:	e023      	b.n	80092e6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681a      	ldr	r2, [r3, #0]
 80092a2:	4b15      	ldr	r3, [pc, #84]	@ (80092f8 <xTaskCheckForTimeOut+0xc4>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	429a      	cmp	r2, r3
 80092a8:	d007      	beq.n	80092ba <xTaskCheckForTimeOut+0x86>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	685b      	ldr	r3, [r3, #4]
 80092ae:	69ba      	ldr	r2, [r7, #24]
 80092b0:	429a      	cmp	r2, r3
 80092b2:	d302      	bcc.n	80092ba <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80092b4:	2301      	movs	r3, #1
 80092b6:	61fb      	str	r3, [r7, #28]
 80092b8:	e015      	b.n	80092e6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	697a      	ldr	r2, [r7, #20]
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d20b      	bcs.n	80092dc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	681a      	ldr	r2, [r3, #0]
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	1ad2      	subs	r2, r2, r3
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f7ff ff99 	bl	8009208 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80092d6:	2300      	movs	r3, #0
 80092d8:	61fb      	str	r3, [r7, #28]
 80092da:	e004      	b.n	80092e6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	2200      	movs	r2, #0
 80092e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80092e2:	2301      	movs	r3, #1
 80092e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80092e6:	f000 ff99 	bl	800a21c <vPortExitCritical>

	return xReturn;
 80092ea:	69fb      	ldr	r3, [r7, #28]
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3720      	adds	r7, #32
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}
 80092f4:	20001584 	.word	0x20001584
 80092f8:	20001598 	.word	0x20001598

080092fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80092fc:	b480      	push	{r7}
 80092fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009300:	4b03      	ldr	r3, [pc, #12]	@ (8009310 <vTaskMissedYield+0x14>)
 8009302:	2201      	movs	r2, #1
 8009304:	601a      	str	r2, [r3, #0]
}
 8009306:	bf00      	nop
 8009308:	46bd      	mov	sp, r7
 800930a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930e:	4770      	bx	lr
 8009310:	20001594 	.word	0x20001594

08009314 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b082      	sub	sp, #8
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800931c:	f000 f852 	bl	80093c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009320:	4b06      	ldr	r3, [pc, #24]	@ (800933c <prvIdleTask+0x28>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	2b01      	cmp	r3, #1
 8009326:	d9f9      	bls.n	800931c <prvIdleTask+0x8>
			{
				taskYIELD();
 8009328:	4b05      	ldr	r3, [pc, #20]	@ (8009340 <prvIdleTask+0x2c>)
 800932a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800932e:	601a      	str	r2, [r3, #0]
 8009330:	f3bf 8f4f 	dsb	sy
 8009334:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009338:	e7f0      	b.n	800931c <prvIdleTask+0x8>
 800933a:	bf00      	nop
 800933c:	200010b0 	.word	0x200010b0
 8009340:	e000ed04 	.word	0xe000ed04

08009344 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b082      	sub	sp, #8
 8009348:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800934a:	2300      	movs	r3, #0
 800934c:	607b      	str	r3, [r7, #4]
 800934e:	e00c      	b.n	800936a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009350:	687a      	ldr	r2, [r7, #4]
 8009352:	4613      	mov	r3, r2
 8009354:	009b      	lsls	r3, r3, #2
 8009356:	4413      	add	r3, r2
 8009358:	009b      	lsls	r3, r3, #2
 800935a:	4a12      	ldr	r2, [pc, #72]	@ (80093a4 <prvInitialiseTaskLists+0x60>)
 800935c:	4413      	add	r3, r2
 800935e:	4618      	mov	r0, r3
 8009360:	f7fe f9a6 	bl	80076b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	3301      	adds	r3, #1
 8009368:	607b      	str	r3, [r7, #4]
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2b37      	cmp	r3, #55	@ 0x37
 800936e:	d9ef      	bls.n	8009350 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009370:	480d      	ldr	r0, [pc, #52]	@ (80093a8 <prvInitialiseTaskLists+0x64>)
 8009372:	f7fe f99d 	bl	80076b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009376:	480d      	ldr	r0, [pc, #52]	@ (80093ac <prvInitialiseTaskLists+0x68>)
 8009378:	f7fe f99a 	bl	80076b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800937c:	480c      	ldr	r0, [pc, #48]	@ (80093b0 <prvInitialiseTaskLists+0x6c>)
 800937e:	f7fe f997 	bl	80076b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009382:	480c      	ldr	r0, [pc, #48]	@ (80093b4 <prvInitialiseTaskLists+0x70>)
 8009384:	f7fe f994 	bl	80076b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009388:	480b      	ldr	r0, [pc, #44]	@ (80093b8 <prvInitialiseTaskLists+0x74>)
 800938a:	f7fe f991 	bl	80076b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800938e:	4b0b      	ldr	r3, [pc, #44]	@ (80093bc <prvInitialiseTaskLists+0x78>)
 8009390:	4a05      	ldr	r2, [pc, #20]	@ (80093a8 <prvInitialiseTaskLists+0x64>)
 8009392:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009394:	4b0a      	ldr	r3, [pc, #40]	@ (80093c0 <prvInitialiseTaskLists+0x7c>)
 8009396:	4a05      	ldr	r2, [pc, #20]	@ (80093ac <prvInitialiseTaskLists+0x68>)
 8009398:	601a      	str	r2, [r3, #0]
}
 800939a:	bf00      	nop
 800939c:	3708      	adds	r7, #8
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
 80093a2:	bf00      	nop
 80093a4:	200010b0 	.word	0x200010b0
 80093a8:	20001510 	.word	0x20001510
 80093ac:	20001524 	.word	0x20001524
 80093b0:	20001540 	.word	0x20001540
 80093b4:	20001554 	.word	0x20001554
 80093b8:	2000156c 	.word	0x2000156c
 80093bc:	20001538 	.word	0x20001538
 80093c0:	2000153c 	.word	0x2000153c

080093c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b082      	sub	sp, #8
 80093c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80093ca:	e019      	b.n	8009400 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80093cc:	f000 fef4 	bl	800a1b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093d0:	4b10      	ldr	r3, [pc, #64]	@ (8009414 <prvCheckTasksWaitingTermination+0x50>)
 80093d2:	68db      	ldr	r3, [r3, #12]
 80093d4:	68db      	ldr	r3, [r3, #12]
 80093d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	3304      	adds	r3, #4
 80093dc:	4618      	mov	r0, r3
 80093de:	f7fe f9f1 	bl	80077c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80093e2:	4b0d      	ldr	r3, [pc, #52]	@ (8009418 <prvCheckTasksWaitingTermination+0x54>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	3b01      	subs	r3, #1
 80093e8:	4a0b      	ldr	r2, [pc, #44]	@ (8009418 <prvCheckTasksWaitingTermination+0x54>)
 80093ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80093ec:	4b0b      	ldr	r3, [pc, #44]	@ (800941c <prvCheckTasksWaitingTermination+0x58>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	3b01      	subs	r3, #1
 80093f2:	4a0a      	ldr	r2, [pc, #40]	@ (800941c <prvCheckTasksWaitingTermination+0x58>)
 80093f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80093f6:	f000 ff11 	bl	800a21c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f000 f810 	bl	8009420 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009400:	4b06      	ldr	r3, [pc, #24]	@ (800941c <prvCheckTasksWaitingTermination+0x58>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d1e1      	bne.n	80093cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009408:	bf00      	nop
 800940a:	bf00      	nop
 800940c:	3708      	adds	r7, #8
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}
 8009412:	bf00      	nop
 8009414:	20001554 	.word	0x20001554
 8009418:	20001580 	.word	0x20001580
 800941c:	20001568 	.word	0x20001568

08009420 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009420:	b580      	push	{r7, lr}
 8009422:	b084      	sub	sp, #16
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800942e:	2b00      	cmp	r3, #0
 8009430:	d108      	bne.n	8009444 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009436:	4618      	mov	r0, r3
 8009438:	f001 f8b4 	bl	800a5a4 <vPortFree>
				vPortFree( pxTCB );
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f001 f8b1 	bl	800a5a4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009442:	e019      	b.n	8009478 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800944a:	2b01      	cmp	r3, #1
 800944c:	d103      	bne.n	8009456 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f001 f8a8 	bl	800a5a4 <vPortFree>
	}
 8009454:	e010      	b.n	8009478 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800945c:	2b02      	cmp	r3, #2
 800945e:	d00b      	beq.n	8009478 <prvDeleteTCB+0x58>
	__asm volatile
 8009460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009464:	f383 8811 	msr	BASEPRI, r3
 8009468:	f3bf 8f6f 	isb	sy
 800946c:	f3bf 8f4f 	dsb	sy
 8009470:	60fb      	str	r3, [r7, #12]
}
 8009472:	bf00      	nop
 8009474:	bf00      	nop
 8009476:	e7fd      	b.n	8009474 <prvDeleteTCB+0x54>
	}
 8009478:	bf00      	nop
 800947a:	3710      	adds	r7, #16
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009480:	b480      	push	{r7}
 8009482:	b083      	sub	sp, #12
 8009484:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009486:	4b0c      	ldr	r3, [pc, #48]	@ (80094b8 <prvResetNextTaskUnblockTime+0x38>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d104      	bne.n	800949a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009490:	4b0a      	ldr	r3, [pc, #40]	@ (80094bc <prvResetNextTaskUnblockTime+0x3c>)
 8009492:	f04f 32ff 	mov.w	r2, #4294967295
 8009496:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009498:	e008      	b.n	80094ac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800949a:	4b07      	ldr	r3, [pc, #28]	@ (80094b8 <prvResetNextTaskUnblockTime+0x38>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	68db      	ldr	r3, [r3, #12]
 80094a0:	68db      	ldr	r3, [r3, #12]
 80094a2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	685b      	ldr	r3, [r3, #4]
 80094a8:	4a04      	ldr	r2, [pc, #16]	@ (80094bc <prvResetNextTaskUnblockTime+0x3c>)
 80094aa:	6013      	str	r3, [r2, #0]
}
 80094ac:	bf00      	nop
 80094ae:	370c      	adds	r7, #12
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr
 80094b8:	20001538 	.word	0x20001538
 80094bc:	200015a0 	.word	0x200015a0

080094c0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80094c0:	b480      	push	{r7}
 80094c2:	b083      	sub	sp, #12
 80094c4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80094c6:	4b05      	ldr	r3, [pc, #20]	@ (80094dc <xTaskGetCurrentTaskHandle+0x1c>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	607b      	str	r3, [r7, #4]

		return xReturn;
 80094cc:	687b      	ldr	r3, [r7, #4]
	}
 80094ce:	4618      	mov	r0, r3
 80094d0:	370c      	adds	r7, #12
 80094d2:	46bd      	mov	sp, r7
 80094d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d8:	4770      	bx	lr
 80094da:	bf00      	nop
 80094dc:	200010ac 	.word	0x200010ac

080094e0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80094e0:	b480      	push	{r7}
 80094e2:	b083      	sub	sp, #12
 80094e4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80094e6:	4b0b      	ldr	r3, [pc, #44]	@ (8009514 <xTaskGetSchedulerState+0x34>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d102      	bne.n	80094f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80094ee:	2301      	movs	r3, #1
 80094f0:	607b      	str	r3, [r7, #4]
 80094f2:	e008      	b.n	8009506 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094f4:	4b08      	ldr	r3, [pc, #32]	@ (8009518 <xTaskGetSchedulerState+0x38>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d102      	bne.n	8009502 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80094fc:	2302      	movs	r3, #2
 80094fe:	607b      	str	r3, [r7, #4]
 8009500:	e001      	b.n	8009506 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009502:	2300      	movs	r3, #0
 8009504:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009506:	687b      	ldr	r3, [r7, #4]
	}
 8009508:	4618      	mov	r0, r3
 800950a:	370c      	adds	r7, #12
 800950c:	46bd      	mov	sp, r7
 800950e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009512:	4770      	bx	lr
 8009514:	2000158c 	.word	0x2000158c
 8009518:	200015a8 	.word	0x200015a8

0800951c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800951c:	b580      	push	{r7, lr}
 800951e:	b084      	sub	sp, #16
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009528:	2300      	movs	r3, #0
 800952a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d051      	beq.n	80095d6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009536:	4b2a      	ldr	r3, [pc, #168]	@ (80095e0 <xTaskPriorityInherit+0xc4>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800953c:	429a      	cmp	r2, r3
 800953e:	d241      	bcs.n	80095c4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	699b      	ldr	r3, [r3, #24]
 8009544:	2b00      	cmp	r3, #0
 8009546:	db06      	blt.n	8009556 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009548:	4b25      	ldr	r3, [pc, #148]	@ (80095e0 <xTaskPriorityInherit+0xc4>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800954e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	6959      	ldr	r1, [r3, #20]
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800955e:	4613      	mov	r3, r2
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	4413      	add	r3, r2
 8009564:	009b      	lsls	r3, r3, #2
 8009566:	4a1f      	ldr	r2, [pc, #124]	@ (80095e4 <xTaskPriorityInherit+0xc8>)
 8009568:	4413      	add	r3, r2
 800956a:	4299      	cmp	r1, r3
 800956c:	d122      	bne.n	80095b4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	3304      	adds	r3, #4
 8009572:	4618      	mov	r0, r3
 8009574:	f7fe f926 	bl	80077c4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009578:	4b19      	ldr	r3, [pc, #100]	@ (80095e0 <xTaskPriorityInherit+0xc4>)
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009586:	4b18      	ldr	r3, [pc, #96]	@ (80095e8 <xTaskPriorityInherit+0xcc>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	429a      	cmp	r2, r3
 800958c:	d903      	bls.n	8009596 <xTaskPriorityInherit+0x7a>
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009592:	4a15      	ldr	r2, [pc, #84]	@ (80095e8 <xTaskPriorityInherit+0xcc>)
 8009594:	6013      	str	r3, [r2, #0]
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800959a:	4613      	mov	r3, r2
 800959c:	009b      	lsls	r3, r3, #2
 800959e:	4413      	add	r3, r2
 80095a0:	009b      	lsls	r3, r3, #2
 80095a2:	4a10      	ldr	r2, [pc, #64]	@ (80095e4 <xTaskPriorityInherit+0xc8>)
 80095a4:	441a      	add	r2, r3
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	3304      	adds	r3, #4
 80095aa:	4619      	mov	r1, r3
 80095ac:	4610      	mov	r0, r2
 80095ae:	f7fe f8ac 	bl	800770a <vListInsertEnd>
 80095b2:	e004      	b.n	80095be <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80095b4:	4b0a      	ldr	r3, [pc, #40]	@ (80095e0 <xTaskPriorityInherit+0xc4>)
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80095be:	2301      	movs	r3, #1
 80095c0:	60fb      	str	r3, [r7, #12]
 80095c2:	e008      	b.n	80095d6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80095c8:	4b05      	ldr	r3, [pc, #20]	@ (80095e0 <xTaskPriorityInherit+0xc4>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d201      	bcs.n	80095d6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80095d2:	2301      	movs	r3, #1
 80095d4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80095d6:	68fb      	ldr	r3, [r7, #12]
	}
 80095d8:	4618      	mov	r0, r3
 80095da:	3710      	adds	r7, #16
 80095dc:	46bd      	mov	sp, r7
 80095de:	bd80      	pop	{r7, pc}
 80095e0:	200010ac 	.word	0x200010ac
 80095e4:	200010b0 	.word	0x200010b0
 80095e8:	20001588 	.word	0x20001588

080095ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b086      	sub	sp, #24
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80095f8:	2300      	movs	r3, #0
 80095fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d058      	beq.n	80096b4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009602:	4b2f      	ldr	r3, [pc, #188]	@ (80096c0 <xTaskPriorityDisinherit+0xd4>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	693a      	ldr	r2, [r7, #16]
 8009608:	429a      	cmp	r2, r3
 800960a:	d00b      	beq.n	8009624 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800960c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009610:	f383 8811 	msr	BASEPRI, r3
 8009614:	f3bf 8f6f 	isb	sy
 8009618:	f3bf 8f4f 	dsb	sy
 800961c:	60fb      	str	r3, [r7, #12]
}
 800961e:	bf00      	nop
 8009620:	bf00      	nop
 8009622:	e7fd      	b.n	8009620 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009624:	693b      	ldr	r3, [r7, #16]
 8009626:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009628:	2b00      	cmp	r3, #0
 800962a:	d10b      	bne.n	8009644 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800962c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009630:	f383 8811 	msr	BASEPRI, r3
 8009634:	f3bf 8f6f 	isb	sy
 8009638:	f3bf 8f4f 	dsb	sy
 800963c:	60bb      	str	r3, [r7, #8]
}
 800963e:	bf00      	nop
 8009640:	bf00      	nop
 8009642:	e7fd      	b.n	8009640 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009644:	693b      	ldr	r3, [r7, #16]
 8009646:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009648:	1e5a      	subs	r2, r3, #1
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009656:	429a      	cmp	r2, r3
 8009658:	d02c      	beq.n	80096b4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800965a:	693b      	ldr	r3, [r7, #16]
 800965c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800965e:	2b00      	cmp	r3, #0
 8009660:	d128      	bne.n	80096b4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	3304      	adds	r3, #4
 8009666:	4618      	mov	r0, r3
 8009668:	f7fe f8ac 	bl	80077c4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009678:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800967c:	693b      	ldr	r3, [r7, #16]
 800967e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009684:	4b0f      	ldr	r3, [pc, #60]	@ (80096c4 <xTaskPriorityDisinherit+0xd8>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	429a      	cmp	r2, r3
 800968a:	d903      	bls.n	8009694 <xTaskPriorityDisinherit+0xa8>
 800968c:	693b      	ldr	r3, [r7, #16]
 800968e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009690:	4a0c      	ldr	r2, [pc, #48]	@ (80096c4 <xTaskPriorityDisinherit+0xd8>)
 8009692:	6013      	str	r3, [r2, #0]
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009698:	4613      	mov	r3, r2
 800969a:	009b      	lsls	r3, r3, #2
 800969c:	4413      	add	r3, r2
 800969e:	009b      	lsls	r3, r3, #2
 80096a0:	4a09      	ldr	r2, [pc, #36]	@ (80096c8 <xTaskPriorityDisinherit+0xdc>)
 80096a2:	441a      	add	r2, r3
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	3304      	adds	r3, #4
 80096a8:	4619      	mov	r1, r3
 80096aa:	4610      	mov	r0, r2
 80096ac:	f7fe f82d 	bl	800770a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80096b0:	2301      	movs	r3, #1
 80096b2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80096b4:	697b      	ldr	r3, [r7, #20]
	}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3718      	adds	r7, #24
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}
 80096be:	bf00      	nop
 80096c0:	200010ac 	.word	0x200010ac
 80096c4:	20001588 	.word	0x20001588
 80096c8:	200010b0 	.word	0x200010b0

080096cc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b088      	sub	sp, #32
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
 80096d4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80096da:	2301      	movs	r3, #1
 80096dc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d06c      	beq.n	80097be <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80096e4:	69bb      	ldr	r3, [r7, #24]
 80096e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d10b      	bne.n	8009704 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80096ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096f0:	f383 8811 	msr	BASEPRI, r3
 80096f4:	f3bf 8f6f 	isb	sy
 80096f8:	f3bf 8f4f 	dsb	sy
 80096fc:	60fb      	str	r3, [r7, #12]
}
 80096fe:	bf00      	nop
 8009700:	bf00      	nop
 8009702:	e7fd      	b.n	8009700 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009704:	69bb      	ldr	r3, [r7, #24]
 8009706:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009708:	683a      	ldr	r2, [r7, #0]
 800970a:	429a      	cmp	r2, r3
 800970c:	d902      	bls.n	8009714 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	61fb      	str	r3, [r7, #28]
 8009712:	e002      	b.n	800971a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009714:	69bb      	ldr	r3, [r7, #24]
 8009716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009718:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800971a:	69bb      	ldr	r3, [r7, #24]
 800971c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800971e:	69fa      	ldr	r2, [r7, #28]
 8009720:	429a      	cmp	r2, r3
 8009722:	d04c      	beq.n	80097be <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009724:	69bb      	ldr	r3, [r7, #24]
 8009726:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009728:	697a      	ldr	r2, [r7, #20]
 800972a:	429a      	cmp	r2, r3
 800972c:	d147      	bne.n	80097be <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800972e:	4b26      	ldr	r3, [pc, #152]	@ (80097c8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	69ba      	ldr	r2, [r7, #24]
 8009734:	429a      	cmp	r2, r3
 8009736:	d10b      	bne.n	8009750 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800973c:	f383 8811 	msr	BASEPRI, r3
 8009740:	f3bf 8f6f 	isb	sy
 8009744:	f3bf 8f4f 	dsb	sy
 8009748:	60bb      	str	r3, [r7, #8]
}
 800974a:	bf00      	nop
 800974c:	bf00      	nop
 800974e:	e7fd      	b.n	800974c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009750:	69bb      	ldr	r3, [r7, #24]
 8009752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009754:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009756:	69bb      	ldr	r3, [r7, #24]
 8009758:	69fa      	ldr	r2, [r7, #28]
 800975a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800975c:	69bb      	ldr	r3, [r7, #24]
 800975e:	699b      	ldr	r3, [r3, #24]
 8009760:	2b00      	cmp	r3, #0
 8009762:	db04      	blt.n	800976e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009764:	69fb      	ldr	r3, [r7, #28]
 8009766:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800976a:	69bb      	ldr	r3, [r7, #24]
 800976c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800976e:	69bb      	ldr	r3, [r7, #24]
 8009770:	6959      	ldr	r1, [r3, #20]
 8009772:	693a      	ldr	r2, [r7, #16]
 8009774:	4613      	mov	r3, r2
 8009776:	009b      	lsls	r3, r3, #2
 8009778:	4413      	add	r3, r2
 800977a:	009b      	lsls	r3, r3, #2
 800977c:	4a13      	ldr	r2, [pc, #76]	@ (80097cc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800977e:	4413      	add	r3, r2
 8009780:	4299      	cmp	r1, r3
 8009782:	d11c      	bne.n	80097be <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009784:	69bb      	ldr	r3, [r7, #24]
 8009786:	3304      	adds	r3, #4
 8009788:	4618      	mov	r0, r3
 800978a:	f7fe f81b 	bl	80077c4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800978e:	69bb      	ldr	r3, [r7, #24]
 8009790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009792:	4b0f      	ldr	r3, [pc, #60]	@ (80097d0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	429a      	cmp	r2, r3
 8009798:	d903      	bls.n	80097a2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800979a:	69bb      	ldr	r3, [r7, #24]
 800979c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800979e:	4a0c      	ldr	r2, [pc, #48]	@ (80097d0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80097a0:	6013      	str	r3, [r2, #0]
 80097a2:	69bb      	ldr	r3, [r7, #24]
 80097a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097a6:	4613      	mov	r3, r2
 80097a8:	009b      	lsls	r3, r3, #2
 80097aa:	4413      	add	r3, r2
 80097ac:	009b      	lsls	r3, r3, #2
 80097ae:	4a07      	ldr	r2, [pc, #28]	@ (80097cc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80097b0:	441a      	add	r2, r3
 80097b2:	69bb      	ldr	r3, [r7, #24]
 80097b4:	3304      	adds	r3, #4
 80097b6:	4619      	mov	r1, r3
 80097b8:	4610      	mov	r0, r2
 80097ba:	f7fd ffa6 	bl	800770a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80097be:	bf00      	nop
 80097c0:	3720      	adds	r7, #32
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
 80097c6:	bf00      	nop
 80097c8:	200010ac 	.word	0x200010ac
 80097cc:	200010b0 	.word	0x200010b0
 80097d0:	20001588 	.word	0x20001588

080097d4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80097d4:	b480      	push	{r7}
 80097d6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80097d8:	4b07      	ldr	r3, [pc, #28]	@ (80097f8 <pvTaskIncrementMutexHeldCount+0x24>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d004      	beq.n	80097ea <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80097e0:	4b05      	ldr	r3, [pc, #20]	@ (80097f8 <pvTaskIncrementMutexHeldCount+0x24>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80097e6:	3201      	adds	r2, #1
 80097e8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80097ea:	4b03      	ldr	r3, [pc, #12]	@ (80097f8 <pvTaskIncrementMutexHeldCount+0x24>)
 80097ec:	681b      	ldr	r3, [r3, #0]
	}
 80097ee:	4618      	mov	r0, r3
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr
 80097f8:	200010ac 	.word	0x200010ac

080097fc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b084      	sub	sp, #16
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
 8009804:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009806:	4b21      	ldr	r3, [pc, #132]	@ (800988c <prvAddCurrentTaskToDelayedList+0x90>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800980c:	4b20      	ldr	r3, [pc, #128]	@ (8009890 <prvAddCurrentTaskToDelayedList+0x94>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	3304      	adds	r3, #4
 8009812:	4618      	mov	r0, r3
 8009814:	f7fd ffd6 	bl	80077c4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800981e:	d10a      	bne.n	8009836 <prvAddCurrentTaskToDelayedList+0x3a>
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d007      	beq.n	8009836 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009826:	4b1a      	ldr	r3, [pc, #104]	@ (8009890 <prvAddCurrentTaskToDelayedList+0x94>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	3304      	adds	r3, #4
 800982c:	4619      	mov	r1, r3
 800982e:	4819      	ldr	r0, [pc, #100]	@ (8009894 <prvAddCurrentTaskToDelayedList+0x98>)
 8009830:	f7fd ff6b 	bl	800770a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009834:	e026      	b.n	8009884 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009836:	68fa      	ldr	r2, [r7, #12]
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4413      	add	r3, r2
 800983c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800983e:	4b14      	ldr	r3, [pc, #80]	@ (8009890 <prvAddCurrentTaskToDelayedList+0x94>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	68ba      	ldr	r2, [r7, #8]
 8009844:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009846:	68ba      	ldr	r2, [r7, #8]
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	429a      	cmp	r2, r3
 800984c:	d209      	bcs.n	8009862 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800984e:	4b12      	ldr	r3, [pc, #72]	@ (8009898 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009850:	681a      	ldr	r2, [r3, #0]
 8009852:	4b0f      	ldr	r3, [pc, #60]	@ (8009890 <prvAddCurrentTaskToDelayedList+0x94>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	3304      	adds	r3, #4
 8009858:	4619      	mov	r1, r3
 800985a:	4610      	mov	r0, r2
 800985c:	f7fd ff79 	bl	8007752 <vListInsert>
}
 8009860:	e010      	b.n	8009884 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009862:	4b0e      	ldr	r3, [pc, #56]	@ (800989c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009864:	681a      	ldr	r2, [r3, #0]
 8009866:	4b0a      	ldr	r3, [pc, #40]	@ (8009890 <prvAddCurrentTaskToDelayedList+0x94>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	3304      	adds	r3, #4
 800986c:	4619      	mov	r1, r3
 800986e:	4610      	mov	r0, r2
 8009870:	f7fd ff6f 	bl	8007752 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009874:	4b0a      	ldr	r3, [pc, #40]	@ (80098a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	68ba      	ldr	r2, [r7, #8]
 800987a:	429a      	cmp	r2, r3
 800987c:	d202      	bcs.n	8009884 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800987e:	4a08      	ldr	r2, [pc, #32]	@ (80098a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	6013      	str	r3, [r2, #0]
}
 8009884:	bf00      	nop
 8009886:	3710      	adds	r7, #16
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}
 800988c:	20001584 	.word	0x20001584
 8009890:	200010ac 	.word	0x200010ac
 8009894:	2000156c 	.word	0x2000156c
 8009898:	2000153c 	.word	0x2000153c
 800989c:	20001538 	.word	0x20001538
 80098a0:	200015a0 	.word	0x200015a0

080098a4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b08a      	sub	sp, #40	@ 0x28
 80098a8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80098aa:	2300      	movs	r3, #0
 80098ac:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80098ae:	f000 fb13 	bl	8009ed8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80098b2:	4b1d      	ldr	r3, [pc, #116]	@ (8009928 <xTimerCreateTimerTask+0x84>)
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d021      	beq.n	80098fe <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80098ba:	2300      	movs	r3, #0
 80098bc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80098be:	2300      	movs	r3, #0
 80098c0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80098c2:	1d3a      	adds	r2, r7, #4
 80098c4:	f107 0108 	add.w	r1, r7, #8
 80098c8:	f107 030c 	add.w	r3, r7, #12
 80098cc:	4618      	mov	r0, r3
 80098ce:	f7fd fed5 	bl	800767c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80098d2:	6879      	ldr	r1, [r7, #4]
 80098d4:	68bb      	ldr	r3, [r7, #8]
 80098d6:	68fa      	ldr	r2, [r7, #12]
 80098d8:	9202      	str	r2, [sp, #8]
 80098da:	9301      	str	r3, [sp, #4]
 80098dc:	2302      	movs	r3, #2
 80098de:	9300      	str	r3, [sp, #0]
 80098e0:	2300      	movs	r3, #0
 80098e2:	460a      	mov	r2, r1
 80098e4:	4911      	ldr	r1, [pc, #68]	@ (800992c <xTimerCreateTimerTask+0x88>)
 80098e6:	4812      	ldr	r0, [pc, #72]	@ (8009930 <xTimerCreateTimerTask+0x8c>)
 80098e8:	f7fe ff2e 	bl	8008748 <xTaskCreateStatic>
 80098ec:	4603      	mov	r3, r0
 80098ee:	4a11      	ldr	r2, [pc, #68]	@ (8009934 <xTimerCreateTimerTask+0x90>)
 80098f0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80098f2:	4b10      	ldr	r3, [pc, #64]	@ (8009934 <xTimerCreateTimerTask+0x90>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d001      	beq.n	80098fe <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80098fa:	2301      	movs	r3, #1
 80098fc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80098fe:	697b      	ldr	r3, [r7, #20]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d10b      	bne.n	800991c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009908:	f383 8811 	msr	BASEPRI, r3
 800990c:	f3bf 8f6f 	isb	sy
 8009910:	f3bf 8f4f 	dsb	sy
 8009914:	613b      	str	r3, [r7, #16]
}
 8009916:	bf00      	nop
 8009918:	bf00      	nop
 800991a:	e7fd      	b.n	8009918 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800991c:	697b      	ldr	r3, [r7, #20]
}
 800991e:	4618      	mov	r0, r3
 8009920:	3718      	adds	r7, #24
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}
 8009926:	bf00      	nop
 8009928:	200015dc 	.word	0x200015dc
 800992c:	0800b348 	.word	0x0800b348
 8009930:	08009a71 	.word	0x08009a71
 8009934:	200015e0 	.word	0x200015e0

08009938 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b08a      	sub	sp, #40	@ 0x28
 800993c:	af00      	add	r7, sp, #0
 800993e:	60f8      	str	r0, [r7, #12]
 8009940:	60b9      	str	r1, [r7, #8]
 8009942:	607a      	str	r2, [r7, #4]
 8009944:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009946:	2300      	movs	r3, #0
 8009948:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d10b      	bne.n	8009968 <xTimerGenericCommand+0x30>
	__asm volatile
 8009950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009954:	f383 8811 	msr	BASEPRI, r3
 8009958:	f3bf 8f6f 	isb	sy
 800995c:	f3bf 8f4f 	dsb	sy
 8009960:	623b      	str	r3, [r7, #32]
}
 8009962:	bf00      	nop
 8009964:	bf00      	nop
 8009966:	e7fd      	b.n	8009964 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009968:	4b19      	ldr	r3, [pc, #100]	@ (80099d0 <xTimerGenericCommand+0x98>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d02a      	beq.n	80099c6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	2b05      	cmp	r3, #5
 8009980:	dc18      	bgt.n	80099b4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009982:	f7ff fdad 	bl	80094e0 <xTaskGetSchedulerState>
 8009986:	4603      	mov	r3, r0
 8009988:	2b02      	cmp	r3, #2
 800998a:	d109      	bne.n	80099a0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800998c:	4b10      	ldr	r3, [pc, #64]	@ (80099d0 <xTimerGenericCommand+0x98>)
 800998e:	6818      	ldr	r0, [r3, #0]
 8009990:	f107 0110 	add.w	r1, r7, #16
 8009994:	2300      	movs	r3, #0
 8009996:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009998:	f7fe f93c 	bl	8007c14 <xQueueGenericSend>
 800999c:	6278      	str	r0, [r7, #36]	@ 0x24
 800999e:	e012      	b.n	80099c6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80099a0:	4b0b      	ldr	r3, [pc, #44]	@ (80099d0 <xTimerGenericCommand+0x98>)
 80099a2:	6818      	ldr	r0, [r3, #0]
 80099a4:	f107 0110 	add.w	r1, r7, #16
 80099a8:	2300      	movs	r3, #0
 80099aa:	2200      	movs	r2, #0
 80099ac:	f7fe f932 	bl	8007c14 <xQueueGenericSend>
 80099b0:	6278      	str	r0, [r7, #36]	@ 0x24
 80099b2:	e008      	b.n	80099c6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80099b4:	4b06      	ldr	r3, [pc, #24]	@ (80099d0 <xTimerGenericCommand+0x98>)
 80099b6:	6818      	ldr	r0, [r3, #0]
 80099b8:	f107 0110 	add.w	r1, r7, #16
 80099bc:	2300      	movs	r3, #0
 80099be:	683a      	ldr	r2, [r7, #0]
 80099c0:	f7fe fa2a 	bl	8007e18 <xQueueGenericSendFromISR>
 80099c4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80099c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80099c8:	4618      	mov	r0, r3
 80099ca:	3728      	adds	r7, #40	@ 0x28
 80099cc:	46bd      	mov	sp, r7
 80099ce:	bd80      	pop	{r7, pc}
 80099d0:	200015dc 	.word	0x200015dc

080099d4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b088      	sub	sp, #32
 80099d8:	af02      	add	r7, sp, #8
 80099da:	6078      	str	r0, [r7, #4]
 80099dc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099de:	4b23      	ldr	r3, [pc, #140]	@ (8009a6c <prvProcessExpiredTimer+0x98>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	68db      	ldr	r3, [r3, #12]
 80099e4:	68db      	ldr	r3, [r3, #12]
 80099e6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80099e8:	697b      	ldr	r3, [r7, #20]
 80099ea:	3304      	adds	r3, #4
 80099ec:	4618      	mov	r0, r3
 80099ee:	f7fd fee9 	bl	80077c4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099f8:	f003 0304 	and.w	r3, r3, #4
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d023      	beq.n	8009a48 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	699a      	ldr	r2, [r3, #24]
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	18d1      	adds	r1, r2, r3
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	683a      	ldr	r2, [r7, #0]
 8009a0c:	6978      	ldr	r0, [r7, #20]
 8009a0e:	f000 f8d5 	bl	8009bbc <prvInsertTimerInActiveList>
 8009a12:	4603      	mov	r3, r0
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d020      	beq.n	8009a5a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009a18:	2300      	movs	r3, #0
 8009a1a:	9300      	str	r3, [sp, #0]
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	2100      	movs	r1, #0
 8009a22:	6978      	ldr	r0, [r7, #20]
 8009a24:	f7ff ff88 	bl	8009938 <xTimerGenericCommand>
 8009a28:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009a2a:	693b      	ldr	r3, [r7, #16]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d114      	bne.n	8009a5a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a34:	f383 8811 	msr	BASEPRI, r3
 8009a38:	f3bf 8f6f 	isb	sy
 8009a3c:	f3bf 8f4f 	dsb	sy
 8009a40:	60fb      	str	r3, [r7, #12]
}
 8009a42:	bf00      	nop
 8009a44:	bf00      	nop
 8009a46:	e7fd      	b.n	8009a44 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a4e:	f023 0301 	bic.w	r3, r3, #1
 8009a52:	b2da      	uxtb	r2, r3
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009a5a:	697b      	ldr	r3, [r7, #20]
 8009a5c:	6a1b      	ldr	r3, [r3, #32]
 8009a5e:	6978      	ldr	r0, [r7, #20]
 8009a60:	4798      	blx	r3
}
 8009a62:	bf00      	nop
 8009a64:	3718      	adds	r7, #24
 8009a66:	46bd      	mov	sp, r7
 8009a68:	bd80      	pop	{r7, pc}
 8009a6a:	bf00      	nop
 8009a6c:	200015d4 	.word	0x200015d4

08009a70 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b084      	sub	sp, #16
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009a78:	f107 0308 	add.w	r3, r7, #8
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f000 f859 	bl	8009b34 <prvGetNextExpireTime>
 8009a82:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009a84:	68bb      	ldr	r3, [r7, #8]
 8009a86:	4619      	mov	r1, r3
 8009a88:	68f8      	ldr	r0, [r7, #12]
 8009a8a:	f000 f805 	bl	8009a98 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009a8e:	f000 f8d7 	bl	8009c40 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009a92:	bf00      	nop
 8009a94:	e7f0      	b.n	8009a78 <prvTimerTask+0x8>
	...

08009a98 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b084      	sub	sp, #16
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
 8009aa0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009aa2:	f7ff f915 	bl	8008cd0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009aa6:	f107 0308 	add.w	r3, r7, #8
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f000 f866 	bl	8009b7c <prvSampleTimeNow>
 8009ab0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d130      	bne.n	8009b1a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d10a      	bne.n	8009ad4 <prvProcessTimerOrBlockTask+0x3c>
 8009abe:	687a      	ldr	r2, [r7, #4]
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	429a      	cmp	r2, r3
 8009ac4:	d806      	bhi.n	8009ad4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009ac6:	f7ff f911 	bl	8008cec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009aca:	68f9      	ldr	r1, [r7, #12]
 8009acc:	6878      	ldr	r0, [r7, #4]
 8009ace:	f7ff ff81 	bl	80099d4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009ad2:	e024      	b.n	8009b1e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d008      	beq.n	8009aec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009ada:	4b13      	ldr	r3, [pc, #76]	@ (8009b28 <prvProcessTimerOrBlockTask+0x90>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d101      	bne.n	8009ae8 <prvProcessTimerOrBlockTask+0x50>
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	e000      	b.n	8009aea <prvProcessTimerOrBlockTask+0x52>
 8009ae8:	2300      	movs	r3, #0
 8009aea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009aec:	4b0f      	ldr	r3, [pc, #60]	@ (8009b2c <prvProcessTimerOrBlockTask+0x94>)
 8009aee:	6818      	ldr	r0, [r3, #0]
 8009af0:	687a      	ldr	r2, [r7, #4]
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	1ad3      	subs	r3, r2, r3
 8009af6:	683a      	ldr	r2, [r7, #0]
 8009af8:	4619      	mov	r1, r3
 8009afa:	f7fe fdf1 	bl	80086e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009afe:	f7ff f8f5 	bl	8008cec <xTaskResumeAll>
 8009b02:	4603      	mov	r3, r0
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d10a      	bne.n	8009b1e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009b08:	4b09      	ldr	r3, [pc, #36]	@ (8009b30 <prvProcessTimerOrBlockTask+0x98>)
 8009b0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b0e:	601a      	str	r2, [r3, #0]
 8009b10:	f3bf 8f4f 	dsb	sy
 8009b14:	f3bf 8f6f 	isb	sy
}
 8009b18:	e001      	b.n	8009b1e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009b1a:	f7ff f8e7 	bl	8008cec <xTaskResumeAll>
}
 8009b1e:	bf00      	nop
 8009b20:	3710      	adds	r7, #16
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}
 8009b26:	bf00      	nop
 8009b28:	200015d8 	.word	0x200015d8
 8009b2c:	200015dc 	.word	0x200015dc
 8009b30:	e000ed04 	.word	0xe000ed04

08009b34 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009b34:	b480      	push	{r7}
 8009b36:	b085      	sub	sp, #20
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8009b78 <prvGetNextExpireTime+0x44>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d101      	bne.n	8009b4a <prvGetNextExpireTime+0x16>
 8009b46:	2201      	movs	r2, #1
 8009b48:	e000      	b.n	8009b4c <prvGetNextExpireTime+0x18>
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d105      	bne.n	8009b64 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009b58:	4b07      	ldr	r3, [pc, #28]	@ (8009b78 <prvGetNextExpireTime+0x44>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	68db      	ldr	r3, [r3, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	60fb      	str	r3, [r7, #12]
 8009b62:	e001      	b.n	8009b68 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009b64:	2300      	movs	r3, #0
 8009b66:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009b68:	68fb      	ldr	r3, [r7, #12]
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3714      	adds	r7, #20
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b74:	4770      	bx	lr
 8009b76:	bf00      	nop
 8009b78:	200015d4 	.word	0x200015d4

08009b7c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b084      	sub	sp, #16
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009b84:	f7ff f950 	bl	8008e28 <xTaskGetTickCount>
 8009b88:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8009bb8 <prvSampleTimeNow+0x3c>)
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	68fa      	ldr	r2, [r7, #12]
 8009b90:	429a      	cmp	r2, r3
 8009b92:	d205      	bcs.n	8009ba0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009b94:	f000 f93a 	bl	8009e0c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	601a      	str	r2, [r3, #0]
 8009b9e:	e002      	b.n	8009ba6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009ba6:	4a04      	ldr	r2, [pc, #16]	@ (8009bb8 <prvSampleTimeNow+0x3c>)
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009bac:	68fb      	ldr	r3, [r7, #12]
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3710      	adds	r7, #16
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}
 8009bb6:	bf00      	nop
 8009bb8:	200015e4 	.word	0x200015e4

08009bbc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b086      	sub	sp, #24
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	60f8      	str	r0, [r7, #12]
 8009bc4:	60b9      	str	r1, [r7, #8]
 8009bc6:	607a      	str	r2, [r7, #4]
 8009bc8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	68ba      	ldr	r2, [r7, #8]
 8009bd2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	68fa      	ldr	r2, [r7, #12]
 8009bd8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009bda:	68ba      	ldr	r2, [r7, #8]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	429a      	cmp	r2, r3
 8009be0:	d812      	bhi.n	8009c08 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009be2:	687a      	ldr	r2, [r7, #4]
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	1ad2      	subs	r2, r2, r3
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	699b      	ldr	r3, [r3, #24]
 8009bec:	429a      	cmp	r2, r3
 8009bee:	d302      	bcc.n	8009bf6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	617b      	str	r3, [r7, #20]
 8009bf4:	e01b      	b.n	8009c2e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009bf6:	4b10      	ldr	r3, [pc, #64]	@ (8009c38 <prvInsertTimerInActiveList+0x7c>)
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	3304      	adds	r3, #4
 8009bfe:	4619      	mov	r1, r3
 8009c00:	4610      	mov	r0, r2
 8009c02:	f7fd fda6 	bl	8007752 <vListInsert>
 8009c06:	e012      	b.n	8009c2e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009c08:	687a      	ldr	r2, [r7, #4]
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	429a      	cmp	r2, r3
 8009c0e:	d206      	bcs.n	8009c1e <prvInsertTimerInActiveList+0x62>
 8009c10:	68ba      	ldr	r2, [r7, #8]
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	429a      	cmp	r2, r3
 8009c16:	d302      	bcc.n	8009c1e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009c18:	2301      	movs	r3, #1
 8009c1a:	617b      	str	r3, [r7, #20]
 8009c1c:	e007      	b.n	8009c2e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009c1e:	4b07      	ldr	r3, [pc, #28]	@ (8009c3c <prvInsertTimerInActiveList+0x80>)
 8009c20:	681a      	ldr	r2, [r3, #0]
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	3304      	adds	r3, #4
 8009c26:	4619      	mov	r1, r3
 8009c28:	4610      	mov	r0, r2
 8009c2a:	f7fd fd92 	bl	8007752 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009c2e:	697b      	ldr	r3, [r7, #20]
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	3718      	adds	r7, #24
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}
 8009c38:	200015d8 	.word	0x200015d8
 8009c3c:	200015d4 	.word	0x200015d4

08009c40 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b08e      	sub	sp, #56	@ 0x38
 8009c44:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009c46:	e0ce      	b.n	8009de6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	da19      	bge.n	8009c82 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009c4e:	1d3b      	adds	r3, r7, #4
 8009c50:	3304      	adds	r3, #4
 8009c52:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d10b      	bne.n	8009c72 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c5e:	f383 8811 	msr	BASEPRI, r3
 8009c62:	f3bf 8f6f 	isb	sy
 8009c66:	f3bf 8f4f 	dsb	sy
 8009c6a:	61fb      	str	r3, [r7, #28]
}
 8009c6c:	bf00      	nop
 8009c6e:	bf00      	nop
 8009c70:	e7fd      	b.n	8009c6e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009c72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c78:	6850      	ldr	r0, [r2, #4]
 8009c7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c7c:	6892      	ldr	r2, [r2, #8]
 8009c7e:	4611      	mov	r1, r2
 8009c80:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	f2c0 80ae 	blt.w	8009de6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c90:	695b      	ldr	r3, [r3, #20]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d004      	beq.n	8009ca0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c98:	3304      	adds	r3, #4
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	f7fd fd92 	bl	80077c4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009ca0:	463b      	mov	r3, r7
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f7ff ff6a 	bl	8009b7c <prvSampleTimeNow>
 8009ca8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2b09      	cmp	r3, #9
 8009cae:	f200 8097 	bhi.w	8009de0 <prvProcessReceivedCommands+0x1a0>
 8009cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8009cb8 <prvProcessReceivedCommands+0x78>)
 8009cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cb8:	08009ce1 	.word	0x08009ce1
 8009cbc:	08009ce1 	.word	0x08009ce1
 8009cc0:	08009ce1 	.word	0x08009ce1
 8009cc4:	08009d57 	.word	0x08009d57
 8009cc8:	08009d6b 	.word	0x08009d6b
 8009ccc:	08009db7 	.word	0x08009db7
 8009cd0:	08009ce1 	.word	0x08009ce1
 8009cd4:	08009ce1 	.word	0x08009ce1
 8009cd8:	08009d57 	.word	0x08009d57
 8009cdc:	08009d6b 	.word	0x08009d6b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ce2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ce6:	f043 0301 	orr.w	r3, r3, #1
 8009cea:	b2da      	uxtb	r2, r3
 8009cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009cf2:	68ba      	ldr	r2, [r7, #8]
 8009cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cf6:	699b      	ldr	r3, [r3, #24]
 8009cf8:	18d1      	adds	r1, r2, r3
 8009cfa:	68bb      	ldr	r3, [r7, #8]
 8009cfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009cfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d00:	f7ff ff5c 	bl	8009bbc <prvInsertTimerInActiveList>
 8009d04:	4603      	mov	r3, r0
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d06c      	beq.n	8009de4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d0c:	6a1b      	ldr	r3, [r3, #32]
 8009d0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d10:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d18:	f003 0304 	and.w	r3, r3, #4
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d061      	beq.n	8009de4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009d20:	68ba      	ldr	r2, [r7, #8]
 8009d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d24:	699b      	ldr	r3, [r3, #24]
 8009d26:	441a      	add	r2, r3
 8009d28:	2300      	movs	r3, #0
 8009d2a:	9300      	str	r3, [sp, #0]
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	2100      	movs	r1, #0
 8009d30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d32:	f7ff fe01 	bl	8009938 <xTimerGenericCommand>
 8009d36:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009d38:	6a3b      	ldr	r3, [r7, #32]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d152      	bne.n	8009de4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d42:	f383 8811 	msr	BASEPRI, r3
 8009d46:	f3bf 8f6f 	isb	sy
 8009d4a:	f3bf 8f4f 	dsb	sy
 8009d4e:	61bb      	str	r3, [r7, #24]
}
 8009d50:	bf00      	nop
 8009d52:	bf00      	nop
 8009d54:	e7fd      	b.n	8009d52 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d5c:	f023 0301 	bic.w	r3, r3, #1
 8009d60:	b2da      	uxtb	r2, r3
 8009d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d64:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009d68:	e03d      	b.n	8009de6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d70:	f043 0301 	orr.w	r3, r3, #1
 8009d74:	b2da      	uxtb	r2, r3
 8009d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d78:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009d7c:	68ba      	ldr	r2, [r7, #8]
 8009d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d80:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d84:	699b      	ldr	r3, [r3, #24]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d10b      	bne.n	8009da2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d8e:	f383 8811 	msr	BASEPRI, r3
 8009d92:	f3bf 8f6f 	isb	sy
 8009d96:	f3bf 8f4f 	dsb	sy
 8009d9a:	617b      	str	r3, [r7, #20]
}
 8009d9c:	bf00      	nop
 8009d9e:	bf00      	nop
 8009da0:	e7fd      	b.n	8009d9e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009da4:	699a      	ldr	r2, [r3, #24]
 8009da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009da8:	18d1      	adds	r1, r2, r3
 8009daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009dae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009db0:	f7ff ff04 	bl	8009bbc <prvInsertTimerInActiveList>
					break;
 8009db4:	e017      	b.n	8009de6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009db8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009dbc:	f003 0302 	and.w	r3, r3, #2
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d103      	bne.n	8009dcc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009dc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009dc6:	f000 fbed 	bl	800a5a4 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009dca:	e00c      	b.n	8009de6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009dd2:	f023 0301 	bic.w	r3, r3, #1
 8009dd6:	b2da      	uxtb	r2, r3
 8009dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dda:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009dde:	e002      	b.n	8009de6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009de0:	bf00      	nop
 8009de2:	e000      	b.n	8009de6 <prvProcessReceivedCommands+0x1a6>
					break;
 8009de4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009de6:	4b08      	ldr	r3, [pc, #32]	@ (8009e08 <prvProcessReceivedCommands+0x1c8>)
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	1d39      	adds	r1, r7, #4
 8009dec:	2200      	movs	r2, #0
 8009dee:	4618      	mov	r0, r3
 8009df0:	f7fe f8b0 	bl	8007f54 <xQueueReceive>
 8009df4:	4603      	mov	r3, r0
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	f47f af26 	bne.w	8009c48 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009dfc:	bf00      	nop
 8009dfe:	bf00      	nop
 8009e00:	3730      	adds	r7, #48	@ 0x30
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd80      	pop	{r7, pc}
 8009e06:	bf00      	nop
 8009e08:	200015dc 	.word	0x200015dc

08009e0c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b088      	sub	sp, #32
 8009e10:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009e12:	e049      	b.n	8009ea8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009e14:	4b2e      	ldr	r3, [pc, #184]	@ (8009ed0 <prvSwitchTimerLists+0xc4>)
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	68db      	ldr	r3, [r3, #12]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e1e:	4b2c      	ldr	r3, [pc, #176]	@ (8009ed0 <prvSwitchTimerLists+0xc4>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	68db      	ldr	r3, [r3, #12]
 8009e24:	68db      	ldr	r3, [r3, #12]
 8009e26:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	3304      	adds	r3, #4
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f7fd fcc9 	bl	80077c4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	6a1b      	ldr	r3, [r3, #32]
 8009e36:	68f8      	ldr	r0, [r7, #12]
 8009e38:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009e40:	f003 0304 	and.w	r3, r3, #4
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d02f      	beq.n	8009ea8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	699b      	ldr	r3, [r3, #24]
 8009e4c:	693a      	ldr	r2, [r7, #16]
 8009e4e:	4413      	add	r3, r2
 8009e50:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009e52:	68ba      	ldr	r2, [r7, #8]
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	429a      	cmp	r2, r3
 8009e58:	d90e      	bls.n	8009e78 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	68ba      	ldr	r2, [r7, #8]
 8009e5e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	68fa      	ldr	r2, [r7, #12]
 8009e64:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009e66:	4b1a      	ldr	r3, [pc, #104]	@ (8009ed0 <prvSwitchTimerLists+0xc4>)
 8009e68:	681a      	ldr	r2, [r3, #0]
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	3304      	adds	r3, #4
 8009e6e:	4619      	mov	r1, r3
 8009e70:	4610      	mov	r0, r2
 8009e72:	f7fd fc6e 	bl	8007752 <vListInsert>
 8009e76:	e017      	b.n	8009ea8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009e78:	2300      	movs	r3, #0
 8009e7a:	9300      	str	r3, [sp, #0]
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	693a      	ldr	r2, [r7, #16]
 8009e80:	2100      	movs	r1, #0
 8009e82:	68f8      	ldr	r0, [r7, #12]
 8009e84:	f7ff fd58 	bl	8009938 <xTimerGenericCommand>
 8009e88:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d10b      	bne.n	8009ea8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e94:	f383 8811 	msr	BASEPRI, r3
 8009e98:	f3bf 8f6f 	isb	sy
 8009e9c:	f3bf 8f4f 	dsb	sy
 8009ea0:	603b      	str	r3, [r7, #0]
}
 8009ea2:	bf00      	nop
 8009ea4:	bf00      	nop
 8009ea6:	e7fd      	b.n	8009ea4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009ea8:	4b09      	ldr	r3, [pc, #36]	@ (8009ed0 <prvSwitchTimerLists+0xc4>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d1b0      	bne.n	8009e14 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009eb2:	4b07      	ldr	r3, [pc, #28]	@ (8009ed0 <prvSwitchTimerLists+0xc4>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009eb8:	4b06      	ldr	r3, [pc, #24]	@ (8009ed4 <prvSwitchTimerLists+0xc8>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4a04      	ldr	r2, [pc, #16]	@ (8009ed0 <prvSwitchTimerLists+0xc4>)
 8009ebe:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009ec0:	4a04      	ldr	r2, [pc, #16]	@ (8009ed4 <prvSwitchTimerLists+0xc8>)
 8009ec2:	697b      	ldr	r3, [r7, #20]
 8009ec4:	6013      	str	r3, [r2, #0]
}
 8009ec6:	bf00      	nop
 8009ec8:	3718      	adds	r7, #24
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}
 8009ece:	bf00      	nop
 8009ed0:	200015d4 	.word	0x200015d4
 8009ed4:	200015d8 	.word	0x200015d8

08009ed8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b082      	sub	sp, #8
 8009edc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009ede:	f000 f96b 	bl	800a1b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009ee2:	4b15      	ldr	r3, [pc, #84]	@ (8009f38 <prvCheckForValidListAndQueue+0x60>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d120      	bne.n	8009f2c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009eea:	4814      	ldr	r0, [pc, #80]	@ (8009f3c <prvCheckForValidListAndQueue+0x64>)
 8009eec:	f7fd fbe0 	bl	80076b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009ef0:	4813      	ldr	r0, [pc, #76]	@ (8009f40 <prvCheckForValidListAndQueue+0x68>)
 8009ef2:	f7fd fbdd 	bl	80076b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009ef6:	4b13      	ldr	r3, [pc, #76]	@ (8009f44 <prvCheckForValidListAndQueue+0x6c>)
 8009ef8:	4a10      	ldr	r2, [pc, #64]	@ (8009f3c <prvCheckForValidListAndQueue+0x64>)
 8009efa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009efc:	4b12      	ldr	r3, [pc, #72]	@ (8009f48 <prvCheckForValidListAndQueue+0x70>)
 8009efe:	4a10      	ldr	r2, [pc, #64]	@ (8009f40 <prvCheckForValidListAndQueue+0x68>)
 8009f00:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009f02:	2300      	movs	r3, #0
 8009f04:	9300      	str	r3, [sp, #0]
 8009f06:	4b11      	ldr	r3, [pc, #68]	@ (8009f4c <prvCheckForValidListAndQueue+0x74>)
 8009f08:	4a11      	ldr	r2, [pc, #68]	@ (8009f50 <prvCheckForValidListAndQueue+0x78>)
 8009f0a:	2110      	movs	r1, #16
 8009f0c:	200a      	movs	r0, #10
 8009f0e:	f7fd fced 	bl	80078ec <xQueueGenericCreateStatic>
 8009f12:	4603      	mov	r3, r0
 8009f14:	4a08      	ldr	r2, [pc, #32]	@ (8009f38 <prvCheckForValidListAndQueue+0x60>)
 8009f16:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009f18:	4b07      	ldr	r3, [pc, #28]	@ (8009f38 <prvCheckForValidListAndQueue+0x60>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d005      	beq.n	8009f2c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009f20:	4b05      	ldr	r3, [pc, #20]	@ (8009f38 <prvCheckForValidListAndQueue+0x60>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	490b      	ldr	r1, [pc, #44]	@ (8009f54 <prvCheckForValidListAndQueue+0x7c>)
 8009f26:	4618      	mov	r0, r3
 8009f28:	f7fe fbb0 	bl	800868c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009f2c:	f000 f976 	bl	800a21c <vPortExitCritical>
}
 8009f30:	bf00      	nop
 8009f32:	46bd      	mov	sp, r7
 8009f34:	bd80      	pop	{r7, pc}
 8009f36:	bf00      	nop
 8009f38:	200015dc 	.word	0x200015dc
 8009f3c:	200015ac 	.word	0x200015ac
 8009f40:	200015c0 	.word	0x200015c0
 8009f44:	200015d4 	.word	0x200015d4
 8009f48:	200015d8 	.word	0x200015d8
 8009f4c:	20001688 	.word	0x20001688
 8009f50:	200015e8 	.word	0x200015e8
 8009f54:	0800b350 	.word	0x0800b350

08009f58 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b085      	sub	sp, #20
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	60f8      	str	r0, [r7, #12]
 8009f60:	60b9      	str	r1, [r7, #8]
 8009f62:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	3b04      	subs	r3, #4
 8009f68:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009f70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	3b04      	subs	r3, #4
 8009f76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	f023 0201 	bic.w	r2, r3, #1
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	3b04      	subs	r3, #4
 8009f86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009f88:	4a0c      	ldr	r2, [pc, #48]	@ (8009fbc <pxPortInitialiseStack+0x64>)
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	3b14      	subs	r3, #20
 8009f92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009f94:	687a      	ldr	r2, [r7, #4]
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	3b04      	subs	r3, #4
 8009f9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f06f 0202 	mvn.w	r2, #2
 8009fa6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	3b20      	subs	r3, #32
 8009fac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009fae:	68fb      	ldr	r3, [r7, #12]
}
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	3714      	adds	r7, #20
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fba:	4770      	bx	lr
 8009fbc:	08009fc1 	.word	0x08009fc1

08009fc0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b085      	sub	sp, #20
 8009fc4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009fca:	4b13      	ldr	r3, [pc, #76]	@ (800a018 <prvTaskExitError+0x58>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fd2:	d00b      	beq.n	8009fec <prvTaskExitError+0x2c>
	__asm volatile
 8009fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fd8:	f383 8811 	msr	BASEPRI, r3
 8009fdc:	f3bf 8f6f 	isb	sy
 8009fe0:	f3bf 8f4f 	dsb	sy
 8009fe4:	60fb      	str	r3, [r7, #12]
}
 8009fe6:	bf00      	nop
 8009fe8:	bf00      	nop
 8009fea:	e7fd      	b.n	8009fe8 <prvTaskExitError+0x28>
	__asm volatile
 8009fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ff0:	f383 8811 	msr	BASEPRI, r3
 8009ff4:	f3bf 8f6f 	isb	sy
 8009ff8:	f3bf 8f4f 	dsb	sy
 8009ffc:	60bb      	str	r3, [r7, #8]
}
 8009ffe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a000:	bf00      	nop
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d0fc      	beq.n	800a002 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a008:	bf00      	nop
 800a00a:	bf00      	nop
 800a00c:	3714      	adds	r7, #20
 800a00e:	46bd      	mov	sp, r7
 800a010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a014:	4770      	bx	lr
 800a016:	bf00      	nop
 800a018:	20000024 	.word	0x20000024
 800a01c:	00000000 	.word	0x00000000

0800a020 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a020:	4b07      	ldr	r3, [pc, #28]	@ (800a040 <pxCurrentTCBConst2>)
 800a022:	6819      	ldr	r1, [r3, #0]
 800a024:	6808      	ldr	r0, [r1, #0]
 800a026:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a02a:	f380 8809 	msr	PSP, r0
 800a02e:	f3bf 8f6f 	isb	sy
 800a032:	f04f 0000 	mov.w	r0, #0
 800a036:	f380 8811 	msr	BASEPRI, r0
 800a03a:	4770      	bx	lr
 800a03c:	f3af 8000 	nop.w

0800a040 <pxCurrentTCBConst2>:
 800a040:	200010ac 	.word	0x200010ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a044:	bf00      	nop
 800a046:	bf00      	nop

0800a048 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a048:	4808      	ldr	r0, [pc, #32]	@ (800a06c <prvPortStartFirstTask+0x24>)
 800a04a:	6800      	ldr	r0, [r0, #0]
 800a04c:	6800      	ldr	r0, [r0, #0]
 800a04e:	f380 8808 	msr	MSP, r0
 800a052:	f04f 0000 	mov.w	r0, #0
 800a056:	f380 8814 	msr	CONTROL, r0
 800a05a:	b662      	cpsie	i
 800a05c:	b661      	cpsie	f
 800a05e:	f3bf 8f4f 	dsb	sy
 800a062:	f3bf 8f6f 	isb	sy
 800a066:	df00      	svc	0
 800a068:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a06a:	bf00      	nop
 800a06c:	e000ed08 	.word	0xe000ed08

0800a070 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b086      	sub	sp, #24
 800a074:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a076:	4b47      	ldr	r3, [pc, #284]	@ (800a194 <xPortStartScheduler+0x124>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	4a47      	ldr	r2, [pc, #284]	@ (800a198 <xPortStartScheduler+0x128>)
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d10b      	bne.n	800a098 <xPortStartScheduler+0x28>
	__asm volatile
 800a080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a084:	f383 8811 	msr	BASEPRI, r3
 800a088:	f3bf 8f6f 	isb	sy
 800a08c:	f3bf 8f4f 	dsb	sy
 800a090:	60fb      	str	r3, [r7, #12]
}
 800a092:	bf00      	nop
 800a094:	bf00      	nop
 800a096:	e7fd      	b.n	800a094 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a098:	4b3e      	ldr	r3, [pc, #248]	@ (800a194 <xPortStartScheduler+0x124>)
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	4a3f      	ldr	r2, [pc, #252]	@ (800a19c <xPortStartScheduler+0x12c>)
 800a09e:	4293      	cmp	r3, r2
 800a0a0:	d10b      	bne.n	800a0ba <xPortStartScheduler+0x4a>
	__asm volatile
 800a0a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0a6:	f383 8811 	msr	BASEPRI, r3
 800a0aa:	f3bf 8f6f 	isb	sy
 800a0ae:	f3bf 8f4f 	dsb	sy
 800a0b2:	613b      	str	r3, [r7, #16]
}
 800a0b4:	bf00      	nop
 800a0b6:	bf00      	nop
 800a0b8:	e7fd      	b.n	800a0b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a0ba:	4b39      	ldr	r3, [pc, #228]	@ (800a1a0 <xPortStartScheduler+0x130>)
 800a0bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a0be:	697b      	ldr	r3, [r7, #20]
 800a0c0:	781b      	ldrb	r3, [r3, #0]
 800a0c2:	b2db      	uxtb	r3, r3
 800a0c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a0c6:	697b      	ldr	r3, [r7, #20]
 800a0c8:	22ff      	movs	r2, #255	@ 0xff
 800a0ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a0cc:	697b      	ldr	r3, [r7, #20]
 800a0ce:	781b      	ldrb	r3, [r3, #0]
 800a0d0:	b2db      	uxtb	r3, r3
 800a0d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a0d4:	78fb      	ldrb	r3, [r7, #3]
 800a0d6:	b2db      	uxtb	r3, r3
 800a0d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a0dc:	b2da      	uxtb	r2, r3
 800a0de:	4b31      	ldr	r3, [pc, #196]	@ (800a1a4 <xPortStartScheduler+0x134>)
 800a0e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a0e2:	4b31      	ldr	r3, [pc, #196]	@ (800a1a8 <xPortStartScheduler+0x138>)
 800a0e4:	2207      	movs	r2, #7
 800a0e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a0e8:	e009      	b.n	800a0fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a0ea:	4b2f      	ldr	r3, [pc, #188]	@ (800a1a8 <xPortStartScheduler+0x138>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	3b01      	subs	r3, #1
 800a0f0:	4a2d      	ldr	r2, [pc, #180]	@ (800a1a8 <xPortStartScheduler+0x138>)
 800a0f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a0f4:	78fb      	ldrb	r3, [r7, #3]
 800a0f6:	b2db      	uxtb	r3, r3
 800a0f8:	005b      	lsls	r3, r3, #1
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a0fe:	78fb      	ldrb	r3, [r7, #3]
 800a100:	b2db      	uxtb	r3, r3
 800a102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a106:	2b80      	cmp	r3, #128	@ 0x80
 800a108:	d0ef      	beq.n	800a0ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a10a:	4b27      	ldr	r3, [pc, #156]	@ (800a1a8 <xPortStartScheduler+0x138>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	f1c3 0307 	rsb	r3, r3, #7
 800a112:	2b04      	cmp	r3, #4
 800a114:	d00b      	beq.n	800a12e <xPortStartScheduler+0xbe>
	__asm volatile
 800a116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a11a:	f383 8811 	msr	BASEPRI, r3
 800a11e:	f3bf 8f6f 	isb	sy
 800a122:	f3bf 8f4f 	dsb	sy
 800a126:	60bb      	str	r3, [r7, #8]
}
 800a128:	bf00      	nop
 800a12a:	bf00      	nop
 800a12c:	e7fd      	b.n	800a12a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a12e:	4b1e      	ldr	r3, [pc, #120]	@ (800a1a8 <xPortStartScheduler+0x138>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	021b      	lsls	r3, r3, #8
 800a134:	4a1c      	ldr	r2, [pc, #112]	@ (800a1a8 <xPortStartScheduler+0x138>)
 800a136:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a138:	4b1b      	ldr	r3, [pc, #108]	@ (800a1a8 <xPortStartScheduler+0x138>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a140:	4a19      	ldr	r2, [pc, #100]	@ (800a1a8 <xPortStartScheduler+0x138>)
 800a142:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	b2da      	uxtb	r2, r3
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a14c:	4b17      	ldr	r3, [pc, #92]	@ (800a1ac <xPortStartScheduler+0x13c>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	4a16      	ldr	r2, [pc, #88]	@ (800a1ac <xPortStartScheduler+0x13c>)
 800a152:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a156:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a158:	4b14      	ldr	r3, [pc, #80]	@ (800a1ac <xPortStartScheduler+0x13c>)
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	4a13      	ldr	r2, [pc, #76]	@ (800a1ac <xPortStartScheduler+0x13c>)
 800a15e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a162:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a164:	f000 f8da 	bl	800a31c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a168:	4b11      	ldr	r3, [pc, #68]	@ (800a1b0 <xPortStartScheduler+0x140>)
 800a16a:	2200      	movs	r2, #0
 800a16c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a16e:	f000 f8f9 	bl	800a364 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a172:	4b10      	ldr	r3, [pc, #64]	@ (800a1b4 <xPortStartScheduler+0x144>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	4a0f      	ldr	r2, [pc, #60]	@ (800a1b4 <xPortStartScheduler+0x144>)
 800a178:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a17c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a17e:	f7ff ff63 	bl	800a048 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a182:	f7fe ff2d 	bl	8008fe0 <vTaskSwitchContext>
	prvTaskExitError();
 800a186:	f7ff ff1b 	bl	8009fc0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a18a:	2300      	movs	r3, #0
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3718      	adds	r7, #24
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}
 800a194:	e000ed00 	.word	0xe000ed00
 800a198:	410fc271 	.word	0x410fc271
 800a19c:	410fc270 	.word	0x410fc270
 800a1a0:	e000e400 	.word	0xe000e400
 800a1a4:	200016d8 	.word	0x200016d8
 800a1a8:	200016dc 	.word	0x200016dc
 800a1ac:	e000ed20 	.word	0xe000ed20
 800a1b0:	20000024 	.word	0x20000024
 800a1b4:	e000ef34 	.word	0xe000ef34

0800a1b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a1b8:	b480      	push	{r7}
 800a1ba:	b083      	sub	sp, #12
 800a1bc:	af00      	add	r7, sp, #0
	__asm volatile
 800a1be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1c2:	f383 8811 	msr	BASEPRI, r3
 800a1c6:	f3bf 8f6f 	isb	sy
 800a1ca:	f3bf 8f4f 	dsb	sy
 800a1ce:	607b      	str	r3, [r7, #4]
}
 800a1d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a1d2:	4b10      	ldr	r3, [pc, #64]	@ (800a214 <vPortEnterCritical+0x5c>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	3301      	adds	r3, #1
 800a1d8:	4a0e      	ldr	r2, [pc, #56]	@ (800a214 <vPortEnterCritical+0x5c>)
 800a1da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a1dc:	4b0d      	ldr	r3, [pc, #52]	@ (800a214 <vPortEnterCritical+0x5c>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	2b01      	cmp	r3, #1
 800a1e2:	d110      	bne.n	800a206 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a1e4:	4b0c      	ldr	r3, [pc, #48]	@ (800a218 <vPortEnterCritical+0x60>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	b2db      	uxtb	r3, r3
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d00b      	beq.n	800a206 <vPortEnterCritical+0x4e>
	__asm volatile
 800a1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1f2:	f383 8811 	msr	BASEPRI, r3
 800a1f6:	f3bf 8f6f 	isb	sy
 800a1fa:	f3bf 8f4f 	dsb	sy
 800a1fe:	603b      	str	r3, [r7, #0]
}
 800a200:	bf00      	nop
 800a202:	bf00      	nop
 800a204:	e7fd      	b.n	800a202 <vPortEnterCritical+0x4a>
	}
}
 800a206:	bf00      	nop
 800a208:	370c      	adds	r7, #12
 800a20a:	46bd      	mov	sp, r7
 800a20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a210:	4770      	bx	lr
 800a212:	bf00      	nop
 800a214:	20000024 	.word	0x20000024
 800a218:	e000ed04 	.word	0xe000ed04

0800a21c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a21c:	b480      	push	{r7}
 800a21e:	b083      	sub	sp, #12
 800a220:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a222:	4b12      	ldr	r3, [pc, #72]	@ (800a26c <vPortExitCritical+0x50>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d10b      	bne.n	800a242 <vPortExitCritical+0x26>
	__asm volatile
 800a22a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a22e:	f383 8811 	msr	BASEPRI, r3
 800a232:	f3bf 8f6f 	isb	sy
 800a236:	f3bf 8f4f 	dsb	sy
 800a23a:	607b      	str	r3, [r7, #4]
}
 800a23c:	bf00      	nop
 800a23e:	bf00      	nop
 800a240:	e7fd      	b.n	800a23e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a242:	4b0a      	ldr	r3, [pc, #40]	@ (800a26c <vPortExitCritical+0x50>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	3b01      	subs	r3, #1
 800a248:	4a08      	ldr	r2, [pc, #32]	@ (800a26c <vPortExitCritical+0x50>)
 800a24a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a24c:	4b07      	ldr	r3, [pc, #28]	@ (800a26c <vPortExitCritical+0x50>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d105      	bne.n	800a260 <vPortExitCritical+0x44>
 800a254:	2300      	movs	r3, #0
 800a256:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	f383 8811 	msr	BASEPRI, r3
}
 800a25e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a260:	bf00      	nop
 800a262:	370c      	adds	r7, #12
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr
 800a26c:	20000024 	.word	0x20000024

0800a270 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a270:	f3ef 8009 	mrs	r0, PSP
 800a274:	f3bf 8f6f 	isb	sy
 800a278:	4b15      	ldr	r3, [pc, #84]	@ (800a2d0 <pxCurrentTCBConst>)
 800a27a:	681a      	ldr	r2, [r3, #0]
 800a27c:	f01e 0f10 	tst.w	lr, #16
 800a280:	bf08      	it	eq
 800a282:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a286:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a28a:	6010      	str	r0, [r2, #0]
 800a28c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a290:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a294:	f380 8811 	msr	BASEPRI, r0
 800a298:	f3bf 8f4f 	dsb	sy
 800a29c:	f3bf 8f6f 	isb	sy
 800a2a0:	f7fe fe9e 	bl	8008fe0 <vTaskSwitchContext>
 800a2a4:	f04f 0000 	mov.w	r0, #0
 800a2a8:	f380 8811 	msr	BASEPRI, r0
 800a2ac:	bc09      	pop	{r0, r3}
 800a2ae:	6819      	ldr	r1, [r3, #0]
 800a2b0:	6808      	ldr	r0, [r1, #0]
 800a2b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2b6:	f01e 0f10 	tst.w	lr, #16
 800a2ba:	bf08      	it	eq
 800a2bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a2c0:	f380 8809 	msr	PSP, r0
 800a2c4:	f3bf 8f6f 	isb	sy
 800a2c8:	4770      	bx	lr
 800a2ca:	bf00      	nop
 800a2cc:	f3af 8000 	nop.w

0800a2d0 <pxCurrentTCBConst>:
 800a2d0:	200010ac 	.word	0x200010ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a2d4:	bf00      	nop
 800a2d6:	bf00      	nop

0800a2d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b082      	sub	sp, #8
 800a2dc:	af00      	add	r7, sp, #0
	__asm volatile
 800a2de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2e2:	f383 8811 	msr	BASEPRI, r3
 800a2e6:	f3bf 8f6f 	isb	sy
 800a2ea:	f3bf 8f4f 	dsb	sy
 800a2ee:	607b      	str	r3, [r7, #4]
}
 800a2f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a2f2:	f7fe fdbb 	bl	8008e6c <xTaskIncrementTick>
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d003      	beq.n	800a304 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a2fc:	4b06      	ldr	r3, [pc, #24]	@ (800a318 <xPortSysTickHandler+0x40>)
 800a2fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a302:	601a      	str	r2, [r3, #0]
 800a304:	2300      	movs	r3, #0
 800a306:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	f383 8811 	msr	BASEPRI, r3
}
 800a30e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a310:	bf00      	nop
 800a312:	3708      	adds	r7, #8
 800a314:	46bd      	mov	sp, r7
 800a316:	bd80      	pop	{r7, pc}
 800a318:	e000ed04 	.word	0xe000ed04

0800a31c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a31c:	b480      	push	{r7}
 800a31e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a320:	4b0b      	ldr	r3, [pc, #44]	@ (800a350 <vPortSetupTimerInterrupt+0x34>)
 800a322:	2200      	movs	r2, #0
 800a324:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a326:	4b0b      	ldr	r3, [pc, #44]	@ (800a354 <vPortSetupTimerInterrupt+0x38>)
 800a328:	2200      	movs	r2, #0
 800a32a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a32c:	4b0a      	ldr	r3, [pc, #40]	@ (800a358 <vPortSetupTimerInterrupt+0x3c>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	4a0a      	ldr	r2, [pc, #40]	@ (800a35c <vPortSetupTimerInterrupt+0x40>)
 800a332:	fba2 2303 	umull	r2, r3, r2, r3
 800a336:	099b      	lsrs	r3, r3, #6
 800a338:	4a09      	ldr	r2, [pc, #36]	@ (800a360 <vPortSetupTimerInterrupt+0x44>)
 800a33a:	3b01      	subs	r3, #1
 800a33c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a33e:	4b04      	ldr	r3, [pc, #16]	@ (800a350 <vPortSetupTimerInterrupt+0x34>)
 800a340:	2207      	movs	r2, #7
 800a342:	601a      	str	r2, [r3, #0]
}
 800a344:	bf00      	nop
 800a346:	46bd      	mov	sp, r7
 800a348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34c:	4770      	bx	lr
 800a34e:	bf00      	nop
 800a350:	e000e010 	.word	0xe000e010
 800a354:	e000e018 	.word	0xe000e018
 800a358:	20000018 	.word	0x20000018
 800a35c:	10624dd3 	.word	0x10624dd3
 800a360:	e000e014 	.word	0xe000e014

0800a364 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a364:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a374 <vPortEnableVFP+0x10>
 800a368:	6801      	ldr	r1, [r0, #0]
 800a36a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a36e:	6001      	str	r1, [r0, #0]
 800a370:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a372:	bf00      	nop
 800a374:	e000ed88 	.word	0xe000ed88

0800a378 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a378:	b480      	push	{r7}
 800a37a:	b085      	sub	sp, #20
 800a37c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a37e:	f3ef 8305 	mrs	r3, IPSR
 800a382:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2b0f      	cmp	r3, #15
 800a388:	d915      	bls.n	800a3b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a38a:	4a18      	ldr	r2, [pc, #96]	@ (800a3ec <vPortValidateInterruptPriority+0x74>)
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	4413      	add	r3, r2
 800a390:	781b      	ldrb	r3, [r3, #0]
 800a392:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a394:	4b16      	ldr	r3, [pc, #88]	@ (800a3f0 <vPortValidateInterruptPriority+0x78>)
 800a396:	781b      	ldrb	r3, [r3, #0]
 800a398:	7afa      	ldrb	r2, [r7, #11]
 800a39a:	429a      	cmp	r2, r3
 800a39c:	d20b      	bcs.n	800a3b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a39e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3a2:	f383 8811 	msr	BASEPRI, r3
 800a3a6:	f3bf 8f6f 	isb	sy
 800a3aa:	f3bf 8f4f 	dsb	sy
 800a3ae:	607b      	str	r3, [r7, #4]
}
 800a3b0:	bf00      	nop
 800a3b2:	bf00      	nop
 800a3b4:	e7fd      	b.n	800a3b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a3b6:	4b0f      	ldr	r3, [pc, #60]	@ (800a3f4 <vPortValidateInterruptPriority+0x7c>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a3be:	4b0e      	ldr	r3, [pc, #56]	@ (800a3f8 <vPortValidateInterruptPriority+0x80>)
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	429a      	cmp	r2, r3
 800a3c4:	d90b      	bls.n	800a3de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a3c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ca:	f383 8811 	msr	BASEPRI, r3
 800a3ce:	f3bf 8f6f 	isb	sy
 800a3d2:	f3bf 8f4f 	dsb	sy
 800a3d6:	603b      	str	r3, [r7, #0]
}
 800a3d8:	bf00      	nop
 800a3da:	bf00      	nop
 800a3dc:	e7fd      	b.n	800a3da <vPortValidateInterruptPriority+0x62>
	}
 800a3de:	bf00      	nop
 800a3e0:	3714      	adds	r7, #20
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e8:	4770      	bx	lr
 800a3ea:	bf00      	nop
 800a3ec:	e000e3f0 	.word	0xe000e3f0
 800a3f0:	200016d8 	.word	0x200016d8
 800a3f4:	e000ed0c 	.word	0xe000ed0c
 800a3f8:	200016dc 	.word	0x200016dc

0800a3fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b08a      	sub	sp, #40	@ 0x28
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a404:	2300      	movs	r3, #0
 800a406:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a408:	f7fe fc62 	bl	8008cd0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a40c:	4b5f      	ldr	r3, [pc, #380]	@ (800a58c <pvPortMalloc+0x190>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d101      	bne.n	800a418 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a414:	f000 f92a 	bl	800a66c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a418:	4b5d      	ldr	r3, [pc, #372]	@ (800a590 <pvPortMalloc+0x194>)
 800a41a:	681a      	ldr	r2, [r3, #0]
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	4013      	ands	r3, r2
 800a420:	2b00      	cmp	r3, #0
 800a422:	f040 8095 	bne.w	800a550 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d01e      	beq.n	800a46a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a42c:	2208      	movs	r2, #8
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	4413      	add	r3, r2
 800a432:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f003 0307 	and.w	r3, r3, #7
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d015      	beq.n	800a46a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	f023 0307 	bic.w	r3, r3, #7
 800a444:	3308      	adds	r3, #8
 800a446:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	f003 0307 	and.w	r3, r3, #7
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d00b      	beq.n	800a46a <pvPortMalloc+0x6e>
	__asm volatile
 800a452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a456:	f383 8811 	msr	BASEPRI, r3
 800a45a:	f3bf 8f6f 	isb	sy
 800a45e:	f3bf 8f4f 	dsb	sy
 800a462:	617b      	str	r3, [r7, #20]
}
 800a464:	bf00      	nop
 800a466:	bf00      	nop
 800a468:	e7fd      	b.n	800a466 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d06f      	beq.n	800a550 <pvPortMalloc+0x154>
 800a470:	4b48      	ldr	r3, [pc, #288]	@ (800a594 <pvPortMalloc+0x198>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	687a      	ldr	r2, [r7, #4]
 800a476:	429a      	cmp	r2, r3
 800a478:	d86a      	bhi.n	800a550 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a47a:	4b47      	ldr	r3, [pc, #284]	@ (800a598 <pvPortMalloc+0x19c>)
 800a47c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a47e:	4b46      	ldr	r3, [pc, #280]	@ (800a598 <pvPortMalloc+0x19c>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a484:	e004      	b.n	800a490 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a488:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a492:	685b      	ldr	r3, [r3, #4]
 800a494:	687a      	ldr	r2, [r7, #4]
 800a496:	429a      	cmp	r2, r3
 800a498:	d903      	bls.n	800a4a2 <pvPortMalloc+0xa6>
 800a49a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d1f1      	bne.n	800a486 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a4a2:	4b3a      	ldr	r3, [pc, #232]	@ (800a58c <pvPortMalloc+0x190>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4a8:	429a      	cmp	r2, r3
 800a4aa:	d051      	beq.n	800a550 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a4ac:	6a3b      	ldr	r3, [r7, #32]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2208      	movs	r2, #8
 800a4b2:	4413      	add	r3, r2
 800a4b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a4b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4b8:	681a      	ldr	r2, [r3, #0]
 800a4ba:	6a3b      	ldr	r3, [r7, #32]
 800a4bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a4be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4c0:	685a      	ldr	r2, [r3, #4]
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	1ad2      	subs	r2, r2, r3
 800a4c6:	2308      	movs	r3, #8
 800a4c8:	005b      	lsls	r3, r3, #1
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d920      	bls.n	800a510 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a4ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	4413      	add	r3, r2
 800a4d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a4d6:	69bb      	ldr	r3, [r7, #24]
 800a4d8:	f003 0307 	and.w	r3, r3, #7
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d00b      	beq.n	800a4f8 <pvPortMalloc+0xfc>
	__asm volatile
 800a4e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4e4:	f383 8811 	msr	BASEPRI, r3
 800a4e8:	f3bf 8f6f 	isb	sy
 800a4ec:	f3bf 8f4f 	dsb	sy
 800a4f0:	613b      	str	r3, [r7, #16]
}
 800a4f2:	bf00      	nop
 800a4f4:	bf00      	nop
 800a4f6:	e7fd      	b.n	800a4f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a4f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4fa:	685a      	ldr	r2, [r3, #4]
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	1ad2      	subs	r2, r2, r3
 800a500:	69bb      	ldr	r3, [r7, #24]
 800a502:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a506:	687a      	ldr	r2, [r7, #4]
 800a508:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a50a:	69b8      	ldr	r0, [r7, #24]
 800a50c:	f000 f910 	bl	800a730 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a510:	4b20      	ldr	r3, [pc, #128]	@ (800a594 <pvPortMalloc+0x198>)
 800a512:	681a      	ldr	r2, [r3, #0]
 800a514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a516:	685b      	ldr	r3, [r3, #4]
 800a518:	1ad3      	subs	r3, r2, r3
 800a51a:	4a1e      	ldr	r2, [pc, #120]	@ (800a594 <pvPortMalloc+0x198>)
 800a51c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a51e:	4b1d      	ldr	r3, [pc, #116]	@ (800a594 <pvPortMalloc+0x198>)
 800a520:	681a      	ldr	r2, [r3, #0]
 800a522:	4b1e      	ldr	r3, [pc, #120]	@ (800a59c <pvPortMalloc+0x1a0>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	429a      	cmp	r2, r3
 800a528:	d203      	bcs.n	800a532 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a52a:	4b1a      	ldr	r3, [pc, #104]	@ (800a594 <pvPortMalloc+0x198>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	4a1b      	ldr	r2, [pc, #108]	@ (800a59c <pvPortMalloc+0x1a0>)
 800a530:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a534:	685a      	ldr	r2, [r3, #4]
 800a536:	4b16      	ldr	r3, [pc, #88]	@ (800a590 <pvPortMalloc+0x194>)
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	431a      	orrs	r2, r3
 800a53c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a53e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a542:	2200      	movs	r2, #0
 800a544:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a546:	4b16      	ldr	r3, [pc, #88]	@ (800a5a0 <pvPortMalloc+0x1a4>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	3301      	adds	r3, #1
 800a54c:	4a14      	ldr	r2, [pc, #80]	@ (800a5a0 <pvPortMalloc+0x1a4>)
 800a54e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a550:	f7fe fbcc 	bl	8008cec <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800a554:	69fb      	ldr	r3, [r7, #28]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d101      	bne.n	800a55e <pvPortMalloc+0x162>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800a55a:	f7f6 f81f 	bl	800059c <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a55e:	69fb      	ldr	r3, [r7, #28]
 800a560:	f003 0307 	and.w	r3, r3, #7
 800a564:	2b00      	cmp	r3, #0
 800a566:	d00b      	beq.n	800a580 <pvPortMalloc+0x184>
	__asm volatile
 800a568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a56c:	f383 8811 	msr	BASEPRI, r3
 800a570:	f3bf 8f6f 	isb	sy
 800a574:	f3bf 8f4f 	dsb	sy
 800a578:	60fb      	str	r3, [r7, #12]
}
 800a57a:	bf00      	nop
 800a57c:	bf00      	nop
 800a57e:	e7fd      	b.n	800a57c <pvPortMalloc+0x180>
	return pvReturn;
 800a580:	69fb      	ldr	r3, [r7, #28]
}
 800a582:	4618      	mov	r0, r3
 800a584:	3728      	adds	r7, #40	@ 0x28
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}
 800a58a:	bf00      	nop
 800a58c:	200052e8 	.word	0x200052e8
 800a590:	200052fc 	.word	0x200052fc
 800a594:	200052ec 	.word	0x200052ec
 800a598:	200052e0 	.word	0x200052e0
 800a59c:	200052f0 	.word	0x200052f0
 800a5a0:	200052f4 	.word	0x200052f4

0800a5a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b086      	sub	sp, #24
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d04f      	beq.n	800a656 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a5b6:	2308      	movs	r3, #8
 800a5b8:	425b      	negs	r3, r3
 800a5ba:	697a      	ldr	r2, [r7, #20]
 800a5bc:	4413      	add	r3, r2
 800a5be:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a5c0:	697b      	ldr	r3, [r7, #20]
 800a5c2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a5c4:	693b      	ldr	r3, [r7, #16]
 800a5c6:	685a      	ldr	r2, [r3, #4]
 800a5c8:	4b25      	ldr	r3, [pc, #148]	@ (800a660 <vPortFree+0xbc>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	4013      	ands	r3, r2
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d10b      	bne.n	800a5ea <vPortFree+0x46>
	__asm volatile
 800a5d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5d6:	f383 8811 	msr	BASEPRI, r3
 800a5da:	f3bf 8f6f 	isb	sy
 800a5de:	f3bf 8f4f 	dsb	sy
 800a5e2:	60fb      	str	r3, [r7, #12]
}
 800a5e4:	bf00      	nop
 800a5e6:	bf00      	nop
 800a5e8:	e7fd      	b.n	800a5e6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a5ea:	693b      	ldr	r3, [r7, #16]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d00b      	beq.n	800a60a <vPortFree+0x66>
	__asm volatile
 800a5f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5f6:	f383 8811 	msr	BASEPRI, r3
 800a5fa:	f3bf 8f6f 	isb	sy
 800a5fe:	f3bf 8f4f 	dsb	sy
 800a602:	60bb      	str	r3, [r7, #8]
}
 800a604:	bf00      	nop
 800a606:	bf00      	nop
 800a608:	e7fd      	b.n	800a606 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a60a:	693b      	ldr	r3, [r7, #16]
 800a60c:	685a      	ldr	r2, [r3, #4]
 800a60e:	4b14      	ldr	r3, [pc, #80]	@ (800a660 <vPortFree+0xbc>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4013      	ands	r3, r2
 800a614:	2b00      	cmp	r3, #0
 800a616:	d01e      	beq.n	800a656 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d11a      	bne.n	800a656 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a620:	693b      	ldr	r3, [r7, #16]
 800a622:	685a      	ldr	r2, [r3, #4]
 800a624:	4b0e      	ldr	r3, [pc, #56]	@ (800a660 <vPortFree+0xbc>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	43db      	mvns	r3, r3
 800a62a:	401a      	ands	r2, r3
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a630:	f7fe fb4e 	bl	8008cd0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a634:	693b      	ldr	r3, [r7, #16]
 800a636:	685a      	ldr	r2, [r3, #4]
 800a638:	4b0a      	ldr	r3, [pc, #40]	@ (800a664 <vPortFree+0xc0>)
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	4413      	add	r3, r2
 800a63e:	4a09      	ldr	r2, [pc, #36]	@ (800a664 <vPortFree+0xc0>)
 800a640:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a642:	6938      	ldr	r0, [r7, #16]
 800a644:	f000 f874 	bl	800a730 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a648:	4b07      	ldr	r3, [pc, #28]	@ (800a668 <vPortFree+0xc4>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	3301      	adds	r3, #1
 800a64e:	4a06      	ldr	r2, [pc, #24]	@ (800a668 <vPortFree+0xc4>)
 800a650:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a652:	f7fe fb4b 	bl	8008cec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a656:	bf00      	nop
 800a658:	3718      	adds	r7, #24
 800a65a:	46bd      	mov	sp, r7
 800a65c:	bd80      	pop	{r7, pc}
 800a65e:	bf00      	nop
 800a660:	200052fc 	.word	0x200052fc
 800a664:	200052ec 	.word	0x200052ec
 800a668:	200052f8 	.word	0x200052f8

0800a66c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a66c:	b480      	push	{r7}
 800a66e:	b085      	sub	sp, #20
 800a670:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a672:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a676:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a678:	4b27      	ldr	r3, [pc, #156]	@ (800a718 <prvHeapInit+0xac>)
 800a67a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	f003 0307 	and.w	r3, r3, #7
 800a682:	2b00      	cmp	r3, #0
 800a684:	d00c      	beq.n	800a6a0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	3307      	adds	r3, #7
 800a68a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	f023 0307 	bic.w	r3, r3, #7
 800a692:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a694:	68ba      	ldr	r2, [r7, #8]
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	1ad3      	subs	r3, r2, r3
 800a69a:	4a1f      	ldr	r2, [pc, #124]	@ (800a718 <prvHeapInit+0xac>)
 800a69c:	4413      	add	r3, r2
 800a69e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a6a4:	4a1d      	ldr	r2, [pc, #116]	@ (800a71c <prvHeapInit+0xb0>)
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a6aa:	4b1c      	ldr	r3, [pc, #112]	@ (800a71c <prvHeapInit+0xb0>)
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	68ba      	ldr	r2, [r7, #8]
 800a6b4:	4413      	add	r3, r2
 800a6b6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a6b8:	2208      	movs	r2, #8
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	1a9b      	subs	r3, r3, r2
 800a6be:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	f023 0307 	bic.w	r3, r3, #7
 800a6c6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	4a15      	ldr	r2, [pc, #84]	@ (800a720 <prvHeapInit+0xb4>)
 800a6cc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a6ce:	4b14      	ldr	r3, [pc, #80]	@ (800a720 <prvHeapInit+0xb4>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a6d6:	4b12      	ldr	r3, [pc, #72]	@ (800a720 <prvHeapInit+0xb4>)
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	2200      	movs	r2, #0
 800a6dc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a6e2:	683b      	ldr	r3, [r7, #0]
 800a6e4:	68fa      	ldr	r2, [r7, #12]
 800a6e6:	1ad2      	subs	r2, r2, r3
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a6ec:	4b0c      	ldr	r3, [pc, #48]	@ (800a720 <prvHeapInit+0xb4>)
 800a6ee:	681a      	ldr	r2, [r3, #0]
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	685b      	ldr	r3, [r3, #4]
 800a6f8:	4a0a      	ldr	r2, [pc, #40]	@ (800a724 <prvHeapInit+0xb8>)
 800a6fa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	685b      	ldr	r3, [r3, #4]
 800a700:	4a09      	ldr	r2, [pc, #36]	@ (800a728 <prvHeapInit+0xbc>)
 800a702:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a704:	4b09      	ldr	r3, [pc, #36]	@ (800a72c <prvHeapInit+0xc0>)
 800a706:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a70a:	601a      	str	r2, [r3, #0]
}
 800a70c:	bf00      	nop
 800a70e:	3714      	adds	r7, #20
 800a710:	46bd      	mov	sp, r7
 800a712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a716:	4770      	bx	lr
 800a718:	200016e0 	.word	0x200016e0
 800a71c:	200052e0 	.word	0x200052e0
 800a720:	200052e8 	.word	0x200052e8
 800a724:	200052f0 	.word	0x200052f0
 800a728:	200052ec 	.word	0x200052ec
 800a72c:	200052fc 	.word	0x200052fc

0800a730 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a730:	b480      	push	{r7}
 800a732:	b085      	sub	sp, #20
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a738:	4b28      	ldr	r3, [pc, #160]	@ (800a7dc <prvInsertBlockIntoFreeList+0xac>)
 800a73a:	60fb      	str	r3, [r7, #12]
 800a73c:	e002      	b.n	800a744 <prvInsertBlockIntoFreeList+0x14>
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	60fb      	str	r3, [r7, #12]
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	687a      	ldr	r2, [r7, #4]
 800a74a:	429a      	cmp	r2, r3
 800a74c:	d8f7      	bhi.n	800a73e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	685b      	ldr	r3, [r3, #4]
 800a756:	68ba      	ldr	r2, [r7, #8]
 800a758:	4413      	add	r3, r2
 800a75a:	687a      	ldr	r2, [r7, #4]
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d108      	bne.n	800a772 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	685a      	ldr	r2, [r3, #4]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	685b      	ldr	r3, [r3, #4]
 800a768:	441a      	add	r2, r3
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	685b      	ldr	r3, [r3, #4]
 800a77a:	68ba      	ldr	r2, [r7, #8]
 800a77c:	441a      	add	r2, r3
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	429a      	cmp	r2, r3
 800a784:	d118      	bne.n	800a7b8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	4b15      	ldr	r3, [pc, #84]	@ (800a7e0 <prvInsertBlockIntoFreeList+0xb0>)
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	429a      	cmp	r2, r3
 800a790:	d00d      	beq.n	800a7ae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	685a      	ldr	r2, [r3, #4]
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	685b      	ldr	r3, [r3, #4]
 800a79c:	441a      	add	r2, r3
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	681a      	ldr	r2, [r3, #0]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	601a      	str	r2, [r3, #0]
 800a7ac:	e008      	b.n	800a7c0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a7ae:	4b0c      	ldr	r3, [pc, #48]	@ (800a7e0 <prvInsertBlockIntoFreeList+0xb0>)
 800a7b0:	681a      	ldr	r2, [r3, #0]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	601a      	str	r2, [r3, #0]
 800a7b6:	e003      	b.n	800a7c0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	681a      	ldr	r2, [r3, #0]
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a7c0:	68fa      	ldr	r2, [r7, #12]
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	429a      	cmp	r2, r3
 800a7c6:	d002      	beq.n	800a7ce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	687a      	ldr	r2, [r7, #4]
 800a7cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a7ce:	bf00      	nop
 800a7d0:	3714      	adds	r7, #20
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d8:	4770      	bx	lr
 800a7da:	bf00      	nop
 800a7dc:	200052e0 	.word	0x200052e0
 800a7e0:	200052e8 	.word	0x200052e8

0800a7e4 <sniprintf>:
 800a7e4:	b40c      	push	{r2, r3}
 800a7e6:	b530      	push	{r4, r5, lr}
 800a7e8:	4b18      	ldr	r3, [pc, #96]	@ (800a84c <sniprintf+0x68>)
 800a7ea:	1e0c      	subs	r4, r1, #0
 800a7ec:	681d      	ldr	r5, [r3, #0]
 800a7ee:	b09d      	sub	sp, #116	@ 0x74
 800a7f0:	da08      	bge.n	800a804 <sniprintf+0x20>
 800a7f2:	238b      	movs	r3, #139	@ 0x8b
 800a7f4:	602b      	str	r3, [r5, #0]
 800a7f6:	f04f 30ff 	mov.w	r0, #4294967295
 800a7fa:	b01d      	add	sp, #116	@ 0x74
 800a7fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a800:	b002      	add	sp, #8
 800a802:	4770      	bx	lr
 800a804:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a808:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a80c:	f04f 0300 	mov.w	r3, #0
 800a810:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a812:	bf14      	ite	ne
 800a814:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a818:	4623      	moveq	r3, r4
 800a81a:	9304      	str	r3, [sp, #16]
 800a81c:	9307      	str	r3, [sp, #28]
 800a81e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a822:	9002      	str	r0, [sp, #8]
 800a824:	9006      	str	r0, [sp, #24]
 800a826:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a82a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a82c:	ab21      	add	r3, sp, #132	@ 0x84
 800a82e:	a902      	add	r1, sp, #8
 800a830:	4628      	mov	r0, r5
 800a832:	9301      	str	r3, [sp, #4]
 800a834:	f000 f9a2 	bl	800ab7c <_svfiprintf_r>
 800a838:	1c43      	adds	r3, r0, #1
 800a83a:	bfbc      	itt	lt
 800a83c:	238b      	movlt	r3, #139	@ 0x8b
 800a83e:	602b      	strlt	r3, [r5, #0]
 800a840:	2c00      	cmp	r4, #0
 800a842:	d0da      	beq.n	800a7fa <sniprintf+0x16>
 800a844:	9b02      	ldr	r3, [sp, #8]
 800a846:	2200      	movs	r2, #0
 800a848:	701a      	strb	r2, [r3, #0]
 800a84a:	e7d6      	b.n	800a7fa <sniprintf+0x16>
 800a84c:	20000028 	.word	0x20000028

0800a850 <memset>:
 800a850:	4402      	add	r2, r0
 800a852:	4603      	mov	r3, r0
 800a854:	4293      	cmp	r3, r2
 800a856:	d100      	bne.n	800a85a <memset+0xa>
 800a858:	4770      	bx	lr
 800a85a:	f803 1b01 	strb.w	r1, [r3], #1
 800a85e:	e7f9      	b.n	800a854 <memset+0x4>

0800a860 <__errno>:
 800a860:	4b01      	ldr	r3, [pc, #4]	@ (800a868 <__errno+0x8>)
 800a862:	6818      	ldr	r0, [r3, #0]
 800a864:	4770      	bx	lr
 800a866:	bf00      	nop
 800a868:	20000028 	.word	0x20000028

0800a86c <__libc_init_array>:
 800a86c:	b570      	push	{r4, r5, r6, lr}
 800a86e:	4d0d      	ldr	r5, [pc, #52]	@ (800a8a4 <__libc_init_array+0x38>)
 800a870:	4c0d      	ldr	r4, [pc, #52]	@ (800a8a8 <__libc_init_array+0x3c>)
 800a872:	1b64      	subs	r4, r4, r5
 800a874:	10a4      	asrs	r4, r4, #2
 800a876:	2600      	movs	r6, #0
 800a878:	42a6      	cmp	r6, r4
 800a87a:	d109      	bne.n	800a890 <__libc_init_array+0x24>
 800a87c:	4d0b      	ldr	r5, [pc, #44]	@ (800a8ac <__libc_init_array+0x40>)
 800a87e:	4c0c      	ldr	r4, [pc, #48]	@ (800a8b0 <__libc_init_array+0x44>)
 800a880:	f000 fc64 	bl	800b14c <_init>
 800a884:	1b64      	subs	r4, r4, r5
 800a886:	10a4      	asrs	r4, r4, #2
 800a888:	2600      	movs	r6, #0
 800a88a:	42a6      	cmp	r6, r4
 800a88c:	d105      	bne.n	800a89a <__libc_init_array+0x2e>
 800a88e:	bd70      	pop	{r4, r5, r6, pc}
 800a890:	f855 3b04 	ldr.w	r3, [r5], #4
 800a894:	4798      	blx	r3
 800a896:	3601      	adds	r6, #1
 800a898:	e7ee      	b.n	800a878 <__libc_init_array+0xc>
 800a89a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a89e:	4798      	blx	r3
 800a8a0:	3601      	adds	r6, #1
 800a8a2:	e7f2      	b.n	800a88a <__libc_init_array+0x1e>
 800a8a4:	0800c934 	.word	0x0800c934
 800a8a8:	0800c934 	.word	0x0800c934
 800a8ac:	0800c934 	.word	0x0800c934
 800a8b0:	0800c938 	.word	0x0800c938

0800a8b4 <__retarget_lock_acquire_recursive>:
 800a8b4:	4770      	bx	lr

0800a8b6 <__retarget_lock_release_recursive>:
 800a8b6:	4770      	bx	lr

0800a8b8 <memcpy>:
 800a8b8:	440a      	add	r2, r1
 800a8ba:	4291      	cmp	r1, r2
 800a8bc:	f100 33ff 	add.w	r3, r0, #4294967295
 800a8c0:	d100      	bne.n	800a8c4 <memcpy+0xc>
 800a8c2:	4770      	bx	lr
 800a8c4:	b510      	push	{r4, lr}
 800a8c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a8ce:	4291      	cmp	r1, r2
 800a8d0:	d1f9      	bne.n	800a8c6 <memcpy+0xe>
 800a8d2:	bd10      	pop	{r4, pc}

0800a8d4 <_free_r>:
 800a8d4:	b538      	push	{r3, r4, r5, lr}
 800a8d6:	4605      	mov	r5, r0
 800a8d8:	2900      	cmp	r1, #0
 800a8da:	d041      	beq.n	800a960 <_free_r+0x8c>
 800a8dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8e0:	1f0c      	subs	r4, r1, #4
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	bfb8      	it	lt
 800a8e6:	18e4      	addlt	r4, r4, r3
 800a8e8:	f000 f8e0 	bl	800aaac <__malloc_lock>
 800a8ec:	4a1d      	ldr	r2, [pc, #116]	@ (800a964 <_free_r+0x90>)
 800a8ee:	6813      	ldr	r3, [r2, #0]
 800a8f0:	b933      	cbnz	r3, 800a900 <_free_r+0x2c>
 800a8f2:	6063      	str	r3, [r4, #4]
 800a8f4:	6014      	str	r4, [r2, #0]
 800a8f6:	4628      	mov	r0, r5
 800a8f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8fc:	f000 b8dc 	b.w	800aab8 <__malloc_unlock>
 800a900:	42a3      	cmp	r3, r4
 800a902:	d908      	bls.n	800a916 <_free_r+0x42>
 800a904:	6820      	ldr	r0, [r4, #0]
 800a906:	1821      	adds	r1, r4, r0
 800a908:	428b      	cmp	r3, r1
 800a90a:	bf01      	itttt	eq
 800a90c:	6819      	ldreq	r1, [r3, #0]
 800a90e:	685b      	ldreq	r3, [r3, #4]
 800a910:	1809      	addeq	r1, r1, r0
 800a912:	6021      	streq	r1, [r4, #0]
 800a914:	e7ed      	b.n	800a8f2 <_free_r+0x1e>
 800a916:	461a      	mov	r2, r3
 800a918:	685b      	ldr	r3, [r3, #4]
 800a91a:	b10b      	cbz	r3, 800a920 <_free_r+0x4c>
 800a91c:	42a3      	cmp	r3, r4
 800a91e:	d9fa      	bls.n	800a916 <_free_r+0x42>
 800a920:	6811      	ldr	r1, [r2, #0]
 800a922:	1850      	adds	r0, r2, r1
 800a924:	42a0      	cmp	r0, r4
 800a926:	d10b      	bne.n	800a940 <_free_r+0x6c>
 800a928:	6820      	ldr	r0, [r4, #0]
 800a92a:	4401      	add	r1, r0
 800a92c:	1850      	adds	r0, r2, r1
 800a92e:	4283      	cmp	r3, r0
 800a930:	6011      	str	r1, [r2, #0]
 800a932:	d1e0      	bne.n	800a8f6 <_free_r+0x22>
 800a934:	6818      	ldr	r0, [r3, #0]
 800a936:	685b      	ldr	r3, [r3, #4]
 800a938:	6053      	str	r3, [r2, #4]
 800a93a:	4408      	add	r0, r1
 800a93c:	6010      	str	r0, [r2, #0]
 800a93e:	e7da      	b.n	800a8f6 <_free_r+0x22>
 800a940:	d902      	bls.n	800a948 <_free_r+0x74>
 800a942:	230c      	movs	r3, #12
 800a944:	602b      	str	r3, [r5, #0]
 800a946:	e7d6      	b.n	800a8f6 <_free_r+0x22>
 800a948:	6820      	ldr	r0, [r4, #0]
 800a94a:	1821      	adds	r1, r4, r0
 800a94c:	428b      	cmp	r3, r1
 800a94e:	bf04      	itt	eq
 800a950:	6819      	ldreq	r1, [r3, #0]
 800a952:	685b      	ldreq	r3, [r3, #4]
 800a954:	6063      	str	r3, [r4, #4]
 800a956:	bf04      	itt	eq
 800a958:	1809      	addeq	r1, r1, r0
 800a95a:	6021      	streq	r1, [r4, #0]
 800a95c:	6054      	str	r4, [r2, #4]
 800a95e:	e7ca      	b.n	800a8f6 <_free_r+0x22>
 800a960:	bd38      	pop	{r3, r4, r5, pc}
 800a962:	bf00      	nop
 800a964:	20005444 	.word	0x20005444

0800a968 <sbrk_aligned>:
 800a968:	b570      	push	{r4, r5, r6, lr}
 800a96a:	4e0f      	ldr	r6, [pc, #60]	@ (800a9a8 <sbrk_aligned+0x40>)
 800a96c:	460c      	mov	r4, r1
 800a96e:	6831      	ldr	r1, [r6, #0]
 800a970:	4605      	mov	r5, r0
 800a972:	b911      	cbnz	r1, 800a97a <sbrk_aligned+0x12>
 800a974:	f000 fba4 	bl	800b0c0 <_sbrk_r>
 800a978:	6030      	str	r0, [r6, #0]
 800a97a:	4621      	mov	r1, r4
 800a97c:	4628      	mov	r0, r5
 800a97e:	f000 fb9f 	bl	800b0c0 <_sbrk_r>
 800a982:	1c43      	adds	r3, r0, #1
 800a984:	d103      	bne.n	800a98e <sbrk_aligned+0x26>
 800a986:	f04f 34ff 	mov.w	r4, #4294967295
 800a98a:	4620      	mov	r0, r4
 800a98c:	bd70      	pop	{r4, r5, r6, pc}
 800a98e:	1cc4      	adds	r4, r0, #3
 800a990:	f024 0403 	bic.w	r4, r4, #3
 800a994:	42a0      	cmp	r0, r4
 800a996:	d0f8      	beq.n	800a98a <sbrk_aligned+0x22>
 800a998:	1a21      	subs	r1, r4, r0
 800a99a:	4628      	mov	r0, r5
 800a99c:	f000 fb90 	bl	800b0c0 <_sbrk_r>
 800a9a0:	3001      	adds	r0, #1
 800a9a2:	d1f2      	bne.n	800a98a <sbrk_aligned+0x22>
 800a9a4:	e7ef      	b.n	800a986 <sbrk_aligned+0x1e>
 800a9a6:	bf00      	nop
 800a9a8:	20005440 	.word	0x20005440

0800a9ac <_malloc_r>:
 800a9ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9b0:	1ccd      	adds	r5, r1, #3
 800a9b2:	f025 0503 	bic.w	r5, r5, #3
 800a9b6:	3508      	adds	r5, #8
 800a9b8:	2d0c      	cmp	r5, #12
 800a9ba:	bf38      	it	cc
 800a9bc:	250c      	movcc	r5, #12
 800a9be:	2d00      	cmp	r5, #0
 800a9c0:	4606      	mov	r6, r0
 800a9c2:	db01      	blt.n	800a9c8 <_malloc_r+0x1c>
 800a9c4:	42a9      	cmp	r1, r5
 800a9c6:	d904      	bls.n	800a9d2 <_malloc_r+0x26>
 800a9c8:	230c      	movs	r3, #12
 800a9ca:	6033      	str	r3, [r6, #0]
 800a9cc:	2000      	movs	r0, #0
 800a9ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aaa8 <_malloc_r+0xfc>
 800a9d6:	f000 f869 	bl	800aaac <__malloc_lock>
 800a9da:	f8d8 3000 	ldr.w	r3, [r8]
 800a9de:	461c      	mov	r4, r3
 800a9e0:	bb44      	cbnz	r4, 800aa34 <_malloc_r+0x88>
 800a9e2:	4629      	mov	r1, r5
 800a9e4:	4630      	mov	r0, r6
 800a9e6:	f7ff ffbf 	bl	800a968 <sbrk_aligned>
 800a9ea:	1c43      	adds	r3, r0, #1
 800a9ec:	4604      	mov	r4, r0
 800a9ee:	d158      	bne.n	800aaa2 <_malloc_r+0xf6>
 800a9f0:	f8d8 4000 	ldr.w	r4, [r8]
 800a9f4:	4627      	mov	r7, r4
 800a9f6:	2f00      	cmp	r7, #0
 800a9f8:	d143      	bne.n	800aa82 <_malloc_r+0xd6>
 800a9fa:	2c00      	cmp	r4, #0
 800a9fc:	d04b      	beq.n	800aa96 <_malloc_r+0xea>
 800a9fe:	6823      	ldr	r3, [r4, #0]
 800aa00:	4639      	mov	r1, r7
 800aa02:	4630      	mov	r0, r6
 800aa04:	eb04 0903 	add.w	r9, r4, r3
 800aa08:	f000 fb5a 	bl	800b0c0 <_sbrk_r>
 800aa0c:	4581      	cmp	r9, r0
 800aa0e:	d142      	bne.n	800aa96 <_malloc_r+0xea>
 800aa10:	6821      	ldr	r1, [r4, #0]
 800aa12:	1a6d      	subs	r5, r5, r1
 800aa14:	4629      	mov	r1, r5
 800aa16:	4630      	mov	r0, r6
 800aa18:	f7ff ffa6 	bl	800a968 <sbrk_aligned>
 800aa1c:	3001      	adds	r0, #1
 800aa1e:	d03a      	beq.n	800aa96 <_malloc_r+0xea>
 800aa20:	6823      	ldr	r3, [r4, #0]
 800aa22:	442b      	add	r3, r5
 800aa24:	6023      	str	r3, [r4, #0]
 800aa26:	f8d8 3000 	ldr.w	r3, [r8]
 800aa2a:	685a      	ldr	r2, [r3, #4]
 800aa2c:	bb62      	cbnz	r2, 800aa88 <_malloc_r+0xdc>
 800aa2e:	f8c8 7000 	str.w	r7, [r8]
 800aa32:	e00f      	b.n	800aa54 <_malloc_r+0xa8>
 800aa34:	6822      	ldr	r2, [r4, #0]
 800aa36:	1b52      	subs	r2, r2, r5
 800aa38:	d420      	bmi.n	800aa7c <_malloc_r+0xd0>
 800aa3a:	2a0b      	cmp	r2, #11
 800aa3c:	d917      	bls.n	800aa6e <_malloc_r+0xc2>
 800aa3e:	1961      	adds	r1, r4, r5
 800aa40:	42a3      	cmp	r3, r4
 800aa42:	6025      	str	r5, [r4, #0]
 800aa44:	bf18      	it	ne
 800aa46:	6059      	strne	r1, [r3, #4]
 800aa48:	6863      	ldr	r3, [r4, #4]
 800aa4a:	bf08      	it	eq
 800aa4c:	f8c8 1000 	streq.w	r1, [r8]
 800aa50:	5162      	str	r2, [r4, r5]
 800aa52:	604b      	str	r3, [r1, #4]
 800aa54:	4630      	mov	r0, r6
 800aa56:	f000 f82f 	bl	800aab8 <__malloc_unlock>
 800aa5a:	f104 000b 	add.w	r0, r4, #11
 800aa5e:	1d23      	adds	r3, r4, #4
 800aa60:	f020 0007 	bic.w	r0, r0, #7
 800aa64:	1ac2      	subs	r2, r0, r3
 800aa66:	bf1c      	itt	ne
 800aa68:	1a1b      	subne	r3, r3, r0
 800aa6a:	50a3      	strne	r3, [r4, r2]
 800aa6c:	e7af      	b.n	800a9ce <_malloc_r+0x22>
 800aa6e:	6862      	ldr	r2, [r4, #4]
 800aa70:	42a3      	cmp	r3, r4
 800aa72:	bf0c      	ite	eq
 800aa74:	f8c8 2000 	streq.w	r2, [r8]
 800aa78:	605a      	strne	r2, [r3, #4]
 800aa7a:	e7eb      	b.n	800aa54 <_malloc_r+0xa8>
 800aa7c:	4623      	mov	r3, r4
 800aa7e:	6864      	ldr	r4, [r4, #4]
 800aa80:	e7ae      	b.n	800a9e0 <_malloc_r+0x34>
 800aa82:	463c      	mov	r4, r7
 800aa84:	687f      	ldr	r7, [r7, #4]
 800aa86:	e7b6      	b.n	800a9f6 <_malloc_r+0x4a>
 800aa88:	461a      	mov	r2, r3
 800aa8a:	685b      	ldr	r3, [r3, #4]
 800aa8c:	42a3      	cmp	r3, r4
 800aa8e:	d1fb      	bne.n	800aa88 <_malloc_r+0xdc>
 800aa90:	2300      	movs	r3, #0
 800aa92:	6053      	str	r3, [r2, #4]
 800aa94:	e7de      	b.n	800aa54 <_malloc_r+0xa8>
 800aa96:	230c      	movs	r3, #12
 800aa98:	6033      	str	r3, [r6, #0]
 800aa9a:	4630      	mov	r0, r6
 800aa9c:	f000 f80c 	bl	800aab8 <__malloc_unlock>
 800aaa0:	e794      	b.n	800a9cc <_malloc_r+0x20>
 800aaa2:	6005      	str	r5, [r0, #0]
 800aaa4:	e7d6      	b.n	800aa54 <_malloc_r+0xa8>
 800aaa6:	bf00      	nop
 800aaa8:	20005444 	.word	0x20005444

0800aaac <__malloc_lock>:
 800aaac:	4801      	ldr	r0, [pc, #4]	@ (800aab4 <__malloc_lock+0x8>)
 800aaae:	f7ff bf01 	b.w	800a8b4 <__retarget_lock_acquire_recursive>
 800aab2:	bf00      	nop
 800aab4:	2000543c 	.word	0x2000543c

0800aab8 <__malloc_unlock>:
 800aab8:	4801      	ldr	r0, [pc, #4]	@ (800aac0 <__malloc_unlock+0x8>)
 800aaba:	f7ff befc 	b.w	800a8b6 <__retarget_lock_release_recursive>
 800aabe:	bf00      	nop
 800aac0:	2000543c 	.word	0x2000543c

0800aac4 <__ssputs_r>:
 800aac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aac8:	688e      	ldr	r6, [r1, #8]
 800aaca:	461f      	mov	r7, r3
 800aacc:	42be      	cmp	r6, r7
 800aace:	680b      	ldr	r3, [r1, #0]
 800aad0:	4682      	mov	sl, r0
 800aad2:	460c      	mov	r4, r1
 800aad4:	4690      	mov	r8, r2
 800aad6:	d82d      	bhi.n	800ab34 <__ssputs_r+0x70>
 800aad8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aadc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aae0:	d026      	beq.n	800ab30 <__ssputs_r+0x6c>
 800aae2:	6965      	ldr	r5, [r4, #20]
 800aae4:	6909      	ldr	r1, [r1, #16]
 800aae6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aaea:	eba3 0901 	sub.w	r9, r3, r1
 800aaee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aaf2:	1c7b      	adds	r3, r7, #1
 800aaf4:	444b      	add	r3, r9
 800aaf6:	106d      	asrs	r5, r5, #1
 800aaf8:	429d      	cmp	r5, r3
 800aafa:	bf38      	it	cc
 800aafc:	461d      	movcc	r5, r3
 800aafe:	0553      	lsls	r3, r2, #21
 800ab00:	d527      	bpl.n	800ab52 <__ssputs_r+0x8e>
 800ab02:	4629      	mov	r1, r5
 800ab04:	f7ff ff52 	bl	800a9ac <_malloc_r>
 800ab08:	4606      	mov	r6, r0
 800ab0a:	b360      	cbz	r0, 800ab66 <__ssputs_r+0xa2>
 800ab0c:	6921      	ldr	r1, [r4, #16]
 800ab0e:	464a      	mov	r2, r9
 800ab10:	f7ff fed2 	bl	800a8b8 <memcpy>
 800ab14:	89a3      	ldrh	r3, [r4, #12]
 800ab16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ab1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab1e:	81a3      	strh	r3, [r4, #12]
 800ab20:	6126      	str	r6, [r4, #16]
 800ab22:	6165      	str	r5, [r4, #20]
 800ab24:	444e      	add	r6, r9
 800ab26:	eba5 0509 	sub.w	r5, r5, r9
 800ab2a:	6026      	str	r6, [r4, #0]
 800ab2c:	60a5      	str	r5, [r4, #8]
 800ab2e:	463e      	mov	r6, r7
 800ab30:	42be      	cmp	r6, r7
 800ab32:	d900      	bls.n	800ab36 <__ssputs_r+0x72>
 800ab34:	463e      	mov	r6, r7
 800ab36:	6820      	ldr	r0, [r4, #0]
 800ab38:	4632      	mov	r2, r6
 800ab3a:	4641      	mov	r1, r8
 800ab3c:	f000 faa6 	bl	800b08c <memmove>
 800ab40:	68a3      	ldr	r3, [r4, #8]
 800ab42:	1b9b      	subs	r3, r3, r6
 800ab44:	60a3      	str	r3, [r4, #8]
 800ab46:	6823      	ldr	r3, [r4, #0]
 800ab48:	4433      	add	r3, r6
 800ab4a:	6023      	str	r3, [r4, #0]
 800ab4c:	2000      	movs	r0, #0
 800ab4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab52:	462a      	mov	r2, r5
 800ab54:	f000 fac4 	bl	800b0e0 <_realloc_r>
 800ab58:	4606      	mov	r6, r0
 800ab5a:	2800      	cmp	r0, #0
 800ab5c:	d1e0      	bne.n	800ab20 <__ssputs_r+0x5c>
 800ab5e:	6921      	ldr	r1, [r4, #16]
 800ab60:	4650      	mov	r0, sl
 800ab62:	f7ff feb7 	bl	800a8d4 <_free_r>
 800ab66:	230c      	movs	r3, #12
 800ab68:	f8ca 3000 	str.w	r3, [sl]
 800ab6c:	89a3      	ldrh	r3, [r4, #12]
 800ab6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab72:	81a3      	strh	r3, [r4, #12]
 800ab74:	f04f 30ff 	mov.w	r0, #4294967295
 800ab78:	e7e9      	b.n	800ab4e <__ssputs_r+0x8a>
	...

0800ab7c <_svfiprintf_r>:
 800ab7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab80:	4698      	mov	r8, r3
 800ab82:	898b      	ldrh	r3, [r1, #12]
 800ab84:	061b      	lsls	r3, r3, #24
 800ab86:	b09d      	sub	sp, #116	@ 0x74
 800ab88:	4607      	mov	r7, r0
 800ab8a:	460d      	mov	r5, r1
 800ab8c:	4614      	mov	r4, r2
 800ab8e:	d510      	bpl.n	800abb2 <_svfiprintf_r+0x36>
 800ab90:	690b      	ldr	r3, [r1, #16]
 800ab92:	b973      	cbnz	r3, 800abb2 <_svfiprintf_r+0x36>
 800ab94:	2140      	movs	r1, #64	@ 0x40
 800ab96:	f7ff ff09 	bl	800a9ac <_malloc_r>
 800ab9a:	6028      	str	r0, [r5, #0]
 800ab9c:	6128      	str	r0, [r5, #16]
 800ab9e:	b930      	cbnz	r0, 800abae <_svfiprintf_r+0x32>
 800aba0:	230c      	movs	r3, #12
 800aba2:	603b      	str	r3, [r7, #0]
 800aba4:	f04f 30ff 	mov.w	r0, #4294967295
 800aba8:	b01d      	add	sp, #116	@ 0x74
 800abaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abae:	2340      	movs	r3, #64	@ 0x40
 800abb0:	616b      	str	r3, [r5, #20]
 800abb2:	2300      	movs	r3, #0
 800abb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800abb6:	2320      	movs	r3, #32
 800abb8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800abbc:	f8cd 800c 	str.w	r8, [sp, #12]
 800abc0:	2330      	movs	r3, #48	@ 0x30
 800abc2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ad60 <_svfiprintf_r+0x1e4>
 800abc6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800abca:	f04f 0901 	mov.w	r9, #1
 800abce:	4623      	mov	r3, r4
 800abd0:	469a      	mov	sl, r3
 800abd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abd6:	b10a      	cbz	r2, 800abdc <_svfiprintf_r+0x60>
 800abd8:	2a25      	cmp	r2, #37	@ 0x25
 800abda:	d1f9      	bne.n	800abd0 <_svfiprintf_r+0x54>
 800abdc:	ebba 0b04 	subs.w	fp, sl, r4
 800abe0:	d00b      	beq.n	800abfa <_svfiprintf_r+0x7e>
 800abe2:	465b      	mov	r3, fp
 800abe4:	4622      	mov	r2, r4
 800abe6:	4629      	mov	r1, r5
 800abe8:	4638      	mov	r0, r7
 800abea:	f7ff ff6b 	bl	800aac4 <__ssputs_r>
 800abee:	3001      	adds	r0, #1
 800abf0:	f000 80a7 	beq.w	800ad42 <_svfiprintf_r+0x1c6>
 800abf4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abf6:	445a      	add	r2, fp
 800abf8:	9209      	str	r2, [sp, #36]	@ 0x24
 800abfa:	f89a 3000 	ldrb.w	r3, [sl]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	f000 809f 	beq.w	800ad42 <_svfiprintf_r+0x1c6>
 800ac04:	2300      	movs	r3, #0
 800ac06:	f04f 32ff 	mov.w	r2, #4294967295
 800ac0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac0e:	f10a 0a01 	add.w	sl, sl, #1
 800ac12:	9304      	str	r3, [sp, #16]
 800ac14:	9307      	str	r3, [sp, #28]
 800ac16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ac1a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac1c:	4654      	mov	r4, sl
 800ac1e:	2205      	movs	r2, #5
 800ac20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac24:	484e      	ldr	r0, [pc, #312]	@ (800ad60 <_svfiprintf_r+0x1e4>)
 800ac26:	f7f5 fad3 	bl	80001d0 <memchr>
 800ac2a:	9a04      	ldr	r2, [sp, #16]
 800ac2c:	b9d8      	cbnz	r0, 800ac66 <_svfiprintf_r+0xea>
 800ac2e:	06d0      	lsls	r0, r2, #27
 800ac30:	bf44      	itt	mi
 800ac32:	2320      	movmi	r3, #32
 800ac34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac38:	0711      	lsls	r1, r2, #28
 800ac3a:	bf44      	itt	mi
 800ac3c:	232b      	movmi	r3, #43	@ 0x2b
 800ac3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac42:	f89a 3000 	ldrb.w	r3, [sl]
 800ac46:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac48:	d015      	beq.n	800ac76 <_svfiprintf_r+0xfa>
 800ac4a:	9a07      	ldr	r2, [sp, #28]
 800ac4c:	4654      	mov	r4, sl
 800ac4e:	2000      	movs	r0, #0
 800ac50:	f04f 0c0a 	mov.w	ip, #10
 800ac54:	4621      	mov	r1, r4
 800ac56:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac5a:	3b30      	subs	r3, #48	@ 0x30
 800ac5c:	2b09      	cmp	r3, #9
 800ac5e:	d94b      	bls.n	800acf8 <_svfiprintf_r+0x17c>
 800ac60:	b1b0      	cbz	r0, 800ac90 <_svfiprintf_r+0x114>
 800ac62:	9207      	str	r2, [sp, #28]
 800ac64:	e014      	b.n	800ac90 <_svfiprintf_r+0x114>
 800ac66:	eba0 0308 	sub.w	r3, r0, r8
 800ac6a:	fa09 f303 	lsl.w	r3, r9, r3
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	9304      	str	r3, [sp, #16]
 800ac72:	46a2      	mov	sl, r4
 800ac74:	e7d2      	b.n	800ac1c <_svfiprintf_r+0xa0>
 800ac76:	9b03      	ldr	r3, [sp, #12]
 800ac78:	1d19      	adds	r1, r3, #4
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	9103      	str	r1, [sp, #12]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	bfbb      	ittet	lt
 800ac82:	425b      	neglt	r3, r3
 800ac84:	f042 0202 	orrlt.w	r2, r2, #2
 800ac88:	9307      	strge	r3, [sp, #28]
 800ac8a:	9307      	strlt	r3, [sp, #28]
 800ac8c:	bfb8      	it	lt
 800ac8e:	9204      	strlt	r2, [sp, #16]
 800ac90:	7823      	ldrb	r3, [r4, #0]
 800ac92:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac94:	d10a      	bne.n	800acac <_svfiprintf_r+0x130>
 800ac96:	7863      	ldrb	r3, [r4, #1]
 800ac98:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac9a:	d132      	bne.n	800ad02 <_svfiprintf_r+0x186>
 800ac9c:	9b03      	ldr	r3, [sp, #12]
 800ac9e:	1d1a      	adds	r2, r3, #4
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	9203      	str	r2, [sp, #12]
 800aca4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aca8:	3402      	adds	r4, #2
 800acaa:	9305      	str	r3, [sp, #20]
 800acac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ad70 <_svfiprintf_r+0x1f4>
 800acb0:	7821      	ldrb	r1, [r4, #0]
 800acb2:	2203      	movs	r2, #3
 800acb4:	4650      	mov	r0, sl
 800acb6:	f7f5 fa8b 	bl	80001d0 <memchr>
 800acba:	b138      	cbz	r0, 800accc <_svfiprintf_r+0x150>
 800acbc:	9b04      	ldr	r3, [sp, #16]
 800acbe:	eba0 000a 	sub.w	r0, r0, sl
 800acc2:	2240      	movs	r2, #64	@ 0x40
 800acc4:	4082      	lsls	r2, r0
 800acc6:	4313      	orrs	r3, r2
 800acc8:	3401      	adds	r4, #1
 800acca:	9304      	str	r3, [sp, #16]
 800accc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acd0:	4824      	ldr	r0, [pc, #144]	@ (800ad64 <_svfiprintf_r+0x1e8>)
 800acd2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800acd6:	2206      	movs	r2, #6
 800acd8:	f7f5 fa7a 	bl	80001d0 <memchr>
 800acdc:	2800      	cmp	r0, #0
 800acde:	d036      	beq.n	800ad4e <_svfiprintf_r+0x1d2>
 800ace0:	4b21      	ldr	r3, [pc, #132]	@ (800ad68 <_svfiprintf_r+0x1ec>)
 800ace2:	bb1b      	cbnz	r3, 800ad2c <_svfiprintf_r+0x1b0>
 800ace4:	9b03      	ldr	r3, [sp, #12]
 800ace6:	3307      	adds	r3, #7
 800ace8:	f023 0307 	bic.w	r3, r3, #7
 800acec:	3308      	adds	r3, #8
 800acee:	9303      	str	r3, [sp, #12]
 800acf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acf2:	4433      	add	r3, r6
 800acf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800acf6:	e76a      	b.n	800abce <_svfiprintf_r+0x52>
 800acf8:	fb0c 3202 	mla	r2, ip, r2, r3
 800acfc:	460c      	mov	r4, r1
 800acfe:	2001      	movs	r0, #1
 800ad00:	e7a8      	b.n	800ac54 <_svfiprintf_r+0xd8>
 800ad02:	2300      	movs	r3, #0
 800ad04:	3401      	adds	r4, #1
 800ad06:	9305      	str	r3, [sp, #20]
 800ad08:	4619      	mov	r1, r3
 800ad0a:	f04f 0c0a 	mov.w	ip, #10
 800ad0e:	4620      	mov	r0, r4
 800ad10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad14:	3a30      	subs	r2, #48	@ 0x30
 800ad16:	2a09      	cmp	r2, #9
 800ad18:	d903      	bls.n	800ad22 <_svfiprintf_r+0x1a6>
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d0c6      	beq.n	800acac <_svfiprintf_r+0x130>
 800ad1e:	9105      	str	r1, [sp, #20]
 800ad20:	e7c4      	b.n	800acac <_svfiprintf_r+0x130>
 800ad22:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad26:	4604      	mov	r4, r0
 800ad28:	2301      	movs	r3, #1
 800ad2a:	e7f0      	b.n	800ad0e <_svfiprintf_r+0x192>
 800ad2c:	ab03      	add	r3, sp, #12
 800ad2e:	9300      	str	r3, [sp, #0]
 800ad30:	462a      	mov	r2, r5
 800ad32:	4b0e      	ldr	r3, [pc, #56]	@ (800ad6c <_svfiprintf_r+0x1f0>)
 800ad34:	a904      	add	r1, sp, #16
 800ad36:	4638      	mov	r0, r7
 800ad38:	f3af 8000 	nop.w
 800ad3c:	1c42      	adds	r2, r0, #1
 800ad3e:	4606      	mov	r6, r0
 800ad40:	d1d6      	bne.n	800acf0 <_svfiprintf_r+0x174>
 800ad42:	89ab      	ldrh	r3, [r5, #12]
 800ad44:	065b      	lsls	r3, r3, #25
 800ad46:	f53f af2d 	bmi.w	800aba4 <_svfiprintf_r+0x28>
 800ad4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad4c:	e72c      	b.n	800aba8 <_svfiprintf_r+0x2c>
 800ad4e:	ab03      	add	r3, sp, #12
 800ad50:	9300      	str	r3, [sp, #0]
 800ad52:	462a      	mov	r2, r5
 800ad54:	4b05      	ldr	r3, [pc, #20]	@ (800ad6c <_svfiprintf_r+0x1f0>)
 800ad56:	a904      	add	r1, sp, #16
 800ad58:	4638      	mov	r0, r7
 800ad5a:	f000 f879 	bl	800ae50 <_printf_i>
 800ad5e:	e7ed      	b.n	800ad3c <_svfiprintf_r+0x1c0>
 800ad60:	0800c8f8 	.word	0x0800c8f8
 800ad64:	0800c902 	.word	0x0800c902
 800ad68:	00000000 	.word	0x00000000
 800ad6c:	0800aac5 	.word	0x0800aac5
 800ad70:	0800c8fe 	.word	0x0800c8fe

0800ad74 <_printf_common>:
 800ad74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad78:	4616      	mov	r6, r2
 800ad7a:	4698      	mov	r8, r3
 800ad7c:	688a      	ldr	r2, [r1, #8]
 800ad7e:	690b      	ldr	r3, [r1, #16]
 800ad80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ad84:	4293      	cmp	r3, r2
 800ad86:	bfb8      	it	lt
 800ad88:	4613      	movlt	r3, r2
 800ad8a:	6033      	str	r3, [r6, #0]
 800ad8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ad90:	4607      	mov	r7, r0
 800ad92:	460c      	mov	r4, r1
 800ad94:	b10a      	cbz	r2, 800ad9a <_printf_common+0x26>
 800ad96:	3301      	adds	r3, #1
 800ad98:	6033      	str	r3, [r6, #0]
 800ad9a:	6823      	ldr	r3, [r4, #0]
 800ad9c:	0699      	lsls	r1, r3, #26
 800ad9e:	bf42      	ittt	mi
 800ada0:	6833      	ldrmi	r3, [r6, #0]
 800ada2:	3302      	addmi	r3, #2
 800ada4:	6033      	strmi	r3, [r6, #0]
 800ada6:	6825      	ldr	r5, [r4, #0]
 800ada8:	f015 0506 	ands.w	r5, r5, #6
 800adac:	d106      	bne.n	800adbc <_printf_common+0x48>
 800adae:	f104 0a19 	add.w	sl, r4, #25
 800adb2:	68e3      	ldr	r3, [r4, #12]
 800adb4:	6832      	ldr	r2, [r6, #0]
 800adb6:	1a9b      	subs	r3, r3, r2
 800adb8:	42ab      	cmp	r3, r5
 800adba:	dc26      	bgt.n	800ae0a <_printf_common+0x96>
 800adbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800adc0:	6822      	ldr	r2, [r4, #0]
 800adc2:	3b00      	subs	r3, #0
 800adc4:	bf18      	it	ne
 800adc6:	2301      	movne	r3, #1
 800adc8:	0692      	lsls	r2, r2, #26
 800adca:	d42b      	bmi.n	800ae24 <_printf_common+0xb0>
 800adcc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800add0:	4641      	mov	r1, r8
 800add2:	4638      	mov	r0, r7
 800add4:	47c8      	blx	r9
 800add6:	3001      	adds	r0, #1
 800add8:	d01e      	beq.n	800ae18 <_printf_common+0xa4>
 800adda:	6823      	ldr	r3, [r4, #0]
 800addc:	6922      	ldr	r2, [r4, #16]
 800adde:	f003 0306 	and.w	r3, r3, #6
 800ade2:	2b04      	cmp	r3, #4
 800ade4:	bf02      	ittt	eq
 800ade6:	68e5      	ldreq	r5, [r4, #12]
 800ade8:	6833      	ldreq	r3, [r6, #0]
 800adea:	1aed      	subeq	r5, r5, r3
 800adec:	68a3      	ldr	r3, [r4, #8]
 800adee:	bf0c      	ite	eq
 800adf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800adf4:	2500      	movne	r5, #0
 800adf6:	4293      	cmp	r3, r2
 800adf8:	bfc4      	itt	gt
 800adfa:	1a9b      	subgt	r3, r3, r2
 800adfc:	18ed      	addgt	r5, r5, r3
 800adfe:	2600      	movs	r6, #0
 800ae00:	341a      	adds	r4, #26
 800ae02:	42b5      	cmp	r5, r6
 800ae04:	d11a      	bne.n	800ae3c <_printf_common+0xc8>
 800ae06:	2000      	movs	r0, #0
 800ae08:	e008      	b.n	800ae1c <_printf_common+0xa8>
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	4652      	mov	r2, sl
 800ae0e:	4641      	mov	r1, r8
 800ae10:	4638      	mov	r0, r7
 800ae12:	47c8      	blx	r9
 800ae14:	3001      	adds	r0, #1
 800ae16:	d103      	bne.n	800ae20 <_printf_common+0xac>
 800ae18:	f04f 30ff 	mov.w	r0, #4294967295
 800ae1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae20:	3501      	adds	r5, #1
 800ae22:	e7c6      	b.n	800adb2 <_printf_common+0x3e>
 800ae24:	18e1      	adds	r1, r4, r3
 800ae26:	1c5a      	adds	r2, r3, #1
 800ae28:	2030      	movs	r0, #48	@ 0x30
 800ae2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ae2e:	4422      	add	r2, r4
 800ae30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ae34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ae38:	3302      	adds	r3, #2
 800ae3a:	e7c7      	b.n	800adcc <_printf_common+0x58>
 800ae3c:	2301      	movs	r3, #1
 800ae3e:	4622      	mov	r2, r4
 800ae40:	4641      	mov	r1, r8
 800ae42:	4638      	mov	r0, r7
 800ae44:	47c8      	blx	r9
 800ae46:	3001      	adds	r0, #1
 800ae48:	d0e6      	beq.n	800ae18 <_printf_common+0xa4>
 800ae4a:	3601      	adds	r6, #1
 800ae4c:	e7d9      	b.n	800ae02 <_printf_common+0x8e>
	...

0800ae50 <_printf_i>:
 800ae50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae54:	7e0f      	ldrb	r7, [r1, #24]
 800ae56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ae58:	2f78      	cmp	r7, #120	@ 0x78
 800ae5a:	4691      	mov	r9, r2
 800ae5c:	4680      	mov	r8, r0
 800ae5e:	460c      	mov	r4, r1
 800ae60:	469a      	mov	sl, r3
 800ae62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ae66:	d807      	bhi.n	800ae78 <_printf_i+0x28>
 800ae68:	2f62      	cmp	r7, #98	@ 0x62
 800ae6a:	d80a      	bhi.n	800ae82 <_printf_i+0x32>
 800ae6c:	2f00      	cmp	r7, #0
 800ae6e:	f000 80d1 	beq.w	800b014 <_printf_i+0x1c4>
 800ae72:	2f58      	cmp	r7, #88	@ 0x58
 800ae74:	f000 80b8 	beq.w	800afe8 <_printf_i+0x198>
 800ae78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ae80:	e03a      	b.n	800aef8 <_printf_i+0xa8>
 800ae82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ae86:	2b15      	cmp	r3, #21
 800ae88:	d8f6      	bhi.n	800ae78 <_printf_i+0x28>
 800ae8a:	a101      	add	r1, pc, #4	@ (adr r1, 800ae90 <_printf_i+0x40>)
 800ae8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae90:	0800aee9 	.word	0x0800aee9
 800ae94:	0800aefd 	.word	0x0800aefd
 800ae98:	0800ae79 	.word	0x0800ae79
 800ae9c:	0800ae79 	.word	0x0800ae79
 800aea0:	0800ae79 	.word	0x0800ae79
 800aea4:	0800ae79 	.word	0x0800ae79
 800aea8:	0800aefd 	.word	0x0800aefd
 800aeac:	0800ae79 	.word	0x0800ae79
 800aeb0:	0800ae79 	.word	0x0800ae79
 800aeb4:	0800ae79 	.word	0x0800ae79
 800aeb8:	0800ae79 	.word	0x0800ae79
 800aebc:	0800affb 	.word	0x0800affb
 800aec0:	0800af27 	.word	0x0800af27
 800aec4:	0800afb5 	.word	0x0800afb5
 800aec8:	0800ae79 	.word	0x0800ae79
 800aecc:	0800ae79 	.word	0x0800ae79
 800aed0:	0800b01d 	.word	0x0800b01d
 800aed4:	0800ae79 	.word	0x0800ae79
 800aed8:	0800af27 	.word	0x0800af27
 800aedc:	0800ae79 	.word	0x0800ae79
 800aee0:	0800ae79 	.word	0x0800ae79
 800aee4:	0800afbd 	.word	0x0800afbd
 800aee8:	6833      	ldr	r3, [r6, #0]
 800aeea:	1d1a      	adds	r2, r3, #4
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	6032      	str	r2, [r6, #0]
 800aef0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aef4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aef8:	2301      	movs	r3, #1
 800aefa:	e09c      	b.n	800b036 <_printf_i+0x1e6>
 800aefc:	6833      	ldr	r3, [r6, #0]
 800aefe:	6820      	ldr	r0, [r4, #0]
 800af00:	1d19      	adds	r1, r3, #4
 800af02:	6031      	str	r1, [r6, #0]
 800af04:	0606      	lsls	r6, r0, #24
 800af06:	d501      	bpl.n	800af0c <_printf_i+0xbc>
 800af08:	681d      	ldr	r5, [r3, #0]
 800af0a:	e003      	b.n	800af14 <_printf_i+0xc4>
 800af0c:	0645      	lsls	r5, r0, #25
 800af0e:	d5fb      	bpl.n	800af08 <_printf_i+0xb8>
 800af10:	f9b3 5000 	ldrsh.w	r5, [r3]
 800af14:	2d00      	cmp	r5, #0
 800af16:	da03      	bge.n	800af20 <_printf_i+0xd0>
 800af18:	232d      	movs	r3, #45	@ 0x2d
 800af1a:	426d      	negs	r5, r5
 800af1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af20:	4858      	ldr	r0, [pc, #352]	@ (800b084 <_printf_i+0x234>)
 800af22:	230a      	movs	r3, #10
 800af24:	e011      	b.n	800af4a <_printf_i+0xfa>
 800af26:	6821      	ldr	r1, [r4, #0]
 800af28:	6833      	ldr	r3, [r6, #0]
 800af2a:	0608      	lsls	r0, r1, #24
 800af2c:	f853 5b04 	ldr.w	r5, [r3], #4
 800af30:	d402      	bmi.n	800af38 <_printf_i+0xe8>
 800af32:	0649      	lsls	r1, r1, #25
 800af34:	bf48      	it	mi
 800af36:	b2ad      	uxthmi	r5, r5
 800af38:	2f6f      	cmp	r7, #111	@ 0x6f
 800af3a:	4852      	ldr	r0, [pc, #328]	@ (800b084 <_printf_i+0x234>)
 800af3c:	6033      	str	r3, [r6, #0]
 800af3e:	bf14      	ite	ne
 800af40:	230a      	movne	r3, #10
 800af42:	2308      	moveq	r3, #8
 800af44:	2100      	movs	r1, #0
 800af46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800af4a:	6866      	ldr	r6, [r4, #4]
 800af4c:	60a6      	str	r6, [r4, #8]
 800af4e:	2e00      	cmp	r6, #0
 800af50:	db05      	blt.n	800af5e <_printf_i+0x10e>
 800af52:	6821      	ldr	r1, [r4, #0]
 800af54:	432e      	orrs	r6, r5
 800af56:	f021 0104 	bic.w	r1, r1, #4
 800af5a:	6021      	str	r1, [r4, #0]
 800af5c:	d04b      	beq.n	800aff6 <_printf_i+0x1a6>
 800af5e:	4616      	mov	r6, r2
 800af60:	fbb5 f1f3 	udiv	r1, r5, r3
 800af64:	fb03 5711 	mls	r7, r3, r1, r5
 800af68:	5dc7      	ldrb	r7, [r0, r7]
 800af6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800af6e:	462f      	mov	r7, r5
 800af70:	42bb      	cmp	r3, r7
 800af72:	460d      	mov	r5, r1
 800af74:	d9f4      	bls.n	800af60 <_printf_i+0x110>
 800af76:	2b08      	cmp	r3, #8
 800af78:	d10b      	bne.n	800af92 <_printf_i+0x142>
 800af7a:	6823      	ldr	r3, [r4, #0]
 800af7c:	07df      	lsls	r7, r3, #31
 800af7e:	d508      	bpl.n	800af92 <_printf_i+0x142>
 800af80:	6923      	ldr	r3, [r4, #16]
 800af82:	6861      	ldr	r1, [r4, #4]
 800af84:	4299      	cmp	r1, r3
 800af86:	bfde      	ittt	le
 800af88:	2330      	movle	r3, #48	@ 0x30
 800af8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800af8e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800af92:	1b92      	subs	r2, r2, r6
 800af94:	6122      	str	r2, [r4, #16]
 800af96:	f8cd a000 	str.w	sl, [sp]
 800af9a:	464b      	mov	r3, r9
 800af9c:	aa03      	add	r2, sp, #12
 800af9e:	4621      	mov	r1, r4
 800afa0:	4640      	mov	r0, r8
 800afa2:	f7ff fee7 	bl	800ad74 <_printf_common>
 800afa6:	3001      	adds	r0, #1
 800afa8:	d14a      	bne.n	800b040 <_printf_i+0x1f0>
 800afaa:	f04f 30ff 	mov.w	r0, #4294967295
 800afae:	b004      	add	sp, #16
 800afb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afb4:	6823      	ldr	r3, [r4, #0]
 800afb6:	f043 0320 	orr.w	r3, r3, #32
 800afba:	6023      	str	r3, [r4, #0]
 800afbc:	4832      	ldr	r0, [pc, #200]	@ (800b088 <_printf_i+0x238>)
 800afbe:	2778      	movs	r7, #120	@ 0x78
 800afc0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800afc4:	6823      	ldr	r3, [r4, #0]
 800afc6:	6831      	ldr	r1, [r6, #0]
 800afc8:	061f      	lsls	r7, r3, #24
 800afca:	f851 5b04 	ldr.w	r5, [r1], #4
 800afce:	d402      	bmi.n	800afd6 <_printf_i+0x186>
 800afd0:	065f      	lsls	r7, r3, #25
 800afd2:	bf48      	it	mi
 800afd4:	b2ad      	uxthmi	r5, r5
 800afd6:	6031      	str	r1, [r6, #0]
 800afd8:	07d9      	lsls	r1, r3, #31
 800afda:	bf44      	itt	mi
 800afdc:	f043 0320 	orrmi.w	r3, r3, #32
 800afe0:	6023      	strmi	r3, [r4, #0]
 800afe2:	b11d      	cbz	r5, 800afec <_printf_i+0x19c>
 800afe4:	2310      	movs	r3, #16
 800afe6:	e7ad      	b.n	800af44 <_printf_i+0xf4>
 800afe8:	4826      	ldr	r0, [pc, #152]	@ (800b084 <_printf_i+0x234>)
 800afea:	e7e9      	b.n	800afc0 <_printf_i+0x170>
 800afec:	6823      	ldr	r3, [r4, #0]
 800afee:	f023 0320 	bic.w	r3, r3, #32
 800aff2:	6023      	str	r3, [r4, #0]
 800aff4:	e7f6      	b.n	800afe4 <_printf_i+0x194>
 800aff6:	4616      	mov	r6, r2
 800aff8:	e7bd      	b.n	800af76 <_printf_i+0x126>
 800affa:	6833      	ldr	r3, [r6, #0]
 800affc:	6825      	ldr	r5, [r4, #0]
 800affe:	6961      	ldr	r1, [r4, #20]
 800b000:	1d18      	adds	r0, r3, #4
 800b002:	6030      	str	r0, [r6, #0]
 800b004:	062e      	lsls	r6, r5, #24
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	d501      	bpl.n	800b00e <_printf_i+0x1be>
 800b00a:	6019      	str	r1, [r3, #0]
 800b00c:	e002      	b.n	800b014 <_printf_i+0x1c4>
 800b00e:	0668      	lsls	r0, r5, #25
 800b010:	d5fb      	bpl.n	800b00a <_printf_i+0x1ba>
 800b012:	8019      	strh	r1, [r3, #0]
 800b014:	2300      	movs	r3, #0
 800b016:	6123      	str	r3, [r4, #16]
 800b018:	4616      	mov	r6, r2
 800b01a:	e7bc      	b.n	800af96 <_printf_i+0x146>
 800b01c:	6833      	ldr	r3, [r6, #0]
 800b01e:	1d1a      	adds	r2, r3, #4
 800b020:	6032      	str	r2, [r6, #0]
 800b022:	681e      	ldr	r6, [r3, #0]
 800b024:	6862      	ldr	r2, [r4, #4]
 800b026:	2100      	movs	r1, #0
 800b028:	4630      	mov	r0, r6
 800b02a:	f7f5 f8d1 	bl	80001d0 <memchr>
 800b02e:	b108      	cbz	r0, 800b034 <_printf_i+0x1e4>
 800b030:	1b80      	subs	r0, r0, r6
 800b032:	6060      	str	r0, [r4, #4]
 800b034:	6863      	ldr	r3, [r4, #4]
 800b036:	6123      	str	r3, [r4, #16]
 800b038:	2300      	movs	r3, #0
 800b03a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b03e:	e7aa      	b.n	800af96 <_printf_i+0x146>
 800b040:	6923      	ldr	r3, [r4, #16]
 800b042:	4632      	mov	r2, r6
 800b044:	4649      	mov	r1, r9
 800b046:	4640      	mov	r0, r8
 800b048:	47d0      	blx	sl
 800b04a:	3001      	adds	r0, #1
 800b04c:	d0ad      	beq.n	800afaa <_printf_i+0x15a>
 800b04e:	6823      	ldr	r3, [r4, #0]
 800b050:	079b      	lsls	r3, r3, #30
 800b052:	d413      	bmi.n	800b07c <_printf_i+0x22c>
 800b054:	68e0      	ldr	r0, [r4, #12]
 800b056:	9b03      	ldr	r3, [sp, #12]
 800b058:	4298      	cmp	r0, r3
 800b05a:	bfb8      	it	lt
 800b05c:	4618      	movlt	r0, r3
 800b05e:	e7a6      	b.n	800afae <_printf_i+0x15e>
 800b060:	2301      	movs	r3, #1
 800b062:	4632      	mov	r2, r6
 800b064:	4649      	mov	r1, r9
 800b066:	4640      	mov	r0, r8
 800b068:	47d0      	blx	sl
 800b06a:	3001      	adds	r0, #1
 800b06c:	d09d      	beq.n	800afaa <_printf_i+0x15a>
 800b06e:	3501      	adds	r5, #1
 800b070:	68e3      	ldr	r3, [r4, #12]
 800b072:	9903      	ldr	r1, [sp, #12]
 800b074:	1a5b      	subs	r3, r3, r1
 800b076:	42ab      	cmp	r3, r5
 800b078:	dcf2      	bgt.n	800b060 <_printf_i+0x210>
 800b07a:	e7eb      	b.n	800b054 <_printf_i+0x204>
 800b07c:	2500      	movs	r5, #0
 800b07e:	f104 0619 	add.w	r6, r4, #25
 800b082:	e7f5      	b.n	800b070 <_printf_i+0x220>
 800b084:	0800c909 	.word	0x0800c909
 800b088:	0800c91a 	.word	0x0800c91a

0800b08c <memmove>:
 800b08c:	4288      	cmp	r0, r1
 800b08e:	b510      	push	{r4, lr}
 800b090:	eb01 0402 	add.w	r4, r1, r2
 800b094:	d902      	bls.n	800b09c <memmove+0x10>
 800b096:	4284      	cmp	r4, r0
 800b098:	4623      	mov	r3, r4
 800b09a:	d807      	bhi.n	800b0ac <memmove+0x20>
 800b09c:	1e43      	subs	r3, r0, #1
 800b09e:	42a1      	cmp	r1, r4
 800b0a0:	d008      	beq.n	800b0b4 <memmove+0x28>
 800b0a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b0a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b0aa:	e7f8      	b.n	800b09e <memmove+0x12>
 800b0ac:	4402      	add	r2, r0
 800b0ae:	4601      	mov	r1, r0
 800b0b0:	428a      	cmp	r2, r1
 800b0b2:	d100      	bne.n	800b0b6 <memmove+0x2a>
 800b0b4:	bd10      	pop	{r4, pc}
 800b0b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b0ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b0be:	e7f7      	b.n	800b0b0 <memmove+0x24>

0800b0c0 <_sbrk_r>:
 800b0c0:	b538      	push	{r3, r4, r5, lr}
 800b0c2:	4d06      	ldr	r5, [pc, #24]	@ (800b0dc <_sbrk_r+0x1c>)
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	4604      	mov	r4, r0
 800b0c8:	4608      	mov	r0, r1
 800b0ca:	602b      	str	r3, [r5, #0]
 800b0cc:	f7f6 fe52 	bl	8001d74 <_sbrk>
 800b0d0:	1c43      	adds	r3, r0, #1
 800b0d2:	d102      	bne.n	800b0da <_sbrk_r+0x1a>
 800b0d4:	682b      	ldr	r3, [r5, #0]
 800b0d6:	b103      	cbz	r3, 800b0da <_sbrk_r+0x1a>
 800b0d8:	6023      	str	r3, [r4, #0]
 800b0da:	bd38      	pop	{r3, r4, r5, pc}
 800b0dc:	20005438 	.word	0x20005438

0800b0e0 <_realloc_r>:
 800b0e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0e4:	4607      	mov	r7, r0
 800b0e6:	4614      	mov	r4, r2
 800b0e8:	460d      	mov	r5, r1
 800b0ea:	b921      	cbnz	r1, 800b0f6 <_realloc_r+0x16>
 800b0ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0f0:	4611      	mov	r1, r2
 800b0f2:	f7ff bc5b 	b.w	800a9ac <_malloc_r>
 800b0f6:	b92a      	cbnz	r2, 800b104 <_realloc_r+0x24>
 800b0f8:	f7ff fbec 	bl	800a8d4 <_free_r>
 800b0fc:	4625      	mov	r5, r4
 800b0fe:	4628      	mov	r0, r5
 800b100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b104:	f000 f81a 	bl	800b13c <_malloc_usable_size_r>
 800b108:	4284      	cmp	r4, r0
 800b10a:	4606      	mov	r6, r0
 800b10c:	d802      	bhi.n	800b114 <_realloc_r+0x34>
 800b10e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b112:	d8f4      	bhi.n	800b0fe <_realloc_r+0x1e>
 800b114:	4621      	mov	r1, r4
 800b116:	4638      	mov	r0, r7
 800b118:	f7ff fc48 	bl	800a9ac <_malloc_r>
 800b11c:	4680      	mov	r8, r0
 800b11e:	b908      	cbnz	r0, 800b124 <_realloc_r+0x44>
 800b120:	4645      	mov	r5, r8
 800b122:	e7ec      	b.n	800b0fe <_realloc_r+0x1e>
 800b124:	42b4      	cmp	r4, r6
 800b126:	4622      	mov	r2, r4
 800b128:	4629      	mov	r1, r5
 800b12a:	bf28      	it	cs
 800b12c:	4632      	movcs	r2, r6
 800b12e:	f7ff fbc3 	bl	800a8b8 <memcpy>
 800b132:	4629      	mov	r1, r5
 800b134:	4638      	mov	r0, r7
 800b136:	f7ff fbcd 	bl	800a8d4 <_free_r>
 800b13a:	e7f1      	b.n	800b120 <_realloc_r+0x40>

0800b13c <_malloc_usable_size_r>:
 800b13c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b140:	1f18      	subs	r0, r3, #4
 800b142:	2b00      	cmp	r3, #0
 800b144:	bfbc      	itt	lt
 800b146:	580b      	ldrlt	r3, [r1, r0]
 800b148:	18c0      	addlt	r0, r0, r3
 800b14a:	4770      	bx	lr

0800b14c <_init>:
 800b14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b14e:	bf00      	nop
 800b150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b152:	bc08      	pop	{r3}
 800b154:	469e      	mov	lr, r3
 800b156:	4770      	bx	lr

0800b158 <_fini>:
 800b158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b15a:	bf00      	nop
 800b15c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b15e:	bc08      	pop	{r3}
 800b160:	469e      	mov	lr, r3
 800b162:	4770      	bx	lr
