Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Mon Jan 11 19:43:15 2021
| Host         : LAPTOP-J5R9FCMI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (468)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: ss/beta_clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (468)
--------------------------------------------------
 There are 468 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.438        0.000                      0                  534        0.144        0.000                      0                  534        4.500        0.000                       0                   311  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.438        0.000                      0                  534        0.144        0.000                      0                  534        4.500        0.000                       0                   311  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 cdc/p2_pokemon_speed_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 1.897ns (28.885%)  route 4.670ns (71.115%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.567     5.088    cdc/CLK
    SLICE_X54Y37         FDRE                                         r  cdc/p2_pokemon_speed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  cdc/p2_pokemon_speed_reg[7]/Q
                         net (fo=2, routed)           0.992     6.558    cdc/p2_pokemon_speed[7]
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.296     6.854 r  cdc/FSM_sequential_cur_fight_state[2]_i_16/O
                         net (fo=1, routed)           0.000     6.854    cdc/FSM_sequential_cur_fight_state[2]_i_16_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.255 r  cdc/FSM_sequential_cur_fight_state_reg[2]_i_5/CO[3]
                         net (fo=11, routed)          1.661     8.916    fdc/FSM_sequential_cur_fight_state_reg[1]_1[0]
    SLICE_X46Y41         LUT5 (Prop_lut5_I1_O)        0.146     9.062 f  fdc/cur_option_state[2]_i_10/O
                         net (fo=1, routed)           0.709     9.772    fdc/state_last/cur_option_state[2]_i_3_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I1_O)        0.328    10.100 r  fdc/state_last/cur_option_state[2]_i_6/O
                         net (fo=1, routed)           0.590    10.690    fdc/state_last/cur_option_state[2]_i_6_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.814 r  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.718    11.532    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.656 r  fdc/state_last/cur_option_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.656    fdc/state_last_n_4
    SLICE_X50Y42         FDSE                                         r  fdc/cur_option_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.451    14.792    fdc/CLK
    SLICE_X50Y42         FDSE                                         r  fdc/cur_option_state_reg[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y42         FDSE (Setup_fdse_C_D)        0.077    15.094    fdc/cur_option_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 cdc/p2_pokemon_speed_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 1.897ns (28.899%)  route 4.667ns (71.101%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.567     5.088    cdc/CLK
    SLICE_X54Y37         FDRE                                         r  cdc/p2_pokemon_speed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  cdc/p2_pokemon_speed_reg[7]/Q
                         net (fo=2, routed)           0.992     6.558    cdc/p2_pokemon_speed[7]
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.296     6.854 r  cdc/FSM_sequential_cur_fight_state[2]_i_16/O
                         net (fo=1, routed)           0.000     6.854    cdc/FSM_sequential_cur_fight_state[2]_i_16_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.255 r  cdc/FSM_sequential_cur_fight_state_reg[2]_i_5/CO[3]
                         net (fo=11, routed)          1.661     8.916    fdc/FSM_sequential_cur_fight_state_reg[1]_1[0]
    SLICE_X46Y41         LUT5 (Prop_lut5_I1_O)        0.146     9.062 f  fdc/cur_option_state[2]_i_10/O
                         net (fo=1, routed)           0.709     9.772    fdc/state_last/cur_option_state[2]_i_3_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I1_O)        0.328    10.100 r  fdc/state_last/cur_option_state[2]_i_6/O
                         net (fo=1, routed)           0.590    10.690    fdc/state_last/cur_option_state[2]_i_6_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.814 f  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.715    11.529    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X50Y42         LUT5 (Prop_lut5_I1_O)        0.124    11.653 r  fdc/state_last/cur_option_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.653    fdc/state_last_n_2
    SLICE_X50Y42         FDRE                                         r  fdc/cur_option_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.451    14.792    fdc/CLK
    SLICE_X50Y42         FDRE                                         r  fdc/cur_option_state_reg[2]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y42         FDRE (Setup_fdre_C_D)        0.081    15.098    fdc/cur_option_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 cdc/p2_pokemon_speed_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 1.897ns (29.571%)  route 4.518ns (70.429%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.567     5.088    cdc/CLK
    SLICE_X54Y37         FDRE                                         r  cdc/p2_pokemon_speed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  cdc/p2_pokemon_speed_reg[7]/Q
                         net (fo=2, routed)           0.992     6.558    cdc/p2_pokemon_speed[7]
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.296     6.854 r  cdc/FSM_sequential_cur_fight_state[2]_i_16/O
                         net (fo=1, routed)           0.000     6.854    cdc/FSM_sequential_cur_fight_state[2]_i_16_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.255 r  cdc/FSM_sequential_cur_fight_state_reg[2]_i_5/CO[3]
                         net (fo=11, routed)          1.661     8.916    fdc/FSM_sequential_cur_fight_state_reg[1]_1[0]
    SLICE_X46Y41         LUT5 (Prop_lut5_I1_O)        0.146     9.062 f  fdc/cur_option_state[2]_i_10/O
                         net (fo=1, routed)           0.709     9.772    fdc/state_last/cur_option_state[2]_i_3_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I1_O)        0.328    10.100 r  fdc/state_last/cur_option_state[2]_i_6/O
                         net (fo=1, routed)           0.590    10.690    fdc/state_last/cur_option_state[2]_i_6_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.814 f  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.565    11.379    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X50Y41         LUT5 (Prop_lut5_I1_O)        0.124    11.503 r  fdc/state_last/cur_option_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.503    fdc/state_last_n_3
    SLICE_X50Y41         FDRE                                         r  fdc/cur_option_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.451    14.792    fdc/CLK
    SLICE_X50Y41         FDRE                                         r  fdc/cur_option_state_reg[1]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y41         FDRE (Setup_fdre_C_D)        0.077    15.094    fdc/cur_option_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 fdc/endingTime/count_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/to_end_scene_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.054ns (20.461%)  route 4.097ns (79.539%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.560     5.081    fdc/endingTime/CLK
    SLICE_X50Y31         FDRE                                         r  fdc/endingTime/count_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.478     5.559 f  fdc/endingTime/count_reg[39]/Q
                         net (fo=2, routed)           1.231     6.790    fdc/endingTime/count[39]
    SLICE_X50Y25         LUT4 (Prop_lut4_I0_O)        0.296     7.086 f  fdc/endingTime/count[39]_i_14__1/O
                         net (fo=1, routed)           0.282     7.368    fdc/endingTime/count[39]_i_14__1_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.492 r  fdc/endingTime/count[39]_i_6__1/O
                         net (fo=43, routed)          1.925     9.417    fdc/endingTime/count[39]_i_6__1_n_0
    SLICE_X50Y31         LUT3 (Prop_lut3_I0_O)        0.156     9.573 r  fdc/endingTime/to_end_scene_i_1/O
                         net (fo=1, routed)           0.659    10.233    fdc/next_to_end_scene
    SLICE_X51Y31         FDRE                                         r  fdc/to_end_scene_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.442    14.783    fdc/CLK
    SLICE_X51Y31         FDRE                                         r  fdc/to_end_scene_reg/C
                         clock pessimism              0.276    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X51Y31         FDRE (Setup_fdre_C_D)       -0.336    14.688    fdc/to_end_scene_reg
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.522ns  (required time - arrival time)
  Source:                 fdc/endingTime/count_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/counter_ending_start_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 1.022ns (19.048%)  route 4.343ns (80.952%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.560     5.081    fdc/endingTime/CLK
    SLICE_X50Y31         FDRE                                         r  fdc/endingTime/count_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.478     5.559 r  fdc/endingTime/count_reg[39]/Q
                         net (fo=2, routed)           1.231     6.790    fdc/endingTime/count[39]
    SLICE_X50Y25         LUT4 (Prop_lut4_I0_O)        0.296     7.086 r  fdc/endingTime/count[39]_i_14__1/O
                         net (fo=1, routed)           0.282     7.368    fdc/endingTime/count[39]_i_14__1_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.492 f  fdc/endingTime/count[39]_i_6__1/O
                         net (fo=43, routed)          1.925     9.417    fdc/endingTime/count[39]_i_6__1_n_0
    SLICE_X50Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.541 r  fdc/endingTime/counter_ending_start_i_1/O
                         net (fo=2, routed)           0.906    10.447    fdc/next_counter_ending_start
    SLICE_X46Y27         FDRE                                         r  fdc/counter_ending_start_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.434    14.775    fdc/CLK
    SLICE_X46Y27         FDRE                                         r  fdc/counter_ending_start_reg_lopt_replica/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y27         FDRE (Setup_fdre_C_D)       -0.031    14.969    fdc/counter_ending_start_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  4.522    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 1.688ns (31.306%)  route 3.704ns (68.694%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.563     5.084    fdc/hpReduceTime/CLK
    SLICE_X54Y33         FDRE                                         r  fdc/hpReduceTime/count_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  fdc/hpReduceTime/count_reg[38]/Q
                         net (fo=3, routed)           0.976     6.578    fdc/hpReduceTime/count[38]
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.702 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.746     7.448    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     7.598 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.349     7.948    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.328     8.276 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.432     8.707    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X54Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.831 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           0.708     9.539    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.116     9.655 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3/O
                         net (fo=4, routed)           0.493    10.148    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.328    10.476 r  fdc/hpReduceTime/p1_pokemon_cur_hp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.476    fdc/hpReduceTime_n_12
    SLICE_X53Y34         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.446    14.787    fdc/CLK
    SLICE_X53Y34         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)        0.029    15.041    fdc/p1_pokemon_cur_hp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 cdc/p2_pokemon_speed_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/FSM_sequential_cur_fight_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.899ns (35.103%)  route 3.511ns (64.897%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.567     5.088    cdc/CLK
    SLICE_X54Y37         FDRE                                         r  cdc/p2_pokemon_speed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  cdc/p2_pokemon_speed_reg[7]/Q
                         net (fo=2, routed)           0.992     6.558    cdc/p2_pokemon_speed[7]
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.296     6.854 r  cdc/FSM_sequential_cur_fight_state[2]_i_16/O
                         net (fo=1, routed)           0.000     6.854    cdc/FSM_sequential_cur_fight_state[2]_i_16_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.255 r  cdc/FSM_sequential_cur_fight_state_reg[2]_i_5/CO[3]
                         net (fo=11, routed)          1.485     8.740    fdc/FSM_sequential_cur_fight_state_reg[1]_1[0]
    SLICE_X44Y42         LUT4 (Prop_lut4_I0_O)        0.150     8.890 r  fdc/FSM_sequential_cur_fight_state[2]_i_10/O
                         net (fo=1, routed)           0.162     9.052    fdc/FSM_sequential_cur_fight_state[2]_i_10_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.326     9.378 f  fdc/FSM_sequential_cur_fight_state[2]_i_4/O
                         net (fo=1, routed)           0.420     9.798    fdc/FSM_sequential_cur_fight_state[2]_i_4_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.922 r  fdc/FSM_sequential_cur_fight_state[2]_i_2/O
                         net (fo=1, routed)           0.452    10.374    fdc/FSM_sequential_cur_fight_state[2]_i_2_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.124    10.498 r  fdc/FSM_sequential_cur_fight_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.498    fdc/FSM_sequential_cur_fight_state[2]_i_1_n_0
    SLICE_X46Y42         FDRE                                         r  fdc/FSM_sequential_cur_fight_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.447    14.788    fdc/CLK
    SLICE_X46Y42         FDRE                                         r  fdc/FSM_sequential_cur_fight_state_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y42         FDRE (Setup_fdre_C_D)        0.077    15.090    fdc/FSM_sequential_cur_fight_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 fdc/p1_pokemon_cur_hp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/FSM_sequential_cur_fight_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 1.304ns (24.363%)  route 4.048ns (75.637%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.566     5.087    fdc/CLK
    SLICE_X53Y35         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  fdc/p1_pokemon_cur_hp_reg[1]/Q
                         net (fo=7, routed)           1.018     6.562    fdc/Q[1]
    SLICE_X53Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.686 r  fdc/p1_pokemon_cur_hp[4]_i_2/O
                         net (fo=3, routed)           0.448     7.133    fdc/p1_pokemon_cur_hp[4]_i_2_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I0_O)        0.124     7.257 r  fdc/FSM_sequential_cur_fight_state[2]_i_7/O
                         net (fo=5, routed)           1.461     8.718    fdc/FSM_sequential_cur_fight_state[2]_i_7_n_0
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.150     8.868 f  fdc/FSM_sequential_cur_fight_state[1]_i_4/O
                         net (fo=2, routed)           0.455     9.323    fdc/FSM_sequential_cur_fight_state[1]_i_4_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I2_O)        0.326     9.649 f  fdc/FSM_sequential_cur_fight_state[0]_i_3/O
                         net (fo=1, routed)           0.667    10.316    fdc/state_last/FSM_sequential_cur_fight_state_reg[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    10.440 r  fdc/state_last/FSM_sequential_cur_fight_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.440    fdc/state_last_n_0
    SLICE_X45Y41         FDRE                                         r  fdc/FSM_sequential_cur_fight_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.447    14.788    fdc/CLK
    SLICE_X45Y41         FDRE                                         r  fdc/FSM_sequential_cur_fight_state_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X45Y41         FDRE (Setup_fdre_C_D)        0.031    15.044    fdc/FSM_sequential_cur_fight_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 1.688ns (31.271%)  route 3.710ns (68.729%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.563     5.084    fdc/hpReduceTime/CLK
    SLICE_X54Y33         FDRE                                         r  fdc/hpReduceTime/count_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  fdc/hpReduceTime/count_reg[38]/Q
                         net (fo=3, routed)           0.976     6.578    fdc/hpReduceTime/count[38]
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.702 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.746     7.448    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     7.598 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.349     7.948    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.328     8.276 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.432     8.707    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X54Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.831 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           0.708     9.539    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.116     9.655 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3/O
                         net (fo=4, routed)           0.499    10.154    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.328    10.482 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.482    fdc/hpReduceTime_n_11
    SLICE_X52Y34         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.446    14.787    fdc/CLK
    SLICE_X52Y34         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X52Y34         FDRE (Setup_fdre_C_D)        0.077    15.089    fdc/p1_pokemon_cur_hp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.688ns (32.058%)  route 3.577ns (67.942%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.563     5.084    fdc/hpReduceTime/CLK
    SLICE_X54Y33         FDRE                                         r  fdc/hpReduceTime/count_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  fdc/hpReduceTime/count_reg[38]/Q
                         net (fo=3, routed)           0.976     6.578    fdc/hpReduceTime/count[38]
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.702 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.746     7.448    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     7.598 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.349     7.948    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.328     8.276 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.432     8.707    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X54Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.831 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           0.708     9.539    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.116     9.655 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3/O
                         net (fo=4, routed)           0.366    10.022    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I3_O)        0.328    10.350 r  fdc/hpReduceTime/p1_pokemon_cur_hp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.350    fdc/hpReduceTime_n_13
    SLICE_X53Y35         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.447    14.788    fdc/CLK
    SLICE_X53Y35         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)        0.029    15.042    fdc/p1_pokemon_cur_hp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.592     1.475    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X61Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.099     1.715    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.048     1.763 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.763    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1_n_0
    SLICE_X60Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.862     1.989    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y39         FDCE (Hold_fdce_C_D)         0.131     1.619    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.568     1.451    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X57Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.110     1.702    key_de/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X56Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.747 r  key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.747    key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1_n_0
    SLICE_X56Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.837     1.964    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.500     1.464    
    SLICE_X56Y44         FDCE (Hold_fdce_C_D)         0.120     1.584    key_de/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.568     1.451    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X57Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.114     1.706    key_de/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X56Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.751 r  key_de/inst/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.751    key_de/inst/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X56Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.837     1.964    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.500     1.464    
    SLICE_X56Y44         FDCE (Hold_fdce_C_D)         0.121     1.585    key_de/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.113%)  route 0.160ns (45.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.564     1.447    key_de/inst/inst/clk
    SLICE_X55Y39         FDCE                                         r  key_de/inst/inst/key_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  key_de/inst/inst/key_in_reg[4]/Q
                         net (fo=2, routed)           0.160     1.748    key_de/key_in[4]
    SLICE_X56Y39         LUT2 (Prop_lut2_I1_O)        0.048     1.796 r  key_de/key[4]_i_1/O
                         net (fo=1, routed)           0.000     1.796    key_de/key0_in[4]
    SLICE_X56Y39         FDCE                                         r  key_de/key_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.835     1.962    key_de/CLK
    SLICE_X56Y39         FDCE                                         r  key_de/key_reg[4]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X56Y39         FDCE (Hold_fdce_C_D)         0.131     1.615    key_de/key_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 key_de/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.566     1.449    key_de/op/CLK
    SLICE_X56Y38         FDRE                                         r  key_de/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.148     1.597 f  key_de/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.059     1.656    key_de/op/signal_delay
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.098     1.754 r  key_de/op/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.754    key_de/op/signal_single_pulse_i_1_n_0
    SLICE_X56Y38         FDRE                                         r  key_de/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.835     1.962    key_de/op/CLK
    SLICE_X56Y38         FDRE                                         r  key_de/op/signal_single_pulse_reg/C
                         clock pessimism             -0.513     1.449    
    SLICE_X56Y38         FDRE (Hold_fdre_C_D)         0.120     1.569    key_de/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 key_de/inst/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/been_extend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.523%)  route 0.137ns (42.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.567     1.450    key_de/inst/inst/clk
    SLICE_X57Y41         FDCE                                         r  key_de/inst/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  key_de/inst/inst/valid_reg/Q
                         net (fo=5, routed)           0.137     1.728    key_de/valid
    SLICE_X56Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.773 r  key_de/been_extend_i_1/O
                         net (fo=1, routed)           0.000     1.773    key_de/been_extend_i_1_n_0
    SLICE_X56Y40         FDCE                                         r  key_de/been_extend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.836     1.963    key_de/CLK
    SLICE_X56Y40         FDCE                                         r  key_de/been_extend_reg/C
                         clock pessimism             -0.497     1.466    
    SLICE_X56Y40         FDCE (Hold_fdce_C_D)         0.121     1.587    key_de/been_extend_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.005%)  route 0.130ns (47.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.593     1.476    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X58Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.130     1.747    key_de/inst/inst/Ps2Interface_i/p_0_in[5]
    SLICE_X59Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.863     1.990    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X59Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X59Y41         FDCE (Hold_fdce_C_D)         0.071     1.560    key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cdc/p2_pokemon_hp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.562     1.445    cdc/CLK
    SLICE_X55Y36         FDRE                                         r  cdc/p2_pokemon_hp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cdc/p2_pokemon_hp_reg[1]/Q
                         net (fo=1, routed)           0.140     1.726    fdc/hpReduceTime/p2_pokemon_cur_hp_reg[7][0]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.771 r  fdc/hpReduceTime/p2_pokemon_cur_hp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    fdc/hpReduceTime_n_6
    SLICE_X54Y36         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.832     1.959    fdc/CLK
    SLICE_X54Y36         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[1]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X54Y36         FDRE (Hold_fdre_C_D)         0.120     1.578    fdc/p2_pokemon_cur_hp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cdc/p2_pokemon_hp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.564     1.447    cdc/CLK
    SLICE_X55Y38         FDRE                                         r  cdc/p2_pokemon_hp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cdc/p2_pokemon_hp_reg[5]/Q
                         net (fo=1, routed)           0.140     1.728    fdc/hpReduceTime/p2_pokemon_cur_hp_reg[7][4]
    SLICE_X54Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  fdc/hpReduceTime/p2_pokemon_cur_hp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.773    fdc/hpReduceTime_n_2
    SLICE_X54Y38         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.835     1.962    fdc/CLK
    SLICE_X54Y38         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[5]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X54Y38         FDRE (Hold_fdre_C_D)         0.120     1.580    fdc/p2_pokemon_cur_hp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.568     1.451    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDCE (Prop_fdce_C_Q)         0.164     1.615 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.094     1.709    key_de/inst/inst/Ps2Interface_i/data_count[3]
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.754 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.754    key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X57Y44         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.837     1.964    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X57Y44         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.500     1.464    
    SLICE_X57Y44         FDPE (Hold_fdpe_C_D)         0.092     1.556    key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y40   cdc/FSM_sequential_p1_pokemon_id_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y38   cdc/FSM_sequential_p1_pokemon_id_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y36   cdc/FSM_sequential_p1_pokemon_id_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y35   cdc/p1_pokemon_hp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y36   cdc/p1_pokemon_hp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y37   cdc/p1_pokemon_hp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y35   cdc/p1_pokemon_hp_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y39   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X61Y42   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   cdc/FSM_sequential_p1_pokemon_id_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y35   cdc/p1_pokemon_hp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   cdc/p1_pokemon_hp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y35   cdc/p1_pokemon_hp_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y35   cdc/p1_pokemon_hp_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y35   cdc/p1_pokemon_hp_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   cdc/p1_pokemon_speed_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   cdc/p2_pokemon_hp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   cdc/p2_pokemon_hp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   cdc/p2_pokemon_hp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y40   cdc/FSM_sequential_p1_pokemon_id_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   cdc/FSM_sequential_p1_pokemon_id_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   cdc/p1_pokemon_hp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   cdc/p1_pokemon_hp_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y37   cdc/p1_pokemon_speed_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y38   cdc/p1_pokemon_speed_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y37   cdc/p1_pokemon_speed_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   cdc/p1_pokemon_speed_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   cdc/p1_pokemon_speed_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   cdc/p1_pokemon_speed_reg[7]/C



