

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_222_20'
================================================================
* Date:           Wed Feb 26 23:19:20 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.643 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|       33|  30.000 ns|  0.330 us|    1|   31|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_222_20  |        1|       31|         2|          1|          1|  1 ~ 31|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%output_axie4_data_1 = alloca i32 1" [filter_kernel.cpp:220]   --->   Operation 5 'alloca' 'output_axie4_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [filter_kernel.cpp:222]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add38353 = alloca i32 1"   --->   Operation 7 'alloca' 'add38353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln222_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sub_ln222"   --->   Operation 8 'read' 'sub_ln222_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_axie4_data_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %input_axie4_data"   --->   Operation 9 'read' 'input_axie4_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_axie4_data_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %output_axie4_data"   --->   Operation 10 'read' 'output_axie4_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_cast = sext i5 %tmp"   --->   Operation 12 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%store_ln0 = store i7 %p_cast, i7 %add38353"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%store_ln222 = store i5 0, i5 %k" [filter_kernel.cpp:222]   --->   Operation 14 'store' 'store_ln222' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%store_ln220 = store i128 %output_axie4_data_read, i128 %output_axie4_data_1" [filter_kernel.cpp:220]   --->   Operation 15 'store' 'store_ln220' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body387_ifconv"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k_5 = load i5 %k" [filter_kernel.cpp:222]   --->   Operation 17 'load' 'k_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add38353_load = load i7 %add38353" [filter_kernel.cpp:224]   --->   Operation 18 'load' 'add38353_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add38353_load, i3 0" [filter_kernel.cpp:224]   --->   Operation 19 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln224 = sext i10 %shl_ln5" [filter_kernel.cpp:224]   --->   Operation 20 'sext' 'sext_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add38353_load, i32 6" [filter_kernel.cpp:224]   --->   Operation 21 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln224_1 = sext i10 %shl_ln5" [filter_kernel.cpp:224]   --->   Operation 22 'sext' 'sext_ln224_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i32 %sext_ln224_1" [filter_kernel.cpp:224]   --->   Operation 23 'zext' 'zext_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.21ns)   --->   "%lshr_ln224 = lshr i128 %input_axie4_data_read, i128 %zext_ln224" [filter_kernel.cpp:224]   --->   Operation 24 'lshr' 'lshr_ln224' <Predicate = true> <Delay = 3.21> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i128 %lshr_ln224" [filter_kernel.cpp:224]   --->   Operation 25 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.62ns)   --->   "%sub_ln224 = sub i11 0, i11 %sext_ln224" [filter_kernel.cpp:224]   --->   Operation 26 'sub' 'sub_ln224' <Predicate = true> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln224_2 = sext i11 %sub_ln224" [filter_kernel.cpp:224]   --->   Operation 27 'sext' 'sext_ln224_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln224_1 = zext i32 %sext_ln224_2" [filter_kernel.cpp:224]   --->   Operation 28 'zext' 'zext_ln224_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.21ns)   --->   "%shl_ln224 = shl i128 %input_axie4_data_read, i128 %zext_ln224_1" [filter_kernel.cpp:224]   --->   Operation 29 'shl' 'shl_ln224' <Predicate = true> <Delay = 3.21> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pixel_val = trunc i128 %shl_ln224" [filter_kernel.cpp:224]   --->   Operation 30 'trunc' 'pixel_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.46ns)   --->   "%k_6 = add i5 %k_5, i5 1" [filter_kernel.cpp:222]   --->   Operation 31 'add' 'k_6' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i5 %k_6" [filter_kernel.cpp:220]   --->   Operation 32 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.46ns)   --->   "%add_ln222 = add i7 %zext_ln220, i7 %p_cast" [filter_kernel.cpp:222]   --->   Operation 33 'add' 'add_ln222' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.46ns)   --->   "%icmp_ln222 = icmp_eq  i5 %k_6, i5 %sub_ln222_read" [filter_kernel.cpp:222]   --->   Operation 34 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%store_ln222 = store i7 %add_ln222, i7 %add38353" [filter_kernel.cpp:222]   --->   Operation 35 'store' 'store_ln222' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 36 [1/1] (1.14ns)   --->   "%store_ln222 = store i5 %k_6, i5 %k" [filter_kernel.cpp:222]   --->   Operation 36 'store' 'store_ln222' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %for.body387_ifconv, void %for.end407.loopexit.exitStub" [filter_kernel.cpp:222]   --->   Operation 37 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.64>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%output_axie4_data_3 = load i128 %output_axie4_data_1" [filter_kernel.cpp:227]   --->   Operation 38 'load' 'output_axie4_data_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln220 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:220]   --->   Operation 39 'specpipeline' 'specpipeline_ln220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [filter_kernel.cpp:222]   --->   Operation 40 'specloopname' 'specloopname_ln222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 31, i64 0"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.61ns)   --->   "%shl_ln226 = shl i128 255, i128 %zext_ln224" [filter_kernel.cpp:226]   --->   Operation 42 'shl' 'shl_ln226' <Predicate = (!tmp_1)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i8 %trunc_ln224" [filter_kernel.cpp:227]   --->   Operation 43 'zext' 'zext_ln227' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.61ns)   --->   "%shl_ln227 = shl i128 %zext_ln227, i128 %zext_ln224" [filter_kernel.cpp:227]   --->   Operation 44 'shl' 'shl_ln227' <Predicate = (!tmp_1)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.61ns)   --->   "%lshr_ln226 = lshr i128 255, i128 %zext_ln224_1" [filter_kernel.cpp:226]   --->   Operation 45 'lshr' 'lshr_ln226' <Predicate = (tmp_1)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln227_1 = zext i8 %pixel_val" [filter_kernel.cpp:227]   --->   Operation 46 'zext' 'zext_ln227_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.61ns)   --->   "%lshr_ln227 = lshr i128 %zext_ln227_1, i128 %zext_ln224_1" [filter_kernel.cpp:227]   --->   Operation 47 'lshr' 'lshr_ln227' <Predicate = (tmp_1)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%cond_i113156 = select i1 %tmp_1, i128 %lshr_ln226, i128 %shl_ln226" [filter_kernel.cpp:224]   --->   Operation 48 'select' 'cond_i113156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node output_axie4_data_4)   --->   "%cond_i85 = select i1 %tmp_1, i128 %lshr_ln227, i128 %shl_ln227" [filter_kernel.cpp:224]   --->   Operation 49 'select' 'cond_i85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%xor_ln227 = xor i128 %cond_i113156, i128 340282366920938463463374607431768211455" [filter_kernel.cpp:227]   --->   Operation 50 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.44ns) (out node of the LUT)   --->   "%and_ln227 = and i128 %output_axie4_data_3, i128 %xor_ln227" [filter_kernel.cpp:227]   --->   Operation 51 'and' 'and_ln227' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.44ns) (out node of the LUT)   --->   "%output_axie4_data_4 = or i128 %and_ln227, i128 %cond_i85" [filter_kernel.cpp:227]   --->   Operation 52 'or' 'output_axie4_data_4' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.14ns)   --->   "%store_ln220 = store i128 %output_axie4_data_4, i128 %output_axie4_data_1" [filter_kernel.cpp:220]   --->   Operation 53 'store' 'store_ln220' <Predicate = true> <Delay = 1.14>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln227 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %output_axie4_data_2_out, i128 %output_axie4_data_4" [filter_kernel.cpp:227]   --->   Operation 54 'write' 'write_ln227' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln222)> <Delay = 1.14>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.990ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of variable 'p_cast' on local variable 'add38353' [14]  (1.146 ns)
	'load' operation 7 bit ('add38353_load', filter_kernel.cpp:224) on local variable 'add38353' [21]  (0.000 ns)
	'sub' operation 11 bit ('sub_ln224', filter_kernel.cpp:224) [35]  (1.629 ns)
	'shl' operation 128 bit ('shl_ln224', filter_kernel.cpp:224) [38]  (3.215 ns)

 <State 2>: 6.643ns
The critical path consists of the following:
	'shl' operation 128 bit ('shl_ln226', filter_kernel.cpp:226) [31]  (2.611 ns)
	'select' operation 128 bit ('cond_i113156', filter_kernel.cpp:224) [43]  (0.000 ns)
	'xor' operation 128 bit ('xor_ln227', filter_kernel.cpp:227) [45]  (0.000 ns)
	'and' operation 128 bit ('and_ln227', filter_kernel.cpp:227) [46]  (1.443 ns)
	'or' operation 128 bit ('output_axie4_data', filter_kernel.cpp:227) [47]  (1.443 ns)
	'store' operation 0 bit ('store_ln220', filter_kernel.cpp:220) of variable 'output_axie4_data', filter_kernel.cpp:227 on local variable 'output_axie4_data', filter_kernel.cpp:220 [54]  (1.146 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
