INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_011/project_1/project_1.srcs/sources_1/new/full_adder_nand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_nand
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_011/project_1/project_1.srcs/sources_1/new/full_subtractor_nand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor_nand
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_011/project_1/project_1.srcs/sources_1/new/half_adder_nand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_nand
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_011/project_1/project_1.srcs/sources_1/new/half_subtractor_nand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_subtractor_nand
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_011/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_011/project_1/project_1.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_011/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
