$date
	Sat Jan 31 20:26:40 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_control_path $end
$var wire 1 ! state_o $end
$var parameter 32 " IDLE $end
$var parameter 32 # SEND $end
$var reg 1 $ clk_cp_i $end
$var reg 1 % req_card_state_cp $end
$var reg 1 & rst_cp_i $end
$scope module uut $end
$var wire 1 $ clk_cp_i $end
$var wire 1 % req_card_state_cp $end
$var wire 1 & rst_cp_i $end
$var wire 1 ! state_o $end
$var parameter 32 ' IDLE $end
$var parameter 32 ( SEND $end
$var reg 1 ) next_state $end
$upscope $end
$scope begin Clock_generator $end
$upscope $end
$scope begin Wavedump $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 (
b0 '
b1 #
b0 "
$end
#0
$dumpvars
0)
0&
x%
0$
0!
$end
#5000
1$
#10000
0$
#15000
1$
#20000
0$
#25000
1$
1&
#30000
0$
#35000
1$
#40000
0$
#45000
1$
#50000
0$
1%
#55000
1!
1)
1$
#60000
0$
#65000
1$
#70000
0$
#75000
1$
#80000
0$
#85000
1$
#90000
0$
#95000
1$
#100000
0$
0%
#105000
0!
0)
1$
#110000
0$
#115000
1$
#120000
0$
#125000
1$
#130000
0$
#135000
1$
#140000
0$
#145000
1$
#150000
0$
1%
#155000
1!
1)
1$
#160000
0$
#165000
1$
#170000
0$
#175000
1$
#180000
0$
#185000
1$
#190000
0$
#195000
1$
#200000
0$
0%
#205000
0!
0)
1$
#210000
0$
#215000
1$
#220000
0$
#225000
1$
#230000
0$
#235000
1$
#240000
0$
#245000
1$
#250000
0$
1%
#255000
1!
1)
1$
#260000
0$
#265000
1$
#270000
0$
#275000
1$
#280000
0$
#285000
1$
#290000
0$
#295000
1$
#300000
0$
0%
#305000
0!
0)
1$
#310000
0$
#315000
1$
#320000
0$
#325000
1$
#330000
0$
#335000
1$
#340000
0$
#345000
1$
#350000
0$
