
*** Running vivado
    with args -log Zynq_Base_Phased_Array_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Zynq_Base_Phased_Array_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Zynq_Base_Phased_Array_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cameron/PhaseArraySpeaker/Firmware/2018.2'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/cameron/PhaseArraySpeaker/Firmware/2018.2' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cameron/Digilent'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:DSP_Serializer_16_Combined:1.0'. The one found in IP location '/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.tmp/DSP_Serializer_16_Combined_v1_0_project/DSP_Serializer_IP_Combined/DSP_Serializer_IP_Combined.srcs/sources_1/imports/new' will take precedence over the same IP in location /home/cameron/PhaseArraySpeaker/Firmware/2018.2/DSP_Serializer_IP_Combined/DSP_Serializer_IP_Combined.srcs/sources_1/imports/new
Command: synth_design -top Zynq_Base_Phased_Array_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21262 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1350.914 ; gain = 89.766 ; free physical = 17286 ; free virtual = 26016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Zynq_Base_Phased_Array_wrapper' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/hdl/Zynq_Base_Phased_Array_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27275]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (1#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27275]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'Zynq_Base_Phased_Array' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/synth/Zynq_Base_Phased_Array.v:14]
INFO: [Synth 8-6157] synthesizing module 'Zynq_Base_Phased_Array_axi_iic_0_0' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Zynq_Base_Phased_Array_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Zynq_Base_Phased_Array_axi_iic_0_0' (3#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Zynq_Base_Phased_Array_axi_iic_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_iic_0' of module 'Zynq_Base_Phased_Array_axi_iic_0_0' requires 27 connections, but only 26 given [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/synth/Zynq_Base_Phased_Array.v:164]
INFO: [Synth 8-6157] synthesizing module 'Zynq_Base_Phased_Array_processing_system7_0_0' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Zynq_Base_Phased_Array_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Zynq_Base_Phased_Array_processing_system7_0_0' (4#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Zynq_Base_Phased_Array_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'Zynq_Base_Phased_Array_processing_system7_0_0' requires 66 connections, but only 64 given [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/synth/Zynq_Base_Phased_Array.v:191]
INFO: [Synth 8-6157] synthesizing module 'Zynq_Base_Phased_Array_ps7_0_axi_periph_0' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/synth/Zynq_Base_Phased_Array.v:328]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1T29LB4' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/synth/Zynq_Base_Phased_Array.v:633]
INFO: [Synth 8-6157] synthesizing module 'Zynq_Base_Phased_Array_auto_pc_0' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Zynq_Base_Phased_Array_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Zynq_Base_Phased_Array_auto_pc_0' (5#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Zynq_Base_Phased_Array_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'Zynq_Base_Phased_Array_auto_pc_0' requires 59 connections, but only 57 given [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/synth/Zynq_Base_Phased_Array.v:868]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1T29LB4' (6#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/synth/Zynq_Base_Phased_Array.v:633]
INFO: [Synth 8-6155] done synthesizing module 'Zynq_Base_Phased_Array_ps7_0_axi_periph_0' (7#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/synth/Zynq_Base_Phased_Array.v:328]
INFO: [Synth 8-6157] synthesizing module 'Zynq_Base_Phased_Array_rst_ps7_0_50M_0' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Zynq_Base_Phased_Array_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Zynq_Base_Phased_Array_rst_ps7_0_50M_0' (8#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Zynq_Base_Phased_Array_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'Zynq_Base_Phased_Array_rst_ps7_0_50M_0' requires 10 connections, but only 7 given [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/synth/Zynq_Base_Phased_Array.v:318]
INFO: [Synth 8-6155] done synthesizing module 'Zynq_Base_Phased_Array' (9#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/synth/Zynq_Base_Phased_Array.v:14]
INFO: [Synth 8-6157] synthesizing module 'DAC_Array_Tester' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/sources_1/imports/sources_1/new/DAC_Array_Tester.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (10#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Address_Counter' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Address_Counter.v:24]
WARNING: [Synth 8-5788] Register Addr_reg in module Address_Counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Address_Counter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Address_Counter' (11#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Address_Counter.v:24]
INFO: [Synth 8-6157] synthesizing module 'I2S_Rx' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/I2S_Rx.v:24]
INFO: [Synth 8-6157] synthesizing module 'I2S_Latch_Pulse' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/I2S_Latch_Pulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (12#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6157] synthesizing module 'SRL16E__parameterized0' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
	Parameter INIT bound to: 16'b0001100000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E__parameterized0' (12#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6155] done synthesizing module 'I2S_Latch_Pulse' (13#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/I2S_Latch_Pulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'I2S_Rx' (14#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/I2S_Rx.v:24]
INFO: [Synth 8-6157] synthesizing module 'Sine_ROM' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Sine_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Sine_ROM' (15#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Sine_ROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Saw_ROM' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Saw_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Saw_ROM' (16#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Saw_ROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Triangle_ROM' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Triangle_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Triangle_ROM' (17#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Triangle_ROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Dirac_ROM' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Dirac_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Dirac_ROM' (18#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/.Xil/Vivado-21255-cameron-xps/realtime/Dirac_ROM_stub.v:6]
INFO: [Synth 8-226] default block is never used [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/sources_1/imports/sources_1/new/DAC_Array_Tester.v:112]
WARNING: [Synth 8-567] referenced signal 'Sig_Sel' should be on the sensitivity list [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/sources_1/imports/sources_1/new/DAC_Array_Tester.v:111]
WARNING: [Synth 8-567] referenced signal 'Sine_Data' should be on the sensitivity list [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/sources_1/imports/sources_1/new/DAC_Array_Tester.v:111]
WARNING: [Synth 8-567] referenced signal 'Saw_Data' should be on the sensitivity list [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/sources_1/imports/sources_1/new/DAC_Array_Tester.v:111]
WARNING: [Synth 8-567] referenced signal 'CODEC_R' should be on the sensitivity list [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/sources_1/imports/sources_1/new/DAC_Array_Tester.v:111]
WARNING: [Synth 8-567] referenced signal 'CODEC_L' should be on the sensitivity list [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/sources_1/imports/sources_1/new/DAC_Array_Tester.v:111]
INFO: [Synth 8-6157] synthesizing module 'Parallel_Signal_Tap' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/Parallel_Signal_Tap.v:24]
INFO: [Synth 8-6157] synthesizing module 'Signal_Tap_Logic' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/Signal_Tap_Logic.v:23]
	Parameter WAIT bound to: 6'b010000 
	Parameter DONE bound to: 6'b010001 
INFO: [Synth 8-6155] done synthesizing module 'Signal_Tap_Logic' (19#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/Signal_Tap_Logic.v:23]
INFO: [Synth 8-6157] synthesizing module 'Demux_RAM_Parallel_Output' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/Demux_RAM_Parallel_Output.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Demux_RAM_Parallel_Output' (20#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/Demux_RAM_Parallel_Output.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Parallel_Signal_Tap' (21#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/Parallel_Signal_Tap.v:24]
INFO: [Synth 8-6157] synthesizing module 'Signal_Buffer' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/Sigal_Buffer.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Signal_Buffer' (22#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/Sigal_Buffer.v:24]
INFO: [Synth 8-6157] synthesizing module 'PCM_Transmitter_16' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/PCM_Transmitter_16.v:24]
INFO: [Synth 8-6157] synthesizing module 'Serial_Clock_Divider' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/Serial_Clock_Divider.v:24]
INFO: [Synth 8-6157] synthesizing module 'SR_Clock_Div_4' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/SR_Clock_Div_4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'SR_Clock_Div_4' (23#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/SR_Clock_Div_4.v:24]
INFO: [Synth 8-6157] synthesizing module 'SR_Clock_Div_256' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/SR_Clock_Div_256.v:24]
INFO: [Synth 8-6157] synthesizing module 'SRL16E__parameterized1' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
	Parameter INIT bound to: 16'b1111111111111111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E__parameterized1' (23#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6155] done synthesizing module 'SR_Clock_Div_256' (24#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/SR_Clock_Div_256.v:24]
INFO: [Synth 8-6157] synthesizing module 'FIFO_Latch_Clock' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/FIFO_Latch_Clock.v:24]
INFO: [Synth 8-6157] synthesizing module 'SRL16E__parameterized2' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
	Parameter INIT bound to: 16'b1100000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E__parameterized2' (24#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_Latch_Clock' (25#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/FIFO_Latch_Clock.v:24]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (26#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'Serial_Clock_Divider' (27#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/Serial_Clock_Divider.v:24]
INFO: [Synth 8-6157] synthesizing module 'Serial_FIFO' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/Serial_FIFO.v:22]
WARNING: [Synth 8-5788] Register Data_Out_reg in module Serial_FIFO is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/Serial_FIFO.v:42]
INFO: [Synth 8-6155] done synthesizing module 'Serial_FIFO' (28#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/Serial_FIFO.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCM_Transmitter_16' (29#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/new/PCM_Transmitter_16.v:24]
WARNING: [Synth 8-3848] Net ADC_MCK in module/entity DAC_Array_Tester does not have driver. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/sources_1/imports/sources_1/new/DAC_Array_Tester.v:48]
WARNING: [Synth 8-3848] Net ADC_LRCK in module/entity DAC_Array_Tester does not have driver. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/sources_1/imports/sources_1/new/DAC_Array_Tester.v:49]
WARNING: [Synth 8-3848] Net ADC_BCK in module/entity DAC_Array_Tester does not have driver. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/sources_1/imports/sources_1/new/DAC_Array_Tester.v:50]
INFO: [Synth 8-6155] done synthesizing module 'DAC_Array_Tester' (30#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/sources_1/imports/sources_1/new/DAC_Array_Tester.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Zynq_Base_Phased_Array_wrapper' (31#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/imports/hdl/Zynq_Base_Phased_Array_wrapper.v:12]
WARNING: [Synth 8-3917] design Zynq_Base_Phased_Array_wrapper has port ac_muten driven by constant 1
WARNING: [Synth 8-3331] design Address_Counter has unconnected port MCK
WARNING: [Synth 8-3331] design DAC_Array_Tester has unconnected port ADC_MCK
WARNING: [Synth 8-3331] design DAC_Array_Tester has unconnected port ADC_LRCK
WARNING: [Synth 8-3331] design DAC_Array_Tester has unconnected port ADC_BCK
WARNING: [Synth 8-3331] design DAC_Array_Tester has unconnected port incr_Phase
WARNING: [Synth 8-3331] design DAC_Array_Tester has unconnected port decr_Phase
WARNING: [Synth 8-3331] design DAC_Array_Tester has unconnected port Toggle_L
WARNING: [Synth 8-3331] design DAC_Array_Tester has unconnected port Toggle_R
WARNING: [Synth 8-3331] design s00_couplers_imp_1T29LB4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1T29LB4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_ps7_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1398.539 ; gain = 137.391 ; free physical = 17288 ; free virtual = 26020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1398.539 ; gain = 137.391 ; free physical = 17292 ; free virtual = 26024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1398.539 ; gain = 137.391 ; free physical = 17292 ; free virtual = 26024
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc] for cell 'Zynq_Base_Phased_Array_i/processing_system7_0'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc] for cell 'Zynq_Base_Phased_Array_i/processing_system7_0'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_axi_iic_0_0/Zynq_Base_Phased_Array_axi_iic_0_0/Zynq_Base_Phased_Array_axi_iic_0_0_in_context.xdc] for cell 'Zynq_Base_Phased_Array_i/axi_iic_0'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_axi_iic_0_0/Zynq_Base_Phased_Array_axi_iic_0_0/Zynq_Base_Phased_Array_axi_iic_0_0_in_context.xdc] for cell 'Zynq_Base_Phased_Array_i/axi_iic_0'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_rst_ps7_0_50M_0/Zynq_Base_Phased_Array_rst_ps7_0_50M_0/Zynq_Base_Phased_Array_rst_ps7_0_50M_0_in_context.xdc] for cell 'Zynq_Base_Phased_Array_i/rst_ps7_0_50M'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_rst_ps7_0_50M_0/Zynq_Base_Phased_Array_rst_ps7_0_50M_0/Zynq_Base_Phased_Array_rst_ps7_0_50M_0_in_context.xdc] for cell 'Zynq_Base_Phased_Array_i/rst_ps7_0_50M'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_auto_pc_0/Zynq_Base_Phased_Array_auto_pc_0/Zynq_Base_Phased_Array_auto_pc_0_in_context.xdc] for cell 'Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_auto_pc_0/Zynq_Base_Phased_Array_auto_pc_0/Zynq_Base_Phased_Array_auto_pc_0_in_context.xdc] for cell 'Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/opt/Xilinx/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Array_DSP_i/Clock_Wizard'
Finished Parsing XDC File [/opt/Xilinx/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Array_DSP_i/Clock_Wizard'
Parsing XDC File [/opt/Xilinx/Sine_ROM/Sine_ROM/Sine_ROM_in_context.xdc] for cell 'Array_DSP_i/SineROM'
Finished Parsing XDC File [/opt/Xilinx/Sine_ROM/Sine_ROM/Sine_ROM_in_context.xdc] for cell 'Array_DSP_i/SineROM'
Parsing XDC File [/opt/Xilinx/Saw_ROM/Saw_ROM/Saw_ROM_in_context.xdc] for cell 'Array_DSP_i/SawROM'
Finished Parsing XDC File [/opt/Xilinx/Saw_ROM/Saw_ROM/Saw_ROM_in_context.xdc] for cell 'Array_DSP_i/SawROM'
Parsing XDC File [/opt/Xilinx/Triangle_ROM/Triangle_ROM/Triangle_ROM_in_context.xdc] for cell 'Array_DSP_i/TriangleROM'
Finished Parsing XDC File [/opt/Xilinx/Triangle_ROM/Triangle_ROM/Triangle_ROM_in_context.xdc] for cell 'Array_DSP_i/TriangleROM'
Parsing XDC File [/opt/Xilinx/Dirac_ROM/Dirac_ROM/Dirac_ROM_in_context.xdc] for cell 'Array_DSP_i/DiracROM'
Finished Parsing XDC File [/opt/Xilinx/Dirac_ROM/Dirac_ROM/Dirac_ROM_in_context.xdc] for cell 'Array_DSP_i/DiracROM'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc]
WARNING: [Vivado 12-584] No ports matched 'JC_2'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'JC_2'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'JC_3'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'JC_3'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'JC_4'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'JC_4'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'JC_7'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'JC_7'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'JC_8'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'JC_8'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'JC_9'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'JC_9'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'JC_10'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'JC_10'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:174]
WARNING: [Vivado 12-507] No nets matched 'LRCK_int'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'BCK_int'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:189]
WARNING: [Vivado 12-507] No nets matched 'MCK_int'. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc:190]
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Zynq_Base_Phased_Array_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Zynq_Base_Phased_Array_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Zynq_Base_Phased_Array_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1776.133 ; gain = 0.000 ; free physical = 16967 ; free virtual = 25742
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 17067 ; free virtual = 25843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 17067 ; free virtual = 25843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0/Zynq_Base_Phased_Array_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for SCK. (constraint file  /opt/Xilinx/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SCK. (constraint file  /opt/Xilinx/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Zynq_Base_Phased_Array_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Zynq_Base_Phased_Array_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Zynq_Base_Phased_Array_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Zynq_Base_Phased_Array_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Zynq_Base_Phased_Array_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Array_DSP_i/Clock_Wizard. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Array_DSP_i/SineROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Array_DSP_i/SawROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Array_DSP_i/TriangleROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Array_DSP_i/DiracROM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 17068 ; free virtual = 25845
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "State" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Write_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 17055 ; free virtual = 25831
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 10    
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 273   
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  19 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Address_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module I2S_Rx 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module Signal_Tap_Logic 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
Module Demux_RAM_Parallel_Output 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module Signal_Buffer 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 257   
Module Serial_FIFO 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module DAC_Array_Tester 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Array_DSP_i/Address_Logic/Addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Zynq_Base_Phased_Array_wrapper has port ac_muten driven by constant 1
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_wrapper has unconnected port ADC_MCK
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_wrapper has unconnected port ADC_LRCK
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_wrapper has unconnected port ADC_BCK
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_wrapper has unconnected port incr_Phase
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_wrapper has unconnected port decr_Phase
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_wrapper has unconnected port Toggle_L
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_wrapper has unconnected port Toggle_R
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[1]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[1]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[1]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[1]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[1]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[1]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[1]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[1]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/nolabel_line162/Tapper/State_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[2]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[2]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[2]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[2]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[2]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[2]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[2]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[2]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[3]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[3]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[3]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[3]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[3]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[3]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[3]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[3]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[4]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[4]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[4]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[4]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[4]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[4]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[4]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[4]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[5]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[5]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[5]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[5]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[5]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[5]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[5]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[5]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[6]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[6]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[6]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[6]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[6]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[6]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[6]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[6]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[7]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[7]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[7]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[7]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[7]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[7]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[7]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[7]' (FDCP_1) to 'Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/nolabel_line162/Tapper/State_reg[5]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[39]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[38]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[37]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[36]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[35]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[34]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[33]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[32]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[7]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[6]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[5]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[4]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[3]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[2]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[1]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/CODEC_Reciever/Output_Reg_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[8]_C )
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
WARNING: [Synth 8-3332] Sequential element (Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 17013 ; free virtual = 25798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------------+------------------------------------------+---------------+----------------+
|Module Name                    | RTL Object                               | Depth x Width | Implemented As | 
+-------------------------------+------------------------------------------+---------------+----------------+
|Zynq_Base_Phased_Array_wrapper | Array_DSP_i/nolabel_line162/Tapper/State | 32x5          | LUT            | 
+-------------------------------+------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Zynq_Base_Phased_Array_i/processing_system7_0/FCLK_CLK0' to pin 'Zynq_Base_Phased_Array_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Array_DSP_i/Clock_Wizard/clk_out1' to pin 'Array_DSP_i/Clock_Wizard/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 16876 ; free virtual = 25668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 16872 ; free virtual = 25664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 16852 ; free virtual = 25644
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 16851 ; free virtual = 25643
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 16851 ; free virtual = 25643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 16849 ; free virtual = 25641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 16849 ; free virtual = 25641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 16849 ; free virtual = 25641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 16849 ; free virtual = 25641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                    | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Zynq_Base_Phased_Array_wrapper | Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[39]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Zynq_Base_Phased_Array_wrapper | Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[39]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Zynq_Base_Phased_Array_wrapper | Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[39]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Zynq_Base_Phased_Array_wrapper | Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[39]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Zynq_Base_Phased_Array_wrapper | Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[39]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Zynq_Base_Phased_Array_wrapper | Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[39]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Zynq_Base_Phased_Array_wrapper | Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[39]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Zynq_Base_Phased_Array_wrapper | Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[39]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Zynq_Base_Phased_Array_wrapper | Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[40] | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+-------------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------------+----------+
|      |BlackBox name                                 |Instances |
+------+----------------------------------------------+----------+
|1     |Zynq_Base_Phased_Array_auto_pc_0              |         1|
|2     |Zynq_Base_Phased_Array_axi_iic_0_0            |         1|
|3     |Zynq_Base_Phased_Array_processing_system7_0_0 |         1|
|4     |Zynq_Base_Phased_Array_rst_ps7_0_50M_0        |         1|
|5     |clk_wiz_0                                     |         1|
|6     |Sine_ROM                                      |         1|
|7     |Saw_ROM                                       |         1|
|8     |Triangle_ROM                                  |         1|
|9     |Dirac_ROM                                     |         1|
+------+----------------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |Dirac_ROM                                     |     1|
|2     |Saw_ROM                                       |     1|
|3     |Sine_ROM                                      |     1|
|4     |Triangle_ROM                                  |     1|
|5     |Zynq_Base_Phased_Array_auto_pc_0              |     1|
|6     |Zynq_Base_Phased_Array_axi_iic_0_0            |     1|
|7     |Zynq_Base_Phased_Array_processing_system7_0_0 |     1|
|8     |Zynq_Base_Phased_Array_rst_ps7_0_50M_0        |     1|
|9     |clk_wiz_0                                     |     1|
|10    |BUFG                                          |     4|
|11    |CARRY4                                        |    12|
|12    |LUT1                                          |     8|
|13    |LUT2                                          |    52|
|14    |LUT3                                          |  1151|
|15    |LUT4                                          |    42|
|16    |LUT5                                          |    71|
|17    |LUT6                                          |  1682|
|18    |MUXF7                                         |   819|
|19    |MUXF8                                         |   408|
|20    |SRL16E                                        |    51|
|21    |FDCE                                          |   423|
|22    |FDPE                                          |   384|
|23    |FDRE                                          |  6736|
|24    |FDSE                                          |     1|
|25    |LDC                                           |   384|
|26    |IBUF                                          |     8|
|27    |IOBUF                                         |     2|
|28    |OBUF                                          |    17|
|29    |OBUFT                                         |     3|
+------+----------------------------------------------+------+

Report Instance Areas: 
+------+---------------------------+------------------------------------------+------+
|      |Instance                   |Module                                    |Cells |
+------+---------------------------+------------------------------------------+------+
|1     |top                        |                                          | 12808|
|2     |  Zynq_Base_Phased_Array_i |Zynq_Base_Phased_Array                    |   420|
|3     |    ps7_0_axi_periph       |Zynq_Base_Phased_Array_ps7_0_axi_periph_0 |   177|
|4     |      s00_couplers         |s00_couplers_imp_1T29LB4                  |   177|
|5     |  Array_DSP_i              |DAC_Array_Tester                          | 12367|
|6     |    Address_Logic          |Address_Counter                           |    80|
|7     |    CODEC_Reciever         |I2S_Rx                                    |   126|
|8     |      nolabel_line40       |I2S_Latch_Pulse                           |    16|
|9     |    PCM_TX                 |PCM_Transmitter_16                        |  2367|
|10    |      Clock_Divider        |Serial_Clock_Divider                      |   800|
|11    |        DIV_BCK            |SR_Clock_Div_4                            |     2|
|12    |        DIV_LRCK           |SR_Clock_Div_256                          |     9|
|13    |        DIV_Latch          |FIFO_Latch_Clock                          |    16|
|14    |      FIFO_A               |Serial_FIFO                               |   202|
|15    |      FIFO_B               |Serial_FIFO_0                             |   195|
|16    |      FIFO_C               |Serial_FIFO_1                             |   195|
|17    |      FIFO_D               |Serial_FIFO_2                             |   195|
|18    |      FIFO_E               |Serial_FIFO_3                             |   195|
|19    |      FIFO_F               |Serial_FIFO_4                             |   195|
|20    |      FIFO_G               |Serial_FIFO_5                             |   195|
|21    |      FIFO_H               |Serial_FIFO_6                             |   195|
|22    |    SigBuff                |Signal_Buffer                             |  9024|
|23    |    nolabel_line162        |Parallel_Signal_Tap                       |   605|
|24    |      Parallel_RAM         |Demux_RAM_Parallel_Output                 |   384|
|25    |      Tapper               |Signal_Tap_Logic                          |   221|
+------+---------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 16849 ; free virtual = 25641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1776.133 ; gain = 137.391 ; free physical = 16908 ; free virtual = 25700
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1776.133 ; gain = 514.984 ; free physical = 16918 ; free virtual = 25710
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1633 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 386 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LDC => LDCE: 384 instances

INFO: [Common 17-83] Releasing license: Synthesis
239 Infos, 95 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1786.875 ; gain = 537.414 ; free physical = 16911 ; free virtual = 25703
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/synth_1/Zynq_Base_Phased_Array_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Zynq_Base_Phased_Array_wrapper_utilization_synth.rpt -pb Zynq_Base_Phased_Array_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1810.887 ; gain = 0.000 ; free physical = 16909 ; free virtual = 25703
INFO: [Common 17-206] Exiting Vivado at Mon Nov 15 22:29:06 2021...
