<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn170627171651"></A><B><U><big>pn170627171651</big></U></B>
#Start recording tcl command: 6/27/2017 16:38:57
#Project Location: E:/fpgaproject/stepmxo2/STEP_V21_Code; Project name: STEP_V21_Code
prj_project open "E:/fpgaproject/stepmxo2/STEP_V21_Code/STEP_V21_Code.ldf"
prj_project close
#Stop recording: 6/27/2017 17:16:51



<A name="pn171017180742"></A><B><U><big>pn171017180742</big></U></B>
#Start recording tcl command: 10/17/2017 15:26:17
#Project Location: E:/fpgaproject/stepmxo2/STEP_V21_Code; Project name: STEP_V21_Code
prj_project open "E:/fpgaproject/stepmxo2/STEP_V21_Code/STEP_V21_Code.ldf"
#Stop recording: 10/17/2017 18:07:42



<A name="pn180409100158"></A><B><U><big>pn180409100158</big></U></B>
#Start recording tcl command: 4/9/2018 09:01:01
#Project Location: E:/fpgaproject/stepmxo2/STEP_V21_Code; Project name: STEP_V21_Code
prj_project open "E:/fpgaproject/stepmxo2/STEP_V21_Code/STEP_V21_Code.ldf"
prj_project close
#Stop recording: 4/9/2018 10:01:58



<A name="pn180423190336"></A><B><U><big>pn180423190336</big></U></B>
#Start recording tcl command: 4/23/2018 18:56:28
#Project Location: E:/fpgaproject/stepmxo2/STEP_V21_Code; Project name: STEP_V21_Code
prj_project open "E:/fpgaproject/stepmxo2/STEP_V21_Code/STEP_V21_Code.ldf"
#Stop recording: 4/23/2018 19:03:37



<A name="pn180531190121"></A><B><U><big>pn180531190121</big></U></B>
#Start recording tcl command: 5/31/2018 16:21:30
#Project Location: E:/fpgaproject/stepmxo2/STEP_V21_Code; Project name: STEP_V21_Code
prj_project open "E:/fpgaproject/stepmxo2/STEP_V21_Code/STEP_V21_Code.ldf"
#Stop recording: 5/31/2018 19:01:21



<A name="pn180822215118"></A><B><U><big>pn180822215118</big></U></B>
#Start recording tcl command: 8/22/2018 21:00:02
#Project Location: E:/fpgaproject/stepmxo2/STEP_V21_Code; Project name: STEP_V21_Code
prj_project open "E:/fpgaproject/stepmxo2/STEP_V21_Code/STEP_V21_Code.ldf"
#Stop recording: 8/22/2018 21:51:18



<A name="pn180927095151"></A><B><U><big>pn180927095151</big></U></B>
#Start recording tcl command: 9/21/2018 14:40:35
#Project Location: E:/fpgaproject/stepmxo2/STEP_V21_Code; Project name: STEP_V21_Code
prj_project open "E:/fpgaproject/stepmxo2/STEP_V21_Code/STEP_V21_Code.ldf"
#Stop recording: 9/27/2018 09:51:51



<A name="pn181030090158"></A><B><U><big>pn181030090158</big></U></B>
#Start recording tcl command: 10/25/2018 18:20:14
#Project Location: E:/fpgaproject/stepmxo2/STEP_V21_Code; Project name: STEP_V21_Code
prj_project open "E:/fpgaproject/stepmxo2/STEP_V21_Code/STEP_V21_Code.ldf"
#Stop recording: 10/30/2018 09:01:58



<A name="pn181103164721"></A><B><U><big>pn181103164721</big></U></B>
#Start recording tcl command: 10/31/2018 15:55:24
#Project Location: E:/fpgaproject/stepmxo2/STEP_V21_Code; Project name: STEP_V21_Code
prj_project open "E:/fpgaproject/stepmxo2/STEP_V21_Code/STEP_V21_Code.ldf"
#Stop recording: 11/3/2018 16:47:21



<A name="pn181122110321"></A><B><U><big>pn181122110321</big></U></B>
#Start recording tcl command: 11/22/2018 09:11:53
#Project Location: E:/fpgaproject/stepmxo2/STEP_V21_Code; Project name: STEP_V21_Code
prj_project open "E:/fpgaproject/stepmxo2/STEP_V21_Code/STEP_V21_Code.ldf"
#Stop recording: 11/22/2018 11:03:21



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
