Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot JK_Testbench_behav xil_defaultlib.JK_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'Qbar' might have multiple concurrent drivers [C:/intelFPGA/FPGAprojects/SystemVerilogDescriptionOfFlops/jkff/jkff.srcs/sources_1/new/JK_Test.sv:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JK_Test
Compiling module xil_defaultlib.JK_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot JK_Testbench_behav
