Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jun 25 13:02:21 2019
| Host         : joseangelSSD-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file PICtop_timing_summary_routed.rpt -rpx PICtop_timing_summary_routed.rpx
| Design       : PICtop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2216 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.172        0.000                      0                 4411        0.059        0.000                      0                 4411        3.000        0.000                       0                  2222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_Gen    {0.000 25.000}     50.000          20.000          
  clkfbout_Clk_Gen    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_Gen_1  {0.000 25.000}     50.000          20.000          
  clkfbout_Clk_Gen_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_Clk_Gen         31.172        0.000                      0                 4411        0.162        0.000                      0                 4411       24.500        0.000                       0                  2218  
  clkfbout_Clk_Gen                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_Clk_Gen_1       31.175        0.000                      0                 4411        0.162        0.000                      0                 4411       24.500        0.000                       0                  2218  
  clkfbout_Clk_Gen_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Clk_Gen_1  clk_out1_Clk_Gen         31.172        0.000                      0                 4411        0.059        0.000                      0                 4411  
clk_out1_Clk_Gen    clk_out1_Clk_Gen_1       31.172        0.000                      0                 4411        0.059        0.000                      0                 4411  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen
  To Clock:  clk_out1_Clk_Gen

Setup :            0  Failing Endpoints,  Worst Slack       31.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.172ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.613ns  (logic 2.722ns (14.625%)  route 15.891ns (85.375%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 48.651 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.917    17.887    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X48Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.672    48.651    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X48Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]/C
                         clock pessimism              0.568    49.219    
                         clock uncertainty           -0.103    49.116    
    SLICE_X48Y15         FDRE (Setup_fdre_C_D)       -0.058    49.058    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]
  -------------------------------------------------------------------
                         required time                         49.058    
                         arrival time                         -17.887    
  -------------------------------------------------------------------
                         slack                                 31.172    

Slack (MET) :             31.200ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.571ns  (logic 2.722ns (14.657%)  route 15.849ns (85.343%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 48.647 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.876    17.846    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X49Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.668    48.647    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X49Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]/C
                         clock pessimism              0.568    49.215    
                         clock uncertainty           -0.103    49.112    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.067    49.045    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]
  -------------------------------------------------------------------
                         required time                         49.045    
                         arrival time                         -17.846    
  -------------------------------------------------------------------
                         slack                                 31.200    

Slack (MET) :             31.202ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.569ns  (logic 2.722ns (14.659%)  route 15.847ns (85.341%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 48.647 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.874    17.844    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X47Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.668    48.647    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X47Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]/C
                         clock pessimism              0.568    49.215    
                         clock uncertainty           -0.103    49.112    
    SLICE_X47Y18         FDRE (Setup_fdre_C_D)       -0.067    49.045    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]
  -------------------------------------------------------------------
                         required time                         49.045    
                         arrival time                         -17.844    
  -------------------------------------------------------------------
                         slack                                 31.202    

Slack (MET) :             31.218ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.552ns  (logic 2.722ns (14.672%)  route 15.830ns (85.328%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 48.646 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.856    17.826    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X49Y19         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.667    48.646    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X49Y19         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]/C
                         clock pessimism              0.568    49.214    
                         clock uncertainty           -0.103    49.111    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)       -0.067    49.044    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]
  -------------------------------------------------------------------
                         required time                         49.044    
                         arrival time                         -17.826    
  -------------------------------------------------------------------
                         slack                                 31.218    

Slack (MET) :             31.242ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.567ns  (logic 2.722ns (14.660%)  route 15.845ns (85.340%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 48.649 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.872    17.842    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X50Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.670    48.649    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X50Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]/C
                         clock pessimism              0.568    49.217    
                         clock uncertainty           -0.103    49.114    
    SLICE_X50Y15         FDRE (Setup_fdre_C_D)       -0.031    49.083    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]
  -------------------------------------------------------------------
                         required time                         49.083    
                         arrival time                         -17.842    
  -------------------------------------------------------------------
                         slack                                 31.242    

Slack (MET) :             31.352ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.419ns  (logic 2.722ns (14.778%)  route 15.697ns (85.222%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 48.647 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.723    17.693    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X48Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.668    48.647    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X48Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]/C
                         clock pessimism              0.568    49.215    
                         clock uncertainty           -0.103    49.112    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)       -0.067    49.045    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]
  -------------------------------------------------------------------
                         required time                         49.045    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                 31.352    

Slack (MET) :             31.354ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.420ns  (logic 2.722ns (14.777%)  route 15.698ns (85.223%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 48.650 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.725    17.695    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X49Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.671    48.650    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X49Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]/C
                         clock pessimism              0.568    49.218    
                         clock uncertainty           -0.103    49.115    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)       -0.067    49.048    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]
  -------------------------------------------------------------------
                         required time                         49.048    
                         arrival time                         -17.695    
  -------------------------------------------------------------------
                         slack                                 31.354    

Slack (MET) :             31.388ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.372ns  (logic 2.722ns (14.816%)  route 15.650ns (85.184%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 48.650 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.677    17.647    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X48Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.671    48.650    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X48Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]/C
                         clock pessimism              0.568    49.218    
                         clock uncertainty           -0.103    49.115    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)       -0.081    49.034    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]
  -------------------------------------------------------------------
                         required time                         49.034    
                         arrival time                         -17.647    
  -------------------------------------------------------------------
                         slack                                 31.388    

Slack (MET) :             31.395ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.378ns  (logic 2.722ns (14.811%)  route 15.656ns (85.189%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 48.649 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.683    17.652    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X51Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.670    48.649    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X51Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]/C
                         clock pessimism              0.568    49.217    
                         clock uncertainty           -0.103    49.114    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)       -0.067    49.047    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]
  -------------------------------------------------------------------
                         required time                         49.047    
                         arrival time                         -17.652    
  -------------------------------------------------------------------
                         slack                                 31.395    

Slack (MET) :             31.439ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.336ns  (logic 2.714ns (14.801%)  route 15.622ns (85.199%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 48.646 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.138     3.879    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.150     4.029 r  CPU_bloque/contents_ram[17][7]_i_11/O
                         net (fo=1, routed)           0.436     4.466    CPU_bloque/contents_ram[17][7]_i_11_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I1_O)        0.326     4.792 r  CPU_bloque/contents_ram[17][7]_i_4/O
                         net (fo=605, routed)         3.953     8.745    rs232dmaramtop_bloque/bloqueRAM/address[0]
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.869 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_91/O
                         net (fo=1, routed)           0.000     8.869    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_91_n_0
    SLICE_X34Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     9.083 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_43/O
                         net (fo=1, routed)           0.000     9.083    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_43_n_0
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     9.171 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_19/O
                         net (fo=1, routed)           1.532    10.703    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_19_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.319    11.022 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_9/O
                         net (fo=1, routed)           0.000    11.022    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_9_n_0
    SLICE_X37Y24         MUXF7 (Prop_muxf7_I1_O)      0.245    11.267 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_6/O
                         net (fo=1, routed)           0.000    11.267    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_6_n_0
    SLICE_X37Y24         MUXF8 (Prop_muxf8_I0_O)      0.104    11.371 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_4/O
                         net (fo=1, routed)           1.008    12.379    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[6]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.316    12.695 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][6]_i_2/O
                         net (fo=260, routed)         4.915    17.610    rs232dmaramtop_bloque/bloqueRAM/D[6]
    SLICE_X47Y20         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.667    48.646    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X47Y20         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]/C
                         clock pessimism              0.568    49.214    
                         clock uncertainty           -0.103    49.111    
    SLICE_X47Y20         FDRE (Setup_fdre_C_D)       -0.062    49.049    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]
  -------------------------------------------------------------------
                         required time                         49.049    
                         arrival time                         -17.610    
  -------------------------------------------------------------------
                         slack                                 31.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.628    -0.536    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.148    -0.388 r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[5]/Q
                         net (fo=1, routed)           0.171    -0.217    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.479    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.101    -0.378    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.226%)  route 0.229ns (60.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.631    -0.533    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.385 r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.229    -0.155    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.458    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.129    -0.329    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.278%)  route 0.124ns (46.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.628    -0.536    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X9Y25          FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.271    rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg[3]
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.900    -0.773    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]/C
                         clock pessimism              0.251    -0.523    
    SLICE_X8Y25          FDCE (Hold_fdce_C_D)         0.076    -0.447    rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.698%)  route 0.199ns (57.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.628    -0.536    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.148    -0.388 r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[4]/Q
                         net (fo=1, routed)           0.199    -0.189    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.479    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.102    -0.377    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.376%)  route 0.244ns (65.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.631    -0.533    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y27          FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.244    -0.160    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.479    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129    -0.350    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.636    -0.528    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X20Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/Q
                         net (fo=28, routed)          0.110    -0.277    rs232dmaramtop_bloque/bloqueDMA/out[2]
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  rs232dmaramtop_bloque/bloqueDMA/contador_recepcion[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    rs232dmaramtop_bloque/bloqueDMA/contador_recepcion[1]_i_1_n_0
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.910    -0.763    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X21Y34         FDCE (Hold_fdce_C_D)         0.092    -0.423    rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.636    -0.528    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X20Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/Q
                         net (fo=28, routed)          0.109    -0.278    rs232dmaramtop_bloque/bloqueDMA/out[2]
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.045    -0.233 r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a[2]_i_1_n_0
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.910    -0.763    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X21Y34         FDCE (Hold_fdce_C_D)         0.091    -0.424    rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.957%)  route 0.119ns (39.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.637    -0.527    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X16Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[4]/Q
                         net (fo=5, routed)           0.119    -0.267    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[4]
    SLICE_X17Y37         LUT4 (Prop_lut4_I1_O)        0.045    -0.222 r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_siguiente[6]
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.912    -0.761    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]/C
                         clock pessimism              0.248    -0.514    
    SLICE_X17Y37         FDCE (Hold_fdce_C_D)         0.092    -0.422    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.164ns (64.506%)  route 0.090ns (35.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.631    -0.533    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.090    -0.278    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[1]
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.903    -0.770    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.238    -0.533    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.053    -0.480    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.637    -0.527    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDCE (Prop_fdce_C_Q)         0.128    -0.399 f  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[7]/Q
                         net (fo=3, routed)           0.069    -0.330    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[7]
    SLICE_X17Y37         LUT6 (Prop_lut6_I0_O)        0.099    -0.231 r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_siguiente[5]
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.912    -0.761    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]/C
                         clock pessimism              0.235    -0.527    
    SLICE_X17Y37         FDCE (Hold_fdce_C_D)         0.091    -0.436    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_Gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y10     rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y10     rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X26Y42     ALU_bloque/A_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X28Y40     ALU_bloque/A_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X28Y40     ALU_bloque/A_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X28Y40     ALU_bloque/A_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X26Y42     ALU_bloque/A_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X26Y42     ALU_bloque/A_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y18     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[102][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X44Y18     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[102][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X40Y18     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[128][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y16     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[129][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y16     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[129][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y16     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[129][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y16     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[129][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y27     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[153][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y27     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[153][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y27     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[153][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y42     ALU_bloque/A_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X28Y40     ALU_bloque/A_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X28Y40     ALU_bloque/A_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X28Y40     ALU_bloque/A_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y42     ALU_bloque/A_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y42     ALU_bloque/A_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X28Y40     ALU_bloque/A_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y40     ALU_bloque/A_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y43     ALU_bloque/B_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X28Y41     ALU_bloque/B_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_Gen
  To Clock:  clkfbout_Clk_Gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_Gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen_1
  To Clock:  clk_out1_Clk_Gen_1

Setup :            0  Failing Endpoints,  Worst Slack       31.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.175ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.613ns  (logic 2.722ns (14.625%)  route 15.891ns (85.375%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 48.651 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.917    17.887    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X48Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.672    48.651    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X48Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]/C
                         clock pessimism              0.568    49.219    
                         clock uncertainty           -0.100    49.120    
    SLICE_X48Y15         FDRE (Setup_fdre_C_D)       -0.058    49.062    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]
  -------------------------------------------------------------------
                         required time                         49.062    
                         arrival time                         -17.887    
  -------------------------------------------------------------------
                         slack                                 31.175    

Slack (MET) :             31.203ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.571ns  (logic 2.722ns (14.657%)  route 15.849ns (85.343%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 48.647 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.876    17.846    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X49Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.668    48.647    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X49Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]/C
                         clock pessimism              0.568    49.215    
                         clock uncertainty           -0.100    49.116    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.067    49.049    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]
  -------------------------------------------------------------------
                         required time                         49.049    
                         arrival time                         -17.846    
  -------------------------------------------------------------------
                         slack                                 31.203    

Slack (MET) :             31.205ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.569ns  (logic 2.722ns (14.659%)  route 15.847ns (85.341%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 48.647 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.874    17.844    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X47Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.668    48.647    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X47Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]/C
                         clock pessimism              0.568    49.215    
                         clock uncertainty           -0.100    49.116    
    SLICE_X47Y18         FDRE (Setup_fdre_C_D)       -0.067    49.049    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]
  -------------------------------------------------------------------
                         required time                         49.049    
                         arrival time                         -17.844    
  -------------------------------------------------------------------
                         slack                                 31.205    

Slack (MET) :             31.221ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.552ns  (logic 2.722ns (14.672%)  route 15.830ns (85.328%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 48.646 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.856    17.826    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X49Y19         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.667    48.646    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X49Y19         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]/C
                         clock pessimism              0.568    49.214    
                         clock uncertainty           -0.100    49.115    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)       -0.067    49.048    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]
  -------------------------------------------------------------------
                         required time                         49.048    
                         arrival time                         -17.826    
  -------------------------------------------------------------------
                         slack                                 31.221    

Slack (MET) :             31.245ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.567ns  (logic 2.722ns (14.660%)  route 15.845ns (85.340%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 48.649 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.872    17.842    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X50Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.670    48.649    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X50Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]/C
                         clock pessimism              0.568    49.217    
                         clock uncertainty           -0.100    49.118    
    SLICE_X50Y15         FDRE (Setup_fdre_C_D)       -0.031    49.087    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]
  -------------------------------------------------------------------
                         required time                         49.087    
                         arrival time                         -17.842    
  -------------------------------------------------------------------
                         slack                                 31.245    

Slack (MET) :             31.355ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.419ns  (logic 2.722ns (14.778%)  route 15.697ns (85.222%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 48.647 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.723    17.693    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X48Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.668    48.647    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X48Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]/C
                         clock pessimism              0.568    49.215    
                         clock uncertainty           -0.100    49.116    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)       -0.067    49.049    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]
  -------------------------------------------------------------------
                         required time                         49.049    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                 31.355    

Slack (MET) :             31.357ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.420ns  (logic 2.722ns (14.777%)  route 15.698ns (85.223%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 48.650 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.725    17.695    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X49Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.671    48.650    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X49Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]/C
                         clock pessimism              0.568    49.218    
                         clock uncertainty           -0.100    49.119    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)       -0.067    49.052    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]
  -------------------------------------------------------------------
                         required time                         49.052    
                         arrival time                         -17.695    
  -------------------------------------------------------------------
                         slack                                 31.357    

Slack (MET) :             31.391ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.372ns  (logic 2.722ns (14.816%)  route 15.650ns (85.184%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 48.650 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.677    17.647    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X48Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.671    48.650    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X48Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]/C
                         clock pessimism              0.568    49.218    
                         clock uncertainty           -0.100    49.119    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)       -0.081    49.038    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]
  -------------------------------------------------------------------
                         required time                         49.038    
                         arrival time                         -17.647    
  -------------------------------------------------------------------
                         slack                                 31.391    

Slack (MET) :             31.398ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.378ns  (logic 2.722ns (14.811%)  route 15.656ns (85.189%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 48.649 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.683    17.652    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X51Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.670    48.649    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X51Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]/C
                         clock pessimism              0.568    49.217    
                         clock uncertainty           -0.100    49.118    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)       -0.067    49.051    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]
  -------------------------------------------------------------------
                         required time                         49.051    
                         arrival time                         -17.652    
  -------------------------------------------------------------------
                         slack                                 31.398    

Slack (MET) :             31.442ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.336ns  (logic 2.714ns (14.801%)  route 15.622ns (85.199%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 48.646 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.138     3.879    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.150     4.029 r  CPU_bloque/contents_ram[17][7]_i_11/O
                         net (fo=1, routed)           0.436     4.466    CPU_bloque/contents_ram[17][7]_i_11_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I1_O)        0.326     4.792 r  CPU_bloque/contents_ram[17][7]_i_4/O
                         net (fo=605, routed)         3.953     8.745    rs232dmaramtop_bloque/bloqueRAM/address[0]
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.869 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_91/O
                         net (fo=1, routed)           0.000     8.869    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_91_n_0
    SLICE_X34Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     9.083 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_43/O
                         net (fo=1, routed)           0.000     9.083    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_43_n_0
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     9.171 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_19/O
                         net (fo=1, routed)           1.532    10.703    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_19_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.319    11.022 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_9/O
                         net (fo=1, routed)           0.000    11.022    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_9_n_0
    SLICE_X37Y24         MUXF7 (Prop_muxf7_I1_O)      0.245    11.267 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_6/O
                         net (fo=1, routed)           0.000    11.267    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_6_n_0
    SLICE_X37Y24         MUXF8 (Prop_muxf8_I0_O)      0.104    11.371 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_4/O
                         net (fo=1, routed)           1.008    12.379    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[6]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.316    12.695 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][6]_i_2/O
                         net (fo=260, routed)         4.915    17.610    rs232dmaramtop_bloque/bloqueRAM/D[6]
    SLICE_X47Y20         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.667    48.646    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X47Y20         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]/C
                         clock pessimism              0.568    49.214    
                         clock uncertainty           -0.100    49.115    
    SLICE_X47Y20         FDRE (Setup_fdre_C_D)       -0.062    49.053    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]
  -------------------------------------------------------------------
                         required time                         49.053    
                         arrival time                         -17.610    
  -------------------------------------------------------------------
                         slack                                 31.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.628    -0.536    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.148    -0.388 r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[5]/Q
                         net (fo=1, routed)           0.171    -0.217    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.479    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.101    -0.378    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.226%)  route 0.229ns (60.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.631    -0.533    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.385 r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.229    -0.155    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.458    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.129    -0.329    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.278%)  route 0.124ns (46.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.628    -0.536    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X9Y25          FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.271    rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg[3]
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.900    -0.773    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]/C
                         clock pessimism              0.251    -0.523    
    SLICE_X8Y25          FDCE (Hold_fdce_C_D)         0.076    -0.447    rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.698%)  route 0.199ns (57.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.628    -0.536    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.148    -0.388 r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[4]/Q
                         net (fo=1, routed)           0.199    -0.189    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.479    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.102    -0.377    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.376%)  route 0.244ns (65.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.631    -0.533    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y27          FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.244    -0.160    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.479    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129    -0.350    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.636    -0.528    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X20Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/Q
                         net (fo=28, routed)          0.110    -0.277    rs232dmaramtop_bloque/bloqueDMA/out[2]
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  rs232dmaramtop_bloque/bloqueDMA/contador_recepcion[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    rs232dmaramtop_bloque/bloqueDMA/contador_recepcion[1]_i_1_n_0
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.910    -0.763    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X21Y34         FDCE (Hold_fdce_C_D)         0.092    -0.423    rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.636    -0.528    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X20Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/Q
                         net (fo=28, routed)          0.109    -0.278    rs232dmaramtop_bloque/bloqueDMA/out[2]
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.045    -0.233 r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a[2]_i_1_n_0
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.910    -0.763    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X21Y34         FDCE (Hold_fdce_C_D)         0.091    -0.424    rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.957%)  route 0.119ns (39.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.637    -0.527    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X16Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[4]/Q
                         net (fo=5, routed)           0.119    -0.267    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[4]
    SLICE_X17Y37         LUT4 (Prop_lut4_I1_O)        0.045    -0.222 r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_siguiente[6]
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.912    -0.761    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]/C
                         clock pessimism              0.248    -0.514    
    SLICE_X17Y37         FDCE (Hold_fdce_C_D)         0.092    -0.422    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.164ns (64.506%)  route 0.090ns (35.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.631    -0.533    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.090    -0.278    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[1]
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.903    -0.770    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.238    -0.533    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.053    -0.480    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.637    -0.527    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDCE (Prop_fdce_C_Q)         0.128    -0.399 f  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[7]/Q
                         net (fo=3, routed)           0.069    -0.330    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[7]
    SLICE_X17Y37         LUT6 (Prop_lut6_I0_O)        0.099    -0.231 r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_siguiente[5]
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.912    -0.761    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]/C
                         clock pessimism              0.235    -0.527    
    SLICE_X17Y37         FDCE (Hold_fdce_C_D)         0.091    -0.436    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_Gen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y10     rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y10     rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X26Y42     ALU_bloque/A_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X28Y40     ALU_bloque/A_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X28Y40     ALU_bloque/A_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X28Y40     ALU_bloque/A_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X26Y42     ALU_bloque/A_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X26Y42     ALU_bloque/A_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y18     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[102][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X44Y18     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[102][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X40Y18     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[128][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y16     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[129][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y16     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[129][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y16     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[129][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y16     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[129][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y27     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[153][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y27     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[153][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y27     rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[153][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y42     ALU_bloque/A_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X28Y40     ALU_bloque/A_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X28Y40     ALU_bloque/A_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X28Y40     ALU_bloque/A_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y42     ALU_bloque/A_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y42     ALU_bloque/A_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X28Y40     ALU_bloque/A_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y40     ALU_bloque/A_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y43     ALU_bloque/B_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X28Y41     ALU_bloque/B_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_Gen_1
  To Clock:  clkfbout_Clk_Gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_Gen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen_1
  To Clock:  clk_out1_Clk_Gen

Setup :            0  Failing Endpoints,  Worst Slack       31.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.172ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.613ns  (logic 2.722ns (14.625%)  route 15.891ns (85.375%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 48.651 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.917    17.887    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X48Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.672    48.651    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X48Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]/C
                         clock pessimism              0.568    49.219    
                         clock uncertainty           -0.103    49.116    
    SLICE_X48Y15         FDRE (Setup_fdre_C_D)       -0.058    49.058    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]
  -------------------------------------------------------------------
                         required time                         49.058    
                         arrival time                         -17.887    
  -------------------------------------------------------------------
                         slack                                 31.172    

Slack (MET) :             31.200ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.571ns  (logic 2.722ns (14.657%)  route 15.849ns (85.343%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 48.647 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.876    17.846    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X49Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.668    48.647    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X49Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]/C
                         clock pessimism              0.568    49.215    
                         clock uncertainty           -0.103    49.112    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.067    49.045    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]
  -------------------------------------------------------------------
                         required time                         49.045    
                         arrival time                         -17.846    
  -------------------------------------------------------------------
                         slack                                 31.200    

Slack (MET) :             31.202ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.569ns  (logic 2.722ns (14.659%)  route 15.847ns (85.341%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 48.647 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.874    17.844    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X47Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.668    48.647    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X47Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]/C
                         clock pessimism              0.568    49.215    
                         clock uncertainty           -0.103    49.112    
    SLICE_X47Y18         FDRE (Setup_fdre_C_D)       -0.067    49.045    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]
  -------------------------------------------------------------------
                         required time                         49.045    
                         arrival time                         -17.844    
  -------------------------------------------------------------------
                         slack                                 31.202    

Slack (MET) :             31.218ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.552ns  (logic 2.722ns (14.672%)  route 15.830ns (85.328%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 48.646 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.856    17.826    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X49Y19         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.667    48.646    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X49Y19         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]/C
                         clock pessimism              0.568    49.214    
                         clock uncertainty           -0.103    49.111    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)       -0.067    49.044    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]
  -------------------------------------------------------------------
                         required time                         49.044    
                         arrival time                         -17.826    
  -------------------------------------------------------------------
                         slack                                 31.218    

Slack (MET) :             31.242ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.567ns  (logic 2.722ns (14.660%)  route 15.845ns (85.340%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 48.649 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.872    17.842    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X50Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.670    48.649    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X50Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]/C
                         clock pessimism              0.568    49.217    
                         clock uncertainty           -0.103    49.114    
    SLICE_X50Y15         FDRE (Setup_fdre_C_D)       -0.031    49.083    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]
  -------------------------------------------------------------------
                         required time                         49.083    
                         arrival time                         -17.842    
  -------------------------------------------------------------------
                         slack                                 31.242    

Slack (MET) :             31.352ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.419ns  (logic 2.722ns (14.778%)  route 15.697ns (85.222%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 48.647 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.723    17.693    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X48Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.668    48.647    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X48Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]/C
                         clock pessimism              0.568    49.215    
                         clock uncertainty           -0.103    49.112    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)       -0.067    49.045    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]
  -------------------------------------------------------------------
                         required time                         49.045    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                 31.352    

Slack (MET) :             31.354ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.420ns  (logic 2.722ns (14.777%)  route 15.698ns (85.223%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 48.650 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.725    17.695    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X49Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.671    48.650    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X49Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]/C
                         clock pessimism              0.568    49.218    
                         clock uncertainty           -0.103    49.115    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)       -0.067    49.048    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]
  -------------------------------------------------------------------
                         required time                         49.048    
                         arrival time                         -17.695    
  -------------------------------------------------------------------
                         slack                                 31.354    

Slack (MET) :             31.388ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.372ns  (logic 2.722ns (14.816%)  route 15.650ns (85.184%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 48.650 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.677    17.647    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X48Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.671    48.650    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X48Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]/C
                         clock pessimism              0.568    49.218    
                         clock uncertainty           -0.103    49.115    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)       -0.081    49.034    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]
  -------------------------------------------------------------------
                         required time                         49.034    
                         arrival time                         -17.647    
  -------------------------------------------------------------------
                         slack                                 31.388    

Slack (MET) :             31.395ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.378ns  (logic 2.722ns (14.811%)  route 15.656ns (85.189%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 48.649 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.683    17.652    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X51Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.670    48.649    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X51Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]/C
                         clock pessimism              0.568    49.217    
                         clock uncertainty           -0.103    49.114    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)       -0.067    49.047    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]
  -------------------------------------------------------------------
                         required time                         49.047    
                         arrival time                         -17.652    
  -------------------------------------------------------------------
                         slack                                 31.395    

Slack (MET) :             31.439ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        18.336ns  (logic 2.714ns (14.801%)  route 15.622ns (85.199%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 48.646 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.138     3.879    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.150     4.029 r  CPU_bloque/contents_ram[17][7]_i_11/O
                         net (fo=1, routed)           0.436     4.466    CPU_bloque/contents_ram[17][7]_i_11_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I1_O)        0.326     4.792 r  CPU_bloque/contents_ram[17][7]_i_4/O
                         net (fo=605, routed)         3.953     8.745    rs232dmaramtop_bloque/bloqueRAM/address[0]
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.869 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_91/O
                         net (fo=1, routed)           0.000     8.869    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_91_n_0
    SLICE_X34Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     9.083 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_43/O
                         net (fo=1, routed)           0.000     9.083    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_43_n_0
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     9.171 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_19/O
                         net (fo=1, routed)           1.532    10.703    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_19_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.319    11.022 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_9/O
                         net (fo=1, routed)           0.000    11.022    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_9_n_0
    SLICE_X37Y24         MUXF7 (Prop_muxf7_I1_O)      0.245    11.267 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_6/O
                         net (fo=1, routed)           0.000    11.267    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_6_n_0
    SLICE_X37Y24         MUXF8 (Prop_muxf8_I0_O)      0.104    11.371 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_4/O
                         net (fo=1, routed)           1.008    12.379    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[6]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.316    12.695 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][6]_i_2/O
                         net (fo=260, routed)         4.915    17.610    rs232dmaramtop_bloque/bloqueRAM/D[6]
    SLICE_X47Y20         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.667    48.646    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X47Y20         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]/C
                         clock pessimism              0.568    49.214    
                         clock uncertainty           -0.103    49.111    
    SLICE_X47Y20         FDRE (Setup_fdre_C_D)       -0.062    49.049    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]
  -------------------------------------------------------------------
                         required time                         49.049    
                         arrival time                         -17.610    
  -------------------------------------------------------------------
                         slack                                 31.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.628    -0.536    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.148    -0.388 r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[5]/Q
                         net (fo=1, routed)           0.171    -0.217    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.479    
                         clock uncertainty            0.103    -0.376    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.101    -0.275    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.226%)  route 0.229ns (60.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.631    -0.533    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.385 r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.229    -0.155    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.458    
                         clock uncertainty            0.103    -0.355    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.129    -0.226    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.278%)  route 0.124ns (46.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.628    -0.536    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X9Y25          FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.271    rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg[3]
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.900    -0.773    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]/C
                         clock pessimism              0.251    -0.523    
                         clock uncertainty            0.103    -0.420    
    SLICE_X8Y25          FDCE (Hold_fdce_C_D)         0.076    -0.344    rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.698%)  route 0.199ns (57.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.628    -0.536    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.148    -0.388 r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[4]/Q
                         net (fo=1, routed)           0.199    -0.189    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.479    
                         clock uncertainty            0.103    -0.376    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.102    -0.274    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.376%)  route 0.244ns (65.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.631    -0.533    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y27          FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.244    -0.160    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.479    
                         clock uncertainty            0.103    -0.376    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129    -0.247    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.636    -0.528    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X20Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/Q
                         net (fo=28, routed)          0.110    -0.277    rs232dmaramtop_bloque/bloqueDMA/out[2]
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  rs232dmaramtop_bloque/bloqueDMA/contador_recepcion[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    rs232dmaramtop_bloque/bloqueDMA/contador_recepcion[1]_i_1_n_0
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.910    -0.763    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X21Y34         FDCE (Hold_fdce_C_D)         0.092    -0.320    rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.636    -0.528    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X20Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/Q
                         net (fo=28, routed)          0.109    -0.278    rs232dmaramtop_bloque/bloqueDMA/out[2]
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.045    -0.233 r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a[2]_i_1_n_0
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.910    -0.763    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X21Y34         FDCE (Hold_fdce_C_D)         0.091    -0.321    rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.957%)  route 0.119ns (39.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.637    -0.527    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X16Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[4]/Q
                         net (fo=5, routed)           0.119    -0.267    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[4]
    SLICE_X17Y37         LUT4 (Prop_lut4_I1_O)        0.045    -0.222 r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_siguiente[6]
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.912    -0.761    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]/C
                         clock pessimism              0.248    -0.514    
                         clock uncertainty            0.103    -0.411    
    SLICE_X17Y37         FDCE (Hold_fdce_C_D)         0.092    -0.319    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.164ns (64.506%)  route 0.090ns (35.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.631    -0.533    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.090    -0.278    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[1]
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.903    -0.770    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.238    -0.533    
                         clock uncertainty            0.103    -0.430    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.053    -0.377    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.637    -0.527    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDCE (Prop_fdce_C_Q)         0.128    -0.399 f  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[7]/Q
                         net (fo=3, routed)           0.069    -0.330    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[7]
    SLICE_X17Y37         LUT6 (Prop_lut6_I0_O)        0.099    -0.231 r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_siguiente[5]
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.912    -0.761    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]/C
                         clock pessimism              0.235    -0.527    
                         clock uncertainty            0.103    -0.424    
    SLICE_X17Y37         FDCE (Hold_fdce_C_D)         0.091    -0.333    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen
  To Clock:  clk_out1_Clk_Gen_1

Setup :            0  Failing Endpoints,  Worst Slack       31.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.172ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.613ns  (logic 2.722ns (14.625%)  route 15.891ns (85.375%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 48.651 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.917    17.887    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X48Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.672    48.651    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X48Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]/C
                         clock pessimism              0.568    49.219    
                         clock uncertainty           -0.103    49.116    
    SLICE_X48Y15         FDRE (Setup_fdre_C_D)       -0.058    49.058    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[109][2]
  -------------------------------------------------------------------
                         required time                         49.058    
                         arrival time                         -17.887    
  -------------------------------------------------------------------
                         slack                                 31.172    

Slack (MET) :             31.200ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.571ns  (logic 2.722ns (14.657%)  route 15.849ns (85.343%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 48.647 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.876    17.846    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X49Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.668    48.647    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X49Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]/C
                         clock pessimism              0.568    49.215    
                         clock uncertainty           -0.103    49.112    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.067    49.045    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[238][2]
  -------------------------------------------------------------------
                         required time                         49.045    
                         arrival time                         -17.846    
  -------------------------------------------------------------------
                         slack                                 31.200    

Slack (MET) :             31.202ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.569ns  (logic 2.722ns (14.659%)  route 15.847ns (85.341%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 48.647 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.874    17.844    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X47Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.668    48.647    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X47Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]/C
                         clock pessimism              0.568    49.215    
                         clock uncertainty           -0.103    49.112    
    SLICE_X47Y18         FDRE (Setup_fdre_C_D)       -0.067    49.045    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[228][2]
  -------------------------------------------------------------------
                         required time                         49.045    
                         arrival time                         -17.844    
  -------------------------------------------------------------------
                         slack                                 31.202    

Slack (MET) :             31.218ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.552ns  (logic 2.722ns (14.672%)  route 15.830ns (85.328%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 48.646 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.856    17.826    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X49Y19         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.667    48.646    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X49Y19         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]/C
                         clock pessimism              0.568    49.214    
                         clock uncertainty           -0.103    49.111    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)       -0.067    49.044    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[227][2]
  -------------------------------------------------------------------
                         required time                         49.044    
                         arrival time                         -17.826    
  -------------------------------------------------------------------
                         slack                                 31.218    

Slack (MET) :             31.242ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.567ns  (logic 2.722ns (14.660%)  route 15.845ns (85.340%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 48.649 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.872    17.842    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X50Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.670    48.649    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X50Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]/C
                         clock pessimism              0.568    49.217    
                         clock uncertainty           -0.103    49.114    
    SLICE_X50Y15         FDRE (Setup_fdre_C_D)       -0.031    49.083    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[96][2]
  -------------------------------------------------------------------
                         required time                         49.083    
                         arrival time                         -17.842    
  -------------------------------------------------------------------
                         slack                                 31.242    

Slack (MET) :             31.352ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.419ns  (logic 2.722ns (14.778%)  route 15.697ns (85.222%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 48.647 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.723    17.693    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X48Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.668    48.647    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X48Y18         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]/C
                         clock pessimism              0.568    49.215    
                         clock uncertainty           -0.103    49.112    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)       -0.067    49.045    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[225][2]
  -------------------------------------------------------------------
                         required time                         49.045    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                 31.352    

Slack (MET) :             31.354ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.420ns  (logic 2.722ns (14.777%)  route 15.698ns (85.223%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 48.650 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.725    17.695    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X49Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.671    48.650    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X49Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]/C
                         clock pessimism              0.568    49.218    
                         clock uncertainty           -0.103    49.115    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)       -0.067    49.048    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[98][2]
  -------------------------------------------------------------------
                         required time                         49.048    
                         arrival time                         -17.695    
  -------------------------------------------------------------------
                         slack                                 31.354    

Slack (MET) :             31.388ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.372ns  (logic 2.722ns (14.816%)  route 15.650ns (85.184%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 48.650 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.677    17.647    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X48Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.671    48.650    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X48Y16         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]/C
                         clock pessimism              0.568    49.218    
                         clock uncertainty           -0.103    49.115    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)       -0.081    49.034    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[106][2]
  -------------------------------------------------------------------
                         required time                         49.034    
                         arrival time                         -17.647    
  -------------------------------------------------------------------
                         slack                                 31.388    

Slack (MET) :             31.395ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.378ns  (logic 2.722ns (14.811%)  route 15.656ns (85.189%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 48.649 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.143     3.884    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.036 r  CPU_bloque/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.354     4.390    CPU_bloque/contents_ram[16][7]_i_17_n_0
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.332     4.722 r  CPU_bloque/contents_ram[16][7]_i_7/O
                         net (fo=601, routed)         4.626     9.348    rs232dmaramtop_bloque/bloqueRAM/address[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.472 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82/O
                         net (fo=1, routed)           0.000     9.472    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_82_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.684 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39/O
                         net (fo=1, routed)           0.000     9.684    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_39_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     9.778 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17/O
                         net (fo=1, routed)           1.307    11.085    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_17_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9/O
                         net (fo=1, routed)           0.000    11.401    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][2]_i_9_n_0
    SLICE_X34Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    11.648 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6/O
                         net (fo=1, routed)           0.000    11.648    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_6_n_0
    SLICE_X34Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.746 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][2]_i_4/O
                         net (fo=1, routed)           0.905    12.651    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[2]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.319    12.970 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][2]_i_2/O
                         net (fo=260, routed)         4.683    17.652    rs232dmaramtop_bloque/bloqueRAM/D[2]
    SLICE_X51Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.670    48.649    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X51Y15         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]/C
                         clock pessimism              0.568    49.217    
                         clock uncertainty           -0.103    49.114    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)       -0.067    49.047    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[99][2]
  -------------------------------------------------------------------
                         required time                         49.047    
                         arrival time                         -17.652    
  -------------------------------------------------------------------
                         slack                                 31.395    

Slack (MET) :             31.439ns  (required time - arrival time)
  Source:                 CPU_bloque/instruccion_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        18.336ns  (logic 2.714ns (14.801%)  route 15.622ns (85.199%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 48.646 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.814    -0.726    CPU_bloque/CLK
    SLICE_X25Y37         FDCE                                         r  CPU_bloque/instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  CPU_bloque/instruccion_reg[5]/Q
                         net (fo=22, routed)          1.780     1.510    CPU_bloque/p_2_in
    SLICE_X27Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.634 r  CPU_bloque/contents_ram[16][7]_i_38/O
                         net (fo=1, routed)           0.701     2.335    CPU_bloque/contents_ram[16][7]_i_38_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  CPU_bloque/contents_ram[16][7]_i_31/O
                         net (fo=1, routed)           0.158     2.617    CPU_bloque/contents_ram[16][7]_i_31_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.741 r  CPU_bloque/contents_ram[16][7]_i_24/O
                         net (fo=16, routed)          1.138     3.879    CPU_bloque/contents_ram[16][7]_i_24_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.150     4.029 r  CPU_bloque/contents_ram[17][7]_i_11/O
                         net (fo=1, routed)           0.436     4.466    CPU_bloque/contents_ram[17][7]_i_11_n_0
    SLICE_X25Y34         LUT2 (Prop_lut2_I1_O)        0.326     4.792 r  CPU_bloque/contents_ram[17][7]_i_4/O
                         net (fo=605, routed)         3.953     8.745    rs232dmaramtop_bloque/bloqueRAM/address[0]
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.869 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_91/O
                         net (fo=1, routed)           0.000     8.869    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_91_n_0
    SLICE_X34Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     9.083 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_43/O
                         net (fo=1, routed)           0.000     9.083    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_43_n_0
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     9.171 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_19/O
                         net (fo=1, routed)           1.532    10.703    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_19_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.319    11.022 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_9/O
                         net (fo=1, routed)           0.000    11.022    rs232dmaramtop_bloque/bloqueRAM/contents_ram[16][6]_i_9_n_0
    SLICE_X37Y24         MUXF7 (Prop_muxf7_I1_O)      0.245    11.267 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_6/O
                         net (fo=1, routed)           0.000    11.267    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_6_n_0
    SLICE_X37Y24         MUXF8 (Prop_muxf8_I0_O)      0.104    11.371 r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[16][6]_i_4/O
                         net (fo=1, routed)           1.008    12.379    rs232dmaramtop_bloque/bloqueDMA/contents_ram[255]_0[6]
    SLICE_X25Y30         LUT5 (Prop_lut5_I0_O)        0.316    12.695 r  rs232dmaramtop_bloque/bloqueDMA/contents_ram[16][6]_i_2/O
                         net (fo=260, routed)         4.915    17.610    rs232dmaramtop_bloque/bloqueRAM/D[6]
    SLICE_X47Y20         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        1.667    48.646    rs232dmaramtop_bloque/bloqueRAM/clk_out1
    SLICE_X47Y20         FDRE                                         r  rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]/C
                         clock pessimism              0.568    49.214    
                         clock uncertainty           -0.103    49.111    
    SLICE_X47Y20         FDRE (Setup_fdre_C_D)       -0.062    49.049    rs232dmaramtop_bloque/bloqueRAM/contents_ram_reg[234][6]
  -------------------------------------------------------------------
                         required time                         49.049    
                         arrival time                         -17.610    
  -------------------------------------------------------------------
                         slack                                 31.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.628    -0.536    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.148    -0.388 r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[5]/Q
                         net (fo=1, routed)           0.171    -0.217    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.479    
                         clock uncertainty            0.103    -0.376    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.101    -0.275    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.226%)  route 0.229ns (60.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.631    -0.533    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.385 r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.229    -0.155    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.458    
                         clock uncertainty            0.103    -0.355    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.129    -0.226    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.278%)  route 0.124ns (46.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.628    -0.536    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X9Y25          FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.271    rs232dmaramtop_bloque/bloqueRS232/Shift/shift_reg[3]
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.900    -0.773    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]/C
                         clock pessimism              0.251    -0.523    
                         clock uncertainty            0.103    -0.420    
    SLICE_X8Y25          FDCE (Hold_fdce_C_D)         0.076    -0.344    rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.698%)  route 0.199ns (57.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.628    -0.536    rs232dmaramtop_bloque/bloqueRS232/Shift/CLK
    SLICE_X8Y25          FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.148    -0.388 r  rs232dmaramtop_bloque/bloqueRS232/Shift/Q_reg[4]/Q
                         net (fo=1, routed)           0.199    -0.189    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.479    
                         clock uncertainty            0.103    -0.376    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.102    -0.274    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.376%)  route 0.244ns (65.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.631    -0.533    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y27          FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.244    -0.160    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.943    -0.730    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y10         RAMB18E1                                     r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.479    
                         clock uncertainty            0.103    -0.376    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129    -0.247    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.636    -0.528    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X20Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/Q
                         net (fo=28, routed)          0.110    -0.277    rs232dmaramtop_bloque/bloqueDMA/out[2]
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  rs232dmaramtop_bloque/bloqueDMA/contador_recepcion[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    rs232dmaramtop_bloque/bloqueDMA/contador_recepcion[1]_i_1_n_0
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.910    -0.763    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X21Y34         FDCE (Hold_fdce_C_D)         0.092    -0.320    rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.636    -0.528    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X20Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[3]/Q
                         net (fo=28, routed)          0.109    -0.278    rs232dmaramtop_bloque/bloqueDMA/out[2]
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.045    -0.233 r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a[2]_i_1_n_0
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.910    -0.763    rs232dmaramtop_bloque/bloqueDMA/clk_out1
    SLICE_X21Y34         FDCE                                         r  rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X21Y34         FDCE (Hold_fdce_C_D)         0.091    -0.321    rs232dmaramtop_bloque/bloqueDMA/FSM_sequential_estado_a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.957%)  route 0.119ns (39.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.637    -0.527    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X16Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[4]/Q
                         net (fo=5, routed)           0.119    -0.267    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[4]
    SLICE_X17Y37         LUT4 (Prop_lut4_I1_O)        0.045    -0.222 r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_siguiente[6]
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.912    -0.761    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]/C
                         clock pessimism              0.248    -0.514    
                         clock uncertainty            0.103    -0.411    
    SLICE_X17Y37         FDCE (Hold_fdce_C_D)         0.092    -0.319    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[6]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.164ns (64.506%)  route 0.090ns (35.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.631    -0.533    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.090    -0.278    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[1]
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.903    -0.770    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y27         FDRE                                         r  rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.238    -0.533    
                         clock uncertainty            0.103    -0.430    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.053    -0.377    rs232dmaramtop_bloque/bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.637    -0.527    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDCE (Prop_fdce_C_Q)         0.128    -0.399 f  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[7]/Q
                         net (fo=3, routed)           0.069    -0.330    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[7]
    SLICE_X17Y37         LUT6 (Prop_lut6_I0_O)        0.099    -0.231 r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_siguiente[5]
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rs232dmaramtop_bloque/bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2216, routed)        0.912    -0.761    rs232dmaramtop_bloque/bloqueRS232/Transmitter/CLK
    SLICE_X17Y37         FDCE                                         r  rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]/C
                         clock pessimism              0.235    -0.527    
                         clock uncertainty            0.103    -0.424    
    SLICE_X17Y37         FDCE (Hold_fdce_C_D)         0.091    -0.333    rs232dmaramtop_bloque/bloqueRS232/Transmitter/pulse_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.102    





