Source Block: hdl/projects/fmcomms5/zc702/system_top.v@246:256@HdlIdDef
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;
  wire    [ 63:0] ad9361_0_adc_ddata;
  wire    [ 63:0] ad9361_0_dac_ddata;
  wire    [ 63:0] ad9361_1_adc_ddata;
  wire    [ 63:0] ad9361_1_dac_ddata;

  // multi-chip synchronization

  always @(posedge ref_clk or negedge sys_100m_resetn) begin
    if (sys_100m_resetn == 1'b0) begin

Diff Content:
- 251   wire    [ 63:0] ad9361_1_dac_ddata;

Clone Blocks:
Clone Blocks 1:
hdl/projects/fmcomms5/zc702/system_top.v@244:254
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;
  wire    [ 63:0] ad9361_0_adc_ddata;
  wire    [ 63:0] ad9361_0_dac_ddata;
  wire    [ 63:0] ad9361_1_adc_ddata;
  wire    [ 63:0] ad9361_1_dac_ddata;

  // multi-chip synchronization


Clone Blocks 2:
hdl/projects/fmcomms5/zc702/system_top.v@242:252
  wire            ref_clk;
  wire    [ 63:0] gpio_i;
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;
  wire    [ 63:0] ad9361_0_adc_ddata;
  wire    [ 63:0] ad9361_0_dac_ddata;
  wire    [ 63:0] ad9361_1_adc_ddata;
  wire    [ 63:0] ad9361_1_dac_ddata;


Clone Blocks 3:
hdl/projects/fmcomms5/zc702/system_top.v@245:255
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;
  wire    [ 63:0] ad9361_0_adc_ddata;
  wire    [ 63:0] ad9361_0_dac_ddata;
  wire    [ 63:0] ad9361_1_adc_ddata;
  wire    [ 63:0] ad9361_1_dac_ddata;

  // multi-chip synchronization

  always @(posedge ref_clk or negedge sys_100m_resetn) begin

Clone Blocks 4:
hdl/projects/fmcomms5/zc702/system_top.v@243:253
  wire    [ 63:0] gpio_i;
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;
  wire    [ 63:0] ad9361_0_adc_ddata;
  wire    [ 63:0] ad9361_0_dac_ddata;
  wire    [ 63:0] ad9361_1_adc_ddata;
  wire    [ 63:0] ad9361_1_dac_ddata;

  // multi-chip synchronization

