// Seed: 1676753991
module module_0;
  wire id_2;
endmodule
module module_1;
  id_2(
      .id_0(id_1), .id_1(1)
  ); module_0();
endmodule
module module_2 (
    output wand id_0,
    input supply0 id_1
);
endmodule
module module_3 (
    output wire id_0,
    input wire id_1,
    output tri1 id_2,
    input tri0 id_3,
    output tri id_4,
    output tri id_5,
    input uwire id_6,
    input wor id_7,
    output tri1 id_8,
    input supply1 id_9,
    output wand id_10,
    input tri1 id_11,
    output wand id_12,
    input tri id_13,
    output wand id_14,
    input supply0 id_15,
    output uwire id_16,
    input supply0 id_17,
    input tri id_18,
    input tri1 id_19,
    output supply1 id_20,
    output supply0 id_21,
    input supply0 id_22,
    input supply0 id_23
);
  assign id_12 = 1 & id_9;
  module_2(
      id_2, id_18
  );
endmodule
