; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i686-linux | FileCheck %s

@ok = internal constant [4 x i8] c"%d\0A\00"
@no = internal constant [4 x i8] c"no\0A\00"

define i1 @func1(i32 %v1, i32 %v2) nounwind {
; CHECK-LABEL: func1:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    subl $12, %esp
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    subl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    jno .LBB0_1
; CHECK-NEXT:  # %bb.2: # %overflow
; CHECK-NEXT:    movl $no, (%esp)
; CHECK-NEXT:    calll printf@PLT
; CHECK-NEXT:    xorl %eax, %eax
; CHECK-NEXT:    addl $12, %esp
; CHECK-NEXT:    retl
; CHECK-NEXT:  .LBB0_1: # %normal
; CHECK-NEXT:    movl %eax, {{[0-9]+}}(%esp)
; CHECK-NEXT:    movl $ok, (%esp)
; CHECK-NEXT:    calll printf@PLT
; CHECK-NEXT:    movb $1, %al
; CHECK-NEXT:    addl $12, %esp
; CHECK-NEXT:    retl
entry:
  %t = call {i32, i1} @llvm.ssub.with.overflow.i32(i32 %v1, i32 %v2)
  %sum = extractvalue {i32, i1} %t, 0
  %obit = extractvalue {i32, i1} %t, 1
  br i1 %obit, label %overflow, label %normal

normal:
  %t1 = tail call i32 (ptr, ...) @printf( ptr @ok, i32 %sum ) nounwind
  ret i1 true

overflow:
  %t2 = tail call i32 (ptr, ...) @printf( ptr @no ) nounwind
  ret i1 false

}

define i1 @func2(i32 %v1, i32 %v2) nounwind {
; CHECK-LABEL: func2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    subl $12, %esp
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    subl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    jae .LBB1_1
; CHECK-NEXT:  # %bb.2: # %carry
; CHECK-NEXT:    movl $no, (%esp)
; CHECK-NEXT:    calll printf@PLT
; CHECK-NEXT:    xorl %eax, %eax
; CHECK-NEXT:    addl $12, %esp
; CHECK-NEXT:    retl
; CHECK-NEXT:  .LBB1_1: # %normal
; CHECK-NEXT:    movl %eax, {{[0-9]+}}(%esp)
; CHECK-NEXT:    movl $ok, (%esp)
; CHECK-NEXT:    calll printf@PLT
; CHECK-NEXT:    movb $1, %al
; CHECK-NEXT:    addl $12, %esp
; CHECK-NEXT:    retl
entry:
  %t = call {i32, i1} @llvm.usub.with.overflow.i32(i32 %v1, i32 %v2)
  %sum = extractvalue {i32, i1} %t, 0
  %obit = extractvalue {i32, i1} %t, 1
  br i1 %obit, label %carry, label %normal

normal:
  %t1 = tail call i32 (ptr, ...) @printf( ptr @ok, i32 %sum ) nounwind
  ret i1 true

carry:
  %t2 = tail call i32 (ptr, ...) @printf( ptr @no ) nounwind
  ret i1 false

}

declare i32 @printf(ptr, ...) nounwind
declare {i32, i1} @llvm.ssub.with.overflow.i32(i32, i32)
declare {i32, i1} @llvm.usub.with.overflow.i32(i32, i32)

define i1 @func3(i32 %x) nounwind {
; CHECK-LABEL: func3:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    decl %eax
; CHECK-NEXT:    seto %al
; CHECK-NEXT:    retl
entry:
  %t = call {i32, i1} @llvm.ssub.with.overflow.i32(i32 %x, i32 1)
  %obit = extractvalue {i32, i1} %t, 1
  ret i1 %obit

}

define i1 @usubo_uge_i64_overflow_used(i64 %x, i64 %y, ptr %p) {
; CHECK-LABEL: usubo_uge_i64_overflow_used:
; CHECK:       # %bb.0:
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ecx
; CHECK-NEXT:    cmpl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    sbbl {{[0-9]+}}(%esp), %ecx
; CHECK-NEXT:    setae %al
; CHECK-NEXT:    retl
  %s = sub i64 %x, %y
  %ov = icmp uge i64 %x, %y
  ret i1 %ov
}

define i1 @usubo_uge_i64_math_overflow_used(i64 %x, i64 %y, ptr %p) {
; CHECK-LABEL: usubo_uge_i64_math_overflow_used:
; CHECK:       # %bb.0:
; CHECK-NEXT:    pushl %esi
; CHECK-NEXT:    .cfi_def_cfa_offset 8
; CHECK-NEXT:    .cfi_offset %esi, -8
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ecx
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %edx
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %esi
; CHECK-NEXT:    subl {{[0-9]+}}(%esp), %edx
; CHECK-NEXT:    sbbl {{[0-9]+}}(%esp), %esi
; CHECK-NEXT:    setae %al
; CHECK-NEXT:    movl %edx, (%ecx)
; CHECK-NEXT:    movl %esi, 4(%ecx)
; CHECK-NEXT:    popl %esi
; CHECK-NEXT:    .cfi_def_cfa_offset 4
; CHECK-NEXT:    retl
  %s = sub i64 %x, %y
  store i64 %s, ptr %p
  %ov = icmp uge i64 %x, %y
  ret i1 %ov
}

define i1 @usubo_ule_i32_overflow_used(i32 %x, i32 %y, ptr %p) {
; CHECK-LABEL: usubo_ule_i32_overflow_used:
; CHECK:       # %bb.0:
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    cmpl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    setae %al
; CHECK-NEXT:    retl
  %s = sub i32 %y, %x
  %ov = icmp ule i32 %x, %y
  ret i1 %ov
}

define i1 @usubo_ne_zero_i16_overflow_used(i16 %x, ptr %p) {
; CHECK-LABEL: usubo_ne_zero_i16_overflow_used:
; CHECK:       # %bb.0:
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ecx
; CHECK-NEXT:    movzwl {{[0-9]+}}(%esp), %edx
; CHECK-NEXT:    subw $1, %dx
; CHECK-NEXT:    setae %al
; CHECK-NEXT:    movw %dx, (%ecx)
; CHECK-NEXT:    retl
  %s = sub i16 %x, 1
  store i16 %s, ptr %p
  %ov = icmp ne i16 %x, 0
  ret i1 %ov
}

define i1 @usubo_eq_zero_i8_overflow_used(i8 %x, ptr %p) {
; CHECK-LABEL: usubo_eq_zero_i8_overflow_used:
; CHECK:       # %bb.0:
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ecx
; CHECK-NEXT:    xorl %edx, %edx
; CHECK-NEXT:    subb {{[0-9]+}}(%esp), %dl
; CHECK-NEXT:    setae %al
; CHECK-NEXT:    movb %dl, (%ecx)
; CHECK-NEXT:    retl
  %s = sub i8 0, %x
  store i8 %s, ptr %p
  %ov = icmp eq i8 %x, 0
  ret i1 %ov
}
