* Thu Nov 05 20:24:49 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
* Transfer Net ADR , Driver designator1
* Mon Jul 20 2015 2015.07rc1 , Copyright (c) Signal Integrity Software, Inc.
*
* Interface File C:\Myproject\SDRAM\interfaces\SDRAM1\SDRAM1.edk
* Log File     generate_spice.log
*
** #PARAM TRANSFER_NET ADR
** #PARAM SIMULATION_DEPTH SL_Pad/Pad
** #PARAM DUTY_CYCLE,
** #PARAM UNCORRELATED_ETCH,
** #PARAM SIMULATOR IsSpice4
** #PARAM DRIVER designator1
** #PARAM AC_NOISE +/-0.00V
** #PARAM AC_NOISE_SOURCE tnet
** #PARAM AGGRESSORS 0
** #PARAM DRIVER_MODEL IBIS
** #PARAM RECEIVER_MODEL IBIS
** #PARAM SUB_CIRCUIT ADR.tsc
** #PARAM CORNER FFFE
** #PARAM $T1:DELAY 4in
** #PARAM UI 10n
*
.probe/csdf
.option temp= 0.
Vv_stimulus v_stimulus 0 pwlb( 0.000n 0v
+ 10.000n 0v 10.0460n .46 10.0480n .48 10.0490n .49 10.0510n .51 10.0520n .52 10.0530n .54 10.100n 1v
+ 20.000n 1v 20.0460n .54 20.0480n .52 20.0490n .51 20.0510n .49 20.0520n .48 20.0530n .46 20.100n 0v
+ 30.000n 0v 30.0460n .46 30.0480n .48 30.0490n .49 30.0510n .51 30.0520n .52 30.0530n .54 30.100n 1v
+ 40.000n 1v 40.0460n .54 40.0480n .52 40.0490n .51 40.0510n .49 40.0520n .48 40.0530n .46 40.100n 0v
+ 50.000n 0v 50.0460n .46 50.0480n .48 50.0490n .49 50.0510n .51 50.0520n .52 50.0530n .54 50.100n 1v
+ 60.000n 1v 60.0460n .54 60.0480n .52 60.0490n .51 60.0510n .49 60.0520n .48 60.0530n .46 60.100n 0v
+ 70.000n 0v 70.0460n .46 70.0480n .48 70.0490n .49 70.0510n .51 70.0520n .52 70.0530n .54 70.100n 1v
+ 80.000n 1v 80.0460n .54 80.0480n .52 80.0490n .51 80.0510n .49 80.0520n .48 80.0530n .46 80.100n 0v
+ 90.000n 0v 90.0460n .46 90.0480n .48 90.0490n .49 90.0510n .51 90.0520n .52 90.0530n .54 90.100n 1v
+ 100.000n 1v 100.0460n .54 100.0480n .52 100.0490n .51 100.0510n .49 100.0520n .48 100.0530n .46 100.100n 0v
+ 110.000n 0v 110.0460n .46 110.0480n .48 110.0490n .49 110.0510n .51 110.0520n .52 110.0530n .54 110.100n 1v
+ 120.000n 1v 120.0460n .54 120.0480n .52 120.0490n .51 120.0510n .49 120.0520n .48 120.0530n .46 120.100n 0v
+ 130.000n 0v 130.0460n .46 130.0480n .48 130.0490n .49 130.0510n .51 130.0520n .52 130.0530n .54 130.100n 1v
+ 140.000n 1v 140.0460n .54 140.0480n .52 140.0490n .51 140.0510n .49 140.0520n .48 140.0530n .46 140.100n 0v
+ 150.000n 0v 150.0460n .46 150.0480n .48 150.0490n .49 150.0510n .51 150.0520n .52 150.0530n .54 150.100n 1v
+ 160.000n 1v 160.0460n .54 160.0480n .52 160.0490n .51 160.0510n .49 160.0520n .48 160.0530n .46 160.100n 0v 170.000n 0v )
** #PARAM PATTERN default_clock
.tran 20pS 174nS
Vone one 0 DC 1.
Vzero zero 0 DC 0.
Rone one 0 1.
Rzero zero 0 1.e-5
.options Minstep=20p
VTimeStep TimeStep 0 DC 1.
TTimeStep TimeStep 0 0 0 Zo=50. TD=40p
* options
* options from: C:\SiSoft\2015.07\etc\defaults\default_isspice4_options.inc
.options Itl1=500
.options Itl4=500
.options ICSTEP=40
.options autotol=2
.options ACCT
* options from: C:\Myproject\SDRAM\managed_data\project_defaults\isspice4_options.inc
*File C:\Myproject\SDRAM\managed_data\project_defaults\isspice4_options.inc
*
*
Vvssq_designator1 vssq_designator1 0 DC 0.
Vvddq_designator1 vddq_designator1 0 DC 3.465
Ven_designator1 en_designator1 0 1.
Rdesignator1 designator1_pin designator1_pkg .14
Ldesignator1 designator1_pkg designator1_pad 1.66n
Cdesignator1 designator1_pin 0 440f
* Buffer designator1 fast driver, stratix.ibs Stratix 1s_cmos33_io_d8ps ADDCmd ADDCmd 3.465 0. port1
*
Rdesignator1_z designator1_z 0 1Meg
Xdesignator1 vddq_designator1 vssq_designator1 designator1_pad v_stimulus en_designator1 designator1_z
+ vddq_designator1 vssq_designator1
+ stratix_1s_cmos33_io_d8ps_FF
*
*
*
Vvssq_designator2 vssq_designator2 0 DC 0.
Vvddq_designator2 vddq_designator2 0 DC 3.465
Rdesignator2 designator2_pin designator2_pkg .356
Ldesignator2 designator2_pkg designator2_pad 6.96n
Cdesignator2 designator2_pin 0 1.25p
* Buffer designator2 fast receiver, y95c.ibs MT48LC32M4A2 input 23 A0 3.465 0. port2
*
Rdesignator2_z designator2_z 0 1Meg
Xdesignator2 vddq_designator2 vssq_designator2 designator2_pad designator2_z
+ y95c_input_FF
*
*
*
Vvssq_designator3 vssq_designator3 0 DC 0.
Vvddq_designator3 vddq_designator3 0 DC 3.465
Rdesignator3 designator3_pin designator3_pkg .356
Ldesignator3 designator3_pkg designator3_pad 6.96n
Cdesignator3 designator3_pin 0 1.25p
* Buffer designator3 fast passive, y95c.ibs MT48LC32M4A2 input 23 A0 3.465 0. port3
*
Rdesignator3_z designator3_z 0 1Meg
Xdesignator3 vddq_designator3 vssq_designator3 designator3_pad designator3_z
+ y95c_input_FF
*
*#save v(v_stimulus)
*#save v(designator1_pad)
*#save v(designator2_pad)
*#save v(designator3_pad)
*#save v(designator1_pin)
*#save v(designator2_pin)
*#save v(designator3_pin)
*#save v(designator2_z)
.SUBCKT stratix_1s_cmos33_io_d8ps_FF PU_REF PD_REF PAD A EN Z PC_REF GC_REF
*
*
* C_comp
CCOMP PAD GC_REF +3.00000E-12 IC=0
*
RA A 0 1Meg
VINIT Vini 0    dc 200n
RETIR ETR  Vini 1G
CETR  ETR  0    1n
BETR  0    ETR  I= Time < 40p ? 0. : 1n
RETIF ETF  Vini 1G
CETF  ETF  0    1n
BETF  0    ETF  I= Time < 40p ? 0. : 1n
RETR ETR 0 R= V(A) > .5 ? 1G  : .02
RETF ETF 0 R= V(A) > .5 ? .02 : 1G
* Input Receiver
BZ Z 0 V= V(PAD) > 1.200 ? 1.0 : 0.0
RZZ Z  0 1MEG
*
* Ground Clamp Structure;
XGC GC_Current 0 PAD GC_REF GND_CLAMP
BGC PAD GC_REF I= V(GC_Current)
*
* Power Clamp Structure;
XPC PC_Current 0 PC_REF PAD POWER_CLAMP
BPC PAD PC_REF I= V(PC_Current)
*
* Pull Down Structure;
AKT_PD_R ETR KT_PD_R KT_PD_R_T
AKT_PD_F ETF KT_PD_F KT_PD_F_T
.model KT_PD_R_T pwl2(
+ xy_array = [ 0. 1. 7.6p 1. 15.2p 1. 60.8p 1.004 68.4p 1. 91.2p 1.002 98.8p 1.004 121.6p 1.002 129.2p 1.001 136.8p .999 167.2p .997 174.8p .994
+ 182.4p .986 190p .982 197.6p .979 205.2p .976 212.8p .969 220.4p .956 228p .94 235.6p .92 243.2p .9 250.8p .879
+ 258.4p .865 266p .833 273.6p .791 281.2p .736 288.8p .677 296.4p .618 304p .562 311.6p .515 319.2p .499 326.8p .437
+ 333.133p .387 339.467p .352 345.8p .329 352.133p .313 358.467p .303 364.8p .295 372.4p .288 380p .283 387.6p .278 395.2p .273
+ 402.8p .269 410.4p .264 418p .259 425.6p .255 433.2p .25 440.8p .247 448.4p .244 456p .241 463.6p .238 471.2p .235
+ 478.8p .232 486.4p .229 494p .224 501.6p .22 509.2p .216 516.8p .209 524.4p .221 532p .215 539.6p .208 547.2p .204
+ 554.8p .2 570p .198 577.6p .194 585.2p .19 592.8p .187 608p .185 615.6p .181 623.2p .178 630.8p .175 646p .171
+ 653.6p .168 661.2p .164 668.8p .161 684p .158 691.6p .154 699.2p .15 706.8p .147 714.4p .145 722p .141 729.6p .137
+ 737.2p .134 744.8p .13 752.4p .129 760p .125 767.6p .122 775.2p .118 782.8p .114 790.4p .112 798p .108 805.6p .104
+ 813.2p .1 820.8p .097 828.4p .095 836p .092 843.6p .088 851.2p .084 858.8p .081 866.4p .08 874p .077 881.6p .074
+ 889.2p .071 896.8p .069 919.6p .065 927.2p .062 934.8p .061 942.4p .062 957.6p .059 965.2p .057 972.8p .054 980.4p .055
+ 988p .054 995.6p .051 1.003n .049 1.011n .048 1.018n .049 1.034n .047 1.041n .045 1.049n .044 1.072n .042 1.079n .041
+ 1.102n .039 1.11n .038 1.117n .036 1.14n .035 1.148n .034 1.155n .033 1.186n .031 1.193n .03 1.216n .028 1.231n .027
+ 1.269n .025 1.292n .024 1.307n .023 1.338n .021 1.353n .02 1.376n .019 1.398n .018 1.421n .017 1.49n .016 1.512n .015
+ 1.535n .014 1.558n .013 1.626n .011 1.649n .01 1.748n .009 1.778n .008 1.854n .007 1.968n .006 2.06n .004 2.098n .005
+ 2.12n .004 2.242n .003 2.402n .002 2.637n 960.25u 5.69n 0. 5.698n 0. 5.706n 0. 105.706n 0. ]  )
.model KT_PD_F_T pwl2(
+ xy_array = [ 0. .008 7.6p 1. 15.2p .004 30.4p .01 38p .012 45.6p .013 76p .012 98.8p .013 106.4p .014 121.6p .016 129.2p .017 136.8p .019
+ 144.4p .023 152p .026 159.6p .028 167.2p .032 174.8p .036 182.4p .045 190p .051 197.6p .056 205.2p .061 212.8p .068
+ 220.4p .079 228p .087 235.6p .094 243.2p .091 250.8p .077 258.4p .04 266p .016 273.6p -422.854u 281.2p -.012 288.8p -.026
+ 296.4p -.046 304p -.061 311.6p -.075 319.2p -.081 333.133p -.076 339.467p -.07 345.8p -.068 352.133p -.071 364.8p -.067 372.4p -.056
+ 380p -.052 387.6p -.049 402.8p -.045 410.4p -.039 418p -.035 425.6p -.033 433.2p -.031 440.8p -.028 448.4p -.022 456p -.019
+ 463.6p -.016 471.2p -.014 478.8p -.01 486.4p -.004 494p 251.894u 501.6p .003 509.2p .007 516.8p .013 524.4p .022 532p .029
+ 539.6p .034 547.2p .038 554.8p .043 562.4p .05 570p .056 577.6p .06 585.2p .065 592.8p .07 600.4p .077 608p .082
+ 615.6p .087 623.2p .091 630.8p .097 638.4p .103 646p .109 653.6p .113 661.2p .118 668.8p .123 676.4p .129 684p .134
+ 691.6p .139 699.2p .143 706.8p .148 714.4p .153 722p .159 729.6p .163 737.2p .168 744.8p .173 752.4p .179 760p .184
+ 767.6p .189 775.2p .193 782.8p .198 790.4p .203 798p .208 805.6p .212 813.2p .216 820.8p .221 828.4p .226 836p .231
+ 843.6p .235 851.2p .239 858.8p .243 866.4p .248 874p .253 881.6p .257 889.2p .262 896.8p .266 904.4p .271 912p .275
+ 919.6p .279 927.2p .282 934.8p .286 942.4p .294 950p .298 957.6p .301 965.2p .305 972.8p .309 980.4p .314 988p .318
+ 995.6p .321 1.003n .325 1.011n .329 1.018n .334 1.026n .338 1.034n .342 1.041n .346 1.049n .35 1.056n .354 1.064n .358
+ 1.072n .362 1.079n .366 1.087n .37 1.094n .374 1.102n .379 1.11n .382 1.117n .386 1.125n .39 1.132n .394 1.14n .398
+ 1.148n .402 1.155n .406 1.163n .41 1.17n .414 1.178n .418 1.186n .421 1.193n .425 1.201n .429 1.208n .433 1.216n .437
+ 1.224n .441 1.231n .445 1.239n .449 1.246n .453 1.254n .457 1.262n .461 1.269n .465 1.277n .469 1.284n .472 1.292n .476
+ 1.3n .48 1.307n .484 1.315n .488 1.322n .492 1.33n .496 1.338n .5 1.345n .504 1.353n .508 1.36n .511 1.368n .515
+ 1.376n .519 1.383n .523 1.391n .526 1.398n .53 1.406n .533 1.414n .537 1.421n .542 1.429n .546 1.436n .549 1.444n .553
+ 1.452n .557 1.459n .561 1.467n .565 1.474n .568 1.482n .572 1.49n .576 1.497n .58 1.505n .584 1.512n .587 1.52n .591
+ 1.528n .595 1.535n .599 1.543n .603 1.55n .606 1.558n .61 1.566n .615 1.573n .619 1.581n .624 1.588n .628 1.596n .632
+ 1.604n .637 1.611n .642 1.619n .646 1.626n .649 1.634n .653 1.642n .658 1.649n .663 1.657n .666 1.664n .669 1.672n .673
+ 1.68n .678 1.687n .682 1.695n .686 1.702n .689 1.71n .692 1.718n .697 1.725n .701 1.733n .705 1.74n .708 1.748n .712
+ 1.756n .717 1.763n .721 1.771n .724 1.778n .727 1.786n .73 1.794n .734 1.801n .738 1.809n .742 1.816n .744 1.824n .748
+ 1.832n .752 1.839n .756 1.847n .759 1.854n .762 1.862n .766 1.87n .77 1.877n .773 1.885n .776 1.892n .777 1.9n .78
+ 1.908n .783 1.915n .786 1.923n .79 1.93n .793 1.938n .796 1.946n .799 1.953n .803 1.961n .806 1.976n .809 1.984n .812
+ 1.991n .815 1.999n .817 2.006n .819 2.014n .821 2.022n .824 2.029n .826 2.037n .829 2.044n .832 2.052n .834 2.06n .837
+ 2.067n .84 2.075n .842 2.082n .843 2.09n .845 2.098n .847 2.105n .849 2.113n .851 2.12n .852 2.128n .854 2.136n .856
+ 2.143n .858 2.151n .86 2.158n .862 2.166n .864 2.174n .866 2.181n .868 2.189n .87 2.196n .871 2.204n .873 2.212n .875
+ 2.219n .877 2.227n .879 2.234n .88 2.242n .881 2.25n .883 2.257n .884 2.265n .886 2.272n .887 2.28n .889 2.288n .89
+ 2.295n .892 2.303n .894 2.31n .895 2.318n .896 2.326n .898 2.333n .899 2.341n .9 2.356n .902 2.364n .903 2.371n .904
+ 2.379n .906 2.386n .907 2.394n .908 2.402n .91 2.409n .911 2.417n .912 2.432n .914 2.44n .915 2.447n .916 2.455n .917
+ 2.462n .919 2.47n .92 2.478n .921 2.493n .923 2.523n .925 2.531n .926 2.538n .927 2.546n .928 2.554n .929 2.569n .931
+ 2.584n .932 2.599n .934 2.614n .935 2.63n .937 2.645n .938 2.66n .94 2.675n .941 2.69n .943 2.706n .944 2.721n .945
+ 2.736n .946 2.751n .948 2.766n .949 2.782n .95 2.797n .951 2.82n .953 2.835n .954 2.85n .955 2.865n .956 2.888n .958
+ 2.911n .959 2.95n .96 2.974n .961 2.998n .962 3.021n .963 3.045n .964 3.069n .965 3.092n .966 3.116n .968 3.14n .969
+ 3.163n .97 3.187n .971 3.211n .972 3.235n .973 3.258n .974 3.282n .975 3.306n .977 3.329n .978 3.361n .979 3.44n .98
+ 3.487n .981 3.535n .982 3.582n .983 3.629n .984 3.677n .985 3.724n .987 3.771n .988 3.866n .989 3.945n .99 4.024n .991
+ 4.103n .992 4.182n .993 4.308n .994 4.45n .995 4.592n .996 4.806n .997 5.074n .998 5.508n .999 5.69n .999 5.698n .999
+ 5.706n 1. 105.706n 1. ] )
*
BPD PAD PD_REF I= V(EN) < .5 ? 0 : ; Off
+ V(A) > .5 ? V(PD_Current)*V(KT_PD_R) : V(PD_Current)*V(KT_PD_F)
XPD PD_Current 0 PAD PD_REF PULL_DOWN
*
* Pullup Structure;
AKT_PU_R ETR KT_PU_R KT_PU_R_T
AKT_PU_F ETF KT_PU_F KT_PU_F_T
.model KT_PU_R_T pwl2(
+ xy_array = [ 0. 0. 7.6p 0. 15.2p 0. 30.4p -.002 53.2p -.003 68.4p -.006 83.6p -.008 98.8p -.009 121.6p -.011 167.2p -.012 174.8p -.015 182.4p -.021
+ 190p -.026 197.6p -.03 205.2p -.033 212.8p -.037 220.4p -.043 228p -.047 235.6p -.051 250.8p -.047 258.4p -.034 266p -.025
+ 273.6p -.019 281.2p -.015 288.8p -.011 296.4p -.008 304p -.005 311.6p -.002 326.8p -972.172u 333.133p -.003 339.467p -.004 364.8p -.003
+ 372.4p -.002 380p -369.047u 395.2p 892.436u 471.2p .002 494p .003 516.8p .005 524.4p .006 539.6p .008 554.8p .01 562.4p .012
+ 570p .013 577.6p .014 585.2p .016 592.8p .017 600.4p .02 608p .022 615.6p .024 623.2p .025 630.8p .027 638.4p .031
+ 646p .033 653.6p .035 661.2p .037 668.8p .04 676.4p .044 684p .047 691.6p .049 699.2p .051 706.8p .054 714.4p .058
+ 722p .061 729.6p .064 737.2p .066 744.8p .069 752.4p .074 760p .077 767.6p .08 775.2p .082 782.8p .086 790.4p .09
+ 798p .093 805.6p .096 813.2p .099 820.8p .101 828.4p .107 836p .111 843.6p .113 851.2p .116 858.8p .12 866.4p .125
+ 874p .128 881.6p .131 889.2p .134 896.8p .138 904.4p .143 912p .147 919.6p .15 927.2p .154 934.8p .158 942.4p .163
+ 950p .167 957.6p .171 965.2p .174 972.8p .178 980.4p .184 988p .188 995.6p .191 1.003n .195 1.011n .199 1.018n .205
+ 1.026n .209 1.034n .213 1.041n .217 1.049n .221 1.056n .227 1.064n .231 1.072n .235 1.079n .239 1.087n .244 1.094n .249
+ 1.102n .254 1.11n .258 1.117n .262 1.125n .267 1.132n .273 1.14n .277 1.148n .282 1.155n .286 1.163n .291 1.17n .297
+ 1.178n .302 1.186n .307 1.193n .311 1.201n .317 1.208n .323 1.216n .329 1.224n .334 1.231n .339 1.239n .344 1.246n .35
+ 1.254n .356 1.262n .361 1.269n .366 1.277n .372 1.284n .379 1.292n .385 1.3n .391 1.307n .397 1.315n .403 1.322n .409
+ 1.33n .415 1.338n .421 1.345n .427 1.353n .434 1.36n .44 1.368n .447 1.376n .453 1.383n .46 1.391n .466 1.398n .472
+ 1.406n .479 1.414n .486 1.421n .493 1.429n .499 1.436n .506 1.444n .513 1.452n .52 1.459n .527 1.467n .534 1.474n .54
+ 1.482n .547 1.49n .555 1.497n .562 1.505n .569 1.512n .574 1.52n .58 1.528n .587 1.535n .594 1.543n .6 1.55n .605
+ 1.558n .611 1.566n .618 1.573n .624 1.581n .63 1.588n .635 1.596n .64 1.604n .647 1.611n .653 1.619n .659 1.626n .662
+ 1.634n .667 1.642n .672 1.649n .678 1.657n .684 1.664n .687 1.672n .692 1.68n .697 1.687n .703 1.695n .708 1.702n .711
+ 1.71n .716 1.718n .722 1.725n .727 1.733n .731 1.74n .734 1.748n .738 1.756n .743 1.763n .748 1.771n .751 1.778n .753
+ 1.786n .756 1.794n .76 1.801n .765 1.809n .768 1.816n .772 1.824n .775 1.832n .779 1.839n .783 1.847n .788 1.854n .789
+ 1.862n .792 1.87n .796 1.877n .799 1.885n .803 1.892n .806 1.9n .809 1.908n .813 1.915n .816 1.923n .819 1.93n .82
+ 1.938n .822 1.946n .825 1.953n .828 1.961n .831 1.968n .833 1.976n .836 1.984n .839 1.991n .842 1.999n .844 2.006n .846
+ 2.014n .849 2.022n .851 2.029n .854 2.037n .856 2.052n .858 2.06n .86 2.067n .862 2.075n .865 2.082n .868 2.09n .87
+ 2.098n .873 2.105n .875 2.113n .876 2.128n .878 2.136n .879 2.143n .881 2.151n .883 2.158n .885 2.166n .887 2.174n .889
+ 2.181n .891 2.189n .893 2.196n .894 2.204n .896 2.212n .898 2.219n .9 2.227n .901 2.25n .902 2.257n .904 2.265n .905
+ 2.272n .907 2.28n .909 2.288n .911 2.295n .912 2.303n .914 2.318n .916 2.326n .917 2.333n .918 2.341n .92 2.348n .921
+ 2.356n .922 2.364n .924 2.371n .925 2.394n .926 2.409n .928 2.417n .929 2.424n .93 2.432n .931 2.44n .933 2.447n .934
+ 2.462n .935 2.478n .937 2.493n .939 2.516n .941 2.523n .942 2.531n .943 2.538n .944 2.546n .946 2.554n .947 2.569n .948
+ 2.607n .949 2.622n .95 2.637n .951 2.652n .953 2.675n .954 2.69n .956 2.706n .957 2.721n .959 2.736n .96 2.751n .961
+ 2.766n .962 2.782n .964 2.82n .965 2.842n .966 2.865n .968 2.888n .969 2.911n .97 2.966n .971 2.998n .973 3.029n .974
+ 3.061n .975 3.092n .976 3.124n .977 3.156n .978 3.187n .98 3.219n .981 3.25n .982 3.282n .983 3.313n .984 3.345n .985
+ 3.44n .986 3.495n .988 3.55n .989 3.606n .99 3.661n .991 3.716n .992 3.771n .993 3.874n .994 3.969n .995 4.063n .996
+ 4.158n .997 4.371n .998 5.271n .999 5.69n 1. 5.698n 1. 5.706n 1. 105.706n 1. ] )
.model KT_PU_F_T pwl2(
+ xy_array = [ 0. 1. 15.2p 1.002 30.4p 1.005 114p 1.007 136.8p 1.01 144.4p 1.012 159.6p 1.015 174.8p 1.019 182.4p 1.022 190p 1.025 197.6p 1.028
+ 205.2p 1.031 212.8p 1.034 220.4p 1.039 228p 1.043 235.6p 1.046 250.8p 1.038 258.4p 1.02 266p 1.008 273.6p .998 281.2p .985
+ 288.8p .964 296.4p .928 304p .902 311.6p .881 319.2p .861 326.8p .835 333.133p .774 339.467p .744 345.8p .721 352.133p .705
+ 358.467p .671 364.8p .62 372.4p .577 380p .527 387.6p .49 395.2p .481 402.8p .426 410.4p .389 418p .361 425.6p .338
+ 433.2p .318 440.8p .301 448.4p .289 456p .275 463.6p .263 471.2p .252 478.8p .243 486.4p .238 494p .232 501.6p .226
+ 509.2p .221 516.8p .217 532p .214 539.6p .209 547.2p .204 554.8p .201 570p .196 577.6p .193 585.2p .185 592.8p .183
+ 608p .178 615.6p .174 623.2p .17 630.8p .166 638.4p .164 646p .16 653.6p .156 661.2p .152 668.8p .149 676.4p .146
+ 684p .142 691.6p .139 699.2p .135 706.8p .132 714.4p .129 722p .126 729.6p .122 737.2p .119 744.8p .116 752.4p .114
+ 760p .111 767.6p .108 775.2p .104 782.8p .101 790.4p .098 798p .095 805.6p .092 813.2p .089 820.8p .085 828.4p .083
+ 836p .08 843.6p .077 851.2p .075 858.8p .072 866.4p .07 874p .068 889.2p .064 904.4p .06 919.6p .056 927.2p .052
+ 934.8p .05 942.4p .055 950p .052 957.6p .048 965.2p .046 988p .043 995.6p .041 1.003n .039 1.026n .036 1.041n .033
+ 1.064n .031 1.079n .028 1.11n .025 1.125n .023 1.155n .02 1.186n .018 1.216n .016 1.254n .013 1.292n .011 1.338n .009
+ 1.406n .007 1.497n .005 1.664n .003 2.265n 757.741u 5.69n 0. 5.698n 0. 5.706n 0. 105.706n 0. ] )
*
BPU PAD PU_REF I= V(EN) < .5 ? 0 : ; Off
+ V(A) > .5 ? V(PU_Current)*V(KT_PU_R) : V(PU_Current)*V(KT_PU_F)
XPU PU_Current 0 PU_REF PAD PULL_UP
*
* Ground Clamp IV;
.SUBCKT GND_CLAMP PAD_OUT GC_OUT PAD_IN GC_IN
* Connections     Out+ Out In+ In
AGndClamp %vd(PAD_IN,GC_IN) %vd(PAD_OUT,GC_OUT) transfer
.model transfer pwl2(
+ xy_array = [
+ -4.30000E+00 -4.47600E+00
+ -3.30000E+00 -4.47600E+00
+ -3.10500E+00 -4.13450E+00
+ -2.91000E+00 -3.79200E+00
+ -2.71500E+00 -3.44870E+00
+ -2.52000E+00 -3.10600E+00
+ -2.32500E+00 -2.76190E+00
+ -2.13000E+00 -2.41800E+00
+ -1.93500E+00 -2.07370E+00
+ -1.74000E+00 -1.73100E+00
+ -1.54500E+00 -1.38690E+00
+ -1.49000E+00 -1.29000E+00
+ -1.43500E+00 -1.19410E+00
+ -1.38000E+00 -1.09700E+00
+ -1.32500E+00 -1.00060E+00
+ -1.27000E+00 -9.04500E-01
+ -1.21500E+00 -8.08250E-01
+ -1.16000E+00 -7.12200E-01
+ -1.10500E+00 -6.16400E-01
+ -1.05000E+00 -5.20800E-01
+ -9.95000E-01 -4.25450E-01
+ -9.40000E-01 -3.30400E-01
+ -8.85000E-01 -2.35990E-01
+ -8.30000E-01 -1.42700E-01
+ -7.75000E-01 -5.70750E-02
+ -7.20000E-01 -2.64600E-02
+ -6.65000E-01 -1.64570E-02
+ -6.10000E-01 -1.00500E-02
+ -5.55000E-01 -5.33270E-03
+ -5.00000E-01 -2.28600E-03
+ -4.45000E-01 -7.62490E-04
+ -3.90000E-01 -2.02600E-04
+ -3.35000E-01 -4.40570E-05
+ -2.80000E-01 -7.74800E-06
+ -2.25000E-01 -1.12920E-06
+ -1.70000E-01 -1.44600E-07
+ -1.15000E-01 -1.73830E-08
+ -6.00000E-02 -2.47900E-09
+ -5.00000E-03 -8.15540E-10
+ +5.00000E-02 -6.28700E-10
+ +1.05000E-01 -5.95210E-10
+ +1.60000E-01 -5.75300E-10
+ +2.15000E-01 -5.57040E-10
+ +2.70000E-01 -5.39200E-10
+ +3.25000E-01 -5.21600E-10
+ +3.80000E-01 -5.04100E-10
+ +4.35000E-01 -4.86550E-10
+ +4.90000E-01 -4.69200E-10
+ +5.45000E-01 -4.51780E-10
+ +6.00000E-01 -4.34500E-10
+ +6.55000E-01 -4.17090E-10
+ +7.10000E-01 -3.99900E-10
+ +7.65000E-01 -3.82470E-10
+ +8.20000E-01 -3.65100E-10
+ +8.75000E-01 -3.47950E-10
+ +9.30000E-01 -3.30700E-10
+ +9.85000E-01 -3.13340E-10
+ +1.04000E+00 -2.96100E-10
+ +1.09500E+00 -2.78850E-10
+ +1.15000E+00 -2.61600E-10
+ +1.20500E+00 -2.44340E-10
+ +1.26000E+00 -2.27200E-10
+ +1.31500E+00 -2.09760E-10
+ +1.37000E+00 -1.92400E-10
+ +1.42500E+00 -1.75010E-10
+ +1.48000E+00 -1.57800E-10
+ +1.53500E+00 -1.40440E-10
+ +1.59000E+00 -1.23100E-10
+ +1.64500E+00 -1.05830E-10
+ +1.70000E+00 -8.84800E-11
+ +1.89500E+00 -2.67970E-11
+ +2.09000E+00 +3.51500E-11
+ +2.28500E+00 +9.71310E-11
+ +2.48000E+00 +1.59700E-10
+ +2.67500E+00 +2.22460E-10
+ +2.87000E+00 +2.85900E-10
+ +3.06500E+00 +3.49960E-10
+ +3.26000E+00 +4.15400E-10
+ +4.26000E+00 +4.15400E-10
+ ] )
.ENDS GND_CLAMP
*
* Power Clamp IV;
.SUBCKT POWER_CLAMP PAD_OUT PC_OUT PC_IN PAD_IN
* Connections       Out+ Out In+ In
APwrClamp %vd(PC_IN,PAD_IN) %vd(PAD_OUT,PC_OUT) transfer
.model transfer pwl2(
+ xy_array = [
+ -4.30000E+00 +4.05700E-01
+ -3.30000E+00 +4.05700E-01
+ -3.10500E+00 +3.80850E-01
+ -2.91000E+00 +3.55200E-01
+ -2.71500E+00 +3.28910E-01
+ -2.52000E+00 +3.01800E-01
+ -2.32500E+00 +2.73860E-01
+ -2.13000E+00 +2.45000E-01
+ -1.93500E+00 +2.15270E-01
+ -1.74000E+00 +1.84600E-01
+ -1.54500E+00 +1.53000E-01
+ -1.49000E+00 +1.43900E-01
+ -1.43500E+00 +1.34720E-01
+ -1.38000E+00 +1.25400E-01
+ -1.32500E+00 +1.16050E-01
+ -1.27000E+00 +1.06600E-01
+ -1.21500E+00 +9.71090E-02
+ -1.16000E+00 +8.75100E-02
+ -1.10500E+00 +7.78200E-02
+ -1.05000E+00 +6.80600E-02
+ -9.95000E-01 +5.82270E-02
+ -9.40000E-01 +4.83500E-02
+ -8.85000E-01 +3.85440E-02
+ -8.30000E-01 +2.91000E-02
+ -7.75000E-01 +2.04820E-02
+ -7.20000E-01 +1.36000E-02
+ -6.65000E-01 +8.99540E-03
+ -6.10000E-01 +5.72800E-03
+ -5.55000E-01 +3.22420E-03
+ -5.00000E-01 +1.48200E-03
+ -4.45000E-01 +5.19150E-04
+ -3.90000E-01 +1.38100E-04
+ -3.35000E-01 +2.94340E-05
+ -2.80000E-01 +5.20400E-06
+ -2.25000E-01 +7.84010E-07
+ -1.70000E-01 +1.06900E-07
+ -1.15000E-01 +1.56990E-08
+ -6.00000E-02 +3.89000E-09
+ -5.00000E-03 +1.53770E-09
+ +0.00000E+00 +0.00000E+00
+ +1.00000E+00 +0.00000E+00
+ ] )
.ENDS POWER_CLAMP
*
* Pull Down IV;
.SUBCKT PULL_DOWN PD_Current    REF   PAD   PD_REF
* Connections     Out+ Out In+ In
APullDown %vd(PAD,PD_REF) %vd(PD_Current,REF) transfer
.model transfer pwl2(
+ xy_array = [
+ -4.30000E+00 -5.39999E-02
+ -3.30000E+00 -5.39999E-02
+ -3.10500E+00 -5.45001E-02
+ -2.91000E+00 -5.50001E-02
+ -2.71500E+00 -5.50001E-02
+ -2.52000E+00 -5.50001E-02
+ -2.32500E+00 -5.45630E-02
+ -2.13000E+00 -5.39999E-02
+ -1.93500E+00 -5.33121E-02
+ -1.74000E+00 -5.10000E-02
+ -1.54500E+00 -5.00000E-02
+ -1.49000E+00 -5.00000E-02
+ -1.43500E+00 -4.89370E-02
+ -1.38000E+00 -4.80000E-02
+ -1.32500E+00 -4.73620E-02
+ -1.27000E+00 -4.71000E-02
+ -1.21500E+00 -4.62810E-02
+ -1.16000E+00 -4.55000E-02
+ -1.10500E+00 -4.46440E-02
+ -1.05000E+00 -4.38000E-02
+ -9.95000E-01 -4.29060E-02
+ -9.40000E-01 -4.19000E-02
+ -8.85000E-01 -4.08560E-02
+ -8.30000E-01 -4.15000E-02
+ -7.75000E-01 -4.68810E-02
+ -7.20000E-01 -4.66800E-02
+ -6.65000E-01 -4.45320E-02
+ -6.10000E-01 -4.19500E-02
+ -5.55000E-01 -3.90810E-02
+ -5.00000E-01 -3.59240E-02
+ -4.45000E-01 -3.25090E-02
+ -3.90000E-01 -2.88870E-02
+ -3.35000E-01 -2.51380E-02
+ -2.80000E-01 -2.12720E-02
+ -2.25000E-01 -1.73040E-02
+ -1.70000E-01 -1.32400E-02
+ -1.15000E-01 -9.06230E-03
+ -6.00000E-02 -4.78600E-03
+ -5.00000E-03 -4.03310E-04
+ +5.00000E-02 +3.97100E-03
+ +1.05000E-01 +8.18190E-03
+ +1.60000E-01 +1.22300E-02
+ +2.15000E-01 +1.61260E-02
+ +2.70000E-01 +1.98700E-02
+ +3.25000E-01 +2.34590E-02
+ +3.80000E-01 +2.69100E-02
+ +4.35000E-01 +3.02150E-02
+ +4.90000E-01 +3.33900E-02
+ +5.45000E-01 +3.64320E-02
+ +6.00000E-01 +3.93300E-02
+ +6.55000E-01 +4.21100E-02
+ +7.10000E-01 +4.47700E-02
+ +7.65000E-01 +4.72940E-02
+ +8.20000E-01 +4.97100E-02
+ +8.75000E-01 +5.20160E-02
+ +9.30000E-01 +5.42000E-02
+ +9.85000E-01 +5.62870E-02
+ +1.04000E+00 +5.82500E-02
+ +1.09500E+00 +6.01260E-02
+ +1.15000E+00 +6.18900E-02
+ +1.20500E+00 +6.35510E-02
+ +1.26000E+00 +6.51200E-02
+ +1.31500E+00 +6.65800E-02
+ +1.37000E+00 +6.79500E-02
+ +1.42500E+00 +6.92190E-02
+ +1.48000E+00 +7.03800E-02
+ +1.53500E+00 +7.14410E-02
+ +1.59000E+00 +7.23700E-02
+ +1.64500E+00 +7.31820E-02
+ +1.70000E+00 +7.38700E-02
+ +1.89500E+00 +7.55010E-02
+ +2.09000E+00 +7.63900E-02
+ +2.28500E+00 +7.69470E-02
+ +2.48000E+00 +7.73500E-02
+ +2.67500E+00 +7.76500E-02
+ +2.87000E+00 +7.79000E-02
+ +3.06500E+00 +7.81050E-02
+ +3.26000E+00 +7.82900E-02
+ +3.45500E+00 +7.84650E-02
+ +3.65000E+00 +7.86400E-02
+ +3.84500E+00 +7.88440E-02
+ +4.04000E+00 +7.90950E-02
+ +4.23500E+00 +7.94350E-02
+ +4.43000E+00 +7.99000E-02
+ +4.62500E+00 +8.04810E-02
+ +4.82000E+00 +8.14200E-02
+ +5.01500E+00 +8.25000E-02
+ +5.21000E+00 +8.39000E-02
+ +5.40500E+00 +8.56250E-02
+ +5.60000E+00 +8.79000E-02
+ +5.79500E+00 +9.04940E-02
+ +5.99000E+00 +9.37000E-02
+ +6.18500E+00 +9.73000E-02
+ +6.38000E+00 +1.01400E-01
+ +6.57500E+00 +1.06150E-01
+ +6.60000E+00 +1.06800E-01
+ +7.60000E+00 +1.06800E-01
+ ] )
.ENDS PULL_DOWN
*
* Pull Up IV;
.SUBCKT PULL_UP PU_Current REF PU_REF PAD
* Connections   Out+ Out In+ In
APullUp %vd(PU_REF,PAD) %vd(PU_Current,REF) transfer
.model transfer pwl2(
+ xy_array = [
+ -4.30000E+00 +1.34000E-01
+ -3.30000E+00 +1.34000E-01
+ -3.10500E+00 +1.27100E-01
+ -2.91000E+00 +1.20200E-01
+ -2.71500E+00 +1.13070E-01
+ -2.52000E+00 +1.05900E-01
+ -2.32500E+00 +9.85370E-02
+ -2.13000E+00 +9.12000E-02
+ -1.93500E+00 +8.38000E-02
+ -1.74000E+00 +7.62000E-02
+ -1.54500E+00 +6.85000E-02
+ -1.49000E+00 +6.63000E-02
+ -1.43500E+00 +6.41370E-02
+ -1.38000E+00 +6.20000E-02
+ -1.32500E+00 +5.98000E-02
+ -1.27000E+00 +5.76000E-02
+ -1.21500E+00 +5.53660E-02
+ -1.16000E+00 +5.31900E-02
+ -1.10500E+00 +5.09860E-02
+ -1.05000E+00 +4.87400E-02
+ -9.95000E-01 +4.64730E-02
+ -9.40000E-01 +4.42300E-02
+ -8.85000E-01 +4.19090E-02
+ -8.30000E-01 +3.96100E-02
+ -7.75000E-01 +3.73870E-02
+ -7.20000E-01 +3.53500E-02
+ -6.65000E-01 +3.33500E-02
+ -6.10000E-01 +3.11920E-02
+ -5.55000E-01 +2.88650E-02
+ -5.00000E-01 +2.63580E-02
+ -4.45000E-01 +2.36600E-02
+ -3.90000E-01 +2.08120E-02
+ -3.35000E-01 +1.79110E-02
+ -2.80000E-01 +1.49750E-02
+ -2.25000E-01 +1.20390E-02
+ -1.70000E-01 +9.09890E-03
+ -1.15000E-01 +6.15480E-03
+ -6.00000E-02 +3.21100E-03
+ -5.00000E-03 +2.67410E-04
+ +5.00000E-02 -2.66200E-03
+ +1.05000E-01 -5.56360E-03
+ +1.60000E-01 -8.43600E-03
+ +2.15000E-01 -1.12800E-02
+ +2.70000E-01 -1.40900E-02
+ +3.25000E-01 -1.68770E-02
+ +3.80000E-01 -1.96300E-02
+ +4.35000E-01 -2.23450E-02
+ +4.90000E-01 -2.50300E-02
+ +5.45000E-01 -2.76900E-02
+ +6.00000E-01 -3.03100E-02
+ +6.55000E-01 -3.29060E-02
+ +7.10000E-01 -3.54600E-02
+ +7.65000E-01 -3.79820E-02
+ +8.20000E-01 -4.04700E-02
+ +8.75000E-01 -4.29210E-02
+ +9.30000E-01 -4.53300E-02
+ +9.85000E-01 -4.77050E-02
+ +1.04000E+00 -5.00500E-02
+ +1.09500E+00 -5.23500E-02
+ +1.15000E+00 -5.46100E-02
+ +1.20500E+00 -5.68300E-02
+ +1.26000E+00 -5.90200E-02
+ +1.31500E+00 -6.11600E-02
+ +1.37000E+00 -6.32600E-02
+ +1.42500E+00 -6.53150E-02
+ +1.48000E+00 -6.73300E-02
+ +1.53500E+00 -6.92950E-02
+ +1.59000E+00 -7.12200E-02
+ +1.64500E+00 -7.31020E-02
+ +1.70000E+00 -7.49300E-02
+ +1.89500E+00 -8.10250E-02
+ +2.09000E+00 -8.64700E-02
+ +2.28500E+00 -9.12170E-02
+ +2.48000E+00 -9.52000E-02
+ +2.67500E+00 -9.83810E-02
+ +2.87000E+00 -1.00800E-01
+ +3.06500E+00 -1.02480E-01
+ +3.26000E+00 -1.03800E-01
+ +3.45500E+00 -1.04850E-01
+ +3.65000E+00 -1.05700E-01
+ +3.84500E+00 -1.06400E-01
+ +4.04000E+00 -1.07020E-01
+ +4.23500E+00 -1.07500E-01
+ +4.43000E+00 -1.08000E-01
+ +4.62500E+00 -1.08370E-01
+ +4.82000E+00 -1.08800E-01
+ +5.01500E+00 -1.09560E-01
+ +5.21000E+00 -1.09000E-01
+ +5.40500E+00 -1.09690E-01
+ +5.60000E+00 -1.10000E-01
+ +5.79500E+00 -1.10440E-01
+ +5.99000E+00 -1.11000E-01
+ +6.18500E+00 -1.11690E-01
+ +6.38000E+00 -1.12000E-01
+ +6.57500E+00 -1.13560E-01
+ +6.60000E+00 -1.14000E-01
+ +7.60000E+00 -1.14000E-01
+ ] )
.ENDS PULL_UP
*
.ENDS stratix_1s_cmos33_io_d8ps_FF
.SUBCKT y95c_input_FF PC_REF GC_REF PAD Z
*
*
* C_comp
CCOMP PAD GC_REF +1.45000E-12 IC=0
*
* Input Receiver
BZ Z 0 V= V(PAD) > 1.400 ? 1.0 : 0.0
RZZ Z  0 1MEG
*
* Ground Clamp Structure;
XGC GC_Current 0 PAD GC_REF GND_CLAMP
BGC PAD GC_REF I= V(GC_Current)
*
* Power Clamp Structure;
XPC PC_Current 0 PC_REF PAD POWER_CLAMP
BPC PAD PC_REF I= V(PC_Current)
*
* Ground Clamp IV;
.SUBCKT GND_CLAMP PAD_OUT GC_OUT PAD_IN GC_IN
* Connections     Out+ Out In+ In
AGndClamp %vd(PAD_IN,GC_IN) %vd(PAD_OUT,GC_OUT) transfer
.model transfer pwl2(
+ xy_array = [
+ -4.30000E+00 -3.09047E-01
+ -3.30000E+00 -3.09047E-01
+ -3.27500E+00 -3.04671E-01
+ -3.22500E+00 -2.96357E-01
+ -3.12500E+00 -2.79756E-01
+ -3.00000E+00 -2.59046E-01
+ -2.97500E+00 -2.54913E-01
+ -2.87500E+00 -2.38383E-01
+ -2.85000E+00 -2.34261E-01
+ -2.75000E+00 -2.17772E-01
+ -2.72500E+00 -2.13662E-01
+ -2.62500E+00 -1.97224E-01
+ -2.60000E+00 -1.93115E-01
+ -2.50000E+00 -1.76729E-01
+ -2.47500E+00 -1.72647E-01
+ -2.37500E+00 -1.56319E-01
+ -2.35000E+00 -1.52249E-01
+ -2.25000E+00 -1.36006E-01
+ -2.22500E+00 -1.31958E-01
+ -2.12500E+00 -1.15816E-01
+ -2.10000E+00 -1.11799E-01
+ -2.00000E+00 -9.57970E-02
+ -1.97500E+00 -9.18227E-02
+ -1.87500E+00 -7.60298E-02
+ -1.85000E+00 -7.21260E-02
+ -1.75000E+00 -5.66884E-02
+ -1.72500E+00 -5.29238E-02
+ -1.62500E+00 -3.82449E-02
+ -1.60000E+00 -3.48939E-02
+ -1.50000E+00 -2.27648E-02
+ -1.47500E+00 -2.06376E-02
+ -1.37500E+00 -1.57495E-02
+ -1.35000E+00 -1.48057E-02
+ -1.25000E+00 -1.21428E-02
+ -1.22500E+00 -1.14901E-02
+ -1.12500E+00 -8.93136E-03
+ -1.10000E+00 -8.31356E-03
+ -1.00000E+00 -5.92986E-03
+ -9.75000E-01 -5.36524E-03
+ -8.75000E-01 -3.23193E-03
+ -8.50000E-01 -2.76290E-03
+ -7.50000E-01 -1.14397E-03
+ -7.25000E-01 -8.50546E-04
+ -6.25000E-01 -1.22086E-04
+ -6.00000E-01 -2.28931E-05
+ -4.75000E-01 +0.00000E+00
+ +6.60000E+00 +0.00000E+00
+ +7.60000E+00 +0.00000E+00
+ ] )
.ENDS GND_CLAMP
*
* Power Clamp IV;
.SUBCKT POWER_CLAMP PAD_OUT PC_OUT PC_IN PAD_IN
* Connections       Out+ Out In+ In
APwrClamp %vd(PC_IN,PAD_IN) %vd(PAD_OUT,PC_OUT) transfer
.model transfer pwl2(
+ xy_array = [
+ -4.30000E+00 +6.41785E-02
+ -3.30000E+00 +6.41785E-02
+ -3.27500E+00 +6.31883E-02
+ -3.25000E+00 +6.23819E-02
+ -3.22500E+00 +6.15969E-02
+ -3.20000E+00 +6.08235E-02
+ -3.12500E+00 +5.85228E-02
+ -3.10000E+00 +5.77640E-02
+ -3.00000E+00 +5.47623E-02
+ -2.97500E+00 +5.40118E-02
+ -2.87500E+00 +5.10260E-02
+ -2.85000E+00 +5.02795E-02
+ -2.75000E+00 +4.73027E-02
+ -2.72500E+00 +4.65585E-02
+ -2.62500E+00 +4.35915E-02
+ -2.60000E+00 +4.28497E-02
+ -2.50000E+00 +3.98943E-02
+ -2.47500E+00 +3.91555E-02
+ -2.37500E+00 +3.62144E-02
+ -2.35000E+00 +3.54791E-02
+ -2.25000E+00 +3.25535E-02
+ -2.22500E+00 +3.18249E-02
+ -2.12500E+00 +2.89217E-02
+ -2.10000E+00 +2.81995E-02
+ -2.00000E+00 +2.53249E-02
+ -1.97500E+00 +2.46109E-02
+ -1.87500E+00 +2.17742E-02
+ -1.85000E+00 +2.10713E-02
+ -1.75000E+00 +1.82848E-02
+ -1.72500E+00 +1.75968E-02
+ -1.62500E+00 +1.48789E-02
+ -1.60000E+00 +1.42112E-02
+ -1.50000E+00 +1.15875E-02
+ -1.47500E+00 +1.09483E-02
+ -1.37500E+00 +8.45820E-03
+ -1.35000E+00 +7.85997E-03
+ -1.25000E+00 +5.56422E-03
+ -1.22500E+00 +5.02724E-03
+ -1.12500E+00 +3.02720E-03
+ -1.10000E+00 +2.58865E-03
+ -1.00000E+00 +1.08030E-03
+ -9.75000E-01 +8.05456E-04
+ -8.75000E-01 +1.15037E-04
+ -8.50000E-01 +0.00000E+00
+ +6.60000E+00 +0.00000E+00
+ +7.60000E+00 +0.00000E+00
+ ] )
.ENDS POWER_CLAMP
*
.ENDS y95c_input_FF
*File C:\Myproject\SDRAM\interfaces\SDRAM1\pre_subckts\ADR.tsc
*
.SUBCKT ADR_tsc port1 port3 port2
YT2_1 node1 0 port3 0 N=1 RLGCmodel=YT2_1 L=1
YT3_2 node1 0 port2 0 N=1 RLGCmodel=YT3_2 L=1
YT1_3 port1 0 node1 0 N=1 RLGCmodel=YT1_3 L=1
.ENDS ADR_tsc
XADR_tsc DESIGNATOR1_PIN DESIGNATOR3_PIN DESIGNATOR2_PIN ADR_tsc
.model YT2_1 W MODELTYPE=RLGC N=1 Lo = 10.692n Co = 2.455p
.model YT3_2 W MODELTYPE=RLGC N=1 Lo = 10.692n Co = 2.455p
.model YT1_3 W MODELTYPE=RLGC N=1 Lo = 42.768n Co = 9.818p
.END

.END 

Circuit: * Thu Nov 05 20:24:49 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1

***** INITIAL TRANSIENT SOLUTION  ******** 

    Node        Voltage

***
 v_stimulus 		0.000000e+000 
 one 		1.000000e+000 
 zero 		0.000000e+000 
 timestep 		1.000000e+000 
 vssq_designator1 		0.000000e+000 
 vddq_designator1 		3.465000e+000 
 en_designator1 		1.000000e+000 
 designator1_pin 		7.099266e-005 
 designator1_pkg 		7.099266e-005 
 designator1_pad 		7.099266e-005 
 designator1_z 		0.000000e+000 
 vini:xdesignator1 		2.000000e-007 
 etr:xdesignator1 		4.000000e-018 
 etf:xdesignator1 		1.000000e-007 
 gc_current:xdesignator1 		-7.98313e-010 
 pc_current:xdesignator1 		0.000000e+000 
 kt_pd_r:xdesignator1 		1.000000e+000 
 kt_pd_f:xdesignator1 		1.000000e+000 
 pd_current:xdesignator1 		7.979918e-010 
 kt_pu_r:xdesignator1 		0.000000e+000 
 kt_pu_f:xdesignator1 		0.000000e+000 
 pu_current:xdesignator1 		-1.04893e-001 
 vssq_designator2 		0.000000e+000 
 vddq_designator2 		3.465000e+000 
 designator2_pin 		7.099266e-005 
 designator2_pkg 		7.099266e-005 
 designator2_pad 		7.099266e-005 
 designator2_z 		0.000000e+000 
 gc_current:xdesignator2 		0.000000e+000 
 pc_current:xdesignator2 		0.000000e+000 
 vssq_designator3 		0.000000e+000 
 vddq_designator3 		3.465000e+000 
 designator3_pin 		7.099266e-005 
 designator3_pkg 		7.099266e-005 
 designator3_pad 		7.099266e-005 
 designator3_z 		0.000000e+000 
 gc_current:xdesignator3 		0.000000e+000 
 pc_current:xdesignator3 		0.000000e+000 
 node1:xadr_tsc 		7.099266e-005 
 bz:xdesignator3#current 		0.000000e+000 
 bz:xdesignator2#current 		0.000000e+000 
 bz:xdesignator1#current 		0.000000e+000 
 ldesignator3#internal 		2.053910e-016 
 ldesignator2#internal 		2.053910e-016 
 ldesignator1#internal 		-3.21140e-013 
 ttimestep#i1 		2.000044e+010 
 ttimestep#i2 		-2.00004e+010 
 ttimestep#int1 		-1.00002e+012 
 ttimestep#int2 		1.000022e+012 
 vvddq_designator3#branch 		0.000000e+000 
 vvssq_designator3#branch 		2.053910e-016 
 vvddq_designator2#branch 		0.000000e+000 
 vvssq_designator2#branch 		2.053910e-016 
 vinit:xdesignator1#branch 		-3.00000e-016 
 ven_designator1#branch 		0.000000e+000 
 vvddq_designator1#branch 		0.000000e+000 
 vvssq_designator1#branch 		-3.21140e-013 
 vtimestep#branch 		-2.00004e+010 
 vzero#branch 		0.000000e+000 
 vone#branch 		-1.00000e+000 
 vv_stimulus#branch 		0.000000e+000 
 apwrclamp:xpc:xdesignator3#branch_1_0 		0.000000e+000 
 agndclamp:xgc:xdesignator3#branch_1_0 		0.000000e+000 
 apwrclamp:xpc:xdesignator2#branch_1_0 		0.000000e+000 
 agndclamp:xgc:xdesignator2#branch_1_0 		0.000000e+000 
 apullup:xpu:xdesignator1#branch_1_0 		0.000000e+000 
 akt_pu_f:xdesignator1#branch_1_0 		0.000000e+000 
 akt_pu_r:xdesignator1#branch_1_0 		0.000000e+000 
 apulldown:xpd:xdesignator1#branch_1_0 		0.000000e+000 
 akt_pd_f:xdesignator1#branch_1_0 		0.000000e+000 
 akt_pd_r:xdesignator1#branch_1_0 		0.000000e+000 
 apwrclamp:xpc:xdesignator1#branch_1_0 		0.000000e+000 
 agndclamp:xgc:xdesignator1#branch_1_0 		0.000000e+000 

***
Circuit: * Thu Nov 05 20:24:49 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Date: Thu Nov 05 20:25:05  2015


************ Parts Statistics ************

		  CAPACITOR 	 8
		   RESISTOR 	 14
		   INDUCTOR 	 3
		   V-SOURCE 	 12
		   B-SOURCE 	 13
		 CODE-MODEL 	 12
		IDEAL-TLINE 	 1
		    W-TLINE 	 3

******************************************


Total run time: 11.750 seconds.
Memory remaining =      0 Kbytes
Memory Used      =      0 Kbytes
Total run time: 11.750 seconds.

Nominal temperature = 27
Operating temperature = 0
Total iterations = 234970
Transient iterations = 234503
Circuit Equations = 74
Transient timepoints = 31050
Accepted timepoints = 26880
Rejected timepoints = 4170
Total Analysis Time = 11.7
Transient time = 11.7
Maximum Transient Iterations = 387
Maximum Transient Iterations Time = 0
matrix reordering time = 0
L-U decomposition time = 0.683
Matrix solve time = 0.35
transient L-U decomp time = 0.683
Transient solve time = 0.35
Transient iters per point = 0
Load time = 8.395

