vendor_name = ModelSim
<<<<<<< HEAD
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Miscellany/clockDivider.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/MipsMulticycle.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Miscellany/ALUOperation.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/BoardInterface/Decoder7Segments.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/BoardInterface/Debounce.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Datapath.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/ControlBlock.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Registers/RegistersBank.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Registers/RegisterNBits.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Miscellany/SignalExtension.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Miscellany/Mux4x1.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Miscellany/Mux2x1.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Miscellany/LeftShift.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Memory/Memory.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/Memory/bram.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/ALU/Logical.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/ALU/Arithmetic.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/Source/ALU/ALU.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/MipsMulticicloDE2Wrapper.vhd
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/db/MipsMulticicloDE2Wrapper.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/pedro/Documents/GitHub/INE5406/RelatorioIII/db/altsyncram_78d1.tdf
source_file = 1, rambubble.mif
design_name = MipsMulticycle
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~22\, DP|ArithmeticLogicUnit|AddSub|Add0~22, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~26\, DP|ArithmeticLogicUnit|AddSub|Add1~26, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~30\, DP|ArithmeticLogicUnit|AddSub|Add1~30, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~48\, DP|ArithmeticLogicUnit|AddSub|Add0~48, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~52\, DP|ArithmeticLogicUnit|AddSub|Add0~52, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~48\, DP|ArithmeticLogicUnit|AddSub|Add1~48, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~52\, DP|ArithmeticLogicUnit|AddSub|Add1~52, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[0]\, DP|RegisterA|CurrentState[0], MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[29]~4\, DP|MuxB|Output[29]~4, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[26]\, DP|RegisterPC|CurrentState[26], MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[26]~7\, DP|MuxB|Output[26]~7, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[24]\, DP|RegisterPC|CurrentState[24], MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[20]\, DP|RegisterA|CurrentState[20], MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[17]\, DP|RegisterPC|CurrentState[17], MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[16]\, DP|RegisterA|CurrentState[16], MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[16]\, DP|RegisterPC|CurrentState[16], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[16]~16\, DP|MuxA|Output[16]~16, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[12]\, DP|RegisterA|CurrentState[12], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[12]~20\, DP|MuxA|Output[12]~20, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[9]~31\, DP|MuxB|Output[9]~31, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[8]\, DP|RegisterA|CurrentState[8], MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[8]~33\, DP|MuxB|Output[8]~33, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[7]~35\, DP|MuxB|Output[7]~35, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[6]\, DP|RegisterA|CurrentState[6], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[6]~26\, DP|MuxA|Output[6]~26, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[6]~37\, DP|MuxB|Output[6]~37, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[5]\, DP|RegisterA|CurrentState[5], MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[4]\, DP|RegisterA|CurrentState[4], MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[2]~45\, DP|MuxB|Output[2]~45, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[3]~4\, DP|MuxALU_s|Output[3]~4, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[4]~67\, DP|ArithmeticLogicUnit|Output[4]~67, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[5]~69\, DP|ArithmeticLogicUnit|Output[5]~69, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[6]~71\, DP|ArithmeticLogicUnit|Output[6]~71, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[6]~10\, DP|MuxALU_s|Output[6]~10, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[7]~74\, DP|ArithmeticLogicUnit|Output[7]~74, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[8]~14\, DP|MuxALU_s|Output[8]~14, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[9]~78\, DP|ArithmeticLogicUnit|Output[9]~78, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[10]~19\, DP|MuxALU_s|Output[10]~19, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[12]~84\, DP|ArithmeticLogicUnit|Output[12]~84, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[14]~88\, DP|ArithmeticLogicUnit|Output[14]~88, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][0]\, DP|Registers|CurrentState[22][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][0]\, DP|Registers|CurrentState[26][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][0]\, DP|Registers|CurrentState[18][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~0\, DP|Registers|Mux31~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][0]\, DP|Registers|CurrentState[30][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~1\, DP|Registers|Mux31~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~2\, DP|Registers|Mux31~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~3\, DP|Registers|Mux31~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~4\, DP|Registers|Mux31~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~5\, DP|Registers|Mux31~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~6\, DP|Registers|Mux31~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][0]\, DP|Registers|CurrentState[27][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][0]\, DP|Registers|CurrentState[23][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~7\, DP|Registers|Mux31~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~8\, DP|Registers|Mux31~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~9\, DP|Registers|Mux31~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~10\, DP|Registers|Mux31~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~11\, DP|Registers|Mux31~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][0]\, DP|Registers|CurrentState[5][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~12\, DP|Registers|Mux31~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~13\, DP|Registers|Mux31~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~14\, DP|Registers|Mux31~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][0]\, DP|Registers|CurrentState[3][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~15\, DP|Registers|Mux31~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~16\, DP|Registers|Mux31~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][0]\, DP|Registers|CurrentState[14][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][0]\, DP|Registers|CurrentState[12][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~17\, DP|Registers|Mux31~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~18\, DP|Registers|Mux31~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~19\, DP|Registers|Mux31~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux31~20\, DP|Registers|Mux31~20, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~0\, DP|Registers|Mux63~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~1\, DP|Registers|Mux63~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~17\, DP|Registers|Mux63~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][31]\, DP|Registers|CurrentState[17][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][31]\, DP|Registers|CurrentState[22][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][31]\, DP|Registers|CurrentState[30][31], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~4\, DP|Registers|Mux32~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][31]\, DP|Registers|CurrentState[9][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][31]\, DP|Registers|CurrentState[10][31], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~12\, DP|Registers|Mux32~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~13\, DP|Registers|Mux32~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][31]\, DP|Registers|CurrentState[13][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][31]\, DP|Registers|CurrentState[12][31], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~17\, DP|Registers|Mux32~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~0\, DP|Registers|Mux0~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~1\, DP|Registers|Mux0~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~2\, DP|Registers|Mux0~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~3\, DP|Registers|Mux0~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~17\, DP|Registers|Mux0~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~18\, DP|Registers|Mux0~18, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[31]~92\, DP|ArithmeticLogicUnit|Output[31]~92, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][30]\, DP|Registers|CurrentState[18][30], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][30]\, DP|Registers|CurrentState[30][30], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][30]\, DP|Registers|CurrentState[1][30], MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[30]~94\, DP|ArithmeticLogicUnit|Output[30]~94, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~0\, DP|Registers|Mux33~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~1\, DP|Registers|Mux33~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~2\, DP|Registers|Mux33~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~14\, DP|Registers|Mux33~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~17\, DP|Registers|Mux33~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~18\, DP|Registers|Mux33~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][29]\, DP|Registers|CurrentState[22][29], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][29]\, DP|Registers|CurrentState[20][29], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][29]\, DP|Registers|CurrentState[16][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~4\, DP|Registers|Mux2~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~5\, DP|Registers|Mux2~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][29]\, DP|Registers|CurrentState[5][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~10\, DP|Registers|Mux2~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][29]\, DP|Registers|CurrentState[2][29], MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[29]\, DP|RegisterALU_s|CurrentState[29], MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[29]~96\, DP|ArithmeticLogicUnit|Output[29]~96, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~4\, DP|Registers|Mux34~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~14\, DP|Registers|Mux34~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~17\, DP|Registers|Mux34~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~18\, DP|Registers|Mux34~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][28]\, DP|Registers|CurrentState[26][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][28]\, DP|Registers|CurrentState[18][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~0\, DP|Registers|Mux3~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][28]\, DP|Registers|CurrentState[23][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~7\, DP|Registers|Mux3~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][28]\, DP|Registers|CurrentState[9][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][28]\, DP|Registers|CurrentState[8][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~10\, DP|Registers|Mux3~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][28]\, DP|Registers|CurrentState[2][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~14\, DP|Registers|Mux3~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~15\, DP|Registers|Mux3~15, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[28]~98\, DP|ArithmeticLogicUnit|Output[28]~98, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~0\, DP|Registers|Mux35~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~1\, DP|Registers|Mux35~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~2\, DP|Registers|Mux35~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~3\, DP|Registers|Mux35~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~10\, DP|Registers|Mux35~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~11\, DP|Registers|Mux35~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][27]\, DP|Registers|CurrentState[29][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][27]\, DP|Registers|CurrentState[23][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][27]\, DP|Registers|CurrentState[27][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~7\, DP|Registers|Mux4~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~8\, DP|Registers|Mux4~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][27]\, DP|Registers|CurrentState[10][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][27]\, DP|Registers|CurrentState[8][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~12\, DP|Registers|Mux4~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][27]\, DP|Registers|CurrentState[2][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~0\, DP|Registers|Mux36~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~1\, DP|Registers|Mux36~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~12\, DP|Registers|Mux36~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~13\, DP|Registers|Mux36~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~14\, DP|Registers|Mux36~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~15\, DP|Registers|Mux36~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~16\, DP|Registers|Mux36~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][26]\, DP|Registers|CurrentState[18][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~0\, DP|Registers|Mux5~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][26]\, DP|Registers|CurrentState[8][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~14\, DP|Registers|Mux5~14, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[26]\, DP|RegisterALU_s|CurrentState[26], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[26]~43\, DP|MuxALU_s|Output[26]~43, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[26]~100\, DP|ArithmeticLogicUnit|Output[26]~100, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[26]~101\, DP|ArithmeticLogicUnit|Output[26]~101, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[26]~44\, DP|MuxALU_s|Output[26]~44, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~17\, DP|Registers|Mux37~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~18\, DP|Registers|Mux37~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][25]\, DP|Registers|CurrentState[21][25], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][25]\, DP|Registers|CurrentState[25][25], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][25]\, DP|Registers|CurrentState[17][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~0\, DP|Registers|Mux6~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][25]\, DP|Registers|CurrentState[29][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~1\, DP|Registers|Mux6~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][25]\, DP|Registers|CurrentState[26][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~2\, DP|Registers|Mux6~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~3\, DP|Registers|Mux6~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][25]\, DP|Registers|CurrentState[24][25], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][25]\, DP|Registers|CurrentState[20][25], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][25]\, DP|Registers|CurrentState[16][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~4\, DP|Registers|Mux6~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][25]\, DP|Registers|CurrentState[28][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~5\, DP|Registers|Mux6~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~6\, DP|Registers|Mux6~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][25]\, DP|Registers|CurrentState[19][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~7\, DP|Registers|Mux6~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][25]\, DP|Registers|CurrentState[31][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~8\, DP|Registers|Mux6~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~9\, DP|Registers|Mux6~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][25]\, DP|Registers|CurrentState[7][25], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][25]\, DP|Registers|CurrentState[11][25], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][25]\, DP|Registers|CurrentState[1][25], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][25]\, DP|Registers|CurrentState[2][25], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][25]\, DP|Registers|CurrentState[0][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~14\, DP|Registers|Mux6~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][25]\, DP|Registers|CurrentState[3][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~15\, DP|Registers|Mux6~15, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[25]\, DP|RegisterALU_s|CurrentState[25], MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[25]~102\, DP|ArithmeticLogicUnit|Output[25]~102, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~0\, DP|Registers|Mux38~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~1\, DP|Registers|Mux38~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~4\, DP|Registers|Mux38~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~5\, DP|Registers|Mux38~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~12\, DP|Registers|Mux38~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~13\, DP|Registers|Mux38~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~14\, DP|Registers|Mux38~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~15\, DP|Registers|Mux38~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~16\, DP|Registers|Mux38~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][24]\, DP|Registers|CurrentState[22][24], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][24]\, DP|Registers|CurrentState[26][24], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][24]\, DP|Registers|CurrentState[18][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~0\, DP|Registers|Mux7~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][24]\, DP|Registers|CurrentState[30][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~1\, DP|Registers|Mux7~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][24]\, DP|Registers|CurrentState[25][24], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][24]\, DP|Registers|CurrentState[10][24], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][24]\, DP|Registers|CurrentState[9][24], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][24]\, DP|Registers|CurrentState[8][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~10\, DP|Registers|Mux7~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][24]\, DP|Registers|CurrentState[11][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~11\, DP|Registers|Mux7~11, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[24]\, DP|RegisterALU_s|CurrentState[24], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[24]~47\, DP|MuxALU_s|Output[24]~47, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[24]~104\, DP|ArithmeticLogicUnit|Output[24]~104, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[24]~105\, DP|ArithmeticLogicUnit|Output[24]~105, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[24]~48\, DP|MuxALU_s|Output[24]~48, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~0\, DP|Registers|Mux39~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~1\, DP|Registers|Mux39~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~2\, DP|Registers|Mux39~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~3\, DP|Registers|Mux39~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~4\, DP|Registers|Mux39~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~5\, DP|Registers|Mux39~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~6\, DP|Registers|Mux39~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~7\, DP|Registers|Mux39~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~8\, DP|Registers|Mux39~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~9\, DP|Registers|Mux39~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~10\, DP|Registers|Mux39~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~11\, DP|Registers|Mux39~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~17\, DP|Registers|Mux39~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][23]\, DP|Registers|CurrentState[21][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][23]\, DP|Registers|CurrentState[17][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][23]\, DP|Registers|CurrentState[9][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][23]\, DP|Registers|CurrentState[10][23], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~12\, DP|Registers|Mux8~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~13\, DP|Registers|Mux8~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][23]\, DP|Registers|CurrentState[1][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][23]\, DP|Registers|CurrentState[2][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][23]\, DP|Registers|CurrentState[0][23], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~14\, DP|Registers|Mux8~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][23]\, DP|Registers|CurrentState[3][23], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~15\, DP|Registers|Mux8~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~16\, DP|Registers|Mux8~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][23]\, DP|Registers|CurrentState[13][23], MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[23]~106\, DP|ArithmeticLogicUnit|Output[23]~106, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~0\, DP|Registers|Mux40~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~1\, DP|Registers|Mux40~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~10\, DP|Registers|Mux40~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~14\, DP|Registers|Mux40~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~15\, DP|Registers|Mux40~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~17\, DP|Registers|Mux40~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][22]\, DP|Registers|CurrentState[22][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~0\, DP|Registers|Mux9~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~1\, DP|Registers|Mux9~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][22]\, DP|Registers|CurrentState[24][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][22]\, DP|Registers|CurrentState[16][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~4\, DP|Registers|Mux9~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~5\, DP|Registers|Mux9~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][22]\, DP|Registers|CurrentState[10][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~12\, DP|Registers|Mux9~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][22]\, DP|Registers|CurrentState[13][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~4\, DP|Registers|Mux41~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~7\, DP|Registers|Mux41~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~10\, DP|Registers|Mux41~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~11\, DP|Registers|Mux41~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~0\, DP|Registers|Mux10~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~1\, DP|Registers|Mux10~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][21]\, DP|Registers|CurrentState[28][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][21]\, DP|Registers|CurrentState[6][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~10\, DP|Registers|Mux10~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~11\, DP|Registers|Mux10~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][21]\, DP|Registers|CurrentState[2][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][21]\, DP|Registers|CurrentState[14][21], MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[21]~110\, DP|ArithmeticLogicUnit|Output[21]~110, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~2\, DP|Registers|Mux42~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~3\, DP|Registers|Mux42~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~4\, DP|Registers|Mux42~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~5\, DP|Registers|Mux42~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~6\, DP|Registers|Mux42~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~14\, DP|Registers|Mux42~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][20]\, DP|Registers|CurrentState[22][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~0\, DP|Registers|Mux11~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~1\, DP|Registers|Mux11~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][20]\, DP|Registers|CurrentState[21][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~2\, DP|Registers|Mux11~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~3\, DP|Registers|Mux11~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~4\, DP|Registers|Mux11~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][20]\, DP|Registers|CurrentState[28][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~5\, DP|Registers|Mux11~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~6\, DP|Registers|Mux11~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][20]\, DP|Registers|CurrentState[27][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][20]\, DP|Registers|CurrentState[23][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][20]\, DP|Registers|CurrentState[19][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~7\, DP|Registers|Mux11~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][20]\, DP|Registers|CurrentState[31][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~8\, DP|Registers|Mux11~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~9\, DP|Registers|Mux11~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~10\, DP|Registers|Mux11~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~11\, DP|Registers|Mux11~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][20]\, DP|Registers|CurrentState[6][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][20]\, DP|Registers|CurrentState[4][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~12\, DP|Registers|Mux11~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~13\, DP|Registers|Mux11~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][20]\, DP|Registers|CurrentState[1][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][20]\, DP|Registers|CurrentState[0][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~14\, DP|Registers|Mux11~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~15\, DP|Registers|Mux11~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~16\, DP|Registers|Mux11~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~17\, DP|Registers|Mux11~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~18\, DP|Registers|Mux11~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~19\, DP|Registers|Mux11~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux11~20\, DP|Registers|Mux11~20, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[20]~112\, DP|ArithmeticLogicUnit|Output[20]~112, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~7\, DP|Registers|Mux43~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~8\, DP|Registers|Mux43~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~12\, DP|Registers|Mux43~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~14\, DP|Registers|Mux43~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][19]\, DP|Registers|CurrentState[26][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][19]\, DP|Registers|CurrentState[22][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][19]\, DP|Registers|CurrentState[18][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~2\, DP|Registers|Mux12~2, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][19]\, DP|Registers|CurrentState[30][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~3\, DP|Registers|Mux12~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][19]\, DP|Registers|CurrentState[24][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][19]\, DP|Registers|CurrentState[20][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][19]\, DP|Registers|CurrentState[16][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~4\, DP|Registers|Mux12~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][19]\, DP|Registers|CurrentState[28][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~5\, DP|Registers|Mux12~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~6\, DP|Registers|Mux12~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][19]\, DP|Registers|CurrentState[9][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~12\, DP|Registers|Mux12~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~13\, DP|Registers|Mux12~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~14\, DP|Registers|Mux12~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][19]\, DP|Registers|CurrentState[3][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~15\, DP|Registers|Mux12~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~16\, DP|Registers|Mux12~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][19]\, DP|Registers|CurrentState[13][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~17\, DP|Registers|Mux12~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~0\, DP|Registers|Mux44~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~1\, DP|Registers|Mux44~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~2\, DP|Registers|Mux44~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~3\, DP|Registers|Mux44~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~4\, DP|Registers|Mux44~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~5\, DP|Registers|Mux44~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~6\, DP|Registers|Mux44~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~7\, DP|Registers|Mux44~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~8\, DP|Registers|Mux44~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~9\, DP|Registers|Mux44~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][18]\, DP|Registers|CurrentState[26][18], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][18]\, DP|Registers|CurrentState[18][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~0\, DP|Registers|Mux13~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][18]\, DP|Registers|CurrentState[21][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~2\, DP|Registers|Mux13~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~3\, DP|Registers|Mux13~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][18]\, DP|Registers|CurrentState[20][18], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][18]\, DP|Registers|CurrentState[16][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~4\, DP|Registers|Mux13~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~5\, DP|Registers|Mux13~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~6\, DP|Registers|Mux13~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][18]\, DP|Registers|CurrentState[2][18], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][18]\, DP|Registers|CurrentState[1][18], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][18]\, DP|Registers|CurrentState[0][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~14\, DP|Registers|Mux13~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][18]\, DP|Registers|CurrentState[3][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~15\, DP|Registers|Mux13~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][18]\, DP|Registers|CurrentState[13][18], MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[18]\, DP|RegisterALU_s|CurrentState[18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~0\, DP|Registers|Mux45~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~12\, DP|Registers|Mux45~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~13\, DP|Registers|Mux45~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~14\, DP|Registers|Mux45~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~15\, DP|Registers|Mux45~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~16\, DP|Registers|Mux45~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][17]\, DP|Registers|CurrentState[21][17], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~0\, DP|Registers|Mux14~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~1\, DP|Registers|Mux14~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][17]\, DP|Registers|CurrentState[22][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][17]\, DP|Registers|CurrentState[18][17], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~2\, DP|Registers|Mux14~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~3\, DP|Registers|Mux14~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][17]\, DP|Registers|CurrentState[5][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][17]\, DP|Registers|CurrentState[9][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][17]\, DP|Registers|CurrentState[3][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][17]\, DP|Registers|CurrentState[14][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][17]\, DP|Registers|CurrentState[13][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][17]\, DP|Registers|CurrentState[12][17], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~17\, DP|Registers|Mux14~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][17]\, DP|Registers|CurrentState[15][17], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~18\, DP|Registers|Mux14~18, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[17]~61\, DP|MuxALU_s|Output[17]~61, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[17]~118\, DP|ArithmeticLogicUnit|Output[17]~118, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[17]~62\, DP|MuxALU_s|Output[17]~62, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~2\, DP|Registers|Mux46~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~10\, DP|Registers|Mux46~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~11\, DP|Registers|Mux46~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~12\, DP|Registers|Mux46~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~13\, DP|Registers|Mux46~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~14\, DP|Registers|Mux46~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~15\, DP|Registers|Mux46~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~16\, DP|Registers|Mux46~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~17\, DP|Registers|Mux46~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~18\, DP|Registers|Mux46~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~19\, DP|Registers|Mux46~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][16]\, DP|Registers|CurrentState[22][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][16]\, DP|Registers|CurrentState[26][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][16]\, DP|Registers|CurrentState[18][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~0\, DP|Registers|Mux15~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][16]\, DP|Registers|CurrentState[30][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~1\, DP|Registers|Mux15~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][16]\, DP|Registers|CurrentState[25][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][16]\, DP|Registers|CurrentState[21][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][16]\, DP|Registers|CurrentState[17][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~2\, DP|Registers|Mux15~2, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][16]\, DP|Registers|CurrentState[29][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~3\, DP|Registers|Mux15~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][16]\, DP|Registers|CurrentState[24][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~4\, DP|Registers|Mux15~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][16]\, DP|Registers|CurrentState[28][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~5\, DP|Registers|Mux15~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~6\, DP|Registers|Mux15~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][16]\, DP|Registers|CurrentState[27][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~7\, DP|Registers|Mux15~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~8\, DP|Registers|Mux15~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~9\, DP|Registers|Mux15~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][16]\, DP|Registers|CurrentState[9][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][16]\, DP|Registers|CurrentState[8][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~10\, DP|Registers|Mux15~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~11\, DP|Registers|Mux15~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~12\, DP|Registers|Mux15~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~13\, DP|Registers|Mux15~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][16]\, DP|Registers|CurrentState[1][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][16]\, DP|Registers|CurrentState[0][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~14\, DP|Registers|Mux15~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~15\, DP|Registers|Mux15~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~16\, DP|Registers|Mux15~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][16]\, DP|Registers|CurrentState[13][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~17\, DP|Registers|Mux15~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~18\, DP|Registers|Mux15~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~19\, DP|Registers|Mux15~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux15~20\, DP|Registers|Mux15~20, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[16]~120\, DP|ArithmeticLogicUnit|Output[16]~120, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[16]~63\, DP|MuxALU_s|Output[16]~63, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[16]~64\, DP|MuxALU_s|Output[16]~64, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~0\, DP|Registers|Mux47~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~1\, DP|Registers|Mux47~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~2\, DP|Registers|Mux47~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~3\, DP|Registers|Mux47~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~10\, DP|Registers|Mux47~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~14\, DP|Registers|Mux47~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][15]\, DP|Registers|CurrentState[25][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][15]\, DP|Registers|CurrentState[17][15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~0\, DP|Registers|Mux16~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~4\, DP|Registers|Mux16~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~5\, DP|Registers|Mux16~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][15]\, DP|Registers|CurrentState[2][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][15]\, DP|Registers|CurrentState[0][15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~14\, DP|Registers|Mux16~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][15]\, DP|Registers|CurrentState[13][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][15]\, DP|Registers|CurrentState[12][15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~17\, DP|Registers|Mux16~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~0\, DP|Registers|Mux48~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~1\, DP|Registers|Mux48~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~14\, DP|Registers|Mux48~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~17\, DP|Registers|Mux48~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][14]\, DP|Registers|CurrentState[22][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~0\, DP|Registers|Mux17~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~1\, DP|Registers|Mux17~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][14]\, DP|Registers|CurrentState[25][14], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][14]\, DP|Registers|CurrentState[21][14], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][14]\, DP|Registers|CurrentState[17][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~2\, DP|Registers|Mux17~2, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][14]\, DP|Registers|CurrentState[29][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~3\, DP|Registers|Mux17~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][14]\, DP|Registers|CurrentState[20][14], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][14]\, DP|Registers|CurrentState[24][14], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][14]\, DP|Registers|CurrentState[16][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~4\, DP|Registers|Mux17~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][14]\, DP|Registers|CurrentState[28][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~5\, DP|Registers|Mux17~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~6\, DP|Registers|Mux17~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][14]\, DP|Registers|CurrentState[27][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~7\, DP|Registers|Mux17~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~8\, DP|Registers|Mux17~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~9\, DP|Registers|Mux17~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][14]\, DP|Registers|CurrentState[6][14], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][14]\, DP|Registers|CurrentState[4][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~12\, DP|Registers|Mux17~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~13\, DP|Registers|Mux17~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][14]\, DP|Registers|CurrentState[2][14], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][14]\, DP|Registers|CurrentState[1][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~14\, DP|Registers|Mux17~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~15\, DP|Registers|Mux17~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~16\, DP|Registers|Mux17~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][14]\, DP|Registers|CurrentState[14][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~2\, DP|Registers|Mux49~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~3\, DP|Registers|Mux49~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~4\, DP|Registers|Mux49~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~5\, DP|Registers|Mux49~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~6\, DP|Registers|Mux49~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~12\, DP|Registers|Mux49~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~17\, DP|Registers|Mux49~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][13]\, DP|Registers|CurrentState[16][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][13]\, DP|Registers|CurrentState[28][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][13]\, DP|Registers|CurrentState[27][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~0\, DP|Registers|Mux50~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~1\, DP|Registers|Mux50~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~4\, DP|Registers|Mux50~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~5\, DP|Registers|Mux50~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~7\, DP|Registers|Mux50~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][12]\, DP|Registers|CurrentState[22][12], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][12]\, DP|Registers|CurrentState[26][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~0\, DP|Registers|Mux19~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~1\, DP|Registers|Mux19~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][12]\, DP|Registers|CurrentState[25][12], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][12]\, DP|Registers|CurrentState[21][12], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][12]\, DP|Registers|CurrentState[17][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~2\, DP|Registers|Mux19~2, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][12]\, DP|Registers|CurrentState[29][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~3\, DP|Registers|Mux19~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][12]\, DP|Registers|CurrentState[24][12], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][12]\, DP|Registers|CurrentState[16][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~4\, DP|Registers|Mux19~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~5\, DP|Registers|Mux19~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~6\, DP|Registers|Mux19~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][12]\, DP|Registers|CurrentState[23][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~7\, DP|Registers|Mux19~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~8\, DP|Registers|Mux19~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~9\, DP|Registers|Mux19~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][12]\, DP|Registers|CurrentState[10][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~10\, DP|Registers|Mux19~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~11\, DP|Registers|Mux19~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][12]\, DP|Registers|CurrentState[6][12], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][12]\, DP|Registers|CurrentState[4][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~12\, DP|Registers|Mux19~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~13\, DP|Registers|Mux19~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][12]\, DP|Registers|CurrentState[1][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~14\, DP|Registers|Mux19~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][12]\, DP|Registers|CurrentState[3][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~15\, DP|Registers|Mux19~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~16\, DP|Registers|Mux19~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~17\, DP|Registers|Mux19~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~18\, DP|Registers|Mux19~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~19\, DP|Registers|Mux19~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux19~20\, DP|Registers|Mux19~20, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~2\, DP|Registers|Mux51~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~3\, DP|Registers|Mux51~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~4\, DP|Registers|Mux51~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~12\, DP|Registers|Mux51~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][11]\, DP|Registers|CurrentState[25][11], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~4\, DP|Registers|Mux20~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~5\, DP|Registers|Mux20~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][11]\, DP|Registers|CurrentState[7][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][11]\, DP|Registers|CurrentState[14][11], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~17\, DP|Registers|Mux20~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~18\, DP|Registers|Mux20~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~10\, DP|Registers|Mux52~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~11\, DP|Registers|Mux52~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~14\, DP|Registers|Mux52~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~15\, DP|Registers|Mux52~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][10]\, DP|Registers|CurrentState[22][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][10]\, DP|Registers|CurrentState[26][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][10]\, DP|Registers|CurrentState[18][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~0\, DP|Registers|Mux21~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][10]\, DP|Registers|CurrentState[30][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~1\, DP|Registers|Mux21~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][10]\, DP|Registers|CurrentState[21][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~2\, DP|Registers|Mux21~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~3\, DP|Registers|Mux21~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][10]\, DP|Registers|CurrentState[20][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][10]\, DP|Registers|CurrentState[16][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~4\, DP|Registers|Mux21~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~5\, DP|Registers|Mux21~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~6\, DP|Registers|Mux21~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][10]\, DP|Registers|CurrentState[23][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~7\, DP|Registers|Mux21~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~8\, DP|Registers|Mux21~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~9\, DP|Registers|Mux21~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][10]\, DP|Registers|CurrentState[2][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][10]\, DP|Registers|CurrentState[1][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][10]\, DP|Registers|CurrentState[0][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~14\, DP|Registers|Mux21~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][10]\, DP|Registers|CurrentState[3][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~15\, DP|Registers|Mux21~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][10]\, DP|Registers|CurrentState[12][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~0\, DP|Registers|Mux53~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~1\, DP|Registers|Mux53~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~14\, DP|Registers|Mux53~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~15\, DP|Registers|Mux53~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~0\, DP|Registers|Mux22~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][9]\, DP|Registers|CurrentState[29][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~1\, DP|Registers|Mux22~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][9]\, DP|Registers|CurrentState[26][9], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][9]\, DP|Registers|CurrentState[24][9], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][9]\, DP|Registers|CurrentState[5][9], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][9]\, DP|Registers|CurrentState[1][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~10\, DP|Registers|Mux54~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][8]\, DP|Registers|CurrentState[26][8], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~0\, DP|Registers|Mux23~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~1\, DP|Registers|Mux23~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][8]\, DP|Registers|CurrentState[21][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][8]\, DP|Registers|CurrentState[17][8], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~2\, DP|Registers|Mux23~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~3\, DP|Registers|Mux23~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][8]\, DP|Registers|CurrentState[20][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][8]\, DP|Registers|CurrentState[24][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][8]\, DP|Registers|CurrentState[16][8], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~4\, DP|Registers|Mux23~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][8]\, DP|Registers|CurrentState[28][8], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~5\, DP|Registers|Mux23~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~6\, DP|Registers|Mux23~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][8]\, DP|Registers|CurrentState[27][8], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~7\, DP|Registers|Mux23~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~8\, DP|Registers|Mux23~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~9\, DP|Registers|Mux23~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][8]\, DP|Registers|CurrentState[10][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][8]\, DP|Registers|CurrentState[9][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][8]\, DP|Registers|CurrentState[8][8], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~10\, DP|Registers|Mux23~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][8]\, DP|Registers|CurrentState[11][8], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~11\, DP|Registers|Mux23~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~12\, DP|Registers|Mux23~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~13\, DP|Registers|Mux23~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~14\, DP|Registers|Mux23~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~15\, DP|Registers|Mux23~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~16\, DP|Registers|Mux23~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~17\, DP|Registers|Mux23~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~18\, DP|Registers|Mux23~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~19\, DP|Registers|Mux23~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux23~20\, DP|Registers|Mux23~20, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~2\, DP|Registers|Mux55~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~4\, DP|Registers|Mux55~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~5\, DP|Registers|Mux55~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~10\, DP|Registers|Mux55~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~11\, DP|Registers|Mux55~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][7]\, DP|Registers|CurrentState[21][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][7]\, DP|Registers|CurrentState[20][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~4\, DP|Registers|Mux24~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][7]\, DP|Registers|CurrentState[23][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][7]\, DP|Registers|CurrentState[14][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~17\, DP|Registers|Mux24~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~18\, DP|Registers|Mux24~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~7\, DP|Registers|Mux56~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~8\, DP|Registers|Mux56~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~10\, DP|Registers|Mux56~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][6]\, DP|Registers|CurrentState[26][6], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][6]\, DP|Registers|CurrentState[18][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~0\, DP|Registers|Mux25~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~1\, DP|Registers|Mux25~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][6]\, DP|Registers|CurrentState[25][6], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][6]\, DP|Registers|CurrentState[17][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~2\, DP|Registers|Mux25~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~3\, DP|Registers|Mux25~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][6]\, DP|Registers|CurrentState[20][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~4\, DP|Registers|Mux25~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~5\, DP|Registers|Mux25~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~6\, DP|Registers|Mux25~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][6]\, DP|Registers|CurrentState[27][6], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][6]\, DP|Registers|CurrentState[23][6], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][6]\, DP|Registers|CurrentState[19][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~7\, DP|Registers|Mux25~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][6]\, DP|Registers|CurrentState[31][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~8\, DP|Registers|Mux25~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~9\, DP|Registers|Mux25~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~10\, DP|Registers|Mux25~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][6]\, DP|Registers|CurrentState[11][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~11\, DP|Registers|Mux25~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][6]\, DP|Registers|CurrentState[4][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~12\, DP|Registers|Mux25~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~13\, DP|Registers|Mux25~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][6]\, DP|Registers|CurrentState[2][6], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][6]\, DP|Registers|CurrentState[1][6], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][6]\, DP|Registers|CurrentState[0][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~14\, DP|Registers|Mux25~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][6]\, DP|Registers|CurrentState[3][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~15\, DP|Registers|Mux25~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~16\, DP|Registers|Mux25~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][6]\, DP|Registers|CurrentState[13][6], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][6]\, DP|Registers|CurrentState[14][6], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][6]\, DP|Registers|CurrentState[12][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~17\, DP|Registers|Mux25~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][6]\, DP|Registers|CurrentState[15][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~18\, DP|Registers|Mux25~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~19\, DP|Registers|Mux25~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux25~20\, DP|Registers|Mux25~20, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~0\, DP|Registers|Mux57~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~7\, DP|Registers|Mux57~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~8\, DP|Registers|Mux57~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~14\, DP|Registers|Mux57~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~15\, DP|Registers|Mux57~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~17\, DP|Registers|Mux57~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~18\, DP|Registers|Mux57~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][5]\, DP|Registers|CurrentState[21][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][5]\, DP|Registers|CurrentState[25][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][5]\, DP|Registers|CurrentState[17][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~0\, DP|Registers|Mux26~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][5]\, DP|Registers|CurrentState[29][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~1\, DP|Registers|Mux26~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~2\, DP|Registers|Mux26~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~3\, DP|Registers|Mux26~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][5]\, DP|Registers|CurrentState[20][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][5]\, DP|Registers|CurrentState[16][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~4\, DP|Registers|Mux26~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~5\, DP|Registers|Mux26~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~6\, DP|Registers|Mux26~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][5]\, DP|Registers|CurrentState[23][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~7\, DP|Registers|Mux26~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~8\, DP|Registers|Mux26~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~9\, DP|Registers|Mux26~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][5]\, DP|Registers|CurrentState[6][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~10\, DP|Registers|Mux26~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~11\, DP|Registers|Mux26~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][5]\, DP|Registers|CurrentState[8][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~12\, DP|Registers|Mux26~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~13\, DP|Registers|Mux26~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~14\, DP|Registers|Mux26~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~15\, DP|Registers|Mux26~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~16\, DP|Registers|Mux26~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][5]\, DP|Registers|CurrentState[14][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][5]\, DP|Registers|CurrentState[13][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][5]\, DP|Registers|CurrentState[12][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~17\, DP|Registers|Mux26~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][5]\, DP|Registers|CurrentState[15][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~18\, DP|Registers|Mux26~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~19\, DP|Registers|Mux26~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux26~20\, DP|Registers|Mux26~20, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~0\, DP|Registers|Mux58~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~1\, DP|Registers|Mux58~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~4\, DP|Registers|Mux58~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~17\, DP|Registers|Mux58~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~18\, DP|Registers|Mux58~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][4]\, DP|Registers|CurrentState[22][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][4]\, DP|Registers|CurrentState[18][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~0\, DP|Registers|Mux27~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~1\, DP|Registers|Mux27~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][4]\, DP|Registers|CurrentState[17][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~2\, DP|Registers|Mux27~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~3\, DP|Registers|Mux27~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~4\, DP|Registers|Mux27~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~5\, DP|Registers|Mux27~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~6\, DP|Registers|Mux27~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][4]\, DP|Registers|CurrentState[23][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~7\, DP|Registers|Mux27~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~8\, DP|Registers|Mux27~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~9\, DP|Registers|Mux27~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][4]\, DP|Registers|CurrentState[8][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~10\, DP|Registers|Mux27~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~11\, DP|Registers|Mux27~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][4]\, DP|Registers|CurrentState[4][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~12\, DP|Registers|Mux27~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~13\, DP|Registers|Mux27~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][4]\, DP|Registers|CurrentState[2][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][4]\, DP|Registers|CurrentState[1][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][4]\, DP|Registers|CurrentState[0][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~14\, DP|Registers|Mux27~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][4]\, DP|Registers|CurrentState[3][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~15\, DP|Registers|Mux27~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~16\, DP|Registers|Mux27~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][4]\, DP|Registers|CurrentState[13][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][4]\, DP|Registers|CurrentState[12][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~17\, DP|Registers|Mux27~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~18\, DP|Registers|Mux27~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~19\, DP|Registers|Mux27~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux27~20\, DP|Registers|Mux27~20, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~14\, DP|Registers|Mux59~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~15\, DP|Registers|Mux59~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][3]\, DP|Registers|CurrentState[25][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~0\, DP|Registers|Mux28~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~1\, DP|Registers|Mux28~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][3]\, DP|Registers|CurrentState[28][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][3]\, DP|Registers|CurrentState[6][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][3]\, DP|Registers|CurrentState[5][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][3]\, DP|Registers|CurrentState[4][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~10\, DP|Registers|Mux28~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][3]\, DP|Registers|CurrentState[7][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~11\, DP|Registers|Mux28~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][3]\, DP|Registers|CurrentState[10][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][3]\, DP|Registers|CurrentState[0][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~10\, DP|Registers|Mux60~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~11\, DP|Registers|Mux60~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~12\, DP|Registers|Mux60~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~14\, DP|Registers|Mux60~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~15\, DP|Registers|Mux60~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~17\, DP|Registers|Mux60~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][2]\, DP|Registers|CurrentState[22][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][2]\, DP|Registers|CurrentState[17][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][2]\, DP|Registers|CurrentState[29][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][2]\, DP|Registers|CurrentState[4][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~12\, DP|Registers|Mux29~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][2]\, DP|Registers|CurrentState[12][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~17\, DP|Registers|Mux29~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~2\, DP|Registers|Mux61~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~3\, DP|Registers|Mux61~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~4\, DP|Registers|Mux61~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][1]\, DP|Registers|CurrentState[21][1], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~0\, DP|Registers|Mux30~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~1\, DP|Registers|Mux30~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][1]\, DP|Registers|CurrentState[16][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][1]\, DP|Registers|CurrentState[9][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][1]\, DP|Registers|CurrentState[2][1], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~14\, DP|Registers|Mux30~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][1]\, DP|Registers|CurrentState[14][1], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~17\, DP|Registers|Mux30~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~18\, DP|Registers|Mux30~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~4\, DP|Registers|Mux62~4, MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[31]\, DP|RegisterMemoryData|CurrentState[31], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[27]\, DP|RegisterMemoryData|CurrentState[27], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[23]\, DP|RegisterMemoryData|CurrentState[23], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[22]\, DP|RegisterMemoryData|CurrentState[22], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[21]\, DP|RegisterMemoryData|CurrentState[21], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[20]\, DP|RegisterMemoryData|CurrentState[20], MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[29]~138\, DP|ArithmeticLogicUnit|Output[29]~138, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[26]~140\, DP|ArithmeticLogicUnit|Output[26]~140, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[25]~141\, DP|ArithmeticLogicUnit|Output[25]~141, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[24]~142\, DP|ArithmeticLogicUnit|Output[24]~142, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[18]~148\, DP|ArithmeticLogicUnit|Output[18]~148, MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[31]~feeder\, DP|RegisterMemoryData|CurrentState[31]~feeder, MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[23]~feeder\, DP|RegisterMemoryData|CurrentState[23]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][0]~feeder\, DP|Registers|CurrentState[14][0]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][0]~feeder\, DP|Registers|CurrentState[30][0]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][0]~feeder\, DP|Registers|CurrentState[18][0]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][0]~feeder\, DP|Registers|CurrentState[27][0]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][0]~feeder\, DP|Registers|CurrentState[3][0]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][0]~feeder\, DP|Registers|CurrentState[5][0]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][31]~feeder\, DP|Registers|CurrentState[22][31]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][30]~feeder\, DP|Registers|CurrentState[1][30]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][29]~feeder\, DP|Registers|CurrentState[2][29]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][29]~feeder\, DP|Registers|CurrentState[22][29]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][28]~feeder\, DP|Registers|CurrentState[26][28]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][28]~feeder\, DP|Registers|CurrentState[8][28]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][27]~feeder\, DP|Registers|CurrentState[2][27]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][27]~feeder\, DP|Registers|CurrentState[27][27]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][26]~feeder\, DP|Registers|CurrentState[8][26]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][25]~feeder\, DP|Registers|CurrentState[29][25]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][25]~feeder\, DP|Registers|CurrentState[26][25]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][25]~feeder\, DP|Registers|CurrentState[1][25]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][24]~feeder\, DP|Registers|CurrentState[9][24]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][24]~feeder\, DP|Registers|CurrentState[30][24]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][20]~feeder\, DP|Registers|CurrentState[22][20]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][20]~feeder\, DP|Registers|CurrentState[28][20]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][20]~feeder\, DP|Registers|CurrentState[1][20]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][19]~feeder\, DP|Registers|CurrentState[13][19]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][19]~feeder\, DP|Registers|CurrentState[22][19]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][19]~feeder\, DP|Registers|CurrentState[26][19]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][19]~feeder\, DP|Registers|CurrentState[30][19]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][18]~feeder\, DP|Registers|CurrentState[2][18]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][18]~feeder\, DP|Registers|CurrentState[3][18]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][18]~feeder\, DP|Registers|CurrentState[16][18]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][18]~feeder\, DP|Registers|CurrentState[13][18]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][17]~feeder\, DP|Registers|CurrentState[14][17]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][17]~feeder\, DP|Registers|CurrentState[15][17]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][16]~feeder\, DP|Registers|CurrentState[22][16]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][16]~feeder\, DP|Registers|CurrentState[28][16]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][16]~feeder\, DP|Registers|CurrentState[25][16]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][16]~feeder\, DP|Registers|CurrentState[29][16]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][16]~feeder\, DP|Registers|CurrentState[13][16]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][16]~feeder\, DP|Registers|CurrentState[24][16]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][16]~feeder\, DP|Registers|CurrentState[18][16]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][15]~feeder\, DP|Registers|CurrentState[0][15]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][14]~feeder\, DP|Registers|CurrentState[16][14]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][12]~feeder\, DP|Registers|CurrentState[22][12]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][12]~feeder\, DP|Registers|CurrentState[26][12]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][12]~feeder\, DP|Registers|CurrentState[3][12]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][10]~feeder\, DP|Registers|CurrentState[18][10]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][10]~feeder\, DP|Registers|CurrentState[22][10]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][9]~feeder\, DP|Registers|CurrentState[26][9]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][9]~feeder\, DP|Registers|CurrentState[24][9]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][9]~feeder\, DP|Registers|CurrentState[29][9]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][8]~feeder\, DP|Registers|CurrentState[27][8]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][8]~feeder\, DP|Registers|CurrentState[11][8]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][7]~feeder\, DP|Registers|CurrentState[23][7]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][6]~feeder\, DP|Registers|CurrentState[3][6]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][6]~feeder\, DP|Registers|CurrentState[20][6]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][5]~feeder\, DP|Registers|CurrentState[6][5]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][5]~feeder\, DP|Registers|CurrentState[21][5]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][5]~feeder\, DP|Registers|CurrentState[14][5]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][4]~feeder\, DP|Registers|CurrentState[1][4]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][3]~feeder\, DP|Registers|CurrentState[6][3]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][3]~feeder\, DP|Registers|CurrentState[7][3]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][3]~feeder\, DP|Registers|CurrentState[25][3]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][2]~feeder\, DP|Registers|CurrentState[4][2]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][1]~feeder\, DP|Registers|CurrentState[21][1]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][1]~feeder\, DP|Registers|CurrentState[14][1]~feeder, MipsMulticycle, 1
instance = comp, \CD|clock_out_s~0\, CD|clock_out_s~0, MipsMulticycle, 1
instance = comp, \CD|clock_out_s\, CD|clock_out_s, MipsMulticycle, 1
instance = comp, \CD|clock_out_s~clkctrl\, CD|clock_out_s~clkctrl, MipsMulticycle, 1
instance = comp, \Clock~I\, Clock, MipsMulticycle, 1
instance = comp, \Clock~clkctrl\, Clock~clkctrl, MipsMulticycle, 1
instance = comp, \Reset~I\, Reset, MipsMulticycle, 1
instance = comp, \Reset~clkctrl\, Reset~clkctrl, MipsMulticycle, 1
instance = comp, \CB|WideOr1~0\, CB|WideOr1~0, MipsMulticycle, 1
instance = comp, \CB|CurrentState.S0\, CB|CurrentState.S0, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[16]\, DP|RegisterInstr|CurrentState[16], MipsMulticycle, 1
instance = comp, \CB|Equal1~1\, CB|Equal1~1, MipsMulticycle, 1
instance = comp, \CB|NextState.S10~0\, CB|NextState.S10~0, MipsMulticycle, 1
instance = comp, \CB|NextState.S10~1\, CB|NextState.S10~1, MipsMulticycle, 1
instance = comp, \CB|CurrentState.S10\, CB|CurrentState.S10, MipsMulticycle, 1
instance = comp, \CB|WideOr6~0\, CB|WideOr6~0, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[22]~11\, DP|MuxB|Output[22]~11, MipsMulticycle, 1
instance = comp, \CB|NextState.S2~0\, CB|NextState.S2~0, MipsMulticycle, 1
instance = comp, \CB|CurrentState.S2\, CB|CurrentState.S2, MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[1]~31\, DP|MuxWriteData|Output[1]~31, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][1]~feeder\, DP|Registers|CurrentState[15][1]~feeder, MipsMulticycle, 1
instance = comp, \CB|CurrentState.S7\, CB|CurrentState.S7, MipsMulticycle, 1
instance = comp, \DP|MuxWriteRegister|Output[1]~1\, DP|MuxWriteRegister|Output[1]~1, MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[3]~29\, DP|MuxWriteData|Output[3]~29, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][3]~feeder\, DP|Registers|CurrentState[21][3]~feeder, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[18]\, DP|RegisterInstr|CurrentState[18], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[7]~25\, DP|MuxWriteData|Output[7]~25, MipsMulticycle, 1
instance = comp, \CB|WideOr8~0\, CB|WideOr8~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~14\, DP|Registers|Equal0~14, MipsMulticycle, 1
instance = comp, \DP|MuxWriteRegister|Output[4]~3\, DP|MuxWriteRegister|Output[4]~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~31\, DP|Registers|Equal0~31, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~34\, DP|Registers|Equal0~34, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][9]\, DP|Registers|CurrentState[4][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~4\, DP|Registers|Equal0~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~10\, DP|Registers|Equal0~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~13\, DP|Registers|Equal0~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][23]\, DP|Registers|CurrentState[29][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][23]\, DP|Registers|CurrentState[25][23], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[24]\, DP|RegisterMemoryData|CurrentState[24], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[24]~8\, DP|MuxWriteData|Output[24]~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~3\, DP|Registers|Equal0~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~36\, DP|Registers|Equal0~36, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][24]\, DP|Registers|CurrentState[2][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~20\, DP|Registers|Equal0~20, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~39\, DP|Registers|Equal0~39, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][24]\, DP|Registers|CurrentState[3][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~37\, DP|Registers|Equal0~37, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][24]\, DP|Registers|CurrentState[1][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~38\, DP|Registers|Equal0~38, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][24]\, DP|Registers|CurrentState[0][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~14\, DP|Registers|Mux39~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~15\, DP|Registers|Mux39~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~35\, DP|Registers|Equal0~35, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][24]\, DP|Registers|CurrentState[7][24], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][24]\, DP|Registers|CurrentState[4][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~12\, DP|Registers|Mux39~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~13\, DP|Registers|Mux39~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~16\, DP|Registers|Mux39~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][24]\, DP|Registers|CurrentState[15][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~26\, DP|Registers|Equal0~26, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~40\, DP|Registers|Equal0~40, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][24]\, DP|Registers|CurrentState[13][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~18\, DP|Registers|Mux39~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~19\, DP|Registers|Mux39~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux39~20\, DP|Registers|Mux39~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[24]\, DP|RegisterB|CurrentState[24], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[25]\, DP|RegisterMemoryData|CurrentState[25], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[25]~7\, DP|MuxWriteData|Output[25]~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~6\, DP|Registers|Equal0~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][25]\, DP|Registers|CurrentState[18][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~0\, DP|Registers|Equal0~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~2\, DP|Registers|Equal0~2, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][25]\, DP|Registers|CurrentState[22][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~2\, DP|Registers|Mux38~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~7\, DP|Registers|Equal0~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][25]\, DP|Registers|CurrentState[30][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~3\, DP|Registers|Mux38~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~6\, DP|Registers|Mux38~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~23\, DP|Registers|Equal0~23, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][25]\, DP|Registers|CurrentState[23][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~21\, DP|Registers|Equal0~21, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][25]\, DP|Registers|CurrentState[27][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~7\, DP|Registers|Mux38~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~8\, DP|Registers|Mux38~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~9\, DP|Registers|Mux38~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][25]~feeder\, DP|Registers|CurrentState[6][25]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~33\, DP|Registers|Equal0~33, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][25]\, DP|Registers|CurrentState[6][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~32\, DP|Registers|Equal0~32, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][25]\, DP|Registers|CurrentState[5][25], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][25]\, DP|Registers|CurrentState[4][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~10\, DP|Registers|Mux38~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~11\, DP|Registers|Mux38~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~42\, DP|Registers|Equal0~42, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][25]\, DP|Registers|CurrentState[12][25], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][25]\, DP|Registers|CurrentState[13][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~17\, DP|Registers|Mux38~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~41\, DP|Registers|Equal0~41, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][25]\, DP|Registers|CurrentState[14][25], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][25]~feeder\, DP|Registers|CurrentState[15][25]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][25]\, DP|Registers|CurrentState[15][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~18\, DP|Registers|Mux38~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~19\, DP|Registers|Mux38~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux38~20\, DP|Registers|Mux38~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[25]\, DP|RegisterB|CurrentState[25], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[26]\, DP|RegisterMemoryData|CurrentState[26], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[26]~6\, DP|MuxWriteData|Output[26]~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~30\, DP|Registers|Equal0~30, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][26]\, DP|Registers|CurrentState[11][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~28\, DP|Registers|Equal0~28, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][26]\, DP|Registers|CurrentState[9][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~10\, DP|Registers|Mux37~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][26]~feeder\, DP|Registers|CurrentState[10][26]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~27\, DP|Registers|Equal0~27, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][26]\, DP|Registers|CurrentState[10][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~11\, DP|Registers|Mux37~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][26]\, DP|Registers|CurrentState[3][26], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][26]\, DP|Registers|CurrentState[2][26], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][26]\, DP|Registers|CurrentState[1][26], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][26]\, DP|Registers|CurrentState[0][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~14\, DP|Registers|Mux37~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~15\, DP|Registers|Mux37~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][26]\, DP|Registers|CurrentState[5][26], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][26]\, DP|Registers|CurrentState[7][26], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][26]\, DP|Registers|CurrentState[6][26], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][26]\, DP|Registers|CurrentState[4][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~12\, DP|Registers|Mux37~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~13\, DP|Registers|Mux37~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~16\, DP|Registers|Mux37~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~19\, DP|Registers|Mux37~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][26]\, DP|Registers|CurrentState[22][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~5\, DP|Registers|Equal0~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][26]\, DP|Registers|CurrentState[26][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~0\, DP|Registers|Mux37~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~1\, DP|Registers|Mux37~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][26]\, DP|Registers|CurrentState[29][26], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][26]\, DP|Registers|CurrentState[21][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~12\, DP|Registers|Equal0~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][26]\, DP|Registers|CurrentState[17][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~2\, DP|Registers|Mux37~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~3\, DP|Registers|Mux37~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][26]~feeder\, DP|Registers|CurrentState[28][26]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~19\, DP|Registers|Equal0~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][26]\, DP|Registers|CurrentState[28][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~15\, DP|Registers|Equal0~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][26]\, DP|Registers|CurrentState[20][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~16\, DP|Registers|Equal0~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~18\, DP|Registers|Equal0~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][26]\, DP|Registers|CurrentState[16][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~17\, DP|Registers|Equal0~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][26]\, DP|Registers|CurrentState[24][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~4\, DP|Registers|Mux37~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~5\, DP|Registers|Mux37~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~6\, DP|Registers|Mux37~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][26]~feeder\, DP|Registers|CurrentState[31][26]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~25\, DP|Registers|Equal0~25, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][26]\, DP|Registers|CurrentState[31][26], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][26]\, DP|Registers|CurrentState[23][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~7\, DP|Registers|Mux37~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][26]~feeder\, DP|Registers|CurrentState[27][26]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][26]\, DP|Registers|CurrentState[27][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~8\, DP|Registers|Mux37~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~9\, DP|Registers|Mux37~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux37~20\, DP|Registers|Mux37~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[26]\, DP|RegisterB|CurrentState[26], MipsMulticycle, 1
instance = comp, \DP|ALUControl|Operation[0]~0\, DP|ALUControl|Operation[0]~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][10]\, DP|Registers|CurrentState[10][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][10]\, DP|Registers|CurrentState[9][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~29\, DP|Registers|Equal0~29, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][10]\, DP|Registers|CurrentState[8][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~10\, DP|Registers|Mux21~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~11\, DP|Registers|Mux21~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][10]\, DP|Registers|CurrentState[13][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][10]\, DP|Registers|CurrentState[15][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][10]\, DP|Registers|CurrentState[14][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~17\, DP|Registers|Mux21~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~18\, DP|Registers|Mux21~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][10]\, DP|Registers|CurrentState[7][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][10]\, DP|Registers|CurrentState[5][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][10]\, DP|Registers|CurrentState[4][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][10]\, DP|Registers|CurrentState[6][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~12\, DP|Registers|Mux21~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~13\, DP|Registers|Mux21~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~16\, DP|Registers|Mux21~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~19\, DP|Registers|Mux21~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux21~20\, DP|Registers|Mux21~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[10]\, DP|RegisterA|CurrentState[10], MipsMulticycle, 1
instance = comp, \CB|WideOr11\, CB|WideOr11, MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[10]~22\, DP|MuxA|Output[10]~22, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[10]~80\, DP|ArithmeticLogicUnit|Output[10]~80, MipsMulticycle, 1
instance = comp, \CB|WideOr6\, CB|WideOr6, MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[11]\, DP|RegisterMemoryData|CurrentState[11], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[11]~21\, DP|MuxALU_s|Output[11]~21, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[11]~22\, DP|MuxALU_s|Output[11]~22, MipsMulticycle, 1
instance = comp, \CB|PCEsc\, CB|PCEsc, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[11]\, DP|RegisterPC|CurrentState[11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][11]\, DP|Registers|CurrentState[6][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][11]\, DP|Registers|CurrentState[4][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][11]\, DP|Registers|CurrentState[5][11], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~10\, DP|Registers|Mux20~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~11\, DP|Registers|Mux20~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][11]\, DP|Registers|CurrentState[9][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][11]\, DP|Registers|CurrentState[8][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][11]\, DP|Registers|CurrentState[10][11], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~12\, DP|Registers|Mux20~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~13\, DP|Registers|Mux20~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][11]\, DP|Registers|CurrentState[3][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][11]\, DP|Registers|CurrentState[1][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][11]\, DP|Registers|CurrentState[2][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][11]\, DP|Registers|CurrentState[0][11], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~14\, DP|Registers|Mux20~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~15\, DP|Registers|Mux20~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~16\, DP|Registers|Mux20~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~19\, DP|Registers|Mux20~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~24\, DP|Registers|Equal0~24, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][11]\, DP|Registers|CurrentState[19][11], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~7\, DP|Registers|Mux20~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][11]\, DP|Registers|CurrentState[31][11], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~8\, DP|Registers|Mux20~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][11]~feeder\, DP|Registers|CurrentState[29][11]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][11]\, DP|Registers|CurrentState[29][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][11]~feeder\, DP|Registers|CurrentState[21][11]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][11]\, DP|Registers|CurrentState[21][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][11]\, DP|Registers|CurrentState[17][11], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~0\, DP|Registers|Mux20~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~1\, DP|Registers|Mux20~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][11]\, DP|Registers|CurrentState[30][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][11]\, DP|Registers|CurrentState[26][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][11]\, DP|Registers|CurrentState[18][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][11]\, DP|Registers|CurrentState[22][11], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~2\, DP|Registers|Mux20~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~3\, DP|Registers|Mux20~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~6\, DP|Registers|Mux20~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~9\, DP|Registers|Mux20~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux20~20\, DP|Registers|Mux20~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[11]\, DP|RegisterA|CurrentState[11], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[11]~21\, DP|MuxA|Output[11]~21, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[11]~82\, DP|ArithmeticLogicUnit|Output[11]~82, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[8]~15\, DP|MuxALU_s|Output[8]~15, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[8]~34\, DP|MuxB|Output[8]~34, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[7]~36\, DP|MuxB|Output[7]~36, MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[5]~27\, DP|MuxA|Output[5]~27, MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[4]~28\, DP|MuxA|Output[4]~28, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[3]~43\, DP|MuxB|Output[3]~43, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[3]~44\, DP|MuxB|Output[3]~44, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][2]\, DP|Registers|CurrentState[31][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][2]\, DP|Registers|CurrentState[23][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][2]\, DP|Registers|CurrentState[19][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~7\, DP|Registers|Mux29~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~8\, DP|Registers|Mux29~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][2]\, DP|Registers|CurrentState[30][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][2]\, DP|Registers|CurrentState[18][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][2]\, DP|Registers|CurrentState[26][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~0\, DP|Registers|Mux29~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~1\, DP|Registers|Mux29~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][2]~feeder\, DP|Registers|CurrentState[20][2]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][2]\, DP|Registers|CurrentState[20][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][2]\, DP|Registers|CurrentState[16][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][2]\, DP|Registers|CurrentState[24][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~4\, DP|Registers|Mux29~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][2]\, DP|Registers|CurrentState[28][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~5\, DP|Registers|Mux29~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][2]\, DP|Registers|CurrentState[25][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][2]\, DP|Registers|CurrentState[21][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~2\, DP|Registers|Mux29~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~3\, DP|Registers|Mux29~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~6\, DP|Registers|Mux29~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~9\, DP|Registers|Mux29~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][2]\, DP|Registers|CurrentState[15][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][2]~feeder\, DP|Registers|CurrentState[13][2]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][2]\, DP|Registers|CurrentState[13][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~18\, DP|Registers|Mux29~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][2]\, DP|Registers|CurrentState[1][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][2]\, DP|Registers|CurrentState[0][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~14\, DP|Registers|Mux29~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][2]\, DP|Registers|CurrentState[2][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~15\, DP|Registers|Mux29~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][2]~feeder\, DP|Registers|CurrentState[5][2]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][2]\, DP|Registers|CurrentState[5][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][2]\, DP|Registers|CurrentState[7][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~13\, DP|Registers|Mux29~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~16\, DP|Registers|Mux29~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][2]\, DP|Registers|CurrentState[10][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][2]\, DP|Registers|CurrentState[8][2], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][2]\, DP|Registers|CurrentState[9][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~10\, DP|Registers|Mux29~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~11\, DP|Registers|Mux29~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~19\, DP|Registers|Mux29~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux29~20\, DP|Registers|Mux29~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[2]\, DP|RegisterA|CurrentState[2], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[2]~30\, DP|MuxA|Output[2]~30, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][1]\, DP|Registers|CurrentState[31][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][1]\, DP|Registers|CurrentState[19][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][1]\, DP|Registers|CurrentState[27][1], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~7\, DP|Registers|Mux30~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~8\, DP|Registers|Mux30~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][1]\, DP|Registers|CurrentState[28][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][1]\, DP|Registers|CurrentState[24][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][1]\, DP|Registers|CurrentState[20][1], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~4\, DP|Registers|Mux30~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~5\, DP|Registers|Mux30~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][1]~feeder\, DP|Registers|CurrentState[30][1]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][1]\, DP|Registers|CurrentState[30][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][1]\, DP|Registers|CurrentState[26][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][1]\, DP|Registers|CurrentState[22][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][1]\, DP|Registers|CurrentState[18][1], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~2\, DP|Registers|Mux30~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~3\, DP|Registers|Mux30~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~6\, DP|Registers|Mux30~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~9\, DP|Registers|Mux30~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][1]~feeder\, DP|Registers|CurrentState[6][1]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][1]\, DP|Registers|CurrentState[6][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][1]~feeder\, DP|Registers|CurrentState[7][1]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][1]\, DP|Registers|CurrentState[7][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][1]\, DP|Registers|CurrentState[5][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][1]\, DP|Registers|CurrentState[4][1], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~10\, DP|Registers|Mux30~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~11\, DP|Registers|Mux30~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][1]\, DP|Registers|CurrentState[1][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][1]\, DP|Registers|CurrentState[3][1], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~15\, DP|Registers|Mux30~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][1]\, DP|Registers|CurrentState[11][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][1]\, DP|Registers|CurrentState[8][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][1]\, DP|Registers|CurrentState[10][1], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~12\, DP|Registers|Mux30~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~13\, DP|Registers|Mux30~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~16\, DP|Registers|Mux30~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~19\, DP|Registers|Mux30~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux30~20\, DP|Registers|Mux30~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[1]\, DP|RegisterA|CurrentState[1], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[1]~31\, DP|MuxA|Output[1]~31, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[0]~0\, DP|MuxB|Output[0]~0, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~0\, DP|ArithmeticLogicUnit|AddSub|Add0~0, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~2\, DP|ArithmeticLogicUnit|AddSub|Add0~2, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~4\, DP|ArithmeticLogicUnit|AddSub|Add0~4, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~6\, DP|ArithmeticLogicUnit|AddSub|Add0~6, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~8\, DP|ArithmeticLogicUnit|AddSub|Add0~8, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~10\, DP|ArithmeticLogicUnit|AddSub|Add0~10, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~12\, DP|ArithmeticLogicUnit|AddSub|Add0~12, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~14\, DP|ArithmeticLogicUnit|AddSub|Add0~14, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~16\, DP|ArithmeticLogicUnit|AddSub|Add0~16, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[5]\, DP|RegisterInstr|CurrentState[5], MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[5]~39\, DP|MuxB|Output[5]~39, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[5]~40\, DP|MuxB|Output[5]~40, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[2]\, DP|RegisterInstr|CurrentState[2], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[4]\, DP|RegisterInstr|CurrentState[4], MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[4]~41\, DP|MuxB|Output[4]~41, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[4]~42\, DP|MuxB|Output[4]~42, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[2]~46\, DP|MuxB|Output[2]~46, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[1]~47\, DP|MuxB|Output[1]~47, MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[0]~0\, DP|MuxA|Output[0]~0, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~0\, DP|ArithmeticLogicUnit|AddSub|Add1~0, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~2\, DP|ArithmeticLogicUnit|AddSub|Add1~2, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~4\, DP|ArithmeticLogicUnit|AddSub|Add1~4, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~6\, DP|ArithmeticLogicUnit|AddSub|Add1~6, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~8\, DP|ArithmeticLogicUnit|AddSub|Add1~8, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~10\, DP|ArithmeticLogicUnit|AddSub|Add1~10, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~12\, DP|ArithmeticLogicUnit|AddSub|Add1~12, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~14\, DP|ArithmeticLogicUnit|AddSub|Add1~14, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~16\, DP|ArithmeticLogicUnit|AddSub|Add1~16, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[8]~76\, DP|ArithmeticLogicUnit|Output[8]~76, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[8]~77\, DP|ArithmeticLogicUnit|Output[8]~77, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[8]~16\, DP|MuxALU_s|Output[8]~16, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[8]\, DP|RegisterPC|CurrentState[8], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[8]~24\, DP|MuxA|Output[8]~24, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~18\, DP|ArithmeticLogicUnit|AddSub|Add1~18, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~20\, DP|ArithmeticLogicUnit|AddSub|Add1~20, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~22\, DP|ArithmeticLogicUnit|AddSub|Add1~22, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[11]~83\, DP|ArithmeticLogicUnit|Output[11]~83, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[11]~131\, DP|ArithmeticLogicUnit|Output[11]~131, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[11]\, DP|RegisterALU_s|CurrentState[11], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[11]~21\, DP|MuxWriteData|Output[11]~21, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][11]\, DP|Registers|CurrentState[15][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][11]\, DP|Registers|CurrentState[12][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][11]\, DP|Registers|CurrentState[13][11], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~17\, DP|Registers|Mux52~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~18\, DP|Registers|Mux52~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][11]\, DP|Registers|CurrentState[11][11], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~12\, DP|Registers|Mux52~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~13\, DP|Registers|Mux52~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~16\, DP|Registers|Mux52~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~19\, DP|Registers|Mux52~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][11]\, DP|Registers|CurrentState[24][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][11]\, DP|Registers|CurrentState[28][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][11]\, DP|Registers|CurrentState[16][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][11]\, DP|Registers|CurrentState[20][11], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~4\, DP|Registers|Mux52~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~5\, DP|Registers|Mux52~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~2\, DP|Registers|Mux52~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~3\, DP|Registers|Mux52~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~6\, DP|Registers|Mux52~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][11]\, DP|Registers|CurrentState[23][11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][11]~feeder\, DP|Registers|CurrentState[27][11]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][11]\, DP|Registers|CurrentState[27][11], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~7\, DP|Registers|Mux52~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~8\, DP|Registers|Mux52~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~0\, DP|Registers|Mux52~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~1\, DP|Registers|Mux52~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~9\, DP|Registers|Mux52~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux52~20\, DP|Registers|Mux52~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[11]\, DP|RegisterB|CurrentState[11], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][13]~feeder\, DP|Registers|CurrentState[5][13]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][13]\, DP|Registers|CurrentState[5][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][13]\, DP|Registers|CurrentState[4][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~10\, DP|Registers|Mux18~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][13]\, DP|Registers|CurrentState[6][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~11\, DP|Registers|Mux18~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][13]\, DP|Registers|CurrentState[15][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][13]\, DP|Registers|CurrentState[14][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][13]~feeder\, DP|Registers|CurrentState[13][13]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][13]\, DP|Registers|CurrentState[13][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][13]\, DP|Registers|CurrentState[12][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~17\, DP|Registers|Mux18~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~18\, DP|Registers|Mux18~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][13]\, DP|Registers|CurrentState[2][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][13]\, DP|Registers|CurrentState[0][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~14\, DP|Registers|Mux18~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][13]\, DP|Registers|CurrentState[1][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~15\, DP|Registers|Mux18~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][13]\, DP|Registers|CurrentState[11][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][13]\, DP|Registers|CurrentState[8][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][13]\, DP|Registers|CurrentState[10][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~12\, DP|Registers|Mux18~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~13\, DP|Registers|Mux18~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~16\, DP|Registers|Mux18~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~19\, DP|Registers|Mux18~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][13]\, DP|Registers|CurrentState[29][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][13]\, DP|Registers|CurrentState[21][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][13]~feeder\, DP|Registers|CurrentState[25][13]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][13]\, DP|Registers|CurrentState[25][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][13]\, DP|Registers|CurrentState[17][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~0\, DP|Registers|Mux18~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~1\, DP|Registers|Mux18~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][13]~feeder\, DP|Registers|CurrentState[24][13]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][13]\, DP|Registers|CurrentState[24][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][13]\, DP|Registers|CurrentState[20][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~4\, DP|Registers|Mux18~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~5\, DP|Registers|Mux18~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][13]\, DP|Registers|CurrentState[30][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][13]\, DP|Registers|CurrentState[26][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][13]\, DP|Registers|CurrentState[18][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][13]\, DP|Registers|CurrentState[22][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~2\, DP|Registers|Mux18~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~3\, DP|Registers|Mux18~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~6\, DP|Registers|Mux18~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][13]\, DP|Registers|CurrentState[31][13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][13]\, DP|Registers|CurrentState[19][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~7\, DP|Registers|Mux18~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~8\, DP|Registers|Mux18~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~9\, DP|Registers|Mux18~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux18~20\, DP|Registers|Mux18~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[13]\, DP|RegisterA|CurrentState[13], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[13]~25\, DP|MuxALU_s|Output[13]~25, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[13]~26\, DP|MuxALU_s|Output[13]~26, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[13]\, DP|RegisterPC|CurrentState[13], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[13]~19\, DP|MuxA|Output[13]~19, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[13]~23\, DP|MuxB|Output[13]~23, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[13]~24\, DP|MuxB|Output[13]~24, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[13]~86\, DP|ArithmeticLogicUnit|Output[13]~86, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[11]~27\, DP|MuxB|Output[11]~27, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[11]~28\, DP|MuxB|Output[11]~28, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~18\, DP|ArithmeticLogicUnit|AddSub|Add0~18, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~20\, DP|ArithmeticLogicUnit|AddSub|Add0~20, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~24\, DP|ArithmeticLogicUnit|AddSub|Add0~24, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~26\, DP|ArithmeticLogicUnit|AddSub|Add0~26, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[13]~87\, DP|ArithmeticLogicUnit|Output[13]~87, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[13]~133\, DP|ArithmeticLogicUnit|Output[13]~133, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[13]\, DP|RegisterALU_s|CurrentState[13], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[13]~19\, DP|MuxWriteData|Output[13]~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][13]\, DP|Registers|CurrentState[23][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~8\, DP|Registers|Mux50~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~2\, DP|Registers|Mux50~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~3\, DP|Registers|Mux50~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~6\, DP|Registers|Mux50~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~9\, DP|Registers|Mux50~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~17\, DP|Registers|Mux50~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~18\, DP|Registers|Mux50~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][13]\, DP|Registers|CurrentState[3][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~14\, DP|Registers|Mux50~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~15\, DP|Registers|Mux50~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][13]\, DP|Registers|CurrentState[9][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~12\, DP|Registers|Mux50~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~13\, DP|Registers|Mux50~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~16\, DP|Registers|Mux50~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~10\, DP|Registers|Mux50~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][13]~feeder\, DP|Registers|CurrentState[7][13]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][13]\, DP|Registers|CurrentState[7][13], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~11\, DP|Registers|Mux50~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~19\, DP|Registers|Mux50~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux50~20\, DP|Registers|Mux50~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[13]\, DP|RegisterB|CurrentState[13], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][14]\, DP|Registers|CurrentState[10][14], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][14]\, DP|Registers|CurrentState[8][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~10\, DP|Registers|Mux17~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~11\, DP|Registers|Mux17~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][14]\, DP|Registers|CurrentState[15][14], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][14]\, DP|Registers|CurrentState[13][14], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][14]\, DP|Registers|CurrentState[12][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~17\, DP|Registers|Mux17~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~18\, DP|Registers|Mux17~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~19\, DP|Registers|Mux17~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux17~20\, DP|Registers|Mux17~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[14]\, DP|RegisterA|CurrentState[14], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[14]~18\, DP|MuxA|Output[14]~18, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~24\, DP|ArithmeticLogicUnit|AddSub|Add1~24, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~28\, DP|ArithmeticLogicUnit|AddSub|Add1~28, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[14]~21\, DP|MuxB|Output[14]~21, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[14]~22\, DP|MuxB|Output[14]~22, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~28\, DP|ArithmeticLogicUnit|AddSub|Add0~28, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[14]~89\, DP|ArithmeticLogicUnit|Output[14]~89, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[14]~134\, DP|ArithmeticLogicUnit|Output[14]~134, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[14]\, DP|RegisterALU_s|CurrentState[14], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[14]~18\, DP|MuxWriteData|Output[14]~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][14]~feeder\, DP|Registers|CurrentState[19][14]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][14]\, DP|Registers|CurrentState[19][14], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][14]\, DP|Registers|CurrentState[23][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~7\, DP|Registers|Mux49~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][14]\, DP|Registers|CurrentState[31][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~8\, DP|Registers|Mux49~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][14]\, DP|Registers|CurrentState[26][14], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][14]\, DP|Registers|CurrentState[18][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~0\, DP|Registers|Mux49~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][14]~feeder\, DP|Registers|CurrentState[30][14]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][14]\, DP|Registers|CurrentState[30][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~1\, DP|Registers|Mux49~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~9\, DP|Registers|Mux49~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][14]\, DP|Registers|CurrentState[9][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~10\, DP|Registers|Mux49~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][14]~feeder\, DP|Registers|CurrentState[11][14]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][14]\, DP|Registers|CurrentState[11][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~11\, DP|Registers|Mux49~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][14]~feeder\, DP|Registers|CurrentState[3][14]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][14]\, DP|Registers|CurrentState[3][14], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][14]\, DP|Registers|CurrentState[0][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~14\, DP|Registers|Mux49~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~15\, DP|Registers|Mux49~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][14]\, DP|Registers|CurrentState[5][14], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][14]\, DP|Registers|CurrentState[7][14], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~13\, DP|Registers|Mux49~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~16\, DP|Registers|Mux49~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~18\, DP|Registers|Mux49~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~19\, DP|Registers|Mux49~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux49~20\, DP|Registers|Mux49~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[14]\, DP|RegisterB|CurrentState[14], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[15]~feeder\, DP|RegisterMemoryData|CurrentState[15]~feeder, MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[15]\, DP|RegisterMemoryData|CurrentState[15], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[15]~17\, DP|MuxWriteData|Output[15]~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][15]\, DP|Registers|CurrentState[5][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][15]\, DP|Registers|CurrentState[4][15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~10\, DP|Registers|Mux48~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][15]\, DP|Registers|CurrentState[7][15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~11\, DP|Registers|Mux48~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][15]~feeder\, DP|Registers|CurrentState[15][15]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][15]\, DP|Registers|CurrentState[15][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][15]\, DP|Registers|CurrentState[14][15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~18\, DP|Registers|Mux48~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][15]\, DP|Registers|CurrentState[9][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][15]\, DP|Registers|CurrentState[11][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][15]\, DP|Registers|CurrentState[10][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][15]\, DP|Registers|CurrentState[8][15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~12\, DP|Registers|Mux48~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~13\, DP|Registers|Mux48~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][15]\, DP|Registers|CurrentState[3][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][15]\, DP|Registers|CurrentState[1][15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~15\, DP|Registers|Mux48~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~16\, DP|Registers|Mux48~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~19\, DP|Registers|Mux48~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][15]\, DP|Registers|CurrentState[26][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][15]\, DP|Registers|CurrentState[30][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][15]\, DP|Registers|CurrentState[22][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][15]\, DP|Registers|CurrentState[18][15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~2\, DP|Registers|Mux48~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~3\, DP|Registers|Mux48~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][15]\, DP|Registers|CurrentState[24][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][15]\, DP|Registers|CurrentState[28][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][15]\, DP|Registers|CurrentState[16][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][15]\, DP|Registers|CurrentState[20][15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~4\, DP|Registers|Mux48~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~5\, DP|Registers|Mux48~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~6\, DP|Registers|Mux48~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][15]\, DP|Registers|CurrentState[31][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][15]\, DP|Registers|CurrentState[27][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][15]\, DP|Registers|CurrentState[19][15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~7\, DP|Registers|Mux48~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~8\, DP|Registers|Mux48~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~9\, DP|Registers|Mux48~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux48~20\, DP|Registers|Mux48~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[15]\, DP|RegisterB|CurrentState[15], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[29]~feeder\, DP|RegisterMemoryData|CurrentState[29]~feeder, MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[29]\, DP|RegisterMemoryData|CurrentState[29], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[29]~3\, DP|MuxWriteData|Output[29]~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][29]\, DP|Registers|CurrentState[1][29], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][29]\, DP|Registers|CurrentState[3][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~15\, DP|Registers|Mux34~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][29]\, DP|Registers|CurrentState[10][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~12\, DP|Registers|Mux34~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][29]\, DP|Registers|CurrentState[9][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~13\, DP|Registers|Mux34~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~16\, DP|Registers|Mux34~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][29]\, DP|Registers|CurrentState[4][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~10\, DP|Registers|Mux34~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][29]\, DP|Registers|CurrentState[6][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~11\, DP|Registers|Mux34~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~19\, DP|Registers|Mux34~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][29]\, DP|Registers|CurrentState[26][29], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][29]\, DP|Registers|CurrentState[18][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~2\, DP|Registers|Mux34~2, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][29]~feeder\, DP|Registers|CurrentState[30][29]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][29]\, DP|Registers|CurrentState[30][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~3\, DP|Registers|Mux34~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][29]\, DP|Registers|CurrentState[24][29], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][29]~feeder\, DP|Registers|CurrentState[28][29]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][29]\, DP|Registers|CurrentState[28][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~5\, DP|Registers|Mux34~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~6\, DP|Registers|Mux34~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][29]~feeder\, DP|Registers|CurrentState[29][29]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][29]\, DP|Registers|CurrentState[29][29], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][29]\, DP|Registers|CurrentState[17][29], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][29]\, DP|Registers|CurrentState[25][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~0\, DP|Registers|Mux34~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~1\, DP|Registers|Mux34~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][29]\, DP|Registers|CurrentState[27][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~7\, DP|Registers|Mux34~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][29]~feeder\, DP|Registers|CurrentState[31][29]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][29]\, DP|Registers|CurrentState[31][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~8\, DP|Registers|Mux34~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~9\, DP|Registers|Mux34~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux34~20\, DP|Registers|Mux34~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[29]\, DP|RegisterB|CurrentState[29], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[31]~31\, DP|MuxALU_s|Output[31]~31, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[31]~32\, DP|MuxALU_s|Output[31]~32, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[31]~0\, DP|RegisterPC|CurrentState[31]~0, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[31]\, DP|RegisterPC|CurrentState[31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][31]\, DP|Registers|CurrentState[1][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][31]\, DP|Registers|CurrentState[0][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][31]\, DP|Registers|CurrentState[2][31], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~14\, DP|Registers|Mux0~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][31]\, DP|Registers|CurrentState[3][31], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~15\, DP|Registers|Mux0~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][31]\, DP|Registers|CurrentState[8][31], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~12\, DP|Registers|Mux0~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][31]\, DP|Registers|CurrentState[11][31], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~13\, DP|Registers|Mux0~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~16\, DP|Registers|Mux0~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][31]~feeder\, DP|Registers|CurrentState[7][31]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][31]\, DP|Registers|CurrentState[7][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][31]\, DP|Registers|CurrentState[4][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][31]~feeder\, DP|Registers|CurrentState[5][31]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][31]\, DP|Registers|CurrentState[5][31], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~10\, DP|Registers|Mux0~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][31]\, DP|Registers|CurrentState[6][31], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~11\, DP|Registers|Mux0~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~19\, DP|Registers|Mux0~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][31]\, DP|Registers|CurrentState[24][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][31]\, DP|Registers|CurrentState[28][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][31]\, DP|Registers|CurrentState[20][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][31]\, DP|Registers|CurrentState[16][31], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~4\, DP|Registers|Mux0~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~5\, DP|Registers|Mux0~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~6\, DP|Registers|Mux0~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][31]~feeder\, DP|Registers|CurrentState[23][31]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][31]\, DP|Registers|CurrentState[23][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][31]\, DP|Registers|CurrentState[31][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][31]~feeder\, DP|Registers|CurrentState[27][31]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][31]\, DP|Registers|CurrentState[27][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][31]\, DP|Registers|CurrentState[19][31], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~7\, DP|Registers|Mux0~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~8\, DP|Registers|Mux0~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~9\, DP|Registers|Mux0~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux0~20\, DP|Registers|Mux0~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[31]\, DP|RegisterA|CurrentState[31], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[31]~1\, DP|MuxA|Output[31]~1, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[31]~2\, DP|MuxB|Output[31]~2, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[29]~35\, DP|MuxALU_s|Output[29]~35, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[27]~39\, DP|MuxALU_s|Output[27]~39, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~12\, DP|Registers|Mux5~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~13\, DP|Registers|Mux5~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~15\, DP|Registers|Mux5~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~16\, DP|Registers|Mux5~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~10\, DP|Registers|Mux5~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~11\, DP|Registers|Mux5~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][26]\, DP|Registers|CurrentState[13][26], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][26]\, DP|Registers|CurrentState[15][26], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][26]\, DP|Registers|CurrentState[14][26], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][26]~feeder\, DP|Registers|CurrentState[12][26]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][26]\, DP|Registers|CurrentState[12][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~17\, DP|Registers|Mux5~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~18\, DP|Registers|Mux5~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~19\, DP|Registers|Mux5~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][26]\, DP|Registers|CurrentState[19][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~7\, DP|Registers|Mux5~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~8\, DP|Registers|Mux5~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~4\, DP|Registers|Mux5~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~5\, DP|Registers|Mux5~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~2\, DP|Registers|Mux5~2, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][26]\, DP|Registers|CurrentState[25][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~3\, DP|Registers|Mux5~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~6\, DP|Registers|Mux5~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][26]~feeder\, DP|Registers|CurrentState[30][26]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][26]\, DP|Registers|CurrentState[30][26], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~1\, DP|Registers|Mux5~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~9\, DP|Registers|Mux5~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux5~20\, DP|Registers|Mux5~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[26]\, DP|RegisterA|CurrentState[26], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[26]~6\, DP|MuxA|Output[26]~6, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[25]~8\, DP|MuxB|Output[25]~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~14\, DP|Registers|Mux7~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~15\, DP|Registers|Mux7~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][24]\, DP|Registers|CurrentState[6][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~12\, DP|Registers|Mux7~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][24]\, DP|Registers|CurrentState[5][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~13\, DP|Registers|Mux7~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~16\, DP|Registers|Mux7~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][24]~feeder\, DP|Registers|CurrentState[12][24]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][24]\, DP|Registers|CurrentState[12][24], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][24]\, DP|Registers|CurrentState[14][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~17\, DP|Registers|Mux7~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~18\, DP|Registers|Mux7~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~19\, DP|Registers|Mux7~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][24]\, DP|Registers|CurrentState[17][24], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][24]\, DP|Registers|CurrentState[21][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~2\, DP|Registers|Mux7~2, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][24]\, DP|Registers|CurrentState[29][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~3\, DP|Registers|Mux7~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][24]~feeder\, DP|Registers|CurrentState[28][24]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][24]\, DP|Registers|CurrentState[28][24], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][24]\, DP|Registers|CurrentState[20][24], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][24]\, DP|Registers|CurrentState[16][24], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][24]\, DP|Registers|CurrentState[24][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~4\, DP|Registers|Mux7~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~5\, DP|Registers|Mux7~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~6\, DP|Registers|Mux7~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][24]\, DP|Registers|CurrentState[27][24], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][24]\, DP|Registers|CurrentState[31][24], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][24]\, DP|Registers|CurrentState[19][24], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][24]\, DP|Registers|CurrentState[23][24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~7\, DP|Registers|Mux7~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~8\, DP|Registers|Mux7~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~9\, DP|Registers|Mux7~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux7~20\, DP|Registers|Mux7~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[24]\, DP|RegisterA|CurrentState[24], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[24]~8\, DP|MuxA|Output[24]~8, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[23]~10\, DP|MuxB|Output[23]~10, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~44\, DP|ArithmeticLogicUnit|AddSub|Add1~44, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~46\, DP|ArithmeticLogicUnit|AddSub|Add1~46, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~50\, DP|ArithmeticLogicUnit|AddSub|Add1~50, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~54\, DP|ArithmeticLogicUnit|AddSub|Add1~54, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[27]~6\, DP|MuxB|Output[27]~6, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[21]~12\, DP|MuxB|Output[21]~12, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[19]~14\, DP|MuxB|Output[19]~14, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[18]~15\, DP|MuxB|Output[18]~15, MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[17]\, DP|RegisterMemoryData|CurrentState[17], MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[16]~17\, DP|MuxB|Output[16]~17, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[16]~18\, DP|MuxB|Output[16]~18, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[15]~19\, DP|MuxB|Output[15]~19, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[15]~20\, DP|MuxB|Output[15]~20, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[15]~90\, DP|ArithmeticLogicUnit|Output[15]~90, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~30\, DP|ArithmeticLogicUnit|AddSub|Add0~30, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[15]~91\, DP|ArithmeticLogicUnit|Output[15]~91, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[15]~135\, DP|ArithmeticLogicUnit|Output[15]~135, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[15]\, DP|RegisterALU_s|CurrentState[15], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[15]~29\, DP|MuxALU_s|Output[15]~29, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[15]~30\, DP|MuxALU_s|Output[15]~30, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[15]\, DP|RegisterPC|CurrentState[15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~18\, DP|Registers|Mux16~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][15]\, DP|Registers|CurrentState[6][15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~10\, DP|Registers|Mux16~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~11\, DP|Registers|Mux16~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~15\, DP|Registers|Mux16~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~12\, DP|Registers|Mux16~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~13\, DP|Registers|Mux16~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~16\, DP|Registers|Mux16~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~19\, DP|Registers|Mux16~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~2\, DP|Registers|Mux16~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~3\, DP|Registers|Mux16~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~6\, DP|Registers|Mux16~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][15]\, DP|Registers|CurrentState[29][15], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][15]\, DP|Registers|CurrentState[21][15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~1\, DP|Registers|Mux16~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~7\, DP|Registers|Mux16~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][15]\, DP|Registers|CurrentState[23][15], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~8\, DP|Registers|Mux16~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~9\, DP|Registers|Mux16~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux16~20\, DP|Registers|Mux16~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[15]\, DP|RegisterA|CurrentState[15], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[15]~17\, DP|MuxA|Output[15]~17, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~32\, DP|ArithmeticLogicUnit|AddSub|Add1~32, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~34\, DP|ArithmeticLogicUnit|AddSub|Add1~34, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~32\, DP|ArithmeticLogicUnit|AddSub|Add0~32, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~34\, DP|ArithmeticLogicUnit|AddSub|Add0~34, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[17]~119\, DP|ArithmeticLogicUnit|Output[17]~119, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[17]~149\, DP|ArithmeticLogicUnit|Output[17]~149, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[17]\, DP|RegisterALU_s|CurrentState[17], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[17]~15\, DP|MuxWriteData|Output[17]~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][17]\, DP|Registers|CurrentState[4][17], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~10\, DP|Registers|Mux14~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][17]\, DP|Registers|CurrentState[6][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][17]\, DP|Registers|CurrentState[7][17], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~11\, DP|Registers|Mux14~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][17]\, DP|Registers|CurrentState[1][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][17]\, DP|Registers|CurrentState[2][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][17]\, DP|Registers|CurrentState[0][17], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~14\, DP|Registers|Mux14~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~15\, DP|Registers|Mux14~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][17]\, DP|Registers|CurrentState[11][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][17]\, DP|Registers|CurrentState[8][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][17]\, DP|Registers|CurrentState[10][17], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~12\, DP|Registers|Mux14~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~13\, DP|Registers|Mux14~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~16\, DP|Registers|Mux14~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~19\, DP|Registers|Mux14~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][17]\, DP|Registers|CurrentState[28][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][17]\, DP|Registers|CurrentState[24][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][17]\, DP|Registers|CurrentState[16][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][17]\, DP|Registers|CurrentState[20][17], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~4\, DP|Registers|Mux14~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~5\, DP|Registers|Mux14~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~6\, DP|Registers|Mux14~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][17]\, DP|Registers|CurrentState[23][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][17]\, DP|Registers|CurrentState[19][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][17]\, DP|Registers|CurrentState[27][17], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~7\, DP|Registers|Mux14~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][17]\, DP|Registers|CurrentState[31][17], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~8\, DP|Registers|Mux14~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~9\, DP|Registers|Mux14~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux14~20\, DP|Registers|Mux14~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[17]\, DP|RegisterA|CurrentState[17], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[17]~15\, DP|MuxA|Output[17]~15, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~36\, DP|ArithmeticLogicUnit|AddSub|Add0~36, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~38\, DP|ArithmeticLogicUnit|AddSub|Add0~38, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~40\, DP|ArithmeticLogicUnit|AddSub|Add0~40, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~42\, DP|ArithmeticLogicUnit|AddSub|Add0~42, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~44\, DP|ArithmeticLogicUnit|AddSub|Add0~44, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~46\, DP|ArithmeticLogicUnit|AddSub|Add0~46, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~50\, DP|ArithmeticLogicUnit|AddSub|Add0~50, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~54\, DP|ArithmeticLogicUnit|AddSub|Add0~54, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[27]~40\, DP|MuxALU_s|Output[27]~40, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[27]~41\, DP|MuxALU_s|Output[27]~41, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[27]~42\, DP|MuxALU_s|Output[27]~42, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[27]\, DP|RegisterPC|CurrentState[27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][27]\, DP|Registers|CurrentState[20][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~4\, DP|Registers|Mux4~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][27]\, DP|Registers|CurrentState[24][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~5\, DP|Registers|Mux4~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][27]~feeder\, DP|Registers|CurrentState[26][27]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][27]\, DP|Registers|CurrentState[26][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][27]\, DP|Registers|CurrentState[30][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][27]\, DP|Registers|CurrentState[18][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][27]\, DP|Registers|CurrentState[22][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~2\, DP|Registers|Mux4~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~3\, DP|Registers|Mux4~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~6\, DP|Registers|Mux4~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][27]\, DP|Registers|CurrentState[25][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][27]\, DP|Registers|CurrentState[17][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~0\, DP|Registers|Mux4~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][27]\, DP|Registers|CurrentState[21][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~1\, DP|Registers|Mux4~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~9\, DP|Registers|Mux4~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][27]\, DP|Registers|CurrentState[14][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][27]\, DP|Registers|CurrentState[13][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][27]\, DP|Registers|CurrentState[12][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~17\, DP|Registers|Mux4~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~18\, DP|Registers|Mux4~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][27]\, DP|Registers|CurrentState[6][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][27]\, DP|Registers|CurrentState[4][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][27]\, DP|Registers|CurrentState[5][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~10\, DP|Registers|Mux4~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][27]\, DP|Registers|CurrentState[7][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~11\, DP|Registers|Mux4~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][27]\, DP|Registers|CurrentState[11][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][27]\, DP|Registers|CurrentState[9][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~13\, DP|Registers|Mux4~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][27]\, DP|Registers|CurrentState[0][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~14\, DP|Registers|Mux4~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][27]~feeder\, DP|Registers|CurrentState[1][27]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][27]\, DP|Registers|CurrentState[1][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][27]~feeder\, DP|Registers|CurrentState[3][27]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][27]\, DP|Registers|CurrentState[3][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~15\, DP|Registers|Mux4~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~16\, DP|Registers|Mux4~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~19\, DP|Registers|Mux4~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux4~20\, DP|Registers|Mux4~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[27]\, DP|RegisterA|CurrentState[27], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[27]~5\, DP|MuxA|Output[27]~5, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~56\, DP|ArithmeticLogicUnit|AddSub|Add1~56, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~56\, DP|ArithmeticLogicUnit|AddSub|Add0~56, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[28]~99\, DP|ArithmeticLogicUnit|Output[28]~99, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[28]~139\, DP|ArithmeticLogicUnit|Output[28]~139, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[28]\, DP|RegisterALU_s|CurrentState[28], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[28]~37\, DP|MuxALU_s|Output[28]~37, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[28]~38\, DP|MuxALU_s|Output[28]~38, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[28]\, DP|RegisterPC|CurrentState[28], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[28]\, DP|RegisterMemoryData|CurrentState[28], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[28]~4\, DP|MuxWriteData|Output[28]~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][28]\, DP|Registers|CurrentState[22][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][28]\, DP|Registers|CurrentState[30][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~1\, DP|Registers|Mux3~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][28]\, DP|Registers|CurrentState[31][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][28]\, DP|Registers|CurrentState[27][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~8\, DP|Registers|Mux3~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][28]\, DP|Registers|CurrentState[29][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][28]\, DP|Registers|CurrentState[25][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][28]\, DP|Registers|CurrentState[17][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][28]\, DP|Registers|CurrentState[21][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~2\, DP|Registers|Mux3~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~3\, DP|Registers|Mux3~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][28]\, DP|Registers|CurrentState[28][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][28]\, DP|Registers|CurrentState[16][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~4\, DP|Registers|Mux3~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~5\, DP|Registers|Mux3~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~6\, DP|Registers|Mux3~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~9\, DP|Registers|Mux3~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][28]\, DP|Registers|CurrentState[11][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][28]~feeder\, DP|Registers|CurrentState[10][28]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][28]\, DP|Registers|CurrentState[10][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~11\, DP|Registers|Mux3~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][28]\, DP|Registers|CurrentState[7][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][28]\, DP|Registers|CurrentState[5][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][28]\, DP|Registers|CurrentState[6][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][28]\, DP|Registers|CurrentState[4][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~12\, DP|Registers|Mux3~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~13\, DP|Registers|Mux3~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~16\, DP|Registers|Mux3~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][28]~feeder\, DP|Registers|CurrentState[14][28]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][28]\, DP|Registers|CurrentState[14][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~17\, DP|Registers|Mux3~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][28]\, DP|Registers|CurrentState[13][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][28]\, DP|Registers|CurrentState[15][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~18\, DP|Registers|Mux3~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~19\, DP|Registers|Mux3~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux3~20\, DP|Registers|Mux3~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[28]\, DP|RegisterA|CurrentState[28], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[28]~4\, DP|MuxA|Output[28]~4, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~58\, DP|ArithmeticLogicUnit|AddSub|Add0~58, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~58\, DP|ArithmeticLogicUnit|AddSub|Add1~58, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[29]~97\, DP|ArithmeticLogicUnit|Output[29]~97, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[29]~36\, DP|MuxALU_s|Output[29]~36, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[29]\, DP|RegisterPC|CurrentState[29], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][29]\, DP|Registers|CurrentState[11][29], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][29]\, DP|Registers|CurrentState[8][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~12\, DP|Registers|Mux2~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~13\, DP|Registers|Mux2~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][29]\, DP|Registers|CurrentState[0][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~14\, DP|Registers|Mux2~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~15\, DP|Registers|Mux2~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~16\, DP|Registers|Mux2~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][29]~feeder\, DP|Registers|CurrentState[15][29]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][29]\, DP|Registers|CurrentState[15][29], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][29]~feeder\, DP|Registers|CurrentState[14][29]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][29]\, DP|Registers|CurrentState[14][29], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][29]\, DP|Registers|CurrentState[13][29], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][29]\, DP|Registers|CurrentState[12][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~17\, DP|Registers|Mux2~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~18\, DP|Registers|Mux2~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][29]\, DP|Registers|CurrentState[7][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~11\, DP|Registers|Mux2~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~19\, DP|Registers|Mux2~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][29]~feeder\, DP|Registers|CurrentState[23][29]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][29]\, DP|Registers|CurrentState[23][29], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][29]\, DP|Registers|CurrentState[19][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~7\, DP|Registers|Mux2~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~8\, DP|Registers|Mux2~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~0\, DP|Registers|Mux2~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][29]\, DP|Registers|CurrentState[21][29], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~1\, DP|Registers|Mux2~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~2\, DP|Registers|Mux2~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~3\, DP|Registers|Mux2~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~6\, DP|Registers|Mux2~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~9\, DP|Registers|Mux2~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux2~20\, DP|Registers|Mux2~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[29]\, DP|RegisterA|CurrentState[29], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[29]~3\, DP|MuxA|Output[29]~3, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~60\, DP|ArithmeticLogicUnit|AddSub|Add1~60, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[30]~3\, DP|MuxB|Output[30]~3, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~60\, DP|ArithmeticLogicUnit|AddSub|Add0~60, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[30]~95\, DP|ArithmeticLogicUnit|Output[30]~95, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[30]~137\, DP|ArithmeticLogicUnit|Output[30]~137, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[30]\, DP|RegisterALU_s|CurrentState[30], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[30]~33\, DP|MuxALU_s|Output[30]~33, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[30]~34\, DP|MuxALU_s|Output[30]~34, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[30]\, DP|RegisterPC|CurrentState[30], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[30]~feeder\, DP|RegisterMemoryData|CurrentState[30]~feeder, MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[30]\, DP|RegisterMemoryData|CurrentState[30], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[30]~2\, DP|MuxWriteData|Output[30]~2, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][30]~feeder\, DP|Registers|CurrentState[19][30]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][30]\, DP|Registers|CurrentState[19][30], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][30]\, DP|Registers|CurrentState[23][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~7\, DP|Registers|Mux1~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][30]\, DP|Registers|CurrentState[27][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~8\, DP|Registers|Mux1~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][30]\, DP|Registers|CurrentState[21][30], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][30]\, DP|Registers|CurrentState[17][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~2\, DP|Registers|Mux1~2, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][30]\, DP|Registers|CurrentState[25][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~3\, DP|Registers|Mux1~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][30]\, DP|Registers|CurrentState[16][30], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][30]\, DP|Registers|CurrentState[24][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~4\, DP|Registers|Mux1~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][30]~feeder\, DP|Registers|CurrentState[20][30]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][30]\, DP|Registers|CurrentState[20][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~5\, DP|Registers|Mux1~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~6\, DP|Registers|Mux1~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][30]\, DP|Registers|CurrentState[26][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~0\, DP|Registers|Mux1~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][30]\, DP|Registers|CurrentState[22][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~1\, DP|Registers|Mux1~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~9\, DP|Registers|Mux1~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][30]\, DP|Registers|CurrentState[10][30], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][30]\, DP|Registers|CurrentState[9][30], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][30]\, DP|Registers|CurrentState[8][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~10\, DP|Registers|Mux1~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~11\, DP|Registers|Mux1~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][30]\, DP|Registers|CurrentState[12][30], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][30]~feeder\, DP|Registers|CurrentState[14][30]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][30]\, DP|Registers|CurrentState[14][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~17\, DP|Registers|Mux1~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][30]\, DP|Registers|CurrentState[13][30], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][30]\, DP|Registers|CurrentState[15][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~18\, DP|Registers|Mux1~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][30]\, DP|Registers|CurrentState[3][30], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][30]\, DP|Registers|CurrentState[0][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~14\, DP|Registers|Mux1~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~15\, DP|Registers|Mux1~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][30]\, DP|Registers|CurrentState[5][30], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][30]\, DP|Registers|CurrentState[7][30], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][30]\, DP|Registers|CurrentState[4][30], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][30]\, DP|Registers|CurrentState[6][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~12\, DP|Registers|Mux1~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~13\, DP|Registers|Mux1~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~16\, DP|Registers|Mux1~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~19\, DP|Registers|Mux1~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux1~20\, DP|Registers|Mux1~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[30]\, DP|RegisterA|CurrentState[30], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[30]~2\, DP|MuxA|Output[30]~2, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~62\, DP|ArithmeticLogicUnit|AddSub|Add1~62, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add0~62\, DP|ArithmeticLogicUnit|AddSub|Add0~62, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[31]~93\, DP|ArithmeticLogicUnit|Output[31]~93, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[31]~136\, DP|ArithmeticLogicUnit|Output[31]~136, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[31]\, DP|RegisterALU_s|CurrentState[31], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[31]~1\, DP|MuxWriteData|Output[31]~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][31]\, DP|Registers|CurrentState[15][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][31]\, DP|Registers|CurrentState[14][31], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~18\, DP|Registers|Mux32~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~10\, DP|Registers|Mux32~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~11\, DP|Registers|Mux32~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~14\, DP|Registers|Mux32~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~15\, DP|Registers|Mux32~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~16\, DP|Registers|Mux32~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~19\, DP|Registers|Mux32~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~7\, DP|Registers|Mux32~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~8\, DP|Registers|Mux32~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][31]\, DP|Registers|CurrentState[29][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][31]\, DP|Registers|CurrentState[21][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][31]\, DP|Registers|CurrentState[25][31], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~0\, DP|Registers|Mux32~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~1\, DP|Registers|Mux32~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~5\, DP|Registers|Mux32~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][31]\, DP|Registers|CurrentState[26][31], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][31]\, DP|Registers|CurrentState[18][31], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~2\, DP|Registers|Mux32~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~3\, DP|Registers|Mux32~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~6\, DP|Registers|Mux32~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~9\, DP|Registers|Mux32~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux32~20\, DP|Registers|Mux32~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[31]\, DP|RegisterB|CurrentState[31], MipsMulticycle, 1
instance = comp, \DP|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0\, DP|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[12]\, DP|RegisterInstr|CurrentState[12], MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[12]~25\, DP|MuxB|Output[12]~25, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[12]~26\, DP|MuxB|Output[12]~26, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[12]~85\, DP|ArithmeticLogicUnit|Output[12]~85, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[12]~132\, DP|ArithmeticLogicUnit|Output[12]~132, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[12]\, DP|RegisterALU_s|CurrentState[12], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[12]~20\, DP|MuxWriteData|Output[12]~20, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][12]\, DP|Registers|CurrentState[15][12], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][12]\, DP|Registers|CurrentState[13][12], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][12]\, DP|Registers|CurrentState[12][12], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][12]\, DP|Registers|CurrentState[14][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~17\, DP|Registers|Mux51~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~18\, DP|Registers|Mux51~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][12]\, DP|Registers|CurrentState[8][12], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][12]\, DP|Registers|CurrentState[9][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~10\, DP|Registers|Mux51~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][12]\, DP|Registers|CurrentState[11][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~11\, DP|Registers|Mux51~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][12]~feeder\, DP|Registers|CurrentState[2][12]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][12]\, DP|Registers|CurrentState[2][12], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][12]\, DP|Registers|CurrentState[0][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~14\, DP|Registers|Mux51~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~15\, DP|Registers|Mux51~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][12]\, DP|Registers|CurrentState[7][12], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][12]\, DP|Registers|CurrentState[5][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~13\, DP|Registers|Mux51~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~16\, DP|Registers|Mux51~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~19\, DP|Registers|Mux51~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][12]\, DP|Registers|CurrentState[19][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~7\, DP|Registers|Mux51~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][12]\, DP|Registers|CurrentState[31][12], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][12]\, DP|Registers|CurrentState[27][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~8\, DP|Registers|Mux51~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][12]\, DP|Registers|CurrentState[18][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~0\, DP|Registers|Mux51~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][12]\, DP|Registers|CurrentState[30][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~1\, DP|Registers|Mux51~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][12]\, DP|Registers|CurrentState[20][12], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][12]\, DP|Registers|CurrentState[28][12], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~5\, DP|Registers|Mux51~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~6\, DP|Registers|Mux51~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~9\, DP|Registers|Mux51~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux51~20\, DP|Registers|Mux51~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[12]\, DP|RegisterB|CurrentState[12], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[10]\, DP|RegisterInstr|CurrentState[10], MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[10]~29\, DP|MuxB|Output[10]~29, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[10]~30\, DP|MuxB|Output[10]~30, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[10]~81\, DP|ArithmeticLogicUnit|Output[10]~81, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[10]~130\, DP|ArithmeticLogicUnit|Output[10]~130, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[10]\, DP|RegisterALU_s|CurrentState[10], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[10]~22\, DP|MuxWriteData|Output[10]~22, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][10]\, DP|Registers|CurrentState[27][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][10]\, DP|Registers|CurrentState[31][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][10]\, DP|Registers|CurrentState[19][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~7\, DP|Registers|Mux53~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~8\, DP|Registers|Mux53~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][10]\, DP|Registers|CurrentState[25][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][10]\, DP|Registers|CurrentState[29][10], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][10]\, DP|Registers|CurrentState[17][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~2\, DP|Registers|Mux53~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~3\, DP|Registers|Mux53~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][10]\, DP|Registers|CurrentState[24][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~4\, DP|Registers|Mux53~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][10]\, DP|Registers|CurrentState[28][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~5\, DP|Registers|Mux53~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~6\, DP|Registers|Mux53~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~9\, DP|Registers|Mux53~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~17\, DP|Registers|Mux53~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~18\, DP|Registers|Mux53~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][10]\, DP|Registers|CurrentState[11][10], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~10\, DP|Registers|Mux53~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~11\, DP|Registers|Mux53~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~12\, DP|Registers|Mux53~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~13\, DP|Registers|Mux53~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~16\, DP|Registers|Mux53~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~19\, DP|Registers|Mux53~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux53~20\, DP|Registers|Mux53~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[10]\, DP|RegisterB|CurrentState[10], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[1]\, DP|RegisterInstr|CurrentState[1], MipsMulticycle, 1
instance = comp, \DP|ALUControl|Operation[2]~2\, DP|ALUControl|Operation[2]~2, MipsMulticycle, 1
instance = comp, \DP|ALUControl|Operation[2]~3\, DP|ALUControl|Operation[2]~3, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[21]~57\, DP|ArithmeticLogicUnit|Output[21]~57, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[27]~122\, DP|ArithmeticLogicUnit|Output[27]~122, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[27]~123\, DP|ArithmeticLogicUnit|Output[27]~123, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[27]~124\, DP|ArithmeticLogicUnit|Output[27]~124, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[27]\, DP|RegisterALU_s|CurrentState[27], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[27]~5\, DP|MuxWriteData|Output[27]~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][27]\, DP|Registers|CurrentState[15][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~17\, DP|Registers|Mux36~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~18\, DP|Registers|Mux36~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~10\, DP|Registers|Mux36~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~11\, DP|Registers|Mux36~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~19\, DP|Registers|Mux36~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][27]~feeder\, DP|Registers|CurrentState[28][27]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][27]\, DP|Registers|CurrentState[28][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][27]\, DP|Registers|CurrentState[16][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~4\, DP|Registers|Mux36~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~5\, DP|Registers|Mux36~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~2\, DP|Registers|Mux36~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~3\, DP|Registers|Mux36~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~6\, DP|Registers|Mux36~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][27]\, DP|Registers|CurrentState[31][27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][27]\, DP|Registers|CurrentState[19][27], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~7\, DP|Registers|Mux36~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~8\, DP|Registers|Mux36~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~9\, DP|Registers|Mux36~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux36~20\, DP|Registers|Mux36~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[27]\, DP|RegisterB|CurrentState[27], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][28]\, DP|Registers|CurrentState[12][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~17\, DP|Registers|Mux35~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~18\, DP|Registers|Mux35~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][28]\, DP|Registers|CurrentState[1][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][28]\, DP|Registers|CurrentState[0][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~14\, DP|Registers|Mux35~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][28]\, DP|Registers|CurrentState[3][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~15\, DP|Registers|Mux35~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~12\, DP|Registers|Mux35~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~13\, DP|Registers|Mux35~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~16\, DP|Registers|Mux35~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~19\, DP|Registers|Mux35~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][28]\, DP|Registers|CurrentState[19][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~7\, DP|Registers|Mux35~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~8\, DP|Registers|Mux35~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][28]\, DP|Registers|CurrentState[20][28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][28]\, DP|Registers|CurrentState[24][28], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~4\, DP|Registers|Mux35~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~5\, DP|Registers|Mux35~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~6\, DP|Registers|Mux35~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~9\, DP|Registers|Mux35~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux35~20\, DP|Registers|Mux35~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[28]\, DP|RegisterB|CurrentState[28], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][30]\, DP|Registers|CurrentState[11][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~10\, DP|Registers|Mux33~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~11\, DP|Registers|Mux33~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][30]\, DP|Registers|CurrentState[2][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~15\, DP|Registers|Mux33~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~12\, DP|Registers|Mux33~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~13\, DP|Registers|Mux33~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~16\, DP|Registers|Mux33~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~19\, DP|Registers|Mux33~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][30]~feeder\, DP|Registers|CurrentState[28][30]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][30]\, DP|Registers|CurrentState[28][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~4\, DP|Registers|Mux33~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~5\, DP|Registers|Mux33~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][30]\, DP|Registers|CurrentState[29][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~3\, DP|Registers|Mux33~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~6\, DP|Registers|Mux33~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~7\, DP|Registers|Mux33~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][30]\, DP|Registers|CurrentState[31][30], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~8\, DP|Registers|Mux33~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~9\, DP|Registers|Mux33~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux33~20\, DP|Registers|Mux33~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[30]\, DP|RegisterB|CurrentState[30], MipsMulticycle, 1
instance = comp, \DP|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16\, DP|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[24]~feeder\, DP|RegisterInstr|CurrentState[24]~feeder, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[24]\, DP|RegisterInstr|CurrentState[24], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~0\, DP|Registers|Mux8~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~1\, DP|Registers|Mux8~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][23]\, DP|Registers|CurrentState[31][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][23]\, DP|Registers|CurrentState[23][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][23]\, DP|Registers|CurrentState[27][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][23]\, DP|Registers|CurrentState[19][23], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~7\, DP|Registers|Mux8~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~8\, DP|Registers|Mux8~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][23]\, DP|Registers|CurrentState[30][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][23]\, DP|Registers|CurrentState[22][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][23]\, DP|Registers|CurrentState[18][23], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~2\, DP|Registers|Mux8~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~3\, DP|Registers|Mux8~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][23]\, DP|Registers|CurrentState[24][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][23]\, DP|Registers|CurrentState[16][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][23]\, DP|Registers|CurrentState[20][23], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~4\, DP|Registers|Mux8~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~5\, DP|Registers|Mux8~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~6\, DP|Registers|Mux8~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~9\, DP|Registers|Mux8~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][23]\, DP|Registers|CurrentState[14][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][23]\, DP|Registers|CurrentState[12][23], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~17\, DP|Registers|Mux8~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~18\, DP|Registers|Mux8~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][23]\, DP|Registers|CurrentState[5][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][23]\, DP|Registers|CurrentState[4][23], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~10\, DP|Registers|Mux8~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][23]\, DP|Registers|CurrentState[6][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][23]\, DP|Registers|CurrentState[7][23], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~11\, DP|Registers|Mux8~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~19\, DP|Registers|Mux8~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux8~20\, DP|Registers|Mux8~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[23]\, DP|RegisterA|CurrentState[23], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[23]~49\, DP|MuxALU_s|Output[23]~49, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[23]~50\, DP|MuxALU_s|Output[23]~50, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[23]\, DP|RegisterPC|CurrentState[23], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[23]~9\, DP|MuxA|Output[23]~9, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[23]~107\, DP|ArithmeticLogicUnit|Output[23]~107, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[23]~143\, DP|ArithmeticLogicUnit|Output[23]~143, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[23]\, DP|RegisterALU_s|CurrentState[23], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[23]~9\, DP|MuxWriteData|Output[23]~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][23]\, DP|Registers|CurrentState[26][23], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~2\, DP|Registers|Mux40~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~3\, DP|Registers|Mux40~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~4\, DP|Registers|Mux40~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][23]\, DP|Registers|CurrentState[28][23], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~5\, DP|Registers|Mux40~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~6\, DP|Registers|Mux40~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~7\, DP|Registers|Mux40~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~8\, DP|Registers|Mux40~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~9\, DP|Registers|Mux40~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~11\, DP|Registers|Mux40~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][23]\, DP|Registers|CurrentState[11][23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][23]\, DP|Registers|CurrentState[8][23], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~12\, DP|Registers|Mux40~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~13\, DP|Registers|Mux40~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~16\, DP|Registers|Mux40~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][23]\, DP|Registers|CurrentState[15][23], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~18\, DP|Registers|Mux40~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~19\, DP|Registers|Mux40~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux40~20\, DP|Registers|Mux40~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[23]\, DP|RegisterB|CurrentState[23], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[22]\, DP|RegisterInstr|CurrentState[22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~10\, DP|Registers|Mux22~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][9]\, DP|Registers|CurrentState[6][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~11\, DP|Registers|Mux22~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][9]\, DP|Registers|CurrentState[12][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~17\, DP|Registers|Mux22~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][9]\, DP|Registers|CurrentState[14][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~18\, DP|Registers|Mux22~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][9]\, DP|Registers|CurrentState[9][9], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][9]\, DP|Registers|CurrentState[8][9], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][9]\, DP|Registers|CurrentState[10][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~12\, DP|Registers|Mux22~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~13\, DP|Registers|Mux22~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][9]\, DP|Registers|CurrentState[3][9], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][9]\, DP|Registers|CurrentState[2][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~14\, DP|Registers|Mux22~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~15\, DP|Registers|Mux22~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~16\, DP|Registers|Mux22~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~19\, DP|Registers|Mux22~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][9]\, DP|Registers|CurrentState[23][9], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][9]\, DP|Registers|CurrentState[31][9], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][9]\, DP|Registers|CurrentState[27][9], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][9]\, DP|Registers|CurrentState[19][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~7\, DP|Registers|Mux22~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~8\, DP|Registers|Mux22~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][9]\, DP|Registers|CurrentState[28][9], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][9]\, DP|Registers|CurrentState[20][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~4\, DP|Registers|Mux22~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~5\, DP|Registers|Mux22~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][9]\, DP|Registers|CurrentState[30][9], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][9]\, DP|Registers|CurrentState[18][9], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][9]\, DP|Registers|CurrentState[22][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~2\, DP|Registers|Mux22~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~3\, DP|Registers|Mux22~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~6\, DP|Registers|Mux22~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~9\, DP|Registers|Mux22~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux22~20\, DP|Registers|Mux22~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[9]\, DP|RegisterA|CurrentState[9], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[9]~17\, DP|MuxALU_s|Output[9]~17, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[9]~18\, DP|MuxALU_s|Output[9]~18, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[9]\, DP|RegisterPC|CurrentState[9], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[9]~23\, DP|MuxA|Output[9]~23, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[9]~79\, DP|ArithmeticLogicUnit|Output[9]~79, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[9]~129\, DP|ArithmeticLogicUnit|Output[9]~129, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[9]\, DP|RegisterALU_s|CurrentState[9], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[9]~23\, DP|MuxWriteData|Output[9]~23, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][9]\, DP|Registers|CurrentState[7][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~11\, DP|Registers|Mux54~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][9]\, DP|Registers|CurrentState[13][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~17\, DP|Registers|Mux54~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][9]~feeder\, DP|Registers|CurrentState[15][9]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][9]\, DP|Registers|CurrentState[15][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~18\, DP|Registers|Mux54~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~12\, DP|Registers|Mux54~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][9]\, DP|Registers|CurrentState[11][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~13\, DP|Registers|Mux54~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][9]\, DP|Registers|CurrentState[0][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~14\, DP|Registers|Mux54~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~15\, DP|Registers|Mux54~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~16\, DP|Registers|Mux54~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~19\, DP|Registers|Mux54~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~2\, DP|Registers|Mux54~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~3\, DP|Registers|Mux54~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][9]\, DP|Registers|CurrentState[16][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~4\, DP|Registers|Mux54~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~5\, DP|Registers|Mux54~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~6\, DP|Registers|Mux54~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][9]\, DP|Registers|CurrentState[21][9], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][9]~feeder\, DP|Registers|CurrentState[25][9]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][9]\, DP|Registers|CurrentState[25][9], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][9]\, DP|Registers|CurrentState[17][9], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~0\, DP|Registers|Mux54~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~1\, DP|Registers|Mux54~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~7\, DP|Registers|Mux54~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~8\, DP|Registers|Mux54~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~9\, DP|Registers|Mux54~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux54~20\, DP|Registers|Mux54~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[9]\, DP|RegisterB|CurrentState[9], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[8]~feeder\, DP|RegisterMemoryData|CurrentState[8]~feeder, MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[8]\, DP|RegisterMemoryData|CurrentState[8], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[8]~24\, DP|MuxWriteData|Output[8]~24, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][8]~feeder\, DP|Registers|CurrentState[31][8]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][8]\, DP|Registers|CurrentState[31][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][8]\, DP|Registers|CurrentState[19][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][8]\, DP|Registers|CurrentState[23][8], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~7\, DP|Registers|Mux55~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~8\, DP|Registers|Mux55~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][8]~feeder\, DP|Registers|CurrentState[29][8]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][8]\, DP|Registers|CurrentState[29][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][8]~feeder\, DP|Registers|CurrentState[25][8]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][8]\, DP|Registers|CurrentState[25][8], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~3\, DP|Registers|Mux55~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~6\, DP|Registers|Mux55~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][8]\, DP|Registers|CurrentState[30][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][8]~feeder\, DP|Registers|CurrentState[22][8]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][8]\, DP|Registers|CurrentState[22][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][8]~feeder\, DP|Registers|CurrentState[18][8]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][8]\, DP|Registers|CurrentState[18][8], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~0\, DP|Registers|Mux55~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~1\, DP|Registers|Mux55~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~9\, DP|Registers|Mux55~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][8]\, DP|Registers|CurrentState[15][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][8]\, DP|Registers|CurrentState[13][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][8]\, DP|Registers|CurrentState[12][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][8]\, DP|Registers|CurrentState[14][8], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~17\, DP|Registers|Mux55~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~18\, DP|Registers|Mux55~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][8]\, DP|Registers|CurrentState[3][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][8]\, DP|Registers|CurrentState[1][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][8]\, DP|Registers|CurrentState[0][8], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~14\, DP|Registers|Mux55~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][8]\, DP|Registers|CurrentState[2][8], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~15\, DP|Registers|Mux55~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][8]\, DP|Registers|CurrentState[7][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][8]\, DP|Registers|CurrentState[5][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][8]\, DP|Registers|CurrentState[6][8], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][8]\, DP|Registers|CurrentState[4][8], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~12\, DP|Registers|Mux55~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~13\, DP|Registers|Mux55~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~16\, DP|Registers|Mux55~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~19\, DP|Registers|Mux55~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux55~20\, DP|Registers|Mux55~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[8]\, DP|RegisterB|CurrentState[8], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[11]\, DP|RegisterInstr|CurrentState[11], MipsMulticycle, 1
instance = comp, \DP|MuxWriteRegister|Output[0]~0\, DP|MuxWriteRegister|Output[0]~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~8\, DP|Registers|Equal0~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~9\, DP|Registers|Equal0~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][7]\, DP|Registers|CurrentState[25][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][7]\, DP|Registers|CurrentState[17][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~0\, DP|Registers|Mux56~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][7]\, DP|Registers|CurrentState[29][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~1\, DP|Registers|Mux56~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][7]\, DP|Registers|CurrentState[28][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][7]\, DP|Registers|CurrentState[16][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~4\, DP|Registers|Mux56~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~5\, DP|Registers|Mux56~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][7]\, DP|Registers|CurrentState[26][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][7]\, DP|Registers|CurrentState[30][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][7]\, DP|Registers|CurrentState[18][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~2\, DP|Registers|Mux56~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~3\, DP|Registers|Mux56~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~6\, DP|Registers|Mux56~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~9\, DP|Registers|Mux56~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][7]~feeder\, DP|Registers|CurrentState[15][7]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][7]\, DP|Registers|CurrentState[15][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][7]\, DP|Registers|CurrentState[12][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][7]\, DP|Registers|CurrentState[13][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~17\, DP|Registers|Mux56~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~18\, DP|Registers|Mux56~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][7]\, DP|Registers|CurrentState[7][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][7]\, DP|Registers|CurrentState[6][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~11\, DP|Registers|Mux56~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][7]\, DP|Registers|CurrentState[11][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][7]\, DP|Registers|CurrentState[9][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][7]\, DP|Registers|CurrentState[8][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][7]\, DP|Registers|CurrentState[10][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~12\, DP|Registers|Mux56~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~13\, DP|Registers|Mux56~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][7]\, DP|Registers|CurrentState[3][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][7]\, DP|Registers|CurrentState[2][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][7]\, DP|Registers|CurrentState[0][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~14\, DP|Registers|Mux56~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~15\, DP|Registers|Mux56~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~16\, DP|Registers|Mux56~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~19\, DP|Registers|Mux56~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux56~20\, DP|Registers|Mux56~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[7]\, DP|RegisterB|CurrentState[7], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[6]\, DP|RegisterMemoryData|CurrentState[6], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[6]~26\, DP|MuxWriteData|Output[6]~26, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][6]\, DP|Registers|CurrentState[5][6], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][6]\, DP|Registers|CurrentState[6][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~12\, DP|Registers|Mux57~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][6]~feeder\, DP|Registers|CurrentState[7][6]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][6]\, DP|Registers|CurrentState[7][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~13\, DP|Registers|Mux57~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~16\, DP|Registers|Mux57~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][6]\, DP|Registers|CurrentState[10][6], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][6]\, DP|Registers|CurrentState[8][6], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][6]\, DP|Registers|CurrentState[9][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~10\, DP|Registers|Mux57~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~11\, DP|Registers|Mux57~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~19\, DP|Registers|Mux57~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][6]\, DP|Registers|CurrentState[22][6], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][6]\, DP|Registers|CurrentState[30][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~1\, DP|Registers|Mux57~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][6]\, DP|Registers|CurrentState[21][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~2\, DP|Registers|Mux57~2, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][6]\, DP|Registers|CurrentState[29][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~3\, DP|Registers|Mux57~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][6]\, DP|Registers|CurrentState[16][6], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][6]\, DP|Registers|CurrentState[24][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~4\, DP|Registers|Mux57~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][6]~feeder\, DP|Registers|CurrentState[28][6]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][6]\, DP|Registers|CurrentState[28][6], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~5\, DP|Registers|Mux57~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~6\, DP|Registers|Mux57~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~9\, DP|Registers|Mux57~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux57~20\, DP|Registers|Mux57~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[6]\, DP|RegisterB|CurrentState[6], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[5]\, DP|RegisterMemoryData|CurrentState[5], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[5]~27\, DP|MuxWriteData|Output[5]~27, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][5]\, DP|Registers|CurrentState[5][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][5]\, DP|Registers|CurrentState[4][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~10\, DP|Registers|Mux58~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][5]~feeder\, DP|Registers|CurrentState[7][5]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][5]\, DP|Registers|CurrentState[7][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~11\, DP|Registers|Mux58~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][5]\, DP|Registers|CurrentState[1][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][5]\, DP|Registers|CurrentState[3][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][5]\, DP|Registers|CurrentState[2][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][5]\, DP|Registers|CurrentState[0][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~14\, DP|Registers|Mux58~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~15\, DP|Registers|Mux58~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][5]\, DP|Registers|CurrentState[11][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][5]\, DP|Registers|CurrentState[9][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][5]\, DP|Registers|CurrentState[10][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~12\, DP|Registers|Mux58~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~13\, DP|Registers|Mux58~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~16\, DP|Registers|Mux58~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~19\, DP|Registers|Mux58~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][5]\, DP|Registers|CurrentState[24][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][5]\, DP|Registers|CurrentState[28][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~5\, DP|Registers|Mux58~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][5]\, DP|Registers|CurrentState[30][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][5]\, DP|Registers|CurrentState[26][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][5]\, DP|Registers|CurrentState[18][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][5]\, DP|Registers|CurrentState[22][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~2\, DP|Registers|Mux58~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~3\, DP|Registers|Mux58~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~6\, DP|Registers|Mux58~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][5]\, DP|Registers|CurrentState[31][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][5]\, DP|Registers|CurrentState[27][5], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][5]\, DP|Registers|CurrentState[19][5], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~7\, DP|Registers|Mux58~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~8\, DP|Registers|Mux58~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~9\, DP|Registers|Mux58~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux58~20\, DP|Registers|Mux58~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[5]\, DP|RegisterB|CurrentState[5], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[4]\, DP|RegisterMemoryData|CurrentState[4], MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[4]~68\, DP|ArithmeticLogicUnit|Output[4]~68, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[4]~125\, DP|ArithmeticLogicUnit|Output[4]~125, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[4]\, DP|RegisterALU_s|CurrentState[4], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[4]~28\, DP|MuxWriteData|Output[4]~28, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][4]\, DP|Registers|CurrentState[15][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][4]\, DP|Registers|CurrentState[14][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~17\, DP|Registers|Mux59~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~18\, DP|Registers|Mux59~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][4]\, DP|Registers|CurrentState[6][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~12\, DP|Registers|Mux59~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][4]\, DP|Registers|CurrentState[5][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][4]\, DP|Registers|CurrentState[7][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~13\, DP|Registers|Mux59~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~16\, DP|Registers|Mux59~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][4]\, DP|Registers|CurrentState[10][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][4]\, DP|Registers|CurrentState[11][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][4]\, DP|Registers|CurrentState[9][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~10\, DP|Registers|Mux59~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~11\, DP|Registers|Mux59~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~19\, DP|Registers|Mux59~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][4]\, DP|Registers|CurrentState[30][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][4]\, DP|Registers|CurrentState[26][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~0\, DP|Registers|Mux59~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~1\, DP|Registers|Mux59~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][4]\, DP|Registers|CurrentState[27][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][4]\, DP|Registers|CurrentState[31][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][4]\, DP|Registers|CurrentState[19][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~7\, DP|Registers|Mux59~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~8\, DP|Registers|Mux59~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][4]\, DP|Registers|CurrentState[25][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][4]\, DP|Registers|CurrentState[29][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][4]\, DP|Registers|CurrentState[21][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~2\, DP|Registers|Mux59~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~3\, DP|Registers|Mux59~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][4]~feeder\, DP|Registers|CurrentState[28][4]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][4]\, DP|Registers|CurrentState[28][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][4]\, DP|Registers|CurrentState[20][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][4]\, DP|Registers|CurrentState[16][4], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][4]\, DP|Registers|CurrentState[24][4], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~4\, DP|Registers|Mux59~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~5\, DP|Registers|Mux59~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~6\, DP|Registers|Mux59~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~9\, DP|Registers|Mux59~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux59~20\, DP|Registers|Mux59~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[4]\, DP|RegisterB|CurrentState[4], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[14]\, DP|RegisterInstr|CurrentState[14], MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~1\, DP|Registers|Equal0~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~11\, DP|Registers|Equal0~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][3]\, DP|Registers|CurrentState[21][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][3]\, DP|Registers|CurrentState[29][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][3]~feeder\, DP|Registers|CurrentState[17][3]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][3]\, DP|Registers|CurrentState[17][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~0\, DP|Registers|Mux60~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~1\, DP|Registers|Mux60~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][3]\, DP|Registers|CurrentState[24][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][3]\, DP|Registers|CurrentState[20][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~4\, DP|Registers|Mux60~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~5\, DP|Registers|Mux60~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][3]\, DP|Registers|CurrentState[30][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][3]\, DP|Registers|CurrentState[18][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][3]\, DP|Registers|CurrentState[22][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~2\, DP|Registers|Mux60~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~3\, DP|Registers|Mux60~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~6\, DP|Registers|Mux60~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][3]\, DP|Registers|CurrentState[31][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][3]\, DP|Registers|CurrentState[19][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~7\, DP|Registers|Mux60~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~8\, DP|Registers|Mux60~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~9\, DP|Registers|Mux60~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][3]\, DP|Registers|CurrentState[14][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][3]\, DP|Registers|CurrentState[15][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~18\, DP|Registers|Mux60~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][3]\, DP|Registers|CurrentState[9][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][3]\, DP|Registers|CurrentState[11][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~13\, DP|Registers|Mux60~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~16\, DP|Registers|Mux60~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~19\, DP|Registers|Mux60~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux60~20\, DP|Registers|Mux60~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[3]\, DP|RegisterB|CurrentState[3], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[2]\, DP|RegisterMemoryData|CurrentState[2], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[2]~30\, DP|MuxWriteData|Output[2]~30, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][2]\, DP|Registers|CurrentState[11][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~10\, DP|Registers|Mux61~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~11\, DP|Registers|Mux61~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][2]\, DP|Registers|CurrentState[14][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~17\, DP|Registers|Mux61~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~18\, DP|Registers|Mux61~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][2]\, DP|Registers|CurrentState[3][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~14\, DP|Registers|Mux61~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~15\, DP|Registers|Mux61~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][2]\, DP|Registers|CurrentState[6][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~12\, DP|Registers|Mux61~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~13\, DP|Registers|Mux61~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~16\, DP|Registers|Mux61~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~19\, DP|Registers|Mux61~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~5\, DP|Registers|Mux61~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~6\, DP|Registers|Mux61~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][2]\, DP|Registers|CurrentState[27][2], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~7\, DP|Registers|Mux61~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~8\, DP|Registers|Mux61~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~0\, DP|Registers|Mux61~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~1\, DP|Registers|Mux61~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~9\, DP|Registers|Mux61~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux61~20\, DP|Registers|Mux61~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[2]\, DP|RegisterB|CurrentState[2], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[13]\, DP|RegisterInstr|CurrentState[13], MipsMulticycle, 1
instance = comp, \DP|MuxWriteRegister|Output[2]~2\, DP|MuxWriteRegister|Output[2]~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~22\, DP|Registers|Equal0~22, MipsMulticycle, 1
instance = comp, \DP|Registers|Equal0~43\, DP|Registers|Equal0~43, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][1]\, DP|Registers|CurrentState[15][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][1]\, DP|Registers|CurrentState[12][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][1]\, DP|Registers|CurrentState[13][1], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~17\, DP|Registers|Mux62~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~18\, DP|Registers|Mux62~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~10\, DP|Registers|Mux62~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~11\, DP|Registers|Mux62~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~12\, DP|Registers|Mux62~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~13\, DP|Registers|Mux62~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][1]\, DP|Registers|CurrentState[0][1], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~14\, DP|Registers|Mux62~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~15\, DP|Registers|Mux62~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~16\, DP|Registers|Mux62~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~19\, DP|Registers|Mux62~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][1]\, DP|Registers|CurrentState[23][1], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~7\, DP|Registers|Mux62~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~8\, DP|Registers|Mux62~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][1]\, DP|Registers|CurrentState[29][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][1]~feeder\, DP|Registers|CurrentState[17][1]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][1]\, DP|Registers|CurrentState[17][1], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][1]\, DP|Registers|CurrentState[25][1], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~0\, DP|Registers|Mux62~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~1\, DP|Registers|Mux62~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~2\, DP|Registers|Mux62~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~3\, DP|Registers|Mux62~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~5\, DP|Registers|Mux62~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~6\, DP|Registers|Mux62~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~9\, DP|Registers|Mux62~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux62~20\, DP|Registers|Mux62~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[1]\, DP|RegisterB|CurrentState[1], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[15]\, DP|RegisterInstr|CurrentState[15], MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[31]~1\, DP|MuxB|Output[31]~1, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[20]~13\, DP|MuxB|Output[20]~13, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[19]~114\, DP|ArithmeticLogicUnit|Output[19]~114, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[18]~59\, DP|MuxALU_s|Output[18]~59, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[18]~116\, DP|ArithmeticLogicUnit|Output[18]~116, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~36\, DP|ArithmeticLogicUnit|AddSub|Add1~36, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[18]~117\, DP|ArithmeticLogicUnit|Output[18]~117, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[18]~60\, DP|MuxALU_s|Output[18]~60, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[18]\, DP|RegisterPC|CurrentState[18], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][18]\, DP|Registers|CurrentState[4][18], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][18]\, DP|Registers|CurrentState[6][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~12\, DP|Registers|Mux13~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][18]\, DP|Registers|CurrentState[5][18], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][18]\, DP|Registers|CurrentState[7][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~13\, DP|Registers|Mux13~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~16\, DP|Registers|Mux13~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][18]\, DP|Registers|CurrentState[14][18], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][18]\, DP|Registers|CurrentState[12][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~17\, DP|Registers|Mux13~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~18\, DP|Registers|Mux13~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][18]\, DP|Registers|CurrentState[9][18], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][18]\, DP|Registers|CurrentState[8][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~10\, DP|Registers|Mux13~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][18]~feeder\, DP|Registers|CurrentState[11][18]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][18]\, DP|Registers|CurrentState[11][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~11\, DP|Registers|Mux13~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~19\, DP|Registers|Mux13~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][18]\, DP|Registers|CurrentState[27][18], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][18]\, DP|Registers|CurrentState[19][18], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][18]~feeder\, DP|Registers|CurrentState[23][18]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][18]\, DP|Registers|CurrentState[23][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~7\, DP|Registers|Mux13~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~8\, DP|Registers|Mux13~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][18]\, DP|Registers|CurrentState[30][18], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][18]~feeder\, DP|Registers|CurrentState[22][18]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][18]\, DP|Registers|CurrentState[22][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~1\, DP|Registers|Mux13~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~9\, DP|Registers|Mux13~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux13~20\, DP|Registers|Mux13~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[18]\, DP|RegisterA|CurrentState[18], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[18]~14\, DP|MuxA|Output[18]~14, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~38\, DP|ArithmeticLogicUnit|AddSub|Add1~38, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[19]~115\, DP|ArithmeticLogicUnit|Output[19]~115, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[19]~147\, DP|ArithmeticLogicUnit|Output[19]~147, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[19]\, DP|RegisterALU_s|CurrentState[19], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[19]~57\, DP|MuxALU_s|Output[19]~57, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[19]~58\, DP|MuxALU_s|Output[19]~58, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[19]\, DP|RegisterPC|CurrentState[19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][19]~feeder\, DP|Registers|CurrentState[15][19]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][19]\, DP|Registers|CurrentState[15][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][19]\, DP|Registers|CurrentState[14][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~18\, DP|Registers|Mux12~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][19]\, DP|Registers|CurrentState[4][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~10\, DP|Registers|Mux12~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][19]~feeder\, DP|Registers|CurrentState[7][19]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][19]\, DP|Registers|CurrentState[7][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~11\, DP|Registers|Mux12~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~19\, DP|Registers|Mux12~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][19]\, DP|Registers|CurrentState[31][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][19]\, DP|Registers|CurrentState[23][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][19]\, DP|Registers|CurrentState[19][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][19]~feeder\, DP|Registers|CurrentState[27][19]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][19]\, DP|Registers|CurrentState[27][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~7\, DP|Registers|Mux12~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~8\, DP|Registers|Mux12~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][19]\, DP|Registers|CurrentState[29][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][19]\, DP|Registers|CurrentState[21][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][19]\, DP|Registers|CurrentState[25][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][19]\, DP|Registers|CurrentState[17][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~0\, DP|Registers|Mux12~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~1\, DP|Registers|Mux12~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~9\, DP|Registers|Mux12~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux12~20\, DP|Registers|Mux12~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[19]\, DP|RegisterA|CurrentState[19], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[19]~13\, DP|MuxA|Output[19]~13, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~40\, DP|ArithmeticLogicUnit|AddSub|Add1~40, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[20]~113\, DP|ArithmeticLogicUnit|Output[20]~113, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[20]~146\, DP|ArithmeticLogicUnit|Output[20]~146, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[20]\, DP|RegisterALU_s|CurrentState[20], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[20]~55\, DP|MuxALU_s|Output[20]~55, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[20]~56\, DP|MuxALU_s|Output[20]~56, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[20]\, DP|RegisterPC|CurrentState[20], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[20]~12\, DP|MuxA|Output[20]~12, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AddSub|Add1~42\, DP|ArithmeticLogicUnit|AddSub|Add1~42, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[22]~51\, DP|MuxALU_s|Output[22]~51, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[22]~52\, DP|MuxALU_s|Output[22]~52, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[22]\, DP|RegisterPC|CurrentState[22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][22]\, DP|Registers|CurrentState[15][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][22]\, DP|Registers|CurrentState[12][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][22]\, DP|Registers|CurrentState[14][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~17\, DP|Registers|Mux9~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~18\, DP|Registers|Mux9~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][22]\, DP|Registers|CurrentState[5][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][22]\, DP|Registers|CurrentState[7][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~13\, DP|Registers|Mux9~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][22]\, DP|Registers|CurrentState[1][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][22]\, DP|Registers|CurrentState[0][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~14\, DP|Registers|Mux9~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][22]\, DP|Registers|CurrentState[3][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~15\, DP|Registers|Mux9~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~16\, DP|Registers|Mux9~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][22]\, DP|Registers|CurrentState[9][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][22]\, DP|Registers|CurrentState[8][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~10\, DP|Registers|Mux9~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][22]~feeder\, DP|Registers|CurrentState[11][22]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][22]\, DP|Registers|CurrentState[11][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~11\, DP|Registers|Mux9~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~19\, DP|Registers|Mux9~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][22]\, DP|Registers|CurrentState[31][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][22]\, DP|Registers|CurrentState[27][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][22]\, DP|Registers|CurrentState[23][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][22]\, DP|Registers|CurrentState[19][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~7\, DP|Registers|Mux9~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~8\, DP|Registers|Mux9~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][22]\, DP|Registers|CurrentState[25][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][22]\, DP|Registers|CurrentState[17][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][22]\, DP|Registers|CurrentState[21][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~2\, DP|Registers|Mux9~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~3\, DP|Registers|Mux9~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~6\, DP|Registers|Mux9~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~9\, DP|Registers|Mux9~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux9~20\, DP|Registers|Mux9~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[22]\, DP|RegisterA|CurrentState[22], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[22]~10\, DP|MuxA|Output[22]~10, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[22]~108\, DP|ArithmeticLogicUnit|Output[22]~108, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[22]~109\, DP|ArithmeticLogicUnit|Output[22]~109, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[22]~144\, DP|ArithmeticLogicUnit|Output[22]~144, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[22]\, DP|RegisterALU_s|CurrentState[22], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[22]~10\, DP|MuxWriteData|Output[22]~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][22]~feeder\, DP|Registers|CurrentState[30][22]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][22]\, DP|Registers|CurrentState[30][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][22]\, DP|Registers|CurrentState[26][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][22]\, DP|Registers|CurrentState[18][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~0\, DP|Registers|Mux41~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~1\, DP|Registers|Mux41~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~8\, DP|Registers|Mux41~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][22]\, DP|Registers|CurrentState[29][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~2\, DP|Registers|Mux41~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~3\, DP|Registers|Mux41~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][22]\, DP|Registers|CurrentState[28][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][22]\, DP|Registers|CurrentState[20][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~5\, DP|Registers|Mux41~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~6\, DP|Registers|Mux41~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~9\, DP|Registers|Mux41~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~17\, DP|Registers|Mux41~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~18\, DP|Registers|Mux41~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][22]\, DP|Registers|CurrentState[2][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~14\, DP|Registers|Mux41~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~15\, DP|Registers|Mux41~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][22]\, DP|Registers|CurrentState[4][22], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][22]\, DP|Registers|CurrentState[6][22], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~12\, DP|Registers|Mux41~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~13\, DP|Registers|Mux41~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~16\, DP|Registers|Mux41~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~19\, DP|Registers|Mux41~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux41~20\, DP|Registers|Mux41~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[22]~feeder\, DP|RegisterB|CurrentState[22]~feeder, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[22]\, DP|RegisterB|CurrentState[22], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[21]~feeder\, DP|RegisterInstr|CurrentState[21]~feeder, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[21]\, DP|RegisterInstr|CurrentState[21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][21]\, DP|Registers|CurrentState[12][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~17\, DP|Registers|Mux10~17, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][21]~feeder\, DP|Registers|CurrentState[15][21]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][21]\, DP|Registers|CurrentState[15][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~18\, DP|Registers|Mux10~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][21]~feeder\, DP|Registers|CurrentState[3][21]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][21]\, DP|Registers|CurrentState[3][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][21]\, DP|Registers|CurrentState[0][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~14\, DP|Registers|Mux10~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][21]~feeder\, DP|Registers|CurrentState[1][21]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][21]\, DP|Registers|CurrentState[1][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~15\, DP|Registers|Mux10~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][21]\, DP|Registers|CurrentState[11][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][21]\, DP|Registers|CurrentState[8][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][21]\, DP|Registers|CurrentState[10][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~12\, DP|Registers|Mux10~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~13\, DP|Registers|Mux10~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~16\, DP|Registers|Mux10~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~19\, DP|Registers|Mux10~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][21]\, DP|Registers|CurrentState[16][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][21]\, DP|Registers|CurrentState[20][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~4\, DP|Registers|Mux10~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][21]\, DP|Registers|CurrentState[24][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~5\, DP|Registers|Mux10~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][21]\, DP|Registers|CurrentState[30][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][21]\, DP|Registers|CurrentState[22][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][21]~feeder\, DP|Registers|CurrentState[18][21]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][21]\, DP|Registers|CurrentState[18][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~2\, DP|Registers|Mux10~2, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][21]\, DP|Registers|CurrentState[26][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~3\, DP|Registers|Mux10~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~6\, DP|Registers|Mux10~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][21]\, DP|Registers|CurrentState[23][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][21]\, DP|Registers|CurrentState[31][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][21]\, DP|Registers|CurrentState[27][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][21]\, DP|Registers|CurrentState[19][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~7\, DP|Registers|Mux10~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~8\, DP|Registers|Mux10~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~9\, DP|Registers|Mux10~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux10~20\, DP|Registers|Mux10~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[21]\, DP|RegisterA|CurrentState[21], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[21]~53\, DP|MuxALU_s|Output[21]~53, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[21]~54\, DP|MuxALU_s|Output[21]~54, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[21]\, DP|RegisterPC|CurrentState[21], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[21]~11\, DP|MuxA|Output[21]~11, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[21]~111\, DP|ArithmeticLogicUnit|Output[21]~111, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[21]~145\, DP|ArithmeticLogicUnit|Output[21]~145, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[21]\, DP|RegisterALU_s|CurrentState[21], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[21]~11\, DP|MuxWriteData|Output[21]~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][21]\, DP|Registers|CurrentState[5][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][21]\, DP|Registers|CurrentState[4][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~10\, DP|Registers|Mux42~10, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][21]~feeder\, DP|Registers|CurrentState[7][21]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][21]\, DP|Registers|CurrentState[7][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~11\, DP|Registers|Mux42~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][21]\, DP|Registers|CurrentState[13][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~17\, DP|Registers|Mux42~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~18\, DP|Registers|Mux42~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~15\, DP|Registers|Mux42~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][21]\, DP|Registers|CurrentState[9][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~12\, DP|Registers|Mux42~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~13\, DP|Registers|Mux42~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~16\, DP|Registers|Mux42~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~19\, DP|Registers|Mux42~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][21]\, DP|Registers|CurrentState[21][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][21]\, DP|Registers|CurrentState[29][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][21]\, DP|Registers|CurrentState[25][21], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][21]\, DP|Registers|CurrentState[17][21], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~0\, DP|Registers|Mux42~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~1\, DP|Registers|Mux42~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~7\, DP|Registers|Mux42~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~8\, DP|Registers|Mux42~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~9\, DP|Registers|Mux42~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux42~20\, DP|Registers|Mux42~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[21]\, DP|RegisterB|CurrentState[21], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[17]\, DP|RegisterInstr|CurrentState[17], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[20]~12\, DP|MuxWriteData|Output[20]~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][20]\, DP|Registers|CurrentState[30][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][20]~feeder\, DP|Registers|CurrentState[18][20]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[18][20]\, DP|Registers|CurrentState[18][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][20]\, DP|Registers|CurrentState[26][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~0\, DP|Registers|Mux43~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~1\, DP|Registers|Mux43~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][20]\, DP|Registers|CurrentState[25][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][20]\, DP|Registers|CurrentState[29][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][20]\, DP|Registers|CurrentState[17][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~2\, DP|Registers|Mux43~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~3\, DP|Registers|Mux43~3, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][20]\, DP|Registers|CurrentState[24][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][20]\, DP|Registers|CurrentState[16][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~4\, DP|Registers|Mux43~4, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][20]\, DP|Registers|CurrentState[20][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~5\, DP|Registers|Mux43~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~6\, DP|Registers|Mux43~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~9\, DP|Registers|Mux43~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][20]\, DP|Registers|CurrentState[15][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][20]\, DP|Registers|CurrentState[13][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][20]\, DP|Registers|CurrentState[14][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][20]~feeder\, DP|Registers|CurrentState[12][20]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][20]\, DP|Registers|CurrentState[12][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~17\, DP|Registers|Mux43~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~18\, DP|Registers|Mux43~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][20]\, DP|Registers|CurrentState[5][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][20]\, DP|Registers|CurrentState[7][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~13\, DP|Registers|Mux43~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][20]\, DP|Registers|CurrentState[2][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][20]\, DP|Registers|CurrentState[3][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~15\, DP|Registers|Mux43~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~16\, DP|Registers|Mux43~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][20]\, DP|Registers|CurrentState[11][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][20]\, DP|Registers|CurrentState[10][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][20]\, DP|Registers|CurrentState[8][20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][20]\, DP|Registers|CurrentState[9][20], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~10\, DP|Registers|Mux43~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~11\, DP|Registers|Mux43~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~19\, DP|Registers|Mux43~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux43~20\, DP|Registers|Mux43~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[20]\, DP|RegisterB|CurrentState[20], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[26]\, DP|RegisterInstr|CurrentState[26], MipsMulticycle, 1
instance = comp, \CB|Selector2~0\, CB|Selector2~0, MipsMulticycle, 1
instance = comp, \CB|CurrentState.S3\, CB|CurrentState.S3, MipsMulticycle, 1
instance = comp, \CB|CurrentState.S4\, CB|CurrentState.S4, MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[19]\, DP|RegisterMemoryData|CurrentState[19], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[19]~13\, DP|MuxWriteData|Output[19]~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][19]\, DP|Registers|CurrentState[6][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][19]\, DP|Registers|CurrentState[5][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~10\, DP|Registers|Mux44~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~11\, DP|Registers|Mux44~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][19]\, DP|Registers|CurrentState[11][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][19]\, DP|Registers|CurrentState[10][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][19]\, DP|Registers|CurrentState[8][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~12\, DP|Registers|Mux44~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~13\, DP|Registers|Mux44~13, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][19]\, DP|Registers|CurrentState[1][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][19]\, DP|Registers|CurrentState[0][19], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][19]\, DP|Registers|CurrentState[2][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~14\, DP|Registers|Mux44~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~15\, DP|Registers|Mux44~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~16\, DP|Registers|Mux44~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][19]\, DP|Registers|CurrentState[12][19], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~17\, DP|Registers|Mux44~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~18\, DP|Registers|Mux44~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~19\, DP|Registers|Mux44~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux44~20\, DP|Registers|Mux44~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[19]\, DP|RegisterB|CurrentState[19], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[18]\, DP|RegisterMemoryData|CurrentState[18], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[18]~14\, DP|MuxWriteData|Output[18]~14, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][18]~feeder\, DP|Registers|CurrentState[15][18]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][18]\, DP|Registers|CurrentState[15][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~17\, DP|Registers|Mux45~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~18\, DP|Registers|Mux45~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][18]\, DP|Registers|CurrentState[10][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~10\, DP|Registers|Mux45~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~11\, DP|Registers|Mux45~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~19\, DP|Registers|Mux45~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][18]~feeder\, DP|Registers|CurrentState[28][18]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][18]\, DP|Registers|CurrentState[28][18], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][18]\, DP|Registers|CurrentState[24][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~4\, DP|Registers|Mux45~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~5\, DP|Registers|Mux45~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][18]\, DP|Registers|CurrentState[17][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~2\, DP|Registers|Mux45~2, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][18]\, DP|Registers|CurrentState[29][18], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][18]\, DP|Registers|CurrentState[25][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~3\, DP|Registers|Mux45~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~6\, DP|Registers|Mux45~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~7\, DP|Registers|Mux45~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][18]\, DP|Registers|CurrentState[31][18], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~8\, DP|Registers|Mux45~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~1\, DP|Registers|Mux45~1, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~9\, DP|Registers|Mux45~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux45~20\, DP|Registers|Mux45~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[18]\, DP|RegisterB|CurrentState[18], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[20]\, DP|RegisterInstr|CurrentState[20], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][17]\, DP|Registers|CurrentState[29][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][17]\, DP|Registers|CurrentState[17][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][17]\, DP|Registers|CurrentState[25][17], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~0\, DP|Registers|Mux46~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~1\, DP|Registers|Mux46~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][17]\, DP|Registers|CurrentState[26][17], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[30][17]\, DP|Registers|CurrentState[30][17], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~3\, DP|Registers|Mux46~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~4\, DP|Registers|Mux46~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~5\, DP|Registers|Mux46~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~6\, DP|Registers|Mux46~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~7\, DP|Registers|Mux46~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~8\, DP|Registers|Mux46~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~9\, DP|Registers|Mux46~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux46~20\, DP|Registers|Mux46~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[17]\, DP|RegisterB|CurrentState[17], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[25]~feeder\, DP|RegisterInstr|CurrentState[25]~feeder, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[25]\, DP|RegisterInstr|CurrentState[25], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][7]\, DP|Registers|CurrentState[24][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~5\, DP|Registers|Mux24~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[22][7]\, DP|Registers|CurrentState[22][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~2\, DP|Registers|Mux24~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~3\, DP|Registers|Mux24~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~6\, DP|Registers|Mux24~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~0\, DP|Registers|Mux24~0, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~1\, DP|Registers|Mux24~1, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][7]\, DP|Registers|CurrentState[31][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][7]\, DP|Registers|CurrentState[19][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][7]\, DP|Registers|CurrentState[27][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~7\, DP|Registers|Mux24~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~8\, DP|Registers|Mux24~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~9\, DP|Registers|Mux24~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][7]\, DP|Registers|CurrentState[5][7], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][7]\, DP|Registers|CurrentState[4][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~10\, DP|Registers|Mux24~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~11\, DP|Registers|Mux24~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][7]\, DP|Registers|CurrentState[1][7], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~14\, DP|Registers|Mux24~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~15\, DP|Registers|Mux24~15, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~12\, DP|Registers|Mux24~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~13\, DP|Registers|Mux24~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~16\, DP|Registers|Mux24~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~19\, DP|Registers|Mux24~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux24~20\, DP|Registers|Mux24~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[7]\, DP|RegisterA|CurrentState[7], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[7]~25\, DP|MuxA|Output[7]~25, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[7]~75\, DP|ArithmeticLogicUnit|Output[7]~75, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[7]~127\, DP|ArithmeticLogicUnit|Output[7]~127, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[7]\, DP|RegisterALU_s|CurrentState[7], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[7]~12\, DP|MuxALU_s|Output[7]~12, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[7]~13\, DP|MuxALU_s|Output[7]~13, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[7]\, DP|RegisterPC|CurrentState[7], MipsMulticycle, 1
instance = comp, \DP|MuxPC|Output[7]~7\, DP|MuxPC|Output[7]~7, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[29]\, DP|RegisterInstr|CurrentState[29], MipsMulticycle, 1
instance = comp, \CB|Equal5~0\, CB|Equal5~0, MipsMulticycle, 1
instance = comp, \CB|NextState~11\, CB|NextState~11, MipsMulticycle, 1
instance = comp, \CB|Selector1~0\, CB|Selector1~0, MipsMulticycle, 1
instance = comp, \CB|CurrentState.S1\, CB|CurrentState.S1, MipsMulticycle, 1
instance = comp, \CB|ULAFonteB[0]~0\, CB|ULAFonteB[0]~0, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[6]~38\, DP|MuxB|Output[6]~38, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[6]~72\, DP|ArithmeticLogicUnit|Output[6]~72, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[6]~73\, DP|ArithmeticLogicUnit|Output[6]~73, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[6]\, DP|RegisterALU_s|CurrentState[6], MipsMulticycle, 1
instance = comp, \DP|MuxPC|Output[6]~6\, DP|MuxPC|Output[6]~6, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[30]\, DP|RegisterInstr|CurrentState[30], MipsMulticycle, 1
instance = comp, \CB|Equal0~0\, CB|Equal0~0, MipsMulticycle, 1
instance = comp, \CB|NextState.S6~0\, CB|NextState.S6~0, MipsMulticycle, 1
instance = comp, \CB|CurrentState.S6\, CB|CurrentState.S6, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[5]~70\, DP|ArithmeticLogicUnit|Output[5]~70, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[5]~126\, DP|ArithmeticLogicUnit|Output[5]~126, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[5]\, DP|RegisterALU_s|CurrentState[5], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[5]~8\, DP|MuxALU_s|Output[5]~8, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[5]~9\, DP|MuxALU_s|Output[5]~9, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[5]\, DP|RegisterPC|CurrentState[5], MipsMulticycle, 1
instance = comp, \DP|MuxPC|Output[5]~5\, DP|MuxPC|Output[5]~5, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[27]\, DP|RegisterInstr|CurrentState[27], MipsMulticycle, 1
instance = comp, \CB|NextState.S8~0\, CB|NextState.S8~0, MipsMulticycle, 1
instance = comp, \CB|CurrentState.S8\, CB|CurrentState.S8, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[4]~6\, DP|MuxALU_s|Output[4]~6, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[4]~7\, DP|MuxALU_s|Output[4]~7, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[4]\, DP|RegisterPC|CurrentState[4], MipsMulticycle, 1
instance = comp, \DP|MuxPC|Output[4]~4\, DP|MuxPC|Output[4]~4, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[23]\, DP|RegisterInstr|CurrentState[23], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][3]\, DP|Registers|CurrentState[3][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][3]\, DP|Registers|CurrentState[1][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][3]\, DP|Registers|CurrentState[2][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~14\, DP|Registers|Mux28~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~15\, DP|Registers|Mux28~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][3]\, DP|Registers|CurrentState[8][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~12\, DP|Registers|Mux28~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~13\, DP|Registers|Mux28~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~16\, DP|Registers|Mux28~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][3]\, DP|Registers|CurrentState[13][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][3]\, DP|Registers|CurrentState[12][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~17\, DP|Registers|Mux28~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~18\, DP|Registers|Mux28~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~19\, DP|Registers|Mux28~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][3]\, DP|Registers|CurrentState[23][3], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[27][3]\, DP|Registers|CurrentState[27][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~7\, DP|Registers|Mux28~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~8\, DP|Registers|Mux28~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][3]\, DP|Registers|CurrentState[16][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~4\, DP|Registers|Mux28~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~5\, DP|Registers|Mux28~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~2\, DP|Registers|Mux28~2, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[26][3]\, DP|Registers|CurrentState[26][3], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~3\, DP|Registers|Mux28~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~6\, DP|Registers|Mux28~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~9\, DP|Registers|Mux28~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux28~20\, DP|Registers|Mux28~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[3]\, DP|RegisterA|CurrentState[3], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[3]~5\, DP|MuxALU_s|Output[3]~5, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[3]\, DP|RegisterPC|CurrentState[3], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[3]~29\, DP|MuxA|Output[3]~29, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[3]~64\, DP|ArithmeticLogicUnit|Output[3]~64, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[3]~65\, DP|ArithmeticLogicUnit|Output[3]~65, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[3]~66\, DP|ArithmeticLogicUnit|Output[3]~66, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[3]~feeder\, DP|RegisterALU_s|CurrentState[3]~feeder, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[3]\, DP|RegisterALU_s|CurrentState[3], MipsMulticycle, 1
instance = comp, \DP|MuxPC|Output[3]~3\, DP|MuxPC|Output[3]~3, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[0]\, DP|RegisterInstr|CurrentState[0], MipsMulticycle, 1
instance = comp, \DP|ALUControl|Operation[1]~1\, DP|ALUControl|Operation[1]~1, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[2]~61\, DP|ArithmeticLogicUnit|Output[2]~61, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[2]~62\, DP|ArithmeticLogicUnit|Output[2]~62, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[2]~63\, DP|ArithmeticLogicUnit|Output[2]~63, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[2]\, DP|RegisterALU_s|CurrentState[2], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[2]~2\, DP|MuxALU_s|Output[2]~2, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[2]~3\, DP|MuxALU_s|Output[2]~3, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[2]\, DP|RegisterPC|CurrentState[2], MipsMulticycle, 1
instance = comp, \DP|MuxPC|Output[2]~2\, DP|MuxPC|Output[2]~2, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[3]\, DP|RegisterInstr|CurrentState[3], MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[1]~55\, DP|ArithmeticLogicUnit|Output[1]~55, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[1]~58\, DP|ArithmeticLogicUnit|Output[1]~58, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[1]~59\, DP|ArithmeticLogicUnit|Output[1]~59, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[1]~60\, DP|ArithmeticLogicUnit|Output[1]~60, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[1]\, DP|RegisterALU_s|CurrentState[1], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[1]~1\, DP|MuxALU_s|Output[1]~1, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[1]\, DP|RegisterPC|CurrentState[1], MipsMulticycle, 1
instance = comp, \DP|MuxPC|Output[1]~1\, DP|MuxPC|Output[1]~1, MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[19]\, DP|RegisterInstr|CurrentState[19], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[0]\, DP|RegisterMemoryData|CurrentState[0], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[0]~0\, DP|MuxWriteData|Output[0]~0, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][0]\, DP|Registers|CurrentState[19][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~7\, DP|Registers|Mux63~7, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][0]~feeder\, DP|Registers|CurrentState[31][0]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][0]\, DP|Registers|CurrentState[31][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~8\, DP|Registers|Mux63~8, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[28][0]\, DP|Registers|CurrentState[28][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][0]~feeder\, DP|Registers|CurrentState[20][0]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][0]\, DP|Registers|CurrentState[20][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][0]\, DP|Registers|CurrentState[16][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][0]~feeder\, DP|Registers|CurrentState[24][0]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[24][0]\, DP|Registers|CurrentState[24][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~4\, DP|Registers|Mux63~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~5\, DP|Registers|Mux63~5, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[29][0]\, DP|Registers|CurrentState[29][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[25][0]\, DP|Registers|CurrentState[25][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[17][0]\, DP|Registers|CurrentState[17][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[21][0]\, DP|Registers|CurrentState[21][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~2\, DP|Registers|Mux63~2, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~3\, DP|Registers|Mux63~3, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~6\, DP|Registers|Mux63~6, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~9\, DP|Registers|Mux63~9, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][0]~feeder\, DP|Registers|CurrentState[11][0]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][0]\, DP|Registers|CurrentState[11][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][0]\, DP|Registers|CurrentState[10][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][0]\, DP|Registers|CurrentState[9][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][0]\, DP|Registers|CurrentState[8][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~10\, DP|Registers|Mux63~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~11\, DP|Registers|Mux63~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[13][0]\, DP|Registers|CurrentState[13][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][0]\, DP|Registers|CurrentState[15][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~18\, DP|Registers|Mux63~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][0]~feeder\, DP|Registers|CurrentState[2][0]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][0]\, DP|Registers|CurrentState[2][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[0][0]\, DP|Registers|CurrentState[0][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[1][0]\, DP|Registers|CurrentState[1][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~14\, DP|Registers|Mux63~14, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~15\, DP|Registers|Mux63~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][0]\, DP|Registers|CurrentState[4][0], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][0]\, DP|Registers|CurrentState[6][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~12\, DP|Registers|Mux63~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][0]~feeder\, DP|Registers|CurrentState[7][0]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][0]\, DP|Registers|CurrentState[7][0], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~13\, DP|Registers|Mux63~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~16\, DP|Registers|Mux63~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~19\, DP|Registers|Mux63~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux63~20\, DP|Registers|Mux63~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[0]\, DP|RegisterB|CurrentState[0], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[31]\, DP|RegisterInstr|CurrentState[31], MipsMulticycle, 1
instance = comp, \CB|Equal1~0\, CB|Equal1~0, MipsMulticycle, 1
instance = comp, \CB|Selector4~0\, CB|Selector4~0, MipsMulticycle, 1
instance = comp, \CB|CurrentState.S5\, CB|CurrentState.S5, MipsMulticycle, 1
instance = comp, \DP|MuxPC|Output[0]~0\, DP|MuxPC|Output[0]~0, MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[16]\, DP|RegisterMemoryData|CurrentState[16], MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[16]~121\, DP|ArithmeticLogicUnit|Output[16]~121, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[16]~150\, DP|ArithmeticLogicUnit|Output[16]~150, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[16]\, DP|RegisterALU_s|CurrentState[16], MipsMulticycle, 1
instance = comp, \DP|MuxWriteData|Output[16]~16\, DP|MuxWriteData|Output[16]~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[15][16]\, DP|Registers|CurrentState[15][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[12][16]\, DP|Registers|CurrentState[12][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[14][16]\, DP|Registers|CurrentState[14][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~17\, DP|Registers|Mux47~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~18\, DP|Registers|Mux47~18, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[3][16]\, DP|Registers|CurrentState[3][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[2][16]\, DP|Registers|CurrentState[2][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~15\, DP|Registers|Mux47~15, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[5][16]\, DP|Registers|CurrentState[5][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[7][16]\, DP|Registers|CurrentState[7][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[4][16]\, DP|Registers|CurrentState[4][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[6][16]\, DP|Registers|CurrentState[6][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~12\, DP|Registers|Mux47~12, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~13\, DP|Registers|Mux47~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~16\, DP|Registers|Mux47~16, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][16]~feeder\, DP|Registers|CurrentState[11][16]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[11][16]\, DP|Registers|CurrentState[11][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][16]\, DP|Registers|CurrentState[10][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~11\, DP|Registers|Mux47~11, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~19\, DP|Registers|Mux47~19, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][16]~feeder\, DP|Registers|CurrentState[20][16]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[20][16]\, DP|Registers|CurrentState[20][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][16]~feeder\, DP|Registers|CurrentState[16][16]~feeder, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[16][16]\, DP|Registers|CurrentState[16][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~4\, DP|Registers|Mux47~4, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~5\, DP|Registers|Mux47~5, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~6\, DP|Registers|Mux47~6, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[31][16]\, DP|Registers|CurrentState[31][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[19][16]\, DP|Registers|CurrentState[19][16], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[23][16]\, DP|Registers|CurrentState[23][16], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~7\, DP|Registers|Mux47~7, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~8\, DP|Registers|Mux47~8, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~9\, DP|Registers|Mux47~9, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux47~20\, DP|Registers|Mux47~20, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[16]~feeder\, DP|RegisterB|CurrentState[16]~feeder, MipsMulticycle, 1
instance = comp, \DP|RegisterB|CurrentState[16]\, DP|RegisterB|CurrentState[16], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[28]\, DP|RegisterInstr|CurrentState[28], MipsMulticycle, 1
instance = comp, \CB|NextState.S9~0\, CB|NextState.S9~0, MipsMulticycle, 1
instance = comp, \CB|CurrentState.S9\, CB|CurrentState.S9, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[0]~52\, DP|ArithmeticLogicUnit|Output[0]~52, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[28]~5\, DP|MuxB|Output[28]~5, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[25]~45\, DP|MuxALU_s|Output[25]~45, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[25]~103\, DP|ArithmeticLogicUnit|Output[25]~103, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[25]~46\, DP|MuxALU_s|Output[25]~46, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[25]\, DP|RegisterPC|CurrentState[25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~10\, DP|Registers|Mux6~10, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~11\, DP|Registers|Mux6~11, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[8][25]\, DP|Registers|CurrentState[8][25], MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[10][25]\, DP|Registers|CurrentState[10][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~12\, DP|Registers|Mux6~12, MipsMulticycle, 1
instance = comp, \DP|Registers|CurrentState[9][25]\, DP|Registers|CurrentState[9][25], MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~13\, DP|Registers|Mux6~13, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~16\, DP|Registers|Mux6~16, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~17\, DP|Registers|Mux6~17, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~18\, DP|Registers|Mux6~18, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~19\, DP|Registers|Mux6~19, MipsMulticycle, 1
instance = comp, \DP|Registers|Mux6~20\, DP|Registers|Mux6~20, MipsMulticycle, 1
instance = comp, \DP|RegisterA|CurrentState[25]\, DP|RegisterA|CurrentState[25], MipsMulticycle, 1
instance = comp, \DP|MuxA|Output[25]~7\, DP|MuxA|Output[25]~7, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[24]~9\, DP|MuxB|Output[24]~9, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[17]~16\, DP|MuxB|Output[17]~16, MipsMulticycle, 1
instance = comp, \DP|MuxB|Output[9]~32\, DP|MuxB|Output[9]~32, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~1\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~1, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~3\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~3, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~5\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~5, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~7\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~7, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~9\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~9, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~11\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~11, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~13\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~13, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~15\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~15, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~17\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~17, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~19\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~19, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~21\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~21, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~23\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~23, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~25\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~25, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~27\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~27, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~29\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~29, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~31\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~31, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~33\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~33, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~35\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~35, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~37\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~37, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~39\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~39, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~41\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~41, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~43\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~43, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~45\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~45, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~47\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~47, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~49\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~49, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~51\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~51, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~53\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~53, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~55\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~55, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~57\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~57, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~59\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~59, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~61\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~61, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~62\, DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~62, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[0]~53\, DP|ArithmeticLogicUnit|Output[0]~53, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[0]~54\, DP|ArithmeticLogicUnit|Output[0]~54, MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[0]~56\, DP|ArithmeticLogicUnit|Output[0]~56, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[0]\, DP|RegisterALU_s|CurrentState[0], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[0]~0\, DP|MuxALU_s|Output[0]~0, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[0]\, DP|RegisterPC|CurrentState[0], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[6]~11\, DP|MuxALU_s|Output[6]~11, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[6]\, DP|RegisterPC|CurrentState[6], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[10]~20\, DP|MuxALU_s|Output[10]~20, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[10]\, DP|RegisterPC|CurrentState[10], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[12]~23\, DP|MuxALU_s|Output[12]~23, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[12]~24\, DP|MuxALU_s|Output[12]~24, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[12]\, DP|RegisterPC|CurrentState[12], MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[14]~27\, DP|MuxALU_s|Output[14]~27, MipsMulticycle, 1
instance = comp, \DP|MuxALU_s|Output[14]~28\, DP|MuxALU_s|Output[14]~28, MipsMulticycle, 1
instance = comp, \DP|RegisterPC|CurrentState[14]\, DP|RegisterPC|CurrentState[14], MipsMulticycle, 1
instance = comp, \DP|ArithmeticLogicUnit|Output[8]~128\, DP|ArithmeticLogicUnit|Output[8]~128, MipsMulticycle, 1
instance = comp, \DP|RegisterALU_s|CurrentState[8]\, DP|RegisterALU_s|CurrentState[8], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[6]\, DP|RegisterInstr|CurrentState[6], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[7]\, DP|RegisterInstr|CurrentState[7], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[8]\, DP|RegisterInstr|CurrentState[8], MipsMulticycle, 1
instance = comp, \DP|RegisterInstr|CurrentState[9]\, DP|RegisterInstr|CurrentState[9], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[1]\, DP|RegisterMemoryData|CurrentState[1], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[3]~feeder\, DP|RegisterMemoryData|CurrentState[3]~feeder, MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[3]\, DP|RegisterMemoryData|CurrentState[3], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[7]\, DP|RegisterMemoryData|CurrentState[7], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[9]\, DP|RegisterMemoryData|CurrentState[9], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[10]\, DP|RegisterMemoryData|CurrentState[10], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[12]~feeder\, DP|RegisterMemoryData|CurrentState[12]~feeder, MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[12]\, DP|RegisterMemoryData|CurrentState[12], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[13]\, DP|RegisterMemoryData|CurrentState[13], MipsMulticycle, 1
instance = comp, \DP|RegisterMemoryData|CurrentState[14]\, DP|RegisterMemoryData|CurrentState[14], MipsMulticycle, 1
instance = comp, \CB|MemParaReg\, CB|MemParaReg, MipsMulticycle, 1
instance = comp, \CB|LerMem\, CB|LerMem, MipsMulticycle, 1
instance = comp, \CB|IouD~0\, CB|IouD~0, MipsMulticycle, 1
instance = comp, \CB|WideOr10~0\, CB|WideOr10~0, MipsMulticycle, 1
instance = comp, \CB|WideOr10\, CB|WideOr10, MipsMulticycle, 1
instance = comp, \CB|WideOr9\, CB|WideOr9, MipsMulticycle, 1
instance = comp, \CB|WideOr8~1\, CB|WideOr8~1, MipsMulticycle, 1
instance = comp, \CB|WideOr7\, CB|WideOr7, MipsMulticycle, 1
instance = comp, \InstructionAddress[0]~I\, InstructionAddress[0], MipsMulticycle, 1
instance = comp, \InstructionAddress[1]~I\, InstructionAddress[1], MipsMulticycle, 1
instance = comp, \InstructionAddress[2]~I\, InstructionAddress[2], MipsMulticycle, 1
instance = comp, \InstructionAddress[3]~I\, InstructionAddress[3], MipsMulticycle, 1
instance = comp, \InstructionAddress[4]~I\, InstructionAddress[4], MipsMulticycle, 1
instance = comp, \InstructionAddress[5]~I\, InstructionAddress[5], MipsMulticycle, 1
instance = comp, \InstructionAddress[6]~I\, InstructionAddress[6], MipsMulticycle, 1
instance = comp, \InstructionAddress[7]~I\, InstructionAddress[7], MipsMulticycle, 1
instance = comp, \InstructionAddress[8]~I\, InstructionAddress[8], MipsMulticycle, 1
instance = comp, \InstructionAddress[9]~I\, InstructionAddress[9], MipsMulticycle, 1
instance = comp, \InstructionAddress[10]~I\, InstructionAddress[10], MipsMulticycle, 1
instance = comp, \InstructionAddress[11]~I\, InstructionAddress[11], MipsMulticycle, 1
instance = comp, \InstructionAddress[12]~I\, InstructionAddress[12], MipsMulticycle, 1
instance = comp, \InstructionAddress[13]~I\, InstructionAddress[13], MipsMulticycle, 1
instance = comp, \InstructionAddress[14]~I\, InstructionAddress[14], MipsMulticycle, 1
instance = comp, \InstructionAddress[15]~I\, InstructionAddress[15], MipsMulticycle, 1
instance = comp, \DataAddress[0]~I\, DataAddress[0], MipsMulticycle, 1
instance = comp, \DataAddress[1]~I\, DataAddress[1], MipsMulticycle, 1
instance = comp, \DataAddress[2]~I\, DataAddress[2], MipsMulticycle, 1
instance = comp, \DataAddress[3]~I\, DataAddress[3], MipsMulticycle, 1
instance = comp, \DataAddress[4]~I\, DataAddress[4], MipsMulticycle, 1
instance = comp, \DataAddress[5]~I\, DataAddress[5], MipsMulticycle, 1
instance = comp, \DataAddress[6]~I\, DataAddress[6], MipsMulticycle, 1
instance = comp, \DataAddress[7]~I\, DataAddress[7], MipsMulticycle, 1
instance = comp, \DataAddress[8]~I\, DataAddress[8], MipsMulticycle, 1
instance = comp, \DataAddress[9]~I\, DataAddress[9], MipsMulticycle, 1
instance = comp, \DataAddress[10]~I\, DataAddress[10], MipsMulticycle, 1
instance = comp, \DataAddress[11]~I\, DataAddress[11], MipsMulticycle, 1
instance = comp, \DataAddress[12]~I\, DataAddress[12], MipsMulticycle, 1
instance = comp, \DataAddress[13]~I\, DataAddress[13], MipsMulticycle, 1
instance = comp, \DataAddress[14]~I\, DataAddress[14], MipsMulticycle, 1
instance = comp, \DataAddress[15]~I\, DataAddress[15], MipsMulticycle, 1
instance = comp, \InstructionValue[0]~I\, InstructionValue[0], MipsMulticycle, 1
instance = comp, \InstructionValue[1]~I\, InstructionValue[1], MipsMulticycle, 1
instance = comp, \InstructionValue[2]~I\, InstructionValue[2], MipsMulticycle, 1
instance = comp, \InstructionValue[3]~I\, InstructionValue[3], MipsMulticycle, 1
instance = comp, \InstructionValue[4]~I\, InstructionValue[4], MipsMulticycle, 1
instance = comp, \InstructionValue[5]~I\, InstructionValue[5], MipsMulticycle, 1
instance = comp, \InstructionValue[6]~I\, InstructionValue[6], MipsMulticycle, 1
instance = comp, \InstructionValue[7]~I\, InstructionValue[7], MipsMulticycle, 1
instance = comp, \InstructionValue[8]~I\, InstructionValue[8], MipsMulticycle, 1
instance = comp, \InstructionValue[9]~I\, InstructionValue[9], MipsMulticycle, 1
instance = comp, \InstructionValue[10]~I\, InstructionValue[10], MipsMulticycle, 1
instance = comp, \InstructionValue[11]~I\, InstructionValue[11], MipsMulticycle, 1
instance = comp, \InstructionValue[12]~I\, InstructionValue[12], MipsMulticycle, 1
instance = comp, \InstructionValue[13]~I\, InstructionValue[13], MipsMulticycle, 1
instance = comp, \InstructionValue[14]~I\, InstructionValue[14], MipsMulticycle, 1
instance = comp, \InstructionValue[15]~I\, InstructionValue[15], MipsMulticycle, 1
instance = comp, \DataValue[0]~I\, DataValue[0], MipsMulticycle, 1
instance = comp, \DataValue[1]~I\, DataValue[1], MipsMulticycle, 1
instance = comp, \DataValue[2]~I\, DataValue[2], MipsMulticycle, 1
instance = comp, \DataValue[3]~I\, DataValue[3], MipsMulticycle, 1
instance = comp, \DataValue[4]~I\, DataValue[4], MipsMulticycle, 1
instance = comp, \DataValue[5]~I\, DataValue[5], MipsMulticycle, 1
instance = comp, \DataValue[6]~I\, DataValue[6], MipsMulticycle, 1
instance = comp, \DataValue[7]~I\, DataValue[7], MipsMulticycle, 1
instance = comp, \DataValue[8]~I\, DataValue[8], MipsMulticycle, 1
instance = comp, \DataValue[9]~I\, DataValue[9], MipsMulticycle, 1
instance = comp, \DataValue[10]~I\, DataValue[10], MipsMulticycle, 1
instance = comp, \DataValue[11]~I\, DataValue[11], MipsMulticycle, 1
instance = comp, \DataValue[12]~I\, DataValue[12], MipsMulticycle, 1
instance = comp, \DataValue[13]~I\, DataValue[13], MipsMulticycle, 1
instance = comp, \DataValue[14]~I\, DataValue[14], MipsMulticycle, 1
instance = comp, \DataValue[15]~I\, DataValue[15], MipsMulticycle, 1
instance = comp, \ALUValue[0]~I\, ALUValue[0], MipsMulticycle, 1
instance = comp, \ALUValue[1]~I\, ALUValue[1], MipsMulticycle, 1
instance = comp, \ALUValue[2]~I\, ALUValue[2], MipsMulticycle, 1
instance = comp, \ALUValue[3]~I\, ALUValue[3], MipsMulticycle, 1
instance = comp, \ALUValue[4]~I\, ALUValue[4], MipsMulticycle, 1
instance = comp, \ALUValue[5]~I\, ALUValue[5], MipsMulticycle, 1
instance = comp, \ALUValue[6]~I\, ALUValue[6], MipsMulticycle, 1
instance = comp, \ALUValue[7]~I\, ALUValue[7], MipsMulticycle, 1
instance = comp, \ALUValue[8]~I\, ALUValue[8], MipsMulticycle, 1
instance = comp, \ALUValue[9]~I\, ALUValue[9], MipsMulticycle, 1
instance = comp, \ALUValue[10]~I\, ALUValue[10], MipsMulticycle, 1
instance = comp, \ALUValue[11]~I\, ALUValue[11], MipsMulticycle, 1
instance = comp, \ALUValue[12]~I\, ALUValue[12], MipsMulticycle, 1
instance = comp, \ALUValue[13]~I\, ALUValue[13], MipsMulticycle, 1
instance = comp, \ALUValue[14]~I\, ALUValue[14], MipsMulticycle, 1
instance = comp, \ALUValue[15]~I\, ALUValue[15], MipsMulticycle, 1
instance = comp, \ControlSignals[0]~I\, ControlSignals[0], MipsMulticycle, 1
instance = comp, \ControlSignals[1]~I\, ControlSignals[1], MipsMulticycle, 1
instance = comp, \ControlSignals[2]~I\, ControlSignals[2], MipsMulticycle, 1
instance = comp, \ControlSignals[3]~I\, ControlSignals[3], MipsMulticycle, 1
instance = comp, \ControlSignals[4]~I\, ControlSignals[4], MipsMulticycle, 1
instance = comp, \ControlSignals[5]~I\, ControlSignals[5], MipsMulticycle, 1
instance = comp, \ControlSignals[6]~I\, ControlSignals[6], MipsMulticycle, 1
instance = comp, \ControlSignals[7]~I\, ControlSignals[7], MipsMulticycle, 1
instance = comp, \ControlSignals[8]~I\, ControlSignals[8], MipsMulticycle, 1
instance = comp, \ControlSignals[9]~I\, ControlSignals[9], MipsMulticycle, 1
instance = comp, \ControlSignals[10]~I\, ControlSignals[10], MipsMulticycle, 1
instance = comp, \ControlSignals[11]~I\, ControlSignals[11], MipsMulticycle, 1
instance = comp, \ControlSignals[12]~I\, ControlSignals[12], MipsMulticycle, 1
instance = comp, \ControlSignals[13]~I\, ControlSignals[13], MipsMulticycle, 1
instance = comp, \ControlSignals[14]~I\, ControlSignals[14], MipsMulticycle, 1
instance = comp, \ControlSignals[15]~I\, ControlSignals[15], MipsMulticycle, 1
instance = comp, \ControlState[0]~I\, ControlState[0], MipsMulticycle, 1
instance = comp, \ControlState[1]~I\, ControlState[1], MipsMulticycle, 1
instance = comp, \ControlState[2]~I\, ControlState[2], MipsMulticycle, 1
instance = comp, \ControlState[3]~I\, ControlState[3], MipsMulticycle, 1
=======
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/MipsMulticycle.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Miscellany/ALUOperation.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/BoardInterface/Decoder7Segments.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/BoardInterface/Debounce.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Datapath.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/ControlBlock.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Registers/RegistersBank.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Registers/RegisterNBits.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Miscellany/SignalExtension.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Miscellany/Mux4x1.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Miscellany/Mux2x1.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Miscellany/LeftShift.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Memory/Memory.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/Memory/bram.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/ALU/Logical.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/ALU/Arithmetic.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/Source/ALU/ALU.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/MipsMulticicloDE2Wrapper.vhd
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/db/MipsMulticicloDE2Wrapper.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/db/altsyncram_kaf1.tdf
source_file = 1, C:/INE5406/GitHub/INE5406/RelatorioIII/simulation/raminitialization.mif
design_name = MipsMulticicloDE2Wrapper
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~0\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~0\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~2\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~4\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~6\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~10\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~36\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~36, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~38\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~38, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~2\, LEDR~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~11\, LEDR~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~22\, LEDR~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[11]\, Mips|DP|RegisterMemoryData|CurrentState[11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[12]\, Mips|DP|RegisterMemoryData|CurrentState[12], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~53\, LEDR~53, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ALUControl|Operation[2]~3\, Mips|DP|ALUControl|Operation[2]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[0]~57\, Mips|DP|ArithmeticLogicUnit|Output[0]~57, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[0]~58\, Mips|DP|ArithmeticLogicUnit|Output[0]~58, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[27]\, Mips|DP|RegisterPC|CurrentState[27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[25]\, Mips|DP|RegisterPC|CurrentState[25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[25]\, Mips|DP|RegisterA|CurrentState[25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[25]~7\, Mips|DP|MuxA|Output[25]~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[21]\, Mips|DP|RegisterPC|CurrentState[21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[20]\, Mips|DP|RegisterA|CurrentState[20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[18]\, Mips|DP|RegisterA|CurrentState[18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[12]\, Mips|DP|RegisterA|CurrentState[12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[10]~30\, Mips|DP|MuxB|Output[10]~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[9]~32\, Mips|DP|MuxB|Output[9]~32, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[7]~36\, Mips|DP|MuxB|Output[7]~36, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[6]\, Mips|DP|RegisterA|CurrentState[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[6]~26\, Mips|DP|MuxA|Output[6]~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[6]~38\, Mips|DP|MuxB|Output[6]~38, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[5]~40\, Mips|DP|MuxB|Output[5]~40, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[2]\, Mips|DP|RegisterA|CurrentState[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[2]~46\, Mips|DP|MuxB|Output[2]~46, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[15]~65\, Mips|DP|ArithmeticLogicUnit|Output[15]~65, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[16]~67\, Mips|DP|ArithmeticLogicUnit|Output[16]~67, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[17]~69\, Mips|DP|ArithmeticLogicUnit|Output[17]~69, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[20]~71\, Mips|DP|ArithmeticLogicUnit|Output[20]~71, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[21]~73\, Mips|DP|ArithmeticLogicUnit|Output[21]~73, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[22]~79\, Mips|DP|ArithmeticLogicUnit|Output[22]~79, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[23]~81\, Mips|DP|ArithmeticLogicUnit|Output[23]~81, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[27]~93\, Mips|DP|ArithmeticLogicUnit|Output[27]~93, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[7]~106\, Mips|DP|ArithmeticLogicUnit|Output[7]~106, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[25]~115\, Mips|DP|ArithmeticLogicUnit|Output[25]~115, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[13]~121\, Mips|DP|ArithmeticLogicUnit|Output[13]~121, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s~17\, Mips|DP|EnableRegPC_s~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[2]~3\, Mips|DP|MuxALU_s|Output[2]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[31]\, Mips|DP|RegisterInstr|CurrentState[31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][0]\, Mips|DP|Registers|CurrentState[22][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][0]\, Mips|DP|Registers|CurrentState[26][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][0]\, Mips|DP|Registers|CurrentState[18][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~0\, Mips|DP|Registers|Mux63~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][0]\, Mips|DP|Registers|CurrentState[30][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~1\, Mips|DP|Registers|Mux63~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][0]\, Mips|DP|Registers|CurrentState[24][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~4\, Mips|DP|Registers|Mux63~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][0]\, Mips|DP|Registers|CurrentState[14][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~2\, Mips|DP|Registers|Mux31~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~3\, Mips|DP|Registers|Mux31~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~10\, Mips|DP|Registers|Mux31~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~14\, Mips|DP|Registers|Mux31~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~17\, Mips|DP|Registers|Mux31~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~18\, Mips|DP|Registers|Mux31~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][31]\, Mips|DP|Registers|CurrentState[30][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][31]\, Mips|DP|Registers|CurrentState[20][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][31]\, Mips|DP|Registers|CurrentState[16][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~4\, Mips|DP|Registers|Mux32~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][31]\, Mips|DP|Registers|CurrentState[5][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][31]\, Mips|DP|Registers|CurrentState[4][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~10\, Mips|DP|Registers|Mux32~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~11\, Mips|DP|Registers|Mux32~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][31]\, Mips|DP|Registers|CurrentState[11][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][31]\, Mips|DP|Registers|CurrentState[1][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][31]\, Mips|DP|Registers|CurrentState[2][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][31]\, Mips|DP|Registers|CurrentState[0][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~14\, Mips|DP|Registers|Mux32~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][31]\, Mips|DP|Registers|CurrentState[3][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~15\, Mips|DP|Registers|Mux32~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[31]~125\, Mips|DP|ArithmeticLogicUnit|Output[31]~125, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~2\, Mips|DP|Registers|Mux0~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~3\, Mips|DP|Registers|Mux0~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~4\, Mips|DP|Registers|Mux0~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~5\, Mips|DP|Registers|Mux0~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~6\, Mips|DP|Registers|Mux0~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~10\, Mips|DP|Registers|Mux0~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~14\, Mips|DP|Registers|Mux0~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~15\, Mips|DP|Registers|Mux0~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~17\, Mips|DP|Registers|Mux0~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~18\, Mips|DP|Registers|Mux0~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][30]\, Mips|DP|Registers|CurrentState[16][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~4\, Mips|DP|Registers|Mux1~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~5\, Mips|DP|Registers|Mux1~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][30]\, Mips|DP|Registers|CurrentState[31][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][30]\, Mips|DP|Registers|CurrentState[8][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~10\, Mips|DP|Registers|Mux1~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][30]\, Mips|DP|Registers|CurrentState[6][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][30]\, Mips|DP|Registers|CurrentState[4][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~12\, Mips|DP|Registers|Mux1~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~17\, Mips|DP|Registers|Mux1~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][30]\, Mips|DP|Registers|CurrentState[15][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~18\, Mips|DP|Registers|Mux1~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~0\, Mips|DP|Registers|Mux33~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~1\, Mips|DP|Registers|Mux33~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~12\, Mips|DP|Registers|Mux33~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~13\, Mips|DP|Registers|Mux33~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~14\, Mips|DP|Registers|Mux33~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~15\, Mips|DP|Registers|Mux33~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~16\, Mips|DP|Registers|Mux33~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][29]\, Mips|DP|Registers|CurrentState[20][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][29]\, Mips|DP|Registers|CurrentState[16][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~4\, Mips|DP|Registers|Mux2~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~5\, Mips|DP|Registers|Mux2~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~10\, Mips|DP|Registers|Mux2~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][29]\, Mips|DP|Registers|CurrentState[7][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~11\, Mips|DP|Registers|Mux2~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~12\, Mips|DP|Registers|Mux2~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][29]\, Mips|DP|Registers|CurrentState[0][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~2\, Mips|DP|Registers|Mux34~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~4\, Mips|DP|Registers|Mux34~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~7\, Mips|DP|Registers|Mux34~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~14\, Mips|DP|Registers|Mux34~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[28]~35\, Mips|DP|MuxALU_s|Output[28]~35, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][28]\, Mips|DP|Registers|CurrentState[22][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][28]\, Mips|DP|Registers|CurrentState[26][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~0\, Mips|DP|Registers|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~1\, Mips|DP|Registers|Mux3~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][28]\, Mips|DP|Registers|CurrentState[20][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][28]\, Mips|DP|Registers|CurrentState[24][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][28]\, Mips|DP|Registers|CurrentState[16][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~4\, Mips|DP|Registers|Mux3~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][28]\, Mips|DP|Registers|CurrentState[28][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~5\, Mips|DP|Registers|Mux3~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][28]\, Mips|DP|Registers|CurrentState[8][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~10\, Mips|DP|Registers|Mux3~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~11\, Mips|DP|Registers|Mux3~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][28]\, Mips|DP|Registers|CurrentState[2][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][28]\, Mips|DP|Registers|CurrentState[15][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~4\, Mips|DP|Registers|Mux35~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~5\, Mips|DP|Registers|Mux35~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~12\, Mips|DP|Registers|Mux35~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~13\, Mips|DP|Registers|Mux35~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~14\, Mips|DP|Registers|Mux35~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~15\, Mips|DP|Registers|Mux35~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~16\, Mips|DP|Registers|Mux35~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[27]~37\, Mips|DP|MuxALU_s|Output[27]~37, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[27]~38\, Mips|DP|MuxALU_s|Output[27]~38, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][27]\, Mips|DP|Registers|CurrentState[26][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][27]\, Mips|DP|Registers|CurrentState[27][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][27]\, Mips|DP|Registers|CurrentState[19][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~7\, Mips|DP|Registers|Mux4~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][27]\, Mips|DP|Registers|CurrentState[6][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][27]\, Mips|DP|Registers|CurrentState[5][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][27]\, Mips|DP|Registers|CurrentState[4][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~10\, Mips|DP|Registers|Mux4~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][27]\, Mips|DP|Registers|CurrentState[7][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~11\, Mips|DP|Registers|Mux4~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~12\, Mips|DP|Registers|Mux4~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~13\, Mips|DP|Registers|Mux4~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~14\, Mips|DP|Registers|Mux4~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][27]\, Mips|DP|Registers|CurrentState[3][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~15\, Mips|DP|Registers|Mux4~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~16\, Mips|DP|Registers|Mux4~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][27]\, Mips|DP|Registers|CurrentState[14][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][27]\, Mips|DP|Registers|CurrentState[12][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~17\, Mips|DP|Registers|Mux4~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~18\, Mips|DP|Registers|Mux4~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~19\, Mips|DP|Registers|Mux4~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~0\, Mips|DP|Registers|Mux36~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~7\, Mips|DP|Registers|Mux36~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~8\, Mips|DP|Registers|Mux36~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~10\, Mips|DP|Registers|Mux36~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~11\, Mips|DP|Registers|Mux36~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][26]\, Mips|DP|Registers|CurrentState[26][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][26]\, Mips|DP|Registers|CurrentState[25][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~2\, Mips|DP|Registers|Mux5~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~3\, Mips|DP|Registers|Mux5~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][26]\, Mips|DP|Registers|CurrentState[24][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~4\, Mips|DP|Registers|Mux5~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~5\, Mips|DP|Registers|Mux5~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~6\, Mips|DP|Registers|Mux5~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][26]\, Mips|DP|Registers|CurrentState[6][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][26]\, Mips|DP|Registers|CurrentState[4][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~12\, Mips|DP|Registers|Mux5~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][26]\, Mips|DP|Registers|CurrentState[2][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][26]\, Mips|DP|Registers|CurrentState[1][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][26]\, Mips|DP|Registers|CurrentState[0][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~14\, Mips|DP|Registers|Mux5~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][26]\, Mips|DP|Registers|CurrentState[3][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~15\, Mips|DP|Registers|Mux5~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][26]\, Mips|DP|Registers|CurrentState[13][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~17\, Mips|DP|Registers|Mux5~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~18\, Mips|DP|Registers|Mux5~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~12\, Mips|DP|Registers|Mux37~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~13\, Mips|DP|Registers|Mux37~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~14\, Mips|DP|Registers|Mux37~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~15\, Mips|DP|Registers|Mux37~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~16\, Mips|DP|Registers|Mux37~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[25]~41\, Mips|DP|MuxALU_s|Output[25]~41, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[25]~42\, Mips|DP|MuxALU_s|Output[25]~42, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][25]\, Mips|DP|Registers|CurrentState[21][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][25]\, Mips|DP|Registers|CurrentState[25][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][25]\, Mips|DP|Registers|CurrentState[17][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~0\, Mips|DP|Registers|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][25]\, Mips|DP|Registers|CurrentState[29][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~1\, Mips|DP|Registers|Mux6~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][25]\, Mips|DP|Registers|CurrentState[26][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][25]\, Mips|DP|Registers|CurrentState[22][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][25]\, Mips|DP|Registers|CurrentState[18][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~2\, Mips|DP|Registers|Mux6~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][25]\, Mips|DP|Registers|CurrentState[30][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~3\, Mips|DP|Registers|Mux6~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][25]\, Mips|DP|Registers|CurrentState[20][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][25]\, Mips|DP|Registers|CurrentState[16][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~4\, Mips|DP|Registers|Mux6~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~5\, Mips|DP|Registers|Mux6~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~6\, Mips|DP|Registers|Mux6~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][25]\, Mips|DP|Registers|CurrentState[27][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~7\, Mips|DP|Registers|Mux6~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~8\, Mips|DP|Registers|Mux6~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~9\, Mips|DP|Registers|Mux6~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~10\, Mips|DP|Registers|Mux6~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~11\, Mips|DP|Registers|Mux6~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][25]\, Mips|DP|Registers|CurrentState[10][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~12\, Mips|DP|Registers|Mux6~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~13\, Mips|DP|Registers|Mux6~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][25]\, Mips|DP|Registers|CurrentState[2][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][25]\, Mips|DP|Registers|CurrentState[0][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~14\, Mips|DP|Registers|Mux6~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~15\, Mips|DP|Registers|Mux6~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~16\, Mips|DP|Registers|Mux6~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][25]\, Mips|DP|Registers|CurrentState[14][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~17\, Mips|DP|Registers|Mux6~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~18\, Mips|DP|Registers|Mux6~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~19\, Mips|DP|Registers|Mux6~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux6~20\, Mips|DP|Registers|Mux6~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~0\, Mips|DP|Registers|Mux38~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~1\, Mips|DP|Registers|Mux38~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~2\, Mips|DP|Registers|Mux38~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~3\, Mips|DP|Registers|Mux38~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~4\, Mips|DP|Registers|Mux38~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~14\, Mips|DP|Registers|Mux38~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][24]\, Mips|DP|Registers|CurrentState[29][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][24]\, Mips|DP|Registers|CurrentState[19][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~7\, Mips|DP|Registers|Mux7~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~8\, Mips|DP|Registers|Mux7~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][24]\, Mips|DP|Registers|CurrentState[10][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][24]\, Mips|DP|Registers|CurrentState[9][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][24]\, Mips|DP|Registers|CurrentState[8][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~10\, Mips|DP|Registers|Mux7~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][24]\, Mips|DP|Registers|CurrentState[11][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~11\, Mips|DP|Registers|Mux7~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][24]\, Mips|DP|Registers|CurrentState[5][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][24]\, Mips|DP|Registers|CurrentState[13][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~2\, Mips|DP|Registers|Mux39~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~3\, Mips|DP|Registers|Mux39~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~4\, Mips|DP|Registers|Mux39~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~5\, Mips|DP|Registers|Mux39~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~6\, Mips|DP|Registers|Mux39~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~10\, Mips|DP|Registers|Mux39~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~11\, Mips|DP|Registers|Mux39~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][23]\, Mips|DP|Registers|CurrentState[21][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~0\, Mips|DP|Registers|Mux8~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~1\, Mips|DP|Registers|Mux8~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][23]\, Mips|DP|Registers|CurrentState[22][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][23]\, Mips|DP|Registers|CurrentState[18][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~2\, Mips|DP|Registers|Mux8~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][23]\, Mips|DP|Registers|CurrentState[24][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][23]\, Mips|DP|Registers|CurrentState[20][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~4\, Mips|DP|Registers|Mux8~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~5\, Mips|DP|Registers|Mux8~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][23]\, Mips|DP|Registers|CurrentState[27][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][23]\, Mips|DP|Registers|CurrentState[19][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~7\, Mips|DP|Registers|Mux8~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][23]\, Mips|DP|Registers|CurrentState[6][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][23]\, Mips|DP|Registers|CurrentState[8][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~12\, Mips|DP|Registers|Mux8~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][23]\, Mips|DP|Registers|CurrentState[2][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][23]\, Mips|DP|Registers|CurrentState[0][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~14\, Mips|DP|Registers|Mux8~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][23]\, Mips|DP|Registers|CurrentState[13][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][23]\, Mips|DP|Registers|CurrentState[12][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~17\, Mips|DP|Registers|Mux8~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~18\, Mips|DP|Registers|Mux8~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~2\, Mips|DP|Registers|Mux40~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~3\, Mips|DP|Registers|Mux40~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~7\, Mips|DP|Registers|Mux40~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~8\, Mips|DP|Registers|Mux40~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~10\, Mips|DP|Registers|Mux40~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~11\, Mips|DP|Registers|Mux40~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~14\, Mips|DP|Registers|Mux40~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~15\, Mips|DP|Registers|Mux40~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~17\, Mips|DP|Registers|Mux40~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][22]\, Mips|DP|Registers|CurrentState[21][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][22]\, Mips|DP|Registers|CurrentState[20][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~7\, Mips|DP|Registers|Mux9~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][22]\, Mips|DP|Registers|CurrentState[31][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~8\, Mips|DP|Registers|Mux9~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][22]\, Mips|DP|Registers|CurrentState[9][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][22]\, Mips|DP|Registers|CurrentState[8][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~10\, Mips|DP|Registers|Mux9~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~12\, Mips|DP|Registers|Mux9~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][22]\, Mips|DP|Registers|CurrentState[2][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][22]\, Mips|DP|Registers|CurrentState[1][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][22]\, Mips|DP|Registers|CurrentState[0][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~14\, Mips|DP|Registers|Mux9~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][22]\, Mips|DP|Registers|CurrentState[3][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~15\, Mips|DP|Registers|Mux9~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][22]\, Mips|DP|Registers|CurrentState[14][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][22]\, Mips|DP|Registers|CurrentState[12][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~17\, Mips|DP|Registers|Mux9~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~2\, Mips|DP|Registers|Mux41~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~3\, Mips|DP|Registers|Mux41~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~4\, Mips|DP|Registers|Mux41~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~5\, Mips|DP|Registers|Mux41~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~6\, Mips|DP|Registers|Mux41~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~10\, Mips|DP|Registers|Mux41~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~14\, Mips|DP|Registers|Mux41~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~15\, Mips|DP|Registers|Mux41~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~17\, Mips|DP|Registers|Mux41~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~18\, Mips|DP|Registers|Mux41~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[21]\, Mips|DP|RegisterALU_s|CurrentState[21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[21]~49\, Mips|DP|MuxALU_s|Output[21]~49, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[21]~50\, Mips|DP|MuxALU_s|Output[21]~50, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][21]\, Mips|DP|Registers|CurrentState[21][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~0\, Mips|DP|Registers|Mux10~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~1\, Mips|DP|Registers|Mux10~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][21]\, Mips|DP|Registers|CurrentState[22][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][21]\, Mips|DP|Registers|CurrentState[18][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~2\, Mips|DP|Registers|Mux10~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~3\, Mips|DP|Registers|Mux10~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][21]\, Mips|DP|Registers|CurrentState[28][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][21]\, Mips|DP|Registers|CurrentState[31][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][21]\, Mips|DP|Registers|CurrentState[9][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][21]\, Mips|DP|Registers|CurrentState[10][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][21]\, Mips|DP|Registers|CurrentState[8][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~12\, Mips|DP|Registers|Mux10~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][21]\, Mips|DP|Registers|CurrentState[11][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~13\, Mips|DP|Registers|Mux10~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][21]\, Mips|DP|Registers|CurrentState[2][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][21]\, Mips|DP|Registers|CurrentState[0][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~14\, Mips|DP|Registers|Mux10~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][21]\, Mips|DP|Registers|CurrentState[14][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][21]\, Mips|DP|Registers|CurrentState[13][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~2\, Mips|DP|Registers|Mux42~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~7\, Mips|DP|Registers|Mux42~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~8\, Mips|DP|Registers|Mux42~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~12\, Mips|DP|Registers|Mux42~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~13\, Mips|DP|Registers|Mux42~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~14\, Mips|DP|Registers|Mux42~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~15\, Mips|DP|Registers|Mux42~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~16\, Mips|DP|Registers|Mux42~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][20]\, Mips|DP|Registers|CurrentState[22][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][20]\, Mips|DP|Registers|CurrentState[26][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][20]\, Mips|DP|Registers|CurrentState[18][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~0\, Mips|DP|Registers|Mux11~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][20]\, Mips|DP|Registers|CurrentState[30][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~1\, Mips|DP|Registers|Mux11~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][20]\, Mips|DP|Registers|CurrentState[25][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][20]\, Mips|DP|Registers|CurrentState[21][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][20]\, Mips|DP|Registers|CurrentState[17][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~2\, Mips|DP|Registers|Mux11~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][20]\, Mips|DP|Registers|CurrentState[29][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~3\, Mips|DP|Registers|Mux11~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][20]\, Mips|DP|Registers|CurrentState[20][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][20]\, Mips|DP|Registers|CurrentState[24][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][20]\, Mips|DP|Registers|CurrentState[16][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~4\, Mips|DP|Registers|Mux11~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][20]\, Mips|DP|Registers|CurrentState[28][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~5\, Mips|DP|Registers|Mux11~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~6\, Mips|DP|Registers|Mux11~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][20]\, Mips|DP|Registers|CurrentState[27][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][20]\, Mips|DP|Registers|CurrentState[23][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][20]\, Mips|DP|Registers|CurrentState[19][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~7\, Mips|DP|Registers|Mux11~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][20]\, Mips|DP|Registers|CurrentState[31][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~8\, Mips|DP|Registers|Mux11~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~9\, Mips|DP|Registers|Mux11~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][20]\, Mips|DP|Registers|CurrentState[9][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][20]\, Mips|DP|Registers|CurrentState[8][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~10\, Mips|DP|Registers|Mux11~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~11\, Mips|DP|Registers|Mux11~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][20]\, Mips|DP|Registers|CurrentState[5][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][20]\, Mips|DP|Registers|CurrentState[6][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][20]\, Mips|DP|Registers|CurrentState[4][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~12\, Mips|DP|Registers|Mux11~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][20]\, Mips|DP|Registers|CurrentState[7][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~13\, Mips|DP|Registers|Mux11~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][20]\, Mips|DP|Registers|CurrentState[2][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][20]\, Mips|DP|Registers|CurrentState[1][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][20]\, Mips|DP|Registers|CurrentState[0][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~14\, Mips|DP|Registers|Mux11~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][20]\, Mips|DP|Registers|CurrentState[3][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~15\, Mips|DP|Registers|Mux11~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~16\, Mips|DP|Registers|Mux11~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][20]\, Mips|DP|Registers|CurrentState[14][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~17\, Mips|DP|Registers|Mux11~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~18\, Mips|DP|Registers|Mux11~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~19\, Mips|DP|Registers|Mux11~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux11~20\, Mips|DP|Registers|Mux11~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~0\, Mips|DP|Registers|Mux43~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~1\, Mips|DP|Registers|Mux43~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~2\, Mips|DP|Registers|Mux43~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~3\, Mips|DP|Registers|Mux43~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~4\, Mips|DP|Registers|Mux43~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~5\, Mips|DP|Registers|Mux43~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~6\, Mips|DP|Registers|Mux43~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~7\, Mips|DP|Registers|Mux43~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~8\, Mips|DP|Registers|Mux43~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~9\, Mips|DP|Registers|Mux43~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~10\, Mips|DP|Registers|Mux43~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~12\, Mips|DP|Registers|Mux43~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~13\, Mips|DP|Registers|Mux43~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~14\, Mips|DP|Registers|Mux43~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~15\, Mips|DP|Registers|Mux43~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~16\, Mips|DP|Registers|Mux43~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][19]\, Mips|DP|Registers|CurrentState[9][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][19]\, Mips|DP|Registers|CurrentState[10][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][19]\, Mips|DP|Registers|CurrentState[1][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][19]\, Mips|DP|Registers|CurrentState[14][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][19]\, Mips|DP|Registers|CurrentState[13][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][19]\, Mips|DP|Registers|CurrentState[12][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~17\, Mips|DP|Registers|Mux12~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][19]\, Mips|DP|Registers|CurrentState[15][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~18\, Mips|DP|Registers|Mux12~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~4\, Mips|DP|Registers|Mux44~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~12\, Mips|DP|Registers|Mux44~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~13\, Mips|DP|Registers|Mux44~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~17\, Mips|DP|Registers|Mux44~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~18\, Mips|DP|Registers|Mux44~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~0\, Mips|DP|Registers|Mux13~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~1\, Mips|DP|Registers|Mux13~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~2\, Mips|DP|Registers|Mux13~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~3\, Mips|DP|Registers|Mux13~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][18]\, Mips|DP|Registers|CurrentState[20][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][18]\, Mips|DP|Registers|CurrentState[24][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][18]\, Mips|DP|Registers|CurrentState[16][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~4\, Mips|DP|Registers|Mux13~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][18]\, Mips|DP|Registers|CurrentState[28][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~5\, Mips|DP|Registers|Mux13~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~6\, Mips|DP|Registers|Mux13~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~7\, Mips|DP|Registers|Mux13~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~8\, Mips|DP|Registers|Mux13~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~9\, Mips|DP|Registers|Mux13~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][18]\, Mips|DP|Registers|CurrentState[10][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][18]\, Mips|DP|Registers|CurrentState[9][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][18]\, Mips|DP|Registers|CurrentState[8][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~10\, Mips|DP|Registers|Mux13~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][18]\, Mips|DP|Registers|CurrentState[11][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~11\, Mips|DP|Registers|Mux13~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][18]\, Mips|DP|Registers|CurrentState[5][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][18]\, Mips|DP|Registers|CurrentState[6][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][18]\, Mips|DP|Registers|CurrentState[4][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~12\, Mips|DP|Registers|Mux13~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][18]\, Mips|DP|Registers|CurrentState[7][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~13\, Mips|DP|Registers|Mux13~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][18]\, Mips|DP|Registers|CurrentState[1][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][18]\, Mips|DP|Registers|CurrentState[0][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~14\, Mips|DP|Registers|Mux13~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~15\, Mips|DP|Registers|Mux13~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~16\, Mips|DP|Registers|Mux13~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][18]\, Mips|DP|Registers|CurrentState[14][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][18]\, Mips|DP|Registers|CurrentState[12][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~17\, Mips|DP|Registers|Mux13~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~18\, Mips|DP|Registers|Mux13~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~19\, Mips|DP|Registers|Mux13~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux13~20\, Mips|DP|Registers|Mux13~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~4\, Mips|DP|Registers|Mux45~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~5\, Mips|DP|Registers|Mux45~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~10\, Mips|DP|Registers|Mux45~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~11\, Mips|DP|Registers|Mux45~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~12\, Mips|DP|Registers|Mux45~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~13\, Mips|DP|Registers|Mux45~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~14\, Mips|DP|Registers|Mux45~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~17\, Mips|DP|Registers|Mux45~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][17]\, Mips|DP|Registers|CurrentState[21][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][17]\, Mips|DP|Registers|CurrentState[17][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~2\, Mips|DP|Registers|Mux14~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~4\, Mips|DP|Registers|Mux14~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~5\, Mips|DP|Registers|Mux14~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~7\, Mips|DP|Registers|Mux14~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~8\, Mips|DP|Registers|Mux14~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~10\, Mips|DP|Registers|Mux14~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][17]\, Mips|DP|Registers|CurrentState[13][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~17\, Mips|DP|Registers|Mux14~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~18\, Mips|DP|Registers|Mux14~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~0\, Mips|DP|Registers|Mux46~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~1\, Mips|DP|Registers|Mux46~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~0\, Mips|DP|Registers|Mux15~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][16]\, Mips|DP|Registers|CurrentState[29][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][16]\, Mips|DP|Registers|CurrentState[20][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][16]\, Mips|DP|Registers|CurrentState[16][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~4\, Mips|DP|Registers|Mux15~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~5\, Mips|DP|Registers|Mux15~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][16]\, Mips|DP|Registers|CurrentState[27][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][16]\, Mips|DP|Registers|CurrentState[10][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][16]\, Mips|DP|Registers|CurrentState[9][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][16]\, Mips|DP|Registers|CurrentState[8][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~10\, Mips|DP|Registers|Mux15~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][16]\, Mips|DP|Registers|CurrentState[11][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~11\, Mips|DP|Registers|Mux15~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][16]\, Mips|DP|Registers|CurrentState[6][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][16]\, Mips|DP|Registers|CurrentState[4][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~12\, Mips|DP|Registers|Mux15~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][16]\, Mips|DP|Registers|CurrentState[2][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][16]\, Mips|DP|Registers|CurrentState[1][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~14\, Mips|DP|Registers|Mux15~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~15\, Mips|DP|Registers|Mux15~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~17\, Mips|DP|Registers|Mux15~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~10\, Mips|DP|Registers|Mux47~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~11\, Mips|DP|Registers|Mux47~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~12\, Mips|DP|Registers|Mux47~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][15]\, Mips|DP|Registers|CurrentState[21][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~0\, Mips|DP|Registers|Mux16~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~1\, Mips|DP|Registers|Mux16~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][15]\, Mips|DP|Registers|CurrentState[22][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~2\, Mips|DP|Registers|Mux16~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][15]\, Mips|DP|Registers|CurrentState[4][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][15]\, Mips|DP|Registers|CurrentState[9][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][15]\, Mips|DP|Registers|CurrentState[2][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][15]\, Mips|DP|Registers|CurrentState[3][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][15]\, Mips|DP|Registers|CurrentState[13][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~17\, Mips|DP|Registers|Mux16~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~18\, Mips|DP|Registers|Mux16~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~7\, Mips|DP|Registers|Mux48~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~8\, Mips|DP|Registers|Mux48~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~10\, Mips|DP|Registers|Mux48~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~12\, Mips|DP|Registers|Mux48~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~13\, Mips|DP|Registers|Mux48~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~14\, Mips|DP|Registers|Mux48~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~15\, Mips|DP|Registers|Mux48~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~16\, Mips|DP|Registers|Mux48~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][14]\, Mips|DP|Registers|CurrentState[23][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][14]\, Mips|DP|Registers|CurrentState[31][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][14]\, Mips|DP|Registers|CurrentState[9][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~10\, Mips|DP|Registers|Mux17~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][14]\, Mips|DP|Registers|CurrentState[11][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~11\, Mips|DP|Registers|Mux17~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][14]\, Mips|DP|Registers|CurrentState[7][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][14]\, Mips|DP|Registers|CurrentState[15][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~7\, Mips|DP|Registers|Mux49~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~8\, Mips|DP|Registers|Mux49~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~14\, Mips|DP|Registers|Mux49~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~17\, Mips|DP|Registers|Mux49~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~18\, Mips|DP|Registers|Mux49~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][13]\, Mips|DP|Registers|CurrentState[16][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][13]\, Mips|DP|Registers|CurrentState[23][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][13]\, Mips|DP|Registers|CurrentState[27][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][13]\, Mips|DP|Registers|CurrentState[19][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~7\, Mips|DP|Registers|Mux18~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][13]\, Mips|DP|Registers|CurrentState[31][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~8\, Mips|DP|Registers|Mux18~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][13]\, Mips|DP|Registers|CurrentState[6][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~10\, Mips|DP|Registers|Mux18~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~11\, Mips|DP|Registers|Mux18~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~12\, Mips|DP|Registers|Mux18~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~13\, Mips|DP|Registers|Mux18~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][13]\, Mips|DP|Registers|CurrentState[1][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][13]\, Mips|DP|Registers|CurrentState[13][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][13]\, Mips|DP|Registers|CurrentState[12][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~17\, Mips|DP|Registers|Mux18~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~4\, Mips|DP|Registers|Mux50~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~7\, Mips|DP|Registers|Mux50~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~8\, Mips|DP|Registers|Mux50~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~17\, Mips|DP|Registers|Mux50~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~18\, Mips|DP|Registers|Mux50~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][12]\, Mips|DP|Registers|CurrentState[22][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][12]\, Mips|DP|Registers|CurrentState[26][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][12]\, Mips|DP|Registers|CurrentState[18][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~0\, Mips|DP|Registers|Mux19~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][12]\, Mips|DP|Registers|CurrentState[30][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~1\, Mips|DP|Registers|Mux19~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][12]\, Mips|DP|Registers|CurrentState[17][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~2\, Mips|DP|Registers|Mux19~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~3\, Mips|DP|Registers|Mux19~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][12]\, Mips|DP|Registers|CurrentState[24][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~4\, Mips|DP|Registers|Mux19~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~5\, Mips|DP|Registers|Mux19~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~6\, Mips|DP|Registers|Mux19~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~7\, Mips|DP|Registers|Mux19~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~8\, Mips|DP|Registers|Mux19~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~9\, Mips|DP|Registers|Mux19~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~10\, Mips|DP|Registers|Mux19~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][12]\, Mips|DP|Registers|CurrentState[11][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~11\, Mips|DP|Registers|Mux19~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][12]\, Mips|DP|Registers|CurrentState[5][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][12]\, Mips|DP|Registers|CurrentState[6][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~12\, Mips|DP|Registers|Mux19~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~13\, Mips|DP|Registers|Mux19~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][12]\, Mips|DP|Registers|CurrentState[2][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~14\, Mips|DP|Registers|Mux19~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~15\, Mips|DP|Registers|Mux19~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~16\, Mips|DP|Registers|Mux19~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][12]\, Mips|DP|Registers|CurrentState[13][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][12]\, Mips|DP|Registers|CurrentState[14][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][12]\, Mips|DP|Registers|CurrentState[12][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~17\, Mips|DP|Registers|Mux19~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][12]\, Mips|DP|Registers|CurrentState[15][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~18\, Mips|DP|Registers|Mux19~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~19\, Mips|DP|Registers|Mux19~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux19~20\, Mips|DP|Registers|Mux19~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~0\, Mips|DP|Registers|Mux51~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~1\, Mips|DP|Registers|Mux51~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~17\, Mips|DP|Registers|Mux51~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~18\, Mips|DP|Registers|Mux51~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][11]\, Mips|DP|Registers|CurrentState[21][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][11]\, Mips|DP|Registers|CurrentState[25][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][11]\, Mips|DP|Registers|CurrentState[27][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][11]\, Mips|DP|Registers|CurrentState[10][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][11]\, Mips|DP|Registers|CurrentState[8][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~12\, Mips|DP|Registers|Mux20~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][11]\, Mips|DP|Registers|CurrentState[13][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~17\, Mips|DP|Registers|Mux20~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][11]\, Mips|DP|Registers|CurrentState[15][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~18\, Mips|DP|Registers|Mux20~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~0\, Mips|DP|Registers|Mux52~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~1\, Mips|DP|Registers|Mux52~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~12\, Mips|DP|Registers|Mux52~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~13\, Mips|DP|Registers|Mux52~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~14\, Mips|DP|Registers|Mux52~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~15\, Mips|DP|Registers|Mux52~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~16\, Mips|DP|Registers|Mux52~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~2\, Mips|DP|Registers|Mux21~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~3\, Mips|DP|Registers|Mux21~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][10]\, Mips|DP|Registers|CurrentState[20][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~4\, Mips|DP|Registers|Mux21~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~5\, Mips|DP|Registers|Mux21~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~6\, Mips|DP|Registers|Mux21~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][10]\, Mips|DP|Registers|CurrentState[23][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~7\, Mips|DP|Registers|Mux21~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][10]\, Mips|DP|Registers|CurrentState[14][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][10]\, Mips|DP|Registers|CurrentState[12][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~17\, Mips|DP|Registers|Mux21~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~0\, Mips|DP|Registers|Mux53~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~14\, Mips|DP|Registers|Mux53~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~17\, Mips|DP|Registers|Mux53~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~18\, Mips|DP|Registers|Mux53~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~0\, Mips|DP|Registers|Mux22~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][9]\, Mips|DP|Registers|CurrentState[22][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~2\, Mips|DP|Registers|Mux22~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~4\, Mips|DP|Registers|Mux22~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][9]\, Mips|DP|Registers|CurrentState[19][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~7\, Mips|DP|Registers|Mux22~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~8\, Mips|DP|Registers|Mux22~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][9]\, Mips|DP|Registers|CurrentState[7][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][9]\, Mips|DP|Registers|CurrentState[11][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][9]\, Mips|DP|Registers|CurrentState[3][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][9]\, Mips|DP|Registers|CurrentState[13][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][9]\, Mips|DP|Registers|CurrentState[12][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~17\, Mips|DP|Registers|Mux22~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~10\, Mips|DP|Registers|Mux54~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~11\, Mips|DP|Registers|Mux54~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~12\, Mips|DP|Registers|Mux54~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~13\, Mips|DP|Registers|Mux54~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~14\, Mips|DP|Registers|Mux54~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~15\, Mips|DP|Registers|Mux54~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~16\, Mips|DP|Registers|Mux54~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~17\, Mips|DP|Registers|Mux54~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~18\, Mips|DP|Registers|Mux54~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~19\, Mips|DP|Registers|Mux54~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~0\, Mips|DP|Registers|Mux23~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][8]\, Mips|DP|Registers|CurrentState[30][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~1\, Mips|DP|Registers|Mux23~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][8]\, Mips|DP|Registers|CurrentState[29][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][8]\, Mips|DP|Registers|CurrentState[28][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~7\, Mips|DP|Registers|Mux23~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][8]\, Mips|DP|Registers|CurrentState[11][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][8]\, Mips|DP|Registers|CurrentState[2][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][8]\, Mips|DP|Registers|CurrentState[14][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][8]\, Mips|DP|Registers|CurrentState[12][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~17\, Mips|DP|Registers|Mux23~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~18\, Mips|DP|Registers|Mux23~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~2\, Mips|DP|Registers|Mux55~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~3\, Mips|DP|Registers|Mux55~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~4\, Mips|DP|Registers|Mux55~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~5\, Mips|DP|Registers|Mux55~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~6\, Mips|DP|Registers|Mux55~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~10\, Mips|DP|Registers|Mux55~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~11\, Mips|DP|Registers|Mux55~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~12\, Mips|DP|Registers|Mux55~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~14\, Mips|DP|Registers|Mux55~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~15\, Mips|DP|Registers|Mux55~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~17\, Mips|DP|Registers|Mux55~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][7]\, Mips|DP|Registers|CurrentState[24][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][7]\, Mips|DP|Registers|CurrentState[27][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~7\, Mips|DP|Registers|Mux24~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][7]\, Mips|DP|Registers|CurrentState[9][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][7]\, Mips|DP|Registers|CurrentState[10][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][7]\, Mips|DP|Registers|CurrentState[8][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~12\, Mips|DP|Registers|Mux24~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][7]\, Mips|DP|Registers|CurrentState[11][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~13\, Mips|DP|Registers|Mux24~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][7]\, Mips|DP|Registers|CurrentState[1][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][7]\, Mips|DP|Registers|CurrentState[2][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][7]\, Mips|DP|Registers|CurrentState[0][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~14\, Mips|DP|Registers|Mux24~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][7]\, Mips|DP|Registers|CurrentState[3][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~15\, Mips|DP|Registers|Mux24~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~16\, Mips|DP|Registers|Mux24~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][7]\, Mips|DP|Registers|CurrentState[14][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~4\, Mips|DP|Registers|Mux56~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~5\, Mips|DP|Registers|Mux56~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~10\, Mips|DP|Registers|Mux56~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~11\, Mips|DP|Registers|Mux56~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~12\, Mips|DP|Registers|Mux56~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~13\, Mips|DP|Registers|Mux56~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~14\, Mips|DP|Registers|Mux56~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~15\, Mips|DP|Registers|Mux56~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~16\, Mips|DP|Registers|Mux56~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~17\, Mips|DP|Registers|Mux56~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~18\, Mips|DP|Registers|Mux56~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~19\, Mips|DP|Registers|Mux56~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][6]\, Mips|DP|Registers|CurrentState[26][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][6]\, Mips|DP|Registers|CurrentState[18][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~0\, Mips|DP|Registers|Mux25~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~1\, Mips|DP|Registers|Mux25~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~2\, Mips|DP|Registers|Mux25~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~3\, Mips|DP|Registers|Mux25~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][6]\, Mips|DP|Registers|CurrentState[20][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][6]\, Mips|DP|Registers|CurrentState[24][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][6]\, Mips|DP|Registers|CurrentState[16][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~4\, Mips|DP|Registers|Mux25~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][6]\, Mips|DP|Registers|CurrentState[28][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~5\, Mips|DP|Registers|Mux25~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~6\, Mips|DP|Registers|Mux25~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][6]\, Mips|DP|Registers|CurrentState[27][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][6]\, Mips|DP|Registers|CurrentState[23][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][6]\, Mips|DP|Registers|CurrentState[19][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~7\, Mips|DP|Registers|Mux25~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][6]\, Mips|DP|Registers|CurrentState[31][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~8\, Mips|DP|Registers|Mux25~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~9\, Mips|DP|Registers|Mux25~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][6]\, Mips|DP|Registers|CurrentState[10][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][6]\, Mips|DP|Registers|CurrentState[9][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][6]\, Mips|DP|Registers|CurrentState[8][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~10\, Mips|DP|Registers|Mux25~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][6]\, Mips|DP|Registers|CurrentState[11][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~11\, Mips|DP|Registers|Mux25~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][6]\, Mips|DP|Registers|CurrentState[5][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~12\, Mips|DP|Registers|Mux25~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~13\, Mips|DP|Registers|Mux25~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][6]\, Mips|DP|Registers|CurrentState[2][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][6]\, Mips|DP|Registers|CurrentState[0][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~14\, Mips|DP|Registers|Mux25~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~15\, Mips|DP|Registers|Mux25~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~16\, Mips|DP|Registers|Mux25~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][6]\, Mips|DP|Registers|CurrentState[12][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~17\, Mips|DP|Registers|Mux25~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~18\, Mips|DP|Registers|Mux25~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~19\, Mips|DP|Registers|Mux25~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux25~20\, Mips|DP|Registers|Mux25~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~0\, Mips|DP|Registers|Mux57~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~4\, Mips|DP|Registers|Mux57~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~5\, Mips|DP|Registers|Mux57~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~7\, Mips|DP|Registers|Mux57~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~8\, Mips|DP|Registers|Mux57~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~10\, Mips|DP|Registers|Mux57~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~11\, Mips|DP|Registers|Mux57~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][5]\, Mips|DP|Registers|CurrentState[22][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][5]\, Mips|DP|Registers|CurrentState[18][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~2\, Mips|DP|Registers|Mux26~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][5]\, Mips|DP|Registers|CurrentState[20][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][5]\, Mips|DP|Registers|CurrentState[28][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][5]\, Mips|DP|Registers|CurrentState[27][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~12\, Mips|DP|Registers|Mux26~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][5]\, Mips|DP|Registers|CurrentState[2][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~14\, Mips|DP|Registers|Mux26~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~15\, Mips|DP|Registers|Mux26~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][5]\, Mips|DP|Registers|CurrentState[13][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~17\, Mips|DP|Registers|Mux26~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~18\, Mips|DP|Registers|Mux26~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~2\, Mips|DP|Registers|Mux58~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~3\, Mips|DP|Registers|Mux58~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~4\, Mips|DP|Registers|Mux58~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~5\, Mips|DP|Registers|Mux58~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~6\, Mips|DP|Registers|Mux58~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~2\, Mips|DP|Registers|Mux27~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][4]\, Mips|DP|Registers|CurrentState[24][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][4]\, Mips|DP|Registers|CurrentState[16][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~4\, Mips|DP|Registers|Mux27~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~5\, Mips|DP|Registers|Mux27~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][4]\, Mips|DP|Registers|CurrentState[27][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][4]\, Mips|DP|Registers|CurrentState[23][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][4]\, Mips|DP|Registers|CurrentState[19][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~7\, Mips|DP|Registers|Mux27~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][4]\, Mips|DP|Registers|CurrentState[31][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~8\, Mips|DP|Registers|Mux27~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][4]\, Mips|DP|Registers|CurrentState[11][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][4]\, Mips|DP|Registers|CurrentState[13][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~0\, Mips|DP|Registers|Mux59~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~4\, Mips|DP|Registers|Mux59~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~7\, Mips|DP|Registers|Mux59~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~8\, Mips|DP|Registers|Mux59~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~14\, Mips|DP|Registers|Mux59~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~15\, Mips|DP|Registers|Mux59~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~17\, Mips|DP|Registers|Mux59~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~18\, Mips|DP|Registers|Mux59~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][3]\, Mips|DP|Registers|CurrentState[21][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][3]\, Mips|DP|Registers|CurrentState[17][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~2\, Mips|DP|Registers|Mux28~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][3]\, Mips|DP|Registers|CurrentState[28][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][3]\, Mips|DP|Registers|CurrentState[31][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][3]\, Mips|DP|Registers|CurrentState[10][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][3]\, Mips|DP|Registers|CurrentState[9][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][3]\, Mips|DP|Registers|CurrentState[8][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~10\, Mips|DP|Registers|Mux28~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][3]\, Mips|DP|Registers|CurrentState[11][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~11\, Mips|DP|Registers|Mux28~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][3]\, Mips|DP|Registers|CurrentState[3][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][3]\, Mips|DP|Registers|CurrentState[14][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][3]\, Mips|DP|Registers|CurrentState[12][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~17\, Mips|DP|Registers|Mux28~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~0\, Mips|DP|Registers|Mux60~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~1\, Mips|DP|Registers|Mux60~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~2\, Mips|DP|Registers|Mux60~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~3\, Mips|DP|Registers|Mux60~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~4\, Mips|DP|Registers|Mux60~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~5\, Mips|DP|Registers|Mux60~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~6\, Mips|DP|Registers|Mux60~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~7\, Mips|DP|Registers|Mux60~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~8\, Mips|DP|Registers|Mux60~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~9\, Mips|DP|Registers|Mux60~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~10\, Mips|DP|Registers|Mux60~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~11\, Mips|DP|Registers|Mux60~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~12\, Mips|DP|Registers|Mux60~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~14\, Mips|DP|Registers|Mux60~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~15\, Mips|DP|Registers|Mux60~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~17\, Mips|DP|Registers|Mux60~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][2]\, Mips|DP|Registers|CurrentState[25][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][2]\, Mips|DP|Registers|CurrentState[17][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~0\, Mips|DP|Registers|Mux29~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~1\, Mips|DP|Registers|Mux29~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~2\, Mips|DP|Registers|Mux29~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~3\, Mips|DP|Registers|Mux29~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][2]\, Mips|DP|Registers|CurrentState[20][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][2]\, Mips|DP|Registers|CurrentState[16][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~4\, Mips|DP|Registers|Mux29~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~5\, Mips|DP|Registers|Mux29~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~6\, Mips|DP|Registers|Mux29~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~7\, Mips|DP|Registers|Mux29~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~8\, Mips|DP|Registers|Mux29~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~9\, Mips|DP|Registers|Mux29~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][2]\, Mips|DP|Registers|CurrentState[6][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][2]\, Mips|DP|Registers|CurrentState[5][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][2]\, Mips|DP|Registers|CurrentState[4][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~10\, Mips|DP|Registers|Mux29~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][2]\, Mips|DP|Registers|CurrentState[7][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~11\, Mips|DP|Registers|Mux29~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][2]\, Mips|DP|Registers|CurrentState[9][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][2]\, Mips|DP|Registers|CurrentState[10][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][2]\, Mips|DP|Registers|CurrentState[8][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~12\, Mips|DP|Registers|Mux29~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][2]\, Mips|DP|Registers|CurrentState[11][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~13\, Mips|DP|Registers|Mux29~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][2]\, Mips|DP|Registers|CurrentState[1][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][2]\, Mips|DP|Registers|CurrentState[2][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][2]\, Mips|DP|Registers|CurrentState[0][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~14\, Mips|DP|Registers|Mux29~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][2]\, Mips|DP|Registers|CurrentState[3][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~15\, Mips|DP|Registers|Mux29~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~16\, Mips|DP|Registers|Mux29~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][2]\, Mips|DP|Registers|CurrentState[14][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][2]\, Mips|DP|Registers|CurrentState[13][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][2]\, Mips|DP|Registers|CurrentState[12][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~17\, Mips|DP|Registers|Mux29~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][2]\, Mips|DP|Registers|CurrentState[15][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~18\, Mips|DP|Registers|Mux29~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~19\, Mips|DP|Registers|Mux29~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux29~20\, Mips|DP|Registers|Mux29~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~0\, Mips|DP|Registers|Mux61~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~4\, Mips|DP|Registers|Mux61~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~10\, Mips|DP|Registers|Mux61~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~11\, Mips|DP|Registers|Mux61~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~12\, Mips|DP|Registers|Mux61~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~13\, Mips|DP|Registers|Mux61~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~14\, Mips|DP|Registers|Mux61~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~15\, Mips|DP|Registers|Mux61~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~16\, Mips|DP|Registers|Mux61~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~17\, Mips|DP|Registers|Mux61~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~18\, Mips|DP|Registers|Mux61~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~19\, Mips|DP|Registers|Mux61~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~0\, Mips|DP|Registers|Mux30~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~1\, Mips|DP|Registers|Mux30~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~4\, Mips|DP|Registers|Mux30~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][1]\, Mips|DP|Registers|CurrentState[28][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~5\, Mips|DP|Registers|Mux30~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][1]\, Mips|DP|Registers|CurrentState[27][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][1]\, Mips|DP|Registers|CurrentState[7][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][1]\, Mips|DP|Registers|CurrentState[1][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][1]\, Mips|DP|Registers|CurrentState[0][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~14\, Mips|DP|Registers|Mux30~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~15\, Mips|DP|Registers|Mux30~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~17\, Mips|DP|Registers|Mux30~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~18\, Mips|DP|Registers|Mux30~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~0\, Mips|DP|Registers|Mux62~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~7\, Mips|DP|Registers|Mux62~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~8\, Mips|DP|Registers|Mux62~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~10\, Mips|DP|Registers|Mux62~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~11\, Mips|DP|Registers|Mux62~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[21]~148\, Mips|DP|ArithmeticLogicUnit|Output[21]~148, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s~21\, Mips|DP|EnableRegPC_s~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \CLOCK_50~I\, CLOCK_50, MipsMulticicloDE2Wrapper, 1
instance = comp, \CLOCK_50~clkctrl\, CLOCK_50~clkctrl, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[11]~feeder\, Mips|DP|RegisterMemoryData|CurrentState[11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[12]~feeder\, Mips|DP|RegisterMemoryData|CurrentState[12]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[31]~feeder\, Mips|DP|RegisterInstr|CurrentState[31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][0]~feeder\, Mips|DP|Registers|CurrentState[30][0]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][0]~feeder\, Mips|DP|Registers|CurrentState[18][0]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][0]~feeder\, Mips|DP|Registers|CurrentState[14][0]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][31]~feeder\, Mips|DP|Registers|CurrentState[0][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][31]~feeder\, Mips|DP|Registers|CurrentState[4][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][31]~feeder\, Mips|DP|Registers|CurrentState[11][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][31]~feeder\, Mips|DP|Registers|CurrentState[30][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][30]~feeder\, Mips|DP|Registers|CurrentState[31][30]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][30]~feeder\, Mips|DP|Registers|CurrentState[16][30]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][28]~feeder\, Mips|DP|Registers|CurrentState[16][28]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][28]~feeder\, Mips|DP|Registers|CurrentState[2][28]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][27]~feeder\, Mips|DP|Registers|CurrentState[19][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][27]~feeder\, Mips|DP|Registers|CurrentState[27][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][27]~feeder\, Mips|DP|Registers|CurrentState[3][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][25]~feeder\, Mips|DP|Registers|CurrentState[2][25]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][25]~feeder\, Mips|DP|Registers|CurrentState[0][25]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][24]~feeder\, Mips|DP|Registers|CurrentState[5][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][24]~feeder\, Mips|DP|Registers|CurrentState[9][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][24]~feeder\, Mips|DP|Registers|CurrentState[11][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][23]~feeder\, Mips|DP|Registers|CurrentState[6][23]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][22]~feeder\, Mips|DP|Registers|CurrentState[1][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][22]~feeder\, Mips|DP|Registers|CurrentState[31][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][22]~feeder\, Mips|DP|Registers|CurrentState[9][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][21]~feeder\, Mips|DP|Registers|CurrentState[28][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][21]~feeder\, Mips|DP|Registers|CurrentState[11][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][21]~feeder\, Mips|DP|Registers|CurrentState[13][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][20]~feeder\, Mips|DP|Registers|CurrentState[5][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][20]~feeder\, Mips|DP|Registers|CurrentState[7][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][20]~feeder\, Mips|DP|Registers|CurrentState[23][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][20]~feeder\, Mips|DP|Registers|CurrentState[24][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][20]~feeder\, Mips|DP|Registers|CurrentState[28][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][20]~feeder\, Mips|DP|Registers|CurrentState[22][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][20]~feeder\, Mips|DP|Registers|CurrentState[2][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][20]~feeder\, Mips|DP|Registers|CurrentState[3][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][20]~feeder\, Mips|DP|Registers|CurrentState[21][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][20]~feeder\, Mips|DP|Registers|CurrentState[26][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][20]~feeder\, Mips|DP|Registers|CurrentState[18][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][20]~feeder\, Mips|DP|Registers|CurrentState[17][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][20]~feeder\, Mips|DP|Registers|CurrentState[27][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][19]~feeder\, Mips|DP|Registers|CurrentState[1][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][18]~feeder\, Mips|DP|Registers|CurrentState[11][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][18]~feeder\, Mips|DP|Registers|CurrentState[1][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][18]~feeder\, Mips|DP|Registers|CurrentState[8][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][18]~feeder\, Mips|DP|Registers|CurrentState[9][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][18]~feeder\, Mips|DP|Registers|CurrentState[0][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][17]~feeder\, Mips|DP|Registers|CurrentState[21][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][17]~feeder\, Mips|DP|Registers|CurrentState[17][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][16]~feeder\, Mips|DP|Registers|CurrentState[1][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][16]~feeder\, Mips|DP|Registers|CurrentState[29][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][16]~feeder\, Mips|DP|Registers|CurrentState[16][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][16]~feeder\, Mips|DP|Registers|CurrentState[20][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][15]~feeder\, Mips|DP|Registers|CurrentState[3][15]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][15]~feeder\, Mips|DP|Registers|CurrentState[9][15]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][14]~feeder\, Mips|DP|Registers|CurrentState[9][14]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][14]~feeder\, Mips|DP|Registers|CurrentState[11][14]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][13]~feeder\, Mips|DP|Registers|CurrentState[23][13]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][13]~feeder\, Mips|DP|Registers|CurrentState[1][13]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][12]~feeder\, Mips|DP|Registers|CurrentState[2][12]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][11]~feeder\, Mips|DP|Registers|CurrentState[21][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][11]~feeder\, Mips|DP|Registers|CurrentState[8][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][11]~feeder\, Mips|DP|Registers|CurrentState[10][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][9]~feeder\, Mips|DP|Registers|CurrentState[7][9]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][9]~feeder\, Mips|DP|Registers|CurrentState[19][9]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][9]~feeder\, Mips|DP|Registers|CurrentState[3][9]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][8]~feeder\, Mips|DP|Registers|CurrentState[2][8]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][7]~feeder\, Mips|DP|Registers|CurrentState[10][7]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][6]~feeder\, Mips|DP|Registers|CurrentState[12][6]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][6]~feeder\, Mips|DP|Registers|CurrentState[26][6]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][5]~feeder\, Mips|DP|Registers|CurrentState[2][5]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][4]~feeder\, Mips|DP|Registers|CurrentState[16][4]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][3]~feeder\, Mips|DP|Registers|CurrentState[8][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][3]~feeder\, Mips|DP|Registers|CurrentState[10][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][3]~feeder\, Mips|DP|Registers|CurrentState[11][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][3]~feeder\, Mips|DP|Registers|CurrentState[3][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][3]~feeder\, Mips|DP|Registers|CurrentState[9][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][3]~feeder\, Mips|DP|Registers|CurrentState[28][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][2]~feeder\, Mips|DP|Registers|CurrentState[5][2]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][1]~feeder\, Mips|DP|Registers|CurrentState[0][1]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \KEY[0]~I\, KEY[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP1~0\, DebClk|OP1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP1\, DebClk|OP1, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP2~feeder\, DebClk|OP2~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP2\, DebClk|OP2, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP3\, DebClk|OP3, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP4~feeder\, DebClk|OP4~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP4\, DebClk|OP4, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP5~feeder\, DebClk|OP5~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP5\, DebClk|OP5, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP6\, DebClk|OP6, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|DebouncedData~0\, DebClk|DebouncedData~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|DebouncedData\, DebClk|DebouncedData, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|DebouncedData~clkctrl\, DebClk|DebouncedData~clkctrl, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ALUControl|Operation[2]~4\, Mips|DP|ALUControl|Operation[2]~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[15]~0\, Mips|DP|MuxALU_s|Output[15]~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|Selector0~4\, Mips|CB|Selector0~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \KEY[1]~I\, KEY[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP1~0\, DebRst|OP1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP1\, DebRst|OP1, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP2\, DebRst|OP2, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP3\, DebRst|OP3, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP4~feeder\, DebRst|OP4~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP4\, DebRst|OP4, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP5\, DebRst|OP5, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP6\, DebRst|OP6, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|DebouncedData~0\, DebRst|DebouncedData~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|DebouncedData\, DebRst|DebouncedData, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|DebouncedData~clkctrl\, DebRst|DebouncedData~clkctrl, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|CurrentState.S0\, Mips|CB|CurrentState.S0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|Selector1~0\, Mips|CB|Selector1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|CurrentState.S1\, Mips|CB|CurrentState.S1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[18]\, Mips|DP|RegisterMemoryData|CurrentState[18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|NextState.S2~0\, Mips|CB|NextState.S2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|CurrentState.S2\, Mips|CB|CurrentState.S2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|WideOr8~0\, Mips|CB|WideOr8~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[17]\, Mips|DP|RegisterInstr|CurrentState[17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[20]\, Mips|DP|RegisterMemoryData|CurrentState[20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[20]~12\, Mips|DP|MuxWriteData|Output[20]~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|CurrentState.S7~feeder\, Mips|CB|CurrentState.S7~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|CurrentState.S7\, Mips|CB|CurrentState.S7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteRegister|Output[4]~3\, Mips|DP|MuxWriteRegister|Output[4]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[19]\, Mips|DP|RegisterInstr|CurrentState[19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~26\, Mips|DP|Registers|Equal0~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[3]~feeder\, Mips|DP|RegisterMemoryData|CurrentState[3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[3]\, Mips|DP|RegisterMemoryData|CurrentState[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[3]~29\, Mips|DP|MuxWriteData|Output[3]~29, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[5]~feeder\, Mips|DP|RegisterMemoryData|CurrentState[5]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[5]\, Mips|DP|RegisterMemoryData|CurrentState[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Equal2~0\, Mips|DP|MuxB|Equal2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[1]~0\, Mips|DP|MuxB|Output[1]~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[5]~41\, Mips|DP|MuxB|Output[5]~41, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[21]\, Mips|DP|RegisterMemoryData|CurrentState[21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[21]~11\, Mips|DP|MuxWriteData|Output[21]~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~4\, Mips|DP|Registers|Equal0~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~13\, Mips|DP|Registers|Equal0~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][21]\, Mips|DP|Registers|CurrentState[29][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[6]~26\, Mips|DP|MuxWriteData|Output[6]~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~43\, Mips|DP|Registers|Equal0~43, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][6]\, Mips|DP|Registers|CurrentState[15][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][6]~feeder\, Mips|DP|Registers|CurrentState[13][6]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~40\, Mips|DP|Registers|Equal0~40, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][6]\, Mips|DP|Registers|CurrentState[13][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~0\, Mips|DP|Registers|Equal0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~41\, Mips|DP|Registers|Equal0~41, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][6]\, Mips|DP|Registers|CurrentState[14][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~17\, Mips|DP|Registers|Mux57~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~18\, Mips|DP|Registers|Mux57~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~31\, Mips|DP|Registers|Equal0~31, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~39\, Mips|DP|Registers|Equal0~39, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][6]\, Mips|DP|Registers|CurrentState[3][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~37\, Mips|DP|Registers|Equal0~37, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][6]\, Mips|DP|Registers|CurrentState[1][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~14\, Mips|DP|Registers|Mux57~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~15\, Mips|DP|Registers|Mux57~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~14\, Mips|DP|Registers|Equal0~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~34\, Mips|DP|Registers|Equal0~34, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][6]\, Mips|DP|Registers|CurrentState[4][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~33\, Mips|DP|Registers|Equal0~33, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][6]\, Mips|DP|Registers|CurrentState[6][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~12\, Mips|DP|Registers|Mux57~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][6]\, Mips|DP|Registers|CurrentState[7][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~13\, Mips|DP|Registers|Mux57~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~16\, Mips|DP|Registers|Mux57~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~19\, Mips|DP|Registers|Mux57~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][6]~feeder\, Mips|DP|Registers|CurrentState[21][6]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~1\, Mips|DP|Registers|Equal0~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~11\, Mips|DP|Registers|Equal0~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][6]\, Mips|DP|Registers|CurrentState[21][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~12\, Mips|DP|Registers|Equal0~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][6]\, Mips|DP|Registers|CurrentState[17][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~2\, Mips|DP|Registers|Mux57~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][6]\, Mips|DP|Registers|CurrentState[29][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][6]\, Mips|DP|Registers|CurrentState[25][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~3\, Mips|DP|Registers|Mux57~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~6\, Mips|DP|Registers|Mux57~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~2\, Mips|DP|Registers|Equal0~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][6]\, Mips|DP|Registers|CurrentState[22][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~7\, Mips|DP|Registers|Equal0~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][6]\, Mips|DP|Registers|CurrentState[30][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~1\, Mips|DP|Registers|Mux57~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~9\, Mips|DP|Registers|Mux57~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux57~20\, Mips|DP|Registers|Mux57~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[6]\, Mips|DP|RegisterB|CurrentState[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[7]~25\, Mips|DP|MuxWriteData|Output[7]~25, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~24\, Mips|DP|Registers|Equal0~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][7]\, Mips|DP|Registers|CurrentState[19][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~7\, Mips|DP|Registers|Mux56~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~25\, Mips|DP|Registers|Equal0~25, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][7]\, Mips|DP|Registers|CurrentState[31][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~8\, Mips|DP|Registers|Mux56~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~3\, Mips|DP|Registers|Equal0~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~6\, Mips|DP|Registers|Equal0~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][7]\, Mips|DP|Registers|CurrentState[18][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][7]\, Mips|DP|Registers|CurrentState[22][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~2\, Mips|DP|Registers|Mux56~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~5\, Mips|DP|Registers|Equal0~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][7]\, Mips|DP|Registers|CurrentState[26][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~3\, Mips|DP|Registers|Mux56~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~6\, Mips|DP|Registers|Mux56~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][7]\, Mips|DP|Registers|CurrentState[25][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][7]~feeder\, Mips|DP|Registers|CurrentState[17][7]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][7]\, Mips|DP|Registers|CurrentState[17][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~0\, Mips|DP|Registers|Mux56~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][7]\, Mips|DP|Registers|CurrentState[29][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][7]~feeder\, Mips|DP|Registers|CurrentState[21][7]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][7]\, Mips|DP|Registers|CurrentState[21][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~1\, Mips|DP|Registers|Mux56~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~9\, Mips|DP|Registers|Mux56~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux56~20\, Mips|DP|Registers|Mux56~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[7]\, Mips|DP|RegisterB|CurrentState[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[8]\, Mips|DP|RegisterMemoryData|CurrentState[8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[8]~24\, Mips|DP|MuxWriteData|Output[8]~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][8]\, Mips|DP|Registers|CurrentState[15][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][8]\, Mips|DP|Registers|CurrentState[13][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~18\, Mips|DP|Registers|Mux55~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][8]\, Mips|DP|Registers|CurrentState[7][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~10\, Mips|DP|Registers|Equal0~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~32\, Mips|DP|Registers|Equal0~32, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][8]\, Mips|DP|Registers|CurrentState[5][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~13\, Mips|DP|Registers|Mux55~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~16\, Mips|DP|Registers|Mux55~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~19\, Mips|DP|Registers|Mux55~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~23\, Mips|DP|Registers|Equal0~23, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][8]\, Mips|DP|Registers|CurrentState[23][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][8]\, Mips|DP|Registers|CurrentState[19][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~7\, Mips|DP|Registers|Mux55~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][8]\, Mips|DP|Registers|CurrentState[31][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~21\, Mips|DP|Registers|Equal0~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][8]\, Mips|DP|Registers|CurrentState[27][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~8\, Mips|DP|Registers|Mux55~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][8]\, Mips|DP|Registers|CurrentState[22][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][8]~feeder\, Mips|DP|Registers|CurrentState[26][8]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][8]\, Mips|DP|Registers|CurrentState[26][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][8]~feeder\, Mips|DP|Registers|CurrentState[18][8]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][8]\, Mips|DP|Registers|CurrentState[18][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~0\, Mips|DP|Registers|Mux55~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~1\, Mips|DP|Registers|Mux55~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~9\, Mips|DP|Registers|Mux55~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux55~20\, Mips|DP|Registers|Mux55~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[8]\, Mips|DP|RegisterB|CurrentState[8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[11]~21\, Mips|DP|MuxALU_s|Output[11]~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[11]~22\, Mips|DP|MuxALU_s|Output[11]~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|PCEsc\, Mips|CB|PCEsc, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s~15\, Mips|DP|EnableRegPC_s~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[10]~19\, Mips|DP|MuxALU_s|Output[10]~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[10]\, Mips|DP|RegisterALU_s|CurrentState[10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[10]~20\, Mips|DP|MuxALU_s|Output[10]~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[10]\, Mips|DP|RegisterPC|CurrentState[10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[23]\, Mips|DP|RegisterInstr|CurrentState[23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][24]\, Mips|DP|Registers|CurrentState[3][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~36\, Mips|DP|Registers|Equal0~36, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][24]\, Mips|DP|Registers|CurrentState[2][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][24]~feeder\, Mips|DP|Registers|CurrentState[0][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~16\, Mips|DP|Registers|Equal0~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~38\, Mips|DP|Registers|Equal0~38, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][24]\, Mips|DP|Registers|CurrentState[0][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][24]~feeder\, Mips|DP|Registers|CurrentState[1][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][24]\, Mips|DP|Registers|CurrentState[1][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~14\, Mips|DP|Registers|Mux7~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~15\, Mips|DP|Registers|Mux7~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][24]~feeder\, Mips|DP|Registers|CurrentState[7][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][24]\, Mips|DP|Registers|CurrentState[7][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][24]\, Mips|DP|Registers|CurrentState[4][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~12\, Mips|DP|Registers|Mux7~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~13\, Mips|DP|Registers|Mux7~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~16\, Mips|DP|Registers|Mux7~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][24]\, Mips|DP|Registers|CurrentState[14][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~42\, Mips|DP|Registers|Equal0~42, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][24]\, Mips|DP|Registers|CurrentState[12][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~17\, Mips|DP|Registers|Mux7~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][24]\, Mips|DP|Registers|CurrentState[15][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~18\, Mips|DP|Registers|Mux7~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[25]\, Mips|DP|RegisterMemoryData|CurrentState[25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Equal2~1\, Mips|DP|MuxB|Equal2~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[10]\, Mips|DP|RegisterInstr|CurrentState[10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[12]~26\, Mips|DP|MuxB|Output[12]~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[12]~27\, Mips|DP|MuxB|Output[12]~27, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[9]\, Mips|DP|RegisterInstr|CurrentState[9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[11]~28\, Mips|DP|MuxB|Output[11]~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[11]~29\, Mips|DP|MuxB|Output[11]~29, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][7]\, Mips|DP|Registers|CurrentState[13][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][7]\, Mips|DP|Registers|CurrentState[12][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~17\, Mips|DP|Registers|Mux24~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][7]\, Mips|DP|Registers|CurrentState[15][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[22]\, Mips|DP|RegisterInstr|CurrentState[22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~18\, Mips|DP|Registers|Mux24~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][7]\, Mips|DP|Registers|CurrentState[5][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][7]\, Mips|DP|Registers|CurrentState[4][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~10\, Mips|DP|Registers|Mux24~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][7]\, Mips|DP|Registers|CurrentState[7][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][7]\, Mips|DP|Registers|CurrentState[6][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~11\, Mips|DP|Registers|Mux24~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~19\, Mips|DP|Registers|Mux24~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~18\, Mips|DP|Registers|Equal0~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][7]\, Mips|DP|Registers|CurrentState[16][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~15\, Mips|DP|Registers|Equal0~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][7]\, Mips|DP|Registers|CurrentState[20][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~4\, Mips|DP|Registers|Mux24~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~19\, Mips|DP|Registers|Equal0~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][7]\, Mips|DP|Registers|CurrentState[28][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~5\, Mips|DP|Registers|Mux24~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~2\, Mips|DP|Registers|Mux24~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][7]\, Mips|DP|Registers|CurrentState[30][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~3\, Mips|DP|Registers|Mux24~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~6\, Mips|DP|Registers|Mux24~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][7]\, Mips|DP|Registers|CurrentState[23][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~8\, Mips|DP|Registers|Mux24~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~0\, Mips|DP|Registers|Mux24~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~1\, Mips|DP|Registers|Mux24~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~9\, Mips|DP|Registers|Mux24~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux24~20\, Mips|DP|Registers|Mux24~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[7]\, Mips|DP|RegisterA|CurrentState[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[7]~13\, Mips|DP|MuxALU_s|Output[7]~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[7]~14\, Mips|DP|MuxALU_s|Output[7]~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[7]\, Mips|DP|RegisterPC|CurrentState[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[7]~25\, Mips|DP|MuxA|Output[7]~25, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[4]\, Mips|DP|RegisterInstr|CurrentState[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[6]~39\, Mips|DP|MuxB|Output[6]~39, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[2]\, Mips|DP|RegisterInstr|CurrentState[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[4]~42\, Mips|DP|MuxB|Output[4]~42, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[4]~43\, Mips|DP|MuxB|Output[4]~43, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[13]\, Mips|DP|RegisterMemoryData|CurrentState[13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[13]~24\, Mips|DP|MuxB|Output[13]~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[13]~25\, Mips|DP|MuxB|Output[13]~25, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[12]~23\, Mips|DP|MuxALU_s|Output[12]~23, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[12]~24\, Mips|DP|MuxALU_s|Output[12]~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[12]\, Mips|DP|RegisterPC|CurrentState[12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[12]~20\, Mips|DP|MuxA|Output[12]~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[14]~27\, Mips|DP|MuxALU_s|Output[14]~27, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[14]~28\, Mips|DP|MuxALU_s|Output[14]~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[14]\, Mips|DP|RegisterPC|CurrentState[14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][14]\, Mips|DP|Registers|CurrentState[18][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][14]\, Mips|DP|Registers|CurrentState[26][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~0\, Mips|DP|Registers|Mux17~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][14]\, Mips|DP|Registers|CurrentState[22][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~1\, Mips|DP|Registers|Mux17~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][14]\, Mips|DP|Registers|CurrentState[27][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][14]\, Mips|DP|Registers|CurrentState[19][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~7\, Mips|DP|Registers|Mux17~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~8\, Mips|DP|Registers|Mux17~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][14]\, Mips|DP|Registers|CurrentState[20][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][14]~feeder\, Mips|DP|Registers|CurrentState[24][14]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~17\, Mips|DP|Registers|Equal0~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][14]\, Mips|DP|Registers|CurrentState[24][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~4\, Mips|DP|Registers|Mux17~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~5\, Mips|DP|Registers|Mux17~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][14]\, Mips|DP|Registers|CurrentState[17][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][14]\, Mips|DP|Registers|CurrentState[21][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~2\, Mips|DP|Registers|Mux17~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][14]\, Mips|DP|Registers|CurrentState[25][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][14]\, Mips|DP|Registers|CurrentState[29][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~3\, Mips|DP|Registers|Mux17~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~6\, Mips|DP|Registers|Mux17~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~9\, Mips|DP|Registers|Mux17~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][14]\, Mips|DP|Registers|CurrentState[13][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][14]\, Mips|DP|Registers|CurrentState[12][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][14]\, Mips|DP|Registers|CurrentState[14][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~17\, Mips|DP|Registers|Mux17~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~18\, Mips|DP|Registers|Mux17~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][14]\, Mips|DP|Registers|CurrentState[3][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][14]\, Mips|DP|Registers|CurrentState[1][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][14]\, Mips|DP|Registers|CurrentState[0][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~14\, Mips|DP|Registers|Mux17~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][14]\, Mips|DP|Registers|CurrentState[2][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~15\, Mips|DP|Registers|Mux17~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][14]\, Mips|DP|Registers|CurrentState[5][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][14]\, Mips|DP|Registers|CurrentState[6][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][14]\, Mips|DP|Registers|CurrentState[4][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~12\, Mips|DP|Registers|Mux17~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~13\, Mips|DP|Registers|Mux17~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~16\, Mips|DP|Registers|Mux17~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~19\, Mips|DP|Registers|Mux17~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux17~20\, Mips|DP|Registers|Mux17~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[14]\, Mips|DP|RegisterA|CurrentState[14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[14]~18\, Mips|DP|MuxA|Output[14]~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[14]~62\, Mips|DP|ArithmeticLogicUnit|Output[14]~62, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[15]\, Mips|DP|RegisterMemoryData|CurrentState[15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[15]~17\, Mips|DP|MuxWriteData|Output[15]~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][15]\, Mips|DP|Registers|CurrentState[6][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][15]\, Mips|DP|Registers|CurrentState[7][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~11\, Mips|DP|Registers|Mux48~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][15]\, Mips|DP|Registers|CurrentState[14][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][15]\, Mips|DP|Registers|CurrentState[15][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][15]\, Mips|DP|Registers|CurrentState[12][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~17\, Mips|DP|Registers|Mux48~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~18\, Mips|DP|Registers|Mux48~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~19\, Mips|DP|Registers|Mux48~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][15]\, Mips|DP|Registers|CurrentState[16][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][15]\, Mips|DP|Registers|CurrentState[20][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~4\, Mips|DP|Registers|Mux48~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][15]\, Mips|DP|Registers|CurrentState[28][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][15]\, Mips|DP|Registers|CurrentState[24][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~5\, Mips|DP|Registers|Mux48~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][15]\, Mips|DP|Registers|CurrentState[26][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][15]\, Mips|DP|Registers|CurrentState[30][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][15]\, Mips|DP|Registers|CurrentState[18][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~2\, Mips|DP|Registers|Mux48~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~3\, Mips|DP|Registers|Mux48~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~6\, Mips|DP|Registers|Mux48~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][15]\, Mips|DP|Registers|CurrentState[17][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][15]\, Mips|DP|Registers|CurrentState[25][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~0\, Mips|DP|Registers|Mux48~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][15]\, Mips|DP|Registers|CurrentState[29][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~1\, Mips|DP|Registers|Mux48~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~9\, Mips|DP|Registers|Mux48~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux48~20\, Mips|DP|Registers|Mux48~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[15]\, Mips|DP|RegisterB|CurrentState[15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[30]\, Mips|DP|RegisterMemoryData|CurrentState[30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[30]~149\, Mips|DP|ArithmeticLogicUnit|Output[30]~149, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[30]\, Mips|DP|RegisterALU_s|CurrentState[30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[30]~2\, Mips|DP|MuxWriteData|Output[30]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][30]\, Mips|DP|Registers|CurrentState[13][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][30]\, Mips|DP|Registers|CurrentState[12][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][30]\, Mips|DP|Registers|CurrentState[14][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~17\, Mips|DP|Registers|Mux33~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~18\, Mips|DP|Registers|Mux33~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][30]\, Mips|DP|Registers|CurrentState[11][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][30]~feeder\, Mips|DP|Registers|CurrentState[9][30]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~28\, Mips|DP|Registers|Equal0~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][30]\, Mips|DP|Registers|CurrentState[9][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~10\, Mips|DP|Registers|Mux33~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~27\, Mips|DP|Registers|Equal0~27, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][30]\, Mips|DP|Registers|CurrentState[10][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~11\, Mips|DP|Registers|Mux33~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~19\, Mips|DP|Registers|Mux33~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][30]\, Mips|DP|Registers|CurrentState[23][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~7\, Mips|DP|Registers|Mux33~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][30]~feeder\, Mips|DP|Registers|CurrentState[27][30]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][30]\, Mips|DP|Registers|CurrentState[27][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~8\, Mips|DP|Registers|Mux33~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][30]\, Mips|DP|Registers|CurrentState[28][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][30]\, Mips|DP|Registers|CurrentState[20][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][30]\, Mips|DP|Registers|CurrentState[24][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~4\, Mips|DP|Registers|Mux33~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~5\, Mips|DP|Registers|Mux33~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][30]\, Mips|DP|Registers|CurrentState[21][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][30]\, Mips|DP|Registers|CurrentState[17][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~2\, Mips|DP|Registers|Mux33~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][30]\, Mips|DP|Registers|CurrentState[29][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][30]\, Mips|DP|Registers|CurrentState[25][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~3\, Mips|DP|Registers|Mux33~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~6\, Mips|DP|Registers|Mux33~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~9\, Mips|DP|Registers|Mux33~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux33~20\, Mips|DP|Registers|Mux33~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[30]\, Mips|DP|RegisterB|CurrentState[30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0\, Mips|DP|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[31]~feeder\, Mips|DP|RegisterMemoryData|CurrentState[31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[31]\, Mips|DP|RegisterMemoryData|CurrentState[31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[31]~31\, Mips|DP|MuxALU_s|Output[31]~31, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[31]~3\, Mips|DP|RegisterPC|CurrentState[31]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s~20\, Mips|DP|EnableRegPC_s~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[1]~feeder\, Mips|DP|RegisterMemoryData|CurrentState[1]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[1]\, Mips|DP|RegisterMemoryData|CurrentState[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[1]~31\, Mips|DP|MuxWriteData|Output[1]~31, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][1]\, Mips|DP|Registers|CurrentState[23][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][1]\, Mips|DP|Registers|CurrentState[19][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~7\, Mips|DP|Registers|Mux30~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][1]\, Mips|DP|Registers|CurrentState[31][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~8\, Mips|DP|Registers|Mux30~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][1]\, Mips|DP|Registers|CurrentState[29][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][1]\, Mips|DP|Registers|CurrentState[25][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][1]\, Mips|DP|Registers|CurrentState[17][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][1]\, Mips|DP|Registers|CurrentState[21][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~2\, Mips|DP|Registers|Mux30~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~3\, Mips|DP|Registers|Mux30~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~6\, Mips|DP|Registers|Mux30~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~9\, Mips|DP|Registers|Mux30~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][1]~feeder\, Mips|DP|Registers|CurrentState[10][1]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][1]\, Mips|DP|Registers|CurrentState[10][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][1]\, Mips|DP|Registers|CurrentState[11][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][1]~feeder\, Mips|DP|Registers|CurrentState[8][1]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~29\, Mips|DP|Registers|Equal0~29, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][1]\, Mips|DP|Registers|CurrentState[8][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][1]\, Mips|DP|Registers|CurrentState[9][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~10\, Mips|DP|Registers|Mux30~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~11\, Mips|DP|Registers|Mux30~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][1]\, Mips|DP|Registers|CurrentState[5][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][1]\, Mips|DP|Registers|CurrentState[6][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][1]\, Mips|DP|Registers|CurrentState[4][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~12\, Mips|DP|Registers|Mux30~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~13\, Mips|DP|Registers|Mux30~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~16\, Mips|DP|Registers|Mux30~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~19\, Mips|DP|Registers|Mux30~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux30~20\, Mips|DP|Registers|Mux30~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[1]\, Mips|DP|RegisterA|CurrentState[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[1]~140\, Mips|DP|ArithmeticLogicUnit|Output[1]~140, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[1]\, Mips|DP|RegisterALU_s|CurrentState[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[1]~2\, Mips|DP|MuxALU_s|Output[1]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[1]\, Mips|DP|RegisterPC|CurrentState[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[1]~31\, Mips|DP|MuxA|Output[1]~31, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~2\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[1]~1\, Mips|DP|MuxB|Output[1]~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[1]~48\, Mips|DP|MuxB|Output[1]~48, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[1]~101\, Mips|DP|ArithmeticLogicUnit|Output[1]~101, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[1]~102\, Mips|DP|ArithmeticLogicUnit|Output[1]~102, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[30]~4\, Mips|DP|MuxB|Output[30]~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[30]~99\, Mips|DP|ArithmeticLogicUnit|Output[30]~99, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~11\, Mips|DP|Registers|Mux1~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][30]\, Mips|DP|Registers|CurrentState[3][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][30]\, Mips|DP|Registers|CurrentState[2][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][30]\, Mips|DP|Registers|CurrentState[0][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][30]~feeder\, Mips|DP|Registers|CurrentState[1][30]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][30]\, Mips|DP|Registers|CurrentState[1][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~14\, Mips|DP|Registers|Mux1~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~15\, Mips|DP|Registers|Mux1~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][30]\, Mips|DP|Registers|CurrentState[7][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][30]\, Mips|DP|Registers|CurrentState[5][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~13\, Mips|DP|Registers|Mux1~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~16\, Mips|DP|Registers|Mux1~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~19\, Mips|DP|Registers|Mux1~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~2\, Mips|DP|Registers|Mux1~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~3\, Mips|DP|Registers|Mux1~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~6\, Mips|DP|Registers|Mux1~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][30]\, Mips|DP|Registers|CurrentState[19][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~7\, Mips|DP|Registers|Mux1~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~8\, Mips|DP|Registers|Mux1~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][30]\, Mips|DP|Registers|CurrentState[18][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][30]\, Mips|DP|Registers|CurrentState[26][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~0\, Mips|DP|Registers|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][30]\, Mips|DP|Registers|CurrentState[22][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][30]\, Mips|DP|Registers|CurrentState[30][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~1\, Mips|DP|Registers|Mux1~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~9\, Mips|DP|Registers|Mux1~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux1~20\, Mips|DP|Registers|Mux1~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[30]\, Mips|DP|RegisterA|CurrentState[30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[30]~32\, Mips|DP|MuxALU_s|Output[30]~32, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[30]~33\, Mips|DP|MuxALU_s|Output[30]~33, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[30]\, Mips|DP|RegisterPC|CurrentState[30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[30]~2\, Mips|DP|MuxA|Output[30]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[29]~91\, Mips|DP|ArithmeticLogicUnit|Output[29]~91, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[29]\, Mips|DP|RegisterALU_s|CurrentState[29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[29]\, Mips|DP|RegisterMemoryData|CurrentState[29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[29]~3\, Mips|DP|MuxWriteData|Output[29]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][29]\, Mips|DP|Registers|CurrentState[24][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][29]\, Mips|DP|Registers|CurrentState[28][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~5\, Mips|DP|Registers|Mux34~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][29]~feeder\, Mips|DP|Registers|CurrentState[30][29]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][29]\, Mips|DP|Registers|CurrentState[30][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][29]\, Mips|DP|Registers|CurrentState[26][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~3\, Mips|DP|Registers|Mux34~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~6\, Mips|DP|Registers|Mux34~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][29]~feeder\, Mips|DP|Registers|CurrentState[21][29]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][29]\, Mips|DP|Registers|CurrentState[21][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][29]\, Mips|DP|Registers|CurrentState[17][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][29]\, Mips|DP|Registers|CurrentState[25][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~0\, Mips|DP|Registers|Mux34~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~1\, Mips|DP|Registers|Mux34~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][29]\, Mips|DP|Registers|CurrentState[31][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][29]\, Mips|DP|Registers|CurrentState[23][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~8\, Mips|DP|Registers|Mux34~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~9\, Mips|DP|Registers|Mux34~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][29]~feeder\, Mips|DP|Registers|CurrentState[15][29]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][29]\, Mips|DP|Registers|CurrentState[15][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][29]\, Mips|DP|Registers|CurrentState[14][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][29]\, Mips|DP|Registers|CurrentState[13][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~17\, Mips|DP|Registers|Mux34~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~18\, Mips|DP|Registers|Mux34~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][29]\, Mips|DP|Registers|CurrentState[11][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][29]\, Mips|DP|Registers|CurrentState[9][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][29]\, Mips|DP|Registers|CurrentState[10][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][29]\, Mips|DP|Registers|CurrentState[8][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~12\, Mips|DP|Registers|Mux34~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~13\, Mips|DP|Registers|Mux34~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][29]~feeder\, Mips|DP|Registers|CurrentState[3][29]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][29]\, Mips|DP|Registers|CurrentState[3][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][29]~feeder\, Mips|DP|Registers|CurrentState[1][29]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][29]\, Mips|DP|Registers|CurrentState[1][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~15\, Mips|DP|Registers|Mux34~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~16\, Mips|DP|Registers|Mux34~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][29]\, Mips|DP|Registers|CurrentState[6][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][29]\, Mips|DP|Registers|CurrentState[5][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][29]\, Mips|DP|Registers|CurrentState[4][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~10\, Mips|DP|Registers|Mux34~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~11\, Mips|DP|Registers|Mux34~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~19\, Mips|DP|Registers|Mux34~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux34~20\, Mips|DP|Registers|Mux34~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[29]\, Mips|DP|RegisterB|CurrentState[29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[29]~5\, Mips|DP|MuxB|Output[29]~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[28]\, Mips|DP|RegisterMemoryData|CurrentState[28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][28]\, Mips|DP|Registers|CurrentState[10][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][28]\, Mips|DP|Registers|CurrentState[9][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~10\, Mips|DP|Registers|Mux35~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][28]\, Mips|DP|Registers|CurrentState[11][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~11\, Mips|DP|Registers|Mux35~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][28]\, Mips|DP|Registers|CurrentState[13][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][28]\, Mips|DP|Registers|CurrentState[14][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][28]\, Mips|DP|Registers|CurrentState[12][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~17\, Mips|DP|Registers|Mux35~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~18\, Mips|DP|Registers|Mux35~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~19\, Mips|DP|Registers|Mux35~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][28]\, Mips|DP|Registers|CurrentState[31][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][28]~feeder\, Mips|DP|Registers|CurrentState[27][28]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][28]\, Mips|DP|Registers|CurrentState[27][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][28]\, Mips|DP|Registers|CurrentState[23][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~7\, Mips|DP|Registers|Mux35~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~8\, Mips|DP|Registers|Mux35~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][28]\, Mips|DP|Registers|CurrentState[18][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~0\, Mips|DP|Registers|Mux35~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][28]~feeder\, Mips|DP|Registers|CurrentState[30][28]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][28]\, Mips|DP|Registers|CurrentState[30][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~1\, Mips|DP|Registers|Mux35~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][28]\, Mips|DP|Registers|CurrentState[21][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~2\, Mips|DP|Registers|Mux35~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][28]\, Mips|DP|Registers|CurrentState[29][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][28]\, Mips|DP|Registers|CurrentState[25][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~3\, Mips|DP|Registers|Mux35~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~6\, Mips|DP|Registers|Mux35~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~9\, Mips|DP|Registers|Mux35~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux35~20\, Mips|DP|Registers|Mux35~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[28]\, Mips|DP|RegisterB|CurrentState[28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[28]~6\, Mips|DP|MuxB|Output[28]~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[28]~87\, Mips|DP|ArithmeticLogicUnit|Output[28]~87, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[27]\, Mips|DP|RegisterMemoryData|CurrentState[27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[26]\, Mips|DP|RegisterMemoryData|CurrentState[26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[26]~89\, Mips|DP|ArithmeticLogicUnit|Output[26]~89, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[23]~11\, Mips|DP|MuxB|Output[23]~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][22]\, Mips|DP|Registers|CurrentState[10][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][22]\, Mips|DP|Registers|CurrentState[11][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~11\, Mips|DP|Registers|Mux9~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][22]\, Mips|DP|Registers|CurrentState[5][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~13\, Mips|DP|Registers|Mux9~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~16\, Mips|DP|Registers|Mux9~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][22]\, Mips|DP|Registers|CurrentState[15][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][22]\, Mips|DP|Registers|CurrentState[13][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~18\, Mips|DP|Registers|Mux9~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~19\, Mips|DP|Registers|Mux9~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][22]\, Mips|DP|Registers|CurrentState[17][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~2\, Mips|DP|Registers|Mux9~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][22]\, Mips|DP|Registers|CurrentState[29][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][22]~feeder\, Mips|DP|Registers|CurrentState[25][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][22]\, Mips|DP|Registers|CurrentState[25][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~3\, Mips|DP|Registers|Mux9~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][22]~feeder\, Mips|DP|Registers|CurrentState[16][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][22]\, Mips|DP|Registers|CurrentState[16][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][22]\, Mips|DP|Registers|CurrentState[24][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~4\, Mips|DP|Registers|Mux9~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][22]~feeder\, Mips|DP|Registers|CurrentState[28][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][22]\, Mips|DP|Registers|CurrentState[28][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~5\, Mips|DP|Registers|Mux9~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~6\, Mips|DP|Registers|Mux9~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][22]\, Mips|DP|Registers|CurrentState[30][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][22]\, Mips|DP|Registers|CurrentState[22][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][22]\, Mips|DP|Registers|CurrentState[26][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][22]\, Mips|DP|Registers|CurrentState[18][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~0\, Mips|DP|Registers|Mux9~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~1\, Mips|DP|Registers|Mux9~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~9\, Mips|DP|Registers|Mux9~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux9~20\, Mips|DP|Registers|Mux9~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[22]\, Mips|DP|RegisterA|CurrentState[22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[21]~13\, Mips|DP|MuxB|Output[21]~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[19]~15\, Mips|DP|MuxB|Output[19]~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[18]~16\, Mips|DP|MuxB|Output[18]~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][17]~feeder\, Mips|DP|Registers|CurrentState[6][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][17]\, Mips|DP|Registers|CurrentState[6][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][17]\, Mips|DP|Registers|CurrentState[7][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~11\, Mips|DP|Registers|Mux14~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][17]\, Mips|DP|Registers|CurrentState[9][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][17]\, Mips|DP|Registers|CurrentState[11][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][17]\, Mips|DP|Registers|CurrentState[8][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][17]\, Mips|DP|Registers|CurrentState[10][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~12\, Mips|DP|Registers|Mux14~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~13\, Mips|DP|Registers|Mux14~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][17]\, Mips|DP|Registers|CurrentState[1][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][17]\, Mips|DP|Registers|CurrentState[0][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][17]\, Mips|DP|Registers|CurrentState[2][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~14\, Mips|DP|Registers|Mux14~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~15\, Mips|DP|Registers|Mux14~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~16\, Mips|DP|Registers|Mux14~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~19\, Mips|DP|Registers|Mux14~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][17]~feeder\, Mips|DP|Registers|CurrentState[29][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][17]\, Mips|DP|Registers|CurrentState[29][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][17]~feeder\, Mips|DP|Registers|CurrentState[25][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][17]\, Mips|DP|Registers|CurrentState[25][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~0\, Mips|DP|Registers|Mux14~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~1\, Mips|DP|Registers|Mux14~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][17]\, Mips|DP|Registers|CurrentState[26][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][17]\, Mips|DP|Registers|CurrentState[30][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~3\, Mips|DP|Registers|Mux14~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~6\, Mips|DP|Registers|Mux14~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~9\, Mips|DP|Registers|Mux14~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux14~20\, Mips|DP|Registers|Mux14~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[17]\, Mips|DP|RegisterA|CurrentState[17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[16]~18\, Mips|DP|MuxB|Output[16]~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[16]~19\, Mips|DP|MuxB|Output[16]~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[15]~20\, Mips|DP|MuxB|Output[15]~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[15]~21\, Mips|DP|MuxB|Output[15]~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~26\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~28\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~30\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~32\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~32, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~34\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~34, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[16]\, Mips|DP|RegisterMemoryData|CurrentState[16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[16]~16\, Mips|DP|MuxWriteData|Output[16]~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][16]\, Mips|DP|Registers|CurrentState[7][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][16]\, Mips|DP|Registers|CurrentState[5][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~13\, Mips|DP|Registers|Mux15~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~16\, Mips|DP|Registers|Mux15~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][16]\, Mips|DP|Registers|CurrentState[13][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][16]\, Mips|DP|Registers|CurrentState[15][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~18\, Mips|DP|Registers|Mux15~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~19\, Mips|DP|Registers|Mux15~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][16]~feeder\, Mips|DP|Registers|CurrentState[31][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][16]\, Mips|DP|Registers|CurrentState[31][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][16]\, Mips|DP|Registers|CurrentState[23][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][16]\, Mips|DP|Registers|CurrentState[19][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~7\, Mips|DP|Registers|Mux15~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~8\, Mips|DP|Registers|Mux15~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][16]\, Mips|DP|Registers|CurrentState[22][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][16]~feeder\, Mips|DP|Registers|CurrentState[30][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][16]\, Mips|DP|Registers|CurrentState[30][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~1\, Mips|DP|Registers|Mux15~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][16]\, Mips|DP|Registers|CurrentState[17][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~2\, Mips|DP|Registers|Mux15~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][16]~feeder\, Mips|DP|Registers|CurrentState[25][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][16]\, Mips|DP|Registers|CurrentState[25][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~3\, Mips|DP|Registers|Mux15~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~6\, Mips|DP|Registers|Mux15~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~9\, Mips|DP|Registers|Mux15~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux15~20\, Mips|DP|Registers|Mux15~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[16]\, Mips|DP|RegisterA|CurrentState[16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~24\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~26\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~28\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~30\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~32\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~32, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[16]~68\, Mips|DP|ArithmeticLogicUnit|Output[16]~68, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[16]~128\, Mips|DP|ArithmeticLogicUnit|Output[16]~128, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[16]\, Mips|DP|RegisterALU_s|CurrentState[16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[16]~59\, Mips|DP|MuxALU_s|Output[16]~59, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[16]~60\, Mips|DP|MuxALU_s|Output[16]~60, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[16]\, Mips|DP|RegisterPC|CurrentState[16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[16]~16\, Mips|DP|MuxA|Output[16]~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~34\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~34, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[17]~70\, Mips|DP|ArithmeticLogicUnit|Output[17]~70, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[17]~129\, Mips|DP|ArithmeticLogicUnit|Output[17]~129, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[17]\, Mips|DP|RegisterALU_s|CurrentState[17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[17]~57\, Mips|DP|MuxALU_s|Output[17]~57, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[17]~58\, Mips|DP|MuxALU_s|Output[17]~58, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[17]\, Mips|DP|RegisterPC|CurrentState[17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[17]~15\, Mips|DP|MuxA|Output[17]~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~36\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~36, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~38\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~38, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~40\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~40, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[20]~14\, Mips|DP|MuxB|Output[20]~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][19]\, Mips|DP|Registers|CurrentState[11][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][19]\, Mips|DP|Registers|CurrentState[8][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~12\, Mips|DP|Registers|Mux12~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~13\, Mips|DP|Registers|Mux12~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][19]~feeder\, Mips|DP|Registers|CurrentState[3][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][19]\, Mips|DP|Registers|CurrentState[3][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][19]\, Mips|DP|Registers|CurrentState[0][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][19]\, Mips|DP|Registers|CurrentState[2][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~14\, Mips|DP|Registers|Mux12~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~15\, Mips|DP|Registers|Mux12~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~16\, Mips|DP|Registers|Mux12~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][19]\, Mips|DP|Registers|CurrentState[7][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][19]\, Mips|DP|Registers|CurrentState[4][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~10\, Mips|DP|Registers|Mux12~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~11\, Mips|DP|Registers|Mux12~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~19\, Mips|DP|Registers|Mux12~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][19]\, Mips|DP|Registers|CurrentState[23][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][19]~feeder\, Mips|DP|Registers|CurrentState[27][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][19]\, Mips|DP|Registers|CurrentState[27][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~7\, Mips|DP|Registers|Mux12~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~8\, Mips|DP|Registers|Mux12~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][19]\, Mips|DP|Registers|CurrentState[16][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][19]~feeder\, Mips|DP|Registers|CurrentState[20][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][19]\, Mips|DP|Registers|CurrentState[20][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~4\, Mips|DP|Registers|Mux12~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][19]\, Mips|DP|Registers|CurrentState[28][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~5\, Mips|DP|Registers|Mux12~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][19]~feeder\, Mips|DP|Registers|CurrentState[22][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][19]\, Mips|DP|Registers|CurrentState[22][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][19]~feeder\, Mips|DP|Registers|CurrentState[18][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][19]\, Mips|DP|Registers|CurrentState[18][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~2\, Mips|DP|Registers|Mux12~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][19]\, Mips|DP|Registers|CurrentState[30][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][19]\, Mips|DP|Registers|CurrentState[26][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~3\, Mips|DP|Registers|Mux12~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~6\, Mips|DP|Registers|Mux12~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][19]\, Mips|DP|Registers|CurrentState[29][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][19]\, Mips|DP|Registers|CurrentState[25][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~0\, Mips|DP|Registers|Mux12~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][19]~feeder\, Mips|DP|Registers|CurrentState[21][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][19]\, Mips|DP|Registers|CurrentState[21][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~1\, Mips|DP|Registers|Mux12~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~9\, Mips|DP|Registers|Mux12~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux12~20\, Mips|DP|Registers|Mux12~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[19]\, Mips|DP|RegisterA|CurrentState[19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[19]~77\, Mips|DP|ArithmeticLogicUnit|Output[19]~77, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[19]~78\, Mips|DP|ArithmeticLogicUnit|Output[19]~78, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[19]~131\, Mips|DP|ArithmeticLogicUnit|Output[19]~131, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[19]\, Mips|DP|RegisterALU_s|CurrentState[19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[19]~53\, Mips|DP|MuxALU_s|Output[19]~53, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[19]~54\, Mips|DP|MuxALU_s|Output[19]~54, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[19]\, Mips|DP|RegisterPC|CurrentState[19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[19]~13\, Mips|DP|MuxA|Output[19]~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~40\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~40, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[20]~72\, Mips|DP|ArithmeticLogicUnit|Output[20]~72, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[20]~154\, Mips|DP|ArithmeticLogicUnit|Output[20]~154, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[20]\, Mips|DP|RegisterALU_s|CurrentState[20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[20]~51\, Mips|DP|MuxALU_s|Output[20]~51, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[20]~52\, Mips|DP|MuxALU_s|Output[20]~52, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[20]\, Mips|DP|RegisterPC|CurrentState[20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[20]~12\, Mips|DP|MuxA|Output[20]~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~42\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~42, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~44\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~44, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[22]~12\, Mips|DP|MuxB|Output[22]~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][21]\, Mips|DP|Registers|CurrentState[24][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][21]\, Mips|DP|Registers|CurrentState[16][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][21]\, Mips|DP|Registers|CurrentState[20][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~4\, Mips|DP|Registers|Mux10~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~5\, Mips|DP|Registers|Mux10~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~6\, Mips|DP|Registers|Mux10~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][21]\, Mips|DP|Registers|CurrentState[23][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][21]\, Mips|DP|Registers|CurrentState[19][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][21]~feeder\, Mips|DP|Registers|CurrentState[27][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][21]\, Mips|DP|Registers|CurrentState[27][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~7\, Mips|DP|Registers|Mux10~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~8\, Mips|DP|Registers|Mux10~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~9\, Mips|DP|Registers|Mux10~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][21]\, Mips|DP|Registers|CurrentState[12][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~17\, Mips|DP|Registers|Mux10~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][21]\, Mips|DP|Registers|CurrentState[15][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~18\, Mips|DP|Registers|Mux10~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][21]~feeder\, Mips|DP|Registers|CurrentState[1][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][21]\, Mips|DP|Registers|CurrentState[1][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][21]~feeder\, Mips|DP|Registers|CurrentState[3][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][21]\, Mips|DP|Registers|CurrentState[3][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~15\, Mips|DP|Registers|Mux10~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~16\, Mips|DP|Registers|Mux10~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][21]\, Mips|DP|Registers|CurrentState[7][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][21]~feeder\, Mips|DP|Registers|CurrentState[4][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][21]\, Mips|DP|Registers|CurrentState[4][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~10\, Mips|DP|Registers|Mux10~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~11\, Mips|DP|Registers|Mux10~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~19\, Mips|DP|Registers|Mux10~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux10~20\, Mips|DP|Registers|Mux10~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[21]\, Mips|DP|RegisterA|CurrentState[21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[21]~11\, Mips|DP|MuxA|Output[21]~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~42\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~42, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~44\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~44, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[22]~80\, Mips|DP|ArithmeticLogicUnit|Output[22]~80, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[22]~132\, Mips|DP|ArithmeticLogicUnit|Output[22]~132, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[22]\, Mips|DP|RegisterALU_s|CurrentState[22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[22]~47\, Mips|DP|MuxALU_s|Output[22]~47, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[22]~48\, Mips|DP|MuxALU_s|Output[22]~48, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[22]\, Mips|DP|RegisterPC|CurrentState[22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[22]~10\, Mips|DP|MuxA|Output[22]~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~46\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~46, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~46\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~46, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[23]~82\, Mips|DP|ArithmeticLogicUnit|Output[23]~82, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[23]~45\, Mips|DP|MuxALU_s|Output[23]~45, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[23]~46\, Mips|DP|MuxALU_s|Output[23]~46, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[23]\, Mips|DP|RegisterPC|CurrentState[23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][23]\, Mips|DP|Registers|CurrentState[7][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][23]\, Mips|DP|Registers|CurrentState[5][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][23]\, Mips|DP|Registers|CurrentState[4][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~10\, Mips|DP|Registers|Mux8~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~11\, Mips|DP|Registers|Mux8~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][23]\, Mips|DP|Registers|CurrentState[9][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][23]\, Mips|DP|Registers|CurrentState[11][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~13\, Mips|DP|Registers|Mux8~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][23]\, Mips|DP|Registers|CurrentState[1][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][23]\, Mips|DP|Registers|CurrentState[3][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~15\, Mips|DP|Registers|Mux8~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~16\, Mips|DP|Registers|Mux8~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~19\, Mips|DP|Registers|Mux8~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][23]\, Mips|DP|Registers|CurrentState[31][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][23]\, Mips|DP|Registers|CurrentState[23][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~8\, Mips|DP|Registers|Mux8~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][23]\, Mips|DP|Registers|CurrentState[26][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][23]\, Mips|DP|Registers|CurrentState[30][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~3\, Mips|DP|Registers|Mux8~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~6\, Mips|DP|Registers|Mux8~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~9\, Mips|DP|Registers|Mux8~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux8~20\, Mips|DP|Registers|Mux8~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[23]\, Mips|DP|RegisterA|CurrentState[23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[23]~9\, Mips|DP|MuxA|Output[23]~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~48\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~48, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~50\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~50, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~52\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~52, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~48\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~48, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~50\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~50, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~52\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~52, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[26]~90\, Mips|DP|ArithmeticLogicUnit|Output[26]~90, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[26]~152\, Mips|DP|ArithmeticLogicUnit|Output[26]~152, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[26]\, Mips|DP|RegisterALU_s|CurrentState[26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[26]~6\, Mips|DP|MuxWriteData|Output[26]~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][26]\, Mips|DP|Registers|CurrentState[7][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][26]\, Mips|DP|Registers|CurrentState[5][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~13\, Mips|DP|Registers|Mux5~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~16\, Mips|DP|Registers|Mux5~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][26]~feeder\, Mips|DP|Registers|CurrentState[11][26]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][26]\, Mips|DP|Registers|CurrentState[11][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][26]\, Mips|DP|Registers|CurrentState[8][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][26]~feeder\, Mips|DP|Registers|CurrentState[9][26]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][26]\, Mips|DP|Registers|CurrentState[9][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~10\, Mips|DP|Registers|Mux5~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~11\, Mips|DP|Registers|Mux5~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~19\, Mips|DP|Registers|Mux5~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][26]\, Mips|DP|Registers|CurrentState[31][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][26]\, Mips|DP|Registers|CurrentState[23][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][26]\, Mips|DP|Registers|CurrentState[19][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~7\, Mips|DP|Registers|Mux5~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~8\, Mips|DP|Registers|Mux5~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][26]~feeder\, Mips|DP|Registers|CurrentState[22][26]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][26]\, Mips|DP|Registers|CurrentState[22][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][26]~feeder\, Mips|DP|Registers|CurrentState[18][26]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][26]\, Mips|DP|Registers|CurrentState[18][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~0\, Mips|DP|Registers|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~1\, Mips|DP|Registers|Mux5~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~9\, Mips|DP|Registers|Mux5~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux5~20\, Mips|DP|Registers|Mux5~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[26]\, Mips|DP|RegisterA|CurrentState[26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[26]~39\, Mips|DP|MuxALU_s|Output[26]~39, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[26]~40\, Mips|DP|MuxALU_s|Output[26]~40, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[26]\, Mips|DP|RegisterPC|CurrentState[26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[26]~6\, Mips|DP|MuxA|Output[26]~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~54\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~54, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][27]\, Mips|DP|Registers|CurrentState[20][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~4\, Mips|DP|Registers|Mux4~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][27]\, Mips|DP|Registers|CurrentState[24][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][27]\, Mips|DP|Registers|CurrentState[28][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~5\, Mips|DP|Registers|Mux4~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][27]~feeder\, Mips|DP|Registers|CurrentState[18][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][27]\, Mips|DP|Registers|CurrentState[18][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][27]~feeder\, Mips|DP|Registers|CurrentState[22][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][27]\, Mips|DP|Registers|CurrentState[22][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~2\, Mips|DP|Registers|Mux4~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][27]\, Mips|DP|Registers|CurrentState[30][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~3\, Mips|DP|Registers|Mux4~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~6\, Mips|DP|Registers|Mux4~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][27]\, Mips|DP|Registers|CurrentState[29][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][27]\, Mips|DP|Registers|CurrentState[25][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][27]\, Mips|DP|Registers|CurrentState[17][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~0\, Mips|DP|Registers|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][27]\, Mips|DP|Registers|CurrentState[21][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~1\, Mips|DP|Registers|Mux4~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][27]~feeder\, Mips|DP|Registers|CurrentState[31][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][27]\, Mips|DP|Registers|CurrentState[31][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][27]~feeder\, Mips|DP|Registers|CurrentState[23][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][27]\, Mips|DP|Registers|CurrentState[23][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~8\, Mips|DP|Registers|Mux4~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~9\, Mips|DP|Registers|Mux4~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux4~20\, Mips|DP|Registers|Mux4~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[27]\, Mips|DP|RegisterA|CurrentState[27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[27]~5\, Mips|DP|MuxA|Output[27]~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~54\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~54, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[27]~94\, Mips|DP|ArithmeticLogicUnit|Output[27]~94, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[27]~151\, Mips|DP|ArithmeticLogicUnit|Output[27]~151, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[27]\, Mips|DP|RegisterALU_s|CurrentState[27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[27]~5\, Mips|DP|MuxWriteData|Output[27]~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][27]\, Mips|DP|Registers|CurrentState[16][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~4\, Mips|DP|Registers|Mux36~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~5\, Mips|DP|Registers|Mux36~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~2\, Mips|DP|Registers|Mux36~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~3\, Mips|DP|Registers|Mux36~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~6\, Mips|DP|Registers|Mux36~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~1\, Mips|DP|Registers|Mux36~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~9\, Mips|DP|Registers|Mux36~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][27]\, Mips|DP|Registers|CurrentState[15][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][27]\, Mips|DP|Registers|CurrentState[13][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~17\, Mips|DP|Registers|Mux36~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~18\, Mips|DP|Registers|Mux36~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][27]\, Mips|DP|Registers|CurrentState[0][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][27]~feeder\, Mips|DP|Registers|CurrentState[2][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][27]\, Mips|DP|Registers|CurrentState[2][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~14\, Mips|DP|Registers|Mux36~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][27]\, Mips|DP|Registers|CurrentState[1][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~15\, Mips|DP|Registers|Mux36~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][27]\, Mips|DP|Registers|CurrentState[9][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][27]\, Mips|DP|Registers|CurrentState[11][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][27]\, Mips|DP|Registers|CurrentState[8][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][27]\, Mips|DP|Registers|CurrentState[10][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~12\, Mips|DP|Registers|Mux36~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~13\, Mips|DP|Registers|Mux36~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~16\, Mips|DP|Registers|Mux36~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~19\, Mips|DP|Registers|Mux36~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux36~20\, Mips|DP|Registers|Mux36~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[27]\, Mips|DP|RegisterB|CurrentState[27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[27]~7\, Mips|DP|MuxB|Output[27]~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~56\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~56, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~56\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~56, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[28]~88\, Mips|DP|ArithmeticLogicUnit|Output[28]~88, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[28]~150\, Mips|DP|ArithmeticLogicUnit|Output[28]~150, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[28]\, Mips|DP|RegisterALU_s|CurrentState[28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[28]~4\, Mips|DP|MuxWriteData|Output[28]~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][28]\, Mips|DP|Registers|CurrentState[0][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][28]\, Mips|DP|Registers|CurrentState[1][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~14\, Mips|DP|Registers|Mux3~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][28]~feeder\, Mips|DP|Registers|CurrentState[3][28]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][28]\, Mips|DP|Registers|CurrentState[3][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~15\, Mips|DP|Registers|Mux3~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][28]\, Mips|DP|Registers|CurrentState[7][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][28]\, Mips|DP|Registers|CurrentState[5][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][28]\, Mips|DP|Registers|CurrentState[6][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][28]\, Mips|DP|Registers|CurrentState[4][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~12\, Mips|DP|Registers|Mux3~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~13\, Mips|DP|Registers|Mux3~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~16\, Mips|DP|Registers|Mux3~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~17\, Mips|DP|Registers|Mux3~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~18\, Mips|DP|Registers|Mux3~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~19\, Mips|DP|Registers|Mux3~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][28]\, Mips|DP|Registers|CurrentState[17][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~2\, Mips|DP|Registers|Mux3~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~3\, Mips|DP|Registers|Mux3~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~6\, Mips|DP|Registers|Mux3~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][28]\, Mips|DP|Registers|CurrentState[19][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~7\, Mips|DP|Registers|Mux3~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~8\, Mips|DP|Registers|Mux3~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~9\, Mips|DP|Registers|Mux3~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux3~20\, Mips|DP|Registers|Mux3~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[28]\, Mips|DP|RegisterA|CurrentState[28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[28]~36\, Mips|DP|MuxALU_s|Output[28]~36, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[28]\, Mips|DP|RegisterPC|CurrentState[28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[28]~4\, Mips|DP|MuxA|Output[28]~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~58\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~58, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~58\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~58, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[29]~92\, Mips|DP|ArithmeticLogicUnit|Output[29]~92, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[29]~147\, Mips|DP|ArithmeticLogicUnit|Output[29]~147, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[29]~34\, Mips|DP|MuxALU_s|Output[29]~34, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[29]\, Mips|DP|RegisterPC|CurrentState[29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][29]\, Mips|DP|Registers|CurrentState[27][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][29]\, Mips|DP|Registers|CurrentState[19][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~7\, Mips|DP|Registers|Mux2~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~8\, Mips|DP|Registers|Mux2~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][29]\, Mips|DP|Registers|CurrentState[22][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][29]\, Mips|DP|Registers|CurrentState[18][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~2\, Mips|DP|Registers|Mux2~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~3\, Mips|DP|Registers|Mux2~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~6\, Mips|DP|Registers|Mux2~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][29]\, Mips|DP|Registers|CurrentState[29][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~0\, Mips|DP|Registers|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~1\, Mips|DP|Registers|Mux2~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~9\, Mips|DP|Registers|Mux2~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][29]\, Mips|DP|Registers|CurrentState[12][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~17\, Mips|DP|Registers|Mux2~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~18\, Mips|DP|Registers|Mux2~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][29]\, Mips|DP|Registers|CurrentState[2][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~14\, Mips|DP|Registers|Mux2~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~15\, Mips|DP|Registers|Mux2~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~13\, Mips|DP|Registers|Mux2~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~16\, Mips|DP|Registers|Mux2~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~19\, Mips|DP|Registers|Mux2~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux2~20\, Mips|DP|Registers|Mux2~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[29]\, Mips|DP|RegisterA|CurrentState[29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[29]~3\, Mips|DP|MuxA|Output[29]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~60\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~60, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~60\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~60, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[30]~100\, Mips|DP|ArithmeticLogicUnit|Output[30]~100, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s~14\, Mips|DP|EnableRegPC_s~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s~11\, Mips|DP|EnableRegPC_s~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s~12\, Mips|DP|EnableRegPC_s~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[31]~2\, Mips|DP|RegisterPC|CurrentState[31]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[23]~133\, Mips|DP|ArithmeticLogicUnit|Output[23]~133, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s~10\, Mips|DP|EnableRegPC_s~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[31]~4\, Mips|DP|RegisterPC|CurrentState[31]~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[31]~5\, Mips|DP|RegisterPC|CurrentState[31]~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[31]\, Mips|DP|RegisterPC|CurrentState[31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][31]\, Mips|DP|Registers|CurrentState[9][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][31]\, Mips|DP|Registers|CurrentState[8][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][31]\, Mips|DP|Registers|CurrentState[10][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~12\, Mips|DP|Registers|Mux0~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~13\, Mips|DP|Registers|Mux0~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~16\, Mips|DP|Registers|Mux0~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][31]~feeder\, Mips|DP|Registers|CurrentState[6][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][31]\, Mips|DP|Registers|CurrentState[6][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][31]\, Mips|DP|Registers|CurrentState[7][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~11\, Mips|DP|Registers|Mux0~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~19\, Mips|DP|Registers|Mux0~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][31]\, Mips|DP|Registers|CurrentState[23][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][31]\, Mips|DP|Registers|CurrentState[31][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][31]~feeder\, Mips|DP|Registers|CurrentState[19][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][31]\, Mips|DP|Registers|CurrentState[19][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][31]\, Mips|DP|Registers|CurrentState[27][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~7\, Mips|DP|Registers|Mux0~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~8\, Mips|DP|Registers|Mux0~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][31]\, Mips|DP|Registers|CurrentState[29][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][31]\, Mips|DP|Registers|CurrentState[25][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~0\, Mips|DP|Registers|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~1\, Mips|DP|Registers|Mux0~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~9\, Mips|DP|Registers|Mux0~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux0~20\, Mips|DP|Registers|Mux0~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[31]\, Mips|DP|RegisterA|CurrentState[31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[31]~1\, Mips|DP|MuxA|Output[31]~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~62\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~62, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[31]~3\, Mips|DP|MuxB|Output[31]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~62\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~62, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[31]~126\, Mips|DP|ArithmeticLogicUnit|Output[31]~126, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[31]~146\, Mips|DP|ArithmeticLogicUnit|Output[31]~146, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[31]\, Mips|DP|RegisterALU_s|CurrentState[31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[31]~1\, Mips|DP|MuxWriteData|Output[31]~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][31]\, Mips|DP|Registers|CurrentState[17][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~0\, Mips|DP|Registers|Mux32~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][31]\, Mips|DP|Registers|CurrentState[21][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~1\, Mips|DP|Registers|Mux32~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~7\, Mips|DP|Registers|Mux32~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~8\, Mips|DP|Registers|Mux32~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][31]\, Mips|DP|Registers|CurrentState[24][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][31]~feeder\, Mips|DP|Registers|CurrentState[28][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][31]\, Mips|DP|Registers|CurrentState[28][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~5\, Mips|DP|Registers|Mux32~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][31]\, Mips|DP|Registers|CurrentState[26][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][31]\, Mips|DP|Registers|CurrentState[22][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][31]\, Mips|DP|Registers|CurrentState[18][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~2\, Mips|DP|Registers|Mux32~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~3\, Mips|DP|Registers|Mux32~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~6\, Mips|DP|Registers|Mux32~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~9\, Mips|DP|Registers|Mux32~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][31]~feeder\, Mips|DP|Registers|CurrentState[13][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][31]\, Mips|DP|Registers|CurrentState[13][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][31]\, Mips|DP|Registers|CurrentState[12][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~17\, Mips|DP|Registers|Mux32~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][31]\, Mips|DP|Registers|CurrentState[14][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][31]~feeder\, Mips|DP|Registers|CurrentState[15][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][31]\, Mips|DP|Registers|CurrentState[15][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~18\, Mips|DP|Registers|Mux32~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~12\, Mips|DP|Registers|Mux32~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~13\, Mips|DP|Registers|Mux32~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~16\, Mips|DP|Registers|Mux32~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~19\, Mips|DP|Registers|Mux32~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux32~20\, Mips|DP|Registers|Mux32~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[31]\, Mips|DP|RegisterB|CurrentState[31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[14]~feeder\, Mips|DP|RegisterInstr|CurrentState[14]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[14]\, Mips|DP|RegisterInstr|CurrentState[14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[14]~22\, Mips|DP|MuxB|Output[14]~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[14]~23\, Mips|DP|MuxB|Output[14]~23, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[14]~63\, Mips|DP|ArithmeticLogicUnit|Output[14]~63, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[14]~64\, Mips|DP|ArithmeticLogicUnit|Output[14]~64, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[14]\, Mips|DP|RegisterALU_s|CurrentState[14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[14]\, Mips|DP|RegisterMemoryData|CurrentState[14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[14]~18\, Mips|DP|MuxWriteData|Output[14]~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][14]\, Mips|DP|Registers|CurrentState[10][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][14]\, Mips|DP|Registers|CurrentState[8][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~10\, Mips|DP|Registers|Mux49~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~11\, Mips|DP|Registers|Mux49~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~12\, Mips|DP|Registers|Mux49~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~13\, Mips|DP|Registers|Mux49~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~15\, Mips|DP|Registers|Mux49~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~16\, Mips|DP|Registers|Mux49~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~19\, Mips|DP|Registers|Mux49~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][14]\, Mips|DP|Registers|CurrentState[28][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][14]\, Mips|DP|Registers|CurrentState[16][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~4\, Mips|DP|Registers|Mux49~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~5\, Mips|DP|Registers|Mux49~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~2\, Mips|DP|Registers|Mux49~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~3\, Mips|DP|Registers|Mux49~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~6\, Mips|DP|Registers|Mux49~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~0\, Mips|DP|Registers|Mux49~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][14]\, Mips|DP|Registers|CurrentState[30][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~1\, Mips|DP|Registers|Mux49~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~9\, Mips|DP|Registers|Mux49~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux49~20\, Mips|DP|Registers|Mux49~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[14]\, Mips|DP|RegisterB|CurrentState[14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[6]\, Mips|DP|RegisterInstr|CurrentState[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[8]~15\, Mips|DP|MuxALU_s|Output[8]~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[8]~16\, Mips|DP|MuxALU_s|Output[8]~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[8]\, Mips|DP|RegisterPC|CurrentState[8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~8\, Mips|DP|Registers|Mux23~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][8]\, Mips|DP|Registers|CurrentState[25][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][8]\, Mips|DP|Registers|CurrentState[21][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][8]\, Mips|DP|Registers|CurrentState[17][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~2\, Mips|DP|Registers|Mux23~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~3\, Mips|DP|Registers|Mux23~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][8]\, Mips|DP|Registers|CurrentState[24][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][8]~feeder\, Mips|DP|Registers|CurrentState[16][8]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][8]\, Mips|DP|Registers|CurrentState[16][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~4\, Mips|DP|Registers|Mux23~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][8]\, Mips|DP|Registers|CurrentState[20][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~5\, Mips|DP|Registers|Mux23~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~6\, Mips|DP|Registers|Mux23~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~9\, Mips|DP|Registers|Mux23~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][8]\, Mips|DP|Registers|CurrentState[10][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][8]\, Mips|DP|Registers|CurrentState[9][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][8]\, Mips|DP|Registers|CurrentState[8][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~10\, Mips|DP|Registers|Mux23~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~11\, Mips|DP|Registers|Mux23~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][8]\, Mips|DP|Registers|CurrentState[6][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][8]\, Mips|DP|Registers|CurrentState[4][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~12\, Mips|DP|Registers|Mux23~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~13\, Mips|DP|Registers|Mux23~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][8]~feeder\, Mips|DP|Registers|CurrentState[3][8]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][8]\, Mips|DP|Registers|CurrentState[3][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][8]~feeder\, Mips|DP|Registers|CurrentState[1][8]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][8]\, Mips|DP|Registers|CurrentState[1][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][8]~feeder\, Mips|DP|Registers|CurrentState[0][8]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][8]\, Mips|DP|Registers|CurrentState[0][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~14\, Mips|DP|Registers|Mux23~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~15\, Mips|DP|Registers|Mux23~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~16\, Mips|DP|Registers|Mux23~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~19\, Mips|DP|Registers|Mux23~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux23~20\, Mips|DP|Registers|Mux23~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[8]\, Mips|DP|RegisterA|CurrentState[8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[8]~24\, Mips|DP|MuxA|Output[8]~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[0]\, Mips|DP|RegisterInstr|CurrentState[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[2]~47\, Mips|DP|MuxB|Output[2]~47, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][0]\, Mips|DP|Registers|CurrentState[19][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~7\, Mips|DP|Registers|Mux31~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][0]\, Mips|DP|Registers|CurrentState[23][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][0]\, Mips|DP|Registers|CurrentState[31][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~8\, Mips|DP|Registers|Mux31~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][0]\, Mips|DP|Registers|CurrentState[29][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][0]\, Mips|DP|Registers|CurrentState[17][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][0]\, Mips|DP|Registers|CurrentState[25][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~0\, Mips|DP|Registers|Mux31~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~1\, Mips|DP|Registers|Mux31~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][0]\, Mips|DP|Registers|CurrentState[20][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][0]\, Mips|DP|Registers|CurrentState[16][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~4\, Mips|DP|Registers|Mux31~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][0]~feeder\, Mips|DP|Registers|CurrentState[28][0]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][0]\, Mips|DP|Registers|CurrentState[28][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~5\, Mips|DP|Registers|Mux31~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~6\, Mips|DP|Registers|Mux31~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~9\, Mips|DP|Registers|Mux31~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][0]\, Mips|DP|Registers|CurrentState[8][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~12\, Mips|DP|Registers|Mux31~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][0]\, Mips|DP|Registers|CurrentState[11][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~13\, Mips|DP|Registers|Mux31~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][0]\, Mips|DP|Registers|CurrentState[1][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][0]\, Mips|DP|Registers|CurrentState[3][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~15\, Mips|DP|Registers|Mux31~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~16\, Mips|DP|Registers|Mux31~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][0]\, Mips|DP|Registers|CurrentState[7][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][0]~feeder\, Mips|DP|Registers|CurrentState[6][0]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][0]\, Mips|DP|Registers|CurrentState[6][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~11\, Mips|DP|Registers|Mux31~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~19\, Mips|DP|Registers|Mux31~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux31~20\, Mips|DP|Registers|Mux31~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[0]\, Mips|DP|RegisterA|CurrentState[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[0]~0\, Mips|DP|MuxA|Output[0]~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~4\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~6\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~8\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~10\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~12\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~14\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~16\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~18\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~20\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~22\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add1~24\, Mips|DP|ArithmeticLogicUnit|AddSub|Add1~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[13]~122\, Mips|DP|ArithmeticLogicUnit|Output[13]~122, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[13]~145\, Mips|DP|ArithmeticLogicUnit|Output[13]~145, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[13]\, Mips|DP|RegisterALU_s|CurrentState[13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[13]~19\, Mips|DP|MuxWriteData|Output[13]~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][13]\, Mips|DP|Registers|CurrentState[29][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][13]\, Mips|DP|Registers|CurrentState[25][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][13]\, Mips|DP|Registers|CurrentState[17][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~0\, Mips|DP|Registers|Mux50~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~1\, Mips|DP|Registers|Mux50~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][13]\, Mips|DP|Registers|CurrentState[28][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][13]\, Mips|DP|Registers|CurrentState[24][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~5\, Mips|DP|Registers|Mux50~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][13]\, Mips|DP|Registers|CurrentState[30][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][13]~feeder\, Mips|DP|Registers|CurrentState[18][13]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][13]\, Mips|DP|Registers|CurrentState[18][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][13]~feeder\, Mips|DP|Registers|CurrentState[22][13]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][13]\, Mips|DP|Registers|CurrentState[22][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~2\, Mips|DP|Registers|Mux50~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~3\, Mips|DP|Registers|Mux50~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~6\, Mips|DP|Registers|Mux50~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~9\, Mips|DP|Registers|Mux50~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][13]\, Mips|DP|Registers|CurrentState[7][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][13]\, Mips|DP|Registers|CurrentState[4][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][13]\, Mips|DP|Registers|CurrentState[5][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~10\, Mips|DP|Registers|Mux50~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~11\, Mips|DP|Registers|Mux50~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][13]\, Mips|DP|Registers|CurrentState[9][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][13]\, Mips|DP|Registers|CurrentState[11][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][13]\, Mips|DP|Registers|CurrentState[8][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][13]\, Mips|DP|Registers|CurrentState[10][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~12\, Mips|DP|Registers|Mux50~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~13\, Mips|DP|Registers|Mux50~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][13]\, Mips|DP|Registers|CurrentState[0][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][13]\, Mips|DP|Registers|CurrentState[2][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~14\, Mips|DP|Registers|Mux50~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][13]~feeder\, Mips|DP|Registers|CurrentState[3][13]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][13]\, Mips|DP|Registers|CurrentState[3][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~15\, Mips|DP|Registers|Mux50~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~16\, Mips|DP|Registers|Mux50~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~19\, Mips|DP|Registers|Mux50~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux50~20\, Mips|DP|Registers|Mux50~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[13]\, Mips|DP|RegisterB|CurrentState[13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[1]\, Mips|DP|RegisterInstr|CurrentState[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[3]~5\, Mips|DP|MuxALU_s|Output[3]~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[3]~6\, Mips|DP|MuxALU_s|Output[3]~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[3]\, Mips|DP|RegisterPC|CurrentState[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][3]~feeder\, Mips|DP|Registers|CurrentState[27][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][3]\, Mips|DP|Registers|CurrentState[27][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][3]\, Mips|DP|Registers|CurrentState[19][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][3]\, Mips|DP|Registers|CurrentState[23][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~7\, Mips|DP|Registers|Mux28~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~8\, Mips|DP|Registers|Mux28~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][3]\, Mips|DP|Registers|CurrentState[25][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][3]\, Mips|DP|Registers|CurrentState[29][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~3\, Mips|DP|Registers|Mux28~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][3]~feeder\, Mips|DP|Registers|CurrentState[16][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][3]\, Mips|DP|Registers|CurrentState[16][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][3]\, Mips|DP|Registers|CurrentState[24][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~4\, Mips|DP|Registers|Mux28~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][3]\, Mips|DP|Registers|CurrentState[20][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~5\, Mips|DP|Registers|Mux28~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~6\, Mips|DP|Registers|Mux28~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][3]\, Mips|DP|Registers|CurrentState[18][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][3]\, Mips|DP|Registers|CurrentState[26][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~0\, Mips|DP|Registers|Mux28~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][3]\, Mips|DP|Registers|CurrentState[22][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][3]~feeder\, Mips|DP|Registers|CurrentState[30][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][3]\, Mips|DP|Registers|CurrentState[30][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~1\, Mips|DP|Registers|Mux28~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~9\, Mips|DP|Registers|Mux28~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][3]\, Mips|DP|Registers|CurrentState[4][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][3]\, Mips|DP|Registers|CurrentState[6][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~12\, Mips|DP|Registers|Mux28~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][3]\, Mips|DP|Registers|CurrentState[5][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~13\, Mips|DP|Registers|Mux28~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][3]~feeder\, Mips|DP|Registers|CurrentState[2][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][3]\, Mips|DP|Registers|CurrentState[2][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][3]\, Mips|DP|Registers|CurrentState[0][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][3]\, Mips|DP|Registers|CurrentState[1][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~14\, Mips|DP|Registers|Mux28~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~15\, Mips|DP|Registers|Mux28~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~16\, Mips|DP|Registers|Mux28~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][3]\, Mips|DP|Registers|CurrentState[15][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][3]\, Mips|DP|Registers|CurrentState[13][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~18\, Mips|DP|Registers|Mux28~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~19\, Mips|DP|Registers|Mux28~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux28~20\, Mips|DP|Registers|Mux28~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[3]\, Mips|DP|RegisterA|CurrentState[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[3]~29\, Mips|DP|MuxA|Output[3]~29, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~8\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~12\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~14\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~16\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~18\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~20\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AddSub|Add0~22\, Mips|DP|ArithmeticLogicUnit|AddSub|Add0~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[12]~119\, Mips|DP|ArithmeticLogicUnit|Output[12]~119, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[12]~120\, Mips|DP|ArithmeticLogicUnit|Output[12]~120, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[12]~144\, Mips|DP|ArithmeticLogicUnit|Output[12]~144, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[12]\, Mips|DP|RegisterALU_s|CurrentState[12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[12]~20\, Mips|DP|MuxWriteData|Output[12]~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][12]\, Mips|DP|Registers|CurrentState[10][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][12]\, Mips|DP|Registers|CurrentState[8][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][12]\, Mips|DP|Registers|CurrentState[9][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~10\, Mips|DP|Registers|Mux51~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~11\, Mips|DP|Registers|Mux51~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][12]\, Mips|DP|Registers|CurrentState[4][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~12\, Mips|DP|Registers|Mux51~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][12]\, Mips|DP|Registers|CurrentState[7][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~13\, Mips|DP|Registers|Mux51~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][12]\, Mips|DP|Registers|CurrentState[1][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][12]\, Mips|DP|Registers|CurrentState[0][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~14\, Mips|DP|Registers|Mux51~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][12]~feeder\, Mips|DP|Registers|CurrentState[3][12]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][12]\, Mips|DP|Registers|CurrentState[3][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~15\, Mips|DP|Registers|Mux51~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~16\, Mips|DP|Registers|Mux51~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~19\, Mips|DP|Registers|Mux51~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][12]\, Mips|DP|Registers|CurrentState[27][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][12]\, Mips|DP|Registers|CurrentState[31][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][12]~feeder\, Mips|DP|Registers|CurrentState[19][12]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][12]\, Mips|DP|Registers|CurrentState[19][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][12]\, Mips|DP|Registers|CurrentState[23][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~7\, Mips|DP|Registers|Mux51~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~8\, Mips|DP|Registers|Mux51~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][12]\, Mips|DP|Registers|CurrentState[25][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][12]\, Mips|DP|Registers|CurrentState[29][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][12]~feeder\, Mips|DP|Registers|CurrentState[21][12]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][12]\, Mips|DP|Registers|CurrentState[21][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~2\, Mips|DP|Registers|Mux51~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~3\, Mips|DP|Registers|Mux51~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][12]~feeder\, Mips|DP|Registers|CurrentState[28][12]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][12]\, Mips|DP|Registers|CurrentState[28][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][12]\, Mips|DP|Registers|CurrentState[20][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][12]\, Mips|DP|Registers|CurrentState[16][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~4\, Mips|DP|Registers|Mux51~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~5\, Mips|DP|Registers|Mux51~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~6\, Mips|DP|Registers|Mux51~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~9\, Mips|DP|Registers|Mux51~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux51~20\, Mips|DP|Registers|Mux51~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[12]\, Mips|DP|RegisterB|CurrentState[12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[15]\, Mips|DP|RegisterInstr|CurrentState[15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[25]~9\, Mips|DP|MuxB|Output[25]~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[25]~116\, Mips|DP|ArithmeticLogicUnit|Output[25]~116, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[25]~153\, Mips|DP|ArithmeticLogicUnit|Output[25]~153, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[25]\, Mips|DP|RegisterALU_s|CurrentState[25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[25]~7\, Mips|DP|MuxWriteData|Output[25]~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][25]~feeder\, Mips|DP|Registers|CurrentState[3][25]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][25]\, Mips|DP|Registers|CurrentState[3][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][25]~feeder\, Mips|DP|Registers|CurrentState[1][25]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][25]\, Mips|DP|Registers|CurrentState[1][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~15\, Mips|DP|Registers|Mux38~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][25]\, Mips|DP|Registers|CurrentState[9][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][25]\, Mips|DP|Registers|CurrentState[11][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][25]\, Mips|DP|Registers|CurrentState[8][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~12\, Mips|DP|Registers|Mux38~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~13\, Mips|DP|Registers|Mux38~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~16\, Mips|DP|Registers|Mux38~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][25]\, Mips|DP|Registers|CurrentState[15][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][25]\, Mips|DP|Registers|CurrentState[12][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][25]\, Mips|DP|Registers|CurrentState[13][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~17\, Mips|DP|Registers|Mux38~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~18\, Mips|DP|Registers|Mux38~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][25]\, Mips|DP|Registers|CurrentState[6][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][25]\, Mips|DP|Registers|CurrentState[7][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][25]\, Mips|DP|Registers|CurrentState[5][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][25]\, Mips|DP|Registers|CurrentState[4][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~10\, Mips|DP|Registers|Mux38~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~11\, Mips|DP|Registers|Mux38~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~19\, Mips|DP|Registers|Mux38~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][25]\, Mips|DP|Registers|CurrentState[28][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][25]\, Mips|DP|Registers|CurrentState[24][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~5\, Mips|DP|Registers|Mux38~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~6\, Mips|DP|Registers|Mux38~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][25]\, Mips|DP|Registers|CurrentState[23][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][25]\, Mips|DP|Registers|CurrentState[19][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~7\, Mips|DP|Registers|Mux38~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][25]\, Mips|DP|Registers|CurrentState[31][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~8\, Mips|DP|Registers|Mux38~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~9\, Mips|DP|Registers|Mux38~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux38~20\, Mips|DP|Registers|Mux38~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[25]\, Mips|DP|RegisterB|CurrentState[25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][26]~feeder\, Mips|DP|Registers|CurrentState[15][26]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][26]\, Mips|DP|Registers|CurrentState[15][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][26]\, Mips|DP|Registers|CurrentState[12][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][26]\, Mips|DP|Registers|CurrentState[14][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~17\, Mips|DP|Registers|Mux37~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~18\, Mips|DP|Registers|Mux37~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][26]\, Mips|DP|Registers|CurrentState[10][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~10\, Mips|DP|Registers|Mux37~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~11\, Mips|DP|Registers|Mux37~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~19\, Mips|DP|Registers|Mux37~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][26]\, Mips|DP|Registers|CurrentState[20][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][26]\, Mips|DP|Registers|CurrentState[28][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][26]~feeder\, Mips|DP|Registers|CurrentState[16][26]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][26]\, Mips|DP|Registers|CurrentState[16][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~4\, Mips|DP|Registers|Mux37~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~5\, Mips|DP|Registers|Mux37~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][26]\, Mips|DP|Registers|CurrentState[21][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][26]\, Mips|DP|Registers|CurrentState[17][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~2\, Mips|DP|Registers|Mux37~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][26]\, Mips|DP|Registers|CurrentState[29][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~3\, Mips|DP|Registers|Mux37~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~6\, Mips|DP|Registers|Mux37~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~7\, Mips|DP|Registers|Mux37~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][26]\, Mips|DP|Registers|CurrentState[27][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~8\, Mips|DP|Registers|Mux37~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][26]\, Mips|DP|Registers|CurrentState[30][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~0\, Mips|DP|Registers|Mux37~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~1\, Mips|DP|Registers|Mux37~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~9\, Mips|DP|Registers|Mux37~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux37~20\, Mips|DP|Registers|Mux37~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[26]\, Mips|DP|RegisterB|CurrentState[26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16\, Mips|DP|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[24]\, Mips|DP|RegisterInstr|CurrentState[24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~19\, Mips|DP|Registers|Mux7~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][24]~feeder\, Mips|DP|Registers|CurrentState[18][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][24]\, Mips|DP|Registers|CurrentState[18][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][24]\, Mips|DP|Registers|CurrentState[26][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~0\, Mips|DP|Registers|Mux7~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][24]\, Mips|DP|Registers|CurrentState[22][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~1\, Mips|DP|Registers|Mux7~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][24]\, Mips|DP|Registers|CurrentState[20][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][24]\, Mips|DP|Registers|CurrentState[28][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][24]~feeder\, Mips|DP|Registers|CurrentState[16][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][24]\, Mips|DP|Registers|CurrentState[16][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][24]\, Mips|DP|Registers|CurrentState[24][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~4\, Mips|DP|Registers|Mux7~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~5\, Mips|DP|Registers|Mux7~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][24]\, Mips|DP|Registers|CurrentState[25][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][24]\, Mips|DP|Registers|CurrentState[17][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][24]\, Mips|DP|Registers|CurrentState[21][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~2\, Mips|DP|Registers|Mux7~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~3\, Mips|DP|Registers|Mux7~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~6\, Mips|DP|Registers|Mux7~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~9\, Mips|DP|Registers|Mux7~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux7~20\, Mips|DP|Registers|Mux7~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[24]\, Mips|DP|RegisterA|CurrentState[24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[24]~43\, Mips|DP|MuxALU_s|Output[24]~43, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[24]~44\, Mips|DP|MuxALU_s|Output[24]~44, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[24]\, Mips|DP|RegisterPC|CurrentState[24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[24]~8\, Mips|DP|MuxA|Output[24]~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[24]~83\, Mips|DP|ArithmeticLogicUnit|Output[24]~83, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[24]~84\, Mips|DP|ArithmeticLogicUnit|Output[24]~84, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[24]~134\, Mips|DP|ArithmeticLogicUnit|Output[24]~134, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[24]\, Mips|DP|RegisterALU_s|CurrentState[24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[24]\, Mips|DP|RegisterMemoryData|CurrentState[24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[24]~8\, Mips|DP|MuxWriteData|Output[24]~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][24]\, Mips|DP|Registers|CurrentState[6][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~12\, Mips|DP|Registers|Mux39~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~13\, Mips|DP|Registers|Mux39~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~14\, Mips|DP|Registers|Mux39~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~15\, Mips|DP|Registers|Mux39~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~16\, Mips|DP|Registers|Mux39~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~17\, Mips|DP|Registers|Mux39~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~18\, Mips|DP|Registers|Mux39~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~19\, Mips|DP|Registers|Mux39~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][24]\, Mips|DP|Registers|CurrentState[31][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][24]\, Mips|DP|Registers|CurrentState[23][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~7\, Mips|DP|Registers|Mux39~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][24]\, Mips|DP|Registers|CurrentState[27][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~8\, Mips|DP|Registers|Mux39~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~0\, Mips|DP|Registers|Mux39~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][24]\, Mips|DP|Registers|CurrentState[30][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~1\, Mips|DP|Registers|Mux39~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~9\, Mips|DP|Registers|Mux39~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux39~20\, Mips|DP|Registers|Mux39~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[24]\, Mips|DP|RegisterB|CurrentState[24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[23]\, Mips|DP|RegisterMemoryData|CurrentState[23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[23]\, Mips|DP|RegisterALU_s|CurrentState[23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[23]~9\, Mips|DP|MuxWriteData|Output[23]~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][23]\, Mips|DP|Registers|CurrentState[28][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][23]\, Mips|DP|Registers|CurrentState[16][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~4\, Mips|DP|Registers|Mux40~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~5\, Mips|DP|Registers|Mux40~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~6\, Mips|DP|Registers|Mux40~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][23]\, Mips|DP|Registers|CurrentState[29][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][23]\, Mips|DP|Registers|CurrentState[17][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][23]\, Mips|DP|Registers|CurrentState[25][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~0\, Mips|DP|Registers|Mux40~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~1\, Mips|DP|Registers|Mux40~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~9\, Mips|DP|Registers|Mux40~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][23]\, Mips|DP|Registers|CurrentState[10][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~12\, Mips|DP|Registers|Mux40~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~13\, Mips|DP|Registers|Mux40~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~16\, Mips|DP|Registers|Mux40~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][23]~feeder\, Mips|DP|Registers|CurrentState[15][23]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][23]\, Mips|DP|Registers|CurrentState[15][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][23]~feeder\, Mips|DP|Registers|CurrentState[14][23]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][23]\, Mips|DP|Registers|CurrentState[14][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~18\, Mips|DP|Registers|Mux40~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~19\, Mips|DP|Registers|Mux40~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux40~20\, Mips|DP|Registers|Mux40~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[23]\, Mips|DP|RegisterB|CurrentState[23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[22]\, Mips|DP|RegisterMemoryData|CurrentState[22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[22]~10\, Mips|DP|MuxWriteData|Output[22]~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][22]\, Mips|DP|Registers|CurrentState[7][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][22]\, Mips|DP|Registers|CurrentState[6][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][22]\, Mips|DP|Registers|CurrentState[4][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~12\, Mips|DP|Registers|Mux41~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~13\, Mips|DP|Registers|Mux41~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~16\, Mips|DP|Registers|Mux41~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~11\, Mips|DP|Registers|Mux41~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~19\, Mips|DP|Registers|Mux41~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~0\, Mips|DP|Registers|Mux41~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~1\, Mips|DP|Registers|Mux41~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][22]~feeder\, Mips|DP|Registers|CurrentState[27][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][22]\, Mips|DP|Registers|CurrentState[27][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][22]~feeder\, Mips|DP|Registers|CurrentState[23][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][22]\, Mips|DP|Registers|CurrentState[23][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][22]~feeder\, Mips|DP|Registers|CurrentState[19][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][22]\, Mips|DP|Registers|CurrentState[19][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~7\, Mips|DP|Registers|Mux41~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~8\, Mips|DP|Registers|Mux41~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~9\, Mips|DP|Registers|Mux41~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux41~20\, Mips|DP|Registers|Mux41~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[22]\, Mips|DP|RegisterB|CurrentState[22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[25]\, Mips|DP|RegisterInstr|CurrentState[25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][10]\, Mips|DP|Registers|CurrentState[27][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][10]\, Mips|DP|Registers|CurrentState[31][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~8\, Mips|DP|Registers|Mux21~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][10]\, Mips|DP|Registers|CurrentState[26][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][10]~feeder\, Mips|DP|Registers|CurrentState[18][10]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][10]\, Mips|DP|Registers|CurrentState[18][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~0\, Mips|DP|Registers|Mux21~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][10]\, Mips|DP|Registers|CurrentState[22][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~1\, Mips|DP|Registers|Mux21~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~9\, Mips|DP|Registers|Mux21~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][10]\, Mips|DP|Registers|CurrentState[9][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~10\, Mips|DP|Registers|Mux21~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][10]\, Mips|DP|Registers|CurrentState[11][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~11\, Mips|DP|Registers|Mux21~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][10]\, Mips|DP|Registers|CurrentState[1][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][10]\, Mips|DP|Registers|CurrentState[0][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~14\, Mips|DP|Registers|Mux21~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][10]\, Mips|DP|Registers|CurrentState[2][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][10]\, Mips|DP|Registers|CurrentState[3][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~15\, Mips|DP|Registers|Mux21~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][10]\, Mips|DP|Registers|CurrentState[6][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][10]\, Mips|DP|Registers|CurrentState[4][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~12\, Mips|DP|Registers|Mux21~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][10]\, Mips|DP|Registers|CurrentState[7][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][10]\, Mips|DP|Registers|CurrentState[5][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~13\, Mips|DP|Registers|Mux21~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~16\, Mips|DP|Registers|Mux21~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][10]\, Mips|DP|Registers|CurrentState[13][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][10]\, Mips|DP|Registers|CurrentState[15][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~18\, Mips|DP|Registers|Mux21~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~19\, Mips|DP|Registers|Mux21~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux21~20\, Mips|DP|Registers|Mux21~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[10]\, Mips|DP|RegisterA|CurrentState[10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[10]~22\, Mips|DP|MuxA|Output[10]~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[10]~112\, Mips|DP|ArithmeticLogicUnit|Output[10]~112, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[10]~113\, Mips|DP|ArithmeticLogicUnit|Output[10]~113, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[10]~114\, Mips|DP|ArithmeticLogicUnit|Output[10]~114, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s~16\, Mips|DP|EnableRegPC_s~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s~18\, Mips|DP|EnableRegPC_s~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[21]~74\, Mips|DP|ArithmeticLogicUnit|Output[21]~74, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s~19\, Mips|DP|EnableRegPC_s~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[15]~66\, Mips|DP|ArithmeticLogicUnit|Output[15]~66, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[15]~127\, Mips|DP|ArithmeticLogicUnit|Output[15]~127, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s~8\, Mips|DP|EnableRegPC_s~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s~9\, Mips|DP|EnableRegPC_s~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s~13\, Mips|DP|EnableRegPC_s~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|EnableRegPC_s\, Mips|DP|EnableRegPC_s, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[11]\, Mips|DP|RegisterPC|CurrentState[11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][11]\, Mips|DP|Registers|CurrentState[7][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][11]~feeder\, Mips|DP|Registers|CurrentState[6][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][11]\, Mips|DP|Registers|CurrentState[6][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][11]\, Mips|DP|Registers|CurrentState[5][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][11]~feeder\, Mips|DP|Registers|CurrentState[4][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][11]\, Mips|DP|Registers|CurrentState[4][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~10\, Mips|DP|Registers|Mux20~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~11\, Mips|DP|Registers|Mux20~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][11]\, Mips|DP|Registers|CurrentState[9][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][11]\, Mips|DP|Registers|CurrentState[11][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~13\, Mips|DP|Registers|Mux20~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][11]\, Mips|DP|Registers|CurrentState[1][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][11]~feeder\, Mips|DP|Registers|CurrentState[3][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][11]\, Mips|DP|Registers|CurrentState[3][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][11]\, Mips|DP|Registers|CurrentState[2][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][11]\, Mips|DP|Registers|CurrentState[0][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~14\, Mips|DP|Registers|Mux20~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~15\, Mips|DP|Registers|Mux20~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~16\, Mips|DP|Registers|Mux20~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~19\, Mips|DP|Registers|Mux20~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][11]\, Mips|DP|Registers|CurrentState[17][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~0\, Mips|DP|Registers|Mux20~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][11]\, Mips|DP|Registers|CurrentState[29][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~1\, Mips|DP|Registers|Mux20~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][11]\, Mips|DP|Registers|CurrentState[18][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~2\, Mips|DP|Registers|Mux20~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][11]\, Mips|DP|Registers|CurrentState[26][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~3\, Mips|DP|Registers|Mux20~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][11]~feeder\, Mips|DP|Registers|CurrentState[28][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][11]\, Mips|DP|Registers|CurrentState[28][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][11]\, Mips|DP|Registers|CurrentState[24][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][11]\, Mips|DP|Registers|CurrentState[16][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][11]\, Mips|DP|Registers|CurrentState[20][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~4\, Mips|DP|Registers|Mux20~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~5\, Mips|DP|Registers|Mux20~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~6\, Mips|DP|Registers|Mux20~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][11]\, Mips|DP|Registers|CurrentState[31][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][11]\, Mips|DP|Registers|CurrentState[19][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~7\, Mips|DP|Registers|Mux20~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][11]\, Mips|DP|Registers|CurrentState[23][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~8\, Mips|DP|Registers|Mux20~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~9\, Mips|DP|Registers|Mux20~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux20~20\, Mips|DP|Registers|Mux20~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[11]\, Mips|DP|RegisterA|CurrentState[11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[11]~21\, Mips|DP|MuxA|Output[11]~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[11]~117\, Mips|DP|ArithmeticLogicUnit|Output[11]~117, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[11]~118\, Mips|DP|ArithmeticLogicUnit|Output[11]~118, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[11]~139\, Mips|DP|ArithmeticLogicUnit|Output[11]~139, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[11]\, Mips|DP|RegisterALU_s|CurrentState[11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[11]~21\, Mips|DP|MuxWriteData|Output[11]~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][11]~feeder\, Mips|DP|Registers|CurrentState[14][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][11]\, Mips|DP|Registers|CurrentState[14][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][11]\, Mips|DP|Registers|CurrentState[12][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~17\, Mips|DP|Registers|Mux52~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~18\, Mips|DP|Registers|Mux52~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~10\, Mips|DP|Registers|Mux52~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~11\, Mips|DP|Registers|Mux52~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~19\, Mips|DP|Registers|Mux52~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~7\, Mips|DP|Registers|Mux52~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~8\, Mips|DP|Registers|Mux52~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][11]\, Mips|DP|Registers|CurrentState[30][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][11]\, Mips|DP|Registers|CurrentState[22][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~2\, Mips|DP|Registers|Mux52~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~3\, Mips|DP|Registers|Mux52~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~4\, Mips|DP|Registers|Mux52~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~5\, Mips|DP|Registers|Mux52~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~6\, Mips|DP|Registers|Mux52~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~9\, Mips|DP|Registers|Mux52~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux52~20\, Mips|DP|Registers|Mux52~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[11]\, Mips|DP|RegisterB|CurrentState[11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[10]\, Mips|DP|RegisterMemoryData|CurrentState[10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[10]~22\, Mips|DP|MuxWriteData|Output[10]~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][10]\, Mips|DP|Registers|CurrentState[19][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~7\, Mips|DP|Registers|Mux53~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~8\, Mips|DP|Registers|Mux53~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][10]\, Mips|DP|Registers|CurrentState[30][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~1\, Mips|DP|Registers|Mux53~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][10]\, Mips|DP|Registers|CurrentState[24][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][10]\, Mips|DP|Registers|CurrentState[16][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~4\, Mips|DP|Registers|Mux53~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][10]~feeder\, Mips|DP|Registers|CurrentState[28][10]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][10]\, Mips|DP|Registers|CurrentState[28][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~5\, Mips|DP|Registers|Mux53~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][10]\, Mips|DP|Registers|CurrentState[17][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][10]\, Mips|DP|Registers|CurrentState[21][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~2\, Mips|DP|Registers|Mux53~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][10]\, Mips|DP|Registers|CurrentState[25][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][10]~feeder\, Mips|DP|Registers|CurrentState[29][10]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][10]\, Mips|DP|Registers|CurrentState[29][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~3\, Mips|DP|Registers|Mux53~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~6\, Mips|DP|Registers|Mux53~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~9\, Mips|DP|Registers|Mux53~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~15\, Mips|DP|Registers|Mux53~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~12\, Mips|DP|Registers|Mux53~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~13\, Mips|DP|Registers|Mux53~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~16\, Mips|DP|Registers|Mux53~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][10]\, Mips|DP|Registers|CurrentState[8][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~10\, Mips|DP|Registers|Mux53~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][10]\, Mips|DP|Registers|CurrentState[10][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~11\, Mips|DP|Registers|Mux53~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~19\, Mips|DP|Registers|Mux53~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux53~20\, Mips|DP|Registers|Mux53~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[10]\, Mips|DP|RegisterB|CurrentState[10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[9]\, Mips|DP|RegisterMemoryData|CurrentState[9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[9]~23\, Mips|DP|MuxWriteData|Output[9]~23, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][9]\, Mips|DP|Registers|CurrentState[23][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][9]\, Mips|DP|Registers|CurrentState[31][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][9]\, Mips|DP|Registers|CurrentState[27][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~7\, Mips|DP|Registers|Mux54~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~8\, Mips|DP|Registers|Mux54~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][9]\, Mips|DP|Registers|CurrentState[17][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][9]~feeder\, Mips|DP|Registers|CurrentState[25][9]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][9]\, Mips|DP|Registers|CurrentState[25][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~0\, Mips|DP|Registers|Mux54~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][9]~feeder\, Mips|DP|Registers|CurrentState[29][9]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][9]\, Mips|DP|Registers|CurrentState[29][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~1\, Mips|DP|Registers|Mux54~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][9]\, Mips|DP|Registers|CurrentState[28][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][9]\, Mips|DP|Registers|CurrentState[16][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][9]\, Mips|DP|Registers|CurrentState[20][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~4\, Mips|DP|Registers|Mux54~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][9]\, Mips|DP|Registers|CurrentState[24][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~5\, Mips|DP|Registers|Mux54~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][9]\, Mips|DP|Registers|CurrentState[26][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][9]\, Mips|DP|Registers|CurrentState[30][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][9]\, Mips|DP|Registers|CurrentState[18][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~2\, Mips|DP|Registers|Mux54~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~3\, Mips|DP|Registers|Mux54~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~6\, Mips|DP|Registers|Mux54~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~9\, Mips|DP|Registers|Mux54~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux54~20\, Mips|DP|Registers|Mux54~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[9]\, Mips|DP|RegisterB|CurrentState[9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[11]\, Mips|DP|RegisterInstr|CurrentState[11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteRegister|Output[0]~0\, Mips|DP|MuxWriteRegister|Output[0]~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~8\, Mips|DP|Registers|Equal0~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~9\, Mips|DP|Registers|Equal0~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][21]\, Mips|DP|Registers|CurrentState[25][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][21]\, Mips|DP|Registers|CurrentState[17][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~0\, Mips|DP|Registers|Mux42~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~1\, Mips|DP|Registers|Mux42~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][21]\, Mips|DP|Registers|CurrentState[26][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][21]~feeder\, Mips|DP|Registers|CurrentState[30][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][21]\, Mips|DP|Registers|CurrentState[30][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~3\, Mips|DP|Registers|Mux42~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~4\, Mips|DP|Registers|Mux42~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~5\, Mips|DP|Registers|Mux42~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~6\, Mips|DP|Registers|Mux42~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~9\, Mips|DP|Registers|Mux42~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~17\, Mips|DP|Registers|Mux42~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~18\, Mips|DP|Registers|Mux42~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][21]\, Mips|DP|Registers|CurrentState[5][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~10\, Mips|DP|Registers|Mux42~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][21]~feeder\, Mips|DP|Registers|CurrentState[6][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][21]\, Mips|DP|Registers|CurrentState[6][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~11\, Mips|DP|Registers|Mux42~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~19\, Mips|DP|Registers|Mux42~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux42~20\, Mips|DP|Registers|Mux42~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[21]\, Mips|DP|RegisterB|CurrentState[21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[21]\, Mips|DP|RegisterInstr|CurrentState[21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][5]\, Mips|DP|Registers|CurrentState[5][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][5]\, Mips|DP|Registers|CurrentState[4][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~10\, Mips|DP|Registers|Mux26~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][5]\, Mips|DP|Registers|CurrentState[7][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][5]\, Mips|DP|Registers|CurrentState[6][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~11\, Mips|DP|Registers|Mux26~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][5]\, Mips|DP|Registers|CurrentState[9][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][5]\, Mips|DP|Registers|CurrentState[11][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~13\, Mips|DP|Registers|Mux26~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~16\, Mips|DP|Registers|Mux26~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~19\, Mips|DP|Registers|Mux26~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][5]\, Mips|DP|Registers|CurrentState[17][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~0\, Mips|DP|Registers|Mux26~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][5]\, Mips|DP|Registers|CurrentState[21][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~1\, Mips|DP|Registers|Mux26~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][5]\, Mips|DP|Registers|CurrentState[23][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~7\, Mips|DP|Registers|Mux26~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~8\, Mips|DP|Registers|Mux26~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][5]\, Mips|DP|Registers|CurrentState[16][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~4\, Mips|DP|Registers|Mux26~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][5]~feeder\, Mips|DP|Registers|CurrentState[24][5]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][5]\, Mips|DP|Registers|CurrentState[24][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~5\, Mips|DP|Registers|Mux26~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][5]~feeder\, Mips|DP|Registers|CurrentState[26][5]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][5]\, Mips|DP|Registers|CurrentState[26][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][5]\, Mips|DP|Registers|CurrentState[30][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~3\, Mips|DP|Registers|Mux26~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~6\, Mips|DP|Registers|Mux26~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~9\, Mips|DP|Registers|Mux26~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux26~20\, Mips|DP|Registers|Mux26~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[5]\, Mips|DP|RegisterA|CurrentState[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[5]~27\, Mips|DP|MuxA|Output[5]~27, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[5]~85\, Mips|DP|ArithmeticLogicUnit|Output[5]~85, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[5]~86\, Mips|DP|ArithmeticLogicUnit|Output[5]~86, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[5]~135\, Mips|DP|ArithmeticLogicUnit|Output[5]~135, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[5]\, Mips|DP|RegisterALU_s|CurrentState[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[5]~27\, Mips|DP|MuxWriteData|Output[5]~27, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][5]\, Mips|DP|Registers|CurrentState[19][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~7\, Mips|DP|Registers|Mux58~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][5]\, Mips|DP|Registers|CurrentState[31][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~8\, Mips|DP|Registers|Mux58~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][5]~feeder\, Mips|DP|Registers|CurrentState[29][5]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][5]\, Mips|DP|Registers|CurrentState[29][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][5]\, Mips|DP|Registers|CurrentState[25][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~0\, Mips|DP|Registers|Mux58~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~1\, Mips|DP|Registers|Mux58~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~9\, Mips|DP|Registers|Mux58~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][5]\, Mips|DP|Registers|CurrentState[14][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][5]\, Mips|DP|Registers|CurrentState[15][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][5]\, Mips|DP|Registers|CurrentState[12][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~17\, Mips|DP|Registers|Mux58~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~18\, Mips|DP|Registers|Mux58~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][5]\, Mips|DP|Registers|CurrentState[0][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~14\, Mips|DP|Registers|Mux58~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][5]\, Mips|DP|Registers|CurrentState[3][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][5]\, Mips|DP|Registers|CurrentState[1][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~15\, Mips|DP|Registers|Mux58~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][5]\, Mips|DP|Registers|CurrentState[10][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][5]\, Mips|DP|Registers|CurrentState[8][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~12\, Mips|DP|Registers|Mux58~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~13\, Mips|DP|Registers|Mux58~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~16\, Mips|DP|Registers|Mux58~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~10\, Mips|DP|Registers|Mux58~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~11\, Mips|DP|Registers|Mux58~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~19\, Mips|DP|Registers|Mux58~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux58~20\, Mips|DP|Registers|Mux58~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[5]\, Mips|DP|RegisterB|CurrentState[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[4]\, Mips|DP|RegisterMemoryData|CurrentState[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][4]\, Mips|DP|Registers|CurrentState[30][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][4]\, Mips|DP|Registers|CurrentState[22][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][4]\, Mips|DP|Registers|CurrentState[18][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][4]~feeder\, Mips|DP|Registers|CurrentState[26][4]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][4]\, Mips|DP|Registers|CurrentState[26][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~0\, Mips|DP|Registers|Mux27~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~1\, Mips|DP|Registers|Mux27~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][4]\, Mips|DP|Registers|CurrentState[29][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][4]\, Mips|DP|Registers|CurrentState[25][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~3\, Mips|DP|Registers|Mux27~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~6\, Mips|DP|Registers|Mux27~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~9\, Mips|DP|Registers|Mux27~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][4]\, Mips|DP|Registers|CurrentState[10][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][4]\, Mips|DP|Registers|CurrentState[9][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][4]\, Mips|DP|Registers|CurrentState[8][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~10\, Mips|DP|Registers|Mux27~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~11\, Mips|DP|Registers|Mux27~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][4]\, Mips|DP|Registers|CurrentState[15][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][4]~feeder\, Mips|DP|Registers|CurrentState[12][4]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][4]\, Mips|DP|Registers|CurrentState[12][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][4]\, Mips|DP|Registers|CurrentState[14][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~17\, Mips|DP|Registers|Mux27~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~18\, Mips|DP|Registers|Mux27~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][4]\, Mips|DP|Registers|CurrentState[1][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][4]\, Mips|DP|Registers|CurrentState[0][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~14\, Mips|DP|Registers|Mux27~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][4]\, Mips|DP|Registers|CurrentState[3][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][4]\, Mips|DP|Registers|CurrentState[2][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~15\, Mips|DP|Registers|Mux27~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][4]\, Mips|DP|Registers|CurrentState[5][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][4]\, Mips|DP|Registers|CurrentState[4][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][4]\, Mips|DP|Registers|CurrentState[6][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~12\, Mips|DP|Registers|Mux27~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~13\, Mips|DP|Registers|Mux27~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~16\, Mips|DP|Registers|Mux27~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~19\, Mips|DP|Registers|Mux27~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux27~20\, Mips|DP|Registers|Mux27~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[4]\, Mips|DP|RegisterA|CurrentState[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[4]~28\, Mips|DP|MuxA|Output[4]~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[4]~97\, Mips|DP|ArithmeticLogicUnit|Output[4]~97, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[4]~98\, Mips|DP|ArithmeticLogicUnit|Output[4]~98, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[4]~143\, Mips|DP|ArithmeticLogicUnit|Output[4]~143, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[4]\, Mips|DP|RegisterALU_s|CurrentState[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[4]~28\, Mips|DP|MuxWriteData|Output[4]~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][4]\, Mips|DP|Registers|CurrentState[20][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][4]\, Mips|DP|Registers|CurrentState[28][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~5\, Mips|DP|Registers|Mux59~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][4]~feeder\, Mips|DP|Registers|CurrentState[21][4]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][4]\, Mips|DP|Registers|CurrentState[21][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][4]\, Mips|DP|Registers|CurrentState[17][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~2\, Mips|DP|Registers|Mux59~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~3\, Mips|DP|Registers|Mux59~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~6\, Mips|DP|Registers|Mux59~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~1\, Mips|DP|Registers|Mux59~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~9\, Mips|DP|Registers|Mux59~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~10\, Mips|DP|Registers|Mux59~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~11\, Mips|DP|Registers|Mux59~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~12\, Mips|DP|Registers|Mux59~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][4]\, Mips|DP|Registers|CurrentState[7][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~13\, Mips|DP|Registers|Mux59~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~16\, Mips|DP|Registers|Mux59~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~19\, Mips|DP|Registers|Mux59~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux59~20\, Mips|DP|Registers|Mux59~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[4]\, Mips|DP|RegisterB|CurrentState[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[12]\, Mips|DP|RegisterInstr|CurrentState[12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteRegister|Output[1]~1\, Mips|DP|MuxWriteRegister|Output[1]~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~22\, Mips|DP|Registers|Equal0~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~35\, Mips|DP|Registers|Equal0~35, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[7][3]\, Mips|DP|Registers|CurrentState[7][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~13\, Mips|DP|Registers|Mux60~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~16\, Mips|DP|Registers|Mux60~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~18\, Mips|DP|Registers|Mux60~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~19\, Mips|DP|Registers|Mux60~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux60~20\, Mips|DP|Registers|Mux60~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[3]\, Mips|DP|RegisterB|CurrentState[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[2]\, Mips|DP|RegisterMemoryData|CurrentState[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[2]~30\, Mips|DP|MuxWriteData|Output[2]~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][2]~feeder\, Mips|DP|Registers|CurrentState[26][2]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][2]\, Mips|DP|Registers|CurrentState[26][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][2]\, Mips|DP|Registers|CurrentState[30][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][2]\, Mips|DP|Registers|CurrentState[22][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][2]\, Mips|DP|Registers|CurrentState[18][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~2\, Mips|DP|Registers|Mux61~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~3\, Mips|DP|Registers|Mux61~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][2]\, Mips|DP|Registers|CurrentState[24][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][2]\, Mips|DP|Registers|CurrentState[28][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~5\, Mips|DP|Registers|Mux61~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~6\, Mips|DP|Registers|Mux61~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][2]\, Mips|DP|Registers|CurrentState[23][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][2]\, Mips|DP|Registers|CurrentState[31][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][2]\, Mips|DP|Registers|CurrentState[27][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][2]\, Mips|DP|Registers|CurrentState[19][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~7\, Mips|DP|Registers|Mux61~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~8\, Mips|DP|Registers|Mux61~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][2]~feeder\, Mips|DP|Registers|CurrentState[21][2]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][2]\, Mips|DP|Registers|CurrentState[21][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][2]\, Mips|DP|Registers|CurrentState[29][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~1\, Mips|DP|Registers|Mux61~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~9\, Mips|DP|Registers|Mux61~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux61~20\, Mips|DP|Registers|Mux61~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[2]\, Mips|DP|RegisterB|CurrentState[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[13]\, Mips|DP|RegisterInstr|CurrentState[13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteRegister|Output[2]~2\, Mips|DP|MuxWriteRegister|Output[2]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|EscReg~0\, Mips|CB|EscReg~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~20\, Mips|DP|Registers|Equal0~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Equal0~30\, Mips|DP|Registers|Equal0~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][20]\, Mips|DP|Registers|CurrentState[11][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][20]\, Mips|DP|Registers|CurrentState[10][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~11\, Mips|DP|Registers|Mux43~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][20]\, Mips|DP|Registers|CurrentState[13][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][20]\, Mips|DP|Registers|CurrentState[15][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][20]\, Mips|DP|Registers|CurrentState[12][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~17\, Mips|DP|Registers|Mux43~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~18\, Mips|DP|Registers|Mux43~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~19\, Mips|DP|Registers|Mux43~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux43~20\, Mips|DP|Registers|Mux43~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[20]\, Mips|DP|RegisterB|CurrentState[20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[19]\, Mips|DP|RegisterMemoryData|CurrentState[19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[19]~13\, Mips|DP|MuxWriteData|Output[19]~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][19]\, Mips|DP|Registers|CurrentState[24][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~5\, Mips|DP|Registers|Mux44~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~2\, Mips|DP|Registers|Mux44~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~3\, Mips|DP|Registers|Mux44~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~6\, Mips|DP|Registers|Mux44~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][19]\, Mips|DP|Registers|CurrentState[19][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~7\, Mips|DP|Registers|Mux44~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][19]\, Mips|DP|Registers|CurrentState[31][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~8\, Mips|DP|Registers|Mux44~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][19]~feeder\, Mips|DP|Registers|CurrentState[17][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][19]\, Mips|DP|Registers|CurrentState[17][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~0\, Mips|DP|Registers|Mux44~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~1\, Mips|DP|Registers|Mux44~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~9\, Mips|DP|Registers|Mux44~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][19]~feeder\, Mips|DP|Registers|CurrentState[6][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][19]\, Mips|DP|Registers|CurrentState[6][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][19]\, Mips|DP|Registers|CurrentState[5][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~10\, Mips|DP|Registers|Mux44~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~11\, Mips|DP|Registers|Mux44~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~14\, Mips|DP|Registers|Mux44~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~15\, Mips|DP|Registers|Mux44~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~16\, Mips|DP|Registers|Mux44~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~19\, Mips|DP|Registers|Mux44~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux44~20\, Mips|DP|Registers|Mux44~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[19]\, Mips|DP|RegisterB|CurrentState[19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[16]\, Mips|DP|RegisterInstr|CurrentState[16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[18]~55\, Mips|DP|MuxALU_s|Output[18]~55, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[18]~56\, Mips|DP|MuxALU_s|Output[18]~56, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[18]\, Mips|DP|RegisterPC|CurrentState[18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[18]~14\, Mips|DP|MuxA|Output[18]~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[18]~75\, Mips|DP|ArithmeticLogicUnit|Output[18]~75, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[18]~76\, Mips|DP|ArithmeticLogicUnit|Output[18]~76, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[18]~130\, Mips|DP|ArithmeticLogicUnit|Output[18]~130, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[18]\, Mips|DP|RegisterALU_s|CurrentState[18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[18]~14\, Mips|DP|MuxWriteData|Output[18]~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][18]\, Mips|DP|Registers|CurrentState[30][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][18]~feeder\, Mips|DP|Registers|CurrentState[18][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][18]\, Mips|DP|Registers|CurrentState[18][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][18]\, Mips|DP|Registers|CurrentState[26][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~0\, Mips|DP|Registers|Mux45~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][18]\, Mips|DP|Registers|CurrentState[22][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~1\, Mips|DP|Registers|Mux45~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][18]~feeder\, Mips|DP|Registers|CurrentState[27][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][18]\, Mips|DP|Registers|CurrentState[27][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][18]~feeder\, Mips|DP|Registers|CurrentState[31][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][18]\, Mips|DP|Registers|CurrentState[31][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][18]~feeder\, Mips|DP|Registers|CurrentState[19][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][18]\, Mips|DP|Registers|CurrentState[19][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][18]~feeder\, Mips|DP|Registers|CurrentState[23][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][18]\, Mips|DP|Registers|CurrentState[23][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~7\, Mips|DP|Registers|Mux45~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~8\, Mips|DP|Registers|Mux45~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[29][18]\, Mips|DP|Registers|CurrentState[29][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[17][18]\, Mips|DP|Registers|CurrentState[17][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][18]\, Mips|DP|Registers|CurrentState[21][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~2\, Mips|DP|Registers|Mux45~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[25][18]\, Mips|DP|Registers|CurrentState[25][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~3\, Mips|DP|Registers|Mux45~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~6\, Mips|DP|Registers|Mux45~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~9\, Mips|DP|Registers|Mux45~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][18]~feeder\, Mips|DP|Registers|CurrentState[3][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][18]\, Mips|DP|Registers|CurrentState[3][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][18]~feeder\, Mips|DP|Registers|CurrentState[2][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][18]\, Mips|DP|Registers|CurrentState[2][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~15\, Mips|DP|Registers|Mux45~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~16\, Mips|DP|Registers|Mux45~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][18]\, Mips|DP|Registers|CurrentState[15][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][18]\, Mips|DP|Registers|CurrentState[13][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~18\, Mips|DP|Registers|Mux45~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~19\, Mips|DP|Registers|Mux45~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux45~20\, Mips|DP|Registers|Mux45~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[18]\, Mips|DP|RegisterB|CurrentState[18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[17]\, Mips|DP|RegisterMemoryData|CurrentState[17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[17]~15\, Mips|DP|MuxWriteData|Output[17]~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][17]~feeder\, Mips|DP|Registers|CurrentState[27][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][17]\, Mips|DP|Registers|CurrentState[27][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][17]\, Mips|DP|Registers|CurrentState[19][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~7\, Mips|DP|Registers|Mux46~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][17]\, Mips|DP|Registers|CurrentState[31][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][17]\, Mips|DP|Registers|CurrentState[23][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~8\, Mips|DP|Registers|Mux46~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][17]\, Mips|DP|Registers|CurrentState[22][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][17]\, Mips|DP|Registers|CurrentState[18][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~2\, Mips|DP|Registers|Mux46~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~3\, Mips|DP|Registers|Mux46~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][17]\, Mips|DP|Registers|CurrentState[28][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][17]\, Mips|DP|Registers|CurrentState[24][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][17]\, Mips|DP|Registers|CurrentState[20][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][17]\, Mips|DP|Registers|CurrentState[16][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~4\, Mips|DP|Registers|Mux46~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~5\, Mips|DP|Registers|Mux46~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~6\, Mips|DP|Registers|Mux46~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~9\, Mips|DP|Registers|Mux46~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][17]\, Mips|DP|Registers|CurrentState[4][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][17]\, Mips|DP|Registers|CurrentState[5][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~10\, Mips|DP|Registers|Mux46~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~11\, Mips|DP|Registers|Mux46~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][17]~feeder\, Mips|DP|Registers|CurrentState[14][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][17]\, Mips|DP|Registers|CurrentState[14][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][17]~feeder\, Mips|DP|Registers|CurrentState[15][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][17]\, Mips|DP|Registers|CurrentState[15][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][17]\, Mips|DP|Registers|CurrentState[12][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~17\, Mips|DP|Registers|Mux46~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~18\, Mips|DP|Registers|Mux46~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~12\, Mips|DP|Registers|Mux46~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~13\, Mips|DP|Registers|Mux46~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][17]\, Mips|DP|Registers|CurrentState[3][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~14\, Mips|DP|Registers|Mux46~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~15\, Mips|DP|Registers|Mux46~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~16\, Mips|DP|Registers|Mux46~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~19\, Mips|DP|Registers|Mux46~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux46~20\, Mips|DP|Registers|Mux46~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[17]\, Mips|DP|RegisterB|CurrentState[17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[18]\, Mips|DP|RegisterInstr|CurrentState[18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][1]~feeder\, Mips|DP|Registers|CurrentState[3][1]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][1]\, Mips|DP|Registers|CurrentState[3][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][1]~feeder\, Mips|DP|Registers|CurrentState[2][1]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][1]\, Mips|DP|Registers|CurrentState[2][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~14\, Mips|DP|Registers|Mux62~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~15\, Mips|DP|Registers|Mux62~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~12\, Mips|DP|Registers|Mux62~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~13\, Mips|DP|Registers|Mux62~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~16\, Mips|DP|Registers|Mux62~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][1]\, Mips|DP|Registers|CurrentState[13][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][1]\, Mips|DP|Registers|CurrentState[12][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~17\, Mips|DP|Registers|Mux62~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][1]\, Mips|DP|Registers|CurrentState[14][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][1]\, Mips|DP|Registers|CurrentState[15][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~18\, Mips|DP|Registers|Mux62~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~19\, Mips|DP|Registers|Mux62~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[16][1]\, Mips|DP|Registers|CurrentState[16][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][1]\, Mips|DP|Registers|CurrentState[20][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~4\, Mips|DP|Registers|Mux62~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][1]\, Mips|DP|Registers|CurrentState[24][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~5\, Mips|DP|Registers|Mux62~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[30][1]\, Mips|DP|Registers|CurrentState[30][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][1]\, Mips|DP|Registers|CurrentState[26][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][1]~feeder\, Mips|DP|Registers|CurrentState[22][1]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[22][1]\, Mips|DP|Registers|CurrentState[22][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][1]\, Mips|DP|Registers|CurrentState[18][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~2\, Mips|DP|Registers|Mux62~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~3\, Mips|DP|Registers|Mux62~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~6\, Mips|DP|Registers|Mux62~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~1\, Mips|DP|Registers|Mux62~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~9\, Mips|DP|Registers|Mux62~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux62~20\, Mips|DP|Registers|Mux62~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[1]\, Mips|DP|RegisterB|CurrentState[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[7]\, Mips|DP|RegisterInstr|CurrentState[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[9]~33\, Mips|DP|MuxB|Output[9]~33, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][9]~feeder\, Mips|DP|Registers|CurrentState[5][9]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][9]\, Mips|DP|Registers|CurrentState[5][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][9]\, Mips|DP|Registers|CurrentState[4][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~10\, Mips|DP|Registers|Mux22~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[6][9]\, Mips|DP|Registers|CurrentState[6][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~11\, Mips|DP|Registers|Mux22~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][9]\, Mips|DP|Registers|CurrentState[14][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][9]\, Mips|DP|Registers|CurrentState[15][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~18\, Mips|DP|Registers|Mux22~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][9]~feeder\, Mips|DP|Registers|CurrentState[1][9]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][9]\, Mips|DP|Registers|CurrentState[1][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][9]\, Mips|DP|Registers|CurrentState[0][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][9]\, Mips|DP|Registers|CurrentState[2][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~14\, Mips|DP|Registers|Mux22~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~15\, Mips|DP|Registers|Mux22~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][9]\, Mips|DP|Registers|CurrentState[9][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][9]\, Mips|DP|Registers|CurrentState[10][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][9]\, Mips|DP|Registers|CurrentState[8][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~12\, Mips|DP|Registers|Mux22~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~13\, Mips|DP|Registers|Mux22~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~16\, Mips|DP|Registers|Mux22~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~19\, Mips|DP|Registers|Mux22~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][9]\, Mips|DP|Registers|CurrentState[21][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~1\, Mips|DP|Registers|Mux22~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~5\, Mips|DP|Registers|Mux22~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~3\, Mips|DP|Registers|Mux22~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~6\, Mips|DP|Registers|Mux22~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~9\, Mips|DP|Registers|Mux22~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux22~20\, Mips|DP|Registers|Mux22~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[9]\, Mips|DP|RegisterA|CurrentState[9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[9]~23\, Mips|DP|MuxA|Output[9]~23, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[9]~110\, Mips|DP|ArithmeticLogicUnit|Output[9]~110, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[9]~111\, Mips|DP|ArithmeticLogicUnit|Output[9]~111, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[9]~138\, Mips|DP|ArithmeticLogicUnit|Output[9]~138, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[9]\, Mips|DP|RegisterALU_s|CurrentState[9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[9]~17\, Mips|DP|MuxALU_s|Output[9]~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[9]~18\, Mips|DP|MuxALU_s|Output[9]~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[9]\, Mips|DP|RegisterPC|CurrentState[9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxPC|Output[9]~7\, Mips|DP|MuxPC|Output[9]~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[8]\, Mips|DP|RegisterInstr|CurrentState[8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[8]~34\, Mips|DP|MuxB|Output[8]~34, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[8]~35\, Mips|DP|MuxB|Output[8]~35, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[8]~108\, Mips|DP|ArithmeticLogicUnit|Output[8]~108, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[8]~109\, Mips|DP|ArithmeticLogicUnit|Output[8]~109, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[8]~137\, Mips|DP|ArithmeticLogicUnit|Output[8]~137, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[8]\, Mips|DP|RegisterALU_s|CurrentState[8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxPC|Output[8]~6\, Mips|DP|MuxPC|Output[8]~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[5]\, Mips|DP|RegisterInstr|CurrentState[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[7]~37\, Mips|DP|MuxB|Output[7]~37, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[7]~107\, Mips|DP|ArithmeticLogicUnit|Output[7]~107, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[7]~136\, Mips|DP|ArithmeticLogicUnit|Output[7]~136, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[7]\, Mips|DP|RegisterALU_s|CurrentState[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxPC|Output[7]~5\, Mips|DP|MuxPC|Output[7]~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[28]~feeder\, Mips|DP|RegisterInstr|CurrentState[28]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[28]\, Mips|DP|RegisterInstr|CurrentState[28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|NextState.S8~0\, Mips|CB|NextState.S8~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|CurrentState.S8\, Mips|CB|CurrentState.S8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[13]~60\, Mips|DP|ArithmeticLogicUnit|Output[13]~60, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ALUControl|Operation[2]~2\, Mips|DP|ALUControl|Operation[2]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ALUControl|Operation[0]~0\, Mips|DP|ALUControl|Operation[0]~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[13]~61\, Mips|DP|ArithmeticLogicUnit|Output[13]~61, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[6]~103\, Mips|DP|ArithmeticLogicUnit|Output[6]~103, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[6]~104\, Mips|DP|ArithmeticLogicUnit|Output[6]~104, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[6]~105\, Mips|DP|ArithmeticLogicUnit|Output[6]~105, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[6]\, Mips|DP|RegisterALU_s|CurrentState[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[6]~11\, Mips|DP|MuxALU_s|Output[6]~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[6]~12\, Mips|DP|MuxALU_s|Output[6]~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[6]\, Mips|DP|RegisterPC|CurrentState[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxPC|Output[6]~4\, Mips|DP|MuxPC|Output[6]~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[26]\, Mips|DP|RegisterInstr|CurrentState[26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|Equal1~0\, Mips|CB|Equal1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|Selector4~0\, Mips|CB|Selector4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|CurrentState.S5\, Mips|CB|CurrentState.S5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[5]~9\, Mips|DP|MuxALU_s|Output[5]~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[5]~10\, Mips|DP|MuxALU_s|Output[5]~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[5]\, Mips|DP|RegisterPC|CurrentState[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxPC|Output[5]~3\, Mips|DP|MuxPC|Output[5]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[27]\, Mips|DP|RegisterInstr|CurrentState[27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|NextState.S9~3\, Mips|CB|NextState.S9~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|Equal1~1\, Mips|CB|Equal1~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|NextState~10\, Mips|CB|NextState~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|NextState.S9~2\, Mips|CB|NextState.S9~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|CurrentState.S9\, Mips|CB|CurrentState.S9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[4]~7\, Mips|DP|MuxALU_s|Output[4]~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[4]~8\, Mips|DP|MuxALU_s|Output[4]~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[4]\, Mips|DP|RegisterPC|CurrentState[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxPC|Output[4]~2\, Mips|DP|MuxPC|Output[4]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[30]\, Mips|DP|RegisterInstr|CurrentState[30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|Equal0~0\, Mips|CB|Equal0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|NextState.S6~0\, Mips|CB|NextState.S6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|CurrentState.S6\, Mips|CB|CurrentState.S6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[3]~44\, Mips|DP|MuxB|Output[3]~44, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[3]~45\, Mips|DP|MuxB|Output[3]~45, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[3]~123\, Mips|DP|ArithmeticLogicUnit|Output[3]~123, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[3]~124\, Mips|DP|ArithmeticLogicUnit|Output[3]~124, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[3]~142\, Mips|DP|ArithmeticLogicUnit|Output[3]~142, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[3]\, Mips|DP|RegisterALU_s|CurrentState[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxPC|Output[3]~1\, Mips|DP|MuxPC|Output[3]~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[3]\, Mips|DP|RegisterInstr|CurrentState[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ALUControl|Operation[1]~1\, Mips|DP|ALUControl|Operation[1]~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[2]~4\, Mips|DP|MuxALU_s|Output[2]~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[2]\, Mips|DP|RegisterPC|CurrentState[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[2]~30\, Mips|DP|MuxA|Output[2]~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[2]~95\, Mips|DP|ArithmeticLogicUnit|Output[2]~95, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[2]~96\, Mips|DP|ArithmeticLogicUnit|Output[2]~96, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[2]~141\, Mips|DP|ArithmeticLogicUnit|Output[2]~141, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[2]\, Mips|DP|RegisterALU_s|CurrentState[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxPC|Output[2]~0\, Mips|DP|MuxPC|Output[2]~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[20]~feeder\, Mips|DP|RegisterInstr|CurrentState[20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[20]\, Mips|DP|RegisterInstr|CurrentState[20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][16]\, Mips|DP|Registers|CurrentState[21][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~2\, Mips|DP|Registers|Mux47~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~3\, Mips|DP|Registers|Mux47~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[24][16]\, Mips|DP|Registers|CurrentState[24][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~4\, Mips|DP|Registers|Mux47~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[28][16]\, Mips|DP|Registers|CurrentState[28][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~5\, Mips|DP|Registers|Mux47~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~6\, Mips|DP|Registers|Mux47~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][16]~feeder\, Mips|DP|Registers|CurrentState[18][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[18][16]\, Mips|DP|Registers|CurrentState[18][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][16]\, Mips|DP|Registers|CurrentState[26][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~0\, Mips|DP|Registers|Mux47~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~1\, Mips|DP|Registers|Mux47~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~7\, Mips|DP|Registers|Mux47~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~8\, Mips|DP|Registers|Mux47~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~9\, Mips|DP|Registers|Mux47~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~13\, Mips|DP|Registers|Mux47~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[3][16]\, Mips|DP|Registers|CurrentState[3][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][16]~feeder\, Mips|DP|Registers|CurrentState[0][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][16]\, Mips|DP|Registers|CurrentState[0][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~14\, Mips|DP|Registers|Mux47~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~15\, Mips|DP|Registers|Mux47~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~16\, Mips|DP|Registers|Mux47~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][16]\, Mips|DP|Registers|CurrentState[12][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][16]\, Mips|DP|Registers|CurrentState[14][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~17\, Mips|DP|Registers|Mux47~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~18\, Mips|DP|Registers|Mux47~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~19\, Mips|DP|Registers|Mux47~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux47~20\, Mips|DP|Registers|Mux47~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[16]\, Mips|DP|RegisterB|CurrentState[16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterInstr|CurrentState[29]\, Mips|DP|RegisterInstr|CurrentState[29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|Selector2~0\, Mips|CB|Selector2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|CurrentState.S3\, Mips|CB|CurrentState.S3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|CurrentState.S4\, Mips|CB|CurrentState.S4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[0]\, Mips|DP|RegisterMemoryData|CurrentState[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxWriteData|Output[0]~0\, Mips|DP|MuxWriteData|Output[0]~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][0]~feeder\, Mips|DP|Registers|CurrentState[27][0]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][0]\, Mips|DP|Registers|CurrentState[27][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~7\, Mips|DP|Registers|Mux63~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~8\, Mips|DP|Registers|Mux63~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][0]\, Mips|DP|Registers|CurrentState[21][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~2\, Mips|DP|Registers|Mux63~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~3\, Mips|DP|Registers|Mux63~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~5\, Mips|DP|Registers|Mux63~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~6\, Mips|DP|Registers|Mux63~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~9\, Mips|DP|Registers|Mux63~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[13][0]\, Mips|DP|Registers|CurrentState[13][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][0]\, Mips|DP|Registers|CurrentState[15][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[12][0]\, Mips|DP|Registers|CurrentState[12][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~17\, Mips|DP|Registers|Mux63~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~18\, Mips|DP|Registers|Mux63~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][0]\, Mips|DP|Registers|CurrentState[0][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~14\, Mips|DP|Registers|Mux63~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[2][0]\, Mips|DP|Registers|CurrentState[2][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~15\, Mips|DP|Registers|Mux63~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][0]~feeder\, Mips|DP|Registers|CurrentState[4][0]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[4][0]\, Mips|DP|Registers|CurrentState[4][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~12\, Mips|DP|Registers|Mux63~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][0]\, Mips|DP|Registers|CurrentState[5][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~13\, Mips|DP|Registers|Mux63~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~16\, Mips|DP|Registers|Mux63~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[9][0]\, Mips|DP|Registers|CurrentState[9][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~10\, Mips|DP|Registers|Mux63~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][0]\, Mips|DP|Registers|CurrentState[10][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~11\, Mips|DP|Registers|Mux63~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~19\, Mips|DP|Registers|Mux63~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux63~20\, Mips|DP|Registers|Mux63~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterB|CurrentState[0]\, Mips|DP|RegisterB|CurrentState[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[0]~2\, Mips|DP|MuxB|Output[0]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[0]~56\, Mips|DP|ArithmeticLogicUnit|Output[0]~56, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[26]~8\, Mips|DP|MuxB|Output[26]~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[24]~10\, Mips|DP|MuxB|Output[24]~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[17]~17\, Mips|DP|MuxB|Output[17]~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[15]\, Mips|DP|RegisterALU_s|CurrentState[15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[15]~29\, Mips|DP|MuxALU_s|Output[15]~29, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[15]~30\, Mips|DP|MuxALU_s|Output[15]~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[15]\, Mips|DP|RegisterPC|CurrentState[15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~4\, Mips|DP|Registers|Mux16~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~5\, Mips|DP|Registers|Mux16~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~3\, Mips|DP|Registers|Mux16~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~6\, Mips|DP|Registers|Mux16~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][15]~feeder\, Mips|DP|Registers|CurrentState[23][15]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[23][15]\, Mips|DP|Registers|CurrentState[23][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[31][15]\, Mips|DP|Registers|CurrentState[31][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[19][15]\, Mips|DP|Registers|CurrentState[19][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[27][15]\, Mips|DP|Registers|CurrentState[27][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~7\, Mips|DP|Registers|Mux16~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~8\, Mips|DP|Registers|Mux16~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~9\, Mips|DP|Registers|Mux16~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][15]~feeder\, Mips|DP|Registers|CurrentState[5][15]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[5][15]\, Mips|DP|Registers|CurrentState[5][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~10\, Mips|DP|Registers|Mux16~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~11\, Mips|DP|Registers|Mux16~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][15]~feeder\, Mips|DP|Registers|CurrentState[11][15]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[11][15]\, Mips|DP|Registers|CurrentState[11][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[10][15]\, Mips|DP|Registers|CurrentState[10][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[8][15]\, Mips|DP|Registers|CurrentState[8][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~12\, Mips|DP|Registers|Mux16~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~13\, Mips|DP|Registers|Mux16~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[0][15]\, Mips|DP|Registers|CurrentState[0][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~14\, Mips|DP|Registers|Mux16~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][15]~feeder\, Mips|DP|Registers|CurrentState[1][15]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[1][15]\, Mips|DP|Registers|CurrentState[1][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~15\, Mips|DP|Registers|Mux16~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~16\, Mips|DP|Registers|Mux16~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~19\, Mips|DP|Registers|Mux16~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux16~20\, Mips|DP|Registers|Mux16~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[15]\, Mips|DP|RegisterA|CurrentState[15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[15]~17\, Mips|DP|MuxA|Output[15]~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[13]~25\, Mips|DP|MuxALU_s|Output[13]~25, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[13]~26\, Mips|DP|MuxALU_s|Output[13]~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[13]\, Mips|DP|RegisterPC|CurrentState[13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[21][13]\, Mips|DP|Registers|CurrentState[21][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~0\, Mips|DP|Registers|Mux18~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~1\, Mips|DP|Registers|Mux18~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[26][13]\, Mips|DP|Registers|CurrentState[26][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~2\, Mips|DP|Registers|Mux18~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~3\, Mips|DP|Registers|Mux18~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][13]~feeder\, Mips|DP|Registers|CurrentState[20][13]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[20][13]\, Mips|DP|Registers|CurrentState[20][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~4\, Mips|DP|Registers|Mux18~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~5\, Mips|DP|Registers|Mux18~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~6\, Mips|DP|Registers|Mux18~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~9\, Mips|DP|Registers|Mux18~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~14\, Mips|DP|Registers|Mux18~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~15\, Mips|DP|Registers|Mux18~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~16\, Mips|DP|Registers|Mux18~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[14][13]\, Mips|DP|Registers|CurrentState[14][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|CurrentState[15][13]\, Mips|DP|Registers|CurrentState[15][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~18\, Mips|DP|Registers|Mux18~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~19\, Mips|DP|Registers|Mux18~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|Registers|Mux18~20\, Mips|DP|Registers|Mux18~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterA|CurrentState[13]\, Mips|DP|RegisterA|CurrentState[13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxA|Output[13]~19\, Mips|DP|MuxA|Output[13]~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxB|Output[10]~31\, Mips|DP|MuxB|Output[10]~31, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~1\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~3\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~5\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~7\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~9\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~11\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~13\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~15\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~17\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~19\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~21\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~23\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~23, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~25\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~25, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~27\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~27, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~29\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~29, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~31\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~31, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~33\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~33, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~35\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~35, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~37\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~37, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~39\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~39, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~41\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~41, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~43\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~43, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~45\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~45, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~47\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~47, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~49\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~49, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~51\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~51, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~53\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~53, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~55\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~55, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~57\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~57, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~59\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~59, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~61\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~61, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~62\, Mips|DP|ArithmeticLogicUnit|AndOrSlt|LessThan0~62, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|ArithmeticLogicUnit|Output[0]~59\, Mips|DP|ArithmeticLogicUnit|Output[0]~59, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterALU_s|CurrentState[0]\, Mips|DP|RegisterALU_s|CurrentState[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|MuxALU_s|Output[0]~1\, Mips|DP|MuxALU_s|Output[0]~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterPC|CurrentState[0]\, Mips|DP|RegisterPC|CurrentState[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \H0|Mux6~0\, H0|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H0|Mux5~0\, H0|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H0|Mux4~0\, H0|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H0|Mux3~0\, H0|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H0|Mux2~0\, H0|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H0|Mux1~0\, H0|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H0|Mux0~0\, H0|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H1|Mux6~0\, H1|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H1|Mux5~0\, H1|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H1|Mux4~0\, H1|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H1|Mux3~0\, H1|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H1|Mux2~0\, H1|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H1|Mux1~0\, H1|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H1|Mux0~0\, H1|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H2|Mux6~0\, H2|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H2|Mux5~0\, H2|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H2|Mux4~0\, H2|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H2|Mux3~0\, H2|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H2|Mux2~0\, H2|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H2|Mux1~0\, H2|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H2|Mux0~0\, H2|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H3|Mux6~0\, H3|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H3|Mux5~0\, H3|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H3|Mux4~0\, H3|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H3|Mux3~0\, H3|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H3|Mux2~0\, H3|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H3|Mux1~0\, H3|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H3|Mux0~0\, H3|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H4|Mux6~0\, H4|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H4|Mux5~0\, H4|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H4|Mux4~0\, H4|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H4|Mux3~0\, H4|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H4|Mux2~0\, H4|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H4|Mux1~0\, H4|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H4|Mux0~0\, H4|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[7]\, Mips|DP|RegisterMemoryData|CurrentState[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|DP|RegisterMemoryData|CurrentState[6]\, Mips|DP|RegisterMemoryData|CurrentState[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \H5|Mux6~0\, H5|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H5|Mux5~0\, H5|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H5|Mux4~0\, H5|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H5|Mux3~0\, H5|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H5|Mux2~0\, H5|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H5|Mux1~0\, H5|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H5|Mux0~0\, H5|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|WideOr8\, Mips|CB|WideOr8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|WideOr7~0\, Mips|CB|WideOr7~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|WideOr6\, Mips|CB|WideOr6, MipsMulticicloDE2Wrapper, 1
instance = comp, \H6|Mux6~0\, H6|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H6|Mux5~0\, H6|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H6|Mux4~0\, H6|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H6|Mux3~0\, H6|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H6|Mux2~0\, H6|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H6|Mux1~0\, H6|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H6|Mux0~0\, H6|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[1]~I\, SW[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[4]~I\, SW[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[2]~I\, SW[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~4\, LEDR~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[0]~I\, SW[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[3]~I\, SW[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[5]~I\, SW[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~0\, LEDR~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~3\, LEDR~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~5\, LEDR~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~6\, LEDR~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~1\, LEDR~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~7\, LEDR~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~8\, LEDR~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~9\, LEDR~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~10\, LEDR~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~12\, LEDR~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~13\, LEDR~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~14\, LEDR~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~16\, LEDR~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~17\, LEDR~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~18\, LEDR~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~19\, LEDR~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~20\, LEDR~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~21\, LEDR~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~23\, LEDR~23, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~24\, LEDR~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~15\, LEDR~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~25\, LEDR~25, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~26\, LEDR~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~27\, LEDR~27, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~28\, LEDR~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~29\, LEDR~29, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~30\, LEDR~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~31\, LEDR~31, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~32\, LEDR~32, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~33\, LEDR~33, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~34\, LEDR~34, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~35\, LEDR~35, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~36\, LEDR~36, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~37\, LEDR~37, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~38\, LEDR~38, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~39\, LEDR~39, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~40\, LEDR~40, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~41\, LEDR~41, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~42\, LEDR~42, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~43\, LEDR~43, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~44\, LEDR~44, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~45\, LEDR~45, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~46\, LEDR~46, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~47\, LEDR~47, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|LerMem\, Mips|CB|LerMem, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~48\, LEDR~48, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~49\, LEDR~49, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~50\, LEDR~50, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|CB|IouD\, Mips|CB|IouD, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~51\, LEDR~51, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~52\, LEDR~52, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~54\, LEDR~54, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~55\, LEDR~55, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~56\, LEDR~56, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~57\, LEDR~57, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~58\, LEDR~58, MipsMulticicloDE2Wrapper, 1
instance = comp, \KEY[2]~I\, KEY[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \KEY[3]~I\, KEY[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[6]~I\, SW[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[7]~I\, SW[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX0[0]~I\, HEX0[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX0[1]~I\, HEX0[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX0[2]~I\, HEX0[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX0[3]~I\, HEX0[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX0[4]~I\, HEX0[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX0[5]~I\, HEX0[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX0[6]~I\, HEX0[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX1[0]~I\, HEX1[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX1[1]~I\, HEX1[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX1[2]~I\, HEX1[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX1[3]~I\, HEX1[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX1[4]~I\, HEX1[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX1[5]~I\, HEX1[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX1[6]~I\, HEX1[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX2[0]~I\, HEX2[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX2[1]~I\, HEX2[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX2[2]~I\, HEX2[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX2[3]~I\, HEX2[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX2[4]~I\, HEX2[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX2[5]~I\, HEX2[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX2[6]~I\, HEX2[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX3[0]~I\, HEX3[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX3[1]~I\, HEX3[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX3[2]~I\, HEX3[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX3[3]~I\, HEX3[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX3[4]~I\, HEX3[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX3[5]~I\, HEX3[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX3[6]~I\, HEX3[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX4[0]~I\, HEX4[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX4[1]~I\, HEX4[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX4[2]~I\, HEX4[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX4[3]~I\, HEX4[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX4[4]~I\, HEX4[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX4[5]~I\, HEX4[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX4[6]~I\, HEX4[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX5[0]~I\, HEX5[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX5[1]~I\, HEX5[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX5[2]~I\, HEX5[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX5[3]~I\, HEX5[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX5[4]~I\, HEX5[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX5[5]~I\, HEX5[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX5[6]~I\, HEX5[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX6[0]~I\, HEX6[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX6[1]~I\, HEX6[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX6[2]~I\, HEX6[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX6[3]~I\, HEX6[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX6[4]~I\, HEX6[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX6[5]~I\, HEX6[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX6[6]~I\, HEX6[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX7[0]~I\, HEX7[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX7[1]~I\, HEX7[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX7[2]~I\, HEX7[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX7[3]~I\, HEX7[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX7[4]~I\, HEX7[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX7[5]~I\, HEX7[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX7[6]~I\, HEX7[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[0]~I\, LEDR[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[1]~I\, LEDR[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[2]~I\, LEDR[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[3]~I\, LEDR[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[4]~I\, LEDR[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[5]~I\, LEDR[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[6]~I\, LEDR[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[7]~I\, LEDR[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[8]~I\, LEDR[8], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[9]~I\, LEDR[9], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[10]~I\, LEDR[10], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[11]~I\, LEDR[11], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[12]~I\, LEDR[12], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[13]~I\, LEDR[13], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[14]~I\, LEDR[14], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[15]~I\, LEDR[15], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDG[0]~I\, LEDG[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDG[1]~I\, LEDG[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDG[2]~I\, LEDG[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDG[3]~I\, LEDG[3], MipsMulticicloDE2Wrapper, 1
>>>>>>> 184c011879789cdc46197d0cb5debcd938b4ad33
