////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version : 1.12
//  \   \         Application : Virtex-6 FPGA GTX Transceiver Wizard
//  /   /         Filename : Gem_firefly_top.v
// /___/   /\
// \   \  /  \
//  \___\/\___\
//
//
// Module Gem_firefly_top
// Generated by Xilinx Virtex-6 FPGA GTX Transceiver Wizard
//
//
// (c) Copyright 2009-2011 Xilinx, Inc. All rights reserved.
//
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
//
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.


`timescale 1ns / 1ps
`define DLY #1


//***********************************Entity Declaration************************

module GEM_TOP #
  (
    parameter EXAMPLE_CONFIG_INDEPENDENT_LANES          =   1,   //configuration for frame gen and check
    parameter EXAMPLE_LANE_WITH_START_CHAR              =   0,    // specifies lane with unique start frame char
    parameter EXAMPLE_WORDS_IN_BRAM                     =   512,  // specifies amount of data in BRAM
    parameter EXAMPLE_SIM_GTXRESET_SPEEDUP              =   1,    // simulation setting for GTX SecureIP model
    parameter EXAMPLE_USE_CHIPSCOPE                     =   1     // Set to 1 to use Chipscope to drive resets
  )
  (
    input wire  Q1_CLK1_MGTREFCLK_PAD_N_IN,
    input wire  Q1_CLK1_MGTREFCLK_PAD_P_IN,
    input wire  GTXTXRESET_IN,
    input wire  GTXRXRESET_IN,
    output wire TRACK_DATA_OUT,
    input  wire [11:0]  RXN_IN,
    input  wire [11:0]  RXP_IN,
    output wire [11:0]  TXN_OUT,
    output wire [11:0]  TXP_OUT
  );


  //************************** Register Declarations ****************************

  reg     [84:0]  ila_in_r;

  reg             gtx0_txresetdone_r;
  reg             gtx0_txresetdone_r2;
  // * max_fanout = 1 *
  reg             gtx0_rxresetdone_i_r;
  reg             gtx0_rxresetdone_r;
  reg             gtx0_rxresetdone_r2;
  reg             gtx0_rxresetdone_r3;
  reg             gtx1_txresetdone_r;
  reg             gtx1_txresetdone_r2;
  // * max_fanout = 1 *
  reg             gtx1_rxresetdone_i_r;
  reg             gtx1_rxresetdone_r;
  reg             gtx1_rxresetdone_r2;
  reg             gtx1_rxresetdone_r3;
  reg             gtx2_txresetdone_r;
  reg             gtx2_txresetdone_r2;
  // * max_fanout = 1 *
  reg             gtx2_rxresetdone_i_r;
  reg             gtx2_rxresetdone_r;
  reg             gtx2_rxresetdone_r2;
  reg             gtx2_rxresetdone_r3;
  reg             gtx3_txresetdone_r;
  reg             gtx3_txresetdone_r2;
  // * max_fanout = 1 *
  reg             gtx3_rxresetdone_i_r;
  reg             gtx3_rxresetdone_r;
  reg             gtx3_rxresetdone_r2;
  reg             gtx3_rxresetdone_r3;
  reg             gtx4_txresetdone_r;
  reg             gtx4_txresetdone_r2;
  // * max_fanout = 1 *
  reg             gtx4_rxresetdone_i_r;
  reg             gtx4_rxresetdone_r;
  reg             gtx4_rxresetdone_r2;
  reg             gtx4_rxresetdone_r3;
  reg             gtx5_txresetdone_r;
  reg             gtx5_txresetdone_r2;
  // * max_fanout = 1 *
  reg             gtx5_rxresetdone_i_r;
  reg             gtx5_rxresetdone_r;
  reg             gtx5_rxresetdone_r2;
  reg             gtx5_rxresetdone_r3;
  reg             gtx6_txresetdone_r;
  reg             gtx6_txresetdone_r2;
  // * max_fanout = 1 *
  reg             gtx6_rxresetdone_i_r;
  reg             gtx6_rxresetdone_r;
  reg             gtx6_rxresetdone_r2;
  reg             gtx6_rxresetdone_r3;
  reg             gtx7_txresetdone_r;
  reg             gtx7_txresetdone_r2;
  // * max_fanout = 1 *
  reg             gtx7_rxresetdone_i_r;
  reg             gtx7_rxresetdone_r;
  reg             gtx7_rxresetdone_r2;
  reg             gtx7_rxresetdone_r3;
  reg             gtx8_txresetdone_r;
  reg             gtx8_txresetdone_r2;
  // * max_fanout = 1 *
  reg             gtx8_rxresetdone_i_r;
  reg             gtx8_rxresetdone_r;
  reg             gtx8_rxresetdone_r2;
  reg             gtx8_rxresetdone_r3;
  reg             gtx9_txresetdone_r;
  reg             gtx9_txresetdone_r2;
  // * max_fanout = 1 *
  reg             gtx9_rxresetdone_i_r;
  reg             gtx9_rxresetdone_r;
  reg             gtx9_rxresetdone_r2;
  reg             gtx9_rxresetdone_r3;
  reg             gtx10_txresetdone_r;
  reg             gtx10_txresetdone_r2;
  // * max_fanout = 1 *
  reg             gtx10_rxresetdone_i_r;
  reg             gtx10_rxresetdone_r;
  reg             gtx10_rxresetdone_r2;
  reg             gtx10_rxresetdone_r3;
  reg             gtx11_txresetdone_r;
  reg             gtx11_txresetdone_r2;
  // * max_fanout = 1 *
  reg             gtx11_rxresetdone_i_r;
  reg             gtx11_rxresetdone_r;
  reg             gtx11_rxresetdone_r2;
  reg             gtx11_rxresetdone_r3;
  //------------------------ MGT Wrapper Wires ------------------------------
  //________________________________________________________________________
  //________________________________________________________________________
  //GTX0   (X0Y0)

  //---------------------- Loopback and Powerdown Ports ----------------------
  wire    [2:0]   gtx0_loopback_i;
  //------------- Receive Ports - Comma Detection and Alignment --------------
  wire            gtx0_rxcommadet_i;
  wire            gtx0_rxslide_i;
  //--------------------- Receive Ports - PRBS Detection ---------------------
  wire            gtx0_prbscntreset_i;
  wire    [2:0]   gtx0_rxenprbstst_i;
  wire            gtx0_rxprbserr_i;
  //----------------- Receive Ports - RX Data Path interface -----------------
  wire    [19:0]  gtx0_rxdata_i;
  //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
  wire    [2:0]   gtx0_rxeqmix_i;
  //---------------------- Receive Ports - RX PLL Ports ----------------------
  wire            gtx0_gtxrxreset_i;
  wire            gtx0_pllrxreset_i;
  wire            gtx0_rxplllkdet_i;
  wire            gtx0_rxresetdone_i;
  //---------------- Transmit Ports - TX Data Path interface -----------------
  wire    [19:0]  gtx0_txdata_i;
  wire            gtx0_txoutclk_i;
  //-------------- Transmit Ports - TX Driver and OOB signaling --------------
  wire    [3:0]   gtx0_txdiffctrl_i;
  wire    [4:0]   gtx0_txpostemphasis_i;
  //------------- Transmit Ports - TX Driver and OOB signalling --------------
  wire    [3:0]   gtx0_txpreemphasis_i;
  //--------------------- Transmit Ports - TX PLL Ports ----------------------
  wire            gtx0_gtxtxreset_i;
  wire            gtx0_plltxreset_i;
  wire            gtx0_txplllkdet_i;
  wire            gtx0_txresetdone_i;
  //------------------- Transmit Ports - TX PRBS Generator -------------------
  wire    [2:0]   gtx0_txenprbstst_i;
  wire            gtx0_txprbsforceerr_i;


  //________________________________________________________________________
  //________________________________________________________________________
  //GTX1   (X0Y1)

  //---------------------- Loopback and Powerdown Ports ----------------------
  wire    [2:0]   gtx1_loopback_i;
  //------------- Receive Ports - Comma Detection and Alignment --------------
  wire            gtx1_rxcommadet_i;
  wire            gtx1_rxslide_i;
  //--------------------- Receive Ports - PRBS Detection ---------------------
  wire            gtx1_prbscntreset_i;
  wire    [2:0]   gtx1_rxenprbstst_i;
  wire            gtx1_rxprbserr_i;
  //----------------- Receive Ports - RX Data Path interface -----------------
  wire    [19:0]  gtx1_rxdata_i;
  //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
  wire    [2:0]   gtx1_rxeqmix_i;
  //---------------------- Receive Ports - RX PLL Ports ----------------------
  wire            gtx1_gtxrxreset_i;
  wire            gtx1_pllrxreset_i;
  wire            gtx1_rxplllkdet_i;
  wire            gtx1_rxresetdone_i;
  //---------------- Transmit Ports - TX Data Path interface -----------------
  wire    [19:0]  gtx1_txdata_i;
  wire            gtx1_txoutclk_i;
  //-------------- Transmit Ports - TX Driver and OOB signaling --------------
  wire    [3:0]   gtx1_txdiffctrl_i;
  wire    [4:0]   gtx1_txpostemphasis_i;
  //------------- Transmit Ports - TX Driver and OOB signalling --------------
  wire    [3:0]   gtx1_txpreemphasis_i;
  //--------------------- Transmit Ports - TX PLL Ports ----------------------
  wire            gtx1_gtxtxreset_i;
  wire            gtx1_plltxreset_i;
  wire            gtx1_txplllkdet_i;
  wire            gtx1_txresetdone_i;
  //------------------- Transmit Ports - TX PRBS Generator -------------------
  wire    [2:0]   gtx1_txenprbstst_i;
  wire            gtx1_txprbsforceerr_i;


  //________________________________________________________________________
  //________________________________________________________________________
  //GTX2   (X0Y2)

  //---------------------- Loopback and Powerdown Ports ----------------------
  wire    [2:0]   gtx2_loopback_i;
  //------------- Receive Ports - Comma Detection and Alignment --------------
  wire            gtx2_rxcommadet_i;
  wire            gtx2_rxslide_i;
  //--------------------- Receive Ports - PRBS Detection ---------------------
  wire            gtx2_prbscntreset_i;
  wire    [2:0]   gtx2_rxenprbstst_i;
  wire            gtx2_rxprbserr_i;
  //----------------- Receive Ports - RX Data Path interface -----------------
  wire    [19:0]  gtx2_rxdata_i;
  //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
  wire    [2:0]   gtx2_rxeqmix_i;
  //---------------------- Receive Ports - RX PLL Ports ----------------------
  wire            gtx2_gtxrxreset_i;
  wire            gtx2_pllrxreset_i;
  wire            gtx2_rxplllkdet_i;
  wire            gtx2_rxresetdone_i;
  //---------------- Transmit Ports - TX Data Path interface -----------------
  wire    [19:0]  gtx2_txdata_i;
  wire            gtx2_txoutclk_i;
  //-------------- Transmit Ports - TX Driver and OOB signaling --------------
  wire    [3:0]   gtx2_txdiffctrl_i;
  wire    [4:0]   gtx2_txpostemphasis_i;
  //------------- Transmit Ports - TX Driver and OOB signalling --------------
  wire    [3:0]   gtx2_txpreemphasis_i;
  //--------------------- Transmit Ports - TX PLL Ports ----------------------
  wire            gtx2_gtxtxreset_i;
  wire            gtx2_plltxreset_i;
  wire            gtx2_txplllkdet_i;
  wire            gtx2_txresetdone_i;
  //------------------- Transmit Ports - TX PRBS Generator -------------------
  wire    [2:0]   gtx2_txenprbstst_i;
  wire            gtx2_txprbsforceerr_i;


  //________________________________________________________________________
  //________________________________________________________________________
  //GTX3   (X0Y3)

  //---------------------- Loopback and Powerdown Ports ----------------------
  wire    [2:0]   gtx3_loopback_i;
  //------------- Receive Ports - Comma Detection and Alignment --------------
  wire            gtx3_rxcommadet_i;
  wire            gtx3_rxslide_i;
  //--------------------- Receive Ports - PRBS Detection ---------------------
  wire            gtx3_prbscntreset_i;
  wire    [2:0]   gtx3_rxenprbstst_i;
  wire            gtx3_rxprbserr_i;
  //----------------- Receive Ports - RX Data Path interface -----------------
  wire    [19:0]  gtx3_rxdata_i;
  //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
  wire    [2:0]   gtx3_rxeqmix_i;
  //---------------------- Receive Ports - RX PLL Ports ----------------------
  wire            gtx3_gtxrxreset_i;
  wire            gtx3_pllrxreset_i;
  wire            gtx3_rxplllkdet_i;
  wire            gtx3_rxresetdone_i;
  //---------------- Transmit Ports - TX Data Path interface -----------------
  wire    [19:0]  gtx3_txdata_i;
  wire            gtx3_txoutclk_i;
  //-------------- Transmit Ports - TX Driver and OOB signaling --------------
  wire    [3:0]   gtx3_txdiffctrl_i;
  wire    [4:0]   gtx3_txpostemphasis_i;
  //------------- Transmit Ports - TX Driver and OOB signalling --------------
  wire    [3:0]   gtx3_txpreemphasis_i;
  //--------------------- Transmit Ports - TX PLL Ports ----------------------
  wire            gtx3_gtxtxreset_i;
  wire            gtx3_plltxreset_i;
  wire            gtx3_txplllkdet_i;
  wire            gtx3_txresetdone_i;
  //------------------- Transmit Ports - TX PRBS Generator -------------------
  wire    [2:0]   gtx3_txenprbstst_i;
  wire            gtx3_txprbsforceerr_i;


  //________________________________________________________________________
  //________________________________________________________________________
  //GTX4   (X0Y4)

  //---------------------- Loopback and Powerdown Ports ----------------------
  wire    [2:0]   gtx4_loopback_i;
  //------------- Receive Ports - Comma Detection and Alignment --------------
  wire            gtx4_rxcommadet_i;
  wire            gtx4_rxslide_i;
  //--------------------- Receive Ports - PRBS Detection ---------------------
  wire            gtx4_prbscntreset_i;
  wire    [2:0]   gtx4_rxenprbstst_i;
  wire            gtx4_rxprbserr_i;
  //----------------- Receive Ports - RX Data Path interface -----------------
  wire    [19:0]  gtx4_rxdata_i;
  //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
  wire    [2:0]   gtx4_rxeqmix_i;
  //---------------------- Receive Ports - RX PLL Ports ----------------------
  wire            gtx4_gtxrxreset_i;
  wire            gtx4_pllrxreset_i;
  wire            gtx4_rxplllkdet_i;
  wire            gtx4_rxresetdone_i;
  //---------------- Transmit Ports - TX Data Path interface -----------------
  wire    [19:0]  gtx4_txdata_i;
  wire            gtx4_txoutclk_i;
  //-------------- Transmit Ports - TX Driver and OOB signaling --------------
  wire    [3:0]   gtx4_txdiffctrl_i;
  wire    [4:0]   gtx4_txpostemphasis_i;
  //------------- Transmit Ports - TX Driver and OOB signalling --------------
  wire    [3:0]   gtx4_txpreemphasis_i;
  //--------------------- Transmit Ports - TX PLL Ports ----------------------
  wire            gtx4_gtxtxreset_i;
  wire            gtx4_plltxreset_i;
  wire            gtx4_txplllkdet_i;
  wire            gtx4_txresetdone_i;
  //------------------- Transmit Ports - TX PRBS Generator -------------------
  wire    [2:0]   gtx4_txenprbstst_i;
  wire            gtx4_txprbsforceerr_i;


  //________________________________________________________________________
  //________________________________________________________________________
  //GTX5   (X0Y5)

  //---------------------- Loopback and Powerdown Ports ----------------------
  wire    [2:0]   gtx5_loopback_i;
  //------------- Receive Ports - Comma Detection and Alignment --------------
  wire            gtx5_rxcommadet_i;
  wire            gtx5_rxslide_i;
  //--------------------- Receive Ports - PRBS Detection ---------------------
  wire            gtx5_prbscntreset_i;
  wire    [2:0]   gtx5_rxenprbstst_i;
  wire            gtx5_rxprbserr_i;
  //----------------- Receive Ports - RX Data Path interface -----------------
  wire    [19:0]  gtx5_rxdata_i;
  //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
  wire    [2:0]   gtx5_rxeqmix_i;
  //---------------------- Receive Ports - RX PLL Ports ----------------------
  wire            gtx5_gtxrxreset_i;
  wire            gtx5_pllrxreset_i;
  wire            gtx5_rxplllkdet_i;
  wire            gtx5_rxresetdone_i;
  //---------------- Transmit Ports - TX Data Path interface -----------------
  wire    [19:0]  gtx5_txdata_i;
  wire            gtx5_txoutclk_i;
  //-------------- Transmit Ports - TX Driver and OOB signaling --------------
  wire    [3:0]   gtx5_txdiffctrl_i;
  wire    [4:0]   gtx5_txpostemphasis_i;
  //------------- Transmit Ports - TX Driver and OOB signalling --------------
  wire    [3:0]   gtx5_txpreemphasis_i;
  //--------------------- Transmit Ports - TX PLL Ports ----------------------
  wire            gtx5_gtxtxreset_i;
  wire            gtx5_plltxreset_i;
  wire            gtx5_txplllkdet_i;
  wire            gtx5_txresetdone_i;
  //------------------- Transmit Ports - TX PRBS Generator -------------------
  wire    [2:0]   gtx5_txenprbstst_i;
  wire            gtx5_txprbsforceerr_i;


  //________________________________________________________________________
  //________________________________________________________________________
  //GTX6   (X0Y6)

  //---------------------- Loopback and Powerdown Ports ----------------------
  wire    [2:0]   gtx6_loopback_i;
  //------------- Receive Ports - Comma Detection and Alignment --------------
  wire            gtx6_rxcommadet_i;
  wire            gtx6_rxslide_i;
  //--------------------- Receive Ports - PRBS Detection ---------------------
  wire            gtx6_prbscntreset_i;
  wire    [2:0]   gtx6_rxenprbstst_i;
  wire            gtx6_rxprbserr_i;
  //----------------- Receive Ports - RX Data Path interface -----------------
  wire    [19:0]  gtx6_rxdata_i;
  //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
  wire    [2:0]   gtx6_rxeqmix_i;
  //---------------------- Receive Ports - RX PLL Ports ----------------------
  wire            gtx6_gtxrxreset_i;
  wire            gtx6_pllrxreset_i;
  wire            gtx6_rxplllkdet_i;
  wire            gtx6_rxresetdone_i;
  //---------------- Transmit Ports - TX Data Path interface -----------------
  wire    [19:0]  gtx6_txdata_i;
  wire            gtx6_txoutclk_i;
  //-------------- Transmit Ports - TX Driver and OOB signaling --------------
  wire    [3:0]   gtx6_txdiffctrl_i;
  wire    [4:0]   gtx6_txpostemphasis_i;
  //------------- Transmit Ports - TX Driver and OOB signalling --------------
  wire    [3:0]   gtx6_txpreemphasis_i;
  //--------------------- Transmit Ports - TX PLL Ports ----------------------
  wire            gtx6_gtxtxreset_i;
  wire            gtx6_plltxreset_i;
  wire            gtx6_txplllkdet_i;
  wire            gtx6_txresetdone_i;
  //------------------- Transmit Ports - TX PRBS Generator -------------------
  wire    [2:0]   gtx6_txenprbstst_i;
  wire            gtx6_txprbsforceerr_i;


  //________________________________________________________________________
  //________________________________________________________________________
  //GTX7   (X0Y7)

  //---------------------- Loopback and Powerdown Ports ----------------------
  wire    [2:0]   gtx7_loopback_i;
  //------------- Receive Ports - Comma Detection and Alignment --------------
  wire            gtx7_rxcommadet_i;
  wire            gtx7_rxslide_i;
  //--------------------- Receive Ports - PRBS Detection ---------------------
  wire            gtx7_prbscntreset_i;
  wire    [2:0]   gtx7_rxenprbstst_i;
  wire            gtx7_rxprbserr_i;
  //----------------- Receive Ports - RX Data Path interface -----------------
  wire    [19:0]  gtx7_rxdata_i;
  //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
  wire    [2:0]   gtx7_rxeqmix_i;
  //---------------------- Receive Ports - RX PLL Ports ----------------------
  wire            gtx7_gtxrxreset_i;
  wire            gtx7_pllrxreset_i;
  wire            gtx7_rxplllkdet_i;
  wire            gtx7_rxresetdone_i;
  //---------------- Transmit Ports - TX Data Path interface -----------------
  wire    [19:0]  gtx7_txdata_i;
  wire            gtx7_txoutclk_i;
  //-------------- Transmit Ports - TX Driver and OOB signaling --------------
  wire    [3:0]   gtx7_txdiffctrl_i;
  wire    [4:0]   gtx7_txpostemphasis_i;
  //------------- Transmit Ports - TX Driver and OOB signalling --------------
  wire    [3:0]   gtx7_txpreemphasis_i;
  //--------------------- Transmit Ports - TX PLL Ports ----------------------
  wire            gtx7_gtxtxreset_i;
  wire            gtx7_plltxreset_i;
  wire            gtx7_txplllkdet_i;
  wire            gtx7_txresetdone_i;
  //------------------- Transmit Ports - TX PRBS Generator -------------------
  wire    [2:0]   gtx7_txenprbstst_i;
  wire            gtx7_txprbsforceerr_i;


  //________________________________________________________________________
  //________________________________________________________________________
  //GTX8   (X0Y8)

  //---------------------- Loopback and Powerdown Ports ----------------------
  wire    [2:0]   gtx8_loopback_i;
  //------------- Receive Ports - Comma Detection and Alignment --------------
  wire            gtx8_rxcommadet_i;
  wire            gtx8_rxslide_i;
  //--------------------- Receive Ports - PRBS Detection ---------------------
  wire            gtx8_prbscntreset_i;
  wire    [2:0]   gtx8_rxenprbstst_i;
  wire            gtx8_rxprbserr_i;
  //----------------- Receive Ports - RX Data Path interface -----------------
  wire    [19:0]  gtx8_rxdata_i;
  //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
  wire    [2:0]   gtx8_rxeqmix_i;
  //---------------------- Receive Ports - RX PLL Ports ----------------------
  wire            gtx8_gtxrxreset_i;
  wire            gtx8_pllrxreset_i;
  wire            gtx8_rxplllkdet_i;
  wire            gtx8_rxresetdone_i;
  //---------------- Transmit Ports - TX Data Path interface -----------------
  wire    [19:0]  gtx8_txdata_i;
  wire            gtx8_txoutclk_i;
  //-------------- Transmit Ports - TX Driver and OOB signaling --------------
  wire    [3:0]   gtx8_txdiffctrl_i;
  wire    [4:0]   gtx8_txpostemphasis_i;
  //------------- Transmit Ports - TX Driver and OOB signalling --------------
  wire    [3:0]   gtx8_txpreemphasis_i;
  //--------------------- Transmit Ports - TX PLL Ports ----------------------
  wire            gtx8_gtxtxreset_i;
  wire            gtx8_plltxreset_i;
  wire            gtx8_txplllkdet_i;
  wire            gtx8_txresetdone_i;
  //------------------- Transmit Ports - TX PRBS Generator -------------------
  wire    [2:0]   gtx8_txenprbstst_i;
  wire            gtx8_txprbsforceerr_i;


  //________________________________________________________________________
  //________________________________________________________________________
  //GTX9   (X0Y9)

  //---------------------- Loopback and Powerdown Ports ----------------------
  wire    [2:0]   gtx9_loopback_i;
  //------------- Receive Ports - Comma Detection and Alignment --------------
  wire            gtx9_rxcommadet_i;
  wire            gtx9_rxslide_i;
  //--------------------- Receive Ports - PRBS Detection ---------------------
  wire            gtx9_prbscntreset_i;
  wire    [2:0]   gtx9_rxenprbstst_i;
  wire            gtx9_rxprbserr_i;
  //----------------- Receive Ports - RX Data Path interface -----------------
  wire    [19:0]  gtx9_rxdata_i;
  //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
  wire    [2:0]   gtx9_rxeqmix_i;
  //---------------------- Receive Ports - RX PLL Ports ----------------------
  wire            gtx9_gtxrxreset_i;
  wire            gtx9_pllrxreset_i;
  wire            gtx9_rxplllkdet_i;
  wire            gtx9_rxresetdone_i;
  //---------------- Transmit Ports - TX Data Path interface -----------------
  wire    [19:0]  gtx9_txdata_i;
  wire            gtx9_txoutclk_i;
  //-------------- Transmit Ports - TX Driver and OOB signaling --------------
  wire    [3:0]   gtx9_txdiffctrl_i;
  wire    [4:0]   gtx9_txpostemphasis_i;
  //------------- Transmit Ports - TX Driver and OOB signalling --------------
  wire    [3:0]   gtx9_txpreemphasis_i;
  //--------------------- Transmit Ports - TX PLL Ports ----------------------
  wire            gtx9_gtxtxreset_i;
  wire            gtx9_plltxreset_i;
  wire            gtx9_txplllkdet_i;
  wire            gtx9_txresetdone_i;
  //------------------- Transmit Ports - TX PRBS Generator -------------------
  wire    [2:0]   gtx9_txenprbstst_i;
  wire            gtx9_txprbsforceerr_i;


  //________________________________________________________________________
  //________________________________________________________________________
  //GTX10   (X0Y10)

  //---------------------- Loopback and Powerdown Ports ----------------------
  wire    [2:0]   gtx10_loopback_i;
  //------------- Receive Ports - Comma Detection and Alignment --------------
  wire            gtx10_rxcommadet_i;
  wire            gtx10_rxslide_i;
  //--------------------- Receive Ports - PRBS Detection ---------------------
  wire            gtx10_prbscntreset_i;
  wire    [2:0]   gtx10_rxenprbstst_i;
  wire            gtx10_rxprbserr_i;
  //----------------- Receive Ports - RX Data Path interface -----------------
  wire    [19:0]  gtx10_rxdata_i;
  //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
  wire    [2:0]   gtx10_rxeqmix_i;
  //---------------------- Receive Ports - RX PLL Ports ----------------------
  wire            gtx10_gtxrxreset_i;
  wire            gtx10_pllrxreset_i;
  wire            gtx10_rxplllkdet_i;
  wire            gtx10_rxresetdone_i;
  //---------------- Transmit Ports - TX Data Path interface -----------------
  wire    [19:0]  gtx10_txdata_i;
  wire            gtx10_txoutclk_i;
  //-------------- Transmit Ports - TX Driver and OOB signaling --------------
  wire    [3:0]   gtx10_txdiffctrl_i;
  wire    [4:0]   gtx10_txpostemphasis_i;
  //------------- Transmit Ports - TX Driver and OOB signalling --------------
  wire    [3:0]   gtx10_txpreemphasis_i;
  //--------------------- Transmit Ports - TX PLL Ports ----------------------
  wire            gtx10_gtxtxreset_i;
  wire            gtx10_plltxreset_i;
  wire            gtx10_txplllkdet_i;
  wire            gtx10_txresetdone_i;
  //------------------- Transmit Ports - TX PRBS Generator -------------------
  wire    [2:0]   gtx10_txenprbstst_i;
  wire            gtx10_txprbsforceerr_i;


  //________________________________________________________________________
  //________________________________________________________________________
  //GTX11   (X0Y11)

  //---------------------- Loopback and Powerdown Ports ----------------------
  wire    [2:0]   gtx11_loopback_i;
  //------------- Receive Ports - Comma Detection and Alignment --------------
  wire            gtx11_rxcommadet_i;
  wire            gtx11_rxslide_i;
  //--------------------- Receive Ports - PRBS Detection ---------------------
  wire            gtx11_prbscntreset_i;
  wire    [2:0]   gtx11_rxenprbstst_i;
  wire            gtx11_rxprbserr_i;
  //----------------- Receive Ports - RX Data Path interface -----------------
  wire    [19:0]  gtx11_rxdata_i;
  //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
  wire    [2:0]   gtx11_rxeqmix_i;
  //---------------------- Receive Ports - RX PLL Ports ----------------------
  wire            gtx11_gtxrxreset_i;
  wire            gtx11_pllrxreset_i;
  wire            gtx11_rxplllkdet_i;
  wire            gtx11_rxresetdone_i;
  //---------------- Transmit Ports - TX Data Path interface -----------------
  wire    [19:0]  gtx11_txdata_i;
  wire            gtx11_txoutclk_i;
  //-------------- Transmit Ports - TX Driver and OOB signaling --------------
  wire    [3:0]   gtx11_txdiffctrl_i;
  wire    [4:0]   gtx11_txpostemphasis_i;
  //------------- Transmit Ports - TX Driver and OOB signalling --------------
  wire    [3:0]   gtx11_txpreemphasis_i;
  //--------------------- Transmit Ports - TX PLL Ports ----------------------
  wire            gtx11_gtxtxreset_i;
  wire            gtx11_plltxreset_i;
  wire            gtx11_txplllkdet_i;
  wire            gtx11_txresetdone_i;
  //------------------- Transmit Ports - TX PRBS Generator -------------------
  wire    [2:0]   gtx11_txenprbstst_i;
  wire            gtx11_txprbsforceerr_i;




  //----------------------------- Global Signals -----------------------------
  wire            gtx0_tx_system_reset_c;
  wire            gtx0_rx_system_reset_c;
  wire            gtx1_tx_system_reset_c;
  wire            gtx1_rx_system_reset_c;
  wire            gtx2_tx_system_reset_c;
  wire            gtx2_rx_system_reset_c;
  wire            gtx3_tx_system_reset_c;
  wire            gtx3_rx_system_reset_c;
  wire            gtx4_tx_system_reset_c;
  wire            gtx4_rx_system_reset_c;
  wire            gtx5_tx_system_reset_c;
  wire            gtx5_rx_system_reset_c;
  wire            gtx6_tx_system_reset_c;
  wire            gtx6_rx_system_reset_c;
  wire            gtx7_tx_system_reset_c;
  wire            gtx7_rx_system_reset_c;
  wire            gtx8_tx_system_reset_c;
  wire            gtx8_rx_system_reset_c;
  wire            gtx9_tx_system_reset_c;
  wire            gtx9_rx_system_reset_c;
  wire            gtx10_tx_system_reset_c;
  wire            gtx10_rx_system_reset_c;
  wire            gtx11_tx_system_reset_c;
  wire            gtx11_rx_system_reset_c;
  wire            tied_to_ground_i;
  wire    [63:0]  tied_to_ground_vec_i;
  wire            tied_to_vcc_i;
  wire    [7:0]   tied_to_vcc_vec_i;
  wire            drp_clk_in_i;

  //--------------------------- User Clocks ---------------------------------
  wire            gtx0_txusrclk2_i;


  //--------------------------- Reference Clocks ----------------------------

  wire            q1_clk1_refclk_i;
  wire            q1_clk1_refclk_i_bufg;
  //--------------------- Frame check/gen Module Signals --------------------
  wire            gtx0_matchn_i;

  wire    [1:0]   gtx0_txcharisk_float_i;

  wire    [19:0]  gtx0_txdata_float_i;


  wire            gtx0_block_sync_i;
  wire            gtx0_track_data_i;
  wire    [7:0]   gtx0_error_count_i;
  wire            gtx0_frame_check_reset_i;
  wire            gtx0_inc_in_i;
  wire            gtx0_inc_out_i;
  wire    [19:0]  gtx0_unscrambled_data_i;

  wire            gtx1_matchn_i;

  wire    [1:0]   gtx1_txcharisk_float_i;

  wire    [19:0]  gtx1_txdata_float_i;


  wire            gtx1_block_sync_i;
  wire            gtx1_track_data_i;
  wire    [7:0]   gtx1_error_count_i;
  wire            gtx1_frame_check_reset_i;
  wire            gtx1_inc_in_i;
  wire            gtx1_inc_out_i;
  wire    [19:0]  gtx1_unscrambled_data_i;

  wire            gtx2_matchn_i;

  wire    [1:0]   gtx2_txcharisk_float_i;

  wire    [19:0]  gtx2_txdata_float_i;


  wire            gtx2_block_sync_i;
  wire            gtx2_track_data_i;
  wire    [7:0]   gtx2_error_count_i;
  wire            gtx2_frame_check_reset_i;
  wire            gtx2_inc_in_i;
  wire            gtx2_inc_out_i;
  wire    [19:0]  gtx2_unscrambled_data_i;

  wire            gtx3_matchn_i;

  wire    [1:0]   gtx3_txcharisk_float_i;

  wire    [19:0]  gtx3_txdata_float_i;


  wire            gtx3_block_sync_i;
  wire            gtx3_track_data_i;
  wire    [7:0]   gtx3_error_count_i;
  wire            gtx3_frame_check_reset_i;
  wire            gtx3_inc_in_i;
  wire            gtx3_inc_out_i;
  wire    [19:0]  gtx3_unscrambled_data_i;

  wire            gtx4_matchn_i;

  wire    [1:0]   gtx4_txcharisk_float_i;

  wire    [19:0]  gtx4_txdata_float_i;


  wire            gtx4_block_sync_i;
  wire            gtx4_track_data_i;
  wire    [7:0]   gtx4_error_count_i;
  wire            gtx4_frame_check_reset_i;
  wire            gtx4_inc_in_i;
  wire            gtx4_inc_out_i;
  wire    [19:0]  gtx4_unscrambled_data_i;

  wire            gtx5_matchn_i;

  wire    [1:0]   gtx5_txcharisk_float_i;

  wire    [19:0]  gtx5_txdata_float_i;


  wire            gtx5_block_sync_i;
  wire            gtx5_track_data_i;
  wire    [7:0]   gtx5_error_count_i;
  wire            gtx5_frame_check_reset_i;
  wire            gtx5_inc_in_i;
  wire            gtx5_inc_out_i;
  wire    [19:0]  gtx5_unscrambled_data_i;

  wire            gtx6_matchn_i;

  wire    [1:0]   gtx6_txcharisk_float_i;

  wire    [19:0]  gtx6_txdata_float_i;


  wire            gtx6_block_sync_i;
  wire            gtx6_track_data_i;
  wire    [7:0]   gtx6_error_count_i;
  wire            gtx6_frame_check_reset_i;
  wire            gtx6_inc_in_i;
  wire            gtx6_inc_out_i;
  wire    [19:0]  gtx6_unscrambled_data_i;

  wire            gtx7_matchn_i;

  wire    [1:0]   gtx7_txcharisk_float_i;

  wire    [19:0]  gtx7_txdata_float_i;


  wire            gtx7_block_sync_i;
  wire            gtx7_track_data_i;
  wire    [7:0]   gtx7_error_count_i;
  wire            gtx7_frame_check_reset_i;
  wire            gtx7_inc_in_i;
  wire            gtx7_inc_out_i;
  wire    [19:0]  gtx7_unscrambled_data_i;

  wire            gtx8_matchn_i;

  wire    [1:0]   gtx8_txcharisk_float_i;

  wire    [19:0]  gtx8_txdata_float_i;


  wire            gtx8_block_sync_i;
  wire            gtx8_track_data_i;
  wire    [7:0]   gtx8_error_count_i;
  wire            gtx8_frame_check_reset_i;
  wire            gtx8_inc_in_i;
  wire            gtx8_inc_out_i;
  wire    [19:0]  gtx8_unscrambled_data_i;

  wire            gtx9_matchn_i;

  wire    [1:0]   gtx9_txcharisk_float_i;

  wire    [19:0]  gtx9_txdata_float_i;


  wire            gtx9_block_sync_i;
  wire            gtx9_track_data_i;
  wire    [7:0]   gtx9_error_count_i;
  wire            gtx9_frame_check_reset_i;
  wire            gtx9_inc_in_i;
  wire            gtx9_inc_out_i;
  wire    [19:0]  gtx9_unscrambled_data_i;

  wire            gtx10_matchn_i;

  wire    [1:0]   gtx10_txcharisk_float_i;

  wire    [19:0]  gtx10_txdata_float_i;


  wire            gtx10_block_sync_i;
  wire            gtx10_track_data_i;
  wire    [7:0]   gtx10_error_count_i;
  wire            gtx10_frame_check_reset_i;
  wire            gtx10_inc_in_i;
  wire            gtx10_inc_out_i;
  wire    [19:0]  gtx10_unscrambled_data_i;

  wire            gtx11_matchn_i;

  wire    [1:0]   gtx11_txcharisk_float_i;

  wire    [19:0]  gtx11_txdata_float_i;


  wire            gtx11_block_sync_i;
  wire            gtx11_track_data_i;
  wire    [7:0]   gtx11_error_count_i;
  wire            gtx11_frame_check_reset_i;
  wire            gtx11_inc_in_i;
  wire            gtx11_inc_out_i;
  wire    [19:0]  gtx11_unscrambled_data_i;

  wire            reset_on_data_error_i;
  wire            track_data_out_i;


  //--------------------- Chipscope Signals ---------------------------------

  wire    [35:0]  tx_data_vio_control_i;
  wire    [35:0]  rx_data_vio_control_i;
  wire    [35:0]  shared_vio_control_i;
  wire    [35:0]  ila_control_i;
  wire    [31:0]  tx_data_vio_async_in_i;
  wire    [31:0]  tx_data_vio_sync_in_i;
  wire    [31:0]  tx_data_vio_async_out_i;
  wire    [31:0]  tx_data_vio_sync_out_i;
  wire    [31:0]  rx_data_vio_async_in_i;
  wire    [31:0]  rx_data_vio_sync_in_i;
  wire    [31:0]  rx_data_vio_async_out_i;
  wire    [31:0]  rx_data_vio_sync_out_i;
  wire    [31:0]  shared_vio_in_i;
  wire    [31:0]  shared_vio_out_i;
  wire    [84:0]  ila_in_i;

  wire    [31:0]  gtx0_tx_data_vio_async_in_i;
  wire    [31:0]  gtx0_tx_data_vio_sync_in_i;
  wire    [31:0]  gtx0_tx_data_vio_async_out_i;
  wire    [31:0]  gtx0_tx_data_vio_sync_out_i;
  wire    [31:0]  gtx0_rx_data_vio_async_in_i;
  wire    [31:0]  gtx0_rx_data_vio_sync_in_i;
  wire    [31:0]  gtx0_rx_data_vio_async_out_i;
  wire    [31:0]  gtx0_rx_data_vio_sync_out_i;
  wire    [84:0]  gtx0_ila_in_i;

  wire    [31:0]  gtx1_tx_data_vio_async_in_i;
  wire    [31:0]  gtx1_tx_data_vio_sync_in_i;
  wire    [31:0]  gtx1_tx_data_vio_async_out_i;
  wire    [31:0]  gtx1_tx_data_vio_sync_out_i;
  wire    [31:0]  gtx1_rx_data_vio_async_in_i;
  wire    [31:0]  gtx1_rx_data_vio_sync_in_i;
  wire    [31:0]  gtx1_rx_data_vio_async_out_i;
  wire    [31:0]  gtx1_rx_data_vio_sync_out_i;
  wire    [84:0]  gtx1_ila_in_i;

  wire    [31:0]  gtx2_tx_data_vio_async_in_i;
  wire    [31:0]  gtx2_tx_data_vio_sync_in_i;
  wire    [31:0]  gtx2_tx_data_vio_async_out_i;
  wire    [31:0]  gtx2_tx_data_vio_sync_out_i;
  wire    [31:0]  gtx2_rx_data_vio_async_in_i;
  wire    [31:0]  gtx2_rx_data_vio_sync_in_i;
  wire    [31:0]  gtx2_rx_data_vio_async_out_i;
  wire    [31:0]  gtx2_rx_data_vio_sync_out_i;
  wire    [84:0]  gtx2_ila_in_i;

  wire    [31:0]  gtx3_tx_data_vio_async_in_i;
  wire    [31:0]  gtx3_tx_data_vio_sync_in_i;
  wire    [31:0]  gtx3_tx_data_vio_async_out_i;
  wire    [31:0]  gtx3_tx_data_vio_sync_out_i;
  wire    [31:0]  gtx3_rx_data_vio_async_in_i;
  wire    [31:0]  gtx3_rx_data_vio_sync_in_i;
  wire    [31:0]  gtx3_rx_data_vio_async_out_i;
  wire    [31:0]  gtx3_rx_data_vio_sync_out_i;
  wire    [84:0]  gtx3_ila_in_i;

  wire    [31:0]  gtx4_tx_data_vio_async_in_i;
  wire    [31:0]  gtx4_tx_data_vio_sync_in_i;
  wire    [31:0]  gtx4_tx_data_vio_async_out_i;
  wire    [31:0]  gtx4_tx_data_vio_sync_out_i;
  wire    [31:0]  gtx4_rx_data_vio_async_in_i;
  wire    [31:0]  gtx4_rx_data_vio_sync_in_i;
  wire    [31:0]  gtx4_rx_data_vio_async_out_i;
  wire    [31:0]  gtx4_rx_data_vio_sync_out_i;
  wire    [84:0]  gtx4_ila_in_i;

  wire    [31:0]  gtx5_tx_data_vio_async_in_i;
  wire    [31:0]  gtx5_tx_data_vio_sync_in_i;
  wire    [31:0]  gtx5_tx_data_vio_async_out_i;
  wire    [31:0]  gtx5_tx_data_vio_sync_out_i;
  wire    [31:0]  gtx5_rx_data_vio_async_in_i;
  wire    [31:0]  gtx5_rx_data_vio_sync_in_i;
  wire    [31:0]  gtx5_rx_data_vio_async_out_i;
  wire    [31:0]  gtx5_rx_data_vio_sync_out_i;
  wire    [84:0]  gtx5_ila_in_i;

  wire    [31:0]  gtx6_tx_data_vio_async_in_i;
  wire    [31:0]  gtx6_tx_data_vio_sync_in_i;
  wire    [31:0]  gtx6_tx_data_vio_async_out_i;
  wire    [31:0]  gtx6_tx_data_vio_sync_out_i;
  wire    [31:0]  gtx6_rx_data_vio_async_in_i;
  wire    [31:0]  gtx6_rx_data_vio_sync_in_i;
  wire    [31:0]  gtx6_rx_data_vio_async_out_i;
  wire    [31:0]  gtx6_rx_data_vio_sync_out_i;
  wire    [84:0]  gtx6_ila_in_i;

  wire    [31:0]  gtx7_tx_data_vio_async_in_i;
  wire    [31:0]  gtx7_tx_data_vio_sync_in_i;
  wire    [31:0]  gtx7_tx_data_vio_async_out_i;
  wire    [31:0]  gtx7_tx_data_vio_sync_out_i;
  wire    [31:0]  gtx7_rx_data_vio_async_in_i;
  wire    [31:0]  gtx7_rx_data_vio_sync_in_i;
  wire    [31:0]  gtx7_rx_data_vio_async_out_i;
  wire    [31:0]  gtx7_rx_data_vio_sync_out_i;
  wire    [84:0]  gtx7_ila_in_i;

  wire    [31:0]  gtx8_tx_data_vio_async_in_i;
  wire    [31:0]  gtx8_tx_data_vio_sync_in_i;
  wire    [31:0]  gtx8_tx_data_vio_async_out_i;
  wire    [31:0]  gtx8_tx_data_vio_sync_out_i;
  wire    [31:0]  gtx8_rx_data_vio_async_in_i;
  wire    [31:0]  gtx8_rx_data_vio_sync_in_i;
  wire    [31:0]  gtx8_rx_data_vio_async_out_i;
  wire    [31:0]  gtx8_rx_data_vio_sync_out_i;
  wire    [84:0]  gtx8_ila_in_i;

  wire    [31:0]  gtx9_tx_data_vio_async_in_i;
  wire    [31:0]  gtx9_tx_data_vio_sync_in_i;
  wire    [31:0]  gtx9_tx_data_vio_async_out_i;
  wire    [31:0]  gtx9_tx_data_vio_sync_out_i;
  wire    [31:0]  gtx9_rx_data_vio_async_in_i;
  wire    [31:0]  gtx9_rx_data_vio_sync_in_i;
  wire    [31:0]  gtx9_rx_data_vio_async_out_i;
  wire    [31:0]  gtx9_rx_data_vio_sync_out_i;
  wire    [84:0]  gtx9_ila_in_i;

  wire    [31:0]  gtx10_tx_data_vio_async_in_i;
  wire    [31:0]  gtx10_tx_data_vio_sync_in_i;
  wire    [31:0]  gtx10_tx_data_vio_async_out_i;
  wire    [31:0]  gtx10_tx_data_vio_sync_out_i;
  wire    [31:0]  gtx10_rx_data_vio_async_in_i;
  wire    [31:0]  gtx10_rx_data_vio_sync_in_i;
  wire    [31:0]  gtx10_rx_data_vio_async_out_i;
  wire    [31:0]  gtx10_rx_data_vio_sync_out_i;
  wire    [84:0]  gtx10_ila_in_i;

  wire    [31:0]  gtx11_tx_data_vio_async_in_i;
  wire    [31:0]  gtx11_tx_data_vio_sync_in_i;
  wire    [31:0]  gtx11_tx_data_vio_async_out_i;
  wire    [31:0]  gtx11_tx_data_vio_sync_out_i;
  wire    [31:0]  gtx11_rx_data_vio_async_in_i;
  wire    [31:0]  gtx11_rx_data_vio_sync_in_i;
  wire    [31:0]  gtx11_rx_data_vio_async_out_i;
  wire    [31:0]  gtx11_rx_data_vio_sync_out_i;
  wire    [84:0]  gtx11_ila_in_i;


  wire            gtxtxreset_i;
  wire            gtxrxreset_i;
  wire    [3:0]   mux_sel_i;

  wire            user_tx_reset_i;
  wire            user_rx_reset_i;
  wire            tx_vio_clk_i;
  wire            tx_vio_clk_mux_out_i;
  wire            rx_vio_ila_clk_i;
  wire            rx_vio_ila_clk_mux_out_i;

  //**************************** Main Body of Code *******************************

  //  Static signal Assigments
  assign tied_to_ground_i             = 1'b0;
  assign tied_to_ground_vec_i         = 64'h0000000000000000;
  assign tied_to_vcc_i                = 1'b1;
  assign tied_to_vcc_vec_i            = 8'hff;



  //---------------------Dedicated GTX Reference Clock Inputs ---------------
  // The dedicated reference clock inputs you selected in the GUI are implemented using
  // IBUFDS_GTXE1 instances.
  //
  // In the UCF file for this example design, you will see that each of
  // these IBUFDS_GTXE1 instances has been LOCed to a particular set of pins. By LOCing to these
  // locations, we tell the tools to use the dedicated input buffers to the GTX reference
  // clock network, rather than general purpose IOs. To select other pins, consult the
  // Implementation chapter of UG___, or rerun the wizard.
  //
  // This network is the highest performace (lowest jitter) option for providing clocks
  // to the GTX transceivers.

  IBUFDS_GTXE1 q1_clk1_refclk_ibufds_i
               (
                 .O                              (q1_clk1_refclk_i),
                 .ODIV2                          (),
                 .CEB                            (tied_to_ground_i),
                 .I                              (Q1_CLK1_MGTREFCLK_PAD_P_IN),
                 .IB                             (Q1_CLK1_MGTREFCLK_PAD_N_IN)
               );




  BUFG q1_clk1_refclk_bufg_i
       (
         .I                              (q1_clk1_refclk_i),
         .O                              (q1_clk1_refclk_i_bufg)
       );



  //--------------------------------- User Clocks ---------------------------

  // The clock resources in this section were added based on userclk source selections on
  // the Latency, Buffering, and Clocking page of the GUI. A few notes about user clocks:
  // * The userclk and userclk2 for each GTX datapath (TX and RX) must be phase aligned to
  //   avoid data errors in the fabric interface whenever the datapath is wider than 10 bits
  // * To minimize clock resources, you can share clocks between GTXs. GTXs using the same frequency
  //   or multiples of the same frequency can be accomadated using MMCMs. Use caution when
  //   using RXRECCLK as a clock source, however - these clocks can typically only be shared if all
  //   the channels using the clock are receiving data from TX channels that share a reference clock
  //   source with each other.

  BUFG txoutclk_bufg0_i
       (
         .I                              (gtx0_txoutclk_i),
         .O                              (gtx0_txusrclk2_i)
       );






  //--------------------------- The GTX Wrapper -----------------------------

  // Use the instantiation template in the example directory to add the GTX wrapper to your design.
  // In this example, the wrapper is wired up for basic operation with a frame generator and frame
  // checker. The GTXs will reset, then attempt to align and transmit data. If channel bonding is
  // enabled, bonding should occur after alignment.

  Gem_firefly #
    (
      .WRAPPER_SIM_GTXRESET_SPEEDUP   (EXAMPLE_SIM_GTXRESET_SPEEDUP)
    )
    Gem_firefly_i
    (



      //_____________________________________________________________________
      //_____________________________________________________________________
      //GTX0  (X0Y0)
      //---------------------- Loopback and Powerdown Ports ----------------------
      .GTX0_LOOPBACK_IN               (gtx0_loopback_i),
      //------------- Receive Ports - Comma Detection and Alignment --------------
      .GTX0_RXCOMMADET_OUT            (gtx0_rxcommadet_i),
      .GTX0_RXSLIDE_IN                (gtx0_rxslide_i),
      //--------------------- Receive Ports - PRBS Detection ---------------------
      .GTX0_PRBSCNTRESET_IN           (gtx0_prbscntreset_i),
      .GTX0_RXENPRBSTST_IN            (gtx0_rxenprbstst_i),
      .GTX0_RXPRBSERR_OUT             (gtx0_rxprbserr_i),
      //----------------- Receive Ports - RX Data Path interface -----------------
      .GTX0_RXDATA_OUT                (gtx0_rxdata_i),
      .GTX0_RXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
      .GTX0_RXEQMIX_IN                (gtx0_rxeqmix_i),
      .GTX0_RXN_IN                    (RXN_IN[0]),
      .GTX0_RXP_IN                    (RXP_IN[0]),
      //---------------------- Receive Ports - RX PLL Ports ----------------------
      .GTX0_GTXRXRESET_IN             (gtx0_gtxrxreset_i),
      .GTX0_MGTREFCLKRX_IN            (q1_clk1_refclk_i),
      .GTX0_PLLRXRESET_IN             (gtx0_pllrxreset_i),
      .GTX0_RXPLLLKDET_OUT            (gtx0_rxplllkdet_i),
      .GTX0_RXRESETDONE_OUT           (gtx0_rxresetdone_i),
      //---------------- Transmit Ports - TX Data Path interface -----------------
      .GTX0_TXDATA_IN                 (gtx0_txdata_i),
      .GTX0_TXOUTCLK_OUT              (gtx0_txoutclk_i),
      .GTX0_TXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //-------------- Transmit Ports - TX Driver and OOB signaling --------------
      .GTX0_TXDIFFCTRL_IN             (gtx0_txdiffctrl_i),
      .GTX0_TXN_OUT                   (TXN_OUT[0]),
      .GTX0_TXP_OUT                   (TXP_OUT[0]),
      .GTX0_TXPOSTEMPHASIS_IN         (gtx0_txpostemphasis_i),
      //------------- Transmit Ports - TX Driver and OOB signalling --------------
      .GTX0_TXPREEMPHASIS_IN          (gtx0_txpreemphasis_i),
      //--------------------- Transmit Ports - TX PLL Ports ----------------------
      .GTX0_GTXTXRESET_IN             (gtx0_gtxtxreset_i),
      .GTX0_MGTREFCLKTX_IN            (q1_clk1_refclk_i),
      .GTX0_PLLTXRESET_IN             (gtx0_plltxreset_i),
      .GTX0_TXPLLLKDET_OUT            (gtx0_txplllkdet_i),
      .GTX0_TXRESETDONE_OUT           (gtx0_txresetdone_i),
      //------------------- Transmit Ports - TX PRBS Generator -------------------
      .GTX0_TXENPRBSTST_IN            (gtx0_txenprbstst_i),
      .GTX0_TXPRBSFORCEERR_IN         (gtx0_txprbsforceerr_i),





      //_____________________________________________________________________
      //_____________________________________________________________________
      //GTX1  (X0Y1)
      //---------------------- Loopback and Powerdown Ports ----------------------
      .GTX1_LOOPBACK_IN               (gtx1_loopback_i),
      //------------- Receive Ports - Comma Detection and Alignment --------------
      .GTX1_RXCOMMADET_OUT            (gtx1_rxcommadet_i),
      .GTX1_RXSLIDE_IN                (gtx1_rxslide_i),
      //--------------------- Receive Ports - PRBS Detection ---------------------
      .GTX1_PRBSCNTRESET_IN           (gtx1_prbscntreset_i),
      .GTX1_RXENPRBSTST_IN            (gtx1_rxenprbstst_i),
      .GTX1_RXPRBSERR_OUT             (gtx1_rxprbserr_i),
      //----------------- Receive Ports - RX Data Path interface -----------------
      .GTX1_RXDATA_OUT                (gtx1_rxdata_i),
      .GTX1_RXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
      .GTX1_RXEQMIX_IN                (gtx1_rxeqmix_i),
      .GTX1_RXN_IN                    (RXN_IN[1]),
      .GTX1_RXP_IN                    (RXP_IN[1]),
      //---------------------- Receive Ports - RX PLL Ports ----------------------
      .GTX1_GTXRXRESET_IN             (gtx1_gtxrxreset_i),
      .GTX1_MGTREFCLKRX_IN            (q1_clk1_refclk_i),
      .GTX1_PLLRXRESET_IN             (gtx1_pllrxreset_i),
      .GTX1_RXPLLLKDET_OUT            (gtx1_rxplllkdet_i),
      .GTX1_RXRESETDONE_OUT           (gtx1_rxresetdone_i),
      //---------------- Transmit Ports - TX Data Path interface -----------------
      .GTX1_TXDATA_IN                 (gtx1_txdata_i),
      .GTX1_TXOUTCLK_OUT              (gtx1_txoutclk_i),
      .GTX1_TXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //-------------- Transmit Ports - TX Driver and OOB signaling --------------
      .GTX1_TXDIFFCTRL_IN             (gtx1_txdiffctrl_i),
      .GTX1_TXN_OUT                   (TXN_OUT[1]),
      .GTX1_TXP_OUT                   (TXP_OUT[1]),
      .GTX1_TXPOSTEMPHASIS_IN         (gtx1_txpostemphasis_i),
      //------------- Transmit Ports - TX Driver and OOB signalling --------------
      .GTX1_TXPREEMPHASIS_IN          (gtx1_txpreemphasis_i),
      //--------------------- Transmit Ports - TX PLL Ports ----------------------
      .GTX1_GTXTXRESET_IN             (gtx1_gtxtxreset_i),
      .GTX1_MGTREFCLKTX_IN            (q1_clk1_refclk_i),
      .GTX1_PLLTXRESET_IN             (gtx1_plltxreset_i),
      .GTX1_TXPLLLKDET_OUT            (gtx1_txplllkdet_i),
      .GTX1_TXRESETDONE_OUT           (gtx1_txresetdone_i),
      //------------------- Transmit Ports - TX PRBS Generator -------------------
      .GTX1_TXENPRBSTST_IN            (gtx1_txenprbstst_i),
      .GTX1_TXPRBSFORCEERR_IN         (gtx1_txprbsforceerr_i),





      //_____________________________________________________________________
      //_____________________________________________________________________
      //GTX2  (X0Y2)
      //---------------------- Loopback and Powerdown Ports ----------------------
      .GTX2_LOOPBACK_IN               (gtx2_loopback_i),
      //------------- Receive Ports - Comma Detection and Alignment --------------
      .GTX2_RXCOMMADET_OUT            (gtx2_rxcommadet_i),
      .GTX2_RXSLIDE_IN                (gtx2_rxslide_i),
      //--------------------- Receive Ports - PRBS Detection ---------------------
      .GTX2_PRBSCNTRESET_IN           (gtx2_prbscntreset_i),
      .GTX2_RXENPRBSTST_IN            (gtx2_rxenprbstst_i),
      .GTX2_RXPRBSERR_OUT             (gtx2_rxprbserr_i),
      //----------------- Receive Ports - RX Data Path interface -----------------
      .GTX2_RXDATA_OUT                (gtx2_rxdata_i),
      .GTX2_RXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
      .GTX2_RXEQMIX_IN                (gtx2_rxeqmix_i),
      .GTX2_RXN_IN                    (RXN_IN[2]),
      .GTX2_RXP_IN                    (RXP_IN[2]),
      //---------------------- Receive Ports - RX PLL Ports ----------------------
      .GTX2_GTXRXRESET_IN             (gtx2_gtxrxreset_i),
      .GTX2_MGTREFCLKRX_IN            (q1_clk1_refclk_i),
      .GTX2_PLLRXRESET_IN             (gtx2_pllrxreset_i),
      .GTX2_RXPLLLKDET_OUT            (gtx2_rxplllkdet_i),
      .GTX2_RXRESETDONE_OUT           (gtx2_rxresetdone_i),
      //---------------- Transmit Ports - TX Data Path interface -----------------
      .GTX2_TXDATA_IN                 (gtx2_txdata_i),
      .GTX2_TXOUTCLK_OUT              (gtx2_txoutclk_i),
      .GTX2_TXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //-------------- Transmit Ports - TX Driver and OOB signaling --------------
      .GTX2_TXDIFFCTRL_IN             (gtx2_txdiffctrl_i),
      .GTX2_TXN_OUT                   (TXN_OUT[2]),
      .GTX2_TXP_OUT                   (TXP_OUT[2]),
      .GTX2_TXPOSTEMPHASIS_IN         (gtx2_txpostemphasis_i),
      //------------- Transmit Ports - TX Driver and OOB signalling --------------
      .GTX2_TXPREEMPHASIS_IN          (gtx2_txpreemphasis_i),
      //--------------------- Transmit Ports - TX PLL Ports ----------------------
      .GTX2_GTXTXRESET_IN             (gtx2_gtxtxreset_i),
      .GTX2_MGTREFCLKTX_IN            (q1_clk1_refclk_i),
      .GTX2_PLLTXRESET_IN             (gtx2_plltxreset_i),
      .GTX2_TXPLLLKDET_OUT            (gtx2_txplllkdet_i),
      .GTX2_TXRESETDONE_OUT           (gtx2_txresetdone_i),
      //------------------- Transmit Ports - TX PRBS Generator -------------------
      .GTX2_TXENPRBSTST_IN            (gtx2_txenprbstst_i),
      .GTX2_TXPRBSFORCEERR_IN         (gtx2_txprbsforceerr_i),





      //_____________________________________________________________________
      //_____________________________________________________________________
      //GTX3  (X0Y3)
      //---------------------- Loopback and Powerdown Ports ----------------------
      .GTX3_LOOPBACK_IN               (gtx3_loopback_i),
      //------------- Receive Ports - Comma Detection and Alignment --------------
      .GTX3_RXCOMMADET_OUT            (gtx3_rxcommadet_i),
      .GTX3_RXSLIDE_IN                (gtx3_rxslide_i),
      //--------------------- Receive Ports - PRBS Detection ---------------------
      .GTX3_PRBSCNTRESET_IN           (gtx3_prbscntreset_i),
      .GTX3_RXENPRBSTST_IN            (gtx3_rxenprbstst_i),
      .GTX3_RXPRBSERR_OUT             (gtx3_rxprbserr_i),
      //----------------- Receive Ports - RX Data Path interface -----------------
      .GTX3_RXDATA_OUT                (gtx3_rxdata_i),
      .GTX3_RXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
      .GTX3_RXEQMIX_IN                (gtx3_rxeqmix_i),
      .GTX3_RXN_IN                    (RXN_IN[3]),
      .GTX3_RXP_IN                    (RXP_IN[3]),
      //---------------------- Receive Ports - RX PLL Ports ----------------------
      .GTX3_GTXRXRESET_IN             (gtx3_gtxrxreset_i),
      .GTX3_MGTREFCLKRX_IN            (q1_clk1_refclk_i),
      .GTX3_PLLRXRESET_IN             (gtx3_pllrxreset_i),
      .GTX3_RXPLLLKDET_OUT            (gtx3_rxplllkdet_i),
      .GTX3_RXRESETDONE_OUT           (gtx3_rxresetdone_i),
      //---------------- Transmit Ports - TX Data Path interface -----------------
      .GTX3_TXDATA_IN                 (gtx3_txdata_i),
      .GTX3_TXOUTCLK_OUT              (gtx3_txoutclk_i),
      .GTX3_TXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //-------------- Transmit Ports - TX Driver and OOB signaling --------------
      .GTX3_TXDIFFCTRL_IN             (gtx3_txdiffctrl_i),
      .GTX3_TXN_OUT                   (TXN_OUT[3]),
      .GTX3_TXP_OUT                   (TXP_OUT[3]),
      .GTX3_TXPOSTEMPHASIS_IN         (gtx3_txpostemphasis_i),
      //------------- Transmit Ports - TX Driver and OOB signalling --------------
      .GTX3_TXPREEMPHASIS_IN          (gtx3_txpreemphasis_i),
      //--------------------- Transmit Ports - TX PLL Ports ----------------------
      .GTX3_GTXTXRESET_IN             (gtx3_gtxtxreset_i),
      .GTX3_MGTREFCLKTX_IN            (q1_clk1_refclk_i),
      .GTX3_PLLTXRESET_IN             (gtx3_plltxreset_i),
      .GTX3_TXPLLLKDET_OUT            (gtx3_txplllkdet_i),
      .GTX3_TXRESETDONE_OUT           (gtx3_txresetdone_i),
      //------------------- Transmit Ports - TX PRBS Generator -------------------
      .GTX3_TXENPRBSTST_IN            (gtx3_txenprbstst_i),
      .GTX3_TXPRBSFORCEERR_IN         (gtx3_txprbsforceerr_i),





      //_____________________________________________________________________
      //_____________________________________________________________________
      //GTX4  (X0Y4)
      //---------------------- Loopback and Powerdown Ports ----------------------
      .GTX4_LOOPBACK_IN               (gtx4_loopback_i),
      //------------- Receive Ports - Comma Detection and Alignment --------------
      .GTX4_RXCOMMADET_OUT            (gtx4_rxcommadet_i),
      .GTX4_RXSLIDE_IN                (gtx4_rxslide_i),
      //--------------------- Receive Ports - PRBS Detection ---------------------
      .GTX4_PRBSCNTRESET_IN           (gtx4_prbscntreset_i),
      .GTX4_RXENPRBSTST_IN            (gtx4_rxenprbstst_i),
      .GTX4_RXPRBSERR_OUT             (gtx4_rxprbserr_i),
      //----------------- Receive Ports - RX Data Path interface -----------------
      .GTX4_RXDATA_OUT                (gtx4_rxdata_i),
      .GTX4_RXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
      .GTX4_RXEQMIX_IN                (gtx4_rxeqmix_i),
      .GTX4_RXN_IN                    (RXN_IN[4]),
      .GTX4_RXP_IN                    (RXP_IN[4]),
      //---------------------- Receive Ports - RX PLL Ports ----------------------
      .GTX4_GTXRXRESET_IN             (gtx4_gtxrxreset_i),
      .GTX4_MGTREFCLKRX_IN            (q1_clk1_refclk_i),
      .GTX4_PLLRXRESET_IN             (gtx4_pllrxreset_i),
      .GTX4_RXPLLLKDET_OUT            (gtx4_rxplllkdet_i),
      .GTX4_RXRESETDONE_OUT           (gtx4_rxresetdone_i),
      //---------------- Transmit Ports - TX Data Path interface -----------------
      .GTX4_TXDATA_IN                 (gtx4_txdata_i),
      .GTX4_TXOUTCLK_OUT              (gtx4_txoutclk_i),
      .GTX4_TXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //-------------- Transmit Ports - TX Driver and OOB signaling --------------
      .GTX4_TXDIFFCTRL_IN             (gtx4_txdiffctrl_i),
      .GTX4_TXN_OUT                   (TXN_OUT[4]),
      .GTX4_TXP_OUT                   (TXP_OUT[4]),
      .GTX4_TXPOSTEMPHASIS_IN         (gtx4_txpostemphasis_i),
      //------------- Transmit Ports - TX Driver and OOB signalling --------------
      .GTX4_TXPREEMPHASIS_IN          (gtx4_txpreemphasis_i),
      //--------------------- Transmit Ports - TX PLL Ports ----------------------
      .GTX4_GTXTXRESET_IN             (gtx4_gtxtxreset_i),
      .GTX4_MGTREFCLKTX_IN            (q1_clk1_refclk_i),
      .GTX4_PLLTXRESET_IN             (gtx4_plltxreset_i),
      .GTX4_TXPLLLKDET_OUT            (gtx4_txplllkdet_i),
      .GTX4_TXRESETDONE_OUT           (gtx4_txresetdone_i),
      //------------------- Transmit Ports - TX PRBS Generator -------------------
      .GTX4_TXENPRBSTST_IN            (gtx4_txenprbstst_i),
      .GTX4_TXPRBSFORCEERR_IN         (gtx4_txprbsforceerr_i),





      //_____________________________________________________________________
      //_____________________________________________________________________
      //GTX5  (X0Y5)
      //---------------------- Loopback and Powerdown Ports ----------------------
      .GTX5_LOOPBACK_IN               (gtx5_loopback_i),
      //------------- Receive Ports - Comma Detection and Alignment --------------
      .GTX5_RXCOMMADET_OUT            (gtx5_rxcommadet_i),
      .GTX5_RXSLIDE_IN                (gtx5_rxslide_i),
      //--------------------- Receive Ports - PRBS Detection ---------------------
      .GTX5_PRBSCNTRESET_IN           (gtx5_prbscntreset_i),
      .GTX5_RXENPRBSTST_IN            (gtx5_rxenprbstst_i),
      .GTX5_RXPRBSERR_OUT             (gtx5_rxprbserr_i),
      //----------------- Receive Ports - RX Data Path interface -----------------
      .GTX5_RXDATA_OUT                (gtx5_rxdata_i),
      .GTX5_RXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
      .GTX5_RXEQMIX_IN                (gtx5_rxeqmix_i),
      .GTX5_RXN_IN                    (RXN_IN[5]),
      .GTX5_RXP_IN                    (RXP_IN[5]),
      //---------------------- Receive Ports - RX PLL Ports ----------------------
      .GTX5_GTXRXRESET_IN             (gtx5_gtxrxreset_i),
      .GTX5_MGTREFCLKRX_IN            (q1_clk1_refclk_i),
      .GTX5_PLLRXRESET_IN             (gtx5_pllrxreset_i),
      .GTX5_RXPLLLKDET_OUT            (gtx5_rxplllkdet_i),
      .GTX5_RXRESETDONE_OUT           (gtx5_rxresetdone_i),
      //---------------- Transmit Ports - TX Data Path interface -----------------
      .GTX5_TXDATA_IN                 (gtx5_txdata_i),
      .GTX5_TXOUTCLK_OUT              (gtx5_txoutclk_i),
      .GTX5_TXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //-------------- Transmit Ports - TX Driver and OOB signaling --------------
      .GTX5_TXDIFFCTRL_IN             (gtx5_txdiffctrl_i),
      .GTX5_TXN_OUT                   (TXN_OUT[5]),
      .GTX5_TXP_OUT                   (TXP_OUT[5]),
      .GTX5_TXPOSTEMPHASIS_IN         (gtx5_txpostemphasis_i),
      //------------- Transmit Ports - TX Driver and OOB signalling --------------
      .GTX5_TXPREEMPHASIS_IN          (gtx5_txpreemphasis_i),
      //--------------------- Transmit Ports - TX PLL Ports ----------------------
      .GTX5_GTXTXRESET_IN             (gtx5_gtxtxreset_i),
      .GTX5_MGTREFCLKTX_IN            (q1_clk1_refclk_i),
      .GTX5_PLLTXRESET_IN             (gtx5_plltxreset_i),
      .GTX5_TXPLLLKDET_OUT            (gtx5_txplllkdet_i),
      .GTX5_TXRESETDONE_OUT           (gtx5_txresetdone_i),
      //------------------- Transmit Ports - TX PRBS Generator -------------------
      .GTX5_TXENPRBSTST_IN            (gtx5_txenprbstst_i),
      .GTX5_TXPRBSFORCEERR_IN         (gtx5_txprbsforceerr_i),





      //_____________________________________________________________________
      //_____________________________________________________________________
      //GTX6  (X0Y6)
      //---------------------- Loopback and Powerdown Ports ----------------------
      .GTX6_LOOPBACK_IN               (gtx6_loopback_i),
      //------------- Receive Ports - Comma Detection and Alignment --------------
      .GTX6_RXCOMMADET_OUT            (gtx6_rxcommadet_i),
      .GTX6_RXSLIDE_IN                (gtx6_rxslide_i),
      //--------------------- Receive Ports - PRBS Detection ---------------------
      .GTX6_PRBSCNTRESET_IN           (gtx6_prbscntreset_i),
      .GTX6_RXENPRBSTST_IN            (gtx6_rxenprbstst_i),
      .GTX6_RXPRBSERR_OUT             (gtx6_rxprbserr_i),
      //----------------- Receive Ports - RX Data Path interface -----------------
      .GTX6_RXDATA_OUT                (gtx6_rxdata_i),
      .GTX6_RXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
      .GTX6_RXEQMIX_IN                (gtx6_rxeqmix_i),
      .GTX6_RXN_IN                    (RXN_IN[6]),
      .GTX6_RXP_IN                    (RXP_IN[6]),
      //---------------------- Receive Ports - RX PLL Ports ----------------------
      .GTX6_GTXRXRESET_IN             (gtx6_gtxrxreset_i),
      .GTX6_MGTREFCLKRX_IN            (q1_clk1_refclk_i),
      .GTX6_PLLRXRESET_IN             (gtx6_pllrxreset_i),
      .GTX6_RXPLLLKDET_OUT            (gtx6_rxplllkdet_i),
      .GTX6_RXRESETDONE_OUT           (gtx6_rxresetdone_i),
      //---------------- Transmit Ports - TX Data Path interface -----------------
      .GTX6_TXDATA_IN                 (gtx6_txdata_i),
      .GTX6_TXOUTCLK_OUT              (gtx6_txoutclk_i),
      .GTX6_TXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //-------------- Transmit Ports - TX Driver and OOB signaling --------------
      .GTX6_TXDIFFCTRL_IN             (gtx6_txdiffctrl_i),
      .GTX6_TXN_OUT                   (TXN_OUT[6]),
      .GTX6_TXP_OUT                   (TXP_OUT[6]),
      .GTX6_TXPOSTEMPHASIS_IN         (gtx6_txpostemphasis_i),
      //------------- Transmit Ports - TX Driver and OOB signalling --------------
      .GTX6_TXPREEMPHASIS_IN          (gtx6_txpreemphasis_i),
      //--------------------- Transmit Ports - TX PLL Ports ----------------------
      .GTX6_GTXTXRESET_IN             (gtx6_gtxtxreset_i),
      .GTX6_MGTREFCLKTX_IN            (q1_clk1_refclk_i),
      .GTX6_PLLTXRESET_IN             (gtx6_plltxreset_i),
      .GTX6_TXPLLLKDET_OUT            (gtx6_txplllkdet_i),
      .GTX6_TXRESETDONE_OUT           (gtx6_txresetdone_i),
      //------------------- Transmit Ports - TX PRBS Generator -------------------
      .GTX6_TXENPRBSTST_IN            (gtx6_txenprbstst_i),
      .GTX6_TXPRBSFORCEERR_IN         (gtx6_txprbsforceerr_i),





      //_____________________________________________________________________
      //_____________________________________________________________________
      //GTX7  (X0Y7)
      //---------------------- Loopback and Powerdown Ports ----------------------
      .GTX7_LOOPBACK_IN               (gtx7_loopback_i),
      //------------- Receive Ports - Comma Detection and Alignment --------------
      .GTX7_RXCOMMADET_OUT            (gtx7_rxcommadet_i),
      .GTX7_RXSLIDE_IN                (gtx7_rxslide_i),
      //--------------------- Receive Ports - PRBS Detection ---------------------
      .GTX7_PRBSCNTRESET_IN           (gtx7_prbscntreset_i),
      .GTX7_RXENPRBSTST_IN            (gtx7_rxenprbstst_i),
      .GTX7_RXPRBSERR_OUT             (gtx7_rxprbserr_i),
      //----------------- Receive Ports - RX Data Path interface -----------------
      .GTX7_RXDATA_OUT                (gtx7_rxdata_i),
      .GTX7_RXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
      .GTX7_RXEQMIX_IN                (gtx7_rxeqmix_i),
      .GTX7_RXN_IN                    (RXN_IN[7]),
      .GTX7_RXP_IN                    (RXP_IN[7]),
      //---------------------- Receive Ports - RX PLL Ports ----------------------
      .GTX7_GTXRXRESET_IN             (gtx7_gtxrxreset_i),
      .GTX7_MGTREFCLKRX_IN            (q1_clk1_refclk_i),
      .GTX7_PLLRXRESET_IN             (gtx7_pllrxreset_i),
      .GTX7_RXPLLLKDET_OUT            (gtx7_rxplllkdet_i),
      .GTX7_RXRESETDONE_OUT           (gtx7_rxresetdone_i),
      //---------------- Transmit Ports - TX Data Path interface -----------------
      .GTX7_TXDATA_IN                 (gtx7_txdata_i),
      .GTX7_TXOUTCLK_OUT              (gtx7_txoutclk_i),
      .GTX7_TXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //-------------- Transmit Ports - TX Driver and OOB signaling --------------
      .GTX7_TXDIFFCTRL_IN             (gtx7_txdiffctrl_i),
      .GTX7_TXN_OUT                   (TXN_OUT[7]),
      .GTX7_TXP_OUT                   (TXP_OUT[7]),
      .GTX7_TXPOSTEMPHASIS_IN         (gtx7_txpostemphasis_i),
      //------------- Transmit Ports - TX Driver and OOB signalling --------------
      .GTX7_TXPREEMPHASIS_IN          (gtx7_txpreemphasis_i),
      //--------------------- Transmit Ports - TX PLL Ports ----------------------
      .GTX7_GTXTXRESET_IN             (gtx7_gtxtxreset_i),
      .GTX7_MGTREFCLKTX_IN            (q1_clk1_refclk_i),
      .GTX7_PLLTXRESET_IN             (gtx7_plltxreset_i),
      .GTX7_TXPLLLKDET_OUT            (gtx7_txplllkdet_i),
      .GTX7_TXRESETDONE_OUT           (gtx7_txresetdone_i),
      //------------------- Transmit Ports - TX PRBS Generator -------------------
      .GTX7_TXENPRBSTST_IN            (gtx7_txenprbstst_i),
      .GTX7_TXPRBSFORCEERR_IN         (gtx7_txprbsforceerr_i),





      //_____________________________________________________________________
      //_____________________________________________________________________
      //GTX8  (X0Y8)
      //---------------------- Loopback and Powerdown Ports ----------------------
      .GTX8_LOOPBACK_IN               (gtx8_loopback_i),
      //------------- Receive Ports - Comma Detection and Alignment --------------
      .GTX8_RXCOMMADET_OUT            (gtx8_rxcommadet_i),
      .GTX8_RXSLIDE_IN                (gtx8_rxslide_i),
      //--------------------- Receive Ports - PRBS Detection ---------------------
      .GTX8_PRBSCNTRESET_IN           (gtx8_prbscntreset_i),
      .GTX8_RXENPRBSTST_IN            (gtx8_rxenprbstst_i),
      .GTX8_RXPRBSERR_OUT             (gtx8_rxprbserr_i),
      //----------------- Receive Ports - RX Data Path interface -----------------
      .GTX8_RXDATA_OUT                (gtx8_rxdata_i),
      .GTX8_RXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
      .GTX8_RXEQMIX_IN                (gtx8_rxeqmix_i),
      .GTX8_RXN_IN                    (RXN_IN[8]),
      .GTX8_RXP_IN                    (RXP_IN[8]),
      //---------------------- Receive Ports - RX PLL Ports ----------------------
      .GTX8_GTXRXRESET_IN             (gtx8_gtxrxreset_i),
      .GTX8_MGTREFCLKRX_IN            (q1_clk1_refclk_i),
      .GTX8_PLLRXRESET_IN             (gtx8_pllrxreset_i),
      .GTX8_RXPLLLKDET_OUT            (gtx8_rxplllkdet_i),
      .GTX8_RXRESETDONE_OUT           (gtx8_rxresetdone_i),
      //---------------- Transmit Ports - TX Data Path interface -----------------
      .GTX8_TXDATA_IN                 (gtx8_txdata_i),
      .GTX8_TXOUTCLK_OUT              (gtx8_txoutclk_i),
      .GTX8_TXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //-------------- Transmit Ports - TX Driver and OOB signaling --------------
      .GTX8_TXDIFFCTRL_IN             (gtx8_txdiffctrl_i),
      .GTX8_TXN_OUT                   (TXN_OUT[8]),
      .GTX8_TXP_OUT                   (TXP_OUT[8]),
      .GTX8_TXPOSTEMPHASIS_IN         (gtx8_txpostemphasis_i),
      //------------- Transmit Ports - TX Driver and OOB signalling --------------
      .GTX8_TXPREEMPHASIS_IN          (gtx8_txpreemphasis_i),
      //--------------------- Transmit Ports - TX PLL Ports ----------------------
      .GTX8_GTXTXRESET_IN             (gtx8_gtxtxreset_i),
      .GTX8_MGTREFCLKTX_IN            (q1_clk1_refclk_i),
      .GTX8_PLLTXRESET_IN             (gtx8_plltxreset_i),
      .GTX8_TXPLLLKDET_OUT            (gtx8_txplllkdet_i),
      .GTX8_TXRESETDONE_OUT           (gtx8_txresetdone_i),
      //------------------- Transmit Ports - TX PRBS Generator -------------------
      .GTX8_TXENPRBSTST_IN            (gtx8_txenprbstst_i),
      .GTX8_TXPRBSFORCEERR_IN         (gtx8_txprbsforceerr_i),





      //_____________________________________________________________________
      //_____________________________________________________________________
      //GTX9  (X0Y9)
      //---------------------- Loopback and Powerdown Ports ----------------------
      .GTX9_LOOPBACK_IN               (gtx9_loopback_i),
      //------------- Receive Ports - Comma Detection and Alignment --------------
      .GTX9_RXCOMMADET_OUT            (gtx9_rxcommadet_i),
      .GTX9_RXSLIDE_IN                (gtx9_rxslide_i),
      //--------------------- Receive Ports - PRBS Detection ---------------------
      .GTX9_PRBSCNTRESET_IN           (gtx9_prbscntreset_i),
      .GTX9_RXENPRBSTST_IN            (gtx9_rxenprbstst_i),
      .GTX9_RXPRBSERR_OUT             (gtx9_rxprbserr_i),
      //----------------- Receive Ports - RX Data Path interface -----------------
      .GTX9_RXDATA_OUT                (gtx9_rxdata_i),
      .GTX9_RXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
      .GTX9_RXEQMIX_IN                (gtx9_rxeqmix_i),
      .GTX9_RXN_IN                    (RXN_IN[9]),
      .GTX9_RXP_IN                    (RXP_IN[9]),
      //---------------------- Receive Ports - RX PLL Ports ----------------------
      .GTX9_GTXRXRESET_IN             (gtx9_gtxrxreset_i),
      .GTX9_MGTREFCLKRX_IN            (q1_clk1_refclk_i),
      .GTX9_PLLRXRESET_IN             (gtx9_pllrxreset_i),
      .GTX9_RXPLLLKDET_OUT            (gtx9_rxplllkdet_i),
      .GTX9_RXRESETDONE_OUT           (gtx9_rxresetdone_i),
      //---------------- Transmit Ports - TX Data Path interface -----------------
      .GTX9_TXDATA_IN                 (gtx9_txdata_i),
      .GTX9_TXOUTCLK_OUT              (gtx9_txoutclk_i),
      .GTX9_TXUSRCLK2_IN              (gtx0_txusrclk2_i),
      //-------------- Transmit Ports - TX Driver and OOB signaling --------------
      .GTX9_TXDIFFCTRL_IN             (gtx9_txdiffctrl_i),
      .GTX9_TXN_OUT                   (TXN_OUT[9]),
      .GTX9_TXP_OUT                   (TXP_OUT[9]),
      .GTX9_TXPOSTEMPHASIS_IN         (gtx9_txpostemphasis_i),
      //------------- Transmit Ports - TX Driver and OOB signalling --------------
      .GTX9_TXPREEMPHASIS_IN          (gtx9_txpreemphasis_i),
      //--------------------- Transmit Ports - TX PLL Ports ----------------------
      .GTX9_GTXTXRESET_IN             (gtx9_gtxtxreset_i),
      .GTX9_MGTREFCLKTX_IN            (q1_clk1_refclk_i),
      .GTX9_PLLTXRESET_IN             (gtx9_plltxreset_i),
      .GTX9_TXPLLLKDET_OUT            (gtx9_txplllkdet_i),
      .GTX9_TXRESETDONE_OUT           (gtx9_txresetdone_i),
      //------------------- Transmit Ports - TX PRBS Generator -------------------
      .GTX9_TXENPRBSTST_IN            (gtx9_txenprbstst_i),
      .GTX9_TXPRBSFORCEERR_IN         (gtx9_txprbsforceerr_i),





      //_____________________________________________________________________
      //_____________________________________________________________________
      //GTX10  (X0Y10)
      //---------------------- Loopback and Powerdown Ports ----------------------
      .GTX10_LOOPBACK_IN              (gtx10_loopback_i),
      //------------- Receive Ports - Comma Detection and Alignment --------------
      .GTX10_RXCOMMADET_OUT           (gtx10_rxcommadet_i),
      .GTX10_RXSLIDE_IN               (gtx10_rxslide_i),
      //--------------------- Receive Ports - PRBS Detection ---------------------
      .GTX10_PRBSCNTRESET_IN          (gtx10_prbscntreset_i),
      .GTX10_RXENPRBSTST_IN           (gtx10_rxenprbstst_i),
      .GTX10_RXPRBSERR_OUT            (gtx10_rxprbserr_i),
      //----------------- Receive Ports - RX Data Path interface -----------------
      .GTX10_RXDATA_OUT               (gtx10_rxdata_i),
      .GTX10_RXUSRCLK2_IN             (gtx0_txusrclk2_i),
      //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
      .GTX10_RXEQMIX_IN               (gtx10_rxeqmix_i),
      .GTX10_RXN_IN                   (RXN_IN[10]),
      .GTX10_RXP_IN                   (RXP_IN[10]),
      //---------------------- Receive Ports - RX PLL Ports ----------------------
      .GTX10_GTXRXRESET_IN            (gtx10_gtxrxreset_i),
      .GTX10_MGTREFCLKRX_IN           (q1_clk1_refclk_i),
      .GTX10_PLLRXRESET_IN            (gtx10_pllrxreset_i),
      .GTX10_RXPLLLKDET_OUT           (gtx10_rxplllkdet_i),
      .GTX10_RXRESETDONE_OUT          (gtx10_rxresetdone_i),
      //---------------- Transmit Ports - TX Data Path interface -----------------
      .GTX10_TXDATA_IN                (gtx10_txdata_i),
      .GTX10_TXOUTCLK_OUT             (gtx10_txoutclk_i),
      .GTX10_TXUSRCLK2_IN             (gtx0_txusrclk2_i),
      //-------------- Transmit Ports - TX Driver and OOB signaling --------------
      .GTX10_TXDIFFCTRL_IN            (gtx10_txdiffctrl_i),
      .GTX10_TXN_OUT                  (TXN_OUT[10]),
      .GTX10_TXP_OUT                  (TXP_OUT[10]),
      .GTX10_TXPOSTEMPHASIS_IN        (gtx10_txpostemphasis_i),
      //------------- Transmit Ports - TX Driver and OOB signalling --------------
      .GTX10_TXPREEMPHASIS_IN         (gtx10_txpreemphasis_i),
      //--------------------- Transmit Ports - TX PLL Ports ----------------------
      .GTX10_GTXTXRESET_IN            (gtx10_gtxtxreset_i),
      .GTX10_MGTREFCLKTX_IN           (q1_clk1_refclk_i),
      .GTX10_PLLTXRESET_IN            (gtx10_plltxreset_i),
      .GTX10_TXPLLLKDET_OUT           (gtx10_txplllkdet_i),
      .GTX10_TXRESETDONE_OUT          (gtx10_txresetdone_i),
      //------------------- Transmit Ports - TX PRBS Generator -------------------
      .GTX10_TXENPRBSTST_IN           (gtx10_txenprbstst_i),
      .GTX10_TXPRBSFORCEERR_IN        (gtx10_txprbsforceerr_i),





      //_____________________________________________________________________
      //_____________________________________________________________________
      //GTX11  (X0Y11)
      //---------------------- Loopback and Powerdown Ports ----------------------
      .GTX11_LOOPBACK_IN              (gtx11_loopback_i),
      //------------- Receive Ports - Comma Detection and Alignment --------------
      .GTX11_RXCOMMADET_OUT           (gtx11_rxcommadet_i),
      .GTX11_RXSLIDE_IN               (gtx11_rxslide_i),
      //--------------------- Receive Ports - PRBS Detection ---------------------
      .GTX11_PRBSCNTRESET_IN          (gtx11_prbscntreset_i),
      .GTX11_RXENPRBSTST_IN           (gtx11_rxenprbstst_i),
      .GTX11_RXPRBSERR_OUT            (gtx11_rxprbserr_i),
      //----------------- Receive Ports - RX Data Path interface -----------------
      .GTX11_RXDATA_OUT               (gtx11_rxdata_i),
      .GTX11_RXUSRCLK2_IN             (gtx0_txusrclk2_i),
      //----- Receive Ports - RX Driver,OOB signalling,Coupling and Eq.,CDR ------
      .GTX11_RXEQMIX_IN               (gtx11_rxeqmix_i),
      .GTX11_RXN_IN                   (RXN_IN[11]),
      .GTX11_RXP_IN                   (RXP_IN[11]),
      //---------------------- Receive Ports - RX PLL Ports ----------------------
      .GTX11_GTXRXRESET_IN            (gtx11_gtxrxreset_i),
      .GTX11_MGTREFCLKRX_IN           (q1_clk1_refclk_i),
      .GTX11_PLLRXRESET_IN            (gtx11_pllrxreset_i),
      .GTX11_RXPLLLKDET_OUT           (gtx11_rxplllkdet_i),
      .GTX11_RXRESETDONE_OUT          (gtx11_rxresetdone_i),
      //---------------- Transmit Ports - TX Data Path interface -----------------
      .GTX11_TXDATA_IN                (gtx11_txdata_i),
      .GTX11_TXOUTCLK_OUT             (gtx11_txoutclk_i),
      .GTX11_TXUSRCLK2_IN             (gtx0_txusrclk2_i),
      //-------------- Transmit Ports - TX Driver and OOB signaling --------------
      .GTX11_TXDIFFCTRL_IN            (gtx11_txdiffctrl_i),
      .GTX11_TXN_OUT                  (TXN_OUT[11]),
      .GTX11_TXP_OUT                  (TXP_OUT[11]),
      .GTX11_TXPOSTEMPHASIS_IN        (gtx11_txpostemphasis_i),
      //------------- Transmit Ports - TX Driver and OOB signalling --------------
      .GTX11_TXPREEMPHASIS_IN         (gtx11_txpreemphasis_i),
      //--------------------- Transmit Ports - TX PLL Ports ----------------------
      .GTX11_GTXTXRESET_IN            (gtx11_gtxtxreset_i),
      .GTX11_MGTREFCLKTX_IN           (q1_clk1_refclk_i),
      .GTX11_PLLTXRESET_IN            (gtx11_plltxreset_i),
      .GTX11_TXPLLLKDET_OUT           (gtx11_txplllkdet_i),
      .GTX11_TXRESETDONE_OUT          (gtx11_txresetdone_i),
      //------------------- Transmit Ports - TX PRBS Generator -------------------
      .GTX11_TXENPRBSTST_IN           (gtx11_txenprbstst_i),
      .GTX11_TXPRBSFORCEERR_IN        (gtx11_txprbsforceerr_i)


    );

  //------------------------ User Module Resets -----------------------------
  // All the User Modules i.e. FRAME_GEN, FRAME_CHECK and the sync modules
  // are held in reset till the RESETDONE goes high.
  // The RESETDONE is registered a couple of times on *USRCLK2 and connected
  // to the reset of the modules


  always @(posedge gtx0_txusrclk2_i)
    gtx0_rxresetdone_i_r   <=   `DLY gtx0_rxresetdone_i;

  always @(posedge gtx0_txusrclk2_i or negedge gtx0_rxresetdone_i_r)

  begin
    if (!gtx0_rxresetdone_i_r)
    begin
      gtx0_rxresetdone_r      <=   `DLY 1'b0;
      gtx0_rxresetdone_r2     <=   `DLY 1'b0;
    end
    else
    begin
      gtx0_rxresetdone_r      <=   `DLY gtx0_rxresetdone_i_r;
      gtx0_rxresetdone_r2     <=   `DLY gtx0_rxresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx0_rxresetdone_r3   <=   `DLY gtx0_rxresetdone_r2;


  always @(posedge gtx0_txusrclk2_i or negedge gtx0_txresetdone_i)

  begin
    if (!gtx0_txresetdone_i)
    begin
      gtx0_txresetdone_r    <=   `DLY 1'b0;
      gtx0_txresetdone_r2   <=   `DLY 1'b0;
    end
    else
    begin
      gtx0_txresetdone_r    <=   `DLY gtx0_txresetdone_i;
      gtx0_txresetdone_r2   <=   `DLY gtx0_txresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx1_rxresetdone_i_r   <=   `DLY gtx1_rxresetdone_i;

  always @(posedge gtx0_txusrclk2_i or negedge gtx1_rxresetdone_i_r)

  begin
    if (!gtx1_rxresetdone_i_r)
    begin
      gtx1_rxresetdone_r      <=   `DLY 1'b0;
      gtx1_rxresetdone_r2     <=   `DLY 1'b0;
    end
    else
    begin
      gtx1_rxresetdone_r      <=   `DLY gtx1_rxresetdone_i_r;
      gtx1_rxresetdone_r2     <=   `DLY gtx1_rxresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx1_rxresetdone_r3   <=   `DLY gtx1_rxresetdone_r2;


  always @(posedge gtx0_txusrclk2_i or negedge gtx1_txresetdone_i)

  begin
    if (!gtx1_txresetdone_i)
    begin
      gtx1_txresetdone_r    <=   `DLY 1'b0;
      gtx1_txresetdone_r2   <=   `DLY 1'b0;
    end
    else
    begin
      gtx1_txresetdone_r    <=   `DLY gtx1_txresetdone_i;
      gtx1_txresetdone_r2   <=   `DLY gtx1_txresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx2_rxresetdone_i_r   <=   `DLY gtx2_rxresetdone_i;

  always @(posedge gtx0_txusrclk2_i or negedge gtx2_rxresetdone_i_r)

  begin
    if (!gtx2_rxresetdone_i_r)
    begin
      gtx2_rxresetdone_r      <=   `DLY 1'b0;
      gtx2_rxresetdone_r2     <=   `DLY 1'b0;
    end
    else
    begin
      gtx2_rxresetdone_r      <=   `DLY gtx2_rxresetdone_i_r;
      gtx2_rxresetdone_r2     <=   `DLY gtx2_rxresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx2_rxresetdone_r3   <=   `DLY gtx2_rxresetdone_r2;


  always @(posedge gtx0_txusrclk2_i or negedge gtx2_txresetdone_i)

  begin
    if (!gtx2_txresetdone_i)
    begin
      gtx2_txresetdone_r    <=   `DLY 1'b0;
      gtx2_txresetdone_r2   <=   `DLY 1'b0;
    end
    else
    begin
      gtx2_txresetdone_r    <=   `DLY gtx2_txresetdone_i;
      gtx2_txresetdone_r2   <=   `DLY gtx2_txresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx3_rxresetdone_i_r   <=   `DLY gtx3_rxresetdone_i;

  always @(posedge gtx0_txusrclk2_i or negedge gtx3_rxresetdone_i_r)

  begin
    if (!gtx3_rxresetdone_i_r)
    begin
      gtx3_rxresetdone_r      <=   `DLY 1'b0;
      gtx3_rxresetdone_r2     <=   `DLY 1'b0;
    end
    else
    begin
      gtx3_rxresetdone_r      <=   `DLY gtx3_rxresetdone_i_r;
      gtx3_rxresetdone_r2     <=   `DLY gtx3_rxresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx3_rxresetdone_r3   <=   `DLY gtx3_rxresetdone_r2;


  always @(posedge gtx0_txusrclk2_i or negedge gtx3_txresetdone_i)

  begin
    if (!gtx3_txresetdone_i)
    begin
      gtx3_txresetdone_r    <=   `DLY 1'b0;
      gtx3_txresetdone_r2   <=   `DLY 1'b0;
    end
    else
    begin
      gtx3_txresetdone_r    <=   `DLY gtx3_txresetdone_i;
      gtx3_txresetdone_r2   <=   `DLY gtx3_txresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx4_rxresetdone_i_r   <=   `DLY gtx4_rxresetdone_i;

  always @(posedge gtx0_txusrclk2_i or negedge gtx4_rxresetdone_i_r)

  begin
    if (!gtx4_rxresetdone_i_r)
    begin
      gtx4_rxresetdone_r      <=   `DLY 1'b0;
      gtx4_rxresetdone_r2     <=   `DLY 1'b0;
    end
    else
    begin
      gtx4_rxresetdone_r      <=   `DLY gtx4_rxresetdone_i_r;
      gtx4_rxresetdone_r2     <=   `DLY gtx4_rxresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx4_rxresetdone_r3   <=   `DLY gtx4_rxresetdone_r2;


  always @(posedge gtx0_txusrclk2_i or negedge gtx4_txresetdone_i)

  begin
    if (!gtx4_txresetdone_i)
    begin
      gtx4_txresetdone_r    <=   `DLY 1'b0;
      gtx4_txresetdone_r2   <=   `DLY 1'b0;
    end
    else
    begin
      gtx4_txresetdone_r    <=   `DLY gtx4_txresetdone_i;
      gtx4_txresetdone_r2   <=   `DLY gtx4_txresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx5_rxresetdone_i_r   <=   `DLY gtx5_rxresetdone_i;

  always @(posedge gtx0_txusrclk2_i or negedge gtx5_rxresetdone_i_r)

  begin
    if (!gtx5_rxresetdone_i_r)
    begin
      gtx5_rxresetdone_r      <=   `DLY 1'b0;
      gtx5_rxresetdone_r2     <=   `DLY 1'b0;
    end
    else
    begin
      gtx5_rxresetdone_r      <=   `DLY gtx5_rxresetdone_i_r;
      gtx5_rxresetdone_r2     <=   `DLY gtx5_rxresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx5_rxresetdone_r3   <=   `DLY gtx5_rxresetdone_r2;


  always @(posedge gtx0_txusrclk2_i or negedge gtx5_txresetdone_i)

  begin
    if (!gtx5_txresetdone_i)
    begin
      gtx5_txresetdone_r    <=   `DLY 1'b0;
      gtx5_txresetdone_r2   <=   `DLY 1'b0;
    end
    else
    begin
      gtx5_txresetdone_r    <=   `DLY gtx5_txresetdone_i;
      gtx5_txresetdone_r2   <=   `DLY gtx5_txresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx6_rxresetdone_i_r   <=   `DLY gtx6_rxresetdone_i;

  always @(posedge gtx0_txusrclk2_i or negedge gtx6_rxresetdone_i_r)

  begin
    if (!gtx6_rxresetdone_i_r)
    begin
      gtx6_rxresetdone_r      <=   `DLY 1'b0;
      gtx6_rxresetdone_r2     <=   `DLY 1'b0;
    end
    else
    begin
      gtx6_rxresetdone_r      <=   `DLY gtx6_rxresetdone_i_r;
      gtx6_rxresetdone_r2     <=   `DLY gtx6_rxresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx6_rxresetdone_r3   <=   `DLY gtx6_rxresetdone_r2;


  always @(posedge gtx0_txusrclk2_i or negedge gtx6_txresetdone_i)

  begin
    if (!gtx6_txresetdone_i)
    begin
      gtx6_txresetdone_r    <=   `DLY 1'b0;
      gtx6_txresetdone_r2   <=   `DLY 1'b0;
    end
    else
    begin
      gtx6_txresetdone_r    <=   `DLY gtx6_txresetdone_i;
      gtx6_txresetdone_r2   <=   `DLY gtx6_txresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx7_rxresetdone_i_r   <=   `DLY gtx7_rxresetdone_i;

  always @(posedge gtx0_txusrclk2_i or negedge gtx7_rxresetdone_i_r)

  begin
    if (!gtx7_rxresetdone_i_r)
    begin
      gtx7_rxresetdone_r      <=   `DLY 1'b0;
      gtx7_rxresetdone_r2     <=   `DLY 1'b0;
    end
    else
    begin
      gtx7_rxresetdone_r      <=   `DLY gtx7_rxresetdone_i_r;
      gtx7_rxresetdone_r2     <=   `DLY gtx7_rxresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx7_rxresetdone_r3   <=   `DLY gtx7_rxresetdone_r2;


  always @(posedge gtx0_txusrclk2_i or negedge gtx7_txresetdone_i)

  begin
    if (!gtx7_txresetdone_i)
    begin
      gtx7_txresetdone_r    <=   `DLY 1'b0;
      gtx7_txresetdone_r2   <=   `DLY 1'b0;
    end
    else
    begin
      gtx7_txresetdone_r    <=   `DLY gtx7_txresetdone_i;
      gtx7_txresetdone_r2   <=   `DLY gtx7_txresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx8_rxresetdone_i_r   <=   `DLY gtx8_rxresetdone_i;

  always @(posedge gtx0_txusrclk2_i or negedge gtx8_rxresetdone_i_r)

  begin
    if (!gtx8_rxresetdone_i_r)
    begin
      gtx8_rxresetdone_r      <=   `DLY 1'b0;
      gtx8_rxresetdone_r2     <=   `DLY 1'b0;
    end
    else
    begin
      gtx8_rxresetdone_r      <=   `DLY gtx8_rxresetdone_i_r;
      gtx8_rxresetdone_r2     <=   `DLY gtx8_rxresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx8_rxresetdone_r3   <=   `DLY gtx8_rxresetdone_r2;


  always @(posedge gtx0_txusrclk2_i or negedge gtx8_txresetdone_i)

  begin
    if (!gtx8_txresetdone_i)
    begin
      gtx8_txresetdone_r    <=   `DLY 1'b0;
      gtx8_txresetdone_r2   <=   `DLY 1'b0;
    end
    else
    begin
      gtx8_txresetdone_r    <=   `DLY gtx8_txresetdone_i;
      gtx8_txresetdone_r2   <=   `DLY gtx8_txresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx9_rxresetdone_i_r   <=   `DLY gtx9_rxresetdone_i;

  always @(posedge gtx0_txusrclk2_i or negedge gtx9_rxresetdone_i_r)

  begin
    if (!gtx9_rxresetdone_i_r)
    begin
      gtx9_rxresetdone_r      <=   `DLY 1'b0;
      gtx9_rxresetdone_r2     <=   `DLY 1'b0;
    end
    else
    begin
      gtx9_rxresetdone_r      <=   `DLY gtx9_rxresetdone_i_r;
      gtx9_rxresetdone_r2     <=   `DLY gtx9_rxresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx9_rxresetdone_r3   <=   `DLY gtx9_rxresetdone_r2;


  always @(posedge gtx0_txusrclk2_i or negedge gtx9_txresetdone_i)

  begin
    if (!gtx9_txresetdone_i)
    begin
      gtx9_txresetdone_r    <=   `DLY 1'b0;
      gtx9_txresetdone_r2   <=   `DLY 1'b0;
    end
    else
    begin
      gtx9_txresetdone_r    <=   `DLY gtx9_txresetdone_i;
      gtx9_txresetdone_r2   <=   `DLY gtx9_txresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx10_rxresetdone_i_r   <=   `DLY gtx10_rxresetdone_i;

  always @(posedge gtx0_txusrclk2_i or negedge gtx10_rxresetdone_i_r)

  begin
    if (!gtx10_rxresetdone_i_r)
    begin
      gtx10_rxresetdone_r      <=   `DLY 1'b0;
      gtx10_rxresetdone_r2     <=   `DLY 1'b0;
    end
    else
    begin
      gtx10_rxresetdone_r      <=   `DLY gtx10_rxresetdone_i_r;
      gtx10_rxresetdone_r2     <=   `DLY gtx10_rxresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx10_rxresetdone_r3   <=   `DLY gtx10_rxresetdone_r2;


  always @(posedge gtx0_txusrclk2_i or negedge gtx10_txresetdone_i)

  begin
    if (!gtx10_txresetdone_i)
    begin
      gtx10_txresetdone_r    <=   `DLY 1'b0;
      gtx10_txresetdone_r2   <=   `DLY 1'b0;
    end
    else
    begin
      gtx10_txresetdone_r    <=   `DLY gtx10_txresetdone_i;
      gtx10_txresetdone_r2   <=   `DLY gtx10_txresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx11_rxresetdone_i_r   <=   `DLY gtx11_rxresetdone_i;

  always @(posedge gtx0_txusrclk2_i or negedge gtx11_rxresetdone_i_r)

  begin
    if (!gtx11_rxresetdone_i_r)
    begin
      gtx11_rxresetdone_r      <=   `DLY 1'b0;
      gtx11_rxresetdone_r2     <=   `DLY 1'b0;
    end
    else
    begin
      gtx11_rxresetdone_r      <=   `DLY gtx11_rxresetdone_i_r;
      gtx11_rxresetdone_r2     <=   `DLY gtx11_rxresetdone_r;
    end
  end

  always @(posedge gtx0_txusrclk2_i)
    gtx11_rxresetdone_r3   <=   `DLY gtx11_rxresetdone_r2;


  always @(posedge gtx0_txusrclk2_i or negedge gtx11_txresetdone_i)

  begin
    if (!gtx11_txresetdone_i)
    begin
      gtx11_txresetdone_r    <=   `DLY 1'b0;
      gtx11_txresetdone_r2   <=   `DLY 1'b0;
    end
    else
    begin
      gtx11_txresetdone_r    <=   `DLY gtx11_txresetdone_i;
      gtx11_txresetdone_r2   <=   `DLY gtx11_txresetdone_r;
    end
  end

  assign  gtx0_gtxrxreset_i = GTXRXRESET_IN;
  assign  gtx0_gtxtxreset_i = GTXTXRESET_IN;
  assign  gtx1_gtxrxreset_i = GTXRXRESET_IN;
  assign  gtx1_gtxtxreset_i = GTXTXRESET_IN;
  assign  gtx2_gtxrxreset_i = GTXRXRESET_IN;
  assign  gtx2_gtxtxreset_i = GTXTXRESET_IN;
  assign  gtx3_gtxrxreset_i = GTXRXRESET_IN;
  assign  gtx3_gtxtxreset_i = GTXTXRESET_IN;
  assign  gtx4_gtxrxreset_i = GTXRXRESET_IN;
  assign  gtx4_gtxtxreset_i = GTXTXRESET_IN;
  assign  gtx5_gtxrxreset_i = GTXRXRESET_IN;
  assign  gtx5_gtxtxreset_i = GTXTXRESET_IN;
  assign  gtx6_gtxrxreset_i = GTXRXRESET_IN;
  assign  gtx6_gtxtxreset_i = GTXTXRESET_IN;
  assign  gtx7_gtxrxreset_i = GTXRXRESET_IN;
  assign  gtx7_gtxtxreset_i = GTXTXRESET_IN;
  assign  gtx8_gtxrxreset_i = GTXRXRESET_IN;
  assign  gtx8_gtxtxreset_i = GTXTXRESET_IN;
  assign  gtx9_gtxrxreset_i = GTXRXRESET_IN;
  assign  gtx9_gtxtxreset_i = GTXTXRESET_IN;
  assign  gtx10_gtxrxreset_i = GTXRXRESET_IN;
  assign  gtx10_gtxtxreset_i = GTXTXRESET_IN;
  assign  gtx11_gtxrxreset_i = GTXRXRESET_IN;
  assign  gtx11_gtxtxreset_i = GTXTXRESET_IN;

  assign  gtxtxreset_i                         =  tied_to_ground_i;
  assign  gtxrxreset_i                         =  tied_to_ground_i;
  assign  user_tx_reset_i                      =  tied_to_ground_i;
  assign  user_rx_reset_i                      =  tied_to_ground_i;
  assign  mux_sel_i                            =  tied_to_ground_vec_i[3:0];
  assign  gtx0_plltxreset_i                    =  tied_to_ground_i;
  assign  gtx0_loopback_i                      =  tied_to_ground_vec_i[2:0];
  assign  gtx0_txdiffctrl_i                    =  4'b1010;
  assign  gtx0_txpreemphasis_i                 =  tied_to_ground_vec_i[3:0];
  assign  gtx0_txpostemphasis_i                =  tied_to_ground_vec_i[4:0];
  assign  gtx0_txenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx0_txprbsforceerr_i                =  tied_to_ground_i;
  assign  gtx0_pllrxreset_i                    =  tied_to_ground_i;
  assign  gtx0_rxeqmix_i                       =  tied_to_ground_vec_i[2:0];
  assign  gtx0_prbscntreset_i                  =  tied_to_ground_i;
  assign  gtx0_rxenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx1_plltxreset_i                    =  tied_to_ground_i;
  assign  gtx1_loopback_i                      =  tied_to_ground_vec_i[2:0];
  assign  gtx1_txdiffctrl_i                    =  4'b1010;
  assign  gtx1_txpreemphasis_i                 =  tied_to_ground_vec_i[3:0];
  assign  gtx1_txpostemphasis_i                =  tied_to_ground_vec_i[4:0];
  assign  gtx1_txenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx1_txprbsforceerr_i                =  tied_to_ground_i;
  assign  gtx1_pllrxreset_i                    =  tied_to_ground_i;
  assign  gtx1_rxeqmix_i                       =  tied_to_ground_vec_i[2:0];
  assign  gtx1_prbscntreset_i                  =  tied_to_ground_i;
  assign  gtx1_rxenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx2_plltxreset_i                    =  tied_to_ground_i;
  assign  gtx2_loopback_i                      =  tied_to_ground_vec_i[2:0];
  assign  gtx2_txdiffctrl_i                    =  4'b1010;
  assign  gtx2_txpreemphasis_i                 =  tied_to_ground_vec_i[3:0];
  assign  gtx2_txpostemphasis_i                =  tied_to_ground_vec_i[4:0];
  assign  gtx2_txenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx2_txprbsforceerr_i                =  tied_to_ground_i;
  assign  gtx2_pllrxreset_i                    =  tied_to_ground_i;
  assign  gtx2_rxeqmix_i                       =  tied_to_ground_vec_i[2:0];
  assign  gtx2_prbscntreset_i                  =  tied_to_ground_i;
  assign  gtx2_rxenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx3_plltxreset_i                    =  tied_to_ground_i;
  assign  gtx3_loopback_i                      =  tied_to_ground_vec_i[2:0];
  assign  gtx3_txdiffctrl_i                    =  4'b1010;
  assign  gtx3_txpreemphasis_i                 =  tied_to_ground_vec_i[3:0];
  assign  gtx3_txpostemphasis_i                =  tied_to_ground_vec_i[4:0];
  assign  gtx3_txenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx3_txprbsforceerr_i                =  tied_to_ground_i;
  assign  gtx3_pllrxreset_i                    =  tied_to_ground_i;
  assign  gtx3_rxeqmix_i                       =  tied_to_ground_vec_i[2:0];
  assign  gtx3_prbscntreset_i                  =  tied_to_ground_i;
  assign  gtx3_rxenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx4_plltxreset_i                    =  tied_to_ground_i;
  assign  gtx4_loopback_i                      =  tied_to_ground_vec_i[2:0];
  assign  gtx4_txdiffctrl_i                    =  4'b1010;
  assign  gtx4_txpreemphasis_i                 =  tied_to_ground_vec_i[3:0];
  assign  gtx4_txpostemphasis_i                =  tied_to_ground_vec_i[4:0];
  assign  gtx4_txenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx4_txprbsforceerr_i                =  tied_to_ground_i;
  assign  gtx4_pllrxreset_i                    =  tied_to_ground_i;
  assign  gtx4_rxeqmix_i                       =  tied_to_ground_vec_i[2:0];
  assign  gtx4_prbscntreset_i                  =  tied_to_ground_i;
  assign  gtx4_rxenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx5_plltxreset_i                    =  tied_to_ground_i;
  assign  gtx5_loopback_i                      =  tied_to_ground_vec_i[2:0];
  assign  gtx5_txdiffctrl_i                    =  4'b1010;
  assign  gtx5_txpreemphasis_i                 =  tied_to_ground_vec_i[3:0];
  assign  gtx5_txpostemphasis_i                =  tied_to_ground_vec_i[4:0];
  assign  gtx5_txenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx5_txprbsforceerr_i                =  tied_to_ground_i;
  assign  gtx5_pllrxreset_i                    =  tied_to_ground_i;
  assign  gtx5_rxeqmix_i                       =  tied_to_ground_vec_i[2:0];
  assign  gtx5_prbscntreset_i                  =  tied_to_ground_i;
  assign  gtx5_rxenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx6_plltxreset_i                    =  tied_to_ground_i;
  assign  gtx6_loopback_i                      =  tied_to_ground_vec_i[2:0];
  assign  gtx6_txdiffctrl_i                    =  4'b1010;
  assign  gtx6_txpreemphasis_i                 =  tied_to_ground_vec_i[3:0];
  assign  gtx6_txpostemphasis_i                =  tied_to_ground_vec_i[4:0];
  assign  gtx6_txenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx6_txprbsforceerr_i                =  tied_to_ground_i;
  assign  gtx6_pllrxreset_i                    =  tied_to_ground_i;
  assign  gtx6_rxeqmix_i                       =  tied_to_ground_vec_i[2:0];
  assign  gtx6_prbscntreset_i                  =  tied_to_ground_i;
  assign  gtx6_rxenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx7_plltxreset_i                    =  tied_to_ground_i;
  assign  gtx7_loopback_i                      =  tied_to_ground_vec_i[2:0];
  assign  gtx7_txdiffctrl_i                    =  4'b1010;
  assign  gtx7_txpreemphasis_i                 =  tied_to_ground_vec_i[3:0];
  assign  gtx7_txpostemphasis_i                =  tied_to_ground_vec_i[4:0];
  assign  gtx7_txenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx7_txprbsforceerr_i                =  tied_to_ground_i;
  assign  gtx7_pllrxreset_i                    =  tied_to_ground_i;
  assign  gtx7_rxeqmix_i                       =  tied_to_ground_vec_i[2:0];
  assign  gtx7_prbscntreset_i                  =  tied_to_ground_i;
  assign  gtx7_rxenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx8_plltxreset_i                    =  tied_to_ground_i;
  assign  gtx8_loopback_i                      =  tied_to_ground_vec_i[2:0];
  assign  gtx8_txdiffctrl_i                    =  4'b1010;
  assign  gtx8_txpreemphasis_i                 =  tied_to_ground_vec_i[3:0];
  assign  gtx8_txpostemphasis_i                =  tied_to_ground_vec_i[4:0];
  assign  gtx8_txenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx8_txprbsforceerr_i                =  tied_to_ground_i;
  assign  gtx8_pllrxreset_i                    =  tied_to_ground_i;
  assign  gtx8_rxeqmix_i                       =  tied_to_ground_vec_i[2:0];
  assign  gtx8_prbscntreset_i                  =  tied_to_ground_i;
  assign  gtx8_rxenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx9_plltxreset_i                    =  tied_to_ground_i;
  assign  gtx9_loopback_i                      =  tied_to_ground_vec_i[2:0];
  assign  gtx9_txdiffctrl_i                    =  4'b1010;
  assign  gtx9_txpreemphasis_i                 =  tied_to_ground_vec_i[3:0];
  assign  gtx9_txpostemphasis_i                =  tied_to_ground_vec_i[4:0];
  assign  gtx9_txenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx9_txprbsforceerr_i                =  tied_to_ground_i;
  assign  gtx9_pllrxreset_i                    =  tied_to_ground_i;
  assign  gtx9_rxeqmix_i                       =  tied_to_ground_vec_i[2:0];
  assign  gtx9_prbscntreset_i                  =  tied_to_ground_i;
  assign  gtx9_rxenprbstst_i                   =  tied_to_ground_vec_i[2:0];
  assign  gtx10_plltxreset_i                   =  tied_to_ground_i;
  assign  gtx10_loopback_i                     =  tied_to_ground_vec_i[2:0];
  assign  gtx10_txdiffctrl_i                   =  4'b1010;
  assign  gtx10_txpreemphasis_i                =  tied_to_ground_vec_i[3:0];
  assign  gtx10_txpostemphasis_i               =  tied_to_ground_vec_i[4:0];
  assign  gtx10_txenprbstst_i                  =  tied_to_ground_vec_i[2:0];
  assign  gtx10_txprbsforceerr_i               =  tied_to_ground_i;
  assign  gtx10_pllrxreset_i                   =  tied_to_ground_i;
  assign  gtx10_rxeqmix_i                      =  tied_to_ground_vec_i[2:0];
  assign  gtx10_prbscntreset_i                 =  tied_to_ground_i;
  assign  gtx10_rxenprbstst_i                  =  tied_to_ground_vec_i[2:0];
  assign  gtx11_plltxreset_i                   =  tied_to_ground_i;
  assign  gtx11_loopback_i                     =  tied_to_ground_vec_i[2:0];
  assign  gtx11_txdiffctrl_i                   =  4'b1010;
  assign  gtx11_txpreemphasis_i                =  tied_to_ground_vec_i[3:0];
  assign  gtx11_txpostemphasis_i               =  tied_to_ground_vec_i[4:0];
  assign  gtx11_txenprbstst_i                  =  tied_to_ground_vec_i[2:0];
  assign  gtx11_txprbsforceerr_i               =  tied_to_ground_i;
  assign  gtx11_pllrxreset_i                   =  tied_to_ground_i;
  assign  gtx11_rxeqmix_i                      =  tied_to_ground_vec_i[2:0];
  assign  gtx11_prbscntreset_i                 =  tied_to_ground_i;
  assign  gtx11_rxenprbstst_i                  =  tied_to_ground_vec_i[2:0];
  
  wire [35:0] CONTROL0;
  wire [35:0] CONTROL1;
  wire [15:0] ila_i;
  reg [7:0] v_led;
  wire [7:0] v_button;
  ICON_2p ICON_debug (
            .CONTROL0(CONTROL0), // INOUT BUS [35:0]
            .CONTROL1(CONTROL1) // INOUT BUS [35:0]
          );
  ILA_error ILA_error (
              .CONTROL(CONTROL0), // INOUT BUS [35:0]
              .CLK(drp_clk_in_i), // IN
              .TRIG0({gtx_1_data_valid,gtx1_rxprbserr_i,gtx_1_data_out[14:0]})
            );
  VIO_fp VIO_fp (
           .CONTROL(CONTROL1), // INOUT BUS [35:0]
           .ASYNC_IN(v_led), // IN BUS [7:0]
           .ASYNC_OUT(v_button) // OUT BUS [7:0]
         );
endmodule

