<!doctype html><html class="not-ready lg:text-base" style=--bg:#faf8f1 lang=zh-cn><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>Verilog 转 Spice 网表 - 退思轩</title><meta name=theme-color><meta name=description content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 1 2 3 4 5"><meta name=author content="Kai Wang"><link rel="preload stylesheet" as=style href=https://kwang.life/main.min.css><script defer src=https://kwang.life/highlight.min.js onload=hljs.initHighlightingOnLoad()></script>
<link rel=preload as=image href=https://kwang.life/theme.png><link rel=icon href=https://kwang.life/favicon.ico><link rel=apple-touch-icon href=https://kwang.life/apple-touch-icon.png><meta name=generator content="Hugo 0.100.2"><link rel=alternate type=text/plain href=https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/index.md title=退思轩><script type=application/javascript>var doNotTrack=!1;doNotTrack||(function(e,o,i,a,t,n,s){e.GoogleAnalyticsObject=t,e[t]=e[t]||function(){(e[t].q=e[t].q||[]).push(arguments)},e[t].l=1*new Date,n=o.createElement(i),s=o.getElementsByTagName(i)[0],n.async=1,n.src=a,s.parentNode.insertBefore(n,s)}(window,document,'script','https://www.google-analytics.com/analytics.js','ga'),ga('create','UA-37961659-1','auto'),ga('send','pageview'))</script><meta itemprop=name content="Verilog 转 Spice 网表"><meta itemprop=description content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 1 2 3 4 5"><meta itemprop=datePublished content="2022-06-27T17:37:00+08:00"><meta itemprop=dateModified content="2022-06-27T17:37:00+08:00"><meta itemprop=wordCount content="810"><meta itemprop=image content="https://kwang.life/images/favicons/logo.png"><meta itemprop=keywords content="数模混合集成电路,Verilog,Spice,"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://kwang.life/images/favicons/logo.png"><meta name=twitter:title content="Verilog 转 Spice 网表"><meta name=twitter:description content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 1 2 3 4 5"></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-3xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://kwang.life>退思轩</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove('not-ready')},10);const btnMenu=document.querySelector('.btn-menu');btnMenu.addEventListener('click',()=>{htmlClass.toggle('open')});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg='#faf8f1'.replace(/"/g,''),setDark=e=>{metaTheme.setAttribute('content',e?'#000':lightBg),htmlClass[e?'add':'remove']('dark'),localStorage.setItem('dark',e)},darkScheme=window.matchMedia('(prefers-color-scheme: dark)');if(htmlClass.contains('dark'))setDark(!0);else{const e=localStorage.getItem('dark');setDark(e?e==='true':darkScheme.matches)}darkScheme.addEventListener('change',e=>{setDark(e.matches)});const btnDark=document.querySelector('.btn-dark');btnDark.addEventListener('click',()=>{setDark(localStorage.getItem('dark')!=='true')})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/posts/>所有文章</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tags/>标签</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/categories/>分类</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/friends/>友链</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>关于</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-3xl px-8 pb-16 pt-12 dark:prose-invert"><article><header class=mb-16><h1 class="!my-0 pb-2.5">Verilog 转 Spice 网表</h1><div class="text-sm antialiased opacity-60"><time>Jun 27, 2022</time>
<span class=mx-1>&#183;</span>
<span>Kai Wang</span></div></header><section><p><code>v2lvs</code> 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 <code>v2lvs</code> 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>v21vs</span> <span class=o>-</span><span class=mi>64</span> <span class=o>-</span>sn <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-v</span> ..<span class=o>/</span>..<span class=o>/</span>..<span class=o>/</span>..<span class=o>/</span><span class=mi>0</span>UTPUT<span class=o>/</span>TOP_TSCam.pg.v<span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-v</span> .<span class=o>/</span>Pixel.pg.v <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>PDK<span class=o>/</span>SMIC<span class=o>/</span>SMIC55LL<span class=o>/</span>SPDK55LL_ULP_09121825_OA_CDS_V1.16_2<span class=o>/</span>smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2<span class=o>/</span>Calibre<span class=o>/</span>LVS<span class=o>/</span>empty_subckt.sp <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>STD_CELL<span class=o>/</span>SMIC-55<span class=o>/</span>SCC55NLL_HD_LVT_V2.0b<span class=o>/</span>SCC55NLL_HD_LVT_V2p0b<span class=o>/</span>cdl<span class=o>/</span>SCC55NLL_HD_LVT_V2p0.cdl <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>STD CELL<span class=o>/</span>SMIC-55<span class=o>/</span>I0<span class=o>/</span>SP55NLLD2RP OV3 VOp7<span class=o>/</span><span class=mi>1</span>vs<span class=o>/</span>SP55NLLD2RP_OV3_VOp7.sp <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s.</span><span class=o>/</span>SPAD.cdl <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-o</span> TOP_TSCam.cdl
</span></span></code></pre></td></tr></table></div></div><p>关于 <code>v2lvs</code> 更详细的指令介绍如下所示：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span><span class=lnt>25
</span><span class=lnt>26
</span><span class=lnt>27
</span><span class=lnt>28
</span><span class=lnt>29
</span><span class=lnt>30
</span><span class=lnt>31
</span><span class=lnt>32
</span><span class=lnt>33
</span><span class=lnt>34
</span><span class=lnt>35
</span><span class=lnt>36
</span><span class=lnt>37
</span><span class=lnt>38
</span><span class=lnt>39
</span><span class=lnt>40
</span><span class=lnt>41
</span><span class=lnt>42
</span><span class=lnt>43
</span><span class=lnt>44
</span><span class=lnt>45
</span><span class=lnt>46
</span><span class=lnt>47
</span><span class=lnt>48
</span><span class=lnt>49
</span><span class=lnt>50
</span><span class=lnt>51
</span><span class=lnt>52
</span><span class=lnt>53
</span><span class=lnt>54
</span><span class=lnt>55
</span><span class=lnt>56
</span><span class=lnt>57
</span><span class=lnt>58
</span><span class=lnt>59
</span><span class=lnt>60
</span><span class=lnt>61
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-shell data-lang=shell><span class=line><span class=cl>-a &lt;c1&gt;<span class=o>[</span>&lt;c2&gt;<span class=o>]</span>    : Change array delimiters from the default <span class=s2>&#34;[]&#34;</span>. 
</span></span><span class=line><span class=cl>                 :     c1 replaces left side <span class=s1>&#39;[&#39;</span>. 
</span></span><span class=line><span class=cl>                 :     c2 optionally replaces right side <span class=s1>&#39;]&#39;</span>. 
</span></span><span class=line><span class=cl>-addpin &lt;pin&gt;    : Add &lt;pin&gt; to the signature of any Verilog module that does not have it. 
</span></span><span class=line><span class=cl>                     Connect &lt;pin&gt; to port &lt;pin&gt; in all instances that <span class=k>do</span> not already have a 
</span></span><span class=line><span class=cl>                     connection specified. 
</span></span><span class=line><span class=cl>                     Spice libraries parsed with -lsr and -lsp will not have pins added 
</span></span><span class=line><span class=cl>                     -addpin is not compatitble with -i. 
</span></span><span class=line><span class=cl>-b               : Preserve backslash character in escaped identifiers. 
</span></span><span class=line><span class=cl>-cb              : Prefer CALDRCLVSEVE<span class=o>(</span>Calibre CB<span class=o>)</span> license during license search.      
</span></span><span class=line><span class=cl>-c &lt;c1&gt;&lt;c2&gt;      : Change illegal spice characters c1 to c2. 
</span></span><span class=line><span class=cl>-cfg &lt;filename&gt;  : Config file <span class=k>for</span> passing IP blocks related information. This will    
</span></span><span class=line><span class=cl>                     bring a custom spice file in to the Verilog and call a top level  
</span></span><span class=line><span class=cl>                     subckt from the Verilog.                                          
</span></span><span class=line><span class=cl>-e               : Generate empty .SUBCKT statements <span class=o>(</span>no instances are translated<span class=o>)</span>     
</span></span><span class=line><span class=cl>                     -e is useful <span class=k>for</span> generating <span class=s2>&#34;black box&#34;</span> subcircuits from library files 
</span></span><span class=line><span class=cl>-h<span class=o>[</span>elp<span class=o>]</span>          : Help.  Prints this message.                                         
</span></span><span class=line><span class=cl>-i               : Make calls using pins in order <span class=o>(</span>traditional spice<span class=o>)</span> not with <span class=nv>$PINS</span>.  
</span></span><span class=line><span class=cl>                     For non-Calibre use only, avoid using -i option <span class=k>for</span> LVS.            
</span></span><span class=line><span class=cl>-ictrace         : Prefer ICTRACE license during license search.                       
</span></span><span class=line><span class=cl>-incvdir         : Add INCLUDE path <span class=k>for</span> files <span class=sb>`</span>include<span class=err>&#39;</span>ed from verilog files.          
</span></span><span class=line><span class=cl>-l &lt;filename&gt;    : Defines the Verilog library file name <span class=o>(</span>the library is not translated<span class=o>)</span>.  
</span></span><span class=line><span class=cl>                     The library file is parsed <span class=k>for</span> interface pin configurations<span class=o>(</span>see -s<span class=o>)</span>.  
</span></span><span class=line><span class=cl>-lsp &lt;filename&gt;  : Spice library file name, pin mode. The Spice file is parsed <span class=k>for</span>     
</span></span><span class=line><span class=cl>                     interface configurations. Pins with pin <span class=k>select</span> <span class=o>([])</span> annotation are  
</span></span><span class=line><span class=cl>                     kept as individual pins using escaped identifiers. See also -lsr and -l. 
</span></span><span class=line><span class=cl>-lsr &lt;filename&gt;  : Spice library file name, range mode. The Spice file is parsed <span class=k>for</span>   
</span></span><span class=line><span class=cl>                     interface configurations. Pins with pin <span class=k>select</span> <span class=o>([])</span> annotation are  
</span></span><span class=line><span class=cl>                     assembled into Verilog ranges. See also -lsp and -l.              
</span></span><span class=line><span class=cl>-n               : Causes unconnected pins to get numbered connections starting at 1000.   
</span></span><span class=line><span class=cl>-o &lt;filename&gt;    : Defines the file <span class=k>for</span> the resulting Spice-like netlist to be used in   
</span></span><span class=line><span class=cl>                     the LVS <span class=o>(</span>layout versus schematic<span class=o>)</span> application. This result will   
</span></span><span class=line><span class=cl>                     include a translation of the Verilog netlist.                     
</span></span><span class=line><span class=cl>-s &lt;filename&gt;    : Causes the string .INCLUDE <span class=s2>&#34;filename&#34;</span> to be put at the beginning of   
</span></span><span class=line><span class=cl>                     the generated spice file <span class=o>(</span>-o<span class=o>)</span>.                                    
</span></span><span class=line><span class=cl>                     -s does not cause v2lvs to <span class=nb>read</span> the SPICE file <span class=o>(</span>see -lsr and -lsp<span class=o>)</span>.   
</span></span><span class=line><span class=cl>-s0 &lt;string&gt;     : Default global ground is changed to &lt;string&gt;.                       
</span></span><span class=line><span class=cl>-s1 &lt;string&gt;     : Default global power is changed to &lt;string&gt;.                        
</span></span><span class=line><span class=cl>-sk              : <span class=s2>&#34;supply0&#34;</span> and <span class=s2>&#34;supply1&#34;</span> nets are not connected to default power/ground. 
</span></span><span class=line><span class=cl>-sl              : <span class=s2>&#34;supply0&#34;</span> and <span class=s2>&#34;supply1&#34;</span> nets are not connected to globals.      
</span></span><span class=line><span class=cl>-sn              : Default power and ground nets are not connected to globals.         
</span></span><span class=line><span class=cl>-so &lt;filename&gt;   : Filename provides instance or module specific power/ground overrides.   
</span></span><span class=line><span class=cl>-t &lt;svdb_dir&gt;    : Causes an Calibre/XRC <span class=nb>source</span> template file to be written to an svdb database. 
</span></span><span class=line><span class=cl>-p &lt;string&gt;      : Defines a prefix to be used <span class=k>for</span> primitive gate instantiations.      
</span></span><span class=line><span class=cl>-u &lt;string&gt;      : Defines a prefix <span class=k>for</span> the naming of unnamed pins in module instantiations. 
</span></span><span class=line><span class=cl>-v &lt;filename&gt;    : Defines the Verilog design netlist file name.                       
</span></span><span class=line><span class=cl>-werror          : Treat Warnings as Errors <span class=o>(</span>-w &lt;n&gt; applies<span class=o>)</span>.                          
</span></span><span class=line><span class=cl>-w &lt;n&gt;           : Defines a warning messaged level 0-4. <span class=m>2</span> is the default.             
</span></span><span class=line><span class=cl>                         <span class=m>0</span> - no warnings.                                              
</span></span><span class=line><span class=cl>                         <span class=m>1</span> - level <span class=m>0</span> + warn skipped modules and multiple declarations of modules. 
</span></span><span class=line><span class=cl>                         <span class=m>2</span> - level <span class=m>1</span> warnings + calls to undeclared modules.           
</span></span><span class=line><span class=cl>                         <span class=m>3</span> - level <span class=m>2</span> warnings + called port array width mismatches.    
</span></span><span class=line><span class=cl>                                             + unsupported compiler directives.        
</span></span><span class=line><span class=cl>                         <span class=m>4</span> - level <span class=m>3</span> warnings + all ignored constructs.                
</span></span><span class=line><span class=cl>                           <span class=o>(</span>i.e. delays, charges etc<span class=o>)</span> 
</span></span><span class=line><span class=cl>-log &lt;filename&gt;  : Defines the log file which contains the error and warning messages.   
</span></span><span class=line><span class=cl>-undef_mod       : This switch tells v2lvs not to <span class=k>do</span> special handling <span class=k>for</span> undefined modules. 
</span></span><span class=line><span class=cl>-version         : Show v2lvs version.                                                 
</span></span><span class=line><span class=cl>-- &lt;a0&gt; &lt;a1&gt; ... : Pass arguments to the TCL script as an <span class=nv>$argv</span> list, access by <span class=s2>&#34;[lindex </span><span class=nv>$argv</span><span class=s2> </span><span class=nv>$n</span><span class=s2>]&#34;</span>. 
</span></span><span class=line><span class=cl>                     Only one <span class=s2>&#34;--&#34;</span> switch is allowed. 
</span></span><span class=line><span class=cl>                     Take care to properly escape special shell characters.
</span></span></code></pre></td></tr></table></div></div></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://kwang.life/tags/%E6%95%B0%E6%A8%A1%E6%B7%B7%E5%90%88%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF>数模混合集成电路</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://kwang.life/tags/verilog>Verilog</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://kwang.life/tags/spice>Spice</a></footer></article></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-3xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto>&copy; 2023
<a class=link href=https://kwang.life>退思轩</a></div><a class="link mx-6" href=https://gohugo.io/ rel=noopener target=_blank>Powered by Hugo️️</a>️
<a class=link href=https://github.com/nanxiaobei/hugo-paper rel=noopener target=_blank>✎ Paper</a></footer></body></html>