// Seed: 2243912703
macromodule module_0 (
    input tri id_0,
    input uwire id_1,
    output supply0 id_2
);
  tri1 id_4 = 1;
  module_2(
      id_4, id_4, id_4
  );
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    output wire id_5,
    output supply1 id_6
);
  wire id_8;
  module_0(
      id_2, id_2, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
