<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: sdk/inc/rtl87x3e/platform/rtl876x.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_4b32f0b8d8b8575ac29719fa14db2e24.html">inc</a></li><li class="navelem"><a class="el" href="dir_304a138b023bc48c72ed8cd6ab5016e2.html">rtl87x3e</a></li><li class="navelem"><a class="el" href="dir_7573270a720762d521f1450e5fe89e9f.html">platform</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rtl876x.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#ifndef RTL876X_H</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define RTL876X_H</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* ----------------Configuration of the cm4 Processor and Core Peripherals---------------- */</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__x3e___configuration__of___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">   54</a></span>&#160;<span class="preprocessor">#define __CM4_REV                      0x0001U    </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__x3e___configuration__of___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   55</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  1          </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group__x3e___configuration__of___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">   56</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT                  1          </span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__x3e___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   57</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               3          </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__x3e___configuration__of___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   58</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0          </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End of group 87x3e_Configuration_of_CMSIS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> *                              Types</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">*============================================================================*/</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">//compatible define</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gaf7cb12b462b4594bd759d1b4e241ec4c">   69</a></span>&#160;<span class="preprocessor">#define UART                            UART0</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga666eb0caeb12ec0e281415592ae89083">   72</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__x3d___r_t_l876x___exported__types.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="comment">/* -------------------  Cortex-M4 Processor Exceptions Numbers  ------------------- */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">   75</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>           = -14,      </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">   76</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>                = -13,      </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">   77</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>         = -12,      </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">   78</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                 = -11,      </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">   79</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>               = -10,      </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">   80</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                   =  -5,      </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">   81</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>             =  -4,      </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">   82</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                   =  -2,      </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">   83</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                  =  -1,      </div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="comment">/* INT_NUMBER = 64 */</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5827a2b634cbd1972cfaef13d7663c91">   85</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5827a2b634cbd1972cfaef13d7663c91">System_IRQn</a> = 0,</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">   86</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a>,</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa853674b1d857bdc362116aee03b9990">   87</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa853674b1d857bdc362116aee03b9990">BTMAC_IRQn</a>,</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6ae5ba88b7ef0593fbc93bc37408035f">   88</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6ae5ba88b7ef0593fbc93bc37408035f">DSP_IRQn</a>,</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5c6ce4e402b226f0a8532c2199e02b9d">   89</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5c6ce4e402b226f0a8532c2199e02b9d">RXI300_IRQn</a>,</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">   90</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>,</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">   91</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>,</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">   92</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>,</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a188ce125cbfdae9a544c17a69bb71ef4">   93</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a188ce125cbfdae9a544c17a69bb71ef4">SPORT0_RX_IRQn</a>,</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af8426e47af735aaafb74e1e649112568">   94</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af8426e47af735aaafb74e1e649112568">SPORT0_TX_IRQn</a>,</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">   95</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>,</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">   96</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>,</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">   97</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>,</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">   98</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>,</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">   99</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a>,</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">  100</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a>,</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">  101</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a>,</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a85c32cb93e9ec684d169a6928d1717fc">  102</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a85c32cb93e9ec684d169a6928d1717fc">Peripheral_IRQn</a>,</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a872d39c782a7745a3f84ede43a24dfa9">  103</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a872d39c782a7745a3f84ede43a24dfa9">GPIO_A0_IRQn</a>,</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5201cf969214df11d76fe44b4a733a18">  104</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5201cf969214df11d76fe44b4a733a18">GPIO_A1_IRQn</a>,</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a59c1a091755f651454d0a8c74cdbe6df">  105</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a59c1a091755f651454d0a8c74cdbe6df">GPIO_A_2_7_IRQn</a>,</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a390c8aae26385df4d5b68d56fbadfd73">  106</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a390c8aae26385df4d5b68d56fbadfd73">GPIO_A_8_15_IRQn</a>,</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa733f0833a9efd7263af92bf34238f5f">  107</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa733f0833a9efd7263af92bf34238f5f">GPIO_A_16_23_IRQn</a>,</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6dc685356a62f8c9ad22aa14e6532917">  108</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6dc685356a62f8c9ad22aa14e6532917">GPIO_A_24_31_IRQn</a>,</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a11f4cd3d22cb5c075735627a655577fc">  109</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a11f4cd3d22cb5c075735627a655577fc">SPORT1_RX_IRQn</a>,</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af8ec732cd2b509ea2ee6ee6a383ed07f">  110</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af8ec732cd2b509ea2ee6ee6a383ed07f">SPORT1_TX_IRQn</a>,</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a2ad803d2455488c3740d8bdf55bf7e00">  111</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a2ad803d2455488c3740d8bdf55bf7e00">ADP_DET_NVIC_IRQn</a>,</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0891ce3214a7137b5667664830ab6f30">  112</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0891ce3214a7137b5667664830ab6f30">VBAT_DET_NVIC_IRQn</a>,</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a044012cc98c2cfb96b052c45a187d595">  113</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a044012cc98c2cfb96b052c45a187d595">GDMA0_Channel0_IRQn</a>,</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad0309d73d5637537132284c4ebb69ab0">  114</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad0309d73d5637537132284c4ebb69ab0">GDMA0_Channel1_IRQn</a>,</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5736bd0f644ff34a233813abb6637624">  115</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5736bd0f644ff34a233813abb6637624">GDMA0_Channel2_IRQn</a>,</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a043ba8ef1695c40c114d973588c5d6cd">  116</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a043ba8ef1695c40c114d973588c5d6cd">GDMA0_Channel3_IRQn</a>,</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6ed23cf438372436b42d44603153c69a">  117</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6ed23cf438372436b42d44603153c69a">GDMA0_Channel4_IRQn</a>,</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad103aa783b929093781f0e255e2dc596">  118</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad103aa783b929093781f0e255e2dc596">GDMA0_Channel5_IRQn</a>,</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7652506bb47883d39a3c7d4e1ea09dec">  119</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7652506bb47883d39a3c7d4e1ea09dec">GDMA0_Channel6_IRQn</a>,</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8dd195ffe956f85f6c4286c9e0e3c045">  120</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8dd195ffe956f85f6c4286c9e0e3c045">GDMA0_Channel7_IRQn</a>,</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7178aec39509023099462ff9713a2dde">  121</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7178aec39509023099462ff9713a2dde">GDMA0_Channel8_IRQn</a>,</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aae08393ada7e372b30cc96c544e7fcaa">  122</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aae08393ada7e372b30cc96c544e7fcaa">GPIO_B_0_7_IRQn</a>,</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a28de39d452783895808c0bfcec391948">  123</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a28de39d452783895808c0bfcec391948">GPIO_B_8_15_IRQn</a>,</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a525a48a32dab751735d1a559d5019c66">  124</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a525a48a32dab751735d1a559d5019c66">GPIO_B_16_23_IRQn</a>,</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1674268c6cc962e751a9a2be22b77292">  125</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1674268c6cc962e751a9a2be22b77292">GPIO_B_24_31_IRQn</a>,</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">  126</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>,</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">  127</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>,</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">  128</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>,</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">  129</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a>,</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa1bd789646140c7acbbab235b78b3545">  130</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa1bd789646140c7acbbab235b78b3545">KeyScan_IRQn</a>,</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a59082da14040ed6cf7410cc2d0909c42">  131</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a59082da14040ed6cf7410cc2d0909c42">QDEC_IRQn</a>,</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">  132</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a>,</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a81ccffb1a52ff39f22264f3b858f1e6c">  133</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a81ccffb1a52ff39f22264f3b858f1e6c">USB_ISOC_IRQn</a>,</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0ffa7b84fb64c4ea0b485ee6e156db4c">  134</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0ffa7b84fb64c4ea0b485ee6e156db4c">SPIC0_IRQn</a>,</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b5e4c65b24c17cc8228eac680dd16fe">  135</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b5e4c65b24c17cc8228eac680dd16fe">SPIC1_IRQn</a>,</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abdebd2da33fa21182173ad39b5d7b3ff">  136</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abdebd2da33fa21182173ad39b5d7b3ff">SPIC2_IRQn</a>,</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ac0abc3db038c0f8473f5d98e1c0a5c09">  137</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ac0abc3db038c0f8473f5d98e1c0a5c09">SPIC3_IRQn</a>,</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">  138</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>,</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2">  139</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a>,</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">  140</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>,</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a2900772c06bf617252e45c70b0b148bc">  141</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a2900772c06bf617252e45c70b0b148bc">ASRC0_IRQn</a>,</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a69e017294b9e1e54450d94c0c691aa0f">  142</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a69e017294b9e1e54450d94c0c691aa0f">ASRC1_IRQn</a>,</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab54c4a38cfa3088df5f1281d34fbe07e">  143</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab54c4a38cfa3088df5f1281d34fbe07e">I8080_IRQn</a>,</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4afe29185005d3709f6b02cae522a6f1">  144</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4afe29185005d3709f6b02cae522a6f1">ISO7816_IRQn</a>,</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0ecfc81cc13881c0671f08c2acc67d27">  145</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0ecfc81cc13881c0671f08c2acc67d27">SDIO0_IRQn</a>,</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1ad818ca808cbbf83843205ec8e51b7a">  146</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1ad818ca808cbbf83843205ec8e51b7a">SPORT2_RX_IRQn</a>,</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a01326a8440251bda2a21a1fad7446994">  147</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a01326a8440251bda2a21a1fad7446994">ANC_IRQn</a>,</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aff9326700d945f9972b4ee1dfb0a157f">  148</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aff9326700d945f9972b4ee1dfb0a157f">TOUCH_IRQn</a>,</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="comment">/* second level interrupt (Peripheral_IRQn), not directly connect to NVIC */</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a46482f513ee00df0c29fddd13f59a091">  150</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a46482f513ee00df0c29fddd13f59a091">MFB_DET_L_IRQn</a>,</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a630756d9a816603f9bd5cec82ec5dd6d">  151</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a630756d9a816603f9bd5cec82ec5dd6d">PTA_Mailbox_IRQn</a>,</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1262890b2c0f3f380913e71be9c66588">  152</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1262890b2c0f3f380913e71be9c66588">USB_UTMI_SUSPEND_N_IRQn</a>,</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abeeba60b6f454bd82431ed946d20c4f6">  153</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abeeba60b6f454bd82431ed946d20c4f6">IR_IRQn</a>,</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3">  154</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3">TRNG_IRQn</a>,</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3240f66bd05471bfa3444969412c37a0">  155</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3240f66bd05471bfa3444969412c37a0">PSRAMC_IRQn</a>,</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af7f33fa618072c354353e433d357124e">  156</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af7f33fa618072c354353e433d357124e">LPCOMP_IRQn</a>,</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a9fdaf761f5b2b3739f95ffae6d5fe730">  157</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a9fdaf761f5b2b3739f95ffae6d5fe730">Timer5_Peri_IRQn</a>,</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3e9bae26f484d4499b4f701a3e9aa646">  158</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3e9bae26f484d4499b4f701a3e9aa646">Timer6_Peri_IRQn</a>,</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8202d5e0c65234a83d0b435d439c170e">  159</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8202d5e0c65234a83d0b435d439c170e">Timer7_Peri_IRQn</a>,</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4d7a0364978c8cfa280998d1ebf5e8bb">  160</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4d7a0364978c8cfa280998d1ebf5e8bb">Peri_10_IRQn</a>,</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa385cfa322ec8a91ae05107c6ac8bcd8">  161</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa385cfa322ec8a91ae05107c6ac8bcd8">Peri_11_IRQn</a>,</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a506d1c1f8f6f188f3792bc651feb5294">  162</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a506d1c1f8f6f188f3792bc651feb5294">VBAT_DET_IRQn</a>,</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8cd2eeb1753540bd16ede7b0b9122d1f">  163</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8cd2eeb1753540bd16ede7b0b9122d1f">ADP_DET_IRQn</a>,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;} <a class="code" href="group__x3d___r_t_l876x___exported__types.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>, *<a class="code" href="group__x3d___r_t_l876x___exported__types.html#gaa6e16842d2327b6d105cef5c172bb97b">PIRQn_Type</a>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gacff5107ec055e6cebcaf950a55ee9c7b">  166</a></span>&#160;<span class="preprocessor">#define GPIO0_IRQn              GPIO_A0_IRQn</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga196707655d660ea4ebd759f4a4335c24">  167</a></span>&#160;<span class="preprocessor">#define GPIO1_IRQn              GPIO_A1_IRQn</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga503fce1407c662ac496bd4c3ac2be69f">  168</a></span>&#160;<span class="preprocessor">#define GPIO2_IRQn              GPIO_A_2_7_IRQn</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gad4b4b16a8d103781489c68f020271c32">  169</a></span>&#160;<span class="preprocessor">#define GPIO3_IRQn              GPIO_A_2_7_IRQn</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gabb64baf2a141241fadfb06bf8860058a">  170</a></span>&#160;<span class="preprocessor">#define GPIO4_IRQn              GPIO_A_2_7_IRQn</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga3cc5c44d5201953d21f8825cbedb9e9b">  171</a></span>&#160;<span class="preprocessor">#define GPIO5_IRQn              GPIO_A_2_7_IRQn</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga448c06f0aac5d66dab4c0bb56aab25b7">  172</a></span>&#160;<span class="preprocessor">#define GPIO6_IRQn              GPIO_A_2_7_IRQn</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga5a503cc4f32e8d921a04736b577cb6bc">  173</a></span>&#160;<span class="preprocessor">#define GPIO7_IRQn              GPIO_A_2_7_IRQn</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga3572dcd70ea89d973eadbc4d83efa992">  174</a></span>&#160;<span class="preprocessor">#define GPIO8_IRQn              GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gac100b77d3154d4efc6b91d7d8ddf25e2">  175</a></span>&#160;<span class="preprocessor">#define GPIO9_IRQn              GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga77c9def479b933052790b48bd1b678d0">  176</a></span>&#160;<span class="preprocessor">#define GPIO10_IRQn             GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga1122c59e4479e790aea720793dc80833">  177</a></span>&#160;<span class="preprocessor">#define GPIO11_IRQn             GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga1c0b04c4076c53417c987b6564418489">  178</a></span>&#160;<span class="preprocessor">#define GPIO12_IRQn             GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gae29c6783c1b67701daf91669949da755">  179</a></span>&#160;<span class="preprocessor">#define GPIO13_IRQn             GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga9f647abb886e1b0364d3f0e065b5a840">  180</a></span>&#160;<span class="preprocessor">#define GPIO14_IRQn             GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gabd2db090e5c75095311d8bf509126e3d">  181</a></span>&#160;<span class="preprocessor">#define GPIO15_IRQn             GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga44b10927f8f271805aa3f6e0a79661a0">  182</a></span>&#160;<span class="preprocessor">#define GPIO16_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga8eb3b173fbcad3acab0c4e6b5ee7fda1">  183</a></span>&#160;<span class="preprocessor">#define GPIO17_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga8b00343a14e1268c016dfa1e2682e7ce">  184</a></span>&#160;<span class="preprocessor">#define GPIO18_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga671aeacbe8c3aa3d09852337f5ad83f9">  185</a></span>&#160;<span class="preprocessor">#define GPIO19_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga28f6b17f25090ef2f026d28c878e596c">  186</a></span>&#160;<span class="preprocessor">#define GPIO20_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga20283afac7727d6b03d4d3f9ca50dd6b">  187</a></span>&#160;<span class="preprocessor">#define GPIO21_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gab8ba6987afca6aa7e5f215a6215b6c23">  188</a></span>&#160;<span class="preprocessor">#define GPIO22_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gae5a49f44d7b970963eba3cbe7cdf4c46">  189</a></span>&#160;<span class="preprocessor">#define GPIO23_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gaac15ea555c504025ec5750ea44801c5a">  190</a></span>&#160;<span class="preprocessor">#define GPIO24_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga80451dbcdf039d84d874c4b7c659dc5d">  191</a></span>&#160;<span class="preprocessor">#define GPIO25_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga850985aa320ae65ae34c401287653aee">  192</a></span>&#160;<span class="preprocessor">#define GPIO26_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gac874e66d6809a79d4a9a7fe493107d51">  193</a></span>&#160;<span class="preprocessor">#define GPIO27_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga285eb0306c90c0ff55b6189268e87d6e">  194</a></span>&#160;<span class="preprocessor">#define GPIO28_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga15f7c9e5d1173d952325c38c98bdf8c9">  195</a></span>&#160;<span class="preprocessor">#define GPIO29_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga425879433588ba614245ffa03dd0c7a4">  196</a></span>&#160;<span class="preprocessor">#define GPIO30_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga65c363a732ef5e448f3c318c0d8235cc">  197</a></span>&#160;<span class="preprocessor">#define GPIO31_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga627a02407362910b9d1177003372fc6e">  199</a></span>&#160;<span class="preprocessor">#define  GPIO32_IRQn            GPIO_B_0_7_IRQn</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gaa01d8aa683c21eb127e986aabb34a1ad">  200</a></span>&#160;<span class="preprocessor">#define  GPIO33_IRQn            GPIO_B_0_7_IRQn</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gac841012f25f0e20a7a030c4a9c916fea">  201</a></span>&#160;<span class="preprocessor">#define  GPIO34_IRQn            GPIO_B_0_7_IRQn</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga5e9b8c13931239c962f9fd2fb37d2a78">  202</a></span>&#160;<span class="preprocessor">#define  GPIO35_IRQn            GPIO_B_0_7_IRQn</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga087a29b8e59c89dfe09777fb19d2842b">  203</a></span>&#160;<span class="preprocessor">#define  GPIO36_IRQn            GPIO_B_0_7_IRQn</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga7033c02289e889a63e347cb0daff4f75">  204</a></span>&#160;<span class="preprocessor">#define  GPIO37_IRQn            GPIO_B_0_7_IRQn</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga89b3f0115e2f8fb726b53b739f244e5b">  205</a></span>&#160;<span class="preprocessor">#define  GPIO38_IRQn            GPIO_B_0_7_IRQn</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga59fb19770277feb74c8ff74634b8df79">  206</a></span>&#160;<span class="preprocessor">#define  GPIO39_IRQn            GPIO_B_0_7_IRQn</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gaad4008acdffe9cf66026f033ffa121c8">  207</a></span>&#160;<span class="preprocessor">#define  GPIO40_IRQn            GPIO_B_8_15_IRQn</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gaeeda59ed2a00bb6b33d3dbabaa5b882e">  208</a></span>&#160;<span class="preprocessor">#define  GPIO41_IRQn            GPIO_B_8_15_IRQn</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga607aafa9eda7b3aae327c94c9a7e5326">  209</a></span>&#160;<span class="preprocessor">#define  GPIO42_IRQn            GPIO_B_8_15_IRQn</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga333c2bf94b41ff3e92d9308a733ba580">  210</a></span>&#160;<span class="preprocessor">#define  GPIO43_IRQn            GPIO_B_8_15_IRQn</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga4267f9ea0e2b0cd8bcac6f8d9f20f944">  211</a></span>&#160;<span class="preprocessor">#define  GPIO44_IRQn            GPIO_B_8_15_IRQn</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gacd80de463fccf2a17b3595b881b5c748">  212</a></span>&#160;<span class="preprocessor">#define  GPIO45_IRQn            GPIO_B_8_15_IRQn</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga061bdc89c9037a964bfc0811357f550a">  213</a></span>&#160;<span class="preprocessor">#define  GPIO46_IRQn            GPIO_B_8_15_IRQn</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga3bebf6b15ee25ee40c5b910e5e86e3cb">  214</a></span>&#160;<span class="preprocessor">#define  GPIO47_IRQn            GPIO_B_8_15_IRQn</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga2a59bafba4b5780c63e8f10e17d72b45">  215</a></span>&#160;<span class="preprocessor">#define  GPIO48_IRQn            GPIO_B_16_23_IRQn</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga9599d87b7e6c21d8c8d71b9fcfa1808a">  216</a></span>&#160;<span class="preprocessor">#define  GPIO49_IRQn            GPIO_B_16_23_IRQn</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga758009e01eca0fe6d5b085665bd5b47b">  217</a></span>&#160;<span class="preprocessor">#define  GPIO50_IRQn            GPIO_B_16_23_IRQn</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gad7828c9b8eee194ce140bba7f84597b5">  218</a></span>&#160;<span class="preprocessor">#define  GPIO51_IRQn            GPIO_B_16_23_IRQn</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gabac8f18cea0c9bb46a6203607541f842">  219</a></span>&#160;<span class="preprocessor">#define  GPIO52_IRQn            GPIO_B_16_23_IRQn</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga0984a5777dc41a331c5a443b99f68342">  220</a></span>&#160;<span class="preprocessor">#define  GPIO53_IRQn            GPIO_B_16_23_IRQn</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gaae0a2d92a8df7b622d5abf2e1c9b80dc">  221</a></span>&#160;<span class="preprocessor">#define  GPIO54_IRQn            GPIO_B_16_23_IRQn</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga4be5067e5ece02e7e5831d44d78994ae">  222</a></span>&#160;<span class="preprocessor">#define  GPIO55_IRQn            GPIO_B_16_23_IRQn</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gac96059364a12148b51931d34b539f03e">  223</a></span>&#160;<span class="preprocessor">#define  GPIO56_IRQn            GPIO_B_24_31_IRQn</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gad2fb4a56c0a62349d4b69d171e31e427">  224</a></span>&#160;<span class="preprocessor">#define  GPIO57_IRQn            GPIO_B_24_31_IRQn</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga1f8bc07b4f5b200b00e1bd4c560f5e3d">  225</a></span>&#160;<span class="preprocessor">#define  GPIO58_IRQn            GPIO_B_24_31_IRQn</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gacf4c069d4ea52f925f66bea6782c8245">  226</a></span>&#160;<span class="preprocessor">#define  GPIO59_IRQn            GPIO_B_24_31_IRQn</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga06395037eff5467b919e602e2522db5b">  227</a></span>&#160;<span class="preprocessor">#define  GPIO60_IRQn            GPIO_B_24_31_IRQn</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga9b1099b8ee37a99188977662c6a8beb2">  228</a></span>&#160;<span class="preprocessor">#define  GPIO61_IRQn            GPIO_B_24_31_IRQn</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga9b36f9ed9e234bca3be77d024159bebb">  229</a></span>&#160;<span class="preprocessor">#define  GPIO62_IRQn            GPIO_B_24_31_IRQn</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga313f37eb88086c163183ee827db25eec">  230</a></span>&#160;<span class="preprocessor">#define  GPIO63_IRQn            GPIO_B_24_31_IRQn</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; <span class="comment">/* End of group 87x3e_RTL876x_Exported_types */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> *                               Header Files</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">*============================================================================*/</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#include &quot;core_cm4.h&quot;</span>                       <span class="comment">/* Processor and core peripherals */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> *                              Types</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">*============================================================================*/</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ga89136caac2e14c55151f527ac02daaff">  246</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;{</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">  248</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a> = 0,</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">  249</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a> = !<a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;} <a class="code" href="group__x3d___r_t_l876x___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>, <a class="code" href="group__x3d___r_t_l876x___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">  252</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;{</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">  254</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a> = 0,</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">  255</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a> = !<a class="code" href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;} <a class="code" href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">  258</a></span>&#160;<span class="preprocessor">#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; <span class="comment">/* End of group 87x3e_RTL876x_Exported_types */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> *                              RTL876X Pin Number</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">*============================================================================*/</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga188735bd8812ee242324075c9cae4e0e">  271</a></span>&#160;<span class="preprocessor">#define P0_0        0       </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga6e605c856305ec72ac000d8cc45ab0b9">  272</a></span>&#160;<span class="preprocessor">#define P0_1        1       </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga876e3d0917cea9d0a75b2f6df2c3f1d4">  273</a></span>&#160;<span class="preprocessor">#define P0_2        2       </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gab73f15237a6f8860438ba0359b283686">  274</a></span>&#160;<span class="preprocessor">#define P0_3        3       </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga7060bd469f1a43b0d5c130d35f291687">  276</a></span>&#160;<span class="preprocessor">#define P3_2        4       </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga3394fd21eaccbcd6bfb4cc9a20a93f63">  277</a></span>&#160;<span class="preprocessor">#define P3_3        5       </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga444f7e1de792cb878057f9fedf8c1e92">  278</a></span>&#160;<span class="preprocessor">#define P3_4        6       </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gadd5e9628720a9e18e34d148c5e4386ae">  279</a></span>&#160;<span class="preprocessor">#define P3_5        7       </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga0a5c0ef038f9728173ca136eed5c9cd2">  281</a></span>&#160;<span class="preprocessor">#define P1_0        8       </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gaa7c3cebcd9dc4598bb69e51ecee85bd0">  282</a></span>&#160;<span class="preprocessor">#define P1_1        9       </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga071e0091581eba3bdf70559d215cda5d">  283</a></span>&#160;<span class="preprocessor">#define P1_2        10      </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gad2a4d881a3a72ead238fcf2a4aea88bf">  284</a></span>&#160;<span class="preprocessor">#define P1_3        11      </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gab65ddc9251137261c8c17b03a415e831">  286</a></span>&#160;<span class="preprocessor">#define P1_4        12      </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gaf610a6265a7bc9f5c44efa18219c5e96">  287</a></span>&#160;<span class="preprocessor">#define P1_5        13      </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga9e219f75c65aa5b19d59bd1596b3e548">  288</a></span>&#160;<span class="preprocessor">#define P1_6        14      </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga59e6507c1874213b84ae809c24c3a76e">  289</a></span>&#160;<span class="preprocessor">#define P1_7        15      </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga5b005e989c9ae92562196f830232dc1a">  291</a></span>&#160;<span class="preprocessor">#define P2_0        16      </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gaaae6a77f4b93ec74cb11947217dd8fd1">  292</a></span>&#160;<span class="preprocessor">#define P2_1        17      </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga9216eb7ac06cf1906b8c3e6884943b5e">  293</a></span>&#160;<span class="preprocessor">#define P2_2        18      </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga98005d211f8692aa984d81e1b1cefd67">  294</a></span>&#160;<span class="preprocessor">#define P2_3        19      </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga541f1278e79f6ce8b83f48b5f3e1c177">  296</a></span>&#160;<span class="preprocessor">#define P2_4        20      </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gacf47cd715ad993d583a85ef8fcac6b3e">  297</a></span>&#160;<span class="preprocessor">#define P2_5        21      </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gaaf264201304e2d44dc57b61eaf041654">  298</a></span>&#160;<span class="preprocessor">#define P2_6        22      </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga4f3e81fec0b7d90e9ff61bae35882c8a">  299</a></span>&#160;<span class="preprocessor">#define P2_7        23      </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga335073a6b45e1affb80cb03be0aebd28">  301</a></span>&#160;<span class="preprocessor">#define P3_0        24      </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gaa56aef7e8461bcefa151ed84ab438dd9">  302</a></span>&#160;<span class="preprocessor">#define P3_1        25      </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gafa0f4a3fade5f58c137507e704d1054e">  303</a></span>&#160;<span class="preprocessor">#define AUX_R       26      </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gadd25f27dd75ab350c1c5ff772c1b47ad">  304</a></span>&#160;<span class="preprocessor">#define AUX_L       27      </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga54eb2ac02c2a398347ea0c206c6e7188">  306</a></span>&#160;<span class="preprocessor">#define MIC1_P      28      </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga4f4f83f5ecc2b118b0ec8828cc996ed8">  307</a></span>&#160;<span class="preprocessor">#define MIC1_N      29      </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gacc891eba2785d765e7f83a2d75158af3">  308</a></span>&#160;<span class="preprocessor">#define MIC2_P      30      </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gadb28449b7acfc03521e04e9e2d068de0">  309</a></span>&#160;<span class="preprocessor">#define MIC2_N      31      </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gaf61dadf194031aa5b73cd036fec71808">  311</a></span>&#160;<span class="preprocessor">#define MICBIAS     32      </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga3eb881d5e7a4a6c18c496946c7451912">  312</a></span>&#160;<span class="preprocessor">#define LOUT_P      33      </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga35c27acf45d20d65e807b359fdee217d">  313</a></span>&#160;<span class="preprocessor">#define LOUT_N      34      </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gac67003f5becc03e1ea5827bf7d12fa96">  314</a></span>&#160;<span class="preprocessor">#define ROUT_P      35      </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gaf7ca62cbcefd7dfd9c1921285e45219f">  316</a></span>&#160;<span class="preprocessor">#define ROUT_N      36      </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga97104ebea7a26f5f7cb3b43889ee7aa6">  317</a></span>&#160;<span class="preprocessor">#define MIC3_P      37      </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga4e8c7ddd08af9989de5e22986961ceea">  318</a></span>&#160;<span class="preprocessor">#define MIC3_N      38         //  0x2A4</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga7d02796f1733eadcc315008ac83e939a">  320</a></span>&#160;<span class="preprocessor">#define P4_0        40       //offset 0x3B0</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gadbc665f56899cd3fa782adc76a77087f">  321</a></span>&#160;<span class="preprocessor">#define P4_1        41      </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gaef67ce6b9c7f16a266927b0545631bc2">  322</a></span>&#160;<span class="preprocessor">#define P4_2        42      </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga57a1bc2364d61983bdf84d6e8a7cda5b">  323</a></span>&#160;<span class="preprocessor">#define P4_3        43      </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gacefb8edcc0cfd596683c3936d70045f3">  325</a></span>&#160;<span class="preprocessor">#define P4_4        44      </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga5c377041cd591cac2023bfadfb870c02">  326</a></span>&#160;<span class="preprocessor">#define P4_5        45      </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gaf635e5f062246f82e14430fd5b7a37a1">  327</a></span>&#160;<span class="preprocessor">#define P4_6        46      </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga32a4e75f5c818be26a6dc9e43942fc28">  328</a></span>&#160;<span class="preprocessor">#define P4_7        47      </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gae2df503cdc1c77adb2d1580335feb8f5">  330</a></span>&#160;<span class="preprocessor">#define P5_0        48       //offset 0x3B0</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gaaec8c9b05d0535f709f9e40ededd5ae8">  331</a></span>&#160;<span class="preprocessor">#define P5_1        49      </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gae908c3f54860d6e0d70a10bbc5b19aae">  332</a></span>&#160;<span class="preprocessor">#define P5_2        50      </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga7a4467dbbab48a7c9ad76582e617b0dd">  333</a></span>&#160;<span class="preprocessor">#define P5_3        51      </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gaab394dcb2ec36fea0ce24796706fd674">  335</a></span>&#160;<span class="preprocessor">#define P5_4        52      </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga72ec4d5f289f6ce9cc73197b8ff69847">  336</a></span>&#160;<span class="preprocessor">#define P5_5        53      </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gac5ae5e9f17ebefe7fd99c62410fb29f7">  337</a></span>&#160;<span class="preprocessor">#define P5_6        54      </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga0e7b711978feec1b1081f899e35e733c">  338</a></span>&#160;<span class="preprocessor">#define P5_7        55      </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gab138af2ef513e31f72e0eb3c15415c16">  340</a></span>&#160;<span class="preprocessor">#define P6_0        56      </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gaf718f3ffb7b29dda41400081d8c39fe5">  341</a></span>&#160;<span class="preprocessor">#define P6_1        57      </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga106310233e1c55e02634f43b461342b6">  342</a></span>&#160;<span class="preprocessor">#define P6_2        58      </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga2e9a52f7ca28ac87076e180001d328e1">  343</a></span>&#160;<span class="preprocessor">#define P6_3        59      </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga4f71151e2704238eca74acd651186997">  345</a></span>&#160;<span class="preprocessor">#define P6_4        60      </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga130567ee98be683fe6f1f726f9446d6c">  346</a></span>&#160;<span class="preprocessor">#define P6_5        61      </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga63c2878cb1bb26b97a50cbbf75f6c87e">  347</a></span>&#160;<span class="preprocessor">#define P6_6        62      </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">//#define P6_7      63      </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga3e7831712fce0e5bed27b0f10d398138">  350</a></span>&#160;<span class="preprocessor">#define P7_0        64      </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gac372dcfaf7c262b9c3a6a8098a449944">  351</a></span>&#160;<span class="preprocessor">#define P7_1        65      </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga0878dac76551e9d725850af8fcd1a4a6">  352</a></span>&#160;<span class="preprocessor">#define P7_2        66      </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gabff6873e818564215a355a4eb5d1196e">  353</a></span>&#160;<span class="preprocessor">#define P7_3        67      </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga0050eb943971937ee46a80e7eeffa668">  355</a></span>&#160;<span class="preprocessor">#define P7_4        68      </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gac8829ed3231c45500d50bb4e3bad5220">  356</a></span>&#160;<span class="preprocessor">#define P7_5        69      </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gabfe6c0a921f3e06d597b2c4772d54265">  357</a></span>&#160;<span class="preprocessor">#define P7_6        70      </span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">//#define P7_7        71      </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga2495d70d39c53ae93724cbd5a026ee24">  360</a></span>&#160;<span class="preprocessor">#define P8_0        72      </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gaef1ac1b647b4e1c92a5d505178cee4d1">  361</a></span>&#160;<span class="preprocessor">#define P8_1        73      </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga0be16c3206b2037612e41ac15a115ed0">  362</a></span>&#160;<span class="preprocessor">#define P8_2        74      </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga48ccf1474072fdfbf1534c36609e5a46">  363</a></span>&#160;<span class="preprocessor">#define P8_3        75      </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga5dcbb1776df048d061a63b8633761e01">  365</a></span>&#160;<span class="preprocessor">#define P8_4        76      </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga14f4470e84b928a4f506159da0ba76c0">  366</a></span>&#160;<span class="preprocessor">#define P8_5        77      </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gacb0b166bac2f584c7d0d5426423d0903">  368</a></span>&#160;<span class="preprocessor">#define P9_0        80      </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga16d9deedb2b362894e322dcf774e606e">  369</a></span>&#160;<span class="preprocessor">#define P9_1        81      </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga56f01131e1920415b52b4fed7ded208c">  370</a></span>&#160;<span class="preprocessor">#define P9_2        82      </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga0821ae65c3b727af99d77f5bb5300109">  371</a></span>&#160;<span class="preprocessor">#define P9_3        83      </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gac5e71bd34f936ea1b3b052bef23230f7">  373</a></span>&#160;<span class="preprocessor">#define P9_4        84      </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gab0e4f6e7ddd83730889485a12baf1d39">  374</a></span>&#160;<span class="preprocessor">#define P9_5        85      </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gae04128858406c3ffea815d10aa4c249f">  375</a></span>&#160;<span class="preprocessor">#define P10_0       86      </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga34a3c6cd4eb09e375e33cf6600c83b7d">  377</a></span>&#160;<span class="preprocessor">#define  TOTAL_PIN_NUM             88</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#gabeb573251a039a8d3d689f0190aeb478">  378</a></span>&#160;<span class="preprocessor">#define  PINMUX_REG1_ST_PIN                P4_0</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga6d142400e1e6f0670dfd52ba640d15b4">  379</a></span>&#160;<span class="preprocessor">#define  PINMUX_REG0_NUM                    10</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga711364c1d6866ba73ae62e493a8aa6a3">  380</a></span>&#160;<span class="preprocessor">#define  PINMUX_REG1_NUM                    12</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga5cbcaa568e20fcd4cc9325927d370860">  387</a></span>&#160;<span class="preprocessor">#define ADC_0       P0_0    </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga3d767e16f12a6ee542079f3c9677192c">  388</a></span>&#160;<span class="preprocessor">#define ADC_1       P0_1    </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga01ac9d2f00660408bcc8c809020904f9">  389</a></span>&#160;<span class="preprocessor">#define ADC_2       P0_2    </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___pin___number.html#ga474279f28350114950d862951d72de66">  390</a></span>&#160;<span class="preprocessor">#define ADC_3       P0_3     </span><span class="comment">/* End of group 87x3e_RTL876X_Pin_Number */</span><span class="preprocessor"></span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/* ================    Peripheral Registers Structures Section     ================ */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">/* ================                      UART                      ================ */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                      </span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;{</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    __IO  uint32_t DLL;                             </div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    __IO  uint32_t DLH_INTCR;                       </div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    __IO  uint32_t INTID_FCR;                       </div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    __IO  uint32_t LCR;                             </div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    __IO  uint32_t MCR;                             </div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    __I   uint32_t LSR;                             </div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    __I   uint32_t MSR;                             </div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    __IO  uint32_t SPR;                             </div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    __IO  uint32_t STSR;                            </div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    __IO  uint32_t RB_THR;                          </div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    __IO  uint32_t MISCR;                           </div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    __IO  uint32_t TXPLSR;                          </div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    __IO  uint32_t RSVD0;                           </div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    __IO  uint32_t BaudMONR;                        </div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    __IO  uint32_t RSVD1;                           </div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    __I   uint32_t DBG_UART;                        </div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    __IO  uint32_t RX_IDLE_INTTCR;                  </div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    __IO  uint32_t RX_IDLE_SR;                      </div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    __IO  uint32_t RXIDLE_INTCR;                    </div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    __I   uint32_t FIFO_LEVEL;                      </div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    __IO  uint32_t REG_INT_MASK;                    </div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a9711266df96fa56541298177724f1c31">  434</a></span>&#160;    __I   uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#a9711266df96fa56541298177724f1c31">REG_TXDONE_INT</a>;                  </div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    __I   uint32_t REG_TX_THD_INT;                  </div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;} <a class="code" href="struct_u_a_r_t___type_def.html">UART_TypeDef</a>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga685e1ee960344dd13b05415e1a54867e">  438</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;{</div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eae9f8f4ee789d94a674dfb0f3139aab17">  440</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eae9f8f4ee789d94a674dfb0f3139aab17">BAUD_RATE_1200</a>,</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea5c09d714c6010352674bea38d9de4b62">  441</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea5c09d714c6010352674bea38d9de4b62">BAUD_RATE_9600</a>,</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eac08edbb5a7b57249f66cf6c6c24273d5">  442</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eac08edbb5a7b57249f66cf6c6c24273d5">BAUD_RATE_14400</a>,</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea05fd7cf85d4ba3a0301af895d42b01be">  443</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea05fd7cf85d4ba3a0301af895d42b01be">BAUD_RATE_19200</a>,</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eac44a478bdcb0f3f8473af689b5b23f49">  444</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eac44a478bdcb0f3f8473af689b5b23f49">BAUD_RATE_28800</a>,</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea76ef282d40787af349176b37788120db">  445</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea76ef282d40787af349176b37788120db">BAUD_RATE_38400</a>,</div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea09515a49cc1f73a8a497ff9dc97536e6">  446</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea09515a49cc1f73a8a497ff9dc97536e6">BAUD_RATE_57600</a>,</div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eafd6531f426e039a98d4615e3e9e8bd8e">  447</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eafd6531f426e039a98d4615e3e9e8bd8e">BAUD_RATE_76800</a>,</div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eadb1db8d5e6fa7532419e3f2dd8a0effd">  448</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eadb1db8d5e6fa7532419e3f2dd8a0effd">BAUD_RATE_115200</a>,</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea11b0905436d9fd5de2f5cfecba8852db">  449</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea11b0905436d9fd5de2f5cfecba8852db">BAUD_RATE_128000</a>,</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea6cc95bf7a72ce1fa9633bf6cae378136">  450</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea6cc95bf7a72ce1fa9633bf6cae378136">BAUD_RATE_153600</a>,</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea5b6b6cc02cacb2890cdc116e7f598ce2">  451</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea5b6b6cc02cacb2890cdc116e7f598ce2">BAUD_RATE_230400</a>,</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea652a6b9f89804a7251051e4c05ee154c">  452</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea652a6b9f89804a7251051e4c05ee154c">BAUD_RATE_460800</a>,</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eadd189193c654eba24f8d7d4888f220a7">  453</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eadd189193c654eba24f8d7d4888f220a7">BAUD_RATE_500000</a>,</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea65695377d1cb4abc7bf24a726e32e013">  454</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea65695377d1cb4abc7bf24a726e32e013">BAUD_RATE_921600</a>,</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ead26ea8b0c5b86824d7a6911f63be18dc">  455</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ead26ea8b0c5b86824d7a6911f63be18dc">BAUD_RATE_1000000</a>,</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea898ba6663d6d3d352b2419e6e2d7459a">  456</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea898ba6663d6d3d352b2419e6e2d7459a">BAUD_RATE_1382400</a>,</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea54ca2dd6690cb30ad6bb63a73b9fcc95">  457</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea54ca2dd6690cb30ad6bb63a73b9fcc95">BAUD_RATE_1444400</a>,</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea7ad76e8c0baf862e0e47e8440ff5488a">  458</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea7ad76e8c0baf862e0e47e8440ff5488a">BAUD_RATE_1500000</a>,</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea97ebd9bb25ab39cfd3d28cecd38d19ca">  459</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea97ebd9bb25ab39cfd3d28cecd38d19ca">BAUD_RATE_1843200</a>,</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea3674db60b2ecd1e2efa8042305639957">  460</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea3674db60b2ecd1e2efa8042305639957">BAUD_RATE_2000000</a>,</div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea7896ffb5822484cb4fcbf11d86d05485">  461</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea7896ffb5822484cb4fcbf11d86d05485">BAUD_RATE_3000000</a>,</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eab8776142ecbd12a5eae60605bba9ffc6">  462</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eab8776142ecbd12a5eae60605bba9ffc6">BAUD_RATE_4000000</a>,</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea9a5e406172011cd269146c2fe0a62b69">  463</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea9a5e406172011cd269146c2fe0a62b69">BAUD_RATE_6000000</a></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;} <a class="code" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga685e1ee960344dd13b05415e1a54867e">UartBaudRate_TypeDef</a>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga8e8f38ab746d5e0b897699dbdf49a5be">  466</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;{</div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea3d82355def5ad20aab9d23ba647b62cc">  468</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea3d82355def5ad20aab9d23ba647b62cc">LOG_CHANNEL_UART0</a>,</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea135880b1264fb9758f44473bcfc5b839">  469</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea135880b1264fb9758f44473bcfc5b839">LOG_CHANNEL_UART1</a>,</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea49723973edfcc54cf1909e82be2fe07c">  470</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea49723973edfcc54cf1909e82be2fe07c">LOG_CHANNEL_UART2</a></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;} <a class="code" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga8e8f38ab746d5e0b897699dbdf49a5be">LogChannel_TypeDef</a>;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">//typedef enum</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">//{</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">//    LOG_CHANNEL_LOG0_UART,</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">//    LOG_CHANNEL_LOG1_UART,</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">//    LOG_CHANNEL_DATA_UART</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">//} LogChannel_TypeDef;</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/* ================                 2WIRE_SPI                      ================ */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                      </span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;{</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    __IO  uint32_t RSVD0[12]; <span class="comment">// 0x00 -- 0x2C for Q-decode</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    __IO  uint32_t CFGR;      <span class="comment">// 0x30</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    __IO  uint32_t CR;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    __IO  uint32_t INTCR;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    __I   uint32_t SR;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    __IO  uint32_t RD0;       <span class="comment">// 0x40</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    __IO  uint32_t RD1;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    __IO  uint32_t RD2;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    __IO  uint32_t RD3;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;} <a class="code" href="struct_s_p_i3_w_i_r_e___type_def.html">SPI3WIRE_TypeDef</a>;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">/* ================                 IR                             ================ */</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                      </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;{</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    __IO  uint32_t CLK_DIV;                 </div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    __IO  uint32_t TX_CONFIG;               </div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    __IO  uint32_t TX_SR;                   </div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    __IO  uint32_t RESERVER;                </div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    __IO  uint32_t TX_INT_CLR;              </div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    __IO  uint32_t TX_FIFO;                 </div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    __IO  uint32_t RX_CONFIG;               </div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    __IO  uint32_t RX_SR;                   </div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    __IO  uint32_t RX_INT_CLR;              </div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    __IO  uint32_t RX_CNT_INT_SEL;          </div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    __IO  uint32_t RX_FIFO;                 </div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    __IO  uint32_t IR_VERSION;              </div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    __IO  uint32_t REVD[4];</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    __IO  uint32_t TX_TIME;                 </div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    __IO  uint32_t RX_TIME;                 </div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#a26d46f6795242439ee5302636204837c">  526</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#a26d46f6795242439ee5302636204837c">IR_DBG</a>;                  </div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;} <a class="code" href="struct_i_r___type_def.html">IR_TypeDef</a>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">/* ================                       SPI                      ================ */</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                              </span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;{</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    __IO  uint32_t    CTRLR0;               </div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    __IO  uint32_t    CTRLR1;               </div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    __IO  uint32_t    SSIENR;               </div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    __IO  uint32_t    RSVD_0C;              </div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    __IO  uint32_t    SER;                  </div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    __IO  uint32_t    BAUDR;                </div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    __IO  uint32_t    TXFTLR;               </div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    __IO  uint32_t    RXFTLR;               </div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    __I  uint32_t     TXFLR;                </div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    __I  uint32_t     RXFLR;                </div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    __I  uint32_t     SR;                   </div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    __IO  uint32_t    IMR;                  </div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    __I  uint32_t     ISR;                  </div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    __I  uint32_t     RISR;                 </div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    __I  uint32_t     TXOICR;               </div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    __I  uint32_t     RXOICR;               </div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    __I  uint32_t     RXUICR;               </div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    __I  uint32_t     FAEICR;               </div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    __I  uint32_t     ICR;                  </div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    __IO  uint32_t    DMACR;                </div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    __IO  uint32_t    DMATDLR;              </div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    __IO  uint32_t    DMARDLR;              </div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    __I  uint32_t     TXUICR;               </div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    __I  uint32_t     SSRICR;               </div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    __IO  uint32_t    DR[36];               </div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    __IO  uint32_t    RX_SAMPLE_DLY;        </div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/* ================                      SD host Interface                    ================= */</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;{</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    __IO uint32_t SDMA_SYS_ADDR;            </div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    __IO uint16_t BLK_SIZE;                 </div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    __IO uint16_t BLK_CNT;                  </div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    __IO uint32_t ARG;                      </div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    __IO uint16_t TF_MODE;                  </div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    __IO uint16_t CMD;                      </div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    __I  uint32_t RSP0;                     </div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    __I  uint32_t RSP2;                     </div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    __I  uint32_t RSP4;                     </div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    __I  uint32_t RSP6;                     </div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    __IO uint32_t BUF_DATA_PORT;            </div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    __I  uint32_t PRESENT_STATE;            </div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    __IO uint8_t  HOST_CTRL;                </div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    __IO uint8_t  PWR_CTRL;                 </div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    __IO uint8_t  BLK_GAP_CTRL;             </div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    __IO uint8_t  WAKEUP_CTRL;              </div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    __IO uint16_t CLK_CTRL;                 </div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    __IO uint8_t  TIMEOUT_CTRL;             </div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    __IO uint8_t  SW_RESET;                 </div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    __IO uint16_t NORMAL_INTR_SR;           </div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    __IO uint16_t ERR_INTR_SR;              </div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    __IO uint16_t NORMAL_INTR_SR_EN;        </div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    __IO uint16_t ERR_INTR_SR_EN;           </div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    __IO uint16_t NORMAL_INTR_SIG_EN;       </div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    __IO uint16_t ERR_INTR_SIG_EN;          </div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    __I  uint16_t CMD12_ERR_SR;             </div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    __I  uint16_t RSVD0;                    </div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    __IO uint32_t CAPABILITIES_L;           </div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    __IO uint32_t CAPABILITIES_H;           </div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    __I  uint32_t RSVD1[4];                 </div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    __IO uint32_t ADMA_SYS_ADDR_L;          </div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    __IO uint32_t ADMA_SYS_ADDR_H;          </div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    __I  uint32_t RSVD2[1000];              </div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    __IO uint8_t  CAPABILITY_CTRL;          </div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    __IO uint8_t  SYSTEM_CTRL;              </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    __IO uint8_t  LOOPBACK_CTRL;            </div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    __I  uint8_t  DEBUG_INFO;               </div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    __I  uint8_t  DEBUG_INFO2;              </div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    __I  uint8_t  RSVD3[3];                 </div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    __IO uint32_t DMA_CTRL;                 </div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    __I  uint32_t RSVD4;                    </div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    __IO uint32_t BUS_DLY_SEL;              </div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;} <a class="code" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/* ================                      I2C                      ================= */</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;{</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    __IO uint32_t IC_CON;                   </div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    __IO uint32_t IC_TAR;                   </div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    __IO uint32_t IC_SAR;                   </div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    __IO uint32_t IC_HS_MADDR;              </div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    __IO uint32_t IC_DATA_CMD;              </div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    __IO uint32_t IC_SS_SCL_HCNT;           </div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    __IO uint32_t IC_SS_SCL_LCNT;           </div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    __IO uint32_t IC_FS_SCL_HCNT;           </div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    __IO uint32_t IC_FS_SCL_LCNT;           </div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    __IO uint32_t IC_HS_SCL_HCNT;           </div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    __IO uint32_t IC_HS_SCL_LCNT;           </div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    __I uint32_t IC_INTR_STAT;              </div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    __IO uint32_t IC_INTR_MASK;             </div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    __I uint32_t IC_RAW_INTR_STAT;          </div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    __IO uint32_t IC_RX_TL;                 </div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    __IO uint32_t IC_TX_TL;                 </div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    __I uint32_t IC_CLR_INTR;               </div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    __I uint32_t IC_CLR_RX_UNDER;           </div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    __I uint32_t IC_CLR_RX_OVER;            </div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    __I uint32_t IC_CLR_TX_OVER;            </div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    __I uint32_t IC_CLR_RD_REQ;             </div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    __I uint32_t IC_CLR_TX_ABRT;            </div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    __I uint32_t IC_CLR_RX_DONE;            </div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    __I uint32_t IC_CLR_ACTIVITY;           </div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    __I uint32_t IC_CLR_STOP_DET;           </div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    __I uint32_t IC_CLR_START_DET;          </div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    __I uint32_t IC_CLR_GEN_CALL;           </div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    __IO uint32_t IC_ENABLE;                </div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    __I uint32_t IC_STATUS;                 </div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    __I uint32_t IC_TXFLR;                  </div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    __I uint32_t IC_RXFLR;                  </div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    __IO uint32_t IC_SDA_HOLD;              </div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    __I uint32_t IC_TX_ABRT_SOURCE;         </div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    __IO uint32_t IC_SLV_DATA_NACK_ONLY;    </div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    __IO uint32_t IC_DMA_CR;                </div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    __IO uint32_t IC_DMA_TDLR;              </div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    __IO uint32_t IC_DMA_RDLR;              </div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    __IO uint32_t IC_SDA_SETUP;             </div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    __IO uint32_t IC_ACK_GENERAL_CALL;      </div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    __IO uint32_t IC_ENABLE_STATUS;         </div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    __IO uint32_t IC_FS_SPKLEN;             </div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">/* ================                       ADC                      ================ */</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                              </span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;{</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    __O  uint32_t FIFO;                     </div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    __IO uint32_t CR;                       </div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    __IO uint32_t SCHCR;                    </div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    __IO uint32_t INTCR;                    </div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    __IO uint32_t SCHTAB0;                  </div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    __IO uint32_t SCHTAB1;                  </div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    __IO uint32_t SCHTAB2;                  </div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    __IO uint32_t SCHTAB3;                  </div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    __IO uint32_t SCHTAB4;                  </div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    __IO uint32_t SCHTAB5;                  </div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    __IO uint32_t SCHTAB6;                  </div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    __IO uint32_t SCHTAB7;                  </div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    __IO uint32_t SCHD0;                    </div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    __IO uint32_t SCHD1;                    </div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    __IO uint32_t SCHD2;                    </div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    __IO uint32_t SCHD3;                    </div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    __IO uint32_t SCHD4;                    </div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    __IO uint32_t SCHD5;                    </div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    __IO uint32_t SCHD6;                    </div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    __IO uint32_t SCHD7;                    </div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    __IO uint32_t PWRDLY;                   </div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    __IO uint32_t DATCLK;                   </div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    __IO uint32_t ANACTL;                   </div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    __IO uint32_t REG_5C_CLK;             </div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a7bf2c0b37e5a3de9015c0078e22fc0bd">  702</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a7bf2c0b37e5a3de9015c0078e22fc0bd">RTL_VER</a>;                  </div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/* ================                      TIM                      ================ */</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;{</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    __IO uint32_t LoadCount;                </div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    __I  uint32_t CurrentValue;             </div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    __IO uint32_t ControlReg;               </div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    __I  uint32_t EOI;                      </div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    __I  uint32_t IntStatus;                </div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;{</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    __I uint32_t TimersIntStatus;        </div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    __I uint32_t TimersEOI;              </div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    __I uint32_t TimersRawIntStatus;     </div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;} <a class="code" href="struct_t_i_m___channels_type_def.html">TIM_ChannelsTypeDef</a>;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/* ================                      GDMA                      ================ */</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;{</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    __I uint32_t RAW_TFR;                   </div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    uint32_t RSVD0;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    __I uint32_t RAW_BLOCK;                 </div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    uint32_t RSVD1;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    __I uint32_t RAW_SRC_TRAN;              </div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    uint32_t RSVD2;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    __I uint32_t RAW_DST_TRAN;              </div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    uint32_t RSVD3;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    __I uint32_t RAW_ERR;                   </div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    uint32_t RSVD4;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    __I uint32_t STATUS_TFR;                </div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    uint32_t RSVD5;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    __I uint32_t STATUS_BLOCK;              </div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    uint32_t RSVD6;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    __I uint32_t STATUS_SRC_TRAN;           </div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    uint32_t RSVD7;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    __I uint32_t STATUS_DST_TRAN;           </div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    uint32_t RSVD8;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    __I uint32_t STATUS_ERR;                </div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    uint32_t RSVD9;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    __IO uint32_t MASK_TFR;                 </div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    uint32_t RSVD10;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    __IO uint32_t MASK_BLOCK;               </div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    uint32_t RSVD11;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    __IO uint32_t MASK_SRC_TRAN;            </div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    uint32_t RSVD12;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    __IO uint32_t MASK_DST_TRAN;            </div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    uint32_t RSVD13;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    __IO uint32_t MASK_ERR;                 </div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    uint32_t RSVD14;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    __O uint32_t CLEAR_TFR;                 </div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    uint32_t RSVD15;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    __O uint32_t CLEAR_BLOCK;               </div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    uint32_t RSVD16;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    __O uint32_t CLEAR_SRC_TRAN;            </div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    uint32_t RSVD17;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    __O uint32_t CLEAR_DST_TRAN;            </div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    uint32_t RSVD18;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    __O uint32_t CLEAR_ERR;                 </div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    uint32_t RSVD19;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    __O uint32_t StatusInt;                 </div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    uint32_t RSVD191;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    __IO uint32_t ReqSrcReg;                </div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    uint32_t RSVD20;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    __IO uint32_t ReqDstReg;                </div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    uint32_t RSVD21;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    __IO uint32_t SglReqSrcReg;             </div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    uint32_t RSVD22;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    __IO uint32_t SglReqDstReg;             </div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    uint32_t RSVD23;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    __IO uint32_t LstSrcReg;                </div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    uint32_t RSVD24;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    __IO uint32_t LstDstReg;                </div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    uint32_t RSVD25;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    __IO uint32_t DmaCfgReg;                </div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    uint32_t RSVD26;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    __IO uint32_t ChEnReg;                  </div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    uint32_t RSVD27;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    __I uint32_t DmaIdReg;                  </div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    uint32_t RSVD28;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    __IO uint32_t DmaTestReg;               </div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#af5bb4b1e9fcc957bdc87319a1fd0569f">  802</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#af5bb4b1e9fcc957bdc87319a1fd0569f">RSVD29</a>;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;} <a class="code" href="struct_g_d_m_a___type_def.html">GDMA_TypeDef</a>;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;{</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    __IO uint32_t SAR;                  </div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    uint32_t RSVD0;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    __IO uint32_t DAR;                  </div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    uint32_t RSVD1;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    __IO uint32_t LLP;                  </div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    uint32_t RSVD2;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    __IO uint32_t CTL_LOW;              </div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    __IO uint32_t CTL_HIGH;             </div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    __IO uint32_t SSTAT;                </div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    uint32_t RSVD4;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    __IO uint32_t DSTAT;                </div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    uint32_t RSVD5;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    __IO uint32_t SSTATAR;              </div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    uint32_t RSVD6;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    __IO uint32_t DSTATAR;              </div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    uint32_t RSVD7;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    __IO uint32_t CFG_LOW;              </div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    __IO uint32_t CFG_HIGH;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    __IO uint32_t SGR_LOW;                  </div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    __IO uint32_t SGR_HIGH;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    __IO uint32_t DSR_LOW;                  </div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    __IO uint32_t DSR_HIGH;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;} <a class="code" href="struct_g_d_m_a___channel_type_def.html">GDMA_ChannelTypeDef</a>;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">/* ================                     I8080                      ================ */</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html">  838</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;{</div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#a39b64233698d42f1befc4b240f7c9c82">  840</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___type_def.html#a39b64233698d42f1befc4b240f7c9c82">CTRL0</a>;            </div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#a57996484e084b8cc5005765971c49681">  841</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___type_def.html#a57996484e084b8cc5005765971c49681">CTRL1</a>;            </div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#ae845b86e973b4bf8a33c447c261633f6">  842</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___type_def.html#ae845b86e973b4bf8a33c447c261633f6">IMR</a>;              </div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#aa4e5f09c578d8d5c138b41a1e740df3f">  843</a></span>&#160;    __I  uint32_t <a class="code" href="struct_i_f8080___type_def.html#aa4e5f09c578d8d5c138b41a1e740df3f">SR</a>;               </div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#afc0ed459ed55267df34cf3774e7c029d">  844</a></span>&#160;    __O  uint32_t <a class="code" href="struct_i_f8080___type_def.html#afc0ed459ed55267df34cf3774e7c029d">ICR</a>;              </div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#aab6e57de9accaf9c2c24a5f70b948161">  845</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___type_def.html#aab6e57de9accaf9c2c24a5f70b948161">CFG</a>;              </div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">  846</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">FIFO</a>;             </div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#a6236c5901db338c81e30fbd5101603ff">  847</a></span>&#160;    __I  uint32_t <a class="code" href="struct_i_f8080___type_def.html#a6236c5901db338c81e30fbd5101603ff">RESV0</a>;            </div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#ab7d73f559dde37f86a6e43664c0163a4">  848</a></span>&#160;    __I  uint32_t <a class="code" href="struct_i_f8080___type_def.html#ab7d73f559dde37f86a6e43664c0163a4">RXDATA</a>;           </div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#a983e713ff9b7faf5be95490eb905f3c5">  849</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___type_def.html#a983e713ff9b7faf5be95490eb905f3c5">TX_LEN</a>;           </div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#a475f038a4cfec6b1d7d537dde1db09ca">  850</a></span>&#160;    __I  uint32_t <a class="code" href="struct_i_f8080___type_def.html#a475f038a4cfec6b1d7d537dde1db09ca">TX_CNT</a>;           </div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#abc8dce3bb02b7e478519182b1bb3bc57">  851</a></span>&#160;    __I  uint32_t <a class="code" href="struct_i_f8080___type_def.html#abc8dce3bb02b7e478519182b1bb3bc57">RESV1</a>;            </div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#a9b8649096c53aca6e3019d2bbc675dec">  852</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___type_def.html#a9b8649096c53aca6e3019d2bbc675dec">RX_LEN</a>;           </div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#a08aa47b745381158f930693c1ff14bc6">  853</a></span>&#160;    __I  uint32_t <a class="code" href="struct_i_f8080___type_def.html#a08aa47b745381158f930693c1ff14bc6">RX_CNT</a>;           </div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#a910cbbd5215295fee1553bceb5132383">  854</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___type_def.html#a910cbbd5215295fee1553bceb5132383">CMD1</a>;             </div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#a49efbbde445aca35231ccdf1b566d5ac">  855</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___type_def.html#a49efbbde445aca35231ccdf1b566d5ac">CMD2</a>;             </div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="struct_i_f8080___type_def.html#a2f9e32bc1b8116184fd142a8b9b825c9">  856</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___type_def.html#a2f9e32bc1b8116184fd142a8b9b825c9">CMD3</a>;             </div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;} <a class="code" href="struct_i_f8080___type_def.html">IF8080_TypeDef</a>;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html">  859</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;{</div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#a03a428b9768794844191fe61a3e27f87">  861</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#a03a428b9768794844191fe61a3e27f87">SAR</a>;</div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#a5c5e4c91ad6bcfad9dae85c6c206234d">  862</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#a5c5e4c91ad6bcfad9dae85c6c206234d">DAR</a>;</div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#abc8ed2697e246a39b08b4daaaec6ad50">  863</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#abc8ed2697e246a39b08b4daaaec6ad50">LLP</a>;</div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#a7d5a993c7d467fdf15dbcb4c0c9a8559">  864</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#a7d5a993c7d467fdf15dbcb4c0c9a8559">CTL_LOW</a>;</div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#aface769987f98c0f2cf5fad3cedaf81f">  865</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#aface769987f98c0f2cf5fad3cedaf81f">CTL_HIGH</a>;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;} <a class="code" href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html">IF8080_GDMALLITypeDef</a>;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="struct_i_f8080___g_d_m_a_type_def.html">  868</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;{</div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="struct_i_f8080___g_d_m_a_type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  870</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___g_d_m_a_type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="struct_i_f8080___g_d_m_a_type_def.html#ac4d10dd1744ef7ee8edfaf06d2b6b0f0">  871</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___g_d_m_a_type_def.html#ac4d10dd1744ef7ee8edfaf06d2b6b0f0">LLI</a>;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;} <a class="code" href="struct_i_f8080___g_d_m_a_type_def.html">IF8080_GDMATypeDef</a>;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="struct_i_f8080___g_d_m_a_l_l_i_o_f_t_type_def.html">  874</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;{</div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="struct_i_f8080___g_d_m_a_l_l_i_o_f_t_type_def.html#a6eadad8d011271787ed61f187f4faf94">  876</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___g_d_m_a_l_l_i_o_f_t_type_def.html#a6eadad8d011271787ed61f187f4faf94">SAR_OFT</a>;</div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="struct_i_f8080___g_d_m_a_l_l_i_o_f_t_type_def.html#a8e94328793dfb60455e7916d9da328b2">  877</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_f8080___g_d_m_a_l_l_i_o_f_t_type_def.html#a8e94328793dfb60455e7916d9da328b2">DAR_OFT</a>;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;} <a class="code" href="struct_i_f8080___g_d_m_a_l_l_i_o_f_t_type_def.html">IF8080_GDMALLIOFTTypeDef</a>;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">/* ================                       RTC                      ================ */</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;{</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    __IO uint32_t CR0;                      </div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    __IO uint32_t INT_MASK;                 </div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    __IO uint32_t INT_SR;                   </div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    __IO uint32_t PRESCALER;                </div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    __IO uint32_t COMP0;                    </div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    __IO uint32_t COMP1;                    </div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    __IO uint32_t COMP2;                    </div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    __IO uint32_t COMP3;                    </div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    __IO uint32_t COMP0GT;                  </div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    __IO uint32_t COMP1GT;                  </div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    __IO uint32_t COMP2GT;                  </div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    __IO uint32_t COMP3GT;                  </div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    __I  uint32_t CNT;                      </div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    __I  uint32_t PRESCALE_CNT;             </div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    __IO uint32_t PRESCALE_CMP;             </div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    __IO uint32_t BACKUP;                   </div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                              </span><span class="comment">// offset from 0x40000000</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;{</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    __IO uint32_t LPC_CR0;                  </div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="struct_l_p_c___type_def.html#a733bf4c5535c87c36fd9e3de10cd45cd">  915</a></span>&#160;    __I  uint32_t <a class="code" href="struct_l_p_c___type_def.html#a733bf4c5535c87c36fd9e3de10cd45cd">LPC_SR</a>;                   </div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    __IO uint32_t LPC_CMP_LOAD;             </div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    __IO uint32_t LPC_CMP_CNT;              </div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <span class="comment">//__IO uint32_t LPC_SR_IN_SLEEP_MODE;   // removed in BBLite</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;} <a class="code" href="struct_l_p_c___type_def.html">LPC_TypeDef</a>;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">/* 0x190 (AON_WDT_CRT)</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">    01:00    rw  00/01/11: turn on AON Watchdog 10: turn off AON Watchdog                                   2&#39;b10</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">    02       rw  1: WDG countine count in DLPS 0:WDG stop count in DLPS                                     1&#39;b0</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">    03       rw  1: reset whole chip            0: reset whole chip - (AON register and RTC)                1&#39;b0</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">    04       rw  when  reg_aon_wdt_cnt_ctl == 0                                                             1&#39;b0</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">                 1:relaod counter when exit DLPS 0:not reload counter when exit DLPS</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">    07:04    rw</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">    25:08    rw  Set the period of AON watchdog (unit:1/450Hz ~ 1/2.3KHz)                                   8&#39;hff</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">    31:26    rw</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;{</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    uint32_t d32;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    {</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;        uint32_t reg_aon_wdt_en: 2;            <span class="comment">// 01:00</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;        uint32_t reg_aon_wdt_cnt_ctl: 1;       <span class="comment">// 02</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        uint32_t reg_aon_wdt_rst_lv_sel: 1;    <span class="comment">// 03</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;        uint32_t reg_aon_wdt_cnt_reload: 1;    <span class="comment">// 04</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;        uint32_t rsvd0: 3;                     <span class="comment">// 07:05</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;        uint32_t reg_aon_wdt_comp: 18;         <span class="comment">// 25:08</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;        uint32_t rsvd1: 6;                     <span class="comment">// 31:26</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    };</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;} <a class="code" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html">RTC_AON_WDT_CRT_TYPE</a>;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">/* 0x198 &amp; 0x1a4(AON_WDT_CRT)</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">    00    rw  write_protect 1:enable 0:disable               1&#39;b0</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">    01    rw  wdt_disable                                    1&#39;b0                                 8&#39;hff</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">    31:02    rw</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;{</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    uint32_t write_protect : 1;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    uint32_t wdt_disable : 1;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    uint32_t reserved: 30;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;} <a class="code" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html">BTAON_FAST_RTC_AON_WDT_CONTROL</a>;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;{</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    <a class="code" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html">RTC_AON_WDT_CRT_TYPE</a> aon_wdg_crt;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    uint32_t aon_wdg_clr;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <a class="code" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html">BTAON_FAST_RTC_AON_WDT_CONTROL</a> aon_wdg_wp;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;} <a class="code" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t.html">BTAON_FAST_RTC_AON_WDT</a>;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;{</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    __IO uint32_t S_LED_CR;                 </div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    __IO uint32_t S_LED_CH0_CR0;            </div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    __IO uint32_t S_LED_CH0_CR1;            </div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    __IO uint32_t S_LED_CH0_P1_CR;          </div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    __IO uint32_t S_LED_CH0_P2_CR;          </div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    __IO uint32_t S_LED_CH0_P3_CR;          </div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    __IO uint32_t S_LED_CH0_P4_CR;          </div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    __IO uint32_t S_LED_CH0_P5_CR;          </div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    __IO uint32_t S_LED_CH0_P6_CR;          </div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    __IO uint32_t S_LED_CH0_P7_CR;          </div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    __IO uint32_t S_LED_CH0_P8_CR;          </div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    __IO uint32_t RSV0;                     </div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    __IO uint32_t S_LED_CH1_CR0;            </div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    __IO uint32_t S_LED_CH1_CR1;            </div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    __IO uint32_t S_LED_CH1_P1_CR;          </div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    __IO uint32_t S_LED_CH1_P2_CR;          </div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    __IO uint32_t S_LED_CH1_P3_CR;          </div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    __IO uint32_t S_LED_CH1_P4_CR;          </div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    __IO uint32_t S_LED_CH1_P5_CR;          </div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    __IO uint32_t S_LED_CH1_P6_CR;          </div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    __IO uint32_t S_LED_CH1_P7_CR;          </div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    __IO uint32_t S_LED_CH1_P8_CR;          </div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    __IO uint32_t RSV1;                     </div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    __IO uint32_t RSV2;                     </div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    __IO uint32_t S_LED_CH2_CR0;            </div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    __IO uint32_t S_LED_CH2_CR1;            </div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    __IO uint32_t S_LED_CH2_P1_CR;          </div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    __IO uint32_t S_LED_CH2_P2_CR;          </div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    __IO uint32_t S_LED_CH2_P3_CR;          </div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    __IO uint32_t S_LED_CH2_P4_CR;          </div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    __IO uint32_t S_LED_CH2_P5_CR;          </div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    __IO uint32_t S_LED_CH2_P6_CR;          </div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    __IO uint32_t S_LED_CH2_P7_CR;          </div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    __IO uint32_t S_LED_CH2_P8_CR;          </div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;} <a class="code" href="struct_r_t_c___l_e_d___type_def.html">RTC_LED_TypeDef</a>;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">/* ================                      QDEC                      ================ */</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                              </span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;{</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    __IO uint32_t   REG_DIV;                </div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    __IO uint32_t   REG_CR_X;               </div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    __IO uint32_t   REG_SR_X;               </div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    __IO uint32_t   REG_CR_Y;               </div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    __IO uint32_t   REG_SR_Y;               </div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    __IO uint32_t   REG_CR_Z;               </div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    __IO uint32_t   REG_SR_Z;               </div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    __IO uint32_t   INT_MASK;               </div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    __IO uint32_t   INT_SR;                 </div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    __IO uint32_t   INT_CLR;                </div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    __IO uint32_t   REG_DBG;                </div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    __IO uint32_t   REG_VERSION;            </div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;} <a class="code" href="struct_q_d_e_c___type_def.html">QDEC_TypeDef</a>;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">/* ================                     Watch Dog                     ================ */</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                              </span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;{</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    __IO uint32_t WDG_CTL;                  </div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;}   <a class="code" href="struct_w_d_g___type_def.html">WDG_TypeDef</a>;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="struct_a_o_n___w_d_g___type_def.html"> 1054</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;{</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    {</div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="struct_a_o_n___w_d_g___type_def.html#aa97983ec5c545f2188ba5484b1173ecf"> 1058</a></span>&#160;        __IO uint32_t <a class="code" href="struct_a_o_n___w_d_g___type_def.html#aa97983ec5c545f2188ba5484b1173ecf">CRT</a>; </div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;        {</div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="struct_a_o_n___w_d_g___type_def.html#a44ee0aa467686d762114e9d6851bf660"> 1061</a></span>&#160;            uint32_t <a class="code" href="struct_a_o_n___w_d_g___type_def.html#a44ee0aa467686d762114e9d6851bf660">EN</a>: 2;     </div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="struct_a_o_n___w_d_g___type_def.html#ace83adda2d1639562042e30f60e65c87"> 1062</a></span>&#160;            uint32_t <a class="code" href="struct_a_o_n___w_d_g___type_def.html#ace83adda2d1639562042e30f60e65c87">CNT_CTL</a>: 1; </div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="struct_a_o_n___w_d_g___type_def.html#ab33ce1bd0d8cddf31597d60b75dab0af"> 1065</a></span>&#160;            uint32_t <a class="code" href="struct_a_o_n___w_d_g___type_def.html#ab33ce1bd0d8cddf31597d60b75dab0af">RST_LVL</a>: 1; </div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="struct_a_o_n___w_d_g___type_def.html#a343ef3c4c3290a15b4a3e57201b3e98e"> 1068</a></span>&#160;            uint32_t <a class="code" href="struct_a_o_n___w_d_g___type_def.html#a343ef3c4c3290a15b4a3e57201b3e98e">CNT_RELOAD</a>: 1; </div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="struct_a_o_n___w_d_g___type_def.html#a09861ebc5f718f46394bf5aa71b63f3a"> 1071</a></span>&#160;            uint32_t <a class="code" href="struct_a_o_n___w_d_g___type_def.html#a09861ebc5f718f46394bf5aa71b63f3a">RSVD0</a>: 3;</div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="struct_a_o_n___w_d_g___type_def.html#aa1352530035b6609791c19fda0cc2fb6"> 1072</a></span>&#160;            uint32_t <a class="code" href="struct_a_o_n___w_d_g___type_def.html#aa1352530035b6609791c19fda0cc2fb6">COMP</a>: 18;  </div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="struct_a_o_n___w_d_g___type_def.html#af847f236caadf27237a39fac5385a7a0"> 1073</a></span>&#160;            uint32_t <a class="code" href="struct_a_o_n___w_d_g___type_def.html#af847f236caadf27237a39fac5385a7a0">RSVD1</a>: 6;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;        } CRT_BITS;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    } u_00;</div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="struct_a_o_n___w_d_g___type_def.html#af8d39ff5d16ea1fdd720a046c69795c6"> 1076</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_o_n___w_d_g___type_def.html#af8d39ff5d16ea1fdd720a046c69795c6">CNT_CLR</a>; </div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="struct_a_o_n___w_d_g___type_def.html#a11b86c923e6ef27686abcf8437438a42"> 1077</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_o_n___w_d_g___type_def.html#a11b86c923e6ef27686abcf8437438a42">WP</a>;      </div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;} <a class="code" href="struct_a_o_n___w_d_g___type_def.html">AON_WDG_TypeDef</a>;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">/* ================                     random generator           ================ */</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="struct_r_a_n___g_e_n___type_def.html"> 1088</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                              </span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;{</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    {</div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="struct_r_a_n___g_e_n___type_def.html#aaf2f183e562beab2996e31a6b2d1c795"> 1092</a></span>&#160;        __IO uint32_t <a class="code" href="struct_r_a_n___g_e_n___type_def.html#aaf2f183e562beab2996e31a6b2d1c795">CTL</a>;                  </div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;        {</div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="struct_r_a_n___g_e_n___type_def.html#abeb0207c523902c48c35dd737fd727d5"> 1095</a></span>&#160;            __IO uint32_t <a class="code" href="struct_r_a_n___g_e_n___type_def.html#abeb0207c523902c48c35dd737fd727d5">rand_gen_en</a>: 1;</div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="struct_r_a_n___g_e_n___type_def.html#aaf688061fef18dee0c50702ac76b3f8e"> 1096</a></span>&#160;            __IO uint32_t <a class="code" href="struct_r_a_n___g_e_n___type_def.html#aaf688061fef18dee0c50702ac76b3f8e">seed_upd</a>: 1;</div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="struct_r_a_n___g_e_n___type_def.html#a3c5c5bfbfbae3560b8d472c66ff75f46"> 1097</a></span>&#160;            __IO uint32_t <a class="code" href="struct_r_a_n___g_e_n___type_def.html#a3c5c5bfbfbae3560b8d472c66ff75f46">random_req</a>: 1;</div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="struct_r_a_n___g_e_n___type_def.html#a49f294f0797204c542a43aebd53789d7"> 1098</a></span>&#160;            __IO uint32_t <a class="code" href="struct_r_a_n___g_e_n___type_def.html#a49f294f0797204c542a43aebd53789d7">opt_rand_upd</a>: 1;</div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="struct_r_a_n___g_e_n___type_def.html#afb0a50a6c6cc2262a6e2a5f4077d1725"> 1099</a></span>&#160;            __IO uint32_t <a class="code" href="struct_r_a_n___g_e_n___type_def.html#afb0a50a6c6cc2262a6e2a5f4077d1725">soft_rst</a>: 1;</div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="struct_r_a_n___g_e_n___type_def.html#ae64d741298dbf9d92cb3c985b49b7077"> 1100</a></span>&#160;            __IO uint32_t <a class="code" href="struct_r_a_n___g_e_n___type_def.html#ae64d741298dbf9d92cb3c985b49b7077">rsvd</a>: 27;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;        } CTL_BITS;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    } u_00;</div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="struct_r_a_n___g_e_n___type_def.html#aca562ea62e2d3bc9a0291fb4f35a2398"> 1103</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_a_n___g_e_n___type_def.html#aca562ea62e2d3bc9a0291fb4f35a2398">POLYNOMIAL</a>;               </div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="struct_r_a_n___g_e_n___type_def.html#a33fed8cde924603b0367d45d33708d1f"> 1104</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_a_n___g_e_n___type_def.html#a33fed8cde924603b0367d45d33708d1f">SEED</a>;                     </div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="struct_r_a_n___g_e_n___type_def.html#a0912524c98c7ba6334f291f749e1de2b"> 1105</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_a_n___g_e_n___type_def.html#a0912524c98c7ba6334f291f749e1de2b">RAN_NUM</a>;                  </div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;} <a class="code" href="struct_r_a_n___g_e_n___type_def.html">RAN_GEN_TypeDef</a>;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">/* ================            System Block Control            ================ */</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                              </span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;{</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    {</div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4680a71019622c214e54000c19a90b10"> 1121</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4680a71019622c214e54000c19a90b10">SYS_CLK_SEL</a>;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;        {</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;            __IO uint32_t r_cpu_slow_en: 1;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;            __IO uint32_t r_cpu_slow_opt_wfi: 1;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;            __IO uint32_t r_cpu_slow_opt_dsp: 1;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;            __IO uint32_t r_dsp_slow_en: 1;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;            __IO uint32_t r_dsp_slow_opt_dsp: 1;</div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeca8b61f94343275376b885f5d7ddab4"> 1129</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeca8b61f94343275376b885f5d7ddab4">r_auto_dsp_fast_clk_en</a>: 1;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;            __IO uint32_t r_clk_cpu_f1m_en: 1;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;            __IO uint32_t r_clk_cpu_32k_en: 1;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;            __IO uint32_t r_aon_rd_opt: 1;</div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af656cfaee2afd518658ef12cf828ddc2"> 1133</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af656cfaee2afd518658ef12cf828ddc2">r_bus_slow_sel</a>: 2;</div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa9429b87178ce2c91d9c8ff9e5066b7d"> 1134</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa9429b87178ce2c91d9c8ff9e5066b7d">r_dsp_fast_clk_ext_num</a>: 8;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;            __IO uint32_t r_bt_ahb_wait_cnt: 6;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;            __IO uint32_t r_btaon_acc_no_block: 1;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;            __IO uint32_t r_cpu_slow_opt_at_tx: 1;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;            __IO uint32_t r_cpu_slow_opt_at_rx: 1;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;            __IO uint32_t r_cpu_low_rate_valid_num: 4;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;        } BITS_200;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    } u_200;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    {</div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0ab5803ee30844e5388f609b12dab61c"> 1145</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0ab5803ee30844e5388f609b12dab61c">SLOW_CTRL</a>;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;        {</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;            __I  uint32_t RF_RL_ID: 4;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;            __I  uint32_t RF_RTL_ID: 4;</div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a59d00e68ec6f8efd7b2fee531024886f"> 1150</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a59d00e68ec6f8efd7b2fee531024886f">dummy</a>: 5;</div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5560f1528a0b644846953e5bb384666"> 1151</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5560f1528a0b644846953e5bb384666">r_dsp_clk_src_pll_sel</a>: 1;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;            __IO uint32_t r_dsp_auto_slow_filter_en: 1;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;            __IO uint32_t bzdma_autoslow_eco_disable: 1;</div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a714fc907d1c5b7f4303e27aa7da50015"> 1154</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a714fc907d1c5b7f4303e27aa7da50015">dummy1</a>: 2;</div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7fa161926b3e0cb56a834b50bb731c20"> 1155</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7fa161926b3e0cb56a834b50bb731c20">r_auto_slow_opt</a>: 1;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;            __IO uint32_t r_cpu_slow_opt_dma: 1;</div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5bd9ccc0f78aff9e4b9272d53d9a5888"> 1157</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5bd9ccc0f78aff9e4b9272d53d9a5888">r_cpu_slow_opt_sdio0</a>: 1;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;            __IO uint32_t r_cpu_slow_opt_usb: 1;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;            __IO uint32_t r_cpu_slow_opt_bt_sram_1: 1;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;            __IO uint32_t r_cpu_slow_opt_bt_sram_2: 1;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;            __IO uint32_t r_dsp_slow_opt_dspram_wbuf: 1;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;            __IO uint32_t r_cpu_slow_opt_dspram_wbuf: 1;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;            __IO uint32_t r_dsp_slow_opt_at_tx: 1;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;            __IO uint32_t r_dsp_slow_opt_at_rx: 1;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;            __IO uint32_t r_dsp_low_rate_valid_num: 4;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;        } BITS_204;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    } u_204;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    {</div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6d9519c629dc07b7973bcb3648a9eb7b"> 1171</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6d9519c629dc07b7973bcb3648a9eb7b">REG_0x208</a>;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;        {</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;            __IO uint32_t r_cpu_div_sel: 4;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;            __IO uint32_t r_cpu_div_sel_slow: 4;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;            __IO uint32_t r_cpu_div_en: 1;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;            __IO uint32_t r_CPU_CLK_SRC_EN: 1;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;            __IO uint32_t r_cpu_auto_slow_filter_en: 1;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;            __IO uint32_t r_cpu_auto_slow_force_update: 1;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;            __IO uint32_t r_cpu_pll_clk_cg_en: 1;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;            __IO uint32_t r_cpu_xtal_clk_cg_en: 1;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;            __IO uint32_t r_cpu_osc40_clk_cg_en: 1;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;            __IO uint32_t r_cpu_div_en_slow: 1;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;            __IO uint32_t r_dsp_div_sel: 4;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;            __IO uint32_t r_dsp_div_sel_slow: 4;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;            __IO uint32_t r_dsp_div_en: 1;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;            __IO uint32_t r_DSP_CLK_SRC_EN: 1;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;            __IO uint32_t r_dsp_clk_src_sel_1: 1;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;            __IO uint32_t r_dsp_clk_src_sel_0: 1;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;            __IO uint32_t r_dsp_pll_clk_cg_en: 1;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;            __IO uint32_t r_dsp_xtal_clk_cg_en: 1;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;            __IO uint32_t r_dsp_osc40_clk_cg_en: 1;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;            __IO uint32_t r_dsp_div_en_slow: 1;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;        } BITS_208;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    } u_208;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    {</div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6763355417060605e4b56ab2ced28957"> 1199</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6763355417060605e4b56ab2ced28957">REG_0x20C</a>;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;        {</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;            __IO uint32_t r_flash_div_sel: 4;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;            __IO uint32_t r_flash_div_en: 1;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;            __IO uint32_t r_FLASH_CLK_SRC_EN: 1;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;            __IO uint32_t r_flash_clk_src_sel_1: 1;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;            __IO uint32_t r_flash_clk_src_sel_0: 1;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;            __IO uint32_t r_flash_mux_1_clk_cg_en: 1;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;            __IO uint32_t r_rng_sfosc_sel: 1;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;            __IO uint32_t r_rng_sfosc_div_sel: 3;</div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7f6b1d265e3f91f01815f53f3272fb69"> 1210</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7f6b1d265e3f91f01815f53f3272fb69">r_flash_clk_src_pll_sel</a>: 1;</div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abdc78c3ee6d94fa75a6abea218bb976e"> 1211</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abdc78c3ee6d94fa75a6abea218bb976e">RSVD</a>: 2;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;            __IO uint32_t r_40m_div_sel: 3;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;            __IO uint32_t RSVD1: 1;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;            __IO uint32_t r_40m_div_en: 1;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;            __IO uint32_t r_CLK_40M_DIV_CG_EN: 1;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;            __IO uint32_t r_CLK_40M_SRC_EN: 1;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;            __IO uint32_t r_40m_clk_src_sel_1: 1;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;            __IO uint32_t r_40m_clk_src_sel_0: 1;</div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a612e0a308e6f06c90c2b28d995614ad7"> 1219</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a612e0a308e6f06c90c2b28d995614ad7">RSVD2</a>: 1;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;            __IO uint32_t r_CLK_40M_SRC_DIV_EN: 1;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;            __IO uint32_t r_CLK_20M_SRC_EN: 1;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;            __IO uint32_t r_CLK_10M_SRC_EN: 1;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;            __IO uint32_t r_CLK_1M_SRC_EN: 1;</div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a21b40833f2d2ed640562d209207d56e1"> 1224</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a21b40833f2d2ed640562d209207d56e1">RSVD3</a>: 2;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;        } BITS_20C;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    } u_20C;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    {</div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd5fe2a384c89f2dd92d1609de434072"> 1230</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd5fe2a384c89f2dd92d1609de434072">SOC_FUNC_EN</a>;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;        {</div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a846a3521fad13a94749aa3a0c53f4898"> 1233</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a846a3521fad13a94749aa3a0c53f4898">Dummy</a>: 1;</div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1598957538dc4abbad4a86068be26a92"> 1234</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1598957538dc4abbad4a86068be26a92">Dummy1</a>: 1;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;            __IO uint32_t BIT_SOC_BTBUS_EN: 1;</div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1434c2e09edc4b9b9f4a3be79c9f014c"> 1236</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1434c2e09edc4b9b9f4a3be79c9f014c">Dummy2</a>: 1;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;            __IO uint32_t BIT_SOC_FLASH_EN: 1;</div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1cbf43baf0db80040ce75c6b99c3e28"> 1238</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1cbf43baf0db80040ce75c6b99c3e28">BIT_SOC_FLASH_1_EN</a>: 1;</div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaff5a4f3e50fcff322693eb9cb14623d"> 1239</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaff5a4f3e50fcff322693eb9cb14623d">BIT_SOC_FLASH_2_EN</a>: 1;</div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a07908f3e91bf290b77eef55d0f9fbebd"> 1240</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a07908f3e91bf290b77eef55d0f9fbebd">BIT_SOC_FLASH_3_EN</a>: 1;</div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab8b9fad48e18da9831338deea63c9b8b"> 1241</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab8b9fad48e18da9831338deea63c9b8b">Dummy3</a>: 1;</div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a292720710bfb6d58ca91d26362a7370d"> 1242</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a292720710bfb6d58ca91d26362a7370d">Dummy4</a>: 2;</div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a949f3b2659549aa39f793806eac582b4"> 1243</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a949f3b2659549aa39f793806eac582b4">DUMMY5</a>: 1;</div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0368bb79732537c04a35d2ad17d6b2a3"> 1244</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0368bb79732537c04a35d2ad17d6b2a3">BIT_SOC_UART1_EN</a>: 1;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;            __IO uint32_t BIT_SOC_GDMA0_EN: 1;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;            __IO uint32_t BIT_SOC_SDH_EN: 1;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;            __IO uint32_t BIT_SOC_USB_EN: 1;</div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a424eae806f9457e5cdb18d7c086d7612"> 1248</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a424eae806f9457e5cdb18d7c086d7612">BIT_SOC_GTIMER_EN</a>: 1;</div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3641aaa2244513909c572015b681d909"> 1249</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3641aaa2244513909c572015b681d909">Dummy6</a>: 1;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;            __IO uint32_t BIT_SOC_SWR_SS_EN: 1;</div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd9b40ee809dac7396b749cf77fdcb3d"> 1251</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd9b40ee809dac7396b749cf77fdcb3d">DUMMY1</a>: 1;</div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aebf22100fc31d49fd063fb2de6c12567"> 1252</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aebf22100fc31d49fd063fb2de6c12567">BIT_SOC_AAC_XTAL_EN</a>: 1;</div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a15687ca34522b99ef8b3d4df089746c4"> 1253</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a15687ca34522b99ef8b3d4df089746c4">BIT_SOC_CAP_EN</a>: 1;</div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd2ab505ee937525581f031566797f76"> 1254</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd2ab505ee937525581f031566797f76">Dummy7</a>: 10;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;        } BITS_210;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    } u_210;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0849be358fcabb437f3a737d252eda4e"> 1258</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0849be358fcabb437f3a737d252eda4e">RSVD_0x214</a>;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    {</div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae22387941e4d91a1581cbe777a36ca40"> 1262</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae22387941e4d91a1581cbe777a36ca40">SOC_PERI_FUNC0_EN</a>;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;        {</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;            __IO uint32_t BIT_PERI_UART0_EN: 1;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;            __IO uint32_t BIT_PERI_UART2_EN: 1;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;            __IO uint32_t BIT_PERI_AES_EN: 1;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;            __IO uint32_t BIT_PERI_RNG_EN: 1;</div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abec99fd1750fdc8e32608834800286df"> 1269</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abec99fd1750fdc8e32608834800286df">BIT_PERI_SIMC_EN</a>: 1;</div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa1d531e9a7b3916cba0c378ae2ef8369"> 1270</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa1d531e9a7b3916cba0c378ae2ef8369">BIT_PERI_LCD_EN</a>: 1;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;            __IO uint32_t RSVD: 2;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;            __IO uint32_t BIT_PERI_SPI0_EN: 1;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;            __IO uint32_t BIT_PERI_SPI1_EN: 1;</div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a33fb7549a84f5eff2aea3c05fc41c776"> 1274</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a33fb7549a84f5eff2aea3c05fc41c776">BIT_PERI_IRRC_EN</a>: 1;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;            __IO uint32_t BIT_PERI_SPI2_EN: 1;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;            __IO uint32_t RSVD1: 4;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;            __IO uint32_t BIT_PERI_I2C0_EN: 1;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;            __IO uint32_t BIT_PERI_I2C1_EN: 1;</div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae13ebd1e2bdb45d72ca255192d099bb3"> 1279</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae13ebd1e2bdb45d72ca255192d099bb3">BIT_PERI_QDEC_EN</a>: 1;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;            __IO uint32_t <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga93872765b0f5218aa502277be6b9fef2">BIT_PERI_KEYSCAN_EN</a>: 1;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;            __IO uint32_t BIT_PERI_I2C2_EN: 1;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;            __IO uint32_t RSVD2: 1;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;            __IO uint32_t BIT_PERI_PSRAM_EN: 1;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;            __IO uint32_t RSVD3: 1;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;            __IO uint32_t BIT_PERI_SPI2W_EN: 1;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;            __IO uint32_t BIT_DSP_CORE_EN: 1;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;            __IO uint32_t BIT_DSP_H2D_D2H: 1;</div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2e854f0c9d927eb425cefb08009ed781"> 1288</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2e854f0c9d927eb425cefb08009ed781">BIT_DSP_MEM_EN</a>: 1;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;            __IO uint32_t BIT_ASRC_EN: 1;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;            __IO uint32_t BIT_DSP_WDT_EN: 1;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;            __IO uint32_t BIT_EFUSE_EN: 1;</div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a40364155a4c3000b805c604c573492de"> 1292</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a40364155a4c3000b805c604c573492de">BIT_DATA_MEM_EN</a>: 1;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;        } BITS_218;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    } u_218;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    {</div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a44db047bb626afdc72c4cd273863789c"> 1298</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a44db047bb626afdc72c4cd273863789c">SOC_PERI_FUNC1_EN</a>;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;        {</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;            __IO uint32_t BIT_PERI_ADC_EN: 1;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;            __IO uint32_t RSVD: 7;</div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31d576f3d78e5a5613c5bd58e2feef68"> 1303</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31d576f3d78e5a5613c5bd58e2feef68">BIT_PERI_GPIO_EN</a>: 1;</div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0db0e1f3676b1e44b380f5d11031abf6"> 1304</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0db0e1f3676b1e44b380f5d11031abf6">BIT_PERI_GPIO1_EN</a>: 1;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;            __IO uint32_t RSVD1: 22;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;        } BITS_21C;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    } u_21C;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    {</div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7f17917a8447d23369e2995d2ab621db"> 1311</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7f17917a8447d23369e2995d2ab621db">SOC_AUDIO_IF_EN</a>;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;        {</div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acdbc922a1df533706b8c9697cfd7c2be"> 1314</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acdbc922a1df533706b8c9697cfd7c2be">r_PON_FEN_AUDIO</a>: 1;</div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab90cbec106b1d898fe9e04ca33fc90c2"> 1315</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab90cbec106b1d898fe9e04ca33fc90c2">r_PON_FEN_SPORT0</a>: 1;</div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae82e13d844c984e2e081d584e01700bf"> 1316</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae82e13d844c984e2e081d584e01700bf">r_PON_FEN_SPORT1</a>: 1;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;            __IO uint32_t Dummy: 1;</div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a10ceef128296b2c32ce5f8b764fe09"> 1318</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a10ceef128296b2c32ce5f8b764fe09">r_CLK_EN_AUDIO</a>: 1;</div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3fa77ed8027e2072cf3b885ab34b193a"> 1319</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3fa77ed8027e2072cf3b885ab34b193a">r_CLK_EN_SPORT0</a>: 1;</div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3476a9a025545225a131fb0a59416e1b"> 1320</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3476a9a025545225a131fb0a59416e1b">r_CLK_EN_SPORT1</a>: 1;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;            __IO uint32_t Dummy1: 1;</div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4c852b57cc803c9300d2ad7d473d0a46"> 1322</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4c852b57cc803c9300d2ad7d473d0a46">r_CLK_EN_SPORT_40M</a>: 1;</div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac7028850988c7c5077284ba2e4824ad6"> 1323</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac7028850988c7c5077284ba2e4824ad6">r_CLK_EN_SI</a>: 1;</div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0a1558684a9686de66ae076a2ec0db4a"> 1324</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0a1558684a9686de66ae076a2ec0db4a">r_PON_FEN_SPORT2</a>: 1;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;            __IO uint32_t Dummy2: 1;</div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afb46bce35595037c288fd3be7d77940b"> 1326</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afb46bce35595037c288fd3be7d77940b">r_CLK_EN_SPORT2</a>: 1;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;            __IO uint32_t Dummy3: 19;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;        } BITS_220;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    } u_220;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;    {</div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a96e2d299cfa1dca49f4e57e4b38dc600"> 1333</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a96e2d299cfa1dca49f4e57e4b38dc600">SOC_AUDIO_CLK_CTRL_A</a>;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;        {</div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2d7dd35ab3f44b2d2be23687ab7e9efb"> 1336</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2d7dd35ab3f44b2d2be23687ab7e9efb">r_SPORT0_PLL_CLK_SEL</a>: 3;</div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a47d62ceb1ea0b97fe091352b1518b958"> 1337</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a47d62ceb1ea0b97fe091352b1518b958">r_SPORT0_EXT_CODEC</a>: 1;</div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5751b48adad005aeffb0fd1be3865b30"> 1338</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5751b48adad005aeffb0fd1be3865b30">r_SPORT1_PLL_CLK_SEL</a>: 3;</div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7b28c3197a8d0af8a9f6d90bacfd6a14"> 1339</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7b28c3197a8d0af8a9f6d90bacfd6a14">r_CODEC_STANDALONE</a>: 1;</div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a052bff529e84b6880dc9c703247ffd44"> 1340</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a052bff529e84b6880dc9c703247ffd44">r_PLL_DIV0_SETTING</a>: 8;</div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acf85833eb3fc670e6b84d60234a1e2c3"> 1341</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acf85833eb3fc670e6b84d60234a1e2c3">r_PLL_DIV1_SETTING</a>: 8;</div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af11bff935d6968e421b984b06cee868c"> 1342</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af11bff935d6968e421b984b06cee868c">r_PLL_DIV2_SETTING</a>: 8;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;        } BITS_224;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    } u_224;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    {</div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af4bacf6f245cdb437dd780626900960b"> 1348</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af4bacf6f245cdb437dd780626900960b">SOC_AUDIO_CLK_CTRL_B</a>;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;        {</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;            __IO uint32_t Dummy: 3;</div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a88a88af826105a154ab047787cc3b3f5"> 1352</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a88a88af826105a154ab047787cc3b3f5">r_SPORT0_MCLK_OUT</a>: 1;</div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a858a6fafe44ee3e4a84da65fb3432fe3"> 1353</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a858a6fafe44ee3e4a84da65fb3432fe3">r_SPORT1_MCLK_OUT</a>: 1;</div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aee5f8fc0cd3bb3879db1169275ddd1be"> 1354</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aee5f8fc0cd3bb3879db1169275ddd1be">r_SPORT2_MCLK_OUT</a>: 1;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;            __IO uint32_t Dummy1: 1;</div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5444a69b9011b25de11188a0e1735ae7"> 1356</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5444a69b9011b25de11188a0e1735ae7">r_AUDIO_CLK_FROM_PLL</a>: 1;</div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0f82b50f6c5b7112b28ac3f82100b37"> 1357</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0f82b50f6c5b7112b28ac3f82100b37">r_SPORT1_EXT_CODEC</a>: 1;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;            __IO uint32_t Dummy2: 4;</div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a77805deab36c585ba9c16fd270de29a8"> 1359</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a77805deab36c585ba9c16fd270de29a8">r_SPORT2_PLL_CLK_SEL</a>: 3;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;            __IO uint32_t Dummy3: 3;</div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac660a67fd6c1496892bf7895bd2b8c61"> 1361</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac660a67fd6c1496892bf7895bd2b8c61">r_SPORT2_EXT_CODEC</a>: 1;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;            __IO uint32_t Dummy4: 12;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;        } BITS_228;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    } u_228;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7548a45d310696b4a539a74a67e5c4af"> 1366</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7548a45d310696b4a539a74a67e5c4af">RSVD_0x22C</a>;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;    {</div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2863bfbf34a646b7d61df8ff1f26640f"> 1370</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2863bfbf34a646b7d61df8ff1f26640f">PESOC_CLK_CTRL</a>;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;        {</div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2612ecc4a1633312b549f85a8ce384f2"> 1373</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2612ecc4a1633312b549f85a8ce384f2">DUMMY</a>: 1;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;            __IO uint32_t BIT_CKE_CORDIC: 1;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;            __IO uint32_t BIT_SOC_CKE_PLFM: 1;</div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad20c52dc5234d5c1e37ab7bd9678ea21"> 1376</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad20c52dc5234d5c1e37ab7bd9678ea21">r_CKE_CTRLAP</a>: 1;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;            __IO uint32_t BIT_CKE_BUS_RAM_SLP: 1;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;            __IO uint32_t BIT_CKE_BT_VEN: 1;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_VENDOR_REG_EN: 1;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_VENDOR_REG_EN: 1;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_FLASH_EN: 1;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_FLASH_EN: 1;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_UART2_EN: 1;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_UART2_EN: 1;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_UART1_EN: 1;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_UART1_EN: 1;</div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c1d4d43fcc2138b82ce58ce1c508bee"> 1387</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c1d4d43fcc2138b82ce58ce1c508bee">BIT_SOC_ACTCK_TIMER_EN</a>: 1;</div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0cda2eaa9ec18df4b65c40a76fea85ef"> 1388</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0cda2eaa9ec18df4b65c40a76fea85ef">BIT_SOC_SLPCK_TIMER_EN</a>: 1;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_GDMA0_EN: 1;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_GDMA0_EN: 1;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_FLASH1_EN: 1;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_FLASH1_EN: 1;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_FLASH2_EN: 1;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_FLASH2_EN: 1;</div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8b8b1c7a3aea1a625343ba5e94d6909"> 1395</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8b8b1c7a3aea1a625343ba5e94d6909">BIT_SOC_ACTCK_GPIO1_EN</a>: 1;</div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acafada6509983a75825ff6ee77483bd2"> 1396</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acafada6509983a75825ff6ee77483bd2">BIT_SOC_SLPCK_GPIO1_EN</a>: 1;</div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad9f0ab052919fb097bc7c2341eb1fd80"> 1397</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad9f0ab052919fb097bc7c2341eb1fd80">BIT_SOC_ACTCK_GPIO_EN</a>: 1;</div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4c41b73d6157ecc62430f90692fff5dc"> 1398</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4c41b73d6157ecc62430f90692fff5dc">BIT_SOC_SLPCK_GPIO_EN</a>: 1;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_SDH_EN: 1;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_SDH_EN: 1;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_USB_EN: 1;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_USB_EN: 1;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;            __IO uint32_t DUMMY1: 2;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;        } BITS_230;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    } u_230;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    {</div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aae7d1c3f1c6f8c185a0678373778b52a"> 1409</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aae7d1c3f1c6f8c185a0678373778b52a">PESOC_PERI_CLK_CTRL0</a>;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;        {</div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adc1678ab377cddd92ef8c503f889612b"> 1412</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adc1678ab377cddd92ef8c503f889612b">BIT_SOC_ACTCK_UART0_EN</a>: 1;</div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0ce8b8dcf7b8e6077c0a6e2c376c3475"> 1413</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0ce8b8dcf7b8e6077c0a6e2c376c3475">BIT_SOC_SLPCK_UART0_EN</a>: 1;</div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afcba06b47dfc90b23c087ace9539dbf3"> 1414</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afcba06b47dfc90b23c087ace9539dbf3">BIT_SOC_ACTCK_HCI</a>: 1;</div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8384130cfddbd5f7cade8b16a62cb679"> 1415</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8384130cfddbd5f7cade8b16a62cb679">BIT_SOC_SLPCK_HCI</a>: 1;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;            __IO uint32_t BIT_CKE_MODEM: 1;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;            __IO uint32_t BIT_CKE_CAL32K: 1;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;            __IO uint32_t BIT_CKE_SWR_SS: 1;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;            __IO uint32_t RSVD: 1;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;            __IO uint32_t BIT_CKE_RNG: 1;</div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5f22546c27994d1741046842ed8e96ea"> 1421</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5f22546c27994d1741046842ed8e96ea">BIT_CKE_PDCK</a>: 1;</div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e0f89e4e13d32078b1595e675f98039"> 1422</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e0f89e4e13d32078b1595e675f98039">BIT_CKE_AAC_XTAL</a>: 1;</div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a11c5e8f16195d1f7ffa3a95ee08138e9"> 1423</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a11c5e8f16195d1f7ffa3a95ee08138e9">BIT_CKE_CAP</a>: 1;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;            __IO uint32_t RSVD1: 4;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_SPI0_EN: 1;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_SPI0_EN: 1;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_SPI1_EN: 1;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_SPI1_EN: 1;</div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5e2ade905d3c43ed6de84eec46db01c0"> 1429</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5e2ade905d3c43ed6de84eec46db01c0">BIT_SOC_ACTCK_IRRC</a>: 1;</div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a06c43c65d8b31d2569eaed0b206124d5"> 1430</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a06c43c65d8b31d2569eaed0b206124d5">BIT_SOC_SLPCK_IRRC</a>: 1;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_SPI2_EN: 1;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_SPI2_EN: 1;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;            __IO uint32_t RSVD2: 4;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_FLASH3_EN: 1;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_FLASH3_EN: 1;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;            __IO uint32_t RSVD3: 2;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;        } BITS_234;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    } u_234;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;    {</div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8a0def3880c277b1ae7183615f104c4c"> 1442</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8a0def3880c277b1ae7183615f104c4c">PESOC_PERI_CLK_CTRL1</a>;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;        {</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_I2C0_EN: 1;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_I2C0_EN: 1;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_I2C1_EN: 1;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_I2C1_EN: 1;</div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae69394b75f96233a875a66526117439a"> 1449</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae69394b75f96233a875a66526117439a">BIT_SOC_ACTCK_QDEC_EN</a>: 1;</div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d626220901473cc082c784f2e1b2545"> 1450</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d626220901473cc082c784f2e1b2545">BIT_SOC_SLPCK_QDEC_EN</a>: 1;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;            __IO uint32_t <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga2e50fe3b26b89a3f3c1dc169f2492d78">BIT_SOC_ACTCK_KEYSCAN_EN</a>: 1;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_KEYSCAN_EN: 1;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_AES_EN: 1;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_AES_EN: 1;</div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad1dae54fa0b606ee5ba84145a0587aa9"> 1455</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad1dae54fa0b606ee5ba84145a0587aa9">BIT_SOC_ACTCK_SIMC_EN</a>: 1;</div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aee02061c751c34a1e5434743b6dfd4e0"> 1456</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aee02061c751c34a1e5434743b6dfd4e0">BIT_SOC_SLPCK_SIMC_EN</a>: 1;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_I2C2_EN: 1;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_I2C2_EN: 1;</div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac72eca43a6f9040ff20d4dbe7a52d5a7"> 1459</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac72eca43a6f9040ff20d4dbe7a52d5a7">BIT_SOC_ACTCK_DATA_MEM_EN</a>: 1;</div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7c41e6a48d9ba57b959d16792fc76cb9"> 1460</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7c41e6a48d9ba57b959d16792fc76cb9">BIT_SOC_SLPCK_DATA_MEM_EN</a>: 1;</div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a552c50e0652c731d3487209c7f85d76a"> 1461</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a552c50e0652c731d3487209c7f85d76a">BIT_SOC_ACTCK_SPI2W_EN</a>: 1;</div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5cc2115f41a6dda652a7bd9f19669e95"> 1462</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5cc2115f41a6dda652a7bd9f19669e95">BIT_SOC_SLPCK_SPI2W_EN</a>: 1;</div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a29c7d3f32390ca3153e07f78e4499a78"> 1463</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a29c7d3f32390ca3153e07f78e4499a78">BIT_SOC_ACTCK_LCD_EN</a>: 1;</div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c6010f7dc5ed4cbe0d4da0a5fc725ac"> 1464</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c6010f7dc5ed4cbe0d4da0a5fc725ac">BIT_SOC_SLPCK_LCD_EN</a>: 1;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;            __IO uint32_t BIT_SOC_ACTCKE_ASRC: 1;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;            __IO uint32_t BIT_SOC_SLPCKE_ASRC: 1;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;            __IO uint32_t BIT_SOC_ACTCKE_DSP_MEM: 1;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;            __IO uint32_t BIT_SOC_SLPCKE_DSP_MEM: 1;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_ADC_EN: 1;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_ADC_EN: 1;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;            __IO uint32_t BIT_SOC_ACTCKE_H2D_D2H: 1;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;            __IO uint32_t BIT_SOC_SLPCKE_H2D_D2H: 1;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;            __IO uint32_t BIT_SOC_ACTCKE_DSP: 1;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;            __IO uint32_t BIT_SOC_SLPCKE_DSP: 1;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;            __IO uint32_t BIT_SOC_CKE_DSP_WDT: 1;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;            __IO uint32_t BIT_SOC_CLK_EFUSE: 1;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;        } BITS_238;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    } u_238;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    __IO uint32_t RSVD[2];<span class="comment">//0x23C~0x240</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    {</div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6be717cbbe73ab7576ce74d8c3a61cf9"> 1484</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6be717cbbe73ab7576ce74d8c3a61cf9">OFF_MEM_PWR_CRTL</a>;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;        {</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;            __IO uint32_t BIT_SOC_ACTCK_BTBUS_EN: 1;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;            __IO uint32_t BIT_SOC_SLPCK_BTBUS_EN: 1;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;            __IO uint32_t Dummy: 30;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;        } BITS_244;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    } u_244;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    {</div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afad5b8c2054d690337295a9b10eec059"> 1495</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afad5b8c2054d690337295a9b10eec059">REG_0x248</a>;                        </div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;        {</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;            __IO uint32_t RSVD: 8;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;            __IO uint32_t r_swr_ss_div_sel: 3;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;            __IO uint32_t RSVD1: 21;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;        } BITS_248;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    } u_248;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    __IO uint32_t  RSVD1[2];                             </div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    {</div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd66e554bcf4810c3d855d6253a1fcb9"> 1508</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd66e554bcf4810c3d855d6253a1fcb9">REG_0x254</a>;                         </div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;        {</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;            __IO uint32_t DSP_RUN_STALL: 1;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;            __IO uint32_t DSP_STAT_VECTOR_SEL: 1;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;            __IO uint32_t reg_bypass_pipe: 1;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;            __IO uint32_t Dummy: 12;</div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a995177cd6c6eacb832ab84fe22ef6216"> 1515</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a995177cd6c6eacb832ab84fe22ef6216">HW_ASRC_MCU_EN</a>: 1;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;            __IO uint32_t r_cpu_low_rate_valid_num1: 4;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;            __IO uint32_t r_dsp_low_rate_valid_num1: 4;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;            __IO uint32_t r_cpu_auto_slow_filter1_en: 1;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;            __IO uint32_t r_dsp_auto_slow_filter1_en: 1;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;            __IO uint32_t Dummy2: 4;</div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7b9bd8a8619afef872f07d17e88a0f64"> 1521</a></span>&#160;            __I  uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7b9bd8a8619afef872f07d17e88a0f64">km4_warm_rst_n_from_reg</a>: 1;</div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac2afef24cc0765063d8179bb46e46386"> 1522</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac2afef24cc0765063d8179bb46e46386">reg_trigger_reset_km4</a>: 1;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;        } BITS_254;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    } u_254;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    {</div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb41fded7118beab17c760290757e88a"> 1528</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb41fded7118beab17c760290757e88a">AUTO_SW_PAR0_31_0</a>;                         </div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;        {</div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac8e9b66d394721084eda7f6eb7aa0a1c"> 1531</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac8e9b66d394721084eda7f6eb7aa0a1c">CORE0_TUNE_OCP_RES</a>: 2;</div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeceb3dc27415adcdf983c363a62db7c6"> 1532</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeceb3dc27415adcdf983c363a62db7c6">CORE0_TUNE_PWM_R3</a>: 3;</div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae131285cbd8290d762e567b0a8d5f968"> 1533</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae131285cbd8290d762e567b0a8d5f968">CORE0_TUNE_PWM_R2</a>: 3;</div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1df74f7442f33175b52d8487173e3c4"> 1534</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1df74f7442f33175b52d8487173e3c4">CORE0_TUNE_PWM_R1</a>: 3;</div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0a3d5e174e4c8062d2d312616655385d"> 1535</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0a3d5e174e4c8062d2d312616655385d">CORE0_TUNE_PWM_C3</a>: 3;</div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab753808e43a82867323f8d3f06ce9d5f"> 1536</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab753808e43a82867323f8d3f06ce9d5f">CORE0_TUNE_PWM_C2</a>: 3;</div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af749834317ae7bcaa1003f3ea2a76540"> 1537</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af749834317ae7bcaa1003f3ea2a76540">CORE0_TUNE_PWM_C1</a>: 3;</div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1eb47e0e366fd06c8b5b6c95780601b3"> 1538</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1eb47e0e366fd06c8b5b6c95780601b3">CORE0_BYPASS_PWM_BYPASS_RoughSS</a>: 1;</div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8a284e05d73fcb8e6e683e38a2ef0114"> 1539</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8a284e05d73fcb8e6e683e38a2ef0114">CORE0_BYPASS_PWM_TUNE_RoughSS</a>: 2;</div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0baa9db3a5c4b5851df75b6ea43ffea"> 1540</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0baa9db3a5c4b5851df75b6ea43ffea">CORE0_BYPASS_PWM_TUNE_VCL</a>: 3;</div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af219fe9e2608b556fa543c07695bd278"> 1541</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af219fe9e2608b556fa543c07695bd278">CORE0_BYPASS_PWM_TUNE_VCH</a>: 3;</div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6b22326a11d273c8676848dc56c8006a"> 1542</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6b22326a11d273c8676848dc56c8006a">CORE0_X4_PWM_COMP_IB</a>: 1;</div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2810a0a9cef2cf95e6a4561d12226ad7"> 1543</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2810a0a9cef2cf95e6a4561d12226ad7">CORE0_X4_POW_PWM_CLP</a>: 1;</div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30e5f6db5fa9e58553169b81158fa1f4"> 1544</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30e5f6db5fa9e58553169b81158fa1f4">CORE0_X4_TUNE_VDIV_Bit0</a>: 1;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;        } BITS_258;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    } u_258;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    {</div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0342b0a49110c1c01e6738c332baefa3"> 1550</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0342b0a49110c1c01e6738c332baefa3">AUTO_SW_PAR0_63_32</a>;                         </div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;        {</div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16d156a17b9b8750a1f5a48f55dd3942"> 1553</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16d156a17b9b8750a1f5a48f55dd3942">CORE0_X4_TUNE_VDIV_Bit7_Bit1</a>: 7;</div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af9f611e68eda53fad01322d973296d2c"> 1554</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af9f611e68eda53fad01322d973296d2c">CORE0_BYPASS_PWM_TUNE_POS_VREFPFM</a>: 8;</div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aba89d068011346086a80a036d92e0c86"> 1555</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aba89d068011346086a80a036d92e0c86">CORE0_BYPASS_PWM_TUNE_POS_VREFOCP</a>: 3;</div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a507c87e58686645773aa7a047f3587ae"> 1556</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a507c87e58686645773aa7a047f3587ae">CORE0_FPWM</a>: 1;</div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a79b3bce54a44ac4dadc44a23cddb83c1"> 1557</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a79b3bce54a44ac4dadc44a23cddb83c1">CORE0_POW_PFM</a>: 1;</div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4b005768a17e92fe1fe9d6f4188f505f"> 1558</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4b005768a17e92fe1fe9d6f4188f505f">CORE0_POW_PWM</a>: 1;</div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac2f863d0f9c046d3d856dae139a8af4e"> 1559</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac2f863d0f9c046d3d856dae139a8af4e">CORE0_POW_VDIV</a>: 1;</div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa624ae1c9e6854bd5441ca1237123f9b"> 1560</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa624ae1c9e6854bd5441ca1237123f9b">CORE0_XTAL_OV_RATIO</a>: 2;</div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aca3d2c5b97c6ee286530b1abc0a7fbfc"> 1561</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aca3d2c5b97c6ee286530b1abc0a7fbfc">CORE0_XTAL_OV_UNIT</a>: 3;</div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaeda48bfcf362b15ed81ff224c9e197e"> 1562</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaeda48bfcf362b15ed81ff224c9e197e">CORE0_XTAL_OV_MODE</a>: 3;</div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adadea66d7459e76a03bee64fb34af7fe"> 1563</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adadea66d7459e76a03bee64fb34af7fe">CORE0_EN_POWERMOS_DR8X</a>: 1;</div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afba0f4f38686fde4c4ea43a9421ad6b7"> 1564</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afba0f4f38686fde4c4ea43a9421ad6b7">CORE0_SEL_OCP_TABLE</a>: 1;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;        } BITS_25C;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    } u_25C;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    {</div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a78ec8136948528a68df4587649a2bfe0"> 1571</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a78ec8136948528a68df4587649a2bfe0">AUTO_SW_PAR4_31_0</a>;                         </div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;        {</div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a58cca89e7d8f07305396dad359e8c8a0"> 1574</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a58cca89e7d8f07305396dad359e8c8a0">CORE4_TUNE_OCP_RES</a>: 2;</div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a81af4af10b0138dc5691e1d1a094e792"> 1575</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a81af4af10b0138dc5691e1d1a094e792">CORE4_TUNE_PWM_R3</a>: 3;</div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c3d1a94db5310f1eec31ae97c2d0ff7"> 1576</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c3d1a94db5310f1eec31ae97c2d0ff7">CORE4_TUNE_PWM_R2</a>: 3;</div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a402fd0b41d96a6c54515cff89fb13217"> 1577</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a402fd0b41d96a6c54515cff89fb13217">CORE4_TUNE_PWM_R1</a>: 3;</div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3197dfc251ee773b1baff7a05b6d44a"> 1578</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3197dfc251ee773b1baff7a05b6d44a">CORE4_TUNE_PWM_C3</a>: 3;</div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4850152f9e3e7490c5d43fe5b25d2671"> 1579</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4850152f9e3e7490c5d43fe5b25d2671">CORE4_TUNE_PWM_C2</a>: 3;</div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16ea9277a82c810f43d255b403a995bb"> 1580</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16ea9277a82c810f43d255b403a995bb">CORE4_TUNE_PWM_C1</a>: 3;</div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a958609bddbdffe6b0fbc4c8b69ad749e"> 1581</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a958609bddbdffe6b0fbc4c8b69ad749e">CORE4_BYPASS_PWM_BYPASS_RoughSS</a>: 1;</div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a52c4e78141aca426871b104691590ef7"> 1582</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a52c4e78141aca426871b104691590ef7">CORE4_BYPASS_PWM_TUNE_RoughSS</a>: 2;</div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3f106949d50ee3482cbc592c1ee4151b"> 1583</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3f106949d50ee3482cbc592c1ee4151b">CORE4_BYPASS_PWM_TUNE_VCL</a>: 3;</div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a35e5214dd71b0b4fa63e7789eed957d0"> 1584</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a35e5214dd71b0b4fa63e7789eed957d0">CORE4_BYPASS_PWM_TUNE_VCH</a>: 3;</div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a485672b248cf23cce023882a2a9c9edf"> 1585</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a485672b248cf23cce023882a2a9c9edf">CORE4_X4_PWM_COMP_IB</a>: 1;</div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa248723bc661d911e1025aa72b0e3197"> 1586</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa248723bc661d911e1025aa72b0e3197">CORE4_X4_POW_PWM_CLP</a>: 1;</div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a51bbb95aff2d4fca3cf64767096100c2"> 1587</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a51bbb95aff2d4fca3cf64767096100c2">CORE4_X4_TUNE_VDIV_Bit0</a>: 1;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;        } BITS_260;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    } u_260;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    {</div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a605abe8171ac6d65a7119ff3b2dae722"> 1593</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a605abe8171ac6d65a7119ff3b2dae722">AUTO_SW_PAR4_63_32</a>;                         </div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;        {</div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a23f61d8e1332951273d8aad538c37b9d"> 1596</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a23f61d8e1332951273d8aad538c37b9d">CORE4_X4_TUNE_VDIV_Bit7_Bit1</a>: 7;</div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4e37b8d5eec815b573f0bc85782e49b9"> 1597</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4e37b8d5eec815b573f0bc85782e49b9">CORE4_BYPASS_PWM_TUNE_POS_VREFPFM</a>: 8;</div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7232e4df46582832f7bc22705daa2f2c"> 1598</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7232e4df46582832f7bc22705daa2f2c">CORE4_BYPASS_PWM_TUNE_POS_VREFOCP</a>: 3;</div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2258afbc84f5943bb5060619b427da3c"> 1599</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2258afbc84f5943bb5060619b427da3c">CORE4_FPWM</a>: 1;</div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad15deaf13eefcbbcb05452d264c8bd5b"> 1600</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad15deaf13eefcbbcb05452d264c8bd5b">CORE4_POW_PFM</a>: 1;</div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a82b0f74f1b23bd16468bc95f0188497e"> 1601</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a82b0f74f1b23bd16468bc95f0188497e">CORE4_POW_PWM</a>: 1;</div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ba964a92f4f4e64d551a978aaf60ad0"> 1602</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ba964a92f4f4e64d551a978aaf60ad0">CORE4_POW_VDIV</a>: 1;</div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64d35f1ab103c0b5627520410d276db6"> 1603</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64d35f1ab103c0b5627520410d276db6">CORE4_XTAL_OV_RATIO</a>: 2;</div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9661b27e14e621333e26ca514d0ce14f"> 1604</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9661b27e14e621333e26ca514d0ce14f">CORE4_XTAL_OV_UNIT</a>: 3;</div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac90f81e418a17f116eb649bbfd233937"> 1605</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac90f81e418a17f116eb649bbfd233937">CORE4_XTAL_OV_MODE</a>: 3;</div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd4644dcc413170939405a1071609ad4"> 1606</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd4644dcc413170939405a1071609ad4">CORE4_EN_POWERMOS_DR8X</a>: 1;</div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61d5d9319644e41c741bd16a68acaa56"> 1607</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61d5d9319644e41c741bd16a68acaa56">CORE4_SEL_OCP_TABLE</a>: 1;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;        } BITS_264;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    } u_264;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    {</div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7712fd608dfb169ec46900f44fa1d2b7"> 1613</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7712fd608dfb169ec46900f44fa1d2b7">AUTO_SW_PAR5_31_0</a>;                         </div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;        {</div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a3fef1001a093153a834af4bddb19ec"> 1616</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a3fef1001a093153a834af4bddb19ec">CORE5_TUNE_OCP_RES</a>: 2;</div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae86dc04b647298eb5ca93aee7ebdad4d"> 1617</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae86dc04b647298eb5ca93aee7ebdad4d">CORE5_TUNE_PWM_R3</a>: 3;</div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e9e822a26fe629c4dcf699b2f004527"> 1618</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e9e822a26fe629c4dcf699b2f004527">CORE5_TUNE_PWM_R2</a>: 3;</div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61abb97ccc4b0aff351ed7064b624786"> 1619</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61abb97ccc4b0aff351ed7064b624786">CORE5_TUNE_PWM_R1</a>: 3;</div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aceba1070e89f838c51b23543ff7d7dc1"> 1620</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aceba1070e89f838c51b23543ff7d7dc1">CORE5_TUNE_PWM_C3</a>: 3;</div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7e1d0a989de4760d285727d6235f9336"> 1621</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7e1d0a989de4760d285727d6235f9336">CORE5_TUNE_PWM_C2</a>: 3;</div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa5a3b804131df521c8a527e97e928cb8"> 1622</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa5a3b804131df521c8a527e97e928cb8">CORE5_TUNE_PWM_C1</a>: 3;</div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64a586c27f2112d0b944ad6e6548aa30"> 1623</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64a586c27f2112d0b944ad6e6548aa30">CORE5_BYPASS_PWM_BYPASS_RoughSS</a>: 1;</div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a550c7a06d631c6903a9cba0df9fd4c14"> 1624</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a550c7a06d631c6903a9cba0df9fd4c14">CORE5_BYPASS_PWM_TUNE_RoughSS</a>: 2;</div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac3495292e771457e5edab7b977f02944"> 1625</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac3495292e771457e5edab7b977f02944">CORE5_BYPASS_PWM_TUNE_VCL</a>: 3;</div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd0185049eec9a7701edbad3ec91c571"> 1626</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd0185049eec9a7701edbad3ec91c571">CORE5_BYPASS_PWM_TUNE_VCH</a>: 3;</div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae509819ca1b2573aca8b27ec68788920"> 1627</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae509819ca1b2573aca8b27ec68788920">CORE5_X4_PWM_COMP_IB</a>: 1;</div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a97029553371396121cec53aab36356c7"> 1628</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a97029553371396121cec53aab36356c7">CORE5_X4_POW_PWM_CLP</a>: 1;</div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8bf391e75e2e19a4e415ebc1a0dc8af1"> 1629</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8bf391e75e2e19a4e415ebc1a0dc8af1">CORE5_X4_TUNE_VDIV_Bit0</a>: 1;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;        } BITS_268;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    } u_268;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;    {</div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaf6bc4856c4d25db33228379c09197f4"> 1635</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaf6bc4856c4d25db33228379c09197f4">AUTO_SW_PAR5_63_32</a>;                         </div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;        {</div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a681be5a30f349956ebef98e2fc68ed4a"> 1638</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a681be5a30f349956ebef98e2fc68ed4a">CORE5_X4_TUNE_VDIV_Bit7_Bit1</a>: 7;</div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa4923e84acf57a12c35f7e5216e06feb"> 1639</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa4923e84acf57a12c35f7e5216e06feb">CORE5_BYPASS_PWM_TUNE_POS_VREFPFM</a>: 8;</div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ab27ccae84b8e008093eb2a6bb6e2f9"> 1640</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ab27ccae84b8e008093eb2a6bb6e2f9">CORE5_BYPASS_PWM_TUNE_POS_VREFOCP</a>: 3;</div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5cd6f6e1ab8ee52286ca89d1902405da"> 1641</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5cd6f6e1ab8ee52286ca89d1902405da">CORE5_FPWM</a>: 1;</div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5fd0aaed09530419cfa4b68536021ca"> 1642</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5fd0aaed09530419cfa4b68536021ca">CORE5_POW_PFM</a>: 1;</div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9c0e79a2ed4df6475949b5a6c8e0d213"> 1643</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9c0e79a2ed4df6475949b5a6c8e0d213">CORE5_POW_PWM</a>: 1;</div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e8458fdc5f7b8d4099bf254002babe1"> 1644</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e8458fdc5f7b8d4099bf254002babe1">CORE5_POW_VDIV</a>: 1;</div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a387616cc3f37bc00055ebdbdca490369"> 1645</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a387616cc3f37bc00055ebdbdca490369">CORE5_XTAL_OV_RATIO</a>: 2;</div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3dd34934095fc6fa3b309083eb663db8"> 1646</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3dd34934095fc6fa3b309083eb663db8">CORE5_XTAL_OV_UNIT</a>: 3;</div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af57142bab02f9bfa68ca9ba608e46876"> 1647</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af57142bab02f9bfa68ca9ba608e46876">CORE5_XTAL_OV_MODE</a>: 3;</div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae7b84a09a006c9e7afa0fcaffc8fe03c"> 1648</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae7b84a09a006c9e7afa0fcaffc8fe03c">CORE5_EN_POWERMOS_DR8X</a>: 1;</div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a60552316d9703f8812156287310cdfd4"> 1649</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a60552316d9703f8812156287310cdfd4">CORE5_SEL_OCP_TABLE</a>: 1;</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;        } BITS_26C;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    } u_26C;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    {</div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad647dc08fcad8cd6bf73a7658352cd7e"> 1655</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad647dc08fcad8cd6bf73a7658352cd7e">AUTO_SW_PAR4_79_64_AUTO_SW_PAR0_79_64</a>;                         </div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;        {</div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acd3b2f2e770b6f8c8371496dd00be915"> 1658</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acd3b2f2e770b6f8c8371496dd00be915">CORE0_EN_HVD17_LOWIQ</a>: 1;</div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a650021793a7bfc219b745a97e8492e4a"> 1659</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a650021793a7bfc219b745a97e8492e4a">CORE0_TUNE_HVD17_IB</a>: 4;</div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab94ee55fb1ac500a762026aa7cb2aec7"> 1660</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab94ee55fb1ac500a762026aa7cb2aec7">CORE0_X4_PFM_COMP_IB</a>: 1;</div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9bb429b8aeaddff40389bd9519b75082"> 1661</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9bb429b8aeaddff40389bd9519b75082">CORE0_TUNE_PFM_VREFOCPPFM</a>: 3;</div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acfa0a9cbf6878bb794a016d9505fad8e"> 1662</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acfa0a9cbf6878bb794a016d9505fad8e">CORE0_TUNE_SAW_ICLK</a>: 6;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;            __IO uint32_t DUMMY: 1;</div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b1b716b577eb747a0559e78dda8dab2"> 1664</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b1b716b577eb747a0559e78dda8dab2">CORE4_EN_HVD17_LOWIQ</a>: 1;</div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1c5e4d264da993f870ea47027c35e315"> 1665</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1c5e4d264da993f870ea47027c35e315">CORE4_TUNE_HVD17_IB</a>: 4;</div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae3968c84dd5f01e77652371000e2b02d"> 1666</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae3968c84dd5f01e77652371000e2b02d">CORE4_X4_PFM_COMP_IB</a>: 1;</div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64624561e8037103248ce784523abeec"> 1667</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64624561e8037103248ce784523abeec">CORE4_TUNE_PFM_VREFOCPPFM</a>: 3;</div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a74d2fd68aea8c38b2e68374ed83add28"> 1668</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a74d2fd68aea8c38b2e68374ed83add28">CORE4_TUNE_SAW_ICLK</a>: 6;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;            __IO uint32_t DUMMY1: 1;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;        } BITS_270;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    } u_270;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    {</div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a36b376cb2cc3071d53471f4f69daf4fb"> 1676</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a36b376cb2cc3071d53471f4f69daf4fb">REG_DSS_CTRL</a>;                    </div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;        {</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;            __IO uint32_t r_dss_data_in: 20;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;            __IO uint32_t r_dss_ro_sel: 3;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;            __IO uint32_t r_dss_wire_sel: 1;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;            __IO uint32_t r_dss_clk_en: 1;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;            __IO uint32_t r_dss_speed_en: 1;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;            __IO uint32_t r_FEN_DSS: 1;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;            __IO uint32_t RSVD: 5;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;        } BITS_274;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    } u_274;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;    {</div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab15a961b7fe2e99d8f26271b09ecb4ca"> 1691</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab15a961b7fe2e99d8f26271b09ecb4ca">REG_BEST_DSS_RD</a>;               </div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;        {</div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e4e8823592777585bf6408225855f28"> 1694</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e4e8823592777585bf6408225855f28">bset_dss_count_out</a>: 20;</div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a646e26459c855e40ec824c3977c0d197"> 1695</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a646e26459c855e40ec824c3977c0d197">bset_dss_wsort_go</a>: 1;</div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5da6b568d059911688030a2cfef69d4d"> 1696</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5da6b568d059911688030a2cfef69d4d">bset_dss_ready</a>: 1;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;            __IO uint32_t RSVD: 10;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;        } BITS_278;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    } u_278;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5888ae1fe1747bb76228891d40234690"> 1701</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5888ae1fe1747bb76228891d40234690">RSVD_0x27C</a>;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;    {</div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a542209009f519850f975f537f7226677"> 1705</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a542209009f519850f975f537f7226677">REG_GPIO_A0_3</a>;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;        {</div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a576c65e143dd14e871d053c338d293d3"> 1708</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a576c65e143dd14e871d053c338d293d3">PMUX_GPIO_ADC_0</a>: 8;</div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abe0b51c30c446050881e0369607f3223"> 1709</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abe0b51c30c446050881e0369607f3223">PMUX_GPIO_ADC_1</a>: 8;</div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#add9249190ab574efa3ea4f6d695645b7"> 1710</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#add9249190ab574efa3ea4f6d695645b7">PMUX_GPIO_ADC_2</a>: 8;</div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31bb487d177289494c9b9e0e49e16d1e"> 1711</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31bb487d177289494c9b9e0e49e16d1e">PMUX_GPIO_ADC_3</a>: 8;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;        } BITS_280;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    } u_280;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    {</div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3190b2e23a8c458d10261df2fedd6381"> 1717</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3190b2e23a8c458d10261df2fedd6381">REG_GPIO_A4_7</a>;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;        {</div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a795d4f2242218b26ba73739590a0ff37"> 1720</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a795d4f2242218b26ba73739590a0ff37">PMUX_GPIO_P3_2</a>: 8;</div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa505cf6089b3e29978a794b7af0cde46"> 1721</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa505cf6089b3e29978a794b7af0cde46">PMUX_GPIO_P3_3</a>: 8;</div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a910cddad307028a86a62ab12a8b8a0"> 1722</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a910cddad307028a86a62ab12a8b8a0">PMUX_GPIO_P3_4</a>: 8;</div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aef6b459d21d9b5f9178e33da14de998d"> 1723</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aef6b459d21d9b5f9178e33da14de998d">PMUX_GPIO_P3_5</a>: 8;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;        } BITS_284;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    } u_284;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    {</div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac6a0f111ae06923e885e50da1c34d5cc"> 1729</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac6a0f111ae06923e885e50da1c34d5cc">REG_GPIO_B0_3</a>;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;        {</div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea83b21353120bc51b223cb1e4de9e89"> 1732</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea83b21353120bc51b223cb1e4de9e89">PMUX_GPIO_P1_0</a>: 8;</div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae546121bb562012081bf78f150be7ae4"> 1733</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae546121bb562012081bf78f150be7ae4">PMUX_GPIO_P1_1</a>: 8;</div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3fccfc2e5ba2896a54b01e26830feec8"> 1734</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3fccfc2e5ba2896a54b01e26830feec8">PMUX_GPIO_P1_2</a>: 8;</div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56edf30e2769587ee9037dda8bbb2632"> 1735</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56edf30e2769587ee9037dda8bbb2632">PMUX_GPIO_P1_3</a>: 8;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;        } BITS_288;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    } u_288;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    {</div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7c660e4156595a7750a6fbcff1b8ad00"> 1741</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7c660e4156595a7750a6fbcff1b8ad00">REG_GPIO_B4_7</a>;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;        {</div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4cd2d55003bde420847119c163c5254e"> 1744</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4cd2d55003bde420847119c163c5254e">PMUX_GPIO_P1_4</a>: 8;</div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16b13c95a098deabc8dc33368f82c571"> 1745</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16b13c95a098deabc8dc33368f82c571">PMUX_GPIO_P1_5</a>: 8;</div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a982e5b6f3220592d4597e80d22eac0d8"> 1746</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a982e5b6f3220592d4597e80d22eac0d8">PMUX_GPIO_P1_6</a>: 8;</div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4dafd369b2547f093517113fc862f065"> 1747</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4dafd369b2547f093517113fc862f065">PMUX_GPIO_P1_7</a>: 8;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;        } BITS_28C;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    } u_28C;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;    {</div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae742ed88992cada03ad89a90814aa45f"> 1753</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae742ed88992cada03ad89a90814aa45f">REG_GPIO_C0_3</a>;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;        {</div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6c2cff6106a092d86e5b68b967d4e355"> 1756</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6c2cff6106a092d86e5b68b967d4e355">PMUX_GPIO_P2_0</a>: 8;</div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae8b07d7955742933f1726edbc310533a"> 1757</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae8b07d7955742933f1726edbc310533a">PMUX_GPIO_P2_1</a>: 8;</div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a51a0ab419edc81a4311edfc1fd07c9e4"> 1758</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a51a0ab419edc81a4311edfc1fd07c9e4">PMUX_GPIO_P2_2</a>: 8;</div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a881936dbc56153deb640316c0ef0e74b"> 1759</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a881936dbc56153deb640316c0ef0e74b">PMUX_GPIO_P2_3</a>: 8;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;        } BITS_290;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;    } u_290;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;    {</div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a42dea1689c47e58c1c3c11abacfb27e8"> 1765</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a42dea1689c47e58c1c3c11abacfb27e8">REG_GPIO_C4_7</a>;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;        {</div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a995ed337f2c882d42d1af046bfbde048"> 1768</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a995ed337f2c882d42d1af046bfbde048">PMUX_GPIO_P2_4</a>: 8;</div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae30747174885cb893f21f810ed01e659"> 1769</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae30747174885cb893f21f810ed01e659">PMUX_GPIO_P2_5</a>: 8;</div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad333374ec9b9f7eacdc89861a7ab003e"> 1770</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad333374ec9b9f7eacdc89861a7ab003e">PMUX_GPIO_P2_6</a>: 8;</div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a488e41f1169287c4e65413630190be19"> 1771</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a488e41f1169287c4e65413630190be19">PMUX_GPIO_P2_7</a>: 8;</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;        } BITS_294;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    } u_294;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    {</div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a73c1e72cae949a74f40622752a85b432"> 1777</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a73c1e72cae949a74f40622752a85b432">REG_GPIO_D0_3</a>;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;        {</div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad697876912890a7144264e825d2b99de"> 1780</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad697876912890a7144264e825d2b99de">PMUX_GPIO_P3_0</a>: 8;</div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8913b6d5b47a61147b64a6585c482bf"> 1781</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8913b6d5b47a61147b64a6585c482bf">PMUX_GPIO_P3_1</a>: 8;</div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8fe16afb93c190a68153c3fb1742c311"> 1782</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8fe16afb93c190a68153c3fb1742c311">PMUX_GPIO_H_0</a>: 8;</div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a81cce586a208e96d4dd5fd05f16d8ee7"> 1783</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a81cce586a208e96d4dd5fd05f16d8ee7">PMUX_GPIO_H_1</a>: 8;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;        } BITS_298;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;    } u_298;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;    {</div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa16b44d6fcf613c68b5072a2fdfde95d"> 1789</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa16b44d6fcf613c68b5072a2fdfde95d">REG_GPIO_D4_7</a>;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;        {</div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30014de1bb774b00d7658372120541e4"> 1792</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30014de1bb774b00d7658372120541e4">PMUX_GPIO_H_2</a>: 8;</div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afe185e688f0de984ee3e3be5d84316bb"> 1793</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afe185e688f0de984ee3e3be5d84316bb">PMUX_GPIO_H_3</a>: 8;</div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7e5d9c8dc0574d55a7217f400b6597f5"> 1794</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7e5d9c8dc0574d55a7217f400b6597f5">PMUX_GPIO_H_4</a>: 8;</div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1bab3d15dd5dcf14a2d4e4869c52a142"> 1795</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1bab3d15dd5dcf14a2d4e4869c52a142">PMUX_GPIO_H_5</a>: 8;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;        } BITS_29C;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;    } u_29C;</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;    {</div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a462ddfb717370f878ca80e5261d6a215"> 1801</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a462ddfb717370f878ca80e5261d6a215">REG_GPIO_E0_3</a>;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;        {</div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3eb82941b27b88a82d4952ddbbeace3d"> 1804</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3eb82941b27b88a82d4952ddbbeace3d">PMUX_GPIO_H_6</a>: 8;</div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a12cb3726c3f8420227a2e035fd9bbc76"> 1805</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a12cb3726c3f8420227a2e035fd9bbc76">PMUX_GPIO_H_7</a>: 8;</div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af26d06b381aceacb3b54bed8827303a5"> 1806</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af26d06b381aceacb3b54bed8827303a5">PMUX_GPIO_H_8</a>: 8;</div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3bf80994167464750ff5fba97f7beb12"> 1807</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3bf80994167464750ff5fba97f7beb12">PMUX_GPIO_H_9</a>: 8;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;        } BITS_2A0;</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;    } u_2A0;</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;    {</div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a00fdc90cd22f7debeafd56af9baa8351"> 1813</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a00fdc90cd22f7debeafd56af9baa8351">REG_GPIO_E4_5</a>;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;        {</div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#accfc57164d4bde973d7a43bd87a359bc"> 1816</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#accfc57164d4bde973d7a43bd87a359bc">PMUX_GPIO_H_10</a>: 8;</div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaefd851621a269caf52003909422afc4"> 1817</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaefd851621a269caf52003909422afc4">PMUX_GPIO_H_11</a>: 8;</div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abdbadb848fb0126da52daae40841498e"> 1818</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abdbadb848fb0126da52daae40841498e">PMUX_GPIO_H_12</a>: 8;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;            __IO uint32_t DUMMY: 8;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;        } BITS_2A4;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    } u_2A4;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    {</div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acb1fadd7fe7b1385df49b19cb0ea4a6d"> 1825</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acb1fadd7fe7b1385df49b19cb0ea4a6d">REG_TEST_MODE</a>;                 </div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;        {</div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9475c658694486ad742cc7e9179d014f"> 1828</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9475c658694486ad742cc7e9179d014f">PMUX_TEST_MODE</a>: 4;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;            __IO uint32_t RSVD: 3;</div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7ad097c82f94bebdce82d27f6f048a31"> 1830</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7ad097c82f94bebdce82d27f6f048a31">PMUX_TEST_MODE_EN</a>: 1;</div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5949e91c59ad95fbcf132259c10c82f6"> 1831</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5949e91c59ad95fbcf132259c10c82f6">PMUX_DBG_INF_EN</a>: 1;</div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a553d444a7c162b5ab8949943f75e2ae8"> 1832</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a553d444a7c162b5ab8949943f75e2ae8">PMUX_DBG_FLASH_INF_EN</a>: 1;</div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0b7571de0bd9343f92ab3ee7db715204"> 1833</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0b7571de0bd9343f92ab3ee7db715204">PMUX_SPI_DMA_REQ_EN</a>: 1;</div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c4538cccd21d011edb32a0c9f9573dc"> 1834</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c4538cccd21d011edb32a0c9f9573dc">PMUX_OPI_EN</a>: 1;</div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a709e9addd42f7e07cfe24a34de2fe5ad"> 1835</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a709e9addd42f7e07cfe24a34de2fe5ad">PMUX_LCD_EN</a>: 1;</div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae7d8a5fa5d4e3d147b949aea62a9d3a5"> 1836</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae7d8a5fa5d4e3d147b949aea62a9d3a5">PMUX_LCD_VSYNC_DIS</a>: 1;</div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a91cd3fd0063848ab70b0546b52845ae7"> 1837</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a91cd3fd0063848ab70b0546b52845ae7">PMUX_LCD_RD_DIS</a>: 1;</div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8a125eba0ea7bcf593b82ca62a59e782"> 1838</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8a125eba0ea7bcf593b82ca62a59e782">PMUX_LCD_VSYNC_IO_SEL</a>: 1;</div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afac246d283f7edc317e809a19c22329c"> 1839</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afac246d283f7edc317e809a19c22329c">PMUX_DBG_MODE_SEL</a>: 4;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;            __IO uint32_t RSVD3: 2;</div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7e47875fdd6349428fc6eac5758a1308"> 1841</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7e47875fdd6349428fc6eac5758a1308">r_FEN_PSRAM</a>: 1;</div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b6d247784c62a32ba2052f55723c5b4"> 1842</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b6d247784c62a32ba2052f55723c5b4">r_dbg_cpu_dsp_clk_en</a>: 1;</div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9705be81324d960afa071d2486f1f052"> 1843</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9705be81324d960afa071d2486f1f052">SPIC_MASTER_EN</a>: 1;</div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ac6bffa98bb08484d99ae0e11197102"> 1844</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ac6bffa98bb08484d99ae0e11197102">SPIC1_MASTER_EN</a>: 1;</div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab0e796c13a4e941cfb86ff3416f81ea6"> 1845</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab0e796c13a4e941cfb86ff3416f81ea6">SPIC2_MASTER_EN</a>: 1;</div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c822091826a36081811d2746dccbf6d"> 1846</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c822091826a36081811d2746dccbf6d">PMUX_FLASH_EN</a>: 1;</div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9ef1f016452bb9bc72508a55aab4e201"> 1847</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9ef1f016452bb9bc72508a55aab4e201">PMUX_DIG_SMUX_EN</a>: 1;</div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5116c7ebb04b5f2ac9fa5f10394f091c"> 1848</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5116c7ebb04b5f2ac9fa5f10394f091c">SPIC3_MASTER_EN</a>: 1;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;            __IO uint32_t bypass_dcd_dbnc: 1;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;            __IO uint32_t bypass_non_std_det: 1;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;        } BITS_2A8;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    } u_2A8;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    {</div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ae521e1f760e467b52a3bfe258724b5"> 1856</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ae521e1f760e467b52a3bfe258724b5">REG_SPIC_PULL_SEL</a>;                 </div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;        {</div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a753a0641770a238b87cba597fb91ddaa"> 1859</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a753a0641770a238b87cba597fb91ddaa">r_PMUX_UART0_1_W_CTRL</a>: 1;</div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a40b91eda96bb747ce5dd61b26aa6eff7"> 1860</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a40b91eda96bb747ce5dd61b26aa6eff7">r_PMUX_UARTLOG_1_W_CTRL</a>: 1;</div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a659ca4f8acf5f97c5f0b8315a7486087"> 1861</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a659ca4f8acf5f97c5f0b8315a7486087">r_PMUX_UARTLOG1_1_W_CTRL</a>: 1;</div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac215db5dc48eb42031faee16de38de8b"> 1862</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac215db5dc48eb42031faee16de38de8b">r_PMUX_UART0_1_W_EN</a>: 1;</div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aff6381f93ec4694d17139327c0f9f742"> 1863</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aff6381f93ec4694d17139327c0f9f742">r_PMUX_UARTLOG_1_W_EN</a>: 1;</div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2d2b724c7decf65b71d529dbf6b85e5"> 1864</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2d2b724c7decf65b71d529dbf6b85e5">r_PMUX_UARTLOG1_1_W_EN</a>: 1;</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;            __IO uint32_t DUMMY: 2;</div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30991ee706ae51d3ba9f3ea27098b73b"> 1866</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30991ee706ae51d3ba9f3ea27098b73b">r_SPIC0_PULL_SEL_SIO0_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a20dbbc1fa20f5c72968027db9a7809f9"> 1867</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a20dbbc1fa20f5c72968027db9a7809f9">r_SPIC0_PULL_SEL_SIO1_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af75abbc6818b3b4f5cc83df4388a4a53"> 1868</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af75abbc6818b3b4f5cc83df4388a4a53">r_SPIC0_PULL_SEL_SIO2_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ecfa67be21195bde56b30f185d0bf81"> 1869</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ecfa67be21195bde56b30f185d0bf81">r_SPIC0_PULL_SEL_SIO3_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3edd83d9f5edb93df226b377bd05704"> 1870</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3edd83d9f5edb93df226b377bd05704">r_SPIC1_PULL_SEL_SIO0_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abac130f5d38c56dc16e017479800bea5"> 1871</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abac130f5d38c56dc16e017479800bea5">r_SPIC1_PULL_SEL_SIO1_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1b90b220f5253956254147c4a43906bb"> 1872</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1b90b220f5253956254147c4a43906bb">r_SPIC1_PULL_SEL_SIO2_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a347df966da16c50d632047edcb86f9d3"> 1873</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a347df966da16c50d632047edcb86f9d3">r_SPIC1_PULL_SEL_SIO3_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2231e10a33cbbe7b18d5a8a61bd4d5ad"> 1874</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2231e10a33cbbe7b18d5a8a61bd4d5ad">r_SPIC2_PULL_SEL_SIO0_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae96a9a34aeaebde86a55166113a552c9"> 1875</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae96a9a34aeaebde86a55166113a552c9">r_SPIC2_PULL_SEL_SIO1_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a82471ed54dc385c388697a99508f552e"> 1876</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a82471ed54dc385c388697a99508f552e">r_SPIC2_PULL_SEL_SIO2_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30762f93c0bf929dbace3226e97906b3"> 1877</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30762f93c0bf929dbace3226e97906b3">r_SPIC2_PULL_SEL_SIO3_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad12f4d89fb2c00bb52fb1e4f796bbb24"> 1878</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad12f4d89fb2c00bb52fb1e4f796bbb24">r_SPIC3_PULL_SEL_SIO0_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8b7a8e2c1d15b81fd0ce2e348b06533b"> 1879</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8b7a8e2c1d15b81fd0ce2e348b06533b">r_SPIC3_PULL_SEL_SIO1_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1f1a94276696c219dfb50d53d8dcd1d7"> 1880</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1f1a94276696c219dfb50d53d8dcd1d7">r_SPIC3_PULL_SEL_SIO2_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0100c6105348d0be45537f6844db18da"> 1881</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0100c6105348d0be45537f6844db18da">r_SPIC3_PULL_SEL_SIO3_PULL_CTRL</a>: 1;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;            __IO uint32_t DUMMY1: 8;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;        } BITS_2AC;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    } u_2AC;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;    {</div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afe6200f607066fd92872cd36939b7f93"> 1889</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afe6200f607066fd92872cd36939b7f93">REG_0x2B0</a>;                 </div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;        {</div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0ea5cb95ab57ee76ba5e3dc5779ae159"> 1892</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0ea5cb95ab57ee76ba5e3dc5779ae159">SPI_FLASH_SEL</a>: 1;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;            __IO uint32_t DUMMY: 31;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;        } BITS_2B0;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    } u_2B0;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;    {</div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5f4fc50f8776aaf2a1f1c34d879077d8"> 1899</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5f4fc50f8776aaf2a1f1c34d879077d8">REG_0x2B4</a>;                 </div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;        {</div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaad7045e3b9423e6334de87d5148343d"> 1902</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaad7045e3b9423e6334de87d5148343d">PMUX_SDIO_EN</a>: 1;</div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa57117aea1ddc43cbf99f539b519912c"> 1903</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa57117aea1ddc43cbf99f539b519912c">PMUX_SDIO_SEL</a>: 1;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;            __IO uint32_t DUMMY: 2;</div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afdded596cb1b762e8183630176706084"> 1905</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afdded596cb1b762e8183630176706084">PMUX_SDIO_PIN_EN</a>: 8;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;            __IO uint32_t DUMMY1: 20;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;        } BITS_2B4;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    } u_2B4;</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    {</div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aade3f578183ed33f4c6a8f4766c94e89"> 1912</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aade3f578183ed33f4c6a8f4766c94e89">REG_SPI_OPI_PHY_Ctrl</a>;      </div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;        {</div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a20621550aa151eef3fbbe6350200aaf7"> 1915</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a20621550aa151eef3fbbe6350200aaf7">SPIC_OPI_EN</a>: 1;</div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7427f80fb65445619149ec4b8e3c9eeb"> 1916</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7427f80fb65445619149ec4b8e3c9eeb">SPIC_QPI_EN</a>: 1;</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;            __IO uint32_t r_clko_sel: 1;</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;            __IO uint32_t DUMMY: 1;</div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a525eceeac50b217d6263f9f81de4e38d"> 1919</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a525eceeac50b217d6263f9f81de4e38d">spi_dqs_dly</a>: 8;</div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6d5a5dbf944ec77dc1bfd36c7519a409"> 1920</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6d5a5dbf944ec77dc1bfd36c7519a409">cko_dly_sel</a>: 8;</div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5feab845f9ca5be8e69a8fc778e5aa0"> 1921</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5feab845f9ca5be8e69a8fc778e5aa0">fetch_sclk_phase</a>: 1;</div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5f0ebf1e6462ab1bc206099e74c14a4"> 1922</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5f0ebf1e6462ab1bc206099e74c14a4">fetch_sclk_phase_2</a>: 1;</div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a393b5f60ae9984bfaba4a4cd9f1b7548"> 1923</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a393b5f60ae9984bfaba4a4cd9f1b7548">ds_sel</a>: 1;</div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8920ed7d8a3de78156fcd9def203b6e6"> 1924</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8920ed7d8a3de78156fcd9def203b6e6">ds_dtr</a>: 1;</div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1e7293a6110312b4a2e27c98418806c3"> 1925</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1e7293a6110312b4a2e27c98418806c3">data_phase_sel</a>: 1;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;            __IO uint32_t r_pos_data_order: 1;</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;            __IO uint32_t r_spi_clk_sel: 3;</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;            __IO uint32_t DUMMY1: 3;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;        } BITS_2B8;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;    } u_2B8;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2a75574989d9f0d2e31ca0e13644946d"> 1932</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2a75574989d9f0d2e31ca0e13644946d">RSVD_0x2BC</a>;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;    {</div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a04a9ad3de7bd9f5a35cf52c37e313534"> 1936</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a04a9ad3de7bd9f5a35cf52c37e313534">AUTO_SW_PAR6_31_0</a>;      </div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;        {</div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab3300956a370838888ed3595fd43591a"> 1939</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab3300956a370838888ed3595fd43591a">CORE6_TUNE_OCP_RES</a>: 2;</div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a090d4f2518f479427b0d8a88a5f47b83"> 1940</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a090d4f2518f479427b0d8a88a5f47b83">CORE6_TUNE_PWM_R3</a>: 3;</div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4fab04a3d7ee036fe01030efd28b0d25"> 1941</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4fab04a3d7ee036fe01030efd28b0d25">CORE6_TUNE_PWM_R2</a>: 3;</div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acebee71ded29c3f3b255d1922cc884a3"> 1942</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acebee71ded29c3f3b255d1922cc884a3">CORE6_TUNE_PWM_R1</a>: 3;</div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8675426406e8d9698c3b44cb9cf4fe0"> 1943</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8675426406e8d9698c3b44cb9cf4fe0">CORE6_TUNE_PWM_C3</a>: 3;</div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d1b60405a8c14b8e51b6e8441cf3c98"> 1944</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d1b60405a8c14b8e51b6e8441cf3c98">CORE6_TUNE_PWM_C2</a>: 3;</div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad676ed4a24ea515b67653e52be841c7e"> 1945</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad676ed4a24ea515b67653e52be841c7e">CORE6_TUNE_PWM_C1</a>: 3;</div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a99559232eb14be00ee3b8c1c5fddf58f"> 1946</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a99559232eb14be00ee3b8c1c5fddf58f">CORE6_BYPASS_PWM_BYPASS_RoughSS</a>: 1;</div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a793aea81332cd956ecc4fb2219a9c805"> 1947</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a793aea81332cd956ecc4fb2219a9c805">CORE6_BYPASS_PWM_TUNE_RoughSS</a>: 2;</div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6d8c42395e7de65eddc9c8f5c64746ed"> 1948</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6d8c42395e7de65eddc9c8f5c64746ed">CORE6_BYPASS_PWM_TUNE_VCL</a>: 3;</div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2da7bec1b51a3c769692a98d21619387"> 1949</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2da7bec1b51a3c769692a98d21619387">CORE6_BYPASS_PWM_TUNE_VCH</a>: 3;</div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a822f5bd8e93f949685f6d378ba29a51f"> 1950</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a822f5bd8e93f949685f6d378ba29a51f">CORE6_X4_PWM_COMP_IB</a>: 1;</div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab73779b1924fc0aa9f92853c15045294"> 1951</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab73779b1924fc0aa9f92853c15045294">CORE6_X4_POW_PWM_CLP</a>: 1;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;            __IO uint32_t CORE0_X4_TUNE_VDIV_Bit0: 1;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;        } BITS_2C0;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;    } u_2C0;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;    {</div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2726e0585f5f4daf4786daa7bb18d99f"> 1958</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2726e0585f5f4daf4786daa7bb18d99f">AUTO_SW_PAR6_63_32</a>;                         </div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;        {</div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3bc807353e2e6eaf3883033a1798a22f"> 1961</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3bc807353e2e6eaf3883033a1798a22f">CORE6_X4_TUNE_VDIV_Bit7_Bit1</a>: 7;</div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac003d4667fa4e7c6d28c1020b2ad796c"> 1962</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac003d4667fa4e7c6d28c1020b2ad796c">CORE6_BYPASS_PWM_TUNE_POS_VREFPFM</a>: 8;</div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4a9d9caf7abe53740045bff66e07e7f0"> 1963</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4a9d9caf7abe53740045bff66e07e7f0">CORE6_BYPASS_PWM_TUNE_POS_VREFOCP</a>: 3;</div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a893aa22df09e442d887fb5dc3f632d66"> 1964</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a893aa22df09e442d887fb5dc3f632d66">CORE6_FPWM</a>: 1;</div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a889869b0567693c3d0e087ef56d482e6"> 1965</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a889869b0567693c3d0e087ef56d482e6">CORE6_POW_PFM</a>: 1;</div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7f01738e76935628dc390dd04ef7efd6"> 1966</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7f01738e76935628dc390dd04ef7efd6">CORE6_POW_PWM</a>: 1;</div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae57a71c61ef279b59f6bd00a16a397a1"> 1967</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae57a71c61ef279b59f6bd00a16a397a1">CORE6_POW_VDIV</a>: 1;</div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adeba2b9f3c3a2920f6f446473afdf975"> 1968</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adeba2b9f3c3a2920f6f446473afdf975">CORE6_XTAL_OV_RATIO</a>: 2;</div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3aa8fb6180a2d418047b024f5c57d411"> 1969</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3aa8fb6180a2d418047b024f5c57d411">CORE6_XTAL_OV_UNIT</a>: 3;</div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a687ac56271d6b5ccc88dd242a03c109e"> 1970</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a687ac56271d6b5ccc88dd242a03c109e">CORE6_XTAL_OV_MODE</a>: 3;</div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a65bd00784d9c67271d11161d531ea9de"> 1971</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a65bd00784d9c67271d11161d531ea9de">CORE6_EN_POWERMOS_DR8X</a>: 1;</div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a10aeac34807cac101f4aedc5f11907f1"> 1972</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a10aeac34807cac101f4aedc5f11907f1">CORE6_SEL_OCP_TABLE</a>: 1;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;        } BITS_2C4;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;    } u_2C4;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    {</div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aec75f4cf0d4de56297af2dee5c6dc905"> 1978</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aec75f4cf0d4de56297af2dee5c6dc905">AUTO_SW_PAR7_31_0</a>;      </div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;        {</div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae9d88ffeda127bb123b674e4015d9257"> 1981</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae9d88ffeda127bb123b674e4015d9257">CORE7_TUNE_OCP_RES</a>: 2;</div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#add830d4e1afdc73832dfa6efd6a0ccd5"> 1982</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#add830d4e1afdc73832dfa6efd6a0ccd5">CORE7_TUNE_PWM_R3</a>: 3;</div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a01703badca503224d4f92fe0febc5b06"> 1983</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a01703badca503224d4f92fe0febc5b06">CORE7_TUNE_PWM_R2</a>: 3;</div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9d90d58d5c63b140b9e4a6ea0d38cefd"> 1984</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9d90d58d5c63b140b9e4a6ea0d38cefd">CORE7_TUNE_PWM_R1</a>: 3;</div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aadc3b9c806bf0bc59e2d092bfe79bd8d"> 1985</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aadc3b9c806bf0bc59e2d092bfe79bd8d">CORE7_TUNE_PWM_C3</a>: 3;</div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a672cfea5b0befc396f8f78e825ea6949"> 1986</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a672cfea5b0befc396f8f78e825ea6949">CORE7_TUNE_PWM_C2</a>: 3;</div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab77c5de54e204cf29fbe3322db696ef8"> 1987</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab77c5de54e204cf29fbe3322db696ef8">CORE7_TUNE_PWM_C1</a>: 3;</div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea3a379eaa6893dcf628f0b7f316881b"> 1988</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea3a379eaa6893dcf628f0b7f316881b">CORE7_BYPASS_PWM_BYPASS_RoughSS</a>: 1;</div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6858343a807fa28bfe03aa21e09313dd"> 1989</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6858343a807fa28bfe03aa21e09313dd">CORE7_BYPASS_PWM_TUNE_RoughSS</a>: 2;</div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae1b1e8219728489d1f9dfb3c55113c63"> 1990</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae1b1e8219728489d1f9dfb3c55113c63">CORE7_BYPASS_PWM_TUNE_VCL</a>: 3;</div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a24d88433eb40416480864b6b7f8b8799"> 1991</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a24d88433eb40416480864b6b7f8b8799">CORE7_BYPASS_PWM_TUNE_VCH</a>: 3;</div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aac72aa3bab9a1d96899d2c4557f3a3e0"> 1992</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aac72aa3bab9a1d96899d2c4557f3a3e0">CORE7_X4_PWM_COMP_IB</a>: 1;</div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2b53982fe935d9a978f75b4b3283943"> 1993</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2b53982fe935d9a978f75b4b3283943">CORE7_X4_POW_PWM_CLP</a>: 1;</div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0c3641a889687ead5a23a15b41bd87f2"> 1994</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0c3641a889687ead5a23a15b41bd87f2">CORE7_X4_TUNE_VDIV_Bit0</a>: 1;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;        } BITS_2C8;</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;    } u_2C8;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    {</div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ad4fdb3cf85855f43174a6141193f1b"> 2000</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ad4fdb3cf85855f43174a6141193f1b">AUTO_SW_PAR7_63_32</a>;                         </div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;        {</div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6e4d06bab7b0550c582def3ec5ca7ca2"> 2003</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6e4d06bab7b0550c582def3ec5ca7ca2">CORE7_X4_TUNE_VDIV_Bit7_Bit1</a>: 7;</div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a09a1625d0815ff96436a39eb70a3de29"> 2004</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a09a1625d0815ff96436a39eb70a3de29">CORE7_BYPASS_PWM_TUNE_POS_VREFPFM</a>: 8;</div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a07280066b994385bff43444da2c46072"> 2005</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a07280066b994385bff43444da2c46072">CORE7_BYPASS_PWM_TUNE_POS_VREFOCP</a>: 3;</div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afea1844c2c0a2bff91196c186cc65665"> 2006</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afea1844c2c0a2bff91196c186cc65665">CORE7_FPWM</a>: 1;</div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1b026bdb52d83ec0fdd51091e9f6c8c"> 2007</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1b026bdb52d83ec0fdd51091e9f6c8c">CORE7_POW_PFM</a>: 1;</div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e0f779dbc14e0c07a554459d4830319"> 2008</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e0f779dbc14e0c07a554459d4830319">CORE7_POW_PWM</a>: 1;</div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab7ec3b8e9635b65430a9a6442a0c34ce"> 2009</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab7ec3b8e9635b65430a9a6442a0c34ce">CORE7_POW_VDIV</a>: 1;</div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad9c1f50a260170849ae710d079e0d969"> 2010</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad9c1f50a260170849ae710d079e0d969">CORE7_XTAL_OV_RATIO</a>: 2;</div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3a3d1b284f73157d2a0b05119a9e3d3b"> 2011</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3a3d1b284f73157d2a0b05119a9e3d3b">CORE7_XTAL_OV_UNIT</a>: 3;</div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8f1d9a7795183e2e0fbc33e28af1472"> 2012</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8f1d9a7795183e2e0fbc33e28af1472">CORE7_XTAL_OV_MODE</a>: 3;</div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6c0e445493403cdcc57e4eb5155c965f"> 2013</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6c0e445493403cdcc57e4eb5155c965f">CORE7_EN_POWERMOS_DR8X</a>: 1;</div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adf7da861842cb5794015275a67ba7417"> 2014</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adf7da861842cb5794015275a67ba7417">CORE7_SEL_OCP_TABLE</a>: 1;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;        } BITS_2CC;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;    } u_2CC;</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;    {</div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adc1cbb9a6c1e0d4411a6d9c7a3cfdd0f"> 2020</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adc1cbb9a6c1e0d4411a6d9c7a3cfdd0f">REG_0x2D0</a>;                 </div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;        {</div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a957b807c14247e62d4f3af6ab152cbeb"> 2023</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a957b807c14247e62d4f3af6ab152cbeb">flash1_div_sel</a>: 4;</div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a57a45e2ec260d58bbc7fa8e111353b66"> 2024</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a57a45e2ec260d58bbc7fa8e111353b66">flash1_div_en</a>: 1;</div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab95480cfd335490ed280578665056ac9"> 2025</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab95480cfd335490ed280578665056ac9">FLASH1_CLK_SRC_EN</a>: 1;</div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1e859e998d41cac37acff4cc1ad669d3"> 2026</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1e859e998d41cac37acff4cc1ad669d3">flash1_clk_src_sel_1</a>: 1;</div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4166aacda7a894b9836d7848a43a8491"> 2027</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4166aacda7a894b9836d7848a43a8491">flash1_clk_src_sel_0</a>: 1;</div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad7eb385f309fb634cf0efd62f3694fd1"> 2028</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad7eb385f309fb634cf0efd62f3694fd1">flash1_mux_1_clk_cg_en</a>: 1;</div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6985970c4fe0d4abe50e3df77b25793b"> 2029</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6985970c4fe0d4abe50e3df77b25793b">flash2_div_sel</a>: 4;</div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0985c52752c395c9fe90f2a4d93773d2"> 2030</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0985c52752c395c9fe90f2a4d93773d2">flash2_div_en</a>: 1;</div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ee0e670dce70a9f056ecea9d6da5e86"> 2031</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ee0e670dce70a9f056ecea9d6da5e86">FLASH2_CLK_SRC_EN</a>: 1;</div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a282269201d29c25486d517002fc124a7"> 2032</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a282269201d29c25486d517002fc124a7">flash2_clk_src_sel_1</a>: 1;</div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a92c72b4a659125f75f5127bc0c8ecc8d"> 2033</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a92c72b4a659125f75f5127bc0c8ecc8d">flash2_clk_src_sel_0</a>: 1;</div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afbda30a0363ae1afc592af460b007489"> 2034</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afbda30a0363ae1afc592af460b007489">flash2_mux_1_clk_cg_en</a>: 1;</div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a286b7138e9ae150240e194a5b1a535af"> 2035</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a286b7138e9ae150240e194a5b1a535af">flash3_div_sel</a>: 4;</div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28de04d0cd01bce92444c6cc1d3db284"> 2036</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28de04d0cd01bce92444c6cc1d3db284">flash3_div_en</a>: 1;</div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a81461716ef8cbf1ef6e3117beadcb5a4"> 2037</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a81461716ef8cbf1ef6e3117beadcb5a4">FLASH3_CLK_SRC_EN</a>: 1;</div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aefbbe47ce31dd1cc8714e24883ef23de"> 2038</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aefbbe47ce31dd1cc8714e24883ef23de">flash3_clk_src_sel_1</a>: 1;</div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afeb1b239cf17035bb1b9bc4636053b33"> 2039</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afeb1b239cf17035bb1b9bc4636053b33">flash3_clk_src_sel_0</a>: 1;</div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a05f38ceb918e69723c28b6b632bfc002"> 2040</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a05f38ceb918e69723c28b6b632bfc002">flash3_mux_1_clk_cg_en</a>: 1;</div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa9cf7a854faef462d3ae97165ae8e286"> 2041</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa9cf7a854faef462d3ae97165ae8e286">r_flash1_clk_src_pll_sel</a>: 1;</div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4a41f2d026394b544ff3266adb71fca6"> 2042</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4a41f2d026394b544ff3266adb71fca6">r_flash2_clk_src_pll_sel</a>: 1;</div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc1e84245967e8f956e85218d81d6837"> 2043</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc1e84245967e8f956e85218d81d6837">r_flash3_clk_src_pll_sel</a>: 1;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;            __IO uint32_t RSVD: 2;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;        } BITS_2D0;</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;    } u_2D0;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;    {</div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ace70d972579361c15f2ab8371a560121"> 2050</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ace70d972579361c15f2ab8371a560121">REG_0x2D4</a>;                 </div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;        {</div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aadc997750f972209261431c179004d30"> 2053</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aadc997750f972209261431c179004d30">psram_div_sel</a>: 4;</div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a061f15ec6b3f09a40da503a1ff77d7"> 2054</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a061f15ec6b3f09a40da503a1ff77d7">psram_div_en</a>: 1;</div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8948afa4a3c85c7adae277b22f5761fa"> 2055</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8948afa4a3c85c7adae277b22f5761fa">PSRAM_CLK_SRC_EN</a>: 1;</div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6cfc3d9fd00c64994bd149637c57fed1"> 2056</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6cfc3d9fd00c64994bd149637c57fed1">psram_clk_src_sel_1</a>: 1;</div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a96c2175ee2b93c7153c0eeaca6e4a367"> 2057</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a96c2175ee2b93c7153c0eeaca6e4a367">psram_clk_src_sel_0</a>: 1;</div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a86a142573ee28f17ac314bbe2b423902"> 2058</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a86a142573ee28f17ac314bbe2b423902">psram_mux_1_clk_cg_en</a>: 1;</div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a276fba4cd53649a72971365b5b7ba1e4"> 2059</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a276fba4cd53649a72971365b5b7ba1e4">psram_pinmux_sel</a>: 1;</div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a668db4eb233a3588f66fe72d538f84d9"> 2060</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a668db4eb233a3588f66fe72d538f84d9">psram_clk_pll_src_sel</a>: 1;</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;            __IO uint32_t RSVD: 21;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;        } BITS_2D4;</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;    } u_2D4;</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c03fabe3bb4bda0b53425f1bd0fb7fb"> 2065</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c03fabe3bb4bda0b53425f1bd0fb7fb">RSVD_0x2D8</a>;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;    {</div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3609664ac522ceaf4dc757407f4c67f4"> 2069</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3609664ac522ceaf4dc757407f4c67f4">AUTO_SW_PAR6_79_64_AUTO_SW_PAR5_79_64</a>;  </div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;        {</div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aedbbd6cdd97aa9769960cb85c5847e61"> 2072</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aedbbd6cdd97aa9769960cb85c5847e61">CORE5_EN_HVD17_LOWIQ</a>: 1;</div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3be966eab6256b8787ac722405106e8"> 2073</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3be966eab6256b8787ac722405106e8">CORE5_TUNE_HVD17_IB</a>: 4;</div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1802688b3bcfde05b7b03a342da931b3"> 2074</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1802688b3bcfde05b7b03a342da931b3">CORE5_X4_PFM_COMP_IB</a>: 1;</div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8883b89e23edc9c722c64ff92966fa9"> 2075</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8883b89e23edc9c722c64ff92966fa9">CORE5_TUNE_PFM_VREFOCPPFM</a>: 3;</div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abe1dd0a82ac4971f28a7e2dd704d7228"> 2076</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abe1dd0a82ac4971f28a7e2dd704d7228">CORE5_TUNE_SAW_ICLK</a>: 6;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;            __IO uint32_t DUMMY: 1;</div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a098f517a3d006fa40962b8d1af2308a4"> 2078</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a098f517a3d006fa40962b8d1af2308a4">CORE6_EN_HVD17_LOWIQ</a>: 1;</div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a047128d44a7e1bb133bffa1b415ef9a8"> 2079</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a047128d44a7e1bb133bffa1b415ef9a8">CORE6_TUNE_HVD17_IB</a>: 4;</div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a12df2cc8d500e97b1e0eb651584cc974"> 2080</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a12df2cc8d500e97b1e0eb651584cc974">CORE6_X4_PFM_COMP_IB</a>: 1;</div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a44729cd133349d1fea41fcd9ae38f102"> 2081</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a44729cd133349d1fea41fcd9ae38f102">CORE6_TUNE_PFM_VREFOCPPFM</a>: 3;</div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a01e628972f427e18dec9d4cb2482623b"> 2082</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a01e628972f427e18dec9d4cb2482623b">CORE6_TUNE_SAW_ICLK</a>: 6;</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;            __IO uint32_t DUMMY1: 1;</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;        } BITS_2DC;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;    } u_2DC;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;    {</div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af6690fc5758331f131dc1d393adc2d28"> 2089</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af6690fc5758331f131dc1d393adc2d28">SOC_CHARGER_DET_A</a>;              </div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;        {</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;            __IO uint32_t det_enable: 1;</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;            __IO uint32_t vbus_det: 1;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;            __IO uint32_t skip_sec_detection: 1;</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;            __IO uint32_t Dummy: 1;</div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad23f6d46c602a449d9db7e9a80fdc97b"> 2096</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad23f6d46c602a449d9db7e9a80fdc97b">REG_LDO_USB</a>: 4;</div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab51358edf5752e987d1d3595ad061509"> 2097</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab51358edf5752e987d1d3595ad061509">sdp_op5a</a>: 1;</div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a414f965d7fb2d46eba75d06d53066a0d"> 2098</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a414f965d7fb2d46eba75d06d53066a0d">dcp_cdp_1p5a</a>: 1;</div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab7a45e5f65e4b4de6713e6f5dcb07c8c"> 2099</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab7a45e5f65e4b4de6713e6f5dcb07c8c">cdp_det</a>: 1;</div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afcfead796453e29f24749862482c78af"> 2100</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afcfead796453e29f24749862482c78af">dcp_det</a>: 1;</div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab977e6a41ff0a7f75c03d55312b08c1c"> 2101</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab977e6a41ff0a7f75c03d55312b08c1c">others_op5a</a>: 1;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;            __IO uint32_t Dummy1: 1;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;            __IO uint32_t Dummy2: 1;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;            __IO uint32_t Dummy3: 1;</div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afde4a4cc6b751cb66c2b82503c7ce934"> 2105</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afde4a4cc6b751cb66c2b82503c7ce934">det_is_done</a>: 1;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;            __IO uint32_t Dummy4: 1;</div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad012802cf330fcfa833f05cf7e2918f6"> 2107</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad012802cf330fcfa833f05cf7e2918f6">Dummy5</a>: 1;</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;            __IO uint32_t Dummy6: 13;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;        } BITS_2E0;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    } u_2E0;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;    {</div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8ebe2a84c929f32e1b0bc518ee7f5b2"> 2114</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8ebe2a84c929f32e1b0bc518ee7f5b2">SOC_CHARGER_DET_B</a>;             </div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;        {</div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0017804af665e5add323c1d73df160f8"> 2117</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0017804af665e5add323c1d73df160f8">fw_write_bus</a>: 8;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;            __IO uint32_t fw_ctrl_mode: 1;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;            __IO uint32_t Dummy: 7;</div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac72428b480ccfd65211a8b5684f4cbde"> 2120</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac72428b480ccfd65211a8b5684f4cbde">fw_read_bus</a>: 10;</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;            __IO uint32_t Dummy1: 6;</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;        } BITS_2E4;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;    } u_2E4;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    __IO uint32_t RSVD2[6];                          </div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;    {</div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aece14a9d6254b8df16c6122e129c835f"> 2129</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aece14a9d6254b8df16c6122e129c835f">PON_PERI_DLYSEL_CTRL</a>;             </div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;        {</div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af12e2786ac02368f353ec864ff778c3a"> 2132</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af12e2786ac02368f353ec864ff778c3a">PON_PERI_DLYSEL_SPIM</a>: 8;</div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa64cc31fa34152392d6ffaf98480e705"> 2133</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa64cc31fa34152392d6ffaf98480e705">PON_PERI_DLYSEL_SPIM1</a>: 8;</div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a419968d4a6073a258366d7f5d3e77fd4"> 2134</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a419968d4a6073a258366d7f5d3e77fd4">PON_PERI_DLYSEL_SPIM2</a>: 8;</div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aebfb2a701c1350f0f155376fb99da4fb"> 2135</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aebfb2a701c1350f0f155376fb99da4fb">PON_PERI_DLYSEL_SPIM3</a>: 8;</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;        } BITS_300;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;    } u_300;</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;</div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab824d2879d72ab1dc42b27901074a51a"> 2139</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab824d2879d72ab1dc42b27901074a51a">RSVD_0x304</a>;                            </div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;    {</div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae453159a9dce54f7f36a220e9c75a08c"> 2143</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae453159a9dce54f7f36a220e9c75a08c">REG_0x308</a>;                        </div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;        {</div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ade2429c3dc4ae55be7324c5877c5b874"> 2146</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ade2429c3dc4ae55be7324c5877c5b874">PON_SPI0_MST</a>: 1;</div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa5135d6ca1f4f86005fb2232043aa199"> 2147</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa5135d6ca1f4f86005fb2232043aa199">PON_SPI0_BRIDGE_EN</a>: 1;</div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a88d83035b8148bbf0192d93860352c65"> 2148</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a88d83035b8148bbf0192d93860352c65">PON_SPI1_BRIDGE_EN</a>: 1;</div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ceca2debad832874d77c55883083fbc"> 2149</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ceca2debad832874d77c55883083fbc">PON_SPI2_BRIDGE_EN</a>: 1;</div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a99adff6240f1591ac26242f041ab8fa0"> 2150</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a99adff6240f1591ac26242f041ab8fa0">PON_SPI0_H2S_BRG_EN</a>: 1;</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;            __IO uint32_t RSVD: 27;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;        } BITS_308;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;    } u_308;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;    __IO uint32_t  RSVD3[9];                           </div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;    {</div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a63897917b748bf832690f8f1ba70f753"> 2159</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a63897917b748bf832690f8f1ba70f753">REG_0x330</a>;</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;        {</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;            __IO uint32_t rst_n_aac: 1;</div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adfef00a3041eacaf6fa6cfff9c3ae90c"> 2163</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adfef00a3041eacaf6fa6cfff9c3ae90c">offset_plus</a>: 1;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;            __IO uint32_t XAAC_GM_offset: 6;</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;            __IO uint32_t GM_STEP: 1;</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;            __IO uint32_t GM_INIT: 6;</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;            __IO uint32_t XTAL_CLK_SET: 3;</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;            __IO uint32_t GM_STUP: 6;</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;            __IO uint32_t GM_MANUAL: 6;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;            __IO uint32_t r_EN_XTAL_AAC_DIGI: 1;</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;            __IO uint32_t r_EN_XTAL_AAC_TRIG: 1;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;        } BITS_330;</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;    } u_330;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;    {</div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4967b41c920a372bb701dd687216f346"> 2177</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4967b41c920a372bb701dd687216f346">AAC_CTRL_1</a>;</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;        {</div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a22fee50ba4638763bdf3b9f7be6522f3"> 2180</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a22fee50ba4638763bdf3b9f7be6522f3">XAAC_BUSY</a>: 1;</div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac9546b8a2748b2794486f841db59fb6c"> 2181</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac9546b8a2748b2794486f841db59fb6c">XAAC_READY</a>: 1;</div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1987acaabc1ae3b57c14a0e22e8c35c5"> 2182</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1987acaabc1ae3b57c14a0e22e8c35c5">XTAL_GM_OUT</a>: 6;</div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa5e041ad8f1642ccea96d0ebb3c71efe"> 2183</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa5e041ad8f1642ccea96d0ebb3c71efe">xaac_curr_state</a>: 4;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;            __IO uint32_t EN_XTAL_AAC_GM: 1;</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;            __IO uint32_t EN_XTAL_AAC_PKDET: 1;</div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a03f3b064151283802fea8e649fc74928"> 2186</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a03f3b064151283802fea8e649fc74928">XTAL_PKDET_OUT</a>: 1;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;            __IO uint32_t Dummy: 17;</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;        } BITS_334;</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    } u_334;</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;    {</div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2950eea237bd9f7cc96220e2bb1d8599"> 2193</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2950eea237bd9f7cc96220e2bb1d8599">REG_0x338</a>;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;        {</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;            __IO uint32_t disable_pll_pre_gating: 1;</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;            __IO uint32_t Dummy: 15;</div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5ce7f59208a4a837baada973d6300a7"> 2198</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5ce7f59208a4a837baada973d6300a7">XTAL32K_OK</a>: 1;</div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af9af6450b4c31afbd79844ff0cc9c314"> 2199</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af9af6450b4c31afbd79844ff0cc9c314">OSC32K_OK</a>: 1;</div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2ffd98de80fd6cd45bb3cda29289e057"> 2200</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2ffd98de80fd6cd45bb3cda29289e057">XTAL_CTRL_DEBUG_OUT_4_0</a>: 5;</div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a592353040f40d443d2b9feb32778a00a"> 2201</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a592353040f40d443d2b9feb32778a00a">PLL_CKO2_READY</a>: 1;</div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e80595ec28b49f73dfd93013eb4ded3"> 2202</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e80595ec28b49f73dfd93013eb4ded3">BT_PLL_READY</a>: 1;</div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc1ba9739cbbd78aca627a18b24c9d5f"> 2203</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc1ba9739cbbd78aca627a18b24c9d5f">XTAL_OK</a>: 1;</div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1974ea9d38f38a2c949dbc385f1d9e2"> 2204</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1974ea9d38f38a2c949dbc385f1d9e2">XTAL_CTRL_DEBUG_OUT_7_5</a>: 3;</div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae1d3eb90f4c7c9263e411c7eb4143894"> 2205</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae1d3eb90f4c7c9263e411c7eb4143894">XTAL_MODE_O</a>: 3;</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;        } BITS_338;</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;    } u_338;</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    {</div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5674aae5f88511272e505ef49e4843d6"> 2211</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5674aae5f88511272e505ef49e4843d6">XTAL_PDCK</a>;                    </div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;        {</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;            __IO uint32_t resetn: 1;</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;            __IO uint32_t EN_XTAL_PDCK_DIGI: 1;</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;            __IO uint32_t PDCK_SEARCH_MODE: 1;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;            __IO uint32_t PDCK_WAIT_CYC_1_0: 2;</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;            __IO uint32_t VREF_MANUAL_4_0: 5;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;            __IO uint32_t VREF_INIT_4_0: 5;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;            __IO uint32_t XTAL_PDCK_UNIT_1_0: 2;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;            __IO uint32_t XPDCK_VREF_SEL_4_0: 5;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;            __IO uint32_t PDCK_LPOW: 1;</div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7bf40766b2370063448ccc7b72fdb985"> 2223</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7bf40766b2370063448ccc7b72fdb985">reserved</a>: 5;</div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a364c968f25349fba48af60dceef8e241"> 2224</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a364c968f25349fba48af60dceef8e241">pdck_state_3_0</a>: 4;</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;        } BITS_33C;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    } u_33C;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;    {</div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7705f890d145539cdae60d9c0513de7f"> 2230</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7705f890d145539cdae60d9c0513de7f">REG_0x340</a>;                   </div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;        {</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;            __IO uint32_t iso_int_out_en: 1;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;            __IO uint32_t RSVD: 31;</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;        } BITS_340;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;    } u_340;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;    {</div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a945456aa634304d9c3cb8491651d9e3c"> 2240</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a945456aa634304d9c3cb8491651d9e3c">REG_0x344</a>;                   </div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;        {</div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a17a33a6baf7034140eae0b6320a56f99"> 2243</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a17a33a6baf7034140eae0b6320a56f99">GPIO_DBNC_CTRL</a>: 13;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;            __IO uint32_t RSVD: 3;</div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a430079913890a7e84721b0026e8e3360"> 2245</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a430079913890a7e84721b0026e8e3360">GPIO1_DBNC_CTRL</a>: 13;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;            __IO uint32_t RSVD1: 3;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;        } BITS_344;</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;    } u_344;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    {</div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a51f207277615f91fb1c5d237fade8d15"> 2252</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a51f207277615f91fb1c5d237fade8d15">REG_0x348</a>;                   </div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;        {</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;            __IO uint32_t r_timer_div_sel: 3;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;            __IO uint32_t r_timer_div_en: 1;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;            __IO uint32_t r_timer_cg_en: 1;</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;            __IO uint32_t r_timer_clk_src_sel_0: 1;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;            __IO uint32_t r_timer_clk_src_sel_1: 1;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;            __IO uint32_t r_timer_mux_1_clk_cg_en: 1;</div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acd10b2a8bdec72782b8e7439458f75e5"> 2261</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acd10b2a8bdec72782b8e7439458f75e5">timer_clk_src_pll_sel</a>: 1;</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;            __IO uint32_t RSVD: 23;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;        } BITS_348;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;    } u_348;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;</div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea180f9e51c2526440182c54e359ccbe"> 2266</a></span>&#160;    __IO uint32_t  RSVD7[4];                           </div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    {</div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afb0c466610f3e68fafdaadb55d1125e9"> 2270</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afb0c466610f3e68fafdaadb55d1125e9">REG_PERI_GTIMER_CLK_SRC1</a>;        </div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;        {</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;            __IO uint32_t BIT_PERI_GT5_CLK_DIV: 3;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;            __IO uint32_t BIT_PERI_GT6_CLK_DIV: 3;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;            __IO uint32_t BIT_PERI_GT7_CLK_DIV: 3;</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;            __IO uint32_t BIT_PERI_UART0_CLK_DIV: 2;</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;            __IO uint32_t BIT_PERI_UART1_CLK_DIV: 2;</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;            __IO uint32_t BIT_PERI_UART2_CLK_DIV: 2;</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;            __IO uint32_t BIT_PERI_I2C0_CLK_DIV: 2;</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;            __IO uint32_t BIT_PERI_I2C1_CLK_DIV: 2;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;            __IO uint32_t BIT_PERI_SPI0_CLK_DIV: 3;</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;            __IO uint32_t BIT_PERI_SPI1_CLK_DIV: 2;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;            __IO uint32_t BIT_PERI_SPI2_CLK_DIV: 2;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;            __IO uint32_t BIT_PERI_I2C2_CLK_DIV: 2;</div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28bde7ddbfa58f5280ed1ff0dc35db21"> 2285</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28bde7ddbfa58f5280ed1ff0dc35db21">r_spi0_clk_src_pll_sel</a>: 1;</div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a86bb89fb5d7b0f424ad1b46b7280afe6"> 2286</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a86bb89fb5d7b0f424ad1b46b7280afe6">r_irrc_clk_src_pll_sel</a>: 1;</div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acd1ff9fbb7425fb1ffe84cbd240bc8c4"> 2287</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acd1ff9fbb7425fb1ffe84cbd240bc8c4">r_irrc_clk_sel</a>: 1;</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;            __IO uint32_t RSVD1: 1;</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;        } BITS_35C;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;    } u_35C;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    {</div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a419da4d0f1130d0a8713e6d046ed40c4"> 2294</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a419da4d0f1130d0a8713e6d046ed40c4">REG_PERI_GTIMER_CLK_SRC0</a>;        </div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;        {</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;            __IO uint32_t RSVD: 8;</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;            __IO uint32_t BIT_TIMER_CLK_32K_EN: 1;</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;            __IO uint32_t BIT_TIMER_CLK_f40M_EN: 1;</div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adc525e03ae3304403c3fa5f408d24ab2"> 2300</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adc525e03ae3304403c3fa5f408d24ab2">timer_apb_clk_disable</a>: 1;</div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afc22197b881d7141710b4a6b218c7f40"> 2301</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afc22197b881d7141710b4a6b218c7f40">r_timer_div1_en</a>: 1;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;            __IO uint32_t r_clk_timer_f1m_en: 1;</div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1e3a6f441d71e3b331488def7cc331ea"> 2303</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1e3a6f441d71e3b331488def7cc331ea">r_timer38_div_en</a>: 1;</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;            __IO uint32_t RSVD1: 2;</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;            __IO uint32_t BIT_PERI_GT0_CLK_DIV: 3;</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;            __IO uint32_t BIT_PERI_GT1_CLK_DIV: 3;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;            __IO uint32_t BIT_PERI_GT2_CLK_DIV: 3;</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;            __IO uint32_t BIT_PERI_GT3_CLK_DIV: 3;</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;            __IO uint32_t BIT_PERI_GT4_CLK_DIV: 3;</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;            __IO uint32_t RSVD2: 1;</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;        } BITS_360;</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;    } u_360;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;    {</div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8146daa1e8e4595b3b733680b55dee20"> 2316</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8146daa1e8e4595b3b733680b55dee20">REG_PERI_PWM2_DZONE_CTRL</a>;        </div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;        {</div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7036c3ee59b30ea6f6b307c224932e95"> 2319</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7036c3ee59b30ea6f6b307c224932e95">TIMER_PWM0_CTRL</a>: 16;</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;            __IO uint32_t RSVD: 16;</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;        } BITS_364;</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;    } u_364;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;    {</div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a143cd50eeee97dd87cc4552bab61f927"> 2326</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a143cd50eeee97dd87cc4552bab61f927">REG_PERI_PWM3_DZONE_CTRL</a>;        </div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;        {</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;            __IO uint32_t TIMER_PWM0_CTRL: 16;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;            __IO uint32_t RSVD: 16;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;        } BITS_368;</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;    } u_368;</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a977e699fd86eea5aacab01bce90d5c42"> 2334</a></span>&#160;    __IO uint32_t  RSVD8[8];                           </div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;    {</div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb12c2fb53e563463497c5035a09ac9e"> 2338</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb12c2fb53e563463497c5035a09ac9e">REG_0x38C</a>;                       </div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;        {</div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0f02f1b655c19e79f3ff23ccf7e59f1e"> 2341</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0f02f1b655c19e79f3ff23ccf7e59f1e">SWR_SS_LUT_2</a>: 32;</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;        } BITS_38C;</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;    } u_38C;</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;    {</div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8fbd63570b3b6bfd89604f2611eb0e14"> 2347</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8fbd63570b3b6bfd89604f2611eb0e14">REG_0x390</a>;                       </div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;        {</div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acf87bcbd2b9469422b1388e3256f0a6f"> 2350</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acf87bcbd2b9469422b1388e3256f0a6f">SWR_SS_LUT_3</a>: 32;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;        } BITS_390;</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;    } u_390;</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;    {</div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7f75c6197304e2f7e524202ce0e7670"> 2356</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7f75c6197304e2f7e524202ce0e7670">REG_0x394</a>;                       </div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;        {</div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae4bcc9303d65b3a30529eec2c2452d75"> 2359</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae4bcc9303d65b3a30529eec2c2452d75">SWR_SS_LUT_4</a>: 32;</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;        } BITS_394;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;    } u_394;</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;    {</div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a009c1797b0babffa7431c0e23b98e663"> 2365</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a009c1797b0babffa7431c0e23b98e663">REG_0x398</a>;                       </div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;        {</div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a80bd9afdae718ae4d1c96f8a0e5f948d"> 2368</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a80bd9afdae718ae4d1c96f8a0e5f948d">SWR_SS_LUT_5</a>: 32;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;        } BITS_398;</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;    } u_398;</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;    {</div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0432cd816e0d4dc618b1beab58e64164"> 2374</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0432cd816e0d4dc618b1beab58e64164">REG_0x39C</a>;                       </div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;        {</div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2ea6ae8b28af35af350f60bc1e3dbeea"> 2377</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2ea6ae8b28af35af350f60bc1e3dbeea">SWR_SS_CONFIG</a>: 16;</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;            __IO uint32_t RSVD: 16;</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;        } BITS_39C;</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;    } u_39C;</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;    {</div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d2ec337732ca4356e8b087730620125"> 2384</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d2ec337732ca4356e8b087730620125">REG_0x3A0</a>;                       </div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;        {</div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#affffbbe361c9bdf5195c6824674b0c72"> 2387</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#affffbbe361c9bdf5195c6824674b0c72">SWR_SS_LUT_0</a>: 32;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;        } BITS_3A0;</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;    } u_3A0;</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;    {</div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad22e4d9584a56c89cdd7387d96ab00fc"> 2393</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad22e4d9584a56c89cdd7387d96ab00fc">REG_0x3A4</a>;                       </div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;        {</div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aba763e449e2a3394842510823e5ff3fb"> 2396</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aba763e449e2a3394842510823e5ff3fb">SWR_SS_LUT_1</a>: 32;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;        } BITS_3A4;</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;    } u_3A4;</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acc3dddb6ea68c193cdfe12accc99adbc"> 2400</a></span>&#160;    __IO uint32_t  RSVD4[2];                          </div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;    {</div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abb1c217ff786619c08661f0e8f1fa9f1"> 2404</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abb1c217ff786619c08661f0e8f1fa9f1">REG_GPIO4_2_4_7</a>;                </div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;        {</div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a359dc144e4d537ecea8dc8832cfcc2c7"> 2407</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a359dc144e4d537ecea8dc8832cfcc2c7">PMUX_GPIO_P4_0</a>: 8;</div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2f811f91e224531113c5c1bb40418ee"> 2408</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2f811f91e224531113c5c1bb40418ee">PMUX_GPIO_P4_1</a>: 8;</div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab158654eb4c9dc7c3fd72091e7706f9f"> 2409</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab158654eb4c9dc7c3fd72091e7706f9f">PMUX_GPIO_P4_2</a>: 8;</div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6b70141fb735fdd8bdd641e70b17187d"> 2410</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6b70141fb735fdd8bdd641e70b17187d">PMUX_GPIO_P4_3</a>: 8;</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;        } BITS_3B0;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;    } u_3B0;</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;    {</div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adee94e66e79dd70db19a97551bc69eee"> 2416</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adee94e66e79dd70db19a97551bc69eee">REG_GPIOC4_7</a>;                 </div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;        {</div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0674ff050527bcc4a5c47d728a4792f2"> 2419</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0674ff050527bcc4a5c47d728a4792f2">PMUX_GPIO_P4_4</a>: 8;</div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ff492766c394bf50d3672c31205928b"> 2420</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ff492766c394bf50d3672c31205928b">PMUX_GPIO_P4_5</a>: 8;</div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3ba5b93ba3e18ffa35156e9bfc91efe"> 2421</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3ba5b93ba3e18ffa35156e9bfc91efe">PMUX_GPIO_P4_6</a>: 8;</div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a093cf469d1a6e03394a0848c65ea1638"> 2422</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a093cf469d1a6e03394a0848c65ea1638">PMUX_GPIO_P4_7</a>: 8;</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;        } BITS_3B4;</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;    } u_3B4;</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;    {</div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af363f8fd10db47027d5863b46c515bf2"> 2428</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af363f8fd10db47027d5863b46c515bf2">REG_GPIO5_0_3</a>;                 </div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;        {</div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a89297b3f906f3f334ab36e7c9f21e859"> 2431</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a89297b3f906f3f334ab36e7c9f21e859">PMUX_GPIO_P5_0</a>: 8;</div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8da0642ae289e286fcc2a456e3fb2927"> 2432</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8da0642ae289e286fcc2a456e3fb2927">PMUX_GPIO_P5_1</a>: 8;</div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ca21e23bc4905bca5ab66f53fa6b9a3"> 2433</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ca21e23bc4905bca5ab66f53fa6b9a3">PMUX_GPIO_P5_2</a>: 8;</div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a54208654d3ac75befd80ae212f03df29"> 2434</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a54208654d3ac75befd80ae212f03df29">PMUX_GPIO_P5_3</a>: 8;</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;        } BITS_3B8;</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;    } u_3B8;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;    {</div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d98a1146d839f1aa4f499d1472a588a"> 2440</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d98a1146d839f1aa4f499d1472a588a">REG_GPIO5_4_7</a>;                 </div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;        {</div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a17fd4258b89edd51e0b0d7cb912e6505"> 2443</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a17fd4258b89edd51e0b0d7cb912e6505">PMUX_GPIO_P5_4</a>: 8;</div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ba73752ced62bcd8a9e4b5d7b207ea4"> 2444</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ba73752ced62bcd8a9e4b5d7b207ea4">PMUX_GPIO_P5_5</a>: 8;</div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a49edd248a387447792a94ab936a19128"> 2445</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a49edd248a387447792a94ab936a19128">PMUX_GPIO_P5_6</a>: 8;</div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a01f0ae7a402542ac99f99c9f3d9c5697"> 2446</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a01f0ae7a402542ac99f99c9f3d9c5697">PMUX_GPIO_P5_7</a>: 8;</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;        } BITS_3BC;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;    } u_3BC;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;    {</div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab9f3d1758e6811bac5f57a57e330c3ba"> 2452</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab9f3d1758e6811bac5f57a57e330c3ba">REG_GPIO6_0_3</a>;                 </div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;        {</div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0090cfd73a381025a9a2d72cbc150b4e"> 2455</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0090cfd73a381025a9a2d72cbc150b4e">PMUX_GPIO_P6_0</a>: 8;</div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae12e7e475c600eb08e965c6143e9d004"> 2456</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae12e7e475c600eb08e965c6143e9d004">PMUX_GPIO_P6_1</a>: 8;</div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa5cb03afb984c33332432fa129e441d1"> 2457</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa5cb03afb984c33332432fa129e441d1">PMUX_GPIO_P6_2</a>: 8;</div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea6980f4e3cd9aef5cffcdf170f92825"> 2458</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea6980f4e3cd9aef5cffcdf170f92825">PMUX_GPIO_P6_3</a>: 8;</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;        } BITS_3C0;</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;    } u_3C0;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;    {</div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a24548c6610cf0db5a8f3db862e4528ed"> 2464</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a24548c6610cf0db5a8f3db862e4528ed">REG_GPIO6_4_6</a>;                 </div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;        {</div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac545650b88ad0f244c90eb3b04a1027d"> 2467</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac545650b88ad0f244c90eb3b04a1027d">PMUX_GPIO_P6_4</a>: 8;</div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a46a3f1df10de70526f199e6e35f2edac"> 2468</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a46a3f1df10de70526f199e6e35f2edac">PMUX_GPIO_P6_5</a>: 8;</div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc7f5f175129d8bdf6a8dc0016fed586"> 2469</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc7f5f175129d8bdf6a8dc0016fed586">PMUX_GPIO_P6_6</a>: 8;</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;            __IO uint32_t RSVD: 8;</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;        } BITS_3C4;</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;    } u_3C4;</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;    {</div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abcfed5b71aea364a72094ef8d15cc1ee"> 2476</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abcfed5b71aea364a72094ef8d15cc1ee">REG_GPIO7_0_3</a>;                 </div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;        {</div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaa2eeff9ea832863d74c66c0d1686696"> 2479</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaa2eeff9ea832863d74c66c0d1686696">PMUX_GPIO_P7_0</a>: 8;</div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a451b1835452f21659101d3089bd790a1"> 2480</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a451b1835452f21659101d3089bd790a1">PMUX_GPIO_P7_1</a>: 8;</div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a425feb53b0377395239dd5387e29eeed"> 2481</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a425feb53b0377395239dd5387e29eeed">PMUX_GPIO_P7_2</a>: 8;</div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a99a4ebb0f1ca4f31c64ffc4fc4d5f49d"> 2482</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a99a4ebb0f1ca4f31c64ffc4fc4d5f49d">PMUX_GPIO_P7_3</a>: 8;</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;        } BITS_3C8;</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;    } u_3C8;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;    {</div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa7b314073bb323a6c079724bd60bb577"> 2488</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa7b314073bb323a6c079724bd60bb577">REG_GPIO8_4_7</a>;                 </div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;        {</div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1c54071cbdaf6d26ce9b6eb91295826a"> 2491</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1c54071cbdaf6d26ce9b6eb91295826a">PMUX_GPIO_P7_4</a>: 8;</div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab25200149c11a43bdfa129b4249bf78c"> 2492</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab25200149c11a43bdfa129b4249bf78c">PMUX_GPIO_P7_5</a>: 8;</div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5868bfe5461cc1dc6d00187c6c3d40d5"> 2493</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5868bfe5461cc1dc6d00187c6c3d40d5">PMUX_GPIO_P7_6</a>: 8;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;            __IO uint32_t DUMMY: 8;</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;        } BITS_3CC;</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;    } u_3CC;</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;    {</div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af03427f495c6d8c2828af8bbf6859185"> 2500</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af03427f495c6d8c2828af8bbf6859185">REG_GPIO8_0_3</a>;                 </div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;        {</div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a32ccc0a9856d03ff3d11aefb5f6d7a46"> 2503</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a32ccc0a9856d03ff3d11aefb5f6d7a46">PMUX_GPIO_P8_0</a>: 8;</div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a90ea301ba7e32fd2b798cdf676ad1770"> 2504</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a90ea301ba7e32fd2b798cdf676ad1770">PMUX_GPIO_P8_1</a>: 8;</div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b4a2f9b3b30ec189c8a1204f7dd0d01"> 2505</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b4a2f9b3b30ec189c8a1204f7dd0d01">PMUX_GPIO_P8_2</a>: 8;</div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae464e510e1cf08541167de84dd7bc8a6"> 2506</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae464e510e1cf08541167de84dd7bc8a6">PMUX_GPIO_P8_3</a>: 8;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;        } BITS_3D0;</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;    } u_3D0;</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;    {</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;        __IO uint32_t  REG_GPIO5_4_7;                 </div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;        {</div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d724f773309013be35d40badf087407"> 2515</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d724f773309013be35d40badf087407">PMUX_GPIO_P8_4</a>: 8;</div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a735aa19c7ebfcf3e94776453443cdaf1"> 2516</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a735aa19c7ebfcf3e94776453443cdaf1">PMUX_GPIO_P8_5</a>: 8;</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;            __IO uint32_t DUMMY: 8;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;            __IO uint32_t DUMMY1: 8;</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;        } BITS_3D4;</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;    } u_3D4;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;    {</div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a52724d1b72852975a7907078542e96b8"> 2524</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a52724d1b72852975a7907078542e96b8">REG_GPIO9_0_3</a>;                 </div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;        {</div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1390295d8886360e1f0083acbc089052"> 2527</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1390295d8886360e1f0083acbc089052">PMUX_GPIO_P9_0</a>: 8;</div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6c4d2335c8f5caf8348bc9df54ea4379"> 2528</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6c4d2335c8f5caf8348bc9df54ea4379">PMUX_GPIO_P9_1</a>: 8;</div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7c0a820728191b3dca9ad01718753b5b"> 2529</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7c0a820728191b3dca9ad01718753b5b">PMUX_GPIO_P9_2</a>: 8;</div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5039225c6893fdbe9459a440c8f47013"> 2530</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5039225c6893fdbe9459a440c8f47013">PMUX_GPIO_P9_3</a>: 8;</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;        } BITS_3D8;</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;    } u_3D8;</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;    {</div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a220e1cc03132cc01689a9446c8f2880c"> 2536</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a220e1cc03132cc01689a9446c8f2880c">REG_GPIO9_4_5</a>;                 </div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;        {</div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a339fa070f3061088bbf15ba977f1e392"> 2539</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a339fa070f3061088bbf15ba977f1e392">PMUX_GPIO_P9_4</a>: 8;</div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2d93f8ed40d7421ac55b0de3e740bd53"> 2540</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2d93f8ed40d7421ac55b0de3e740bd53">PMUX_GPIO_P9_5</a>: 8;</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;            __IO uint32_t DUMMY: 8;</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;            __IO uint32_t DUMMY1: 8;</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;        } BITS_3DC;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    } u_3DC;</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;</div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae31756024bc3dd8ca076ba1d64717cb9"> 2546</a></span>&#160;    __IO uint32_t  RSVD5[6];                          </div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;    {</div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a65dd34c6c0af06486378ea6b0941f32b"> 2550</a></span>&#160;        __IO uint32_t  <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a65dd34c6c0af06486378ea6b0941f32b">AUTO_SW_PAR7_79_64</a>;            </div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;        {</div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b4a564b1e65a92c4d8e089a4cef9d9f"> 2553</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b4a564b1e65a92c4d8e089a4cef9d9f">CORE7_EN_HVD17_LOWIQ</a>: 1;</div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a77cc01964f8f12b32f63afc80c08b087"> 2554</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a77cc01964f8f12b32f63afc80c08b087">CORE7_TUNE_HVD17_IB</a>: 4;</div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aac1e8ffdef5f4fccfed03c67d52d9fa7"> 2555</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aac1e8ffdef5f4fccfed03c67d52d9fa7">CORE7_X4_PFM_COMP_IB</a>: 1;</div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6ce076f6736061e67a0935052aea9b4e"> 2556</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6ce076f6736061e67a0935052aea9b4e">CORE7_TUNE_PFM_VREFOCPPFM</a>: 3;</div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a09da8fb3d7798f43155a2206737ced01"> 2557</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a09da8fb3d7798f43155a2206737ced01">CORE7_TUNE_SAW_ICLK</a>: 6;</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;            __IO uint32_t reserved: 17;</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;        } BITS_3F8;</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;    } u_3F8;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;} <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html">SYS_BLKCTRL_TypeDef</a>;</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment">/* ================                     Pinmux                     ================ */</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;</div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="struct_p_i_n_m_u_x___type_def.html"> 2571</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                      </span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;{</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;    __IO uint32_t</div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="struct_p_i_n_m_u_x___type_def.html#a0c30e436e5287937370d17875780691e"> 2574</a></span>&#160;    CFG[12];                              </div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;} <a class="code" href="struct_p_i_n_m_u_x___type_def.html">PINMUX_TypeDef</a>;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment">/* ================                     Clock Debounce             ================ */</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;</div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html"> 2584</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;{</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;    {</div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#a821a0a45a9a29769080940eebb8550d9"> 2588</a></span>&#160;        __IO uint32_t <a class="code" href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#a821a0a45a9a29769080940eebb8550d9">WORD0</a>;</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;        {</div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#af568b4c57955d642c5e70acde3ec847c"> 2591</a></span>&#160;            __IO uint32_t <a class="code" href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#af568b4c57955d642c5e70acde3ec847c">dbnc_div_limit</a>: 8;</div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#a002aab6d34c72f4d93d43bdfec252801"> 2592</a></span>&#160;            __IO uint32_t <a class="code" href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#a002aab6d34c72f4d93d43bdfec252801">dbnc_div_sel</a>: 4;</div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#a7daa6fdecd2f20ce6ccc5cedf42a9755"> 2593</a></span>&#160;            __IO uint32_t <a class="code" href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#a7daa6fdecd2f20ce6ccc5cedf42a9755">dbnc_div_en</a>: 1;</div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#a7bf40766b2370063448ccc7b72fdb985"> 2594</a></span>&#160;            __IO uint32_t <a class="code" href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#a7bf40766b2370063448ccc7b72fdb985">reserved</a>: 19;</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;        } BITS_0;</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;    } u_0;</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;} <a class="code" href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html">DEBOUNCE_CLK_SET_TypeDef</a>;</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="comment">/* ================                   PERI_ON     0x40000200              ================ */</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_o_n___type_def.html"> 2604</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                      </span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;{</div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_o_n___type_def.html#a4680a71019622c214e54000c19a90b10"> 2606</a></span>&#160;    __IO uint32_t    <a class="code" href="struct_p_h_e_r_i_o_n___type_def.html#a4680a71019622c214e54000c19a90b10">SYS_CLK_SEL</a>;       </div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_o_n___type_def.html#a16268e446f359d3b48bda6fdea5ada4f"> 2607</a></span>&#160;    __IO uint32_t    <a class="code" href="struct_p_h_e_r_i_o_n___type_def.html#a16268e446f359d3b48bda6fdea5ada4f">SYS_CLK_SEL_2</a>;     </div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_o_n___type_def.html#a4dbab0167248359b1d0ff5fd43b9ab98"> 2608</a></span>&#160;    __IO uint32_t    <a class="code" href="struct_p_h_e_r_i_o_n___type_def.html#a4dbab0167248359b1d0ff5fd43b9ab98">SYS_CLK_SEL_3</a>;     </div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_o_n___type_def.html#abd5fe2a384c89f2dd92d1609de434072"> 2609</a></span>&#160;    __IO uint32_t    <a class="code" href="struct_p_h_e_r_i_o_n___type_def.html#abd5fe2a384c89f2dd92d1609de434072">SOC_FUNC_EN</a>;       </div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_o_n___type_def.html#af9b521a5654758d640fe83700cdf900c"> 2610</a></span>&#160;    __IO uint32_t    <a class="code" href="struct_p_h_e_r_i_o_n___type_def.html#af9b521a5654758d640fe83700cdf900c">RSVD0</a>;             </div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;} <a class="code" href="struct_p_h_e_r_i_o_n___type_def.html">PHERION_TypeDef</a>;</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="comment">/* ================              Peripheral Interrupt              ================ */</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gabb3104326bdf160943a0031348647248"> 2616</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_MBIAS_MFB_DET_L     BIT0</span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga4f5bd9aa982cd444b191ad2f57ae73c6"> 2617</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_mailbox_int         BIT1</span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga0bf0f2cef83ad8acd75cc830e55a7ff6"> 2618</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_utmi_suspend_n      BIT2</span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga367361a01dc8ff2aa5629980293a3e38"> 2619</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_dig_trda_int_r      BIT3</span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga82d18c54dff9fc837e90c365b29f95ee"> 2620</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_rng_int             BIT4</span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gafcfb532f11dd805a64d5f4ea73fc97d8"> 2621</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_psram_intr          BIT5</span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga540c94b4638c99105d28ae937eae039f"> 2622</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_dig_lpcomp_int_r    BIT6</span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga85d42c061719d8a64eb7af2139243761"> 2623</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_timer_intr_5        BIT7</span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga3d232d4059e15b8b610e624bca0e9db2"> 2624</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_timer_intr_6        BIT8</span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga094b644bd76e3dbb8721542e7267bcac"> 2625</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_timer_intr_7        BIT9</span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga29382905fb87b08bc8432a941f4dfc0c"> 2626</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_dig_lpcomp_int      BIT11</span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga7f38dc78040716244d4375070212ef59"> 2627</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_MBIAS_VBAT_DET_L    BIT12</span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gaace36187ffdb7122a62e2414344dfb79"> 2628</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_MBIAS_ADP_DET_L     BIT13</span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga9c539d5c9e8f862ae4bc955bb0029edf"> 2629</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_HW_ASRC_ISR1        BIT14</span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gad36ad4fa0e541fcbe7f27dc5d62d7ea2"> 2630</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_HW_ASRC_ISR2        BIT15</span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gaea336c8baeb1395023c1d94d58724c98"> 2631</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_gpio_intr_31_6      BIT16</span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga3660dc601b894683bbd7a00c37e63234"> 2632</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_dsp_wdt_to_mcu_intr BIT18</span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gae12b77dd4a466774ce292e885ca9322c"> 2633</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_flash_pwr_intr      BIT19</span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ga37e4fd803021694b3f451c7a133b124b"> 2634</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_sp0_intr_tx         BIT25</span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gaaab2b873503ec872fa8161da9d40c548"> 2635</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_sp0_intr_rx         BIT26</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gae044cee699b6ff35ee7b162021109346"> 2636</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_sp1_intr_tx         BIT27</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gaf31f84c7dfc837217f1643fd5f878bf7"> 2637</a></span>&#160;<span class="preprocessor">#define PERI_IRQ_BIT_sp1_intr_rx         BIT28</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;</div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gac430a3310fbd9fe2590a025ea498cc8f"> 2639</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;{</div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ggac430a3310fbd9fe2590a025ea498cc8fae8c2b9223ce0191d9761bfd3bbb0cc32"> 2641</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ggac430a3310fbd9fe2590a025ea498cc8fae8c2b9223ce0191d9761bfd3bbb0cc32">TRIGGER_MODE_HGIH_LEVEL</a>,</div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ggac430a3310fbd9fe2590a025ea498cc8faf1eab28a2ed8dbf890fd4d6755c20ca7"> 2642</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ggac430a3310fbd9fe2590a025ea498cc8faf1eab28a2ed8dbf890fd4d6755c20ca7">TRIGGER_MODE_EDGE</a>,</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;} <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gac430a3310fbd9fe2590a025ea498cc8f">TRIGGER_MODE</a>;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;</div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gade8f23b378b202944f5292c75172891b"> 2645</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;{</div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ggade8f23b378b202944f5292c75172891baeb2fd76d2865b8e04b64a54f8d0f7263"> 2647</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ggade8f23b378b202944f5292c75172891baeb2fd76d2865b8e04b64a54f8d0f7263">EDGE_MODE_RISING</a>,</div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ggade8f23b378b202944f5292c75172891ba9004b2e4cd86e2bb27f54423e77c9479"> 2648</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ggade8f23b378b202944f5292c75172891ba9004b2e4cd86e2bb27f54423e77c9479">EDGE_MODE_BOTH</a>,</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;} <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gade8f23b378b202944f5292c75172891b">EDGE_MODE</a>;</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;{</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    {</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;        __IO uint32_t REGWATCH_DOG_TIMER;       </div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;        {</div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9d4b2e41e1ad7c95f58b58c2a3ca51a5"> 2662</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9d4b2e41e1ad7c95f58b58c2a3ca51a5">Wdt_divfactor</a>: 16;    <span class="comment">/* Wdt is count with 32.768KHz/(divfactor+1).</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="comment">                                                   Minimum dividing factor is 1.*/</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6646424241ef7d28836887607cdb369c"> 2664</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6646424241ef7d28836887607cdb369c">Wdt_en_byte</a>: 8;       <span class="comment">/* Set 0xA5 to enable watch dog timer */</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;            __IO uint32_t Cnt_limit: 4;         <span class="comment">/* 0: 0x001,1: 0x003,2: 0x007,3: 0x00F,4: 0x01F,</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="comment">                                                   5: 0x03F,6: 0x07F,7: 0x0FF,8: 0x1FF,9: 0x3FF,</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="comment">                                                   10: 0x7FF, 11~15: 0xFFF */</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;            __IO uint32_t wdtaon_en: 1;         <span class="comment">/* {Wdt_mode,wdtaon_en} == 00 interrupt cpu,</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment">                                                   10 reset core domain,</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment">                                                   01 reset whole chip except aon reg,</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment">                                                   11 reset whole chip*/</span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aac65607b5c2b09ecb3cff0e5b4daafd6"> 2672</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aac65607b5c2b09ecb3cff0e5b4daafd6">Wdt_mode</a>: 1;</div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a2a8747999dfa0d63f4330ad18d18924c"> 2673</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a2a8747999dfa0d63f4330ad18d18924c">Wdt_to</a>: 1;            <span class="comment">/* Watch dog timer timeout:</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="comment">                                            when bit 30 = 1 (reset mode) --- 1 cycle pulse</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="comment">                                            when bit 30 = 0 (interrupt mode) ---- Write 1 clear */</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;        };</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;    };</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;    {</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;        __IO uint32_t REG_LOW_PRI_INT_STATUS;   </div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;        {</div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aec43e036ac564c3c461a8a8f1ff9887b"> 2684</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aec43e036ac564c3c461a8a8f1ff9887b">MBIAS_MFB_DET_L</a>: 1;</div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae4bb7aa1ac12fcd257d02267368128df"> 2685</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae4bb7aa1ac12fcd257d02267368128df">mailbox_int</a>: 1;</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;            __IO uint32_t utmi_suspend_n: 1;</div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af0eb74e0d3d6b9fffaa45c5ce1096a6c"> 2687</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af0eb74e0d3d6b9fffaa45c5ce1096a6c">dig_trda_int_r</a>: 1;</div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0dfc9180e7f7930795802bbf32e5f69e"> 2688</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0dfc9180e7f7930795802bbf32e5f69e">rng_int</a>: 1;</div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3de2c3e9ed4ac1843213babda17b03b6"> 2689</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3de2c3e9ed4ac1843213babda17b03b6">psram_intr</a>: 1;</div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ac20d9af2378e5e0a5bb8d8f952ac8306"> 2690</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ac20d9af2378e5e0a5bb8d8f952ac8306">dig_lpcomp_int_r</a>: 1;</div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a56dd9d34490bba09c44231f004ebab70"> 2691</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a56dd9d34490bba09c44231f004ebab70">timer_intr_5</a>: 1;</div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6ead2b59a7d2642a1d484259661393db"> 2692</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6ead2b59a7d2642a1d484259661393db">timer_intr_6</a>: 1;</div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a83b219eafbfcb385de1af65beadad1a9"> 2693</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a83b219eafbfcb385de1af65beadad1a9">timer_intr_7</a>: 1;</div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#afca255f9f3cf589314ed5b45e62747a7"> 2694</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#afca255f9f3cf589314ed5b45e62747a7">rsvd0</a>: 1;</div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ad86bf8da842b86efa1571c13d4555c4a"> 2695</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ad86bf8da842b86efa1571c13d4555c4a">dig_lpcomp_int</a>: 1;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;            __IO uint32_t MBIAS_VBAT_DET_L: 1;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;            __IO uint32_t MBIAS_ADP_DET_L: 1;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;            __IO uint32_t HW_ASRC_ISR1: 1;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;            __IO uint32_t HW_ASRC_ISR2: 1;</div><div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a8c2b8c0d0918eb64460b00929d2e7bf2"> 2700</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a8c2b8c0d0918eb64460b00929d2e7bf2">gpio_intr_31_6</a>: 1;</div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ad65671e108caa7645ac51bfd61dfee53"> 2701</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ad65671e108caa7645ac51bfd61dfee53">rsvd1</a>: 1;</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;            __IO uint32_t dsp_wdt_to_mcu_intr: 1;</div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a882cc347287e8d2cd0ce4987f9609b70"> 2703</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a882cc347287e8d2cd0ce4987f9609b70">flash_pwr_intr</a>: 1;</div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af4e08e240c465df57dc14b96a48e5f46"> 2704</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af4e08e240c465df57dc14b96a48e5f46">rsvd2</a>: 5;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;            __IO uint32_t sp0_intr_tx: 1;</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;            __IO uint32_t sp0_intr_rx: 1;</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;            __IO uint32_t sp1_intr_tx: 1;</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;            __IO uint32_t sp1_intr_rx: 1;</div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a093b1d8fa2a58f8f0d7f6ebefc137cff"> 2709</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a093b1d8fa2a58f8f0d7f6ebefc137cff">rsvd3</a>: 3;</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;        };</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;    };</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;    __IO uint32_t REG_LOW_PRI_INT_MODE;         </div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;    __IO uint32_t REG_LOW_PRI_INT_EN;           </div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;    {</div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a38ab76e39b652cd22bc1e6335033fa21"> 2718</a></span>&#160;        __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a38ab76e39b652cd22bc1e6335033fa21">BT_MAC_interrupt</a>;         </div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;        {</div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ad0c6380c4ae382dfc5ab9da96d9758b7"> 2721</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ad0c6380c4ae382dfc5ab9da96d9758b7">timer_intr1_and_timer_intr0</a>: 1;</div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af19c8489e7896cb335c20d2fce278cf6"> 2722</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af19c8489e7896cb335c20d2fce278cf6">bluewiz_intr_r</a>: 1;</div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a92b5c13f25d49cd0159c0b9ac08c624e"> 2723</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a92b5c13f25d49cd0159c0b9ac08c624e">hci_dma_intr</a>: 1;</div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a968fed1d5d9b5c638a93edf304e4d350"> 2724</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a968fed1d5d9b5c638a93edf304e4d350">btverdor_reg_intr</a>: 1;</div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae64d741298dbf9d92cb3c985b49b7077"> 2725</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae64d741298dbf9d92cb3c985b49b7077">rsvd</a>: 28;</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;        };</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;    };</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;    {</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;        __IO uint32_t INT_2ND_LVL;              </div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;        {</div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abd7c0d93e2b86a3588c8f314e157a9d0"> 2733</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abd7c0d93e2b86a3588c8f314e157a9d0">otg_intr</a>: 1;</div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0e2530c07d39d77a64f87b3b423c2359"> 2734</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0e2530c07d39d77a64f87b3b423c2359">sdio_host_intr</a>: 1;</div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9af6984c2858dadf74391136e5a55ebc"> 2735</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9af6984c2858dadf74391136e5a55ebc">dummy0</a>: 14;</div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a4143413236e91a2d776f3e428df1c869"> 2736</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a4143413236e91a2d776f3e428df1c869">rxi300_intr</a>: 1;</div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a406b791686e4fc15662009b29623a22c"> 2737</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a406b791686e4fc15662009b29623a22c">rdp_intr</a>: 1;</div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a714fc907d1c5b7f4303e27aa7da50015"> 2738</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a714fc907d1c5b7f4303e27aa7da50015">dummy1</a>: 6;</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;            __IO uint32_t rxi300_intr_en: 1;</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;            __IO uint32_t rdp_intr_en: 1;</div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#afa8ea402b328750a67f7bc11ada9dd0e"> 2741</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#afa8ea402b328750a67f7bc11ada9dd0e">dummy2</a>: 6;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;        };</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;    };</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;    __IO uint32_t Interrupt_edge_option;        </div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;} <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html">SoC_VENDOR_REG_TypeDef</a>;</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="comment">/* ================                    Key Scan                    ================ */</span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                      </span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;{</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;    __IO uint32_t CLKDIV;               </div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;    __IO uint32_t TIMERCR;              </div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;    __IO uint32_t CR;                   </div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;    __IO uint32_t COLCR;                </div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;    __IO uint32_t ROWCR;                </div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;    __I  uint32_t FIFODATA;             </div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;    __IO uint32_t INTMASK;              </div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;    __IO uint32_t INTCLR;               </div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;    __I  uint32_t STATUS;               </div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;} <a class="code" href="struct_k_e_y_s_c_a_n___type_def.html">KEYSCAN_TypeDef</a>;</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="comment">/* ======================================================== */</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment">/* ================                      GPIO                       ================ */</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment">/* ======================================================== */</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;{</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;    __IO uint32_t DATAOUT;                              </div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;    __IO uint32_t DATADIR;                              </div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;    __IO uint32_t DATASRC;                              </div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;    uint32_t RSVD[9];                                   </div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;    __IO uint32_t INTEN;                                </div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;    __IO uint32_t INTMASK;                              </div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;    __IO uint32_t INTTYPE;                              </div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;    __IO uint32_t INTPOLARITY;                          </div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;    __IO uint32_t INTSTATUS;                            </div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;    __IO uint32_t</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;    RAWINTSTATUS;                         </div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;    __IO uint32_t DEBOUNCE;                             </div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;    __O  uint32_t INTCLR;                               </div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;    __I  uint32_t DATAIN;                               </div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;    uint32_t RSVD1[3];                                  </div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;    __IO uint32_t</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;    LSSYNC;                               </div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2b1944623ffdb6a39c87f7e6c56bed85"> 2799</a></span>&#160;    uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a2b1944623ffdb6a39c87f7e6c56bed85">RSVD2</a>;                                     </div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;    <span class="comment">//__I  uint32_t IDCODE;                               /*!&lt; ID code register */</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;    __IO uint32_t INTBOTHEDGE;                          </div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="comment">/* ======================================================= */</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="comment">/* ================                      PWM                     ================ */</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="comment">/* ======================================================= */</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;{</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;    __IO uint32_t CR;                   </div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;} <a class="code" href="struct_p_w_m___type_def.html">PWM_TypeDef</a>;</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="comment">/* ======================================================= */</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="comment">/* ================                 Peri clock reg               ================ */</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment">/* ======================================================= */</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;{</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;    __IO uint32_t CLKSELE;                    </div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;    uint32_t RSVD[4];</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;    __IO uint32_t CLK_SRCL;</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;    __IO uint32_t CLK_SRCH;                   </div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;    __IO uint32_t PWM0_CTRL_L;</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;    __IO uint32_t PWM0_CTRL_H;</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;    __IO uint32_t PWM1_CTRL_L;</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;    __IO uint32_t PWM1_CTRL_H;                </div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;    __IO uint32_t PWM2_CTRL_L;</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;    __IO uint32_t PWM2_CTRL_H;</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;    __IO uint32_t PWM3_CTRL_L;</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;    __IO uint32_t PWM3_CTRL_H;                </div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;    __IO uint32_t TIM_EVT_CTRL;</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;} <a class="code" href="struct_peri___clock_gate___type_def.html">Peri_ClockGate_TypeDef</a>;</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment">/* ======================================================= */</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment">/* ================                      ICG                     ================ */</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="comment">/* ======================================================= */</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;</div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="struct_i_c_g___type_def.html"> 2849</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;{</div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="struct_i_c_g___type_def.html#a39b64233698d42f1befc4b240f7c9c82"> 2851</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_c_g___type_def.html#a39b64233698d42f1befc4b240f7c9c82">CTRL0</a>;            </div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="struct_i_c_g___type_def.html#a57996484e084b8cc5005765971c49681"> 2852</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_c_g___type_def.html#a57996484e084b8cc5005765971c49681">CTRL1</a>;            </div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="struct_i_c_g___type_def.html#ae1ffa60bfd842d6590294b05df97bab3"> 2853</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_c_g___type_def.html#ae1ffa60bfd842d6590294b05df97bab3">CACHE_RAM_CTRL</a>;   </div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;} <a class="code" href="struct_i_c_g___type_def.html">ICG_TypeDef</a>;</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="comment">/* ======================================================= */</span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment">/* ================                      CACHE                     ================ */</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment">/* ======================================================= */</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;{</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;    __IO uint32_t CACHE_ENABLE;          </div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;    __IO uint32_t FLUSH;                 </div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;    __IO uint32_t INTR;                  </div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;    __IO uint32_t RST_CNT;           </div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;    __IO uint32_t RD_EVT_CNT;        </div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;    __IO uint32_t HIT_EVT_CNT;       </div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;    __IO uint32_t HIT_LSTW_EVT_CNT;  </div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;    __IO uint32_t RD_PND_CNT;        </div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;} <a class="code" href="struct_c_a_c_h_e___type_def.html">CACHE_TypeDef</a>;</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment">/* ================                      SPIC                      ================ */</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;{</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;    __IO uint32_t CTRLR0;               </div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;    __IO uint32_t RX_NDF;               </div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;    __IO uint32_t SSIENR;               </div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;    __IO uint32_t MWCR;                 </div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;    __IO uint32_t SER;                  </div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;    __IO uint32_t BAUDR;                </div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;    __IO uint32_t TXFTLR;               </div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;    __IO uint32_t RXFTLR;               </div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;    __IO uint32_t TXFLR;                </div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;    __IO uint32_t RXFLR;                </div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;    __IO uint32_t SR;                   </div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;    __IO uint32_t IMR;                  </div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;    __IO uint32_t ISR;                  </div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;    __IO uint32_t RISR;                 </div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;    __IO uint32_t TXOICR;               </div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;    __IO uint32_t RXOICR;               </div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;    __IO uint32_t RXUICR;               </div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;    __IO uint32_t MSTICR;               </div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;    __IO uint32_t ICR;                  </div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;    __IO uint32_t DMACR;                </div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;    __IO uint32_t DMATDLR;              </div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;    __IO uint32_t DMARDLR;              </div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;    __IO uint32_t IDR;                  </div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;    __IO uint32_t SPIC_VERSION;         </div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;    {</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;        __IO uint8_t  <a class="code" href="group___platform___macros___exported___macros.html#ga9bd061c127a616b48d4101ba9f985d4d">BYTE</a>;</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;        __IO uint16_t HALF;</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;        __IO uint32_t WORD;</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;    } DR[16];                           </div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;    __IO uint32_t DM_DR[16];            </div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;    __IO uint32_t READ_FAST_SINGLE;     </div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;    __IO uint32_t READ_DUAL_DATA;       </div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;    __IO uint32_t READ_DUAL_ADDR_DATA;  </div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;    __IO uint32_t READ_QUAD_DATA;       </div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;    __IO uint32_t READ_QUAD_ADDR_DATA;  </div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;    __IO uint32_t WRITE_SINGLE;         </div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;    __IO uint32_t WRITE_DUAL_DATA;      </div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;    __IO uint32_t WRITE_DUAL_ADDR_DATA; </div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;    __IO uint32_t WRITE_QUAD_DATA;      </div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;    __IO uint32_t WRITE_QUAD_ADDR_DATA; </div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;    __IO uint32_t WRITE_ENABLE;         </div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;    __IO uint32_t READ_STATUS;          </div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;    __IO uint32_t CTRLR2;               </div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;    __IO uint32_t FBAUDR;               </div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;    __IO uint32_t USER_LENGTH;          </div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;    __IO uint32_t AUTO_LENGTH;          </div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;    __IO uint32_t VALID_CMD;            </div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;    __IO uint32_t FLASH_SIZE_R;         </div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;    __IO uint32_t FLUSH_FIFO;           </div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;    __IO uint32_t DUM_BYTE;             </div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;    __IO uint32_t TX_NDF;               </div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;    __IO uint32_t <a class="code" href="union_d_e_v_i_c_e___i_n_f_o.html">DEVICE_INFO</a>;          </div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;    __IO uint32_t TPR0;                 </div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;    __IO uint32_t AUTO_LENGTH2;         </div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;} <a class="code" href="struct_s_p_i_c___type_def.html">SPIC_TypeDef</a>;</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="comment">/* ================                      PSRAM                     ================ */</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;{</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;    __IO uint32_t CCR;           </div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;    __IO uint32_t DCR;           </div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;    __IO uint32_t IOCR0;         </div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;    __IO uint32_t CSR;           </div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;    __IO uint32_t DRR;           </div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;    __IO uint32_t RSVD0[4];      </div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;    __IO uint32_t CMD_DPIN_NDGE; </div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;    __IO uint32_t CMD_DPIN;      </div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;    __IO uint32_t CR_TDPIN;      </div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;    __IO uint32_t MR_INFO;       </div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;    __IO uint32_t MR0;           </div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;    __IO uint32_t MR1;           </div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;    __IO uint32_t RSVD1[9];      </div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;    __IO uint32_t DPDRI;         </div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;    __IO uint32_t DPDR;          </div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;    __IO uint32_t RSVD2[35];     </div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;    __IO uint32_t PCTL_SVN_ID;   </div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;    __IO uint32_t PCTL_IDR;      </div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;    __IO uint32_t RSVD3[193];    </div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;    __IO uint32_t USER0_INDEX;   </div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;    __IO uint32_t USER0_DATA;    </div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;} <a class="code" href="struct_p_s_r_a_m_c___type_def.html">PSRAMC_TypeDef</a>;</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">/* =========================== RL6736 RXI300 section ===========================*/</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;{</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;    __I uint32_t NAME;</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;    __I uint32_t VER;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;    __I uint32_t REV;</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;    __I uint32_t INST;</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;    __I uint32_t IMPL_Y;</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;    __I uint32_t IMPL_D;</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;    __I uint32_t DEV;</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;    __I uint32_t PRO_NUM;</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;    __I uint32_t rsvd0[120];</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;    {</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;        __I uint32_t ELR_i_PLD0;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;        {</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;            __I uint32_t ERR_SRC: 8;</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;            __I uint32_t ERR_CMD: 3;</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;            __I uint32_t ERR_BSTTYPE: 3;</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;            __I uint32_t rsvd: 2;</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;            __I uint32_t ERR_BSTLEN: 8;</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;            __I uint32_t ERR_BSTINDEX: 8;</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;        } BITS_200;</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;    } u_200;</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;    {</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;        __I uint32_t ELR_i_PLD1;</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;        {</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;            __I uint32_t rsvd0: 16;</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;            __I uint32_t ERR_SIZE: 3;</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;            __I uint32_t rsvd1: 4;</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;            __I uint32_t ERR_PROT: 3;</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;            __I uint32_t ERR_Cache: 4;</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;            __I uint32_t ERR_Lock: 2;</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;        } BITS_204;</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;    } u_204;</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;    {</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;        __I uint32_t ELR_i_ID;</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;        {</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;            __I uint32_t ERR_ID;</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;        } BITS_208;</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;    } u_208;</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;    {</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;        __I uint32_t ELR_i_ADR0;</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;        {</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;            __I uint32_t ERR_ADR0;</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;        } BITS_20C;</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;    } u_20C;</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;    {</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;        __I uint32_t ELR_i_ADR1;</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;        {</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;            __I uint32_t ERR_ADR1;</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;        } BITS_210;</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;    } u_210;</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;    __I uint32_t rsvd1[7];</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;    {</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;        __I uint32_t ELR_i_CODE;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;        {</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;            __I uint32_t rsvd: 24;</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;            __I uint32_t ELR_CODE: 8;</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;        } BITS_230;</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;    } u_230;</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;    __I uint32_t rsvd2[2];</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;    {</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;        __IO uint32_t ELR_i_INTR_CLR;</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;        {</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;            __IO uint32_t ELR_INTR_CLR: 1;</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;            __IO uint32_t rsvd: 31;</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;        } BITS_23C;</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;    } u_23C;</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;} <a class="code" href="struct_r_x_i300___typedef.html">RXI300_Typedef</a>; <span class="comment">/* End of group 87x3e_RTL876X_Peripheral_Registers_Structures */</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="comment"> *                              Macros</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment">/* ================              Peripheral memory map             ================ */</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga59b6f9201b20e0a1ec25e5b2f9c1d054"> 3061</a></span>&#160;<span class="preprocessor">#define SYSTEM_REG_BASE             0x40000000UL</span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga96db1c24ad0aa105b93554488f823b01"> 3062</a></span>&#160;<span class="preprocessor">#define PERIPH_REG_BASE             0x40000000UL</span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga11652d183785dbf491e2d8a0cf772bff"> 3063</a></span>&#160;<span class="preprocessor">#define VENDOR_REG_BASE             0x40006000UL</span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga23c286b7ec3c6e66f639f97df82e5c6a"> 3064</a></span>&#160;<span class="preprocessor">#define PERI_INT_REG_BASE           0x40006004UL</span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gab17944fc9fd065d47504f17bd7db9b22"> 3065</a></span>&#160;<span class="preprocessor">#define SYSBLKCTRL_REG_BASE         0x40000200UL</span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga71b2487accfd82a458f5e37a7f35bca8"> 3066</a></span>&#160;<span class="preprocessor">#define PINMUX_REG0_BASE            0x40000280UL</span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga54f3defe15b8047e34a9a22a65c4f867"> 3067</a></span>&#160;<span class="preprocessor">#define PINMUX_REG1_BASE            0x400003B0UL</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;</div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga8daa9a149dae1c420ad9e21b5429df5d"> 3069</a></span>&#160;<span class="preprocessor">#define SPIC_DLY_CTRL_BASE          0x40000300UL</span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gae9a93b8ab604c298248a827009d5be7a"> 3070</a></span>&#160;<span class="preprocessor">#define DEBOUNCE_CLK_SET_REG_BASE   0x40000344UL</span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gad49a4a42756b58a7872f983893cfc613"> 3071</a></span>&#160;<span class="preprocessor">#define PERICLKGAT_REG_BASE         0x40000348UL</span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gacc5ab9b57040950be0508facb06814db"> 3072</a></span>&#160;<span class="preprocessor">#define GPIO0_REG_BASE              0x40001000UL</span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gae6ea7ffe4b293a8c2184c485630af44a"> 3073</a></span>&#160;<span class="preprocessor">#define GPIO1_REG_BASE              0x40004800UL</span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga984339fa03b8d4b6532ab5d36d522d20"> 3074</a></span>&#160;<span class="preprocessor">#define RTC_REG_BASE                0x40000100UL//0x40000140UL</span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga39b3648117948ff2440a2a7c9292a72f"> 3075</a></span>&#160;<span class="preprocessor">#define PF_RTC_REG_BASE             0x40000140UL</span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga77b15092dc6a0268c3bf525e7630930d"> 3076</a></span>&#160;<span class="preprocessor">#define RTC_LP_REG_BASE             0x40000180UL</span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga308fb470ac8c13720b13365fb0433e68"> 3077</a></span>&#160;<span class="preprocessor">#define RTC_LED_REG_BASE            0x40000400UL</span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga3ac803465347dc8de77a8e784b3beffc"> 3078</a></span>&#160;<span class="preprocessor">#define LPC_REG_BASE                0x40000180UL</span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaf152e519714aa5ddf35f11cf75c2db1e"> 3079</a></span>&#160;<span class="preprocessor">#define AON_WDG_REG_BASE            0x40000190UL</span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga30b9ab227e38b8a2f49c66874ae27676"> 3080</a></span>&#160;<span class="preprocessor">#define TIM0_REG_BASE               0x40025000UL</span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga0fd1a3b8c623f055201505c861f05ad7"> 3081</a></span>&#160;<span class="preprocessor">#define TIM1_REG_BASE               0x40025014UL</span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga8cb9ae2b553cdc85445a37d4f2d06728"> 3082</a></span>&#160;<span class="preprocessor">#define TIM2_REG_BASE               0x40025028UL</span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaa3e626647b85e2ab9f1acf644530b5a9"> 3083</a></span>&#160;<span class="preprocessor">#define TIM3_REG_BASE               0x4002503CUL</span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gad9d241a559632623e630f019843a701e"> 3084</a></span>&#160;<span class="preprocessor">#define TIM4_REG_BASE               0x40025050UL</span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga256d1d5b3387583f2b1a4a31ee473d34"> 3085</a></span>&#160;<span class="preprocessor">#define TIM5_REG_BASE               0x40025064UL</span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga4310db443235747daf6dfe7b84c1f702"> 3086</a></span>&#160;<span class="preprocessor">#define TIM6_REG_BASE               0x40025078UL</span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga4fd918eb5098816560370c2afb9e806b"> 3087</a></span>&#160;<span class="preprocessor">#define TIM7_REG_BASE               0x4002508CUL</span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga24e30e469d37d753245a517840aa9929"> 3088</a></span>&#160;<span class="preprocessor">#define PWM0_REG_BASE               0x40000364UL</span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga742be544a875655f43d4090c301b348b"> 3089</a></span>&#160;<span class="preprocessor">#define PWM1_REG_BASE               0x40000368UL</span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga9e503066dcbeab57e146585ca364c8b6"> 3090</a></span>&#160;<span class="preprocessor">#define PWM2_REG_BASE               0x40000374UL</span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga4578f7b61fa5fbb8751484ec9af8691d"> 3091</a></span>&#160;<span class="preprocessor">#define PWM3_REG_BASE               0x4000037CUL</span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga8a930bdcaa652790fafaf20ba7555ecc"> 3092</a></span>&#160;<span class="preprocessor">#define TIM_CHANNELS_REG_BASE       0x400250A0UL</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;</div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga9573fa3676d8a0b1e878af5151db07d1"> 3094</a></span>&#160;<span class="preprocessor">#define GDMA_CHANNEL_REG_BASE       0x40027000UL // for platform_1_1_1_20160323 later</span></div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gab9d831671a70af3a24e1923ac9f4d800"> 3095</a></span>&#160;<span class="preprocessor">#define GDMA_REG_BASE               (GDMA_CHANNEL_REG_BASE + 0x02c0)</span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaaa5a57bb72f5d8d99cee778c4c5b5189"> 3096</a></span>&#160;<span class="preprocessor">#define GDMA_Channel0_BASE          (GDMA_CHANNEL_REG_BASE + 0x0000)</span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gab603d57a2ffc063d60294cf8d611c7aa"> 3097</a></span>&#160;<span class="preprocessor">#define GDMA_Channel1_BASE          (GDMA_CHANNEL_REG_BASE + 0x0058)</span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gada1d3139b1cdbb87ed47a459748176c4"> 3098</a></span>&#160;<span class="preprocessor">#define GDMA_Channel2_BASE          (GDMA_CHANNEL_REG_BASE + 0x00b0)</span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga64096d5de40ba7901d01307c674b1ce9"> 3099</a></span>&#160;<span class="preprocessor">#define GDMA_Channel3_BASE          (GDMA_CHANNEL_REG_BASE + 0x0108)</span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga12ba063b9169c2fc649c77f64e2c78b0"> 3100</a></span>&#160;<span class="preprocessor">#define GDMA_Channel4_BASE          (GDMA_CHANNEL_REG_BASE + 0x0160)</span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga5f45a3fee3b28fdb8c2e0ac7808b441e"> 3101</a></span>&#160;<span class="preprocessor">#define GDMA_Channel5_BASE          (GDMA_CHANNEL_REG_BASE + 0x01b8)</span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gac27ef7601dcb7b285620f35501cee104"> 3102</a></span>&#160;<span class="preprocessor">#define GDMA_Channel6_BASE          (GDMA_CHANNEL_REG_BASE + 0x0210)</span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga07cb7cd3a22bdcffd4fb9f184ff47b95"> 3103</a></span>&#160;<span class="preprocessor">#define GDMA_Channel7_BASE          (GDMA_CHANNEL_REG_BASE + 0x0268)</span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga56ae91a1555b31fc1fa06dde180152f6"> 3104</a></span>&#160;<span class="preprocessor">#define GDMA_Channel8_BASE          (GDMA_CHANNEL_REG_BASE + 0x0400)</span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga543b77cba294c53bd8d56741cd4b71fe"> 3105</a></span>&#160;<span class="preprocessor">#define I8080_REG_BASE              0x40028000UL</span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga75b9568e10f0164be88e9b097e9f91b6"> 3106</a></span>&#160;<span class="preprocessor">#define SPI_CODEC_REG_BASE          0x4002C000UL</span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga44799fadb2d483add09b03be5b233946"> 3107</a></span>&#160;<span class="preprocessor">#define QDEC_REG_BASE               0x40004000UL</span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga80ace30c6be2634fdab7f144a9e8f80a"> 3108</a></span>&#160;<span class="preprocessor">#define SPI2WIRE_REG_BASE           0x40004000UL</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gac4c4ba24f873cc8da6f106206b287b51"> 3109</a></span>&#160;<span class="preprocessor">#define CODEC_REG_BASE              0x4002C000UL</span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga1bac889d189777e0bc68e34c24189ace"> 3110</a></span>&#160;<span class="preprocessor">#define KEYSCAN_REG_BASE            0x40005000UL</span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga9775768e0ddbc91418d925b9cdd174fd"> 3111</a></span>&#160;<span class="preprocessor">#define WDG_REG_BASE                0x40006000UL</span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga4dc3976e6ea4dd30deadeadabfc19eec"> 3112</a></span>&#160;<span class="preprocessor">#define RANDOM_GEN_REG_BASE         0x40006150UL</span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga8df94afc5be1059386bfd630b35c9dd2"> 3113</a></span>&#160;<span class="preprocessor">#define RXI300_MCU_REG_BASE         0x40026000UL</span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga449bc1d4505335da3e46d58642cb9cc2"> 3114</a></span>&#160;<span class="preprocessor">#define ICG_REG_BASE                0x40026400UL</span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gadca9a960766bbb6d51ff419ed801e774"> 3115</a></span>&#160;<span class="preprocessor">#define CAP_TOUCH_REG_BASE          0x40007000UL</span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gad98cb0a8747cf6aa9e53009fcdd49880"> 3116</a></span>&#160;<span class="preprocessor">#define ADC_REG_BASE                0x40010000UL</span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;</div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gac34838904b037a2ad341be2a094ad696"> 3118</a></span>&#160;<span class="preprocessor">#define GPIOA_DMA_PORT_ADDR         0x40011200UL </span><span class="comment">/* rtl87x3e */</span><span class="preprocessor"></span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;</div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga7fb349d9fb3b3fb62c0d076d26045722"> 3120</a></span>&#160;<span class="preprocessor">#define UART1_REG_BASE              0x40011000UL</span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gacb5289591792b45840623c9a73d726e9"> 3121</a></span>&#160;<span class="preprocessor">#define UART0_REG_BASE              0x40012000UL</span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga9f2996a5761a58b0400a3567c35ae338"> 3122</a></span>&#160;<span class="preprocessor">#define UART2_REG_BASE              0x40024000UL</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="comment">// for compatible with BBPRO</span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaa95422d8f3f43a420d9869accecbb5d4"> 3125</a></span>&#160;<span class="preprocessor">#define LOG_UART_REG_BASE           0x40011000UL</span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga982cf2f02ca09352b6aa856420a5a354"> 3126</a></span>&#160;<span class="preprocessor">#define UART_REG_BASE               0x40012000UL</span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga2eec41048b6a29c3d21e4721262612e3"> 3127</a></span>&#160;<span class="preprocessor">#define LOG_UART1_REG_BASE          0x40024000UL</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;</div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga8c16101c845e67681b1f7540efee7649"> 3129</a></span>&#160;<span class="preprocessor">#define HW_AES_REG_BASE             0x40014000UL</span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga3dd675e5817b284b3b5bed1d0dfb1051"> 3130</a></span>&#160;<span class="preprocessor">#define IR_REG_BASE                 0x40016800UL</span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga21bb448bb11c2a22207c616d68e7865b"> 3131</a></span>&#160;<span class="preprocessor">#define PSRAM_REG_BASE              0x40017000UL</span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga4c1ec72e4cd64a6438b30c2933ffc6aa"> 3132</a></span>&#160;<span class="preprocessor">#define SPI0_HS_REG_BASE            0x40040000UL</span></div><div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga90628789022c51dad0d94ab6ff3e9f92"> 3133</a></span>&#160;<span class="preprocessor">#define RTL_SPI0_BASE               0x40042000UL</span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gab5d1758905d09ee15d1ea2455865682a"> 3134</a></span>&#160;<span class="preprocessor">#define RTL_SPI1_BASE               0x40042400UL</span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga963df5e583faa7eb8df5fb7ef404be9f"> 3135</a></span>&#160;<span class="preprocessor">#define I2C0_REG_BASE               0x40015000UL</span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaf6612f1b0bc8c9492028fdeebffe15f9"> 3136</a></span>&#160;<span class="preprocessor">#define I2C1_REG_BASE               0x40015400UL</span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga810931effe39ddccbd288d1951cc4efe"> 3137</a></span>&#160;<span class="preprocessor">#define I2C2_REG_BASE               0x40015800UL</span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaa3e430d89c273ff99e1c229a9e76b1f7"> 3138</a></span>&#160;<span class="preprocessor">#define SPI0_REG_BASE               0x40013000UL</span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga7ebaeb52d4a1cd836e13b6bb6529dd80"> 3139</a></span>&#160;<span class="preprocessor">#define SPI1_REG_BASE               0x40015C00UL</span></div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga9535b9008ebfbba2db5e1e736a5bf25b"> 3140</a></span>&#160;<span class="preprocessor">#define SPI2_REG_BASE               0x40016000UL</span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga77d51bbdd8eeef45b2218394e6963d5d"> 3141</a></span>&#160;<span class="preprocessor">#define ISO7816_REG_BASE            0x40016400UL</span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gade8c5336b18261c09f3d5ee5fea8b6cc"> 3142</a></span>&#160;<span class="preprocessor">#define IF8080_REG_BASE             0x40028000UL</span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaae212880facaf113b039b5860d329e24"> 3143</a></span>&#160;<span class="preprocessor">#define IF8080_LLI_REG1_BASE        0x40028050UL</span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga10990d32e537c1ceee7a0ad5719b8090"> 3144</a></span>&#160;<span class="preprocessor">#define IF8080_LLI_REG1_GDMA_BASE   0x400280A0UL</span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga1ab51618bfa19cd4e885a9e3edd28a43"> 3145</a></span>&#160;<span class="preprocessor">#define IF8080_LLI_REG2_BASE        0x40028080UL</span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga3aede877e57144af98b968ae4a1a44d9"> 3146</a></span>&#160;<span class="preprocessor">#define IF8080_LLI_REG2_GDMA_BASE   0x400280C0UL</span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaa9ce92439465b0f7416bbfb67e0a824c"> 3147</a></span>&#160;<span class="preprocessor">#define IF8080_LLI_REG1_OFT_BASE    0x40028070UL</span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga628b3d525b15f5fa7d16ab58017c9a06"> 3148</a></span>&#160;<span class="preprocessor">#define IF8080_LLI_REG2_OFT_BASE    0x40028078UL</span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga821e1000eda0cb09fd6a99709482f13a"> 3149</a></span>&#160;<span class="preprocessor">#define IF8080_LLI_CR_REG_BASE      0x40028094UL</span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gae735a73ff343e98348e5c245702f778c"> 3150</a></span>&#160;<span class="preprocessor">#define BT_BB_REG_BASE              0x40050000UL // actually used: #define BB_BASE_ADDR 0x40050000</span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gab5f0ccbaf3221c1c6858b2e871402306"> 3151</a></span>&#160;<span class="preprocessor">#define BT_LE_REG_BASE              0x40051000UL</span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gae05f7d71243f1385f9658fef53ae3f82"> 3152</a></span>&#160;<span class="preprocessor">#define BT_VENDOR_REG_BASE          0x40058000UL</span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gafaf9d5ef42ebac7fa0445500b6c83635"> 3153</a></span>&#160;<span class="preprocessor">#define GDMA0_REG_BASE              0x40060000UL</span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gafb5b210ba28ff852a2c48dac7b83c649"> 3154</a></span>&#160;<span class="preprocessor">#define HCI_DMA_REG_BASE            0x40064000UL</span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga5d02209591ba643c656265891ab53834"> 3155</a></span>&#160;<span class="preprocessor">#define HCI_UART_REG_BASE           0x40068000UL</span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga1a9d69d5cafab931a50fa5030ccd29f7"> 3156</a></span>&#160;<span class="preprocessor">#define SPIC0_REG_BASE              0x40080000UL</span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaea7bb579e1c292f851be48a5ae1b781b"> 3157</a></span>&#160;<span class="preprocessor">#define SPIC1_REG_BASE              0x40084000UL</span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga4b172a5c78f2e65a0cbdeb1189cd0947"> 3158</a></span>&#160;<span class="preprocessor">#define SPIC2_REG_BASE              0x40088000UL</span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga2dddada486c16afc98e0893ce894fa21"> 3159</a></span>&#160;<span class="preprocessor">#define SPIC3_REG_BASE              0x4008C000UL</span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga4a537c75f06981523da4e3f97ca56a6f"> 3160</a></span>&#160;<span class="preprocessor">#define H2D_D2H_REG_BASE            0x40023000UL</span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga1bb216aff41689379557215277aad34f"> 3161</a></span>&#160;<span class="preprocessor">#define SPORT0_REG_BASE             0x40020000UL</span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaddd5e5a7a13aa698f8bf7a0902ccf45e"> 3162</a></span>&#160;<span class="preprocessor">#define SPORT1_REG_BASE             0x40021000UL</span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gadf19c3d8fac0d056352823a17772a489"> 3163</a></span>&#160;<span class="preprocessor">#define SPORT2_REG_BASE             0x40022000UL</span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga70584f0a292904548442450759fb5de9"> 3164</a></span>&#160;<span class="preprocessor">#define SPDIF_REG_BASE              0x40021800UL</span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga10236634a49f66e607cf4c3b9e72e6e7"> 3165</a></span>&#160;<span class="preprocessor">#define SDIO0_REG_BASE              0x4005C000UL</span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga0d0b233d2cfb32ef29fbe110b2ac47d4"> 3166</a></span>&#160;<span class="preprocessor">#define USB_OTG_CFG_BASE            0x400C0000UL</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;</div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga9ae6b5c6dbd634278e0f6213e09ad3ba"> 3168</a></span>&#160;<span class="preprocessor">#define SPI0_MASTER_MODE_REG        *((volatile uint32_t *)0x40000308UL)</span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga001061f38c2b6cecfc3ba98fb367ceb7"> 3169</a></span>&#160;<span class="preprocessor">#define SPI0_MASTER_MODE_BIT        BIT(8)</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;</div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga66edc99eb4791819ed93b58fc3f844b9"> 3172</a></span>&#160;<span class="preprocessor">#define SYSTEM_CLK_CTRL             *((volatile uint32_t *)0x4000020CUL)</span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga4130eb8f77d107a608c41e133166e775"> 3173</a></span>&#160;<span class="preprocessor">#define CLK_SOURCE_REG_0            *((volatile uint32_t *)0x40000348UL)</span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga42ec0caef2b94ce5dcd1d77c9dfbd66f"> 3174</a></span>&#160;<span class="preprocessor">#define CLK_SOURCE_REG_1            *((volatile uint32_t *)0x4000035CUL)</span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga6fa7a974da7fc53b1b2790e3d76967ce"> 3175</a></span>&#160;<span class="preprocessor">#define CLK_SOURCE_REG_2            *((volatile uint32_t *)0x40000360UL)</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;</div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaa1184e9f53aac9f4c73b0070787bd57d"> 3177</a></span>&#160;<span class="preprocessor">#define PERI_CLOCKGATE_REG_BASE     0x40000348UL</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;</div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga1bf42fedab9df5397b440b69a34bc000"> 3179</a></span>&#160;<span class="preprocessor">#define REG_PEON_SYS_CLK_SEL        0x0200</span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga0715c87cbf14f9c506a5ded5c228f181"> 3180</a></span>&#160;<span class="preprocessor">#define REG_PEON_SYS_CLK_SEL_2      0x0208</span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga919b07787420c254c94edfa121d06aac"> 3181</a></span>&#160;<span class="preprocessor">#define REG_PEON_SYS_CLK_SEL_3      0x020C</span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga4961736accd7b4ab1ce4c611b50cc659"> 3182</a></span>&#160;<span class="preprocessor">#define REG_SOC_FUNC_EN             0x0210</span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga603fbe3b07e9995a828be67ee66b702c"> 3183</a></span>&#160;<span class="preprocessor">#define REG_SOC_HCI_COM_FUNC_EN     0x0214</span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gac909853d2347ea93f15e1fd1afca5030"> 3184</a></span>&#160;<span class="preprocessor">#define REG_SOC_PERI_FUNC0_EN       0x0218</span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga3f05f966d4cecb8c37591d766bcc21e0"> 3185</a></span>&#160;<span class="preprocessor">#define REG_SOC_PERI_FUNC1_EN       0x021C</span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga6e4fdf19b6e868aa8302d10fef3cc8a6"> 3186</a></span>&#160;<span class="preprocessor">#define REG_PESOC_CLK_CTRL          0x0230</span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga7f199fe711604fd289ebab7103a93b70"> 3187</a></span>&#160;<span class="preprocessor">#define REG_PESOC_PERI_CLK_CTRL0    0x0234</span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga868330ec1b0d54bc9134e8cb0cbb798e"> 3188</a></span>&#160;<span class="preprocessor">#define REG_PESOC_PERI_CLK_CTRL1    0x0238</span></div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga77f1435c7c81032d0d92b5a80a3cab58"> 3189</a></span>&#160;<span class="preprocessor">#define REG_PESOC_DSP_SHARE_RAM     0x0250</span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga649f5e93e47d671cd0e90c97b5bd9c44"> 3190</a></span>&#160;<span class="preprocessor">#define REG_TEST_MODE               0x02a8</span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaa1fc202aec0922f4db034237c9040fc9"> 3191</a></span>&#160;<span class="preprocessor">#define REG_ANAPAR_PLL1_0           0x0320</span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga42130b8e8dc681f667c3ac99f79d3891"> 3192</a></span>&#160;<span class="preprocessor">#define REG_ANAPAR_PLL3_2           0x0324</span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga10a24034cda4f0b11d4110149847646d"> 3193</a></span>&#160;<span class="preprocessor">#define REG_ANAPAR_PLL5_4           0x0328</span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga0dbd61be49245dbdbebee0309c5b0e65"> 3194</a></span>&#160;<span class="preprocessor">#define REG_XTAL_PLL_READY          0x0338</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;</div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga2cafe3d8d45aa4994839819327157bf6"> 3196</a></span>&#160;<span class="preprocessor">#define GPIO_OUTPUT_OFFSET          0x00</span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga71e51a8c9b0848cb02b0a02d9cf2a537"> 3197</a></span>&#160;<span class="preprocessor">#define GPIO_DIRECTION_OFFSET       0x04</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;</div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga4e001dfc59377a636c1bfc0f58b178c2"> 3200</a></span>&#160;<span class="preprocessor">#define REG_PAD_WKEN_ADDRESS        0x20</span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga1d5218d1bbd4064dfaa5a0db51889889"> 3201</a></span>&#160;<span class="preprocessor">#define REG_PAD_WK_CTRL_ADDRESS     0x12d</span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gab13e051c7e5bb91551ae4dd5caf0669e"> 3202</a></span>&#160;<span class="preprocessor">#define REG_PAD_WKPOL_ADDRESS       0x25</span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga91b0ba09995d00bdde55b9ad72440f38"> 3203</a></span>&#160;<span class="preprocessor">#define REG_PAD_O_ADDRESS           0x2A</span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaae690870296f69586ef282e8a478c39e"> 3204</a></span>&#160;<span class="preprocessor">#define REG_AON_PAD_E_ADDRESS       0x2F</span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gae88327ecd73bd86cd5685266ff927fae"> 3205</a></span>&#160;<span class="preprocessor">#define REG_AON_PAD_S_ADDRESS       0x34</span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaebbf41d2feeca5703bab5f74d359b3a3"> 3206</a></span>&#160;<span class="preprocessor">#define REG_AON_PAD_PU_ADDRESS      0x39</span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gae54317387e6c67f65501a9d2ec3b430a"> 3207</a></span>&#160;<span class="preprocessor">#define REG_AON_PAD_PD_ADDRESS      0x3E</span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga268bae285e9315e02ad87004d75799cf"> 3208</a></span>&#160;<span class="preprocessor">#define REG_AON_PAD_PWRON_ADDRESS   0x4C</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="comment">/* ================             Peripheral declaration             ================ */</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga2dd6230d64a04f3eff8f552ef6c3962d"> 3214</a></span>&#160;<span class="preprocessor">#define SYSBLKCTRL                      ((SYS_BLKCTRL_TypeDef      *) SYSBLKCTRL_REG_BASE)</span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaaa1cfc1e875690d487f70c130dceeeb8"> 3215</a></span>&#160;<span class="preprocessor">#define SoC_VENDOR                      ((SoC_VENDOR_REG_TypeDef   *) VENDOR_REG_BASE)</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;</div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaf94a677ab3f2d8c64500d1d38f07a42f"> 3218</a></span>&#160;<span class="preprocessor">#define PINMUX0                         ((PINMUX_TypeDef           *) PINMUX_REG0_BASE)</span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga091dbb6f8916d34462828acac5639e47"> 3219</a></span>&#160;<span class="preprocessor">#define PINMUX1                         ((PINMUX_TypeDef           *) PINMUX_REG1_BASE)</span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga8f0cf212fd29d194473304b4cf18667f"> 3220</a></span>&#160;<span class="preprocessor">#define DEBOUNCE_CLK_SET                ((DEBOUNCE_CLK_SET_TypeDef *) DEBOUNCE_CLK_SET_REG_BASE)</span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gab01393036e9d47bbfd0c51d58fa32cfb"> 3221</a></span>&#160;<span class="preprocessor">#define KEYSCAN                         ((KEYSCAN_TypeDef          *) KEYSCAN_REG_BASE)</span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga1037b18e2d226fe7d327d4a6f17a21c1"> 3222</a></span>&#160;<span class="preprocessor">#define GPIO                            ((GPIO_TypeDef             *) GPIO0_REG_BASE)</span></div><div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gac485358099728ddae050db37924dd6b7"> 3223</a></span>&#160;<span class="preprocessor">#define GPIOA                           ((GPIO_TypeDef             *) GPIO0_REG_BASE)</span></div><div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga68b66ac73be4c836db878a42e1fea3cd"> 3224</a></span>&#160;<span class="preprocessor">#define GPIOB                           ((GPIO_TypeDef             *) GPIO1_REG_BASE)</span></div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga9acb39c1a508c83bf15e974d62c4a06f"> 3225</a></span>&#160;<span class="preprocessor">#define QDEC                            ((QDEC_TypeDef             *) QDEC_REG_BASE)</span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga86abb2e8858d177c04e60c41e9242045"> 3226</a></span>&#160;<span class="preprocessor">#define I2C0                            ((I2C_TypeDef              *) I2C0_REG_BASE)</span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gab45d257574da6fe1f091cc45b7eda6cc"> 3227</a></span>&#160;<span class="preprocessor">#define I2C1                            ((I2C_TypeDef              *) I2C1_REG_BASE)</span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gafa60ac20c1921ef1002083bb3e1f5d16"> 3228</a></span>&#160;<span class="preprocessor">#define I2C2                            ((I2C_TypeDef              *) I2C2_REG_BASE)</span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaf26e39c91b262cc480085abcc450d3d5"> 3229</a></span>&#160;<span class="preprocessor">#define SPI0                            ((SPI_TypeDef              *) SPI0_REG_BASE)</span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gad483be344a28ac800be8f03654a9612f"> 3230</a></span>&#160;<span class="preprocessor">#define SPI1                            ((SPI_TypeDef              *) SPI1_REG_BASE)</span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaf2c3d8ce359dcfbb2261e07ed42af72b"> 3231</a></span>&#160;<span class="preprocessor">#define SPI2                            ((SPI_TypeDef              *) SPI2_REG_BASE)</span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gadf637472e02e28e3c8cd35e8803a1e41"> 3232</a></span>&#160;<span class="preprocessor">#define TIM0                            ((TIM_TypeDef              *) TIM0_REG_BASE)</span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga2e87451fea8dc9380056d3cfc5ed81fb"> 3233</a></span>&#160;<span class="preprocessor">#define TIM1                            ((TIM_TypeDef              *) TIM1_REG_BASE)</span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga3cfac9f2e43673f790f8668d48b4b92b"> 3234</a></span>&#160;<span class="preprocessor">#define TIM2                            ((TIM_TypeDef              *) TIM2_REG_BASE)</span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga61ee4c391385607d7af432b63905fcc9"> 3235</a></span>&#160;<span class="preprocessor">#define TIM3                            ((TIM_TypeDef              *) TIM3_REG_BASE)</span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec"> 3236</a></span>&#160;<span class="preprocessor">#define TIM4                            ((TIM_TypeDef              *) TIM4_REG_BASE)</span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga5125ff6a23a2ed66e2e19bd196128c14"> 3237</a></span>&#160;<span class="preprocessor">#define TIM5                            ((TIM_TypeDef              *) TIM5_REG_BASE)</span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gac7b4ed55f9201b498b38c962cca97314"> 3238</a></span>&#160;<span class="preprocessor">#define TIM6                            ((TIM_TypeDef              *) TIM6_REG_BASE)</span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga49267c49946fd61db6af8b49bcf16394"> 3239</a></span>&#160;<span class="preprocessor">#define TIM7                            ((TIM_TypeDef              *) TIM7_REG_BASE)</span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga6d5efdb2e23509205005e1b95189d7c5"> 3240</a></span>&#160;<span class="preprocessor">#define PWM0_PN                         ((PWM_TypeDef              *) PWM0_REG_BASE)</span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga2783e8a9e798845fdf9d9563845f0682"> 3241</a></span>&#160;<span class="preprocessor">#define PWM1_PN                         ((PWM_TypeDef              *) PWM1_REG_BASE)</span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga8c197a7808240f8f825237f4bf97a987"> 3242</a></span>&#160;<span class="preprocessor">#define PWM2                            ((PWM_TypeDef              *) PWM2_REG_BASE)</span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaeac4f78c2ea8acea2ef0ec02c191f3d2"> 3243</a></span>&#160;<span class="preprocessor">#define PWM3                            ((PWM_TypeDef              *) PWM3_REG_BASE)</span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga75565cf7793d4e4505beb165bbe9ba60"> 3244</a></span>&#160;<span class="preprocessor">#define TIM_CHANNELS                    ((TIM_ChannelsTypeDef      *) TIM_CHANNELS_REG_BASE)</span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga1be3cf23fbb59fc8ca19b49bc347ee41"> 3245</a></span>&#160;<span class="preprocessor">#define GDMA_BASE                       ((GDMA_TypeDef             *) GDMA_REG_BASE)</span></div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga85a9d9a6f6f8c3f5918c1623084d8965"> 3246</a></span>&#160;<span class="preprocessor">#define GDMA_Channel0                   ((GDMA_ChannelTypeDef      *) GDMA_Channel0_BASE)</span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaebff124ae0fc6a92b10430e67c36d3ba"> 3247</a></span>&#160;<span class="preprocessor">#define GDMA_Channel1                   ((GDMA_ChannelTypeDef      *) GDMA_Channel1_BASE)</span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga999f9cffee7e7d817f365259d7c4a2da"> 3248</a></span>&#160;<span class="preprocessor">#define GDMA_Channel2                   ((GDMA_ChannelTypeDef      *) GDMA_Channel2_BASE)</span></div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga081d09ffc4b0a1be18ab2c94708fd6a3"> 3249</a></span>&#160;<span class="preprocessor">#define GDMA_Channel3                   ((GDMA_ChannelTypeDef      *) GDMA_Channel3_BASE)</span></div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga2d97c97a99aacec88ecb8a74124b2734"> 3250</a></span>&#160;<span class="preprocessor">#define GDMA_Channel4                   ((GDMA_ChannelTypeDef      *) GDMA_Channel4_BASE)</span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga819ee9b7abb031584a9d376843779602"> 3251</a></span>&#160;<span class="preprocessor">#define GDMA_Channel5                   ((GDMA_ChannelTypeDef      *) GDMA_Channel5_BASE)</span></div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga9fcf77227f90a3b425f96eb199bda7c4"> 3252</a></span>&#160;<span class="preprocessor">#define GDMA_Channel6                   ((GDMA_ChannelTypeDef      *) GDMA_Channel6_BASE)</span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaae7c6475188e68fcf04589c778b32bd2"> 3253</a></span>&#160;<span class="preprocessor">#define GDMA_Channel7                   ((GDMA_ChannelTypeDef      *) GDMA_Channel7_BASE)</span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga600b8d768eda635b3f54e49c2a3fbba0"> 3254</a></span>&#160;<span class="preprocessor">#define GDMA_Channel8                   ((GDMA_ChannelTypeDef      *) GDMA_Channel8_BASE)</span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga54d148b91f3d356713f7e367a2243bea"> 3255</a></span>&#160;<span class="preprocessor">#define ADC                             ((ADC_TypeDef              *) ADC_REG_BASE)</span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga0508661f121639ffdee7de2353a0def2"> 3256</a></span>&#160;<span class="preprocessor">#define UART0                           ((UART_TypeDef             *) UART0_REG_BASE)</span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga8d69bf04d07af4fbbab5a8bd291f65ff"> 3257</a></span>&#160;<span class="preprocessor">#define UART1                           ((UART_TypeDef             *) UART1_REG_BASE)</span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde"> 3258</a></span>&#160;<span class="preprocessor">#define UART2                           ((UART_TypeDef             *) UART2_REG_BASE)</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;</div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga482a8e1dda8423963fda2a505f7e26e3"> 3260</a></span>&#160;<span class="preprocessor">#define SPI3WIRE                        ((SPI3WIRE_TypeDef         *) SPI2WIRE_REG_BASE)</span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75"> 3261</a></span>&#160;<span class="preprocessor">#define IR                              ((IR_TypeDef               *) IR_REG_BASE)</span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga5359a088f5d8b20ce74d920e46059304"> 3262</a></span>&#160;<span class="preprocessor">#define RTC                             ((RTC_TypeDef              *) RTC_REG_BASE)</span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga40c2c7d8171860fb1c7f076d2846db0c"> 3263</a></span>&#160;<span class="preprocessor">#define RTC_LP                          ((RTC_LP_TypeDef           *) RTC_LP_REG_BASE)</span></div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gae61d44301b79b3e47ca6be8fdf9caa5e"> 3264</a></span>&#160;<span class="preprocessor">#define RTC_LED                         ((RTC_LED_TypeDef          *) RTC_LED_REG_BASE)</span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga3dee031a5e8ffec497faf7e5e5d42565"> 3265</a></span>&#160;<span class="preprocessor">#define LPC                             ((LPC_TypeDef              *) LPC_REG_BASE)</span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gac72eea7323638c9e6ef18e7cdd1b5299"> 3266</a></span>&#160;<span class="preprocessor">#define HWAES                           ((HW_AES_TypeDef           *) HW_AES_REG_BASE)</span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gac2ab86ab2953f96760fd2df7b0793298"> 3267</a></span>&#160;<span class="preprocessor">#define WDG                             ((WDG_TypeDef              *) WDG_REG_BASE)</span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga1462172f729a022378211a70ab67b13e"> 3268</a></span>&#160;<span class="preprocessor">#define AON_WDG                         ((AON_WDG_TypeDef          *) AON_WDG_REG_BASE)</span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gab770c769d9c35a0c14708d2573cc428c"> 3269</a></span>&#160;<span class="preprocessor">#define RAN_GEN                         ((RAN_GEN_TypeDef          *) RANDOM_GEN_REG_BASE)</span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gac84955af31a2909138338105ee699b6d"> 3270</a></span>&#160;<span class="preprocessor">#define ICG                             ((ICG_TypeDef              *) ICG_REG_BASE)</span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gafb485fe1b9cebe1ad3645a426a1fdafe"> 3271</a></span>&#160;<span class="preprocessor">#define SPIC0                           ((SPIC_TypeDef             *) SPIC0_REG_BASE)</span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gadca5f13590868ff88a7a3aab297fbe3c"> 3272</a></span>&#160;<span class="preprocessor">#define SPIC1                           ((SPIC_TypeDef             *) SPIC1_REG_BASE)</span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga144340da9b34a0bb4af39c943755d14b"> 3273</a></span>&#160;<span class="preprocessor">#define SPIC2                           ((SPIC_TypeDef             *) SPIC2_REG_BASE)</span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga47e2bd54cb4e2eeca7c3b68e6cdd881f"> 3274</a></span>&#160;<span class="preprocessor">#define SPIC3                           ((SPIC_TypeDef             *) SPIC3_REG_BASE)</span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga5921a74765f6d040e4133ac0422ee7f4"> 3275</a></span>&#160;<span class="preprocessor">#define PSRAMC                          ((PSRAMC_TypeDef           *) PSRAM_REG_BASE)</span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga8149aa2760fffac16bc75216d5fd9331"> 3276</a></span>&#160;<span class="preprocessor">#define SDIO                            ((SDIO_TypeDef             *) SDIO0_REG_BASE)</span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga72b2e313cc4610c613447f9e4a82db59"> 3277</a></span>&#160;<span class="preprocessor">#define CLK_GATE                        ((Peri_ClockGate_TypeDef   *) PERI_CLOCKGATE_REG_BASE)</span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gab156bb3a6cf49a26cd1b5bbc5386459c"> 3278</a></span>&#160;<span class="preprocessor">#define RXI300                          ((RXI300_Typedef           *) RXI300_MCU_REG_BASE)</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;</div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga70c01b4f2b0b1c874309f80d3456fe7a"> 3280</a></span>&#160;<span class="preprocessor">#define IF8080                          ((IF8080_TypeDef*) IF8080_REG_BASE)</span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga7f01c70859ec4b8fb74754d1c2903dc2"> 3281</a></span>&#160;<span class="preprocessor">#define IF8080_LLPGROUP1                ((IF8080_GDMALLITypeDef*) IF8080_LLI_REG1_BASE)</span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga34a2a530884348adcf863e5909233121"> 3282</a></span>&#160;<span class="preprocessor">#define IF8080_LLPGROUP2                ((IF8080_GDMALLITypeDef*) IF8080_LLI_REG2_BASE)</span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga7c857d029edf54d8093630353f2a2f4e"> 3283</a></span>&#160;<span class="preprocessor">#define IF8080_LLPGROUP1_GDMA           ((IF8080_GDMALLITypeDef*) IF8080_LLI_REG1_GDMA_BASE)</span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga071753ebec0fc70446ac49efd6e6ef31"> 3284</a></span>&#160;<span class="preprocessor">#define IF8080_LLPGROUP2_GDMA           ((IF8080_GDMALLITypeDef*) IF8080_LLI_REG2_GDMA_BASE)</span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga32351f67c16c829c768859df6f6f4aa2"> 3285</a></span>&#160;<span class="preprocessor">#define IF8080_LLPGROUP1_OFT            ((IF8080_GDMALLIOFTTypeDef*) IF8080_LLI_REG1_OFT_BASE)</span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga3bff2622004f9942085cdffc50a2cc07"> 3286</a></span>&#160;<span class="preprocessor">#define IF8080_LLPGROUP2_OFT            ((IF8080_GDMALLIOFTTypeDef*) IF8080_LLI_REG2_OFT_BASE)</span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gad1d8a4c076378caefdef4d5e1c27f02b"> 3287</a></span>&#160;<span class="preprocessor">#define IF8080_GDMA                     ((IF8080_GDMATypeDef*)IF8080_LLI_CR_REG_BASE)</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment">//Add by Vendor</span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga8782a401fbf55261460863fc2f8df1ce"> 3290</a></span>&#160;<span class="preprocessor">#define LITTLE_ENDIAN                        0</span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga23eb5e058a210efdde3d64e69679fafa"> 3291</a></span>&#160;<span class="preprocessor">#define BIG_ENDIAN                           1</span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga4127b567feda8f9ecf77950057bf7e79"> 3292</a></span>&#160;<span class="preprocessor">#define SYSTEM_ENDIAN                        LITTLE_ENDIAN</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;</div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gadc9df58399091716769c6ee1caf5e401"> 3294</a></span>&#160;<span class="preprocessor">#define SWAP32(x) ((uint32_t)(                         \</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">                                                       (((uint32_t)(x) &amp; (uint32_t)0x000000ff) &lt;&lt; 24) |            \</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">                                                       (((uint32_t)(x) &amp; (uint32_t)0x0000ff00) &lt;&lt;  8) |            \</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">                                                       (((uint32_t)(x) &amp; (uint32_t)0x00ff0000) &gt;&gt;  8) |            \</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">                                                       (((uint32_t)(x) &amp; (uint32_t)0xff000000) &gt;&gt; 24)))</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;</div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gafa848130a87ee6df3d3800cba3d3f80e"> 3300</a></span>&#160;<span class="preprocessor">#define WAP16(x) ((uint16_t)(                         \</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">                                                      (((uint16_t)(x) &amp; (uint16_t)0x00ff) &lt;&lt;  8) |            \</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">                                                      (((uint16_t)(x) &amp; (uint16_t)0xff00) &gt;&gt;  8)))</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#if SYSTEM_ENDIAN == LITTLE_ENDIAN</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#ifndef rtk_le16_to_cpu</span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga600444190c014a6102b0af60ee033927"> 3306</a></span>&#160;<span class="preprocessor">#define rtk_cpu_to_le32(x)      ((uint32_t)(x))</span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga3cb15e03f539b8eb75a9afae6fcebf41"> 3307</a></span>&#160;<span class="preprocessor">#define rtk_le32_to_cpu(x)      ((uint32_t)(x))</span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga4d1508278d4285ca19355d1cba018333"> 3308</a></span>&#160;<span class="preprocessor">#define rtk_cpu_to_le16(x)      ((uint16_t)(x))</span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga5fce0bb70d6e3b86642d20dc0f748cde"> 3309</a></span>&#160;<span class="preprocessor">#define rtk_le16_to_cpu(x)      ((uint16_t)(x))</span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga55b794beba0d3578d062e3b3dddd3331"> 3310</a></span>&#160;<span class="preprocessor">#define rtk_cpu_to_be32(x)      SWAP32((x))</span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga1e49dfaffef8cece87c5aba1df561fb8"> 3311</a></span>&#160;<span class="preprocessor">#define rtk_be32_to_cpu(x)      SWAP32((x))</span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga8e42e210822e8dca879555ed66ca02ca"> 3312</a></span>&#160;<span class="preprocessor">#define rtk_cpu_to_be16(x)      WAP16((x))</span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga73733fa31fe858fb9e66b2a8f12ba246"> 3313</a></span>&#160;<span class="preprocessor">#define rtk_be16_to_cpu(x)      WAP16((x))</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#elif SYSTEM_ENDIAN == BIG_ENDIAN</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">#ifndef rtk_le16_to_cpu</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#define rtk_cpu_to_le32(x)      SWAP32((x))</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">#define rtk_le32_to_cpu(x)      SWAP32((x))</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">#define rtk_cpu_to_le16(x)      WAP16((x))</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#define rtk_le16_to_cpu(x)      WAP16((x))</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#define rtk_cpu_to_be32(x)      ((uint32_t)(x))</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define rtk_be32_to_cpu(x)      ((uint32_t)(x))</span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">#define rtk_cpu_to_be16(x)      ((uint16_t)(x))</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define rtk_be16_to_cpu(x)      ((uint16_t)(x))</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;</div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga82ceeff62f86d0ddf2259a04e079316d"> 3329</a></span>&#160;<span class="preprocessor">#define HAL_READ32(base, addr)            \</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">    rtk_le32_to_cpu(*((volatile uint32_t *)(base + addr)))</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;</div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gab45a6e6f872ef586632f0a62e7075901"> 3332</a></span>&#160;<span class="preprocessor">#define HAL_WRITE32(base, addr, value32)  \</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">    ((*((volatile uint32_t *)(base + addr))) = rtk_cpu_to_le32(value32))</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;</div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gac419c0bb45281ba766af6fac5eed2de0"> 3335</a></span>&#160;<span class="preprocessor">#define HAL_UPDATE32(addr, mask, value32)  \</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">    HAL_WRITE32(0, addr, (HAL_READ32(0, addr) &amp; ~(mask)) | ((value32) &amp; (mask)))</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;</div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gac02ff0393d59d8fbade81467de826ee5"> 3338</a></span>&#160;<span class="preprocessor">#define HAL_READ16(base, addr)            \</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">    rtk_le16_to_cpu(*((volatile uint16_t *)(base + addr)))</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;</div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gadd6f03a3c0fd584789d95eae1e23993d"> 3341</a></span>&#160;<span class="preprocessor">#define HAL_WRITE16(base, addr, value)  \</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">    ((*((volatile uint16_t *)(base + addr))) = rtk_cpu_to_le16(value))</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;</div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga5a641cad69c195da77bb7b7c3dfe9f4a"> 3344</a></span>&#160;<span class="preprocessor">#define HAL_UPDATE16(addr, mask, value16)  \</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">    HAL_WRITE16(0, addr, (HAL_READ16(0, addr) &amp; ~(mask)) | ((value16) &amp; (mask)))</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;</div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga9d84806a142477aa53e03b6a9f2b612f"> 3347</a></span>&#160;<span class="preprocessor">#define HAL_READ8(base, addr)            \</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">    (*((volatile uint8_t *)(base + addr)))</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;</div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga623c29b4c7d6316a19311c26662f6956"> 3350</a></span>&#160;<span class="preprocessor">#define HAL_WRITE8(base, addr, value)  \</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">    ((*((volatile uint8_t *)(base + addr))) = value)</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;</div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaefc650b9566288a9ee3a267daff1db9b"> 3353</a></span>&#160;<span class="preprocessor">#define HAL_UPDATE8(addr, mask, value8)  \</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">    HAL_WRITE8(0, addr, (HAL_READ8(0, addr) &amp; ~(mask)) | ((value8) &amp; (mask)))</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;</div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gad4d43f8748b542bce39e18790f845ecc"> 3356</a></span>&#160;<span class="preprocessor">#define BIT0        0x00000001</span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga601923eba46784638244c1ebf2622a2a"> 3357</a></span>&#160;<span class="preprocessor">#define BIT1        0x00000002</span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga9c9560bccccb00174801c728f1ed1399"> 3358</a></span>&#160;<span class="preprocessor">#define BIT2        0x00000004</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga8e44574a8a8becc885b05f3bc367ef6a"> 3359</a></span>&#160;<span class="preprocessor">#define BIT3        0x00000008</span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaa731e0b6cf75f4e637ee88959315f5e4"> 3360</a></span>&#160;<span class="preprocessor">#define BIT4        0x00000010</span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gae692bc3df48028ceb1ddc2534a993bb8"> 3361</a></span>&#160;<span class="preprocessor">#define BIT5        0x00000020</span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gacc2d074401e2b6322ee8f03476c24677"> 3362</a></span>&#160;<span class="preprocessor">#define BIT6        0x00000040</span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaa6b8f3261ae9e2e1043380c192f7b5f0"> 3363</a></span>&#160;<span class="preprocessor">#define BIT7        0x00000080</span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga0e80e65237843fa1ff15c68cd78066f8"> 3364</a></span>&#160;<span class="preprocessor">#define BIT8        0x00000100</span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga3aa20ab5eb33383fa31b0e94f4401cdf"> 3365</a></span>&#160;<span class="preprocessor">#define BIT9        0x00000200</span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga8c0f01fdf020d0f7467449b181fe95cb"> 3366</a></span>&#160;<span class="preprocessor">#define BIT10       0x00000400</span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga2cda1debde057b596766eba6a76daca0"> 3367</a></span>&#160;<span class="preprocessor">#define BIT11       0x00000800</span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gaaa0a6acba8436baabcaa1e91fad6c0bd"> 3368</a></span>&#160;<span class="preprocessor">#define BIT12       0x00001000</span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga965dc1748ab1cf91426bd04a2fe16ecf"> 3369</a></span>&#160;<span class="preprocessor">#define BIT13       0x00002000</span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga41e750b67eb36c8da10328c565b90dd5"> 3370</a></span>&#160;<span class="preprocessor">#define BIT14       0x00004000</span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gae40f5db1c57c98c6db42f15e0a56f03a"> 3371</a></span>&#160;<span class="preprocessor">#define BIT15       0x00008000</span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga7c55b9d74a6a1b129397792053cf08d5"> 3372</a></span>&#160;<span class="preprocessor">#define BIT16       0x00010000</span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga27fe52b845a36280f50414ab4a00f74f"> 3373</a></span>&#160;<span class="preprocessor">#define BIT17       0x00020000</span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga56a026d146963b7d977255d9b1f682ae"> 3374</a></span>&#160;<span class="preprocessor">#define BIT18       0x00040000</span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga9ce58ae33c478370e59c915b04b05381"> 3375</a></span>&#160;<span class="preprocessor">#define BIT19       0x00080000</span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga83aaba3456aa46dfefe199fe6264d8dc"> 3376</a></span>&#160;<span class="preprocessor">#define BIT20       0x00100000</span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga1a5b4d4ca137f11bcb2e9c381f2ea6c5"> 3377</a></span>&#160;<span class="preprocessor">#define BIT21       0x00200000</span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gafdaa01ee37bdcd01ea44dbab6a30fd0d"> 3378</a></span>&#160;<span class="preprocessor">#define BIT22       0x00400000</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gada7be80971d1875e5c4774edd3ecd97d"> 3379</a></span>&#160;<span class="preprocessor">#define BIT23       0x00800000</span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga96cfb019bda32752ff4c8b8244aa6ea0"> 3380</a></span>&#160;<span class="preprocessor">#define BIT24       0x01000000</span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga3017291241a7269c1582154a3d3b1f09"> 3381</a></span>&#160;<span class="preprocessor">#define BIT25       0x02000000</span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga4f97a8963cc15a1a50521d855b8a1331"> 3382</a></span>&#160;<span class="preprocessor">#define BIT26       0x04000000</span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gafdd1584eaddf508717554b35a600b0fd"> 3383</a></span>&#160;<span class="preprocessor">#define BIT27       0x08000000</span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga4361544977e96fb8eb8387ff0feaf6b6"> 3384</a></span>&#160;<span class="preprocessor">#define BIT28       0x10000000</span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gadb368e517e545da53d8aace5923649e1"> 3385</a></span>&#160;<span class="preprocessor">#define BIT29       0x20000000</span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga70105c4a8c864754c8ba9e9b0e5da52a"> 3386</a></span>&#160;<span class="preprocessor">#define BIT30       0x40000000</span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gadfb09898dca36071e32cb1fbeec479e5"> 3387</a></span>&#160;<span class="preprocessor">#define BIT31       0x80000000</span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;</div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#ga0516b617ff71641806a58031238ea5f4"> 3389</a></span>&#160;<span class="preprocessor">#define BIT(_n)     (uint32_t)(1U &lt;&lt; (_n))</span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___macros.html#gacfdade52af3ced2d87472cec47d14a76"> 3390</a></span>&#160;<span class="preprocessor">#define BIT64(_n)   (1ULL &lt;&lt; (_n))</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="comment">/* Uncomment the line below to expanse the &quot;assert_param&quot; macro in the</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="comment">   Standard Peripheral Library drivers code */</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment">//#define USE_FULL_ASSERT</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160; <span class="comment">/* End of group 87x3e_RTL876X_Exported_Macros */</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment">  *                                Functions</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor">#ifdef  USE_FULL_ASSERT</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor">#define assert_param(expr) ((expr) ? (void)0 : io_assert_failed((uint8_t *)__FILE__, __LINE__))</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="keywordtype">void</span> io_assert_failed(uint8_t *file, uint32_t line);</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___exported___functions.html#ga631dea7b230e600555f979c62af1de21"> 3418</a></span>&#160;<span class="preprocessor">#define assert_param(expr) ((void)0)</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_ASSERT */</span><span class="preprocessor"></span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="keyword">extern</span> uint16_t <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#gacb6d80baee14582cc8d1ea89416a4367">btaon_fast_read</a>(uint16_t offset);</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="keyword">extern</span> uint8_t <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#ga9cfdea116b53add4a6a7925cecb80c0c">btaon_fast_read_8b</a>(uint16_t offset);</div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="keyword">extern</span> uint16_t <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#gab06f7dcaa342d4678444d0decb0f6ef0">btaon_fast_read_safe</a>(uint16_t offset);</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="keyword">extern</span> uint8_t <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#gae9783e04c0af8144958c1642f7bd410b">btaon_fast_read_safe_8b</a>(uint16_t offset);</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#ga63c9bc2afbbe1e6dce74376515060f3f">btaon_fast_write</a>(uint16_t offset, uint16_t data);</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#gaf276b308860b3a38b8325fea9bc7752c">btaon_fast_write_8b</a>(uint16_t offset, uint8_t data);</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#gaf55e802421403d41e8a60e901af79a13">btaon_fast_write_safe</a>(uint16_t offset, uint16_t data);</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#ga15aa0855b37b44989d4dabd8ac365636">btaon_fast_write_safe_8b</a>(uint16_t offset, uint8_t data);</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160; <span class="comment">/* End of 87x3e_RTL876X_Exported_Functions */</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;</div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160; <span class="comment">/* End of group 87x3e_RTL876X */</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;}</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* RTL876X_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;</div><div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_abd7c0d93e2b86a3588c8f314e157a9d0"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abd7c0d93e2b86a3588c8f314e157a9d0">SoC_VENDOR_REG_TypeDef::otg_intr</a></div><div class="ttdeci">__IO uint32_t otg_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2733</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a52724d1b72852975a7907078542e96b8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a52724d1b72852975a7907078542e96b8">SYS_BLKCTRL_TypeDef::REG_GPIO9_0_3</a></div><div class="ttdeci">__IO uint32_t REG_GPIO9_0_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2524</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9d90d58d5c63b140b9e4a6ea0d38cefd"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9d90d58d5c63b140b9e4a6ea0d38cefd">SYS_BLKCTRL_TypeDef::CORE7_TUNE_PWM_R1</a></div><div class="ttdeci">__IO uint32_t CORE7_TUNE_PWM_R1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1984</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a92c72b4a659125f75f5127bc0c8ecc8d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a92c72b4a659125f75f5127bc0c8ecc8d">SYS_BLKCTRL_TypeDef::flash2_clk_src_sel_0</a></div><div class="ttdeci">__IO uint32_t flash2_clk_src_sel_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2033</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae22387941e4d91a1581cbe777a36ca40"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae22387941e4d91a1581cbe777a36ca40">SYS_BLKCTRL_TypeDef::SOC_PERI_FUNC0_EN</a></div><div class="ttdeci">__IO uint32_t SOC_PERI_FUNC0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1262</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a30014de1bb774b00d7658372120541e4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30014de1bb774b00d7658372120541e4">SYS_BLKCTRL_TypeDef::PMUX_GPIO_H_2</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_H_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1792</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a5201cf969214df11d76fe44b4a733a18"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5201cf969214df11d76fe44b4a733a18">GPIO_A1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:94</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a681be5a30f349956ebef98e2fc68ed4a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a681be5a30f349956ebef98e2fc68ed4a">SYS_BLKCTRL_TypeDef::CORE5_X4_TUNE_VDIV_Bit7_Bit1</a></div><div class="ttdeci">__IO uint32_t CORE5_X4_TUNE_VDIV_Bit7_Bit1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1638</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a7b5e4c65b24c17cc8228eac680dd16fe"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b5e4c65b24c17cc8228eac680dd16fe">SPIC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:169</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8fbd63570b3b6bfd89604f2611eb0e14"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8fbd63570b3b6bfd89604f2611eb0e14">SYS_BLKCTRL_TypeDef::REG_0x390</a></div><div class="ttdeci">__IO uint32_t REG_0x390</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2347</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a9d4b2e41e1ad7c95f58b58c2a3ca51a5"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9d4b2e41e1ad7c95f58b58c2a3ca51a5">SoC_VENDOR_REG_TypeDef::Wdt_divfactor</a></div><div class="ttdeci">__IO uint32_t Wdt_divfactor</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2662</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6a061f15ec6b3f09a40da503a1ff77d7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a061f15ec6b3f09a40da503a1ff77d7">SYS_BLKCTRL_TypeDef::psram_div_en</a></div><div class="ttdeci">__IO uint32_t psram_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2054</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8e8458fdc5f7b8d4099bf254002babe1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e8458fdc5f7b8d4099bf254002babe1">SYS_BLKCTRL_TypeDef::CORE5_POW_VDIV</a></div><div class="ttdeci">__IO uint32_t CORE5_POW_VDIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1644</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ad0309d73d5637537132284c4ebb69ab0"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad0309d73d5637537132284c4ebb69ab0">GDMA0_Channel1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:105</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af3be966eab6256b8787ac722405106e8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3be966eab6256b8787ac722405106e8">SYS_BLKCTRL_TypeDef::CORE5_TUNE_HVD17_IB</a></div><div class="ttdeci">__IO uint32_t CORE5_TUNE_HVD17_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2073</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4e37b8d5eec815b573f0bc85782e49b9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4e37b8d5eec815b573f0bc85782e49b9">SYS_BLKCTRL_TypeDef::CORE4_BYPASS_PWM_TUNE_POS_VREFPFM</a></div><div class="ttdeci">__IO uint32_t CORE4_BYPASS_PWM_TUNE_POS_VREFPFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1597</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a60552316d9703f8812156287310cdfd4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a60552316d9703f8812156287310cdfd4">SYS_BLKCTRL_TypeDef::CORE5_SEL_OCP_TABLE</a></div><div class="ttdeci">__IO uint32_t CORE5_SEL_OCP_TABLE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1649</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a86a142573ee28f17ac314bbe2b423902"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a86a142573ee28f17ac314bbe2b423902">SYS_BLKCTRL_TypeDef::psram_mux_1_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t psram_mux_1_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2058</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a098f517a3d006fa40962b8d1af2308a4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a098f517a3d006fa40962b8d1af2308a4">SYS_BLKCTRL_TypeDef::CORE6_EN_HVD17_LOWIQ</a></div><div class="ttdeci">__IO uint32_t CORE6_EN_HVD17_LOWIQ</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2078</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af57142bab02f9bfa68ca9ba608e46876"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af57142bab02f9bfa68ca9ba608e46876">SYS_BLKCTRL_TypeDef::CORE5_XTAL_OV_MODE</a></div><div class="ttdeci">__IO uint32_t CORE5_XTAL_OV_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1647</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3f106949d50ee3482cbc592c1ee4151b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3f106949d50ee3482cbc592c1ee4151b">SYS_BLKCTRL_TypeDef::CORE4_BYPASS_PWM_TUNE_VCL</a></div><div class="ttdeci">__IO uint32_t CORE4_BYPASS_PWM_TUNE_VCL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1583</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acd1ff9fbb7425fb1ffe84cbd240bc8c4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acd1ff9fbb7425fb1ffe84cbd240bc8c4">SYS_BLKCTRL_TypeDef::r_irrc_clk_sel</a></div><div class="ttdeci">__IO uint32_t r_irrc_clk_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2287</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac72eca43a6f9040ff20d4dbe7a52d5a7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac72eca43a6f9040ff20d4dbe7a52d5a7">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_DATA_MEM_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_DATA_MEM_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1459</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a507c87e58686645773aa7a047f3587ae"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a507c87e58686645773aa7a047f3587ae">SYS_BLKCTRL_TypeDef::CORE0_FPWM</a></div><div class="ttdeci">__IO uint32_t CORE0_FPWM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1556</div></div>
<div class="ttc" id="struct_p_i_n_m_u_x___type_def_html"><div class="ttname"><a href="struct_p_i_n_m_u_x___type_def.html">PINMUX_TypeDef</a></div><div class="ttdoc">Pinmux. (Pinmux) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:2571</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a687ac56271d6b5ccc88dd242a03c109e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a687ac56271d6b5ccc88dd242a03c109e">SYS_BLKCTRL_TypeDef::CORE6_XTAL_OV_MODE</a></div><div class="ttdeci">__IO uint32_t CORE6_XTAL_OV_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1970</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_a2f9e32bc1b8116184fd142a8b9b825c9"><div class="ttname"><a href="struct_i_f8080___type_def.html#a2f9e32bc1b8116184fd142a8b9b825c9">IF8080_TypeDef::CMD3</a></div><div class="ttdeci">__IO uint32_t CMD3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:856</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae30747174885cb893f21f810ed01e659"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae30747174885cb893f21f810ed01e659">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P2_5</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P2_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1769</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0d98a1146d839f1aa4f499d1472a588a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d98a1146d839f1aa4f499d1472a588a">SYS_BLKCTRL_TypeDef::REG_GPIO5_4_7</a></div><div class="ttdeci">__IO uint32_t REG_GPIO5_4_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2440</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a81461716ef8cbf1ef6e3117beadcb5a4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a81461716ef8cbf1ef6e3117beadcb5a4">SYS_BLKCTRL_TypeDef::FLASH3_CLK_SRC_EN</a></div><div class="ttdeci">__IO uint32_t FLASH3_CLK_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2037</div></div>
<div class="ttc" id="struct_i_f8080___g_d_m_a_type_def_html_ac4d10dd1744ef7ee8edfaf06d2b6b0f0"><div class="ttname"><a href="struct_i_f8080___g_d_m_a_type_def.html#ac4d10dd1744ef7ee8edfaf06d2b6b0f0">IF8080_GDMATypeDef::LLI</a></div><div class="ttdeci">__IO uint32_t LLI</div><div class="ttdef"><b>Definition:</b> rtl876x.h:871</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5bd9ccc0f78aff9e4b9272d53d9a5888"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5bd9ccc0f78aff9e4b9272d53d9a5888">SYS_BLKCTRL_TypeDef::r_cpu_slow_opt_sdio0</a></div><div class="ttdeci">__IO uint32_t r_cpu_slow_opt_sdio0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1157</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aa733f0833a9efd7263af92bf34238f5f"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa733f0833a9efd7263af92bf34238f5f">GPIO_A_16_23_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:134</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8e4e8823592777585bf6408225855f28"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e4e8823592777585bf6408225855f28">SYS_BLKCTRL_TypeDef::bset_dss_count_out</a></div><div class="ttdeci">__IO uint32_t bset_dss_count_out</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1694</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3bf80994167464750ff5fba97f7beb12"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3bf80994167464750ff5fba97f7beb12">SYS_BLKCTRL_TypeDef::PMUX_GPIO_H_9</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_H_9</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1807</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aa385cfa322ec8a91ae05107c6ac8bcd8"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa385cfa322ec8a91ae05107c6ac8bcd8">Peri_11_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:161</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">SPI master 0. (SPI) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:574</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5888ae1fe1747bb76228891d40234690"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5888ae1fe1747bb76228891d40234690">SYS_BLKCTRL_TypeDef::RSVD_0x27C</a></div><div class="ttdeci">__IO uint32_t RSVD_0x27C</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1701</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adc1cbb9a6c1e0d4411a6d9c7a3cfdd0f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adc1cbb9a6c1e0d4411a6d9c7a3cfdd0f">SYS_BLKCTRL_TypeDef::REG_0x2D0</a></div><div class="ttdeci">__IO uint32_t REG_0x2D0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2020</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acb1fadd7fe7b1385df49b19cb0ea4a6d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acb1fadd7fe7b1385df49b19cb0ea4a6d">SYS_BLKCTRL_TypeDef::REG_TEST_MODE</a></div><div class="ttdeci">__IO uint32_t REG_TEST_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1825</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3aa8fb6180a2d418047b024f5c57d411"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3aa8fb6180a2d418047b024f5c57d411">SYS_BLKCTRL_TypeDef::CORE6_XTAL_OV_UNIT</a></div><div class="ttdeci">__IO uint32_t CORE6_XTAL_OV_UNIT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1969</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7f01738e76935628dc390dd04ef7efd6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7f01738e76935628dc390dd04ef7efd6">SYS_BLKCTRL_TypeDef::CORE6_POW_PWM</a></div><div class="ttdeci">__IO uint32_t CORE6_POW_PWM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1966</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a659ca4f8acf5f97c5f0b8315a7486087"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a659ca4f8acf5f97c5f0b8315a7486087">SYS_BLKCTRL_TypeDef::r_PMUX_UARTLOG1_1_W_CTRL</a></div><div class="ttdeci">__IO uint32_t r_PMUX_UARTLOG1_1_W_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1861</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_gab06f7dcaa342d4678444d0decb0f6ef0"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#gab06f7dcaa342d4678444d0decb0f6ef0">btaon_fast_read_safe</a></div><div class="ttdeci">uint16_t btaon_fast_read_safe(uint16_t offset)</div><div class="ttdoc">Read data from aon register safely. </div></div>
<div class="ttc" id="struct_a_o_n___w_d_g___type_def_html_a44ee0aa467686d762114e9d6851bf660"><div class="ttname"><a href="struct_a_o_n___w_d_g___type_def.html#a44ee0aa467686d762114e9d6851bf660">AON_WDG_TypeDef::EN</a></div><div class="ttdeci">uint32_t EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1061</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aeca8b61f94343275376b885f5d7ddab4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeca8b61f94343275376b885f5d7ddab4">SYS_BLKCTRL_TypeDef::r_auto_dsp_fast_clk_en</a></div><div class="ttdeci">__IO uint32_t r_auto_dsp_fast_clk_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1129</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867eab8776142ecbd12a5eae60605bba9ffc6"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eab8776142ecbd12a5eae60605bba9ffc6">BAUD_RATE_4000000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:503</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8a284e05d73fcb8e6e683e38a2ef0114"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8a284e05d73fcb8e6e683e38a2ef0114">SYS_BLKCTRL_TypeDef::CORE0_BYPASS_PWM_TUNE_RoughSS</a></div><div class="ttdeci">__IO uint32_t CORE0_BYPASS_PWM_TUNE_RoughSS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1539</div></div>
<div class="ttc" id="struct_peri___clock_gate___type_def_html"><div class="ttname"><a href="struct_peri___clock_gate___type_def.html">Peri_ClockGate_TypeDef</a></div><div class="ttdoc">PWM. </div><div class="ttdef"><b>Definition:</b> rtl876x.h:3670</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a425feb53b0377395239dd5387e29eeed"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a425feb53b0377395239dd5387e29eeed">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P7_2</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P7_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2481</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a04a9ad3de7bd9f5a35cf52c37e313534"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a04a9ad3de7bd9f5a35cf52c37e313534">SYS_BLKCTRL_TypeDef::AUTO_SW_PAR6_31_0</a></div><div class="ttdeci">__IO uint32_t AUTO_SW_PAR6_31_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1936</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6a910cddad307028a86a62ab12a8b8a0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a910cddad307028a86a62ab12a8b8a0">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P3_4</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P3_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1722</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083abdebd2da33fa21182173ad39b5d7b3ff"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abdebd2da33fa21182173ad39b5d7b3ff">SPIC2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:170</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0090cfd73a381025a9a2d72cbc150b4e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0090cfd73a381025a9a2d72cbc150b4e">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P6_0</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P6_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2455</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_ggac430a3310fbd9fe2590a025ea498cc8fae8c2b9223ce0191d9761bfd3bbb0cc32"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ggac430a3310fbd9fe2590a025ea498cc8fae8c2b9223ce0191d9761bfd3bbb0cc32">TRIGGER_MODE_HGIH_LEVEL</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:2641</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a97029553371396121cec53aab36356c7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a97029553371396121cec53aab36356c7">SYS_BLKCTRL_TypeDef::CORE5_X4_POW_PWM_CLP</a></div><div class="ttdeci">__IO uint32_t CORE5_X4_POW_PWM_CLP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1628</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad5ce7f59208a4a837baada973d6300a7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5ce7f59208a4a837baada973d6300a7">SYS_BLKCTRL_TypeDef::XTAL32K_OK</a></div><div class="ttdeci">__IO uint32_t XTAL32K_OK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2198</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afba0f4f38686fde4c4ea43a9421ad6b7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afba0f4f38686fde4c4ea43a9421ad6b7">SYS_BLKCTRL_TypeDef::CORE0_SEL_OCP_TABLE</a></div><div class="ttdeci">__IO uint32_t CORE0_SEL_OCP_TABLE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1564</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9475c658694486ad742cc7e9179d014f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9475c658694486ad742cc7e9179d014f">SYS_BLKCTRL_TypeDef::PMUX_TEST_MODE</a></div><div class="ttdeci">__IO uint32_t PMUX_TEST_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1828</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af26d06b381aceacb3b54bed8827303a5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af26d06b381aceacb3b54bed8827303a5">SYS_BLKCTRL_TypeDef::PMUX_GPIO_H_8</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_H_8</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1806</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae82e13d844c984e2e081d584e01700bf"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae82e13d844c984e2e081d584e01700bf">SYS_BLKCTRL_TypeDef::r_PON_FEN_SPORT1</a></div><div class="ttdeci">__IO uint32_t r_PON_FEN_SPORT1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1316</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3ee0e670dce70a9f056ecea9d6da5e86"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ee0e670dce70a9f056ecea9d6da5e86">SYS_BLKCTRL_TypeDef::FLASH2_CLK_SRC_EN</a></div><div class="ttdeci">__IO uint32_t FLASH2_CLK_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2031</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a40b91eda96bb747ce5dd61b26aa6eff7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a40b91eda96bb747ce5dd61b26aa6eff7">SYS_BLKCTRL_TypeDef::r_PMUX_UARTLOG_1_W_CTRL</a></div><div class="ttdeci">__IO uint32_t r_PMUX_UARTLOG_1_W_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1860</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a846a3521fad13a94749aa3a0c53f4898"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a846a3521fad13a94749aa3a0c53f4898">SYS_BLKCTRL_TypeDef::Dummy</a></div><div class="ttdeci">__IO uint32_t Dummy</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1233</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af75abbc6818b3b4f5cc83df4388a4a53"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af75abbc6818b3b4f5cc83df4388a4a53">SYS_BLKCTRL_TypeDef::r_SPIC0_PULL_SEL_SIO2_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC0_PULL_SEL_SIO2_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1868</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aaefd851621a269caf52003909422afc4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaefd851621a269caf52003909422afc4">SYS_BLKCTRL_TypeDef::PMUX_GPIO_H_11</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_H_11</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1817</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1390295d8886360e1f0083acbc089052"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1390295d8886360e1f0083acbc089052">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P9_0</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P9_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2527</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9705be81324d960afa071d2486f1f052"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9705be81324d960afa071d2486f1f052">SYS_BLKCTRL_TypeDef::SPIC_MASTER_EN</a></div><div class="ttdeci">__IO uint32_t SPIC_MASTER_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1843</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1f1a94276696c219dfb50d53d8dcd1d7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1f1a94276696c219dfb50d53d8dcd1d7">SYS_BLKCTRL_TypeDef::r_SPIC3_PULL_SEL_SIO2_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC3_PULL_SEL_SIO2_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1880</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a22fee50ba4638763bdf3b9f7be6522f3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a22fee50ba4638763bdf3b9f7be6522f3">SYS_BLKCTRL_TypeDef::XAAC_BUSY</a></div><div class="ttdeci">__IO uint32_t XAAC_BUSY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2180</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7fa161926b3e0cb56a834b50bb731c20"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7fa161926b3e0cb56a834b50bb731c20">SYS_BLKCTRL_TypeDef::r_auto_slow_opt</a></div><div class="ttdeci">__IO uint32_t r_auto_slow_opt</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1155</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab1b026bdb52d83ec0fdd51091e9f6c8c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1b026bdb52d83ec0fdd51091e9f6c8c">SYS_BLKCTRL_TypeDef::CORE7_POW_PFM</a></div><div class="ttdeci">__IO uint32_t CORE7_POW_PFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2007</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1e7293a6110312b4a2e27c98418806c3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1e7293a6110312b4a2e27c98418806c3">SYS_BLKCTRL_TypeDef::data_phase_sel</a></div><div class="ttdeci">__IO uint32_t data_phase_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1925</div></div>
<div class="ttc" id="struct_i_f8080___g_d_m_a_l_l_i_type_def_html_a5c5e4c91ad6bcfad9dae85c6c206234d"><div class="ttname"><a href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#a5c5e4c91ad6bcfad9dae85c6c206234d">IF8080_GDMALLITypeDef::DAR</a></div><div class="ttdeci">__IO uint32_t DAR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:862</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aaf6bc4856c4d25db33228379c09197f4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaf6bc4856c4d25db33228379c09197f4">SYS_BLKCTRL_TypeDef::AUTO_SW_PAR5_63_32</a></div><div class="ttdeci">__IO uint32_t AUTO_SW_PAR5_63_32</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1635</div></div>
<div class="ttc" id="group___platform___macros___exported___macros_html_ga9bd061c127a616b48d4101ba9f985d4d"><div class="ttname"><a href="group___platform___macros___exported___macros.html#ga9bd061c127a616b48d4101ba9f985d4d">BYTE</a></div><div class="ttdeci">#define BYTE(data, n)</div><div class="ttdef"><b>Definition:</b> platform_macros.h:101</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8e80595ec28b49f73dfd93013eb4ded3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e80595ec28b49f73dfd93013eb4ded3">SYS_BLKCTRL_TypeDef::BT_PLL_READY</a></div><div class="ttdeci">__IO uint32_t BT_PLL_READY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2202</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gade8f23b378b202944f5292c75172891b"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gade8f23b378b202944f5292c75172891b">EDGE_MODE</a></div><div class="ttdeci">EDGE_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2645</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac215db5dc48eb42031faee16de38de8b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac215db5dc48eb42031faee16de38de8b">SYS_BLKCTRL_TypeDef::r_PMUX_UART0_1_W_EN</a></div><div class="ttdeci">__IO uint32_t r_PMUX_UART0_1_W_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1862</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ad103aa783b929093781f0e255e2dc596"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad103aa783b929093781f0e255e2dc596">GDMA0_Channel5_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:109</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea3674db60b2ecd1e2efa8042305639957"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea3674db60b2ecd1e2efa8042305639957">BAUD_RATE_2000000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:501</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aefbbe47ce31dd1cc8714e24883ef23de"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aefbbe47ce31dd1cc8714e24883ef23de">SYS_BLKCTRL_TypeDef::flash3_clk_src_sel_1</a></div><div class="ttdeci">__IO uint32_t flash3_clk_src_sel_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2038</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:306</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a44729cd133349d1fea41fcd9ae38f102"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a44729cd133349d1fea41fcd9ae38f102">SYS_BLKCTRL_TypeDef::CORE6_TUNE_PFM_VREFOCPPFM</a></div><div class="ttdeci">__IO uint32_t CORE6_TUNE_PFM_VREFOCPPFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2081</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6c4d2335c8f5caf8348bc9df54ea4379"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6c4d2335c8f5caf8348bc9df54ea4379">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P9_1</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P9_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2528</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afcfead796453e29f24749862482c78af"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afcfead796453e29f24749862482c78af">SYS_BLKCTRL_TypeDef::dcp_det</a></div><div class="ttdeci">__IO uint32_t dcp_det</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2100</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8e9e822a26fe629c4dcf699b2f004527"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e9e822a26fe629c4dcf699b2f004527">SYS_BLKCTRL_TypeDef::CORE5_TUNE_PWM_R2</a></div><div class="ttdeci">__IO uint32_t CORE5_TUNE_PWM_R2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1618</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_gacb6d80baee14582cc8d1ea89416a4367"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#gacb6d80baee14582cc8d1ea89416a4367">btaon_fast_read</a></div><div class="ttdeci">uint16_t btaon_fast_read(uint16_t offset)</div><div class="ttdoc">Read data from aon register. </div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_a49efbbde445aca35231ccdf1b566d5ac"><div class="ttname"><a href="struct_i_f8080___type_def.html#a49efbbde445aca35231ccdf1b566d5ac">IF8080_TypeDef::CMD2</a></div><div class="ttdeci">__IO uint32_t CMD2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:855</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1e859e998d41cac37acff4cc1ad669d3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1e859e998d41cac37acff4cc1ad669d3">SYS_BLKCTRL_TypeDef::flash1_clk_src_sel_1</a></div><div class="ttdeci">__IO uint32_t flash1_clk_src_sel_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2026</div></div>
<div class="ttc" id="struct_r_a_n___g_e_n___type_def_html_a3c5c5bfbfbae3560b8d472c66ff75f46"><div class="ttname"><a href="struct_r_a_n___g_e_n___type_def.html#a3c5c5bfbfbae3560b8d472c66ff75f46">RAN_GEN_TypeDef::random_req</a></div><div class="ttdeci">__IO uint32_t random_req</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1097</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_add9249190ab574efa3ea4f6d695645b7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#add9249190ab574efa3ea4f6d695645b7">SYS_BLKCTRL_TypeDef::PMUX_GPIO_ADC_2</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_ADC_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1710</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aff9326700d945f9972b4ee1dfb0a157f"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aff9326700d945f9972b4ee1dfb0a157f">TOUCH_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:148</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:100</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a668db4eb233a3588f66fe72d538f84d9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a668db4eb233a3588f66fe72d538f84d9">SYS_BLKCTRL_TypeDef::psram_clk_pll_src_sel</a></div><div class="ttdeci">__IO uint32_t psram_clk_pll_src_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2060</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae509819ca1b2573aca8b27ec68788920"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae509819ca1b2573aca8b27ec68788920">SYS_BLKCTRL_TypeDef::CORE5_X4_PWM_COMP_IB</a></div><div class="ttdeci">__IO uint32_t CORE5_X4_PWM_COMP_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1627</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aac1e8ffdef5f4fccfed03c67d52d9fa7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aac1e8ffdef5f4fccfed03c67d52d9fa7">SYS_BLKCTRL_TypeDef::CORE7_X4_PFM_COMP_IB</a></div><div class="ttdeci">__IO uint32_t CORE7_X4_PFM_COMP_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2555</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a7178aec39509023099462ff9713a2dde"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7178aec39509023099462ff9713a2dde">GDMA0_Channel8_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:116</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a872d39c782a7745a3f84ede43a24dfa9"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a872d39c782a7745a3f84ede43a24dfa9">GPIO_A0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:93</div></div>
<div class="ttc" id="struct_l_p_c___type_def_html"><div class="ttname"><a href="struct_l_p_c___type_def.html">LPC_TypeDef</a></div><div class="ttdoc">Real time for lp (RTC) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:939</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab9f3d1758e6811bac5f57a57e330c3ba"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab9f3d1758e6811bac5f57a57e330c3ba">SYS_BLKCTRL_TypeDef::REG_GPIO6_0_3</a></div><div class="ttdeci">__IO uint32_t REG_GPIO6_0_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2452</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a6646424241ef7d28836887607cdb369c"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6646424241ef7d28836887607cdb369c">SoC_VENDOR_REG_TypeDef::Wdt_en_byte</a></div><div class="ttdeci">__IO uint32_t Wdt_en_byte</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2664</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a430079913890a7e84721b0026e8e3360"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a430079913890a7e84721b0026e8e3360">SYS_BLKCTRL_TypeDef::GPIO1_DBNC_CTRL</a></div><div class="ttdeci">__IO uint32_t GPIO1_DBNC_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2245</div></div>
<div class="ttc" id="struct_p_h_e_r_i_o_n___type_def_html_a4680a71019622c214e54000c19a90b10"><div class="ttname"><a href="struct_p_h_e_r_i_o_n___type_def.html#a4680a71019622c214e54000c19a90b10">PHERION_TypeDef::SYS_CLK_SEL</a></div><div class="ttdeci">__IO uint32_t SYS_CLK_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2606</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> rtl876x.h:71</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa64cc31fa34152392d6ffaf98480e705"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa64cc31fa34152392d6ffaf98480e705">SYS_BLKCTRL_TypeDef::PON_PERI_DLYSEL_SPIM1</a></div><div class="ttdeci">__IO uint32_t PON_PERI_DLYSEL_SPIM1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2133</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:308</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9c0e79a2ed4df6475949b5a6c8e0d213"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9c0e79a2ed4df6475949b5a6c8e0d213">SYS_BLKCTRL_TypeDef::CORE5_POW_PWM</a></div><div class="ttdeci">__IO uint32_t CORE5_POW_PWM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1643</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa5cb03afb984c33332432fa129e441d1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa5cb03afb984c33332432fa129e441d1">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P6_2</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P6_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2457</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a347df966da16c50d632047edcb86f9d3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a347df966da16c50d632047edcb86f9d3">SYS_BLKCTRL_TypeDef::r_SPIC1_PULL_SEL_SIO3_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC1_PULL_SEL_SIO3_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1873</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aaff5a4f3e50fcff322693eb9cb14623d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaff5a4f3e50fcff322693eb9cb14623d">SYS_BLKCTRL_TypeDef::BIT_SOC_FLASH_2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_FLASH_2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1239</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a51a0ab419edc81a4311edfc1fd07c9e4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a51a0ab419edc81a4311edfc1fd07c9e4">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P2_2</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P2_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1758</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6e4d06bab7b0550c582def3ec5ca7ca2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6e4d06bab7b0550c582def3ec5ca7ca2">SYS_BLKCTRL_TypeDef::CORE7_X4_TUNE_VDIV_Bit7_Bit1</a></div><div class="ttdeci">__IO uint32_t CORE7_X4_TUNE_VDIV_Bit7_Bit1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2003</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5751b48adad005aeffb0fd1be3865b30"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5751b48adad005aeffb0fd1be3865b30">SYS_BLKCTRL_TypeDef::r_SPORT1_PLL_CLK_SEL</a></div><div class="ttdeci">__IO uint32_t r_SPORT1_PLL_CLK_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1338</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867eac44a478bdcb0f3f8473af689b5b23f49"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eac44a478bdcb0f3f8473af689b5b23f49">BAUD_RATE_28800</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:485</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aedbbd6cdd97aa9769960cb85c5847e61"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aedbbd6cdd97aa9769960cb85c5847e61">SYS_BLKCTRL_TypeDef::CORE5_EN_HVD17_LOWIQ</a></div><div class="ttdeci">__IO uint32_t CORE5_EN_HVD17_LOWIQ</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2072</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9ef1f016452bb9bc72508a55aab4e201"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9ef1f016452bb9bc72508a55aab4e201">SYS_BLKCTRL_TypeDef::PMUX_DIG_SMUX_EN</a></div><div class="ttdeci">__IO uint32_t PMUX_DIG_SMUX_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1847</div></div>
<div class="ttc" id="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def_html_af568b4c57955d642c5e70acde3ec847c"><div class="ttname"><a href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#af568b4c57955d642c5e70acde3ec847c">DEBOUNCE_CLK_SET_TypeDef::dbnc_div_limit</a></div><div class="ttdeci">__IO uint32_t dbnc_div_limit</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2591</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a09a1625d0815ff96436a39eb70a3de29"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a09a1625d0815ff96436a39eb70a3de29">SYS_BLKCTRL_TypeDef::CORE7_BYPASS_PWM_TUNE_POS_VREFPFM</a></div><div class="ttdeci">__IO uint32_t CORE7_BYPASS_PWM_TUNE_POS_VREFPFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2004</div></div>
<div class="ttc" id="struct_a_o_n___w_d_g___type_def_html_ace83adda2d1639562042e30f60e65c87"><div class="ttname"><a href="struct_a_o_n___w_d_g___type_def.html#ace83adda2d1639562042e30f60e65c87">AON_WDG_TypeDef::CNT_CTL</a></div><div class="ttdeci">uint32_t CNT_CTL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1062</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0c3641a889687ead5a23a15b41bd87f2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0c3641a889687ead5a23a15b41bd87f2">SYS_BLKCTRL_TypeDef::CORE7_X4_TUNE_VDIV_Bit0</a></div><div class="ttdeci">__IO uint32_t CORE7_X4_TUNE_VDIV_Bit0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1994</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:81</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8bf391e75e2e19a4e415ebc1a0dc8af1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8bf391e75e2e19a4e415ebc1a0dc8af1">SYS_BLKCTRL_TypeDef::CORE5_X4_TUNE_VDIV_Bit0</a></div><div class="ttdeci">__IO uint32_t CORE5_X4_TUNE_VDIV_Bit0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1629</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0ce8b8dcf7b8e6077c0a6e2c376c3475"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0ce8b8dcf7b8e6077c0a6e2c376c3475">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_UART0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_UART0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1413</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3ff492766c394bf50d3672c31205928b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ff492766c394bf50d3672c31205928b">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P4_5</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P4_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2420</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a753a0641770a238b87cba597fb91ddaa"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a753a0641770a238b87cba597fb91ddaa">SYS_BLKCTRL_TypeDef::r_PMUX_UART0_1_W_CTRL</a></div><div class="ttdeci">__IO uint32_t r_PMUX_UART0_1_W_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1859</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad23f6d46c602a449d9db7e9a80fdc97b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad23f6d46c602a449d9db7e9a80fdc97b">SYS_BLKCTRL_TypeDef::REG_LDO_USB</a></div><div class="ttdeci">__IO uint32_t REG_LDO_USB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2096</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3a3d1b284f73157d2a0b05119a9e3d3b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3a3d1b284f73157d2a0b05119a9e3d3b">SYS_BLKCTRL_TypeDef::CORE7_XTAL_OV_UNIT</a></div><div class="ttdeci">__IO uint32_t CORE7_XTAL_OV_UNIT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2011</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4b005768a17e92fe1fe9d6f4188f505f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4b005768a17e92fe1fe9d6f4188f505f">SYS_BLKCTRL_TypeDef::CORE0_POW_PWM</a></div><div class="ttdeci">__IO uint32_t CORE0_POW_PWM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1558</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a0ffa7b84fb64c4ea0b485ee6e156db4c"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0ffa7b84fb64c4ea0b485ee6e156db4c">SPIC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:168</div></div>
<div class="ttc" id="struct_i_r___type_def_html"><div class="ttname"><a href="struct_i_r___type_def.html">IR_TypeDef</a></div><div class="ttdoc">IR. </div><div class="ttdef"><b>Definition:</b> rtl876x.h:547</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afe6200f607066fd92872cd36939b7f93"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afe6200f607066fd92872cd36939b7f93">SYS_BLKCTRL_TypeDef::REG_0x2B0</a></div><div class="ttdeci">__IO uint32_t REG_0x2B0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1889</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a7bf2c0b37e5a3de9015c0078e22fc0bd"><div class="ttname"><a href="struct_a_d_c___type_def.html#a7bf2c0b37e5a3de9015c0078e22fc0bd">ADC_TypeDef::RTL_VER</a></div><div class="ttdeci">__IO uint32_t RTL_VER</div><div class="ttdoc">0x60 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:702</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1c5e4d264da993f870ea47027c35e315"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1c5e4d264da993f870ea47027c35e315">SYS_BLKCTRL_TypeDef::CORE4_TUNE_HVD17_IB</a></div><div class="ttdeci">__IO uint32_t CORE4_TUNE_HVD17_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1665</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea11b0905436d9fd5de2f5cfecba8852db"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea11b0905436d9fd5de2f5cfecba8852db">BAUD_RATE_128000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:490</div></div>
<div class="ttc" id="struct_r_a_n___g_e_n___type_def_html_a0912524c98c7ba6334f291f749e1de2b"><div class="ttname"><a href="struct_r_a_n___g_e_n___type_def.html#a0912524c98c7ba6334f291f749e1de2b">RAN_GEN_TypeDef::RAN_NUM</a></div><div class="ttdeci">__IO uint32_t RAN_NUM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1105</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:308</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_gaf55e802421403d41e8a60e901af79a13"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#gaf55e802421403d41e8a60e901af79a13">btaon_fast_write_safe</a></div><div class="ttdeci">void btaon_fast_write_safe(uint16_t offset, uint16_t data)</div><div class="ttdoc">Write data to aon egister safely. </div></div>
<div class="ttc" id="struct_r_a_n___g_e_n___type_def_html"><div class="ttname"><a href="struct_r_a_n___g_e_n___type_def.html">RAN_GEN_TypeDef</a></div><div class="ttdoc">random generator. (RAN_GEN) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1088</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8fe16afb93c190a68153c3fb1742c311"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8fe16afb93c190a68153c3fb1742c311">SYS_BLKCTRL_TypeDef::PMUX_GPIO_H_0</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_H_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1782</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_aec43e036ac564c3c461a8a8f1ff9887b"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aec43e036ac564c3c461a8a8f1ff9887b">SoC_VENDOR_REG_TypeDef::MBIAS_MFB_DET_L</a></div><div class="ttdeci">__IO uint32_t MBIAS_MFB_DET_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2684</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a8cd2eeb1753540bd16ede7b0b9122d1f"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8cd2eeb1753540bd16ede7b0b9122d1f">ADP_DET_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:163</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac003d4667fa4e7c6d28c1020b2ad796c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac003d4667fa4e7c6d28c1020b2ad796c">SYS_BLKCTRL_TypeDef::CORE6_BYPASS_PWM_TUNE_POS_VREFPFM</a></div><div class="ttdeci">__IO uint32_t CORE6_BYPASS_PWM_TUNE_POS_VREFPFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1962</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab1cbf43baf0db80040ce75c6b99c3e28"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1cbf43baf0db80040ce75c6b99c3e28">SYS_BLKCTRL_TypeDef::BIT_SOC_FLASH_1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_FLASH_1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1238</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a714fc907d1c5b7f4303e27aa7da50015"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a714fc907d1c5b7f4303e27aa7da50015">SoC_VENDOR_REG_TypeDef::dummy1</a></div><div class="ttdeci">__IO uint32_t dummy1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2738</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a59c1a091755f651454d0a8c74cdbe6df"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a59c1a091755f651454d0a8c74cdbe6df">GPIO_A_2_7_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:132</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea5b6b6cc02cacb2890cdc116e7f598ce2"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea5b6b6cc02cacb2890cdc116e7f598ce2">BAUD_RATE_230400</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:492</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:101</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_a910cbbd5215295fee1553bceb5132383"><div class="ttname"><a href="struct_i_f8080___type_def.html#a910cbbd5215295fee1553bceb5132383">IF8080_TypeDef::CMD1</a></div><div class="ttdeci">__IO uint32_t CMD1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:854</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5868bfe5461cc1dc6d00187c6c3d40d5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5868bfe5461cc1dc6d00187c6c3d40d5">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P7_6</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P7_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2493</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8a125eba0ea7bcf593b82ca62a59e782"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8a125eba0ea7bcf593b82ca62a59e782">SYS_BLKCTRL_TypeDef::PMUX_LCD_VSYNC_IO_SEL</a></div><div class="ttdeci">__IO uint32_t PMUX_LCD_VSYNC_IO_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1838</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abdbadb848fb0126da52daae40841498e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abdbadb848fb0126da52daae40841498e">SYS_BLKCTRL_TypeDef::PMUX_GPIO_H_12</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_H_12</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1818</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a61d5d9319644e41c741bd16a68acaa56"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61d5d9319644e41c741bd16a68acaa56">SYS_BLKCTRL_TypeDef::CORE4_SEL_OCP_TABLE</a></div><div class="ttdeci">__IO uint32_t CORE4_SEL_OCP_TABLE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1607</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a83b219eafbfcb385de1af65beadad1a9"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a83b219eafbfcb385de1af65beadad1a9">SoC_VENDOR_REG_TypeDef::timer_intr_7</a></div><div class="ttdeci">__IO uint32_t timer_intr_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2693</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a9af6984c2858dadf74391136e5a55ebc"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9af6984c2858dadf74391136e5a55ebc">SoC_VENDOR_REG_TypeDef::dummy0</a></div><div class="ttdeci">__IO uint32_t dummy0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2735</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a03f3b064151283802fea8e649fc74928"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a03f3b064151283802fea8e649fc74928">SYS_BLKCTRL_TypeDef::XTAL_PKDET_OUT</a></div><div class="ttdeci">__IO uint32_t XTAL_PKDET_OUT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2186</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad15deaf13eefcbbcb05452d264c8bd5b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad15deaf13eefcbbcb05452d264c8bd5b">SYS_BLKCTRL_TypeDef::CORE4_POW_PFM</a></div><div class="ttdeci">__IO uint32_t CORE4_POW_PFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1600</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_a983e713ff9b7faf5be95490eb905f3c5"><div class="ttname"><a href="struct_i_f8080___type_def.html#a983e713ff9b7faf5be95490eb905f3c5">IF8080_TypeDef::TX_LEN</a></div><div class="ttdeci">__IO uint32_t TX_LEN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:849</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0a3d5e174e4c8062d2d312616655385d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0a3d5e174e4c8062d2d312616655385d">SYS_BLKCTRL_TypeDef::CORE0_TUNE_PWM_C3</a></div><div class="ttdeci">__IO uint32_t CORE0_TUNE_PWM_C3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1535</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aae7d1c3f1c6f8c185a0678373778b52a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aae7d1c3f1c6f8c185a0678373778b52a">SYS_BLKCTRL_TypeDef::PESOC_PERI_CLK_CTRL0</a></div><div class="ttdeci">__IO uint32_t PESOC_PERI_CLK_CTRL0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1409</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6d5a5dbf944ec77dc1bfd36c7519a409"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6d5a5dbf944ec77dc1bfd36c7519a409">SYS_BLKCTRL_TypeDef::cko_dly_sel</a></div><div class="ttdeci">__IO uint32_t cko_dly_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1920</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a11f4cd3d22cb5c075735627a655577fc"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a11f4cd3d22cb5c075735627a655577fc">SPORT1_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:206</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad9c1f50a260170849ae710d079e0d969"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad9c1f50a260170849ae710d079e0d969">SYS_BLKCTRL_TypeDef::CORE7_XTAL_OV_RATIO</a></div><div class="ttdeci">__IO uint32_t CORE7_XTAL_OV_RATIO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2010</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:126</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3ae521e1f760e467b52a3bfe258724b5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ae521e1f760e467b52a3bfe258724b5">SYS_BLKCTRL_TypeDef::REG_SPIC_PULL_SEL</a></div><div class="ttdeci">__IO uint32_t REG_SPIC_PULL_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1856</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a99559232eb14be00ee3b8c1c5fddf58f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a99559232eb14be00ee3b8c1c5fddf58f">SYS_BLKCTRL_TypeDef::CORE6_BYPASS_PWM_BYPASS_RoughSS</a></div><div class="ttdeci">__IO uint32_t CORE6_BYPASS_PWM_BYPASS_RoughSS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1946</div></div>
<div class="ttc" id="struct_i_f8080___g_d_m_a_l_l_i_type_def_html_abc8ed2697e246a39b08b4daaaec6ad50"><div class="ttname"><a href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#abc8ed2697e246a39b08b4daaaec6ad50">IF8080_GDMALLITypeDef::LLP</a></div><div class="ttdeci">__IO uint32_t LLP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:863</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ad65671e108caa7645ac51bfd61dfee53"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ad65671e108caa7645ac51bfd61dfee53">SoC_VENDOR_REG_TypeDef::rsvd1</a></div><div class="ttdeci">__IO uint32_t rsvd1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2701</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a359dc144e4d537ecea8dc8832cfcc2c7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a359dc144e4d537ecea8dc8832cfcc2c7">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P4_0</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P4_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2407</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5c822091826a36081811d2746dccbf6d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c822091826a36081811d2746dccbf6d">SYS_BLKCTRL_TypeDef::PMUX_FLASH_EN</a></div><div class="ttdeci">__IO uint32_t PMUX_FLASH_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1846</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8a0def3880c277b1ae7183615f104c4c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8a0def3880c277b1ae7183615f104c4c">SYS_BLKCTRL_TypeDef::PESOC_PERI_CLK_CTRL1</a></div><div class="ttdeci">__IO uint32_t PESOC_PERI_CLK_CTRL1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1442</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a995177cd6c6eacb832ab84fe22ef6216"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a995177cd6c6eacb832ab84fe22ef6216">SYS_BLKCTRL_TypeDef::HW_ASRC_MCU_EN</a></div><div class="ttdeci">__IO uint32_t HW_ASRC_MCU_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1515</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3fa77ed8027e2072cf3b885ab34b193a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3fa77ed8027e2072cf3b885ab34b193a">SYS_BLKCTRL_TypeDef::r_CLK_EN_SPORT0</a></div><div class="ttdeci">__IO uint32_t r_CLK_EN_SPORT0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1319</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a29c7d3f32390ca3153e07f78e4499a78"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a29c7d3f32390ca3153e07f78e4499a78">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_LCD_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_LCD_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1463</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html"><div class="ttname"><a href="struct_g_d_m_a___type_def.html">GDMA_TypeDef</a></div><div class="ttdoc">GDMA interrupt registers. </div><div class="ttdef"><b>Definition:</b> rtl876x.h:772</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a28de39d452783895808c0bfcec391948"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a28de39d452783895808c0bfcec391948">GPIO_B_8_15_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:123</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abc1e84245967e8f956e85218d81d6837"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc1e84245967e8f956e85218d81d6837">SYS_BLKCTRL_TypeDef::r_flash3_clk_src_pll_sel</a></div><div class="ttdeci">__IO uint32_t r_flash3_clk_src_pll_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2043</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aec75f4cf0d4de56297af2dee5c6dc905"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aec75f4cf0d4de56297af2dee5c6dc905">SYS_BLKCTRL_TypeDef::AUTO_SW_PAR7_31_0</a></div><div class="ttdeci">__IO uint32_t AUTO_SW_PAR7_31_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1978</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aea6980f4e3cd9aef5cffcdf170f92825"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea6980f4e3cd9aef5cffcdf170f92825">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P6_3</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P6_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2458</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4fab04a3d7ee036fe01030efd28b0d25"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4fab04a3d7ee036fe01030efd28b0d25">SYS_BLKCTRL_TypeDef::CORE6_TUNE_PWM_R2</a></div><div class="ttdeci">__IO uint32_t CORE6_TUNE_PWM_R2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1941</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9661b27e14e621333e26ca514d0ce14f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9661b27e14e621333e26ca514d0ce14f">SYS_BLKCTRL_TypeDef::CORE4_XTAL_OV_UNIT</a></div><div class="ttdeci">__IO uint32_t CORE4_XTAL_OV_UNIT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1604</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a5736bd0f644ff34a233813abb6637624"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5736bd0f644ff34a233813abb6637624">GDMA0_Channel2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:106</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a4d7a0364978c8cfa280998d1ebf5e8bb"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4d7a0364978c8cfa280998d1ebf5e8bb">Peri_10_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:160</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9b1b716b577eb747a0559e78dda8dab2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b1b716b577eb747a0559e78dda8dab2">SYS_BLKCTRL_TypeDef::CORE4_EN_HVD17_LOWIQ</a></div><div class="ttdeci">__IO uint32_t CORE4_EN_HVD17_LOWIQ</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1664</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0432cd816e0d4dc618b1beab58e64164"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0432cd816e0d4dc618b1beab58e64164">SYS_BLKCTRL_TypeDef::REG_0x39C</a></div><div class="ttdeci">__IO uint32_t REG_0x39C</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2374</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:127</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac545650b88ad0f244c90eb3b04a1027d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac545650b88ad0f244c90eb3b04a1027d">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P6_4</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P6_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2467</div></div>
<div class="ttc" id="struct_i_f8080___g_d_m_a_l_l_i_o_f_t_type_def_html_a6eadad8d011271787ed61f187f4faf94"><div class="ttname"><a href="struct_i_f8080___g_d_m_a_l_l_i_o_f_t_type_def.html#a6eadad8d011271787ed61f187f4faf94">IF8080_GDMALLIOFTTypeDef::SAR_OFT</a></div><div class="ttdeci">__IO uint32_t SAR_OFT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:876</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae13ebd1e2bdb45d72ca255192d099bb3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae13ebd1e2bdb45d72ca255192d099bb3">SYS_BLKCTRL_TypeDef::BIT_PERI_QDEC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_QDEC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1279</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3609664ac522ceaf4dc757407f4c67f4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3609664ac522ceaf4dc757407f4c67f4">SYS_BLKCTRL_TypeDef::AUTO_SW_PAR6_79_64_AUTO_SW_PAR5_79_64</a></div><div class="ttdeci">__IO uint32_t AUTO_SW_PAR6_79_64_AUTO_SW_PAR5_79_64</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2069</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083af8426e47af735aaafb74e1e649112568"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af8426e47af735aaafb74e1e649112568">SPORT0_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:203</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1e3a6f441d71e3b331488def7cc331ea"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1e3a6f441d71e3b331488def7cc331ea">SYS_BLKCTRL_TypeDef::r_timer38_div_en</a></div><div class="ttdeci">__IO uint32_t r_timer38_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2303</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a10aeac34807cac101f4aedc5f11907f1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a10aeac34807cac101f4aedc5f11907f1">SYS_BLKCTRL_TypeDef::CORE6_SEL_OCP_TABLE</a></div><div class="ttdeci">__IO uint32_t CORE6_SEL_OCP_TABLE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1972</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a672cfea5b0befc396f8f78e825ea6949"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a672cfea5b0befc396f8f78e825ea6949">SYS_BLKCTRL_TypeDef::CORE7_TUNE_PWM_C2</a></div><div class="ttdeci">__IO uint32_t CORE7_TUNE_PWM_C2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1986</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea65695377d1cb4abc7bf24a726e32e013"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea65695377d1cb4abc7bf24a726e32e013">BAUD_RATE_921600</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:495</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acf87bcbd2b9469422b1388e3256f0a6f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acf87bcbd2b9469422b1388e3256f0a6f">SYS_BLKCTRL_TypeDef::SWR_SS_LUT_3</a></div><div class="ttdeci">__IO uint32_t SWR_SS_LUT_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2350</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a881936dbc56153deb640316c0ef0e74b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a881936dbc56153deb640316c0ef0e74b">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P2_3</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P2_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1759</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad20c52dc5234d5c1e37ab7bd9678ea21"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad20c52dc5234d5c1e37ab7bd9678ea21">SYS_BLKCTRL_TypeDef::r_CKE_CTRLAP</a></div><div class="ttdeci">__IO uint32_t r_CKE_CTRLAP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1376</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae9d88ffeda127bb123b674e4015d9257"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae9d88ffeda127bb123b674e4015d9257">SYS_BLKCTRL_TypeDef::CORE7_TUNE_OCP_RES</a></div><div class="ttdeci">__IO uint32_t CORE7_TUNE_OCP_RES</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1981</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea76ef282d40787af349176b37788120db"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea76ef282d40787af349176b37788120db">BAUD_RATE_38400</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:486</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a552c50e0652c731d3487209c7f85d76a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a552c50e0652c731d3487209c7f85d76a">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_SPI2W_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_SPI2W_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1461</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7e5d9c8dc0574d55a7217f400b6597f5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7e5d9c8dc0574d55a7217f400b6597f5">SYS_BLKCTRL_TypeDef::PMUX_GPIO_H_4</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_H_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1794</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a52c4e78141aca426871b104691590ef7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a52c4e78141aca426871b104691590ef7">SYS_BLKCTRL_TypeDef::CORE4_BYPASS_PWM_TUNE_RoughSS</a></div><div class="ttdeci">__IO uint32_t CORE4_BYPASS_PWM_TUNE_RoughSS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1582</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab94ee55fb1ac500a762026aa7cb2aec7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab94ee55fb1ac500a762026aa7cb2aec7">SYS_BLKCTRL_TypeDef::CORE0_X4_PFM_COMP_IB</a></div><div class="ttdeci">__IO uint32_t CORE0_X4_PFM_COMP_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1660</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af3197dfc251ee773b1baff7a05b6d44a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3197dfc251ee773b1baff7a05b6d44a">SYS_BLKCTRL_TypeDef::CORE4_TUNE_PWM_C3</a></div><div class="ttdeci">__IO uint32_t CORE4_TUNE_PWM_C3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1578</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5116c7ebb04b5f2ac9fa5f10394f091c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5116c7ebb04b5f2ac9fa5f10394f091c">SYS_BLKCTRL_TypeDef::SPIC3_MASTER_EN</a></div><div class="ttdeci">__IO uint32_t SPIC3_MASTER_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1848</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7f6b1d265e3f91f01815f53f3272fb69"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7f6b1d265e3f91f01815f53f3272fb69">SYS_BLKCTRL_TypeDef::r_flash_clk_src_pll_sel</a></div><div class="ttdeci">__IO uint32_t r_flash_clk_src_pll_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1210</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7f17917a8447d23369e2995d2ab621db"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7f17917a8447d23369e2995d2ab621db">SYS_BLKCTRL_TypeDef::SOC_AUDIO_IF_EN</a></div><div class="ttdeci">__IO uint32_t SOC_AUDIO_IF_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1311</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5cc2115f41a6dda652a7bd9f19669e95"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5cc2115f41a6dda652a7bd9f19669e95">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_SPI2W_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_SPI2W_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1462</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2c6010f7dc5ed4cbe0d4da0a5fc725ac"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c6010f7dc5ed4cbe0d4da0a5fc725ac">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_LCD_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_LCD_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1464</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afeb1b239cf17035bb1b9bc4636053b33"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afeb1b239cf17035bb1b9bc4636053b33">SYS_BLKCTRL_TypeDef::flash3_clk_src_sel_0</a></div><div class="ttdeci">__IO uint32_t flash3_clk_src_sel_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2039</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a64624561e8037103248ce784523abeec"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64624561e8037103248ce784523abeec">SYS_BLKCTRL_TypeDef::CORE4_TUNE_PFM_VREFOCPPFM</a></div><div class="ttdeci">__IO uint32_t CORE4_TUNE_PFM_VREFOCPPFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1667</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4d2ec337732ca4356e8b087730620125"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d2ec337732ca4356e8b087730620125">SYS_BLKCTRL_TypeDef::REG_0x3A0</a></div><div class="ttdeci">__IO uint32_t REG_0x3A0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2384</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:97</div></div>
<div class="ttc" id="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def_html_a821a0a45a9a29769080940eebb8550d9"><div class="ttname"><a href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#a821a0a45a9a29769080940eebb8550d9">DEBOUNCE_CLK_SET_TypeDef::WORD0</a></div><div class="ttdeci">__IO uint32_t WORD0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2588</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a99a4ebb0f1ca4f31c64ffc4fc4d5f49d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a99a4ebb0f1ca4f31c64ffc4fc4d5f49d">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P7_3</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P7_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2482</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a79b3bce54a44ac4dadc44a23cddb83c1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a79b3bce54a44ac4dadc44a23cddb83c1">SYS_BLKCTRL_TypeDef::CORE0_POW_PFM</a></div><div class="ttdeci">__IO uint32_t CORE0_POW_PFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1557</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a090d4f2518f479427b0d8a88a5f47b83"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a090d4f2518f479427b0d8a88a5f47b83">SYS_BLKCTRL_TypeDef::CORE6_TUNE_PWM_R3</a></div><div class="ttdeci">__IO uint32_t CORE6_TUNE_PWM_R3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1940</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2726e0585f5f4daf4786daa7bb18d99f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2726e0585f5f4daf4786daa7bb18d99f">SYS_BLKCTRL_TypeDef::AUTO_SW_PAR6_63_32</a></div><div class="ttdeci">__IO uint32_t AUTO_SW_PAR6_63_32</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1958</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4166aacda7a894b9836d7848a43a8491"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4166aacda7a894b9836d7848a43a8491">SYS_BLKCTRL_TypeDef::flash1_clk_src_sel_0</a></div><div class="ttdeci">__IO uint32_t flash1_clk_src_sel_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2027</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a339fa070f3061088bbf15ba977f1e392"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a339fa070f3061088bbf15ba977f1e392">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P9_4</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P9_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2539</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1a3fef1001a093153a834af4bddb19ec"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a3fef1001a093153a834af4bddb19ec">SYS_BLKCTRL_TypeDef::CORE5_TUNE_OCP_RES</a></div><div class="ttdeci">__IO uint32_t CORE5_TUNE_OCP_RES</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1616</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a424eae806f9457e5cdb18d7c086d7612"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a424eae806f9457e5cdb18d7c086d7612">SYS_BLKCTRL_TypeDef::BIT_SOC_GTIMER_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_GTIMER_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1248</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a982e5b6f3220592d4597e80d22eac0d8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a982e5b6f3220592d4597e80d22eac0d8">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P1_6</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P1_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1746</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abe0b51c30c446050881e0369607f3223"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abe0b51c30c446050881e0369607f3223">SYS_BLKCTRL_TypeDef::PMUX_GPIO_ADC_1</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_ADC_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1709</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4c41b73d6157ecc62430f90692fff5dc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4c41b73d6157ecc62430f90692fff5dc">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_GPIO_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_GPIO_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1398</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acafada6509983a75825ff6ee77483bd2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acafada6509983a75825ff6ee77483bd2">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_GPIO1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_GPIO1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1396</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_gae9783e04c0af8144958c1642f7bd410b"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#gae9783e04c0af8144958c1642f7bd410b">btaon_fast_read_safe_8b</a></div><div class="ttdeci">uint8_t btaon_fast_read_safe_8b(uint16_t offset)</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6a10ceef128296b2c32ce5f8b764fe09"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a10ceef128296b2c32ce5f8b764fe09">SYS_BLKCTRL_TypeDef::r_CLK_EN_AUDIO</a></div><div class="ttdeci">__IO uint32_t r_CLK_EN_AUDIO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1318</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_afc0ed459ed55267df34cf3774e7c029d"><div class="ttname"><a href="struct_i_f8080___type_def.html#afc0ed459ed55267df34cf3774e7c029d">IF8080_TypeDef::ICR</a></div><div class="ttdeci">__O uint32_t ICR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:844</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afb46bce35595037c288fd3be7d77940b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afb46bce35595037c288fd3be7d77940b">SYS_BLKCTRL_TypeDef::r_CLK_EN_SPORT2</a></div><div class="ttdeci">__IO uint32_t r_CLK_EN_SPORT2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1326</div></div>
<div class="ttc" id="struct_l_p_c___type_def_html_a733bf4c5535c87c36fd9e3de10cd45cd"><div class="ttname"><a href="struct_l_p_c___type_def.html#a733bf4c5535c87c36fd9e3de10cd45cd">LPC_TypeDef::LPC_SR</a></div><div class="ttdeci">__I uint32_t LPC_SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:915</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af9af6450b4c31afbd79844ff0cc9c314"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af9af6450b4c31afbd79844ff0cc9c314">SYS_BLKCTRL_TypeDef::OSC32K_OK</a></div><div class="ttdeci">__IO uint32_t OSC32K_OK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2199</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a047128d44a7e1bb133bffa1b415ef9a8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a047128d44a7e1bb133bffa1b415ef9a8">SYS_BLKCTRL_TypeDef::CORE6_TUNE_HVD17_IB</a></div><div class="ttdeci">__IO uint32_t CORE6_TUNE_HVD17_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2079</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acd3b2f2e770b6f8c8371496dd00be915"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acd3b2f2e770b6f8c8371496dd00be915">SYS_BLKCTRL_TypeDef::CORE0_EN_HVD17_LOWIQ</a></div><div class="ttdeci">__IO uint32_t CORE0_EN_HVD17_LOWIQ</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1658</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1eb47e0e366fd06c8b5b6c95780601b3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1eb47e0e366fd06c8b5b6c95780601b3">SYS_BLKCTRL_TypeDef::CORE0_BYPASS_PWM_BYPASS_RoughSS</a></div><div class="ttdeci">__IO uint32_t CORE0_BYPASS_PWM_BYPASS_RoughSS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1538</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a542209009f519850f975f537f7226677"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a542209009f519850f975f537f7226677">SYS_BLKCTRL_TypeDef::REG_GPIO_A0_3</a></div><div class="ttdeci">__IO uint32_t REG_GPIO_A0_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1705</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7036c3ee59b30ea6f6b307c224932e95"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7036c3ee59b30ea6f6b307c224932e95">SYS_BLKCTRL_TypeDef::TIMER_PWM0_CTRL</a></div><div class="ttdeci">__IO uint32_t TIMER_PWM0_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2319</div></div>
<div class="ttc" id="struct_r_a_n___g_e_n___type_def_html_a33fed8cde924603b0367d45d33708d1f"><div class="ttname"><a href="struct_r_a_n___g_e_n___type_def.html#a33fed8cde924603b0367d45d33708d1f">RAN_GEN_TypeDef::SEED</a></div><div class="ttdeci">__IO uint32_t SEED</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1104</div></div>
<div class="ttc" id="struct_r_a_n___g_e_n___type_def_html_abeb0207c523902c48c35dd737fd727d5"><div class="ttname"><a href="struct_r_a_n___g_e_n___type_def.html#abeb0207c523902c48c35dd737fd727d5">RAN_GEN_TypeDef::rand_gen_en</a></div><div class="ttdeci">__IO uint32_t rand_gen_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1095</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9bb429b8aeaddff40389bd9519b75082"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9bb429b8aeaddff40389bd9519b75082">SYS_BLKCTRL_TypeDef::CORE0_TUNE_PFM_VREFOCPPFM</a></div><div class="ttdeci">__IO uint32_t CORE0_TUNE_PFM_VREFOCPPFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1661</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac8e9b66d394721084eda7f6eb7aa0a1c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac8e9b66d394721084eda7f6eb7aa0a1c">SYS_BLKCTRL_TypeDef::CORE0_TUNE_OCP_RES</a></div><div class="ttdeci">__IO uint32_t CORE0_TUNE_OCP_RES</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1531</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aebf22100fc31d49fd063fb2de6c12567"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aebf22100fc31d49fd063fb2de6c12567">SYS_BLKCTRL_TypeDef::BIT_SOC_AAC_XTAL_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_AAC_XTAL_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1252</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a292720710bfb6d58ca91d26362a7370d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a292720710bfb6d58ca91d26362a7370d">SYS_BLKCTRL_TypeDef::Dummy4</a></div><div class="ttdeci">__IO uint32_t Dummy4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1242</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6858343a807fa28bfe03aa21e09313dd"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6858343a807fa28bfe03aa21e09313dd">SYS_BLKCTRL_TypeDef::CORE7_BYPASS_PWM_TUNE_RoughSS</a></div><div class="ttdeci">__IO uint32_t CORE7_BYPASS_PWM_TUNE_RoughSS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1989</div></div>
<div class="ttc" id="struct_r_a_n___g_e_n___type_def_html_a49f294f0797204c542a43aebd53789d7"><div class="ttname"><a href="struct_r_a_n___g_e_n___type_def.html#a49f294f0797204c542a43aebd53789d7">RAN_GEN_TypeDef::opt_rand_upd</a></div><div class="ttdeci">__IO uint32_t opt_rand_upd</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1098</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:92</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a35e5214dd71b0b4fa63e7789eed957d0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a35e5214dd71b0b4fa63e7789eed957d0">SYS_BLKCTRL_TypeDef::CORE4_BYPASS_PWM_TUNE_VCH</a></div><div class="ttdeci">__IO uint32_t CORE4_BYPASS_PWM_TUNE_VCH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1584</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6c2cff6106a092d86e5b68b967d4e355"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6c2cff6106a092d86e5b68b967d4e355">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P2_0</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P2_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1756</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5f22546c27994d1741046842ed8e96ea"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5f22546c27994d1741046842ed8e96ea">SYS_BLKCTRL_TypeDef::BIT_CKE_PDCK</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_PDCK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1421</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af8913b6d5b47a61147b64a6585c482bf"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8913b6d5b47a61147b64a6585c482bf">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P3_1</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P3_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1781</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab73779b1924fc0aa9f92853c15045294"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab73779b1924fc0aa9f92853c15045294">SYS_BLKCTRL_TypeDef::CORE6_X4_POW_PWM_CLP</a></div><div class="ttdeci">__IO uint32_t CORE6_X4_POW_PWM_CLP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1951</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afd66e554bcf4810c3d855d6253a1fcb9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd66e554bcf4810c3d855d6253a1fcb9">SYS_BLKCTRL_TypeDef::REG_0x254</a></div><div class="ttdeci">__IO uint32_t REG_0x254</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1508</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:74</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4cd2d55003bde420847119c163c5254e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4cd2d55003bde420847119c163c5254e">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P1_4</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P1_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1744</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a390c8aae26385df4d5b68d56fbadfd73"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a390c8aae26385df4d5b68d56fbadfd73">GPIO_A_8_15_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:133</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa9429b87178ce2c91d9c8ff9e5066b7d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa9429b87178ce2c91d9c8ff9e5066b7d">SYS_BLKCTRL_TypeDef::r_dsp_fast_clk_ext_num</a></div><div class="ttdeci">__IO uint32_t r_dsp_fast_clk_ext_num</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1134</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6d9519c629dc07b7973bcb3648a9eb7b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6d9519c629dc07b7973bcb3648a9eb7b">SYS_BLKCTRL_TypeDef::REG_0x208</a></div><div class="ttdeci">__IO uint32_t REG_0x208</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1171</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_a08aa47b745381158f930693c1ff14bc6"><div class="ttname"><a href="struct_i_f8080___type_def.html#a08aa47b745381158f930693c1ff14bc6">IF8080_TypeDef::RX_CNT</a></div><div class="ttdeci">__I uint32_t RX_CNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:853</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adc1678ab377cddd92ef8c503f889612b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adc1678ab377cddd92ef8c503f889612b">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_UART0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_UART0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1412</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a85c32cb93e9ec684d169a6928d1717fc"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a85c32cb93e9ec684d169a6928d1717fc">Peripheral_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:103</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8920ed7d8a3de78156fcd9def203b6e6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8920ed7d8a3de78156fcd9def203b6e6">SYS_BLKCTRL_TypeDef::ds_dtr</a></div><div class="ttdeci">__IO uint32_t ds_dtr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1924</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a09da8fb3d7798f43155a2206737ced01"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a09da8fb3d7798f43155a2206737ced01">SYS_BLKCTRL_TypeDef::CORE7_TUNE_SAW_ICLK</a></div><div class="ttdeci">__IO uint32_t CORE7_TUNE_SAW_ICLK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2557</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0849be358fcabb437f3a737d252eda4e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0849be358fcabb437f3a737d252eda4e">SYS_BLKCTRL_TypeDef::RSVD_0x214</a></div><div class="ttdeci">__IO uint32_t RSVD_0x214</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1258</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:99</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a009c1797b0babffa7431c0e23b98e663"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a009c1797b0babffa7431c0e23b98e663">SYS_BLKCTRL_TypeDef::REG_0x398</a></div><div class="ttdeci">__IO uint32_t REG_0x398</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2365</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_a68bef1da5fd164cf0f884b4209670dc8"><div class="ttname"><a href="struct_i_f8080___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">IF8080_TypeDef::FIFO</a></div><div class="ttdeci">__IO uint32_t FIFO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:846</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a42dea1689c47e58c1c3c11abacfb27e8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a42dea1689c47e58c1c3c11abacfb27e8">SYS_BLKCTRL_TypeDef::REG_GPIO_C4_7</a></div><div class="ttdeci">__IO uint32_t REG_GPIO_C4_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1765</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:88</div></div>
<div class="ttc" id="struct_r_a_n___g_e_n___type_def_html_afb0a50a6c6cc2262a6e2a5f4077d1725"><div class="ttname"><a href="struct_r_a_n___g_e_n___type_def.html#afb0a50a6c6cc2262a6e2a5f4077d1725">RAN_GEN_TypeDef::soft_rst</a></div><div class="ttdeci">__IO uint32_t soft_rst</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1099</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6b70141fb735fdd8bdd641e70b17187d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6b70141fb735fdd8bdd641e70b17187d">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P4_3</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P4_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2410</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html">PSRAMC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:3775</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a709e9addd42f7e07cfe24a34de2fe5ad"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a709e9addd42f7e07cfe24a34de2fe5ad">SYS_BLKCTRL_TypeDef::PMUX_LCD_EN</a></div><div class="ttdeci">__IO uint32_t PMUX_LCD_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1835</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html">GDMA_ChannelTypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:844</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afde4a4cc6b751cb66c2b82503c7ce934"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afde4a4cc6b751cb66c2b82503c7ce934">SYS_BLKCTRL_TypeDef::det_is_done</a></div><div class="ttdeci">__IO uint32_t det_is_done</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2105</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a525eceeac50b217d6263f9f81de4e38d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a525eceeac50b217d6263f9f81de4e38d">SYS_BLKCTRL_TypeDef::spi_dqs_dly</a></div><div class="ttdeci">__IO uint32_t spi_dqs_dly</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1919</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_ggac430a3310fbd9fe2590a025ea498cc8faf1eab28a2ed8dbf890fd4d6755c20ca7"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ggac430a3310fbd9fe2590a025ea498cc8faf1eab28a2ed8dbf890fd4d6755c20ca7">TRIGGER_MODE_EDGE</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:2642</div></div>
<div class="ttc" id="struct_i_f8080___g_d_m_a_l_l_i_o_f_t_type_def_html_a8e94328793dfb60455e7916d9da328b2"><div class="ttname"><a href="struct_i_f8080___g_d_m_a_l_l_i_o_f_t_type_def.html#a8e94328793dfb60455e7916d9da328b2">IF8080_GDMALLIOFTTypeDef::DAR_OFT</a></div><div class="ttdeci">__IO uint32_t DAR_OFT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:877</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad697876912890a7144264e825d2b99de"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad697876912890a7144264e825d2b99de">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P3_0</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P3_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1780</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a24548c6610cf0db5a8f3db862e4528ed"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a24548c6610cf0db5a8f3db862e4528ed">SYS_BLKCTRL_TypeDef::REG_GPIO6_4_6</a></div><div class="ttdeci">__IO uint32_t REG_GPIO6_4_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2464</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8e0f779dbc14e0c07a554459d4830319"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e0f779dbc14e0c07a554459d4830319">SYS_BLKCTRL_TypeDef::CORE7_POW_PWM</a></div><div class="ttdeci">__IO uint32_t CORE7_POW_PWM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2008</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea97ebd9bb25ab39cfd3d28cecd38d19ca"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea97ebd9bb25ab39cfd3d28cecd38d19ca">BAUD_RATE_1843200</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:500</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7e47875fdd6349428fc6eac5758a1308"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7e47875fdd6349428fc6eac5758a1308">SYS_BLKCTRL_TypeDef::r_FEN_PSRAM</a></div><div class="ttdeci">__IO uint32_t r_FEN_PSRAM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1841</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab158654eb4c9dc7c3fd72091e7706f9f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab158654eb4c9dc7c3fd72091e7706f9f">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P4_2</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P4_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2409</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1ceca2debad832874d77c55883083fbc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ceca2debad832874d77c55883083fbc">SYS_BLKCTRL_TypeDef::PON_SPI2_BRIDGE_EN</a></div><div class="ttdeci">__IO uint32_t PON_SPI2_BRIDGE_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2149</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae12e7e475c600eb08e965c6143e9d004"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae12e7e475c600eb08e965c6143e9d004">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P6_1</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P6_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2456</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae1d3eb90f4c7c9263e411c7eb4143894"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae1d3eb90f4c7c9263e411c7eb4143894">SYS_BLKCTRL_TypeDef::XTAL_MODE_O</a></div><div class="ttdeci">__IO uint32_t XTAL_MODE_O</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2205</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a49edd248a387447792a94ab936a19128"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a49edd248a387447792a94ab936a19128">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P5_6</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P5_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2445</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a957b807c14247e62d4f3af6ab152cbeb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a957b807c14247e62d4f3af6ab152cbeb">SYS_BLKCTRL_TypeDef::flash1_div_sel</a></div><div class="ttdeci">__IO uint32_t flash1_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2023</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af4bacf6f245cdb437dd780626900960b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af4bacf6f245cdb437dd780626900960b">SYS_BLKCTRL_TypeDef::SOC_AUDIO_CLK_CTRL_B</a></div><div class="ttdeci">__IO uint32_t SOC_AUDIO_CLK_CTRL_B</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1348</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a90ea301ba7e32fd2b798cdf676ad1770"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a90ea301ba7e32fd2b798cdf676ad1770">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P8_1</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P8_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2504</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad0baa9db3a5c4b5851df75b6ea43ffea"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0baa9db3a5c4b5851df75b6ea43ffea">SYS_BLKCTRL_TypeDef::CORE0_BYPASS_PWM_TUNE_VCL</a></div><div class="ttdeci">__IO uint32_t CORE0_BYPASS_PWM_TUNE_VCL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1540</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aebfb2a701c1350f0f155376fb99da4fb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aebfb2a701c1350f0f155376fb99da4fb">SYS_BLKCTRL_TypeDef::PON_PERI_DLYSEL_SPIM3</a></div><div class="ttdeci">__IO uint32_t PON_PERI_DLYSEL_SPIM3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2135</div></div>
<div class="ttc" id="struct_a_o_n___w_d_g___type_def_html_a09861ebc5f718f46394bf5aa71b63f3a"><div class="ttname"><a href="struct_a_o_n___w_d_g___type_def.html#a09861ebc5f718f46394bf5aa71b63f3a">AON_WDG_TypeDef::RSVD0</a></div><div class="ttdeci">uint32_t RSVD0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1071</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5cd6f6e1ab8ee52286ca89d1902405da"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5cd6f6e1ab8ee52286ca89d1902405da">SYS_BLKCTRL_TypeDef::CORE5_FPWM</a></div><div class="ttdeci">__IO uint32_t CORE5_FPWM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1641</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4dafd369b2547f093517113fc862f065"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4dafd369b2547f093517113fc862f065">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P1_7</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P1_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1747</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad333374ec9b9f7eacdc89861a7ab003e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad333374ec9b9f7eacdc89861a7ab003e">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P2_6</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P2_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1770</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a01f0ae7a402542ac99f99c9f3d9c5697"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a01f0ae7a402542ac99f99c9f3d9c5697">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P5_7</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P5_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2446</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab7a45e5f65e4b4de6713e6f5dcb07c8c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab7a45e5f65e4b4de6713e6f5dcb07c8c">SYS_BLKCTRL_TypeDef::cdp_det</a></div><div class="ttdeci">__IO uint32_t cdp_det</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2099</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6763355417060605e4b56ab2ced28957"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6763355417060605e4b56ab2ced28957">SYS_BLKCTRL_TypeDef::REG_0x20C</a></div><div class="ttdeci">__IO uint32_t REG_0x20C</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1199</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_af0eb74e0d3d6b9fffaa45c5ce1096a6c"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af0eb74e0d3d6b9fffaa45c5ce1096a6c">SoC_VENDOR_REG_TypeDef::dig_trda_int_r</a></div><div class="ttdeci">__IO uint32_t dig_trda_int_r</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2687</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a59082da14040ed6cf7410cc2d0909c42"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a59082da14040ed6cf7410cc2d0909c42">QDEC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:111</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8ba964a92f4f4e64d551a978aaf60ad0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ba964a92f4f4e64d551a978aaf60ad0">SYS_BLKCTRL_TypeDef::CORE4_POW_VDIV</a></div><div class="ttdeci">__IO uint32_t CORE4_POW_VDIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1602</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac660a67fd6c1496892bf7895bd2b8c61"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac660a67fd6c1496892bf7895bd2b8c61">SYS_BLKCTRL_TypeDef::r_SPORT2_EXT_CODEC</a></div><div class="ttdeci">__IO uint32_t r_SPORT2_EXT_CODEC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1361</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_affffbbe361c9bdf5195c6824674b0c72"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#affffbbe361c9bdf5195c6824674b0c72">SYS_BLKCTRL_TypeDef::SWR_SS_LUT_0</a></div><div class="ttdeci">__IO uint32_t SWR_SS_LUT_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2387</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a995ed337f2c882d42d1af046bfbde048"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a995ed337f2c882d42d1af046bfbde048">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P2_4</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P2_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1768</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga8e8f38ab746d5e0b897699dbdf49a5bea3d82355def5ad20aab9d23ba647b62cc"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea3d82355def5ad20aab9d23ba647b62cc">LOG_CHANNEL_UART0</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:509</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:79</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___macros_html_ga2e50fe3b26b89a3f3c1dc169f2492d78"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___macros.html#ga2e50fe3b26b89a3f3c1dc169f2492d78">BIT_SOC_ACTCK_KEYSCAN_EN</a></div><div class="ttdeci">#define BIT_SOC_ACTCK_KEYSCAN_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4068</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5da6b568d059911688030a2cfef69d4d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5da6b568d059911688030a2cfef69d4d">SYS_BLKCTRL_TypeDef::bset_dss_ready</a></div><div class="ttdeci">__IO uint32_t bset_dss_ready</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1696</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae464e510e1cf08541167de84dd7bc8a6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae464e510e1cf08541167de84dd7bc8a6">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P8_3</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P8_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2506</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acdbc922a1df533706b8c9697cfd7c2be"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acdbc922a1df533706b8c9697cfd7c2be">SYS_BLKCTRL_TypeDef::r_PON_FEN_AUDIO</a></div><div class="ttdeci">__IO uint32_t r_PON_FEN_AUDIO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1314</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a58cca89e7d8f07305396dad359e8c8a0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a58cca89e7d8f07305396dad359e8c8a0">SYS_BLKCTRL_TypeDef::CORE4_TUNE_OCP_RES</a></div><div class="ttdeci">__IO uint32_t CORE4_TUNE_OCP_RES</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1574</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af219fe9e2608b556fa543c07695bd278"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af219fe9e2608b556fa543c07695bd278">SYS_BLKCTRL_TypeDef::CORE0_BYPASS_PWM_TUNE_VCH</a></div><div class="ttdeci">__IO uint32_t CORE0_BYPASS_PWM_TUNE_VCH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1541</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad12f4d89fb2c00bb52fb1e4f796bbb24"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad12f4d89fb2c00bb52fb1e4f796bbb24">SYS_BLKCTRL_TypeDef::r_SPIC3_PULL_SEL_SIO0_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC3_PULL_SEL_SIO0_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1878</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a30762f93c0bf929dbace3226e97906b3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30762f93c0bf929dbace3226e97906b3">SYS_BLKCTRL_TypeDef::r_SPIC2_PULL_SEL_SIO3_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC2_PULL_SEL_SIO3_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1877</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ae4bb7aa1ac12fcd257d02267368128df"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae4bb7aa1ac12fcd257d02267368128df">SoC_VENDOR_REG_TypeDef::mailbox_int</a></div><div class="ttdeci">__IO uint32_t mailbox_int</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2685</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acfa0a9cbf6878bb794a016d9505fad8e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acfa0a9cbf6878bb794a016d9505fad8e">SYS_BLKCTRL_TypeDef::CORE0_TUNE_SAW_ICLK</a></div><div class="ttdeci">__IO uint32_t CORE0_TUNE_SAW_ICLK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1662</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a47d62ceb1ea0b97fe091352b1518b958"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a47d62ceb1ea0b97fe091352b1518b958">SYS_BLKCTRL_TypeDef::r_SPORT0_EXT_CODEC</a></div><div class="ttdeci">__IO uint32_t r_SPORT0_EXT_CODEC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1337</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a714fc907d1c5b7f4303e27aa7da50015"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a714fc907d1c5b7f4303e27aa7da50015">SYS_BLKCTRL_TypeDef::dummy1</a></div><div class="ttdeci">__IO uint32_t dummy1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1154</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a550c7a06d631c6903a9cba0df9fd4c14"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a550c7a06d631c6903a9cba0df9fd4c14">SYS_BLKCTRL_TypeDef::CORE5_BYPASS_PWM_TUNE_RoughSS</a></div><div class="ttdeci">__IO uint32_t CORE5_BYPASS_PWM_TUNE_RoughSS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1624</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> rtl876x.h:306</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae131285cbd8290d762e567b0a8d5f968"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae131285cbd8290d762e567b0a8d5f968">SYS_BLKCTRL_TypeDef::CORE0_TUNE_PWM_R2</a></div><div class="ttdeci">__IO uint32_t CORE0_TUNE_PWM_R2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1533</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a06c43c65d8b31d2569eaed0b206124d5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a06c43c65d8b31d2569eaed0b206124d5">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_IRRC</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_IRRC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1430</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html">SoC_VENDOR_REG_TypeDef</a></div><div class="ttdoc">SoC_VENDOR Structure. (SoC_VENDOR) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:3395</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa4923e84acf57a12c35f7e5216e06feb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa4923e84acf57a12c35f7e5216e06feb">SYS_BLKCTRL_TypeDef::CORE5_BYPASS_PWM_TUNE_POS_VREFPFM</a></div><div class="ttdeci">__IO uint32_t CORE5_BYPASS_PWM_TUNE_POS_VREFPFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1639</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:125</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a20dbbc1fa20f5c72968027db9a7809f9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a20dbbc1fa20f5c72968027db9a7809f9">SYS_BLKCTRL_TypeDef::r_SPIC0_PULL_SEL_SIO1_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC0_PULL_SEL_SIO1_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1867</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083af7f33fa618072c354353e433d357124e"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af7f33fa618072c354353e433d357124e">LPCOMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:189</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a220e1cc03132cc01689a9446c8f2880c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a220e1cc03132cc01689a9446c8f2880c">SYS_BLKCTRL_TypeDef::REG_GPIO9_4_5</a></div><div class="ttdeci">__IO uint32_t REG_GPIO9_4_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2536</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1b90b220f5253956254147c4a43906bb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1b90b220f5253956254147c4a43906bb">SYS_BLKCTRL_TypeDef::r_SPIC1_PULL_SEL_SIO2_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC1_PULL_SEL_SIO2_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1872</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a6ae5ba88b7ef0593fbc93bc37408035f"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6ae5ba88b7ef0593fbc93bc37408035f">DSP_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:113</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a5c6ce4e402b226f0a8532c2199e02b9d"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5c6ce4e402b226f0a8532c2199e02b9d">RXI300_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:89</div></div>
<div class="ttc" id="struct_r_a_n___g_e_n___type_def_html_aaf2f183e562beab2996e31a6b2d1c795"><div class="ttname"><a href="struct_r_a_n___g_e_n___type_def.html#aaf2f183e562beab2996e31a6b2d1c795">RAN_GEN_TypeDef::CTL</a></div><div class="ttdeci">__IO uint32_t CTL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1092</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a419968d4a6073a258366d7f5d3e77fd4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a419968d4a6073a258366d7f5d3e77fd4">SYS_BLKCTRL_TypeDef::PON_PERI_DLYSEL_SPIM2</a></div><div class="ttdeci">__IO uint32_t PON_PERI_DLYSEL_SPIM2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2134</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae5feab845f9ca5be8e69a8fc778e5aa0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5feab845f9ca5be8e69a8fc778e5aa0">SYS_BLKCTRL_TypeDef::fetch_sclk_phase</a></div><div class="ttdeci">__IO uint32_t fetch_sclk_phase</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1921</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abec99fd1750fdc8e32608834800286df"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abec99fd1750fdc8e32608834800286df">SYS_BLKCTRL_TypeDef::BIT_PERI_SIMC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_SIMC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1269</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a05f38ceb918e69723c28b6b632bfc002"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a05f38ceb918e69723c28b6b632bfc002">SYS_BLKCTRL_TypeDef::flash3_mux_1_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t flash3_mux_1_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2040</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1802688b3bcfde05b7b03a342da931b3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1802688b3bcfde05b7b03a342da931b3">SYS_BLKCTRL_TypeDef::CORE5_X4_PFM_COMP_IB</a></div><div class="ttdeci">__IO uint32_t CORE5_X4_PFM_COMP_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2074</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8948afa4a3c85c7adae277b22f5761fa"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8948afa4a3c85c7adae277b22f5761fa">SYS_BLKCTRL_TypeDef::PSRAM_CLK_SRC_EN</a></div><div class="ttdeci">__IO uint32_t PSRAM_CLK_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2055</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a33fb7549a84f5eff2aea3c05fc41c776"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a33fb7549a84f5eff2aea3c05fc41c776">SYS_BLKCTRL_TypeDef::BIT_PERI_IRRC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_IRRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1274</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General purpose input and output structure. (GPIO) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:3629</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:142</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aceba1070e89f838c51b23543ff7d7dc1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aceba1070e89f838c51b23543ff7d7dc1">SYS_BLKCTRL_TypeDef::CORE5_TUNE_PWM_C3</a></div><div class="ttdeci">__IO uint32_t CORE5_TUNE_PWM_C3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1620</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4850152f9e3e7490c5d43fe5b25d2671"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4850152f9e3e7490c5d43fe5b25d2671">SYS_BLKCTRL_TypeDef::CORE4_TUNE_PWM_C2</a></div><div class="ttdeci">__IO uint32_t CORE4_TUNE_PWM_C2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1579</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab0e796c13a4e941cfb86ff3416f81ea6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab0e796c13a4e941cfb86ff3416f81ea6">SYS_BLKCTRL_TypeDef::SPIC2_MASTER_EN</a></div><div class="ttdeci">__IO uint32_t SPIC2_MASTER_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1845</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0017804af665e5add323c1d73df160f8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0017804af665e5add323c1d73df160f8">SYS_BLKCTRL_TypeDef::fw_write_bus</a></div><div class="ttdeci">__IO uint32_t fw_write_bus</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2117</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a07908f3e91bf290b77eef55d0f9fbebd"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a07908f3e91bf290b77eef55d0f9fbebd">SYS_BLKCTRL_TypeDef::BIT_SOC_FLASH_3_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_FLASH_3_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1240</div></div>
<div class="ttc" id="struct_i_c_g___type_def_html"><div class="ttname"><a href="struct_i_c_g___type_def.html">ICG_TypeDef</a></div><div class="ttdoc">cache for flash </div><div class="ttdef"><b>Definition:</b> rtl876x.h:2849</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a54208654d3ac75befd80ae212f03df29"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a54208654d3ac75befd80ae212f03df29">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P5_3</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P5_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2434</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a88a88af826105a154ab047787cc3b3f5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a88a88af826105a154ab047787cc3b3f5">SYS_BLKCTRL_TypeDef::r_SPORT0_MCLK_OUT</a></div><div class="ttdeci">__IO uint32_t r_SPORT0_MCLK_OUT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1352</div></div>
<div class="ttc" id="struct_a_o_n___w_d_g___type_def_html_a343ef3c4c3290a15b4a3e57201b3e98e"><div class="ttname"><a href="struct_a_o_n___w_d_g___type_def.html#a343ef3c4c3290a15b4a3e57201b3e98e">AON_WDG_TypeDef::CNT_RELOAD</a></div><div class="ttdeci">uint32_t CNT_RELOAD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1068</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa9cf7a854faef462d3ae97165ae8e286"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa9cf7a854faef462d3ae97165ae8e286">SYS_BLKCTRL_TypeDef::r_flash1_clk_src_pll_sel</a></div><div class="ttdeci">__IO uint32_t r_flash1_clk_src_pll_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2041</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a46482f513ee00df0c29fddd13f59a091"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a46482f513ee00df0c29fddd13f59a091">MFB_DET_L_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:187</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0cda2eaa9ec18df4b65c40a76fea85ef"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0cda2eaa9ec18df4b65c40a76fea85ef">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_TIMER_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_TIMER_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1388</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adeba2b9f3c3a2920f6f446473afdf975"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adeba2b9f3c3a2920f6f446473afdf975">SYS_BLKCTRL_TypeDef::CORE6_XTAL_OV_RATIO</a></div><div class="ttdeci">__IO uint32_t CORE6_XTAL_OV_RATIO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1968</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ace70d972579361c15f2ab8371a560121"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ace70d972579361c15f2ab8371a560121">SYS_BLKCTRL_TypeDef::REG_0x2D4</a></div><div class="ttdeci">__IO uint32_t REG_0x2D4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2050</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6cfc3d9fd00c64994bd149637c57fed1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6cfc3d9fd00c64994bd149637c57fed1">SYS_BLKCTRL_TypeDef::psram_clk_src_sel_1</a></div><div class="ttdeci">__IO uint32_t psram_clk_src_sel_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2056</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a646e26459c855e40ec824c3977c0d197"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a646e26459c855e40ec824c3977c0d197">SYS_BLKCTRL_TypeDef::bset_dss_wsort_go</a></div><div class="ttdeci">__IO uint32_t bset_dss_wsort_go</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1695</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_a475f038a4cfec6b1d7d537dde1db09ca"><div class="ttname"><a href="struct_i_f8080___type_def.html#a475f038a4cfec6b1d7d537dde1db09ca">IF8080_TypeDef::TX_CNT</a></div><div class="ttdeci">__I uint32_t TX_CNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:850</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_af19c8489e7896cb335c20d2fce278cf6"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af19c8489e7896cb335c20d2fce278cf6">SoC_VENDOR_REG_TypeDef::bluewiz_intr_r</a></div><div class="ttdeci">__IO uint32_t bluewiz_intr_r</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2722</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab77c5de54e204cf29fbe3322db696ef8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab77c5de54e204cf29fbe3322db696ef8">SYS_BLKCTRL_TypeDef::CORE7_TUNE_PWM_C1</a></div><div class="ttdeci">__IO uint32_t CORE7_TUNE_PWM_C1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1987</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a82b0f74f1b23bd16468bc95f0188497e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a82b0f74f1b23bd16468bc95f0188497e">SYS_BLKCTRL_TypeDef::CORE4_POW_PWM</a></div><div class="ttdeci">__IO uint32_t CORE4_POW_PWM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1601</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a592353040f40d443d2b9feb32778a00a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a592353040f40d443d2b9feb32778a00a">SYS_BLKCTRL_TypeDef::PLL_CKO2_READY</a></div><div class="ttdeci">__IO uint32_t PLL_CKO2_READY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2201</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad22e4d9584a56c89cdd7387d96ab00fc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad22e4d9584a56c89cdd7387d96ab00fc">SYS_BLKCTRL_TypeDef::REG_0x3A4</a></div><div class="ttdeci">__IO uint32_t REG_0x3A4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2393</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3fccfc2e5ba2896a54b01e26830feec8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3fccfc2e5ba2896a54b01e26830feec8">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P1_2</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P1_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1734</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afbda30a0363ae1afc592af460b007489"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afbda30a0363ae1afc592af460b007489">SYS_BLKCTRL_TypeDef::flash2_mux_1_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t flash2_mux_1_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2034</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a882cc347287e8d2cd0ce4987f9609b70"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a882cc347287e8d2cd0ce4987f9609b70">SoC_VENDOR_REG_TypeDef::flash_pwr_intr</a></div><div class="ttdeci">__IO uint32_t flash_pwr_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2703</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_aab6e57de9accaf9c2c24a5f70b948161"><div class="ttname"><a href="struct_i_f8080___type_def.html#aab6e57de9accaf9c2c24a5f70b948161">IF8080_TypeDef::CFG</a></div><div class="ttdeci">__IO uint32_t CFG</div><div class="ttdef"><b>Definition:</b> rtl876x.h:845</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae96a9a34aeaebde86a55166113a552c9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae96a9a34aeaebde86a55166113a552c9">SYS_BLKCTRL_TypeDef::r_SPIC2_PULL_SEL_SIO1_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC2_PULL_SEL_SIO1_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1875</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea54ca2dd6690cb30ad6bb63a73b9fcc95"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea54ca2dd6690cb30ad6bb63a73b9fcc95">BAUD_RATE_1444400</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:498</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad0f82b50f6c5b7112b28ac3f82100b37"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0f82b50f6c5b7112b28ac3f82100b37">SYS_BLKCTRL_TypeDef::r_SPORT1_EXT_CODEC</a></div><div class="ttdeci">__IO uint32_t r_SPORT1_EXT_CODEC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1357</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5674aae5f88511272e505ef49e4843d6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5674aae5f88511272e505ef49e4843d6">SYS_BLKCTRL_TypeDef::XTAL_PDCK</a></div><div class="ttdeci">__IO uint32_t XTAL_PDCK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2211</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa5a3b804131df521c8a527e97e928cb8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa5a3b804131df521c8a527e97e928cb8">SYS_BLKCTRL_TypeDef::CORE5_TUNE_PWM_C1</a></div><div class="ttdeci">__IO uint32_t CORE5_TUNE_PWM_C1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1622</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a00fdc90cd22f7debeafd56af9baa8351"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a00fdc90cd22f7debeafd56af9baa8351">SYS_BLKCTRL_TypeDef::REG_GPIO_E4_5</a></div><div class="ttdeci">__IO uint32_t REG_GPIO_E4_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1813</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1ad4fdb3cf85855f43174a6141193f1b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ad4fdb3cf85855f43174a6141193f1b">SYS_BLKCTRL_TypeDef::AUTO_SW_PAR7_63_32</a></div><div class="ttdeci">__IO uint32_t AUTO_SW_PAR7_63_32</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2000</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4d724f773309013be35d40badf087407"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d724f773309013be35d40badf087407">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P8_4</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P8_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2515</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gac430a3310fbd9fe2590a025ea498cc8f"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gac430a3310fbd9fe2590a025ea498cc8f">TRIGGER_MODE</a></div><div class="ttdeci">TRIGGER_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2639</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad2b53982fe935d9a978f75b4b3283943"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2b53982fe935d9a978f75b4b3283943">SYS_BLKCTRL_TypeDef::CORE7_X4_POW_PWM_CLP</a></div><div class="ttdeci">__IO uint32_t CORE7_X4_POW_PWM_CLP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1993</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac90f81e418a17f116eb649bbfd233937"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac90f81e418a17f116eb649bbfd233937">SYS_BLKCTRL_TypeDef::CORE4_XTAL_OV_MODE</a></div><div class="ttdeci">__IO uint32_t CORE4_XTAL_OV_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1605</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6b22326a11d273c8676848dc56c8006a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6b22326a11d273c8676848dc56c8006a">SYS_BLKCTRL_TypeDef::CORE0_X4_PWM_COMP_IB</a></div><div class="ttdeci">__IO uint32_t CORE0_X4_PWM_COMP_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1542</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867eafd6531f426e039a98d4615e3e9e8bd8e"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eafd6531f426e039a98d4615e3e9e8bd8e">BAUD_RATE_76800</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:488</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5ab27ccae84b8e008093eb2a6bb6e2f9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ab27ccae84b8e008093eb2a6bb6e2f9">SYS_BLKCTRL_TypeDef::CORE5_BYPASS_PWM_TUNE_POS_VREFOCP</a></div><div class="ttdeci">__IO uint32_t CORE5_BYPASS_PWM_TUNE_POS_VREFOCP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1640</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a38ab76e39b652cd22bc1e6335033fa21"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a38ab76e39b652cd22bc1e6335033fa21">SoC_VENDOR_REG_TypeDef::BT_MAC_interrupt</a></div><div class="ttdeci">__IO uint32_t BT_MAC_interrupt</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2718</div></div>
<div class="ttc" id="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def_html"><div class="ttname"><a href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html">DEBOUNCE_CLK_SET_TypeDef</a></div><div class="ttdoc">Clock Debounce. (Clock Debounce) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:2584</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8384130cfddbd5f7cade8b16a62cb679"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8384130cfddbd5f7cade8b16a62cb679">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_HCI</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_HCI</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1415</div></div>
<div class="ttc" id="struct_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_d_g___type_def.html">WDG_TypeDef</a></div><div class="ttdoc">Watch Dog Structure. (WDG) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1072</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4d1b60405a8c14b8e51b6e8441cf3c98"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d1b60405a8c14b8e51b6e8441cf3c98">SYS_BLKCTRL_TypeDef::CORE6_TUNE_PWM_C2</a></div><div class="ttdeci">__IO uint32_t CORE6_TUNE_PWM_C2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1944</div></div>
<div class="ttc" id="union_d_e_v_i_c_e___i_n_f_o_html"><div class="ttname"><a href="union_d_e_v_i_c_e___i_n_f_o.html">DEVICE_INFO</a></div><div class="ttdef"><b>Definition:</b> app_ota.h:280</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af656cfaee2afd518658ef12cf828ddc2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af656cfaee2afd518658ef12cf828ddc2">SYS_BLKCTRL_TypeDef::r_bus_slow_sel</a></div><div class="ttdeci">__IO uint32_t r_bus_slow_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1133</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a31bb487d177289494c9b9e0e49e16d1e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31bb487d177289494c9b9e0e49e16d1e">SYS_BLKCTRL_TypeDef::PMUX_GPIO_ADC_3</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_ADC_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1711</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a143cd50eeee97dd87cc4552bab61f927"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a143cd50eeee97dd87cc4552bab61f927">SYS_BLKCTRL_TypeDef::REG_PERI_PWM3_DZONE_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_PERI_PWM3_DZONE_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2326</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4a41f2d026394b544ff3266adb71fca6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4a41f2d026394b544ff3266adb71fca6">SYS_BLKCTRL_TypeDef::r_flash2_clk_src_pll_sel</a></div><div class="ttdeci">__IO uint32_t r_flash2_clk_src_pll_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2042</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae8b07d7955742933f1726edbc310533a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae8b07d7955742933f1726edbc310533a">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P2_1</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P2_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1757</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa8675426406e8d9698c3b44cb9cf4fe0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8675426406e8d9698c3b44cb9cf4fe0">SYS_BLKCTRL_TypeDef::CORE6_TUNE_PWM_C3</a></div><div class="ttdeci">__IO uint32_t CORE6_TUNE_PWM_C3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1943</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a36b376cb2cc3071d53471f4f69daf4fb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a36b376cb2cc3071d53471f4f69daf4fb">SYS_BLKCTRL_TypeDef::REG_DSS_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_DSS_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1676</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad647dc08fcad8cd6bf73a7658352cd7e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad647dc08fcad8cd6bf73a7658352cd7e">SYS_BLKCTRL_TypeDef::AUTO_SW_PAR4_79_64_AUTO_SW_PAR0_79_64</a></div><div class="ttdeci">__IO uint32_t AUTO_SW_PAR4_79_64_AUTO_SW_PAR0_79_64</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1655</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to digital converter. (ADC) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:714</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac3495292e771457e5edab7b977f02944"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac3495292e771457e5edab7b977f02944">SYS_BLKCTRL_TypeDef::CORE5_BYPASS_PWM_TUNE_VCL</a></div><div class="ttdeci">__IO uint32_t CORE5_BYPASS_PWM_TUNE_VCL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1625</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afac246d283f7edc317e809a19c22329c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afac246d283f7edc317e809a19c22329c">SYS_BLKCTRL_TypeDef::PMUX_DBG_MODE_SEL</a></div><div class="ttdeci">__IO uint32_t PMUX_DBG_MODE_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1839</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa16b44d6fcf613c68b5072a2fdfde95d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa16b44d6fcf613c68b5072a2fdfde95d">SYS_BLKCTRL_TypeDef::REG_GPIO_D4_7</a></div><div class="ttdeci">__IO uint32_t REG_GPIO_D4_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1789</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acebee71ded29c3f3b255d1922cc884a3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acebee71ded29c3f3b255d1922cc884a3">SYS_BLKCTRL_TypeDef::CORE6_TUNE_PWM_R1</a></div><div class="ttdeci">__IO uint32_t CORE6_TUNE_PWM_R1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1942</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_gaf276b308860b3a38b8325fea9bc7752c"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#gaf276b308860b3a38b8325fea9bc7752c">btaon_fast_write_8b</a></div><div class="ttdeci">void btaon_fast_write_8b(uint16_t offset, uint8_t data)</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:132</div></div>
<div class="ttc" id="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def_html_a002aab6d34c72f4d93d43bdfec252801"><div class="ttname"><a href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#a002aab6d34c72f4d93d43bdfec252801">DEBOUNCE_CLK_SET_TypeDef::dbnc_div_sel</a></div><div class="ttdeci">__IO uint32_t dbnc_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2592</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae69394b75f96233a875a66526117439a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae69394b75f96233a875a66526117439a">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_QDEC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_QDEC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1449</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a364c968f25349fba48af60dceef8e241"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a364c968f25349fba48af60dceef8e241">SYS_BLKCTRL_TypeDef::pdck_state_3_0</a></div><div class="ttdeci">__IO uint32_t pdck_state_3_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2224</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a16ea9277a82c810f43d255b403a995bb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16ea9277a82c810f43d255b403a995bb">SYS_BLKCTRL_TypeDef::CORE4_TUNE_PWM_C1</a></div><div class="ttdeci">__IO uint32_t CORE4_TUNE_PWM_C1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1580</div></div>
<div class="ttc" id="struct_i_f8080___g_d_m_a_l_l_i_type_def_html"><div class="ttname"><a href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html">IF8080_GDMALLITypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:859</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a23f61d8e1332951273d8aad538c37b9d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a23f61d8e1332951273d8aad538c37b9d">SYS_BLKCTRL_TypeDef::CORE4_X4_TUNE_VDIV_Bit7_Bit1</a></div><div class="ttdeci">__IO uint32_t CORE4_X4_TUNE_VDIV_Bit7_Bit1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1596</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a31d576f3d78e5a5613c5bd58e2feef68"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31d576f3d78e5a5613c5bd58e2feef68">SYS_BLKCTRL_TypeDef::BIT_PERI_GPIO_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GPIO_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1303</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a17fd4258b89edd51e0b0d7cb912e6505"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a17fd4258b89edd51e0b0d7cb912e6505">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P5_4</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P5_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2443</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_add830d4e1afdc73832dfa6efd6a0ccd5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#add830d4e1afdc73832dfa6efd6a0ccd5">SYS_BLKCTRL_TypeDef::CORE7_TUNE_PWM_R3</a></div><div class="ttdeci">__IO uint32_t CORE7_TUNE_PWM_R3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1982</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abd2ab505ee937525581f031566797f76"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd2ab505ee937525581f031566797f76">SYS_BLKCTRL_TypeDef::Dummy7</a></div><div class="ttdeci">__IO uint32_t Dummy7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1254</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afea1844c2c0a2bff91196c186cc65665"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afea1844c2c0a2bff91196c186cc65665">SYS_BLKCTRL_TypeDef::CORE7_FPWM</a></div><div class="ttdeci">__IO uint32_t CORE7_FPWM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2006</div></div>
<div class="ttc" id="struct_a_o_n___w_d_g___type_def_html_ab33ce1bd0d8cddf31597d60b75dab0af"><div class="ttname"><a href="struct_a_o_n___w_d_g___type_def.html#ab33ce1bd0d8cddf31597d60b75dab0af">AON_WDG_TypeDef::RST_LVL</a></div><div class="ttdeci">uint32_t RST_LVL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1065</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a282269201d29c25486d517002fc124a7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a282269201d29c25486d517002fc124a7">SYS_BLKCTRL_TypeDef::flash2_clk_src_sel_1</a></div><div class="ttdeci">__IO uint32_t flash2_clk_src_sel_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2032</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a949f3b2659549aa39f793806eac582b4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a949f3b2659549aa39f793806eac582b4">SYS_BLKCTRL_TypeDef::DUMMY5</a></div><div class="ttdeci">__IO uint32_t DUMMY5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1243</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8da0642ae289e286fcc2a456e3fb2927"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8da0642ae289e286fcc2a456e3fb2927">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P5_1</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P5_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2432</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:95</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aeb41fded7118beab17c760290757e88a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb41fded7118beab17c760290757e88a">SYS_BLKCTRL_TypeDef::AUTO_SW_PAR0_31_0</a></div><div class="ttdeci">__IO uint32_t AUTO_SW_PAR0_31_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1528</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ade2429c3dc4ae55be7324c5877c5b874"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ade2429c3dc4ae55be7324c5877c5b874">SYS_BLKCTRL_TypeDef::PON_SPI0_MST</a></div><div class="ttdeci">__IO uint32_t PON_SPI0_MST</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2146</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea898ba6663d6d3d352b2419e6e2d7459a"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea898ba6663d6d3d352b2419e6e2d7459a">BAUD_RATE_1382400</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:497</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa1d531e9a7b3916cba0c378ae2ef8369"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa1d531e9a7b3916cba0c378ae2ef8369">SYS_BLKCTRL_TypeDef::BIT_PERI_LCD_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_LCD_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1270</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab1974ea9d38f38a2c949dbc385f1d9e2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1974ea9d38f38a2c949dbc385f1d9e2">SYS_BLKCTRL_TypeDef::XTAL_CTRL_DEBUG_OUT_7_5</a></div><div class="ttdeci">__IO uint32_t XTAL_CTRL_DEBUG_OUT_7_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2204</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2863bfbf34a646b7d61df8ff1f26640f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2863bfbf34a646b7d61df8ff1f26640f">SYS_BLKCTRL_TypeDef::PESOC_CLK_CTRL</a></div><div class="ttdeci">__IO uint32_t PESOC_CLK_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1370</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:96</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6be717cbbe73ab7576ce74d8c3a61cf9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6be717cbbe73ab7576ce74d8c3a61cf9">SYS_BLKCTRL_TypeDef::OFF_MEM_PWR_CRTL</a></div><div class="ttdeci">__IO uint32_t OFF_MEM_PWR_CRTL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1484</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae546121bb562012081bf78f150be7ae4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae546121bb562012081bf78f150be7ae4">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P1_1</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P1_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1733</div></div>
<div class="ttc" id="struct_t_i_m___channels_type_def_html"><div class="ttname"><a href="struct_t_i_m___channels_type_def.html">TIM_ChannelsTypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:759</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2ea6ae8b28af35af350f60bc1e3dbeea"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2ea6ae8b28af35af350f60bc1e3dbeea">SYS_BLKCTRL_TypeDef::SWR_SS_CONFIG</a></div><div class="ttdeci">__IO uint32_t SWR_SS_CONFIG</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2377</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a462ddfb717370f878ca80e5261d6a215"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a462ddfb717370f878ca80e5261d6a215">SYS_BLKCTRL_TypeDef::REG_GPIO_E0_3</a></div><div class="ttdeci">__IO uint32_t REG_GPIO_E0_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1801</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac2afef24cc0765063d8179bb46e46386"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac2afef24cc0765063d8179bb46e46386">SYS_BLKCTRL_TypeDef::reg_trigger_reset_km4</a></div><div class="ttdeci">__IO uint32_t reg_trigger_reset_km4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1522</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afb0c466610f3e68fafdaadb55d1125e9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afb0c466610f3e68fafdaadb55d1125e9">SYS_BLKCTRL_TypeDef::REG_PERI_GTIMER_CLK_SRC1</a></div><div class="ttdeci">__IO uint32_t REG_PERI_GTIMER_CLK_SRC1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2270</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a77805deab36c585ba9c16fd270de29a8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a77805deab36c585ba9c16fd270de29a8">SYS_BLKCTRL_TypeDef::r_SPORT2_PLL_CLK_SEL</a></div><div class="ttdeci">__IO uint32_t r_SPORT2_PLL_CLK_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1359</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html">RTC_LED_TypeDef</a></div><div class="ttdoc">SLEEP MODE LED (RTC) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:998</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga8e8f38ab746d5e0b897699dbdf49a5bea49723973edfcc54cf1909e82be2fe07c"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea49723973edfcc54cf1909e82be2fe07c">LOG_CHANNEL_UART2</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:511</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aae08393ada7e372b30cc96c544e7fcaa"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aae08393ada7e372b30cc96c544e7fcaa">GPIO_B_0_7_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:122</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aba89d068011346086a80a036d92e0c86"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aba89d068011346086a80a036d92e0c86">SYS_BLKCTRL_TypeDef::CORE0_BYPASS_PWM_TUNE_POS_VREFOCP</a></div><div class="ttdeci">__IO uint32_t CORE0_BYPASS_PWM_TUNE_POS_VREFOCP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1555</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6d8c42395e7de65eddc9c8f5c64746ed"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6d8c42395e7de65eddc9c8f5c64746ed">SYS_BLKCTRL_TypeDef::CORE6_BYPASS_PWM_TUNE_VCL</a></div><div class="ttdeci">__IO uint32_t CORE6_BYPASS_PWM_TUNE_VCL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1948</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_ab7d73f559dde37f86a6e43664c0163a4"><div class="ttname"><a href="struct_i_f8080___type_def.html#ab7d73f559dde37f86a6e43664c0163a4">IF8080_TypeDef::RXDATA</a></div><div class="ttdeci">__I uint32_t RXDATA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:848</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a2a8747999dfa0d63f4330ad18d18924c"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a2a8747999dfa0d63f4330ad18d18924c">SoC_VENDOR_REG_TypeDef::Wdt_to</a></div><div class="ttdeci">__IO uint32_t Wdt_to</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2673</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af8883b89e23edc9c722c64ff92966fa9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8883b89e23edc9c722c64ff92966fa9">SYS_BLKCTRL_TypeDef::CORE5_TUNE_PFM_VREFOCPPFM</a></div><div class="ttdeci">__IO uint32_t CORE5_TUNE_PFM_VREFOCPPFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2075</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html"><div class="ttname"><a href="struct_r_x_i300___typedef.html">RXI300_Typedef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:4071</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:141</div></div>
<div class="ttc" id="struct_r_a_n___g_e_n___type_def_html_aca562ea62e2d3bc9a0291fb4f35a2398"><div class="ttname"><a href="struct_r_a_n___g_e_n___type_def.html#aca562ea62e2d3bc9a0291fb4f35a2398">RAN_GEN_TypeDef::POLYNOMIAL</a></div><div class="ttdeci">__IO uint32_t POLYNOMIAL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1103</div></div>
<div class="ttc" id="struct_p_w_m___type_def_html"><div class="ttname"><a href="struct_p_w_m___type_def.html">PWM_TypeDef</a></div><div class="ttdoc">PWM. </div><div class="ttdef"><b>Definition:</b> rtl876x.h:3657</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1434c2e09edc4b9b9f4a3be79c9f014c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1434c2e09edc4b9b9f4a3be79c9f014c">SYS_BLKCTRL_TypeDef::Dummy2</a></div><div class="ttdeci">__IO uint32_t Dummy2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1236</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aba763e449e2a3394842510823e5ff3fb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aba763e449e2a3394842510823e5ff3fb">SYS_BLKCTRL_TypeDef::SWR_SS_LUT_1</a></div><div class="ttdeci">__IO uint32_t SWR_SS_LUT_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2396</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a5827a2b634cbd1972cfaef13d7663c91"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5827a2b634cbd1972cfaef13d7663c91">System_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:84</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3">TRNG_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:129</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a1262890b2c0f3f380913e71be9c66588"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1262890b2c0f3f380913e71be9c66588">USB_UTMI_SUSPEND_N_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:207</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2612ecc4a1633312b549f85a8ce384f2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2612ecc4a1633312b549f85a8ce384f2">SYS_BLKCTRL_TypeDef::DUMMY</a></div><div class="ttdeci">__IO uint32_t DUMMY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1373</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a99adff6240f1591ac26242f041ab8fa0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a99adff6240f1591ac26242f041ab8fa0">SYS_BLKCTRL_TypeDef::PON_SPI0_H2S_BRG_EN</a></div><div class="ttdeci">__IO uint32_t PON_SPI0_H2S_BRG_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2150</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4967b41c920a372bb701dd687216f346"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4967b41c920a372bb701dd687216f346">SYS_BLKCTRL_TypeDef::AAC_CTRL_1</a></div><div class="ttdeci">__IO uint32_t AAC_CTRL_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2177</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> rtl876x.h:750</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acd10b2a8bdec72782b8e7439458f75e5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acd10b2a8bdec72782b8e7439458f75e5">SYS_BLKCTRL_TypeDef::timer_clk_src_pll_sel</a></div><div class="ttdeci">__IO uint32_t timer_clk_src_pll_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2261</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_aac65607b5c2b09ecb3cff0e5b4daafd6"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aac65607b5c2b09ecb3cff0e5b4daafd6">SoC_VENDOR_REG_TypeDef::Wdt_mode</a></div><div class="ttdeci">__IO uint32_t Wdt_mode</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2672</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a402fd0b41d96a6c54515cff89fb13217"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a402fd0b41d96a6c54515cff89fb13217">SYS_BLKCTRL_TypeDef::CORE4_TUNE_PWM_R1</a></div><div class="ttdeci">__IO uint32_t CORE4_TUNE_PWM_R1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1577</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aea3a379eaa6893dcf628f0b7f316881b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea3a379eaa6893dcf628f0b7f316881b">SYS_BLKCTRL_TypeDef::CORE7_BYPASS_PWM_BYPASS_RoughSS</a></div><div class="ttdeci">__IO uint32_t CORE7_BYPASS_PWM_BYPASS_RoughSS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1988</div></div>
<div class="ttc" id="struct_i_f8080___g_d_m_a_l_l_i_type_def_html_a03a428b9768794844191fe61a3e27f87"><div class="ttname"><a href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#a03a428b9768794844191fe61a3e27f87">IF8080_GDMALLITypeDef::SAR</a></div><div class="ttdeci">__IO uint32_t SAR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:861</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aadc3b9c806bf0bc59e2d092bfe79bd8d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aadc3b9c806bf0bc59e2d092bfe79bd8d">SYS_BLKCTRL_TypeDef::CORE7_TUNE_PWM_C3</a></div><div class="ttdeci">__IO uint32_t CORE7_TUNE_PWM_C3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1985</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3bc807353e2e6eaf3883033a1798a22f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3bc807353e2e6eaf3883033a1798a22f">SYS_BLKCTRL_TypeDef::CORE6_X4_TUNE_VDIV_Bit7_Bit1</a></div><div class="ttdeci">__IO uint32_t CORE6_X4_TUNE_VDIV_Bit7_Bit1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1961</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867eac08edbb5a7b57249f66cf6c6c24273d5"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eac08edbb5a7b57249f66cf6c6c24273d5">BAUD_RATE_14400</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:483</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:86</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a6dc685356a62f8c9ad22aa14e6532917"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6dc685356a62f8c9ad22aa14e6532917">GPIO_A_24_31_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:135</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a576c65e143dd14e871d053c338d293d3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a576c65e143dd14e871d053c338d293d3">SYS_BLKCTRL_TypeDef::PMUX_GPIO_ADC_0</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_ADC_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1708</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3190b2e23a8c458d10261df2fedd6381"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3190b2e23a8c458d10261df2fedd6381">SYS_BLKCTRL_TypeDef::REG_GPIO_A4_7</a></div><div class="ttdeci">__IO uint32_t REG_GPIO_A4_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1717</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afc22197b881d7141710b4a6b218c7f40"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afc22197b881d7141710b4a6b218c7f40">SYS_BLKCTRL_TypeDef::r_timer_div1_en</a></div><div class="ttdeci">__IO uint32_t r_timer_div1_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2301</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa624ae1c9e6854bd5441ca1237123f9b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa624ae1c9e6854bd5441ca1237123f9b">SYS_BLKCTRL_TypeDef::CORE0_XTAL_OV_RATIO</a></div><div class="ttdeci">__IO uint32_t CORE0_XTAL_OV_RATIO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1560</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a15687ca34522b99ef8b3d4df089746c4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a15687ca34522b99ef8b3d4df089746c4">SYS_BLKCTRL_TypeDef::BIT_SOC_CAP_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_CAP_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1253</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_af5bb4b1e9fcc957bdc87319a1fd0569f"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#af5bb4b1e9fcc957bdc87319a1fd0569f">GDMA_TypeDef::RSVD29</a></div><div class="ttdeci">uint32_t RSVD29</div><div class="ttdef"><b>Definition:</b> rtl876x.h:802</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_ga63c9bc2afbbe1e6dce74376515060f3f"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#ga63c9bc2afbbe1e6dce74376515060f3f">btaon_fast_write</a></div><div class="ttdeci">void btaon_fast_write(uint16_t offset, uint16_t data)</div><div class="ttdoc">Write data to aon register. </div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7c660e4156595a7750a6fbcff1b8ad00"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7c660e4156595a7750a6fbcff1b8ad00">SYS_BLKCTRL_TypeDef::REG_GPIO_B4_7</a></div><div class="ttdeci">__IO uint32_t REG_GPIO_B4_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1741</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af11bff935d6968e421b984b06cee868c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af11bff935d6968e421b984b06cee868c">SYS_BLKCTRL_TypeDef::r_PLL_DIV2_SETTING</a></div><div class="ttdeci">__IO uint32_t r_PLL_DIV2_SETTING</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1342</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7b9bd8a8619afef872f07d17e88a0f64"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7b9bd8a8619afef872f07d17e88a0f64">SYS_BLKCTRL_TypeDef::km4_warm_rst_n_from_reg</a></div><div class="ttdeci">__I uint32_t km4_warm_rst_n_from_reg</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1521</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a40364155a4c3000b805c604c573492de"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a40364155a4c3000b805c604c573492de">SYS_BLKCTRL_TypeDef::BIT_DATA_MEM_EN</a></div><div class="ttdeci">__IO uint32_t BIT_DATA_MEM_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1292</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a485672b248cf23cce023882a2a9c9edf"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a485672b248cf23cce023882a2a9c9edf">SYS_BLKCTRL_TypeDef::CORE4_X4_PWM_COMP_IB</a></div><div class="ttdeci">__IO uint32_t CORE4_X4_PWM_COMP_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1585</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_ae845b86e973b4bf8a33c447c261633f6"><div class="ttname"><a href="struct_i_f8080___type_def.html#ae845b86e973b4bf8a33c447c261633f6">IF8080_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:842</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7ad097c82f94bebdce82d27f6f048a31"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7ad097c82f94bebdce82d27f6f048a31">SYS_BLKCTRL_TypeDef::PMUX_TEST_MODE_EN</a></div><div class="ttdeci">__IO uint32_t PMUX_TEST_MODE_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1830</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af8ebe2a84c929f32e1b0bc518ee7f5b2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8ebe2a84c929f32e1b0bc518ee7f5b2">SYS_BLKCTRL_TypeDef::SOC_CHARGER_DET_B</a></div><div class="ttdeci">__IO uint32_t SOC_CHARGER_DET_B</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2114</div></div>
<div class="ttc" id="struct_p_h_e_r_i_o_n___type_def_html_a4dbab0167248359b1d0ff5fd43b9ab98"><div class="ttname"><a href="struct_p_h_e_r_i_o_n___type_def.html#a4dbab0167248359b1d0ff5fd43b9ab98">PHERION_TypeDef::SYS_CLK_SEL_3</a></div><div class="ttdeci">__IO uint32_t SYS_CLK_SEL_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2608</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a553d444a7c162b5ab8949943f75e2ae8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a553d444a7c162b5ab8949943f75e2ae8">SYS_BLKCTRL_TypeDef::PMUX_DBG_FLASH_INF_EN</a></div><div class="ttdeci">__IO uint32_t PMUX_DBG_FLASH_INF_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1832</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa8b8b1c7a3aea1a625343ba5e94d6909"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8b8b1c7a3aea1a625343ba5e94d6909">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_GPIO1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_GPIO1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1395</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7c0a820728191b3dca9ad01718753b5b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7c0a820728191b3dca9ad01718753b5b">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P9_2</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P9_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2529</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a77cc01964f8f12b32f63afc80c08b087"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a77cc01964f8f12b32f63afc80c08b087">SYS_BLKCTRL_TypeDef::CORE7_TUNE_HVD17_IB</a></div><div class="ttdeci">__IO uint32_t CORE7_TUNE_HVD17_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2554</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a893aa22df09e442d887fb5dc3f632d66"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a893aa22df09e442d887fb5dc3f632d66">SYS_BLKCTRL_TypeDef::CORE6_FPWM</a></div><div class="ttdeci">__IO uint32_t CORE6_FPWM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1964</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4c852b57cc803c9300d2ad7d473d0a46"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4c852b57cc803c9300d2ad7d473d0a46">SYS_BLKCTRL_TypeDef::r_CLK_EN_SPORT_40M</a></div><div class="ttdeci">__IO uint32_t r_CLK_EN_SPORT_40M</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1322</div></div>
<div class="ttc" id="struct_a_o_n___w_d_g___type_def_html"><div class="ttname"><a href="struct_a_o_n___w_d_g___type_def.html">AON_WDG_TypeDef</a></div><div class="ttdoc">AON Watchdog. </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1054</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a69e017294b9e1e54450d94c0c691aa0f"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a69e017294b9e1e54450d94c0c691aa0f">ASRC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:142</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aaad7045e3b9423e6334de87d5148343d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaad7045e3b9423e6334de87d5148343d">SYS_BLKCTRL_TypeDef::PMUX_SDIO_EN</a></div><div class="ttdeci">__IO uint32_t PMUX_SDIO_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1902</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a188ce125cbfdae9a544c17a69bb71ef4"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a188ce125cbfdae9a544c17a69bb71ef4">SPORT0_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:204</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abb1c217ff786619c08661f0e8f1fa9f1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abb1c217ff786619c08661f0e8f1fa9f1">SYS_BLKCTRL_TypeDef::REG_GPIO4_2_4_7</a></div><div class="ttdeci">__IO uint32_t REG_GPIO4_2_4_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2404</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a795d4f2242218b26ba73739590a0ff37"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a795d4f2242218b26ba73739590a0ff37">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P3_2</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P3_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1720</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af03427f495c6d8c2828af8bbf6859185"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af03427f495c6d8c2828af8bbf6859185">SYS_BLKCTRL_TypeDef::REG_GPIO8_0_3</a></div><div class="ttdeci">__IO uint32_t REG_GPIO8_0_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2500</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a20621550aa151eef3fbbe6350200aaf7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a20621550aa151eef3fbbe6350200aaf7">SYS_BLKCTRL_TypeDef::SPIC_OPI_EN</a></div><div class="ttdeci">__IO uint32_t SPIC_OPI_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1915</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a1ad818ca808cbbf83843205ec8e51b7a"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1ad818ca808cbbf83843205ec8e51b7a">SPORT2_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:198</div></div>
<div class="ttc" id="struct_r_a_n___g_e_n___type_def_html_ae64d741298dbf9d92cb3c985b49b7077"><div class="ttname"><a href="struct_r_a_n___g_e_n___type_def.html#ae64d741298dbf9d92cb3c985b49b7077">RAN_GEN_TypeDef::rsvd</a></div><div class="ttdeci">__IO uint32_t rsvd</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1100</div></div>
<div class="ttc" id="struct_a_o_n___w_d_g___type_def_html_a11b86c923e6ef27686abcf8437438a42"><div class="ttname"><a href="struct_a_o_n___w_d_g___type_def.html#a11b86c923e6ef27686abcf8437438a42">AON_WDG_TypeDef::WP</a></div><div class="ttdeci">__IO uint32_t WP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1077</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad676ed4a24ea515b67653e52be841c7e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad676ed4a24ea515b67653e52be841c7e">SYS_BLKCTRL_TypeDef::CORE6_TUNE_PWM_C1</a></div><div class="ttdeci">__IO uint32_t CORE6_TUNE_PWM_C1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1945</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a16d156a17b9b8750a1f5a48f55dd3942"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16d156a17b9b8750a1f5a48f55dd3942">SYS_BLKCTRL_TypeDef::CORE0_X4_TUNE_VDIV_Bit7_Bit1</a></div><div class="ttdeci">__IO uint32_t CORE0_X4_TUNE_VDIV_Bit7_Bit1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1553</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad5fd0aaed09530419cfa4b68536021ca"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5fd0aaed09530419cfa4b68536021ca">SYS_BLKCTRL_TypeDef::CORE5_POW_PFM</a></div><div class="ttdeci">__IO uint32_t CORE5_POW_PFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1642</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> rtl876x.h:308</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_ga15aa0855b37b44989d4dabd8ac365636"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#ga15aa0855b37b44989d4dabd8ac365636">btaon_fast_write_safe_8b</a></div><div class="ttdeci">void btaon_fast_write_safe_8b(uint16_t offset, uint8_t data)</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a11c5e8f16195d1f7ffa3a95ee08138e9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a11c5e8f16195d1f7ffa3a95ee08138e9">SYS_BLKCTRL_TypeDef::BIT_CKE_CAP</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_CAP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1423</div></div>
<div class="ttc" id="struct_a_o_n___w_d_g___type_def_html_af847f236caadf27237a39fac5385a7a0"><div class="ttname"><a href="struct_a_o_n___w_d_g___type_def.html#af847f236caadf27237a39fac5385a7a0">AON_WDG_TypeDef::RSVD1</a></div><div class="ttdeci">uint32_t RSVD1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1073</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa248723bc661d911e1025aa72b0e3197"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa248723bc661d911e1025aa72b0e3197">SYS_BLKCTRL_TypeDef::CORE4_X4_POW_PWM_CLP</a></div><div class="ttdeci">__IO uint32_t CORE4_X4_POW_PWM_CLP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1586</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0ea5cb95ab57ee76ba5e3dc5779ae159"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0ea5cb95ab57ee76ba5e3dc5779ae159">SYS_BLKCTRL_TypeDef::SPI_FLASH_SEL</a></div><div class="ttdeci">__IO uint32_t SPI_FLASH_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1892</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2c3d1a94db5310f1eec31ae97c2d0ff7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c3d1a94db5310f1eec31ae97c2d0ff7">SYS_BLKCTRL_TypeDef::CORE4_TUNE_PWM_R2</a></div><div class="ttdeci">__IO uint32_t CORE4_TUNE_PWM_R2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1576</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3eb82941b27b88a82d4952ddbbeace3d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3eb82941b27b88a82d4952ddbbeace3d">SYS_BLKCTRL_TypeDef::PMUX_GPIO_H_6</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_H_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1804</div></div>
<div class="ttc" id="struct_i_f8080___g_d_m_a_type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_i_f8080___g_d_m_a_type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">IF8080_GDMATypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:870</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aeb12c2fb53e563463497c5035a09ac9e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb12c2fb53e563463497c5035a09ac9e">SYS_BLKCTRL_TypeDef::REG_0x38C</a></div><div class="ttdeci">__IO uint32_t REG_0x38C</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2338</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a735aa19c7ebfcf3e94776453443cdaf1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a735aa19c7ebfcf3e94776453443cdaf1">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P8_5</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P8_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2516</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:128</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a74d2fd68aea8c38b2e68374ed83add28"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a74d2fd68aea8c38b2e68374ed83add28">SYS_BLKCTRL_TypeDef::CORE4_TUNE_SAW_ICLK</a></div><div class="ttdeci">__IO uint32_t CORE4_TUNE_SAW_ICLK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1668</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_a9711266df96fa56541298177724f1c31"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#a9711266df96fa56541298177724f1c31">UART_TypeDef::REG_TXDONE_INT</a></div><div class="ttdeci">__I uint32_t REG_TXDONE_INT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:434</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a4143413236e91a2d776f3e428df1c869"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a4143413236e91a2d776f3e428df1c869">SoC_VENDOR_REG_TypeDef::rxi300_intr</a></div><div class="ttdeci">__IO uint32_t rxi300_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2736</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a81af4af10b0138dc5691e1d1a094e792"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a81af4af10b0138dc5691e1d1a094e792">SYS_BLKCTRL_TypeDef::CORE4_TUNE_PWM_R3</a></div><div class="ttdeci">__IO uint32_t CORE4_TUNE_PWM_R3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1575</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:82</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:80</div></div>
<div class="ttc" id="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l_html"><div class="ttname"><a href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html">BTAON_FAST_RTC_AON_WDT_CONTROL</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:982</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a82471ed54dc385c388697a99508f552e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a82471ed54dc385c388697a99508f552e">SYS_BLKCTRL_TypeDef::r_SPIC2_PULL_SEL_SIO2_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC2_PULL_SEL_SIO2_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1876</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a0ecfc81cc13881c0671f08c2acc67d27"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0ecfc81cc13881c0671f08c2acc67d27">SDIO0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:145</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aa853674b1d857bdc362116aee03b9990"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa853674b1d857bdc362116aee03b9990">BTMAC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:86</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a51f207277615f91fb1c5d237fade8d15"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a51f207277615f91fb1c5d237fade8d15">SYS_BLKCTRL_TypeDef::REG_0x348</a></div><div class="ttdeci">__IO uint32_t REG_0x348</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2252</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a59d00e68ec6f8efd7b2fee531024886f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a59d00e68ec6f8efd7b2fee531024886f">SYS_BLKCTRL_TypeDef::dummy</a></div><div class="ttdeci">__IO uint32_t dummy</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1150</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a01e628972f427e18dec9d4cb2482623b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a01e628972f427e18dec9d4cb2482623b">SYS_BLKCTRL_TypeDef::CORE6_TUNE_SAW_ICLK</a></div><div class="ttdeci">__IO uint32_t CORE6_TUNE_SAW_ICLK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2082</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2258afbc84f5943bb5060619b427da3c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2258afbc84f5943bb5060619b427da3c">SYS_BLKCTRL_TypeDef::CORE4_FPWM</a></div><div class="ttdeci">__IO uint32_t CORE4_FPWM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1599</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5444a69b9011b25de11188a0e1735ae7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5444a69b9011b25de11188a0e1735ae7">SYS_BLKCTRL_TypeDef::r_AUDIO_CLK_FROM_PLL</a></div><div class="ttdeci">__IO uint32_t r_AUDIO_CLK_FROM_PLL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1356</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2da7bec1b51a3c769692a98d21619387"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2da7bec1b51a3c769692a98d21619387">SYS_BLKCTRL_TypeDef::CORE6_BYPASS_PWM_TUNE_VCH</a></div><div class="ttdeci">__IO uint32_t CORE6_BYPASS_PWM_TUNE_VCH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1949</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3641aaa2244513909c572015b681d909"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3641aaa2244513909c572015b681d909">SYS_BLKCTRL_TypeDef::Dummy6</a></div><div class="ttdeci">__IO uint32_t Dummy6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1249</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ad86bf8da842b86efa1571c13d4555c4a"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ad86bf8da842b86efa1571c13d4555c4a">SoC_VENDOR_REG_TypeDef::dig_lpcomp_int</a></div><div class="ttdeci">__IO uint32_t dig_lpcomp_int</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2695</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae7d8a5fa5d4e3d147b949aea62a9d3a5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae7d8a5fa5d4e3d147b949aea62a9d3a5">SYS_BLKCTRL_TypeDef::PMUX_LCD_VSYNC_DIS</a></div><div class="ttdeci">__IO uint32_t PMUX_LCD_VSYNC_DIS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1836</div></div>
<div class="ttc" id="struct_a_o_n___w_d_g___type_def_html_aa97983ec5c545f2188ba5484b1173ecf"><div class="ttname"><a href="struct_a_o_n___w_d_g___type_def.html#aa97983ec5c545f2188ba5484b1173ecf">AON_WDG_TypeDef::CRT</a></div><div class="ttdeci">__IO uint32_t CRT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1058</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ad0c6380c4ae382dfc5ab9da96d9758b7"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ad0c6380c4ae382dfc5ab9da96d9758b7">SoC_VENDOR_REG_TypeDef::timer_intr1_and_timer_intr0</a></div><div class="ttdeci">__IO uint32_t timer_intr1_and_timer_intr0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2721</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_a57996484e084b8cc5005765971c49681"><div class="ttname"><a href="struct_i_f8080___type_def.html#a57996484e084b8cc5005765971c49681">IF8080_TypeDef::CTRL1</a></div><div class="ttdeci">__IO uint32_t CTRL1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:841</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7b28c3197a8d0af8a9f6d90bacfd6a14"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7b28c3197a8d0af8a9f6d90bacfd6a14">SYS_BLKCTRL_TypeDef::r_CODEC_STANDALONE</a></div><div class="ttdeci">__IO uint32_t r_CODEC_STANDALONE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1339</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afd9b40ee809dac7396b749cf77fdcb3d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd9b40ee809dac7396b749cf77fdcb3d">SYS_BLKCTRL_TypeDef::DUMMY1</a></div><div class="ttdeci">__IO uint32_t DUMMY1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1251</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a61abb97ccc4b0aff351ed7064b624786"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61abb97ccc4b0aff351ed7064b624786">SYS_BLKCTRL_TypeDef::CORE5_TUNE_PWM_R1</a></div><div class="ttdeci">__IO uint32_t CORE5_TUNE_PWM_R1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1619</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af749834317ae7bcaa1003f3ea2a76540"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af749834317ae7bcaa1003f3ea2a76540">SYS_BLKCTRL_TypeDef::CORE0_TUNE_PWM_C1</a></div><div class="ttdeci">__IO uint32_t CORE0_TUNE_PWM_C1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1537</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a3e9bae26f484d4499b4f701a3e9aa646"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3e9bae26f484d4499b4f701a3e9aa646">Timer6_Peri_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:158</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abd5fe2a384c89f2dd92d1609de434072"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd5fe2a384c89f2dd92d1609de434072">SYS_BLKCTRL_TypeDef::SOC_FUNC_EN</a></div><div class="ttdeci">__IO uint32_t SOC_FUNC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1230</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adfef00a3041eacaf6fa6cfff9c3ae90c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adfef00a3041eacaf6fa6cfff9c3ae90c">SYS_BLKCTRL_TypeDef::offset_plus</a></div><div class="ttdeci">__IO uint32_t offset_plus</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2163</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac9546b8a2748b2794486f841db59fb6c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac9546b8a2748b2794486f841db59fb6c">SYS_BLKCTRL_TypeDef::XAAC_READY</a></div><div class="ttdeci">__IO uint32_t XAAC_READY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2181</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a858a6fafe44ee3e4a84da65fb3432fe3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a858a6fafe44ee3e4a84da65fb3432fe3">SYS_BLKCTRL_TypeDef::r_SPORT1_MCLK_OUT</a></div><div class="ttdeci">__IO uint32_t r_SPORT1_MCLK_OUT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1353</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab3300956a370838888ed3595fd43591a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab3300956a370838888ed3595fd43591a">SYS_BLKCTRL_TypeDef::CORE6_TUNE_OCP_RES</a></div><div class="ttdeci">__IO uint32_t CORE6_TUNE_OCP_RES</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1939</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a945456aa634304d9c3cb8491651d9e3c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a945456aa634304d9c3cb8491651d9e3c">SYS_BLKCTRL_TypeDef::REG_0x344</a></div><div class="ttdeci">__IO uint32_t REG_0x344</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2240</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab51358edf5752e987d1d3595ad061509"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab51358edf5752e987d1d3595ad061509">SYS_BLKCTRL_TypeDef::sdp_op5a</a></div><div class="ttdeci">__IO uint32_t sdp_op5a</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2097</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a419da4d0f1130d0a8713e6d046ed40c4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a419da4d0f1130d0a8713e6d046ed40c4">SYS_BLKCTRL_TypeDef::REG_PERI_GTIMER_CLK_SRC0</a></div><div class="ttdeci">__IO uint32_t REG_PERI_GTIMER_CLK_SRC0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2294</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af3edd83d9f5edb93df226b377bd05704"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3edd83d9f5edb93df226b377bd05704">SYS_BLKCTRL_TypeDef::r_SPIC1_PULL_SEL_SIO0_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC1_PULL_SEL_SIO0_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1870</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af7f75c6197304e2f7e524202ce0e7670"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7f75c6197304e2f7e524202ce0e7670">SYS_BLKCTRL_TypeDef::REG_0x394</a></div><div class="ttdeci">__IO uint32_t REG_0x394</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2356</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a46a3f1df10de70526f199e6e35f2edac"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a46a3f1df10de70526f199e6e35f2edac">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P6_5</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P6_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2468</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa5135d6ca1f4f86005fb2232043aa199"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa5135d6ca1f4f86005fb2232043aa199">SYS_BLKCTRL_TypeDef::PON_SPI0_BRIDGE_EN</a></div><div class="ttdeci">__IO uint32_t PON_SPI0_BRIDGE_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2147</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a406b791686e4fc15662009b29623a22c"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a406b791686e4fc15662009b29623a22c">SoC_VENDOR_REG_TypeDef::rdp_intr</a></div><div class="ttdeci">__IO uint32_t rdp_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2737</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a21b40833f2d2ed640562d209207d56e1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a21b40833f2d2ed640562d209207d56e1">SYS_BLKCTRL_TypeDef::RSVD3</a></div><div class="ttdeci">__IO uint32_t RSVD3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1224</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aef6b459d21d9b5f9178e33da14de998d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aef6b459d21d9b5f9178e33da14de998d">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P3_5</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P3_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1723</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac6a0f111ae06923e885e50da1c34d5cc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac6a0f111ae06923e885e50da1c34d5cc">SYS_BLKCTRL_TypeDef::REG_GPIO_B0_3</a></div><div class="ttdeci">__IO uint32_t REG_GPIO_B0_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1729</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a30991ee706ae51d3ba9f3ea27098b73b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30991ee706ae51d3ba9f3ea27098b73b">SYS_BLKCTRL_TypeDef::r_SPIC0_PULL_SEL_SIO0_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC0_PULL_SEL_SIO0_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1866</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a12df2cc8d500e97b1e0eb651584cc974"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a12df2cc8d500e97b1e0eb651584cc974">SYS_BLKCTRL_TypeDef::CORE6_X4_PFM_COMP_IB</a></div><div class="ttdeci">__IO uint32_t CORE6_X4_PFM_COMP_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2080</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:75</div></div>
<div class="ttc" id="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def_html_a7daa6fdecd2f20ce6ccc5cedf42a9755"><div class="ttname"><a href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#a7daa6fdecd2f20ce6ccc5cedf42a9755">DEBOUNCE_CLK_SET_TypeDef::dbnc_div_en</a></div><div class="ttdeci">__IO uint32_t dbnc_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2593</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abc7f5f175129d8bdf6a8dc0016fed586"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc7f5f175129d8bdf6a8dc0016fed586">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P6_6</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P6_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2469</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a605abe8171ac6d65a7119ff3b2dae722"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a605abe8171ac6d65a7119ff3b2dae722">SYS_BLKCTRL_TypeDef::AUTO_SW_PAR4_63_32</a></div><div class="ttdeci">__IO uint32_t AUTO_SW_PAR4_63_32</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1593</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a73c1e72cae949a74f40622752a85b432"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a73c1e72cae949a74f40622752a85b432">SYS_BLKCTRL_TypeDef::REG_GPIO_D0_3</a></div><div class="ttdeci">__IO uint32_t REG_GPIO_D0_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1777</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6ce076f6736061e67a0935052aea9b4e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6ce076f6736061e67a0935052aea9b4e">SYS_BLKCTRL_TypeDef::CORE7_TUNE_PFM_VREFOCPPFM</a></div><div class="ttdeci">__IO uint32_t CORE7_TUNE_PFM_VREFOCPPFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2556</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0ab5803ee30844e5388f609b12dab61c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0ab5803ee30844e5388f609b12dab61c">SYS_BLKCTRL_TypeDef::SLOW_CTRL</a></div><div class="ttdeci">__IO uint32_t SLOW_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1145</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_ggade8f23b378b202944f5292c75172891ba9004b2e4cd86e2bb27f54423e77c9479"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ggade8f23b378b202944f5292c75172891ba9004b2e4cd86e2bb27f54423e77c9479">EDGE_MODE_BOTH</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:2648</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea6cc95bf7a72ce1fa9633bf6cae378136"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea6cc95bf7a72ce1fa9633bf6cae378136">BAUD_RATE_153600</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:491</div></div>
<div class="ttc" id="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e_html"><div class="ttname"><a href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html">RTC_AON_WDT_CRT_TYPE</a></div><div class="ttdoc">AON Watch Dog (RTC) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:962</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083af8ec732cd2b509ea2ee6ee6a383ed07f"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af8ec732cd2b509ea2ee6ee6a383ed07f">SPORT1_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:205</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a17a33a6baf7034140eae0b6320a56f99"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a17a33a6baf7034140eae0b6320a56f99">SYS_BLKCTRL_TypeDef::GPIO_DBNC_CTRL</a></div><div class="ttdeci">__IO uint32_t GPIO_DBNC_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2243</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a958609bddbdffe6b0fbc4c8b69ad749e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a958609bddbdffe6b0fbc4c8b69ad749e">SYS_BLKCTRL_TypeDef::CORE4_BYPASS_PWM_BYPASS_RoughSS</a></div><div class="ttdeci">__IO uint32_t CORE4_BYPASS_PWM_BYPASS_RoughSS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1581</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ae64d741298dbf9d92cb3c985b49b7077"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae64d741298dbf9d92cb3c985b49b7077">SoC_VENDOR_REG_TypeDef::rsvd</a></div><div class="ttdeci">__IO uint32_t rsvd</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2725</div></div>
<div class="ttc" id="struct_i_c_g___type_def_html_a57996484e084b8cc5005765971c49681"><div class="ttname"><a href="struct_i_c_g___type_def.html#a57996484e084b8cc5005765971c49681">ICG_TypeDef::CTRL1</a></div><div class="ttdeci">__IO uint32_t CTRL1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2852</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abc1ba9739cbbd78aca627a18b24c9d5f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc1ba9739cbbd78aca627a18b24c9d5f">SYS_BLKCTRL_TypeDef::XTAL_OK</a></div><div class="ttdeci">__IO uint32_t XTAL_OK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2203</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a630756d9a816603f9bd5cec82ec5dd6d"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a630756d9a816603f9bd5cec82ec5dd6d">PTA_Mailbox_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:195</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7548a45d310696b4a539a74a67e5c4af"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7548a45d310696b4a539a74a67e5c4af">SYS_BLKCTRL_TypeDef::RSVD_0x22C</a></div><div class="ttdeci">__IO uint32_t RSVD_0x22C</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1366</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae4bcc9303d65b3a30529eec2c2452d75"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae4bcc9303d65b3a30529eec2c2452d75">SYS_BLKCTRL_TypeDef::SWR_SS_LUT_4</a></div><div class="ttdeci">__IO uint32_t SWR_SS_LUT_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2359</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3476a9a025545225a131fb0a59416e1b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3476a9a025545225a131fb0a59416e1b">SYS_BLKCTRL_TypeDef::r_CLK_EN_SPORT1</a></div><div class="ttdeci">__IO uint32_t r_CLK_EN_SPORT1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1320</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0674ff050527bcc4a5c47d728a4792f2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0674ff050527bcc4a5c47d728a4792f2">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P4_4</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P4_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2419</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af3ba5b93ba3e18ffa35156e9bfc91efe"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3ba5b93ba3e18ffa35156e9bfc91efe">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P4_6</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P4_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2421</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a07280066b994385bff43444da2c46072"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a07280066b994385bff43444da2c46072">SYS_BLKCTRL_TypeDef::CORE7_BYPASS_PWM_TUNE_POS_VREFOCP</a></div><div class="ttdeci">__IO uint32_t CORE7_BYPASS_PWM_TUNE_POS_VREFOCP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2005</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga8e8f38ab746d5e0b897699dbdf49a5bea135880b1264fb9758f44473bcfc5b839"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea135880b1264fb9758f44473bcfc5b839">LOG_CHANNEL_UART1</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:510</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a8c2b8c0d0918eb64460b00929d2e7bf2"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a8c2b8c0d0918eb64460b00929d2e7bf2">SoC_VENDOR_REG_TypeDef::gpio_intr_31_6</a></div><div class="ttdeci">__IO uint32_t gpio_intr_31_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2700</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae453159a9dce54f7f36a220e9c75a08c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae453159a9dce54f7f36a220e9c75a08c">SYS_BLKCTRL_TypeDef::REG_0x308</a></div><div class="ttdeci">__IO uint32_t REG_0x308</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2143</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a889869b0567693c3d0e087ef56d482e6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a889869b0567693c3d0e087ef56d482e6">SYS_BLKCTRL_TypeDef::CORE6_POW_PFM</a></div><div class="ttdeci">__IO uint32_t CORE6_POW_PFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1965</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a0e2530c07d39d77a64f87b3b423c2359"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0e2530c07d39d77a64f87b3b423c2359">SoC_VENDOR_REG_TypeDef::sdio_host_intr</a></div><div class="ttdeci">__IO uint32_t sdio_host_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2734</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3dd34934095fc6fa3b309083eb663db8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3dd34934095fc6fa3b309083eb663db8">SYS_BLKCTRL_TypeDef::CORE5_XTAL_OV_UNIT</a></div><div class="ttdeci">__IO uint32_t CORE5_XTAL_OV_UNIT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1646</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867eae9f8f4ee789d94a674dfb0f3139aab17"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eae9f8f4ee789d94a674dfb0f3139aab17">BAUD_RATE_1200</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:481</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae5f0ebf1e6462ab1bc206099e74c14a4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5f0ebf1e6462ab1bc206099e74c14a4">SYS_BLKCTRL_TypeDef::fetch_sclk_phase_2</a></div><div class="ttdeci">__IO uint32_t fetch_sclk_phase_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1922</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8ba73752ced62bcd8a9e4b5d7b207ea4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ba73752ced62bcd8a9e4b5d7b207ea4">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P5_5</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P5_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2444</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1987acaabc1ae3b57c14a0e22e8c35c5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1987acaabc1ae3b57c14a0e22e8c35c5">SYS_BLKCTRL_TypeDef::XTAL_GM_OUT</a></div><div class="ttdeci">__IO uint32_t XTAL_GM_OUT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2182</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real time counter 0. (RTC) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:903</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a0dfc9180e7f7930795802bbf32e5f69e"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0dfc9180e7f7930795802bbf32e5f69e">SoC_VENDOR_REG_TypeDef::rng_int</a></div><div class="ttdeci">__IO uint32_t rng_int</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2688</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:78</div></div>
<div class="ttc" id="struct_i_c_g___type_def_html_ae1ffa60bfd842d6590294b05df97bab3"><div class="ttname"><a href="struct_i_c_g___type_def.html#ae1ffa60bfd842d6590294b05df97bab3">ICG_TypeDef::CACHE_RAM_CTRL</a></div><div class="ttdeci">__IO uint32_t CACHE_RAM_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2853</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a3de2c3e9ed4ac1843213babda17b03b6"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3de2c3e9ed4ac1843213babda17b03b6">SoC_VENDOR_REG_TypeDef::psram_intr</a></div><div class="ttdeci">__IO uint32_t psram_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2689</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a525a48a32dab751735d1a559d5019c66"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a525a48a32dab751735d1a559d5019c66">GPIO_B_16_23_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:124</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_a9b8649096c53aca6e3019d2bbc675dec"><div class="ttname"><a href="struct_i_f8080___type_def.html#a9b8649096c53aca6e3019d2bbc675dec">IF8080_TypeDef::RX_LEN</a></div><div class="ttdeci">__IO uint32_t RX_LEN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:852</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adee94e66e79dd70db19a97551bc69eee"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adee94e66e79dd70db19a97551bc69eee">SYS_BLKCTRL_TypeDef::REG_GPIOC4_7</a></div><div class="ttdeci">__IO uint32_t REG_GPIOC4_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2416</div></div>
<div class="ttc" id="struct_i_c_g___type_def_html_a39b64233698d42f1befc4b240f7c9c82"><div class="ttname"><a href="struct_i_c_g___type_def.html#a39b64233698d42f1befc4b240f7c9c82">ICG_TypeDef::CTRL0</a></div><div class="ttdeci">__IO uint32_t CTRL0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2851</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5e2ade905d3c43ed6de84eec46db01c0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5e2ade905d3c43ed6de84eec46db01c0">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_IRRC</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_IRRC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1429</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0a1558684a9686de66ae076a2ec0db4a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0a1558684a9686de66ae076a2ec0db4a">SYS_BLKCTRL_TypeDef::r_PON_FEN_SPORT2</a></div><div class="ttdeci">__IO uint32_t r_PON_FEN_SPORT2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1324</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afad5b8c2054d690337295a9b10eec059"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afad5b8c2054d690337295a9b10eec059">SYS_BLKCTRL_TypeDef::REG_0x248</a></div><div class="ttdeci">__IO uint32_t REG_0x248</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1495</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a12cb3726c3f8420227a2e035fd9bbc76"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a12cb3726c3f8420227a2e035fd9bbc76">SYS_BLKCTRL_TypeDef::PMUX_GPIO_H_7</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_H_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1805</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abdc78c3ee6d94fa75a6abea218bb976e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abdc78c3ee6d94fa75a6abea218bb976e">SYS_BLKCTRL_TypeDef::RSVD</a></div><div class="ttdeci">__IO uint32_t RSVD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1211</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2e854f0c9d927eb425cefb08009ed781"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2e854f0c9d927eb425cefb08009ed781">SYS_BLKCTRL_TypeDef::BIT_DSP_MEM_EN</a></div><div class="ttdeci">__IO uint32_t BIT_DSP_MEM_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1288</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7232e4df46582832f7bc22705daa2f2c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7232e4df46582832f7bc22705daa2f2c">SYS_BLKCTRL_TypeDef::CORE4_BYPASS_PWM_TUNE_POS_VREFOCP</a></div><div class="ttdeci">__IO uint32_t CORE4_BYPASS_PWM_TUNE_POS_VREFOCP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1598</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a3240f66bd05471bfa3444969412c37a0"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3240f66bd05471bfa3444969412c37a0">PSRAMC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:149</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa7b314073bb323a6c079724bd60bb577"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa7b314073bb323a6c079724bd60bb577">SYS_BLKCTRL_TypeDef::REG_GPIO8_4_7</a></div><div class="ttdeci">__IO uint32_t REG_GPIO8_4_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2488</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a6ed23cf438372436b42d44603153c69a"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6ed23cf438372436b42d44603153c69a">GDMA0_Channel4_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:108</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a1674268c6cc962e751a9a2be22b77292"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1674268c6cc962e751a9a2be22b77292">GPIO_B_24_31_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:125</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af9f611e68eda53fad01322d973296d2c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af9f611e68eda53fad01322d973296d2c">SYS_BLKCTRL_TypeDef::CORE0_BYPASS_PWM_TUNE_POS_VREFPFM</a></div><div class="ttdeci">__IO uint32_t CORE0_BYPASS_PWM_TUNE_POS_VREFPFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1554</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae3968c84dd5f01e77652371000e2b02d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae3968c84dd5f01e77652371000e2b02d">SYS_BLKCTRL_TypeDef::CORE4_X4_PFM_COMP_IB</a></div><div class="ttdeci">__IO uint32_t CORE4_X4_PFM_COMP_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1666</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aca3d2c5b97c6ee286530b1abc0a7fbfc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aca3d2c5b97c6ee286530b1abc0a7fbfc">SYS_BLKCTRL_TypeDef::CORE0_XTAL_OV_UNIT</a></div><div class="ttdeci">__IO uint32_t CORE0_XTAL_OV_UNIT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1561</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aece14a9d6254b8df16c6122e129c835f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aece14a9d6254b8df16c6122e129c835f">SYS_BLKCTRL_TypeDef::PON_PERI_DLYSEL_CTRL</a></div><div class="ttdeci">__IO uint32_t PON_PERI_DLYSEL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2129</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6c0e445493403cdcc57e4eb5155c965f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6c0e445493403cdcc57e4eb5155c965f">SYS_BLKCTRL_TypeDef::CORE7_EN_POWERMOS_DR8X</a></div><div class="ttdeci">__IO uint32_t CORE7_EN_POWERMOS_DR8X</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2013</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acf85833eb3fc670e6b84d60234a1e2c3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acf85833eb3fc670e6b84d60234a1e2c3">SYS_BLKCTRL_TypeDef::r_PLL_DIV1_SETTING</a></div><div class="ttdeci">__IO uint32_t r_PLL_DIV1_SETTING</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1341</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0100c6105348d0be45537f6844db18da"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0100c6105348d0be45537f6844db18da">SYS_BLKCTRL_TypeDef::r_SPIC3_PULL_SEL_SIO3_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC3_PULL_SEL_SIO3_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1881</div></div>
<div class="ttc" id="struct_i_f8080___g_d_m_a_l_l_i_type_def_html_a7d5a993c7d467fdf15dbcb4c0c9a8559"><div class="ttname"><a href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#a7d5a993c7d467fdf15dbcb4c0c9a8559">IF8080_GDMALLITypeDef::CTL_LOW</a></div><div class="ttdeci">__IO uint32_t CTL_LOW</div><div class="ttdef"><b>Definition:</b> rtl876x.h:864</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ab54c4a38cfa3088df5f1281d34fbe07e"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab54c4a38cfa3088df5f1281d34fbe07e">I8080_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:143</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a65dd34c6c0af06486378ea6b0941f32b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a65dd34c6c0af06486378ea6b0941f32b">SYS_BLKCTRL_TypeDef::AUTO_SW_PAR7_79_64</a></div><div class="ttdeci">__IO uint32_t AUTO_SW_PAR7_79_64</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2550</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2810a0a9cef2cf95e6a4561d12226ad7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2810a0a9cef2cf95e6a4561d12226ad7">SYS_BLKCTRL_TypeDef::CORE0_X4_POW_PWM_CLP</a></div><div class="ttdeci">__IO uint32_t CORE0_X4_POW_PWM_CLP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1543</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aaeda48bfcf362b15ed81ff224c9e197e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaeda48bfcf362b15ed81ff224c9e197e">SYS_BLKCTRL_TypeDef::CORE0_XTAL_OV_MODE</a></div><div class="ttdeci">__IO uint32_t CORE0_XTAL_OV_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1562</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_abc8dce3bb02b7e478519182b1bb3bc57"><div class="ttname"><a href="struct_i_f8080___type_def.html#abc8dce3bb02b7e478519182b1bb3bc57">IF8080_TypeDef::RESV1</a></div><div class="ttdeci">__I uint32_t RESV1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:851</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_ggade8f23b378b202944f5292c75172891baeb2fd76d2865b8e04b64a54f8d0f7263"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#ggade8f23b378b202944f5292c75172891baeb2fd76d2865b8e04b64a54f8d0f7263">EDGE_MODE_RISING</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:2647</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8e0f89e4e13d32078b1595e675f98039"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e0f89e4e13d32078b1595e675f98039">SYS_BLKCTRL_TypeDef::BIT_CKE_AAC_XTAL</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_AAC_XTAL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1422</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9b4a2f9b3b30ec189c8a1204f7dd0d01"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b4a2f9b3b30ec189c8a1204f7dd0d01">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P8_2</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P8_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2505</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2a75574989d9f0d2e31ca0e13644946d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2a75574989d9f0d2e31ca0e13644946d">SYS_BLKCTRL_TypeDef::RSVD_0x2BC</a></div><div class="ttdeci">__IO uint32_t RSVD_0x2BC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1932</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae86dc04b647298eb5ca93aee7ebdad4d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae86dc04b647298eb5ca93aee7ebdad4d">SYS_BLKCTRL_TypeDef::CORE5_TUNE_PWM_R3</a></div><div class="ttdeci">__IO uint32_t CORE5_TUNE_PWM_R3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1617</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ac20d9af2378e5e0a5bb8d8f952ac8306"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ac20d9af2378e5e0a5bb8d8f952ac8306">SoC_VENDOR_REG_TypeDef::dig_lpcomp_int_r</a></div><div class="ttdeci">__IO uint32_t dig_lpcomp_int_r</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2690</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:76</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6985970c4fe0d4abe50e3df77b25793b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6985970c4fe0d4abe50e3df77b25793b">SYS_BLKCTRL_TypeDef::flash2_div_sel</a></div><div class="ttdeci">__IO uint32_t flash2_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2029</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5c03fabe3bb4bda0b53425f1bd0fb7fb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c03fabe3bb4bda0b53425f1bd0fb7fb">SYS_BLKCTRL_TypeDef::RSVD_0x2D8</a></div><div class="ttdeci">__IO uint32_t RSVD_0x2D8</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2065</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a0891ce3214a7137b5667664830ab6f30"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0891ce3214a7137b5667664830ab6f30">VBAT_DET_NVIC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:112</div></div>
<div class="ttc" id="struct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">I2C. </div><div class="ttdef"><b>Definition:</b> rtl876x.h:661</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a276fba4cd53649a72971365b5b7ba1e4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a276fba4cd53649a72971365b5b7ba1e4">SYS_BLKCTRL_TypeDef::psram_pinmux_sel</a></div><div class="ttdeci">__IO uint32_t psram_pinmux_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2059</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aade3f578183ed33f4c6a8f4766c94e89"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aade3f578183ed33f4c6a8f4766c94e89">SYS_BLKCTRL_TypeDef::REG_SPI_OPI_PHY_Ctrl</a></div><div class="ttdeci">__IO uint32_t REG_SPI_OPI_PHY_Ctrl</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1912</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3c4538cccd21d011edb32a0c9f9573dc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c4538cccd21d011edb32a0c9f9573dc">SYS_BLKCTRL_TypeDef::PMUX_OPI_EN</a></div><div class="ttdeci">__IO uint32_t PMUX_OPI_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1834</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7bf40766b2370063448ccc7b72fdb985"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7bf40766b2370063448ccc7b72fdb985">SYS_BLKCTRL_TypeDef::reserved</a></div><div class="ttdeci">__IO uint32_t reserved</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2223</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5ac6bffa98bb08484d99ae0e11197102"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ac6bffa98bb08484d99ae0e11197102">SYS_BLKCTRL_TypeDef::SPIC1_MASTER_EN</a></div><div class="ttdeci">__IO uint32_t SPIC1_MASTER_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1844</div></div>
<div class="ttc" id="struct_k_e_y_s_c_a_n___type_def_html"><div class="ttname"><a href="struct_k_e_y_s_c_a_n___type_def.html">KEYSCAN_TypeDef</a></div><div class="ttdoc">Key Scan. (KeyScan) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:3606</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a57a45e2ec260d58bbc7fa8e111353b66"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a57a45e2ec260d58bbc7fa8e111353b66">SYS_BLKCTRL_TypeDef::flash1_div_en</a></div><div class="ttdeci">__IO uint32_t flash1_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2024</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5039225c6893fdbe9459a440c8f47013"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5039225c6893fdbe9459a440c8f47013">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P9_3</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P9_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2530</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2950eea237bd9f7cc96220e2bb1d8599"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2950eea237bd9f7cc96220e2bb1d8599">SYS_BLKCTRL_TypeDef::REG_0x338</a></div><div class="ttdeci">__IO uint32_t REG_0x338</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2193</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html"><div class="ttname"><a href="struct_i_f8080___type_def.html">IF8080_TypeDef</a></div><div class="ttdoc">IF8080. </div><div class="ttdef"><b>Definition:</b> rtl876x.h:838</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:102</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a30e5f6db5fa9e58553169b81158fa1f4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30e5f6db5fa9e58553169b81158fa1f4">SYS_BLKCTRL_TypeDef::CORE0_X4_TUNE_VDIV_Bit0</a></div><div class="ttdeci">__IO uint32_t CORE0_X4_TUNE_VDIV_Bit0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1544</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af6690fc5758331f131dc1d393adc2d28"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af6690fc5758331f131dc1d393adc2d28">SYS_BLKCTRL_TypeDef::SOC_CHARGER_DET_A</a></div><div class="ttdeci">__IO uint32_t SOC_CHARGER_DET_A</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2089</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae57a71c61ef279b59f6bd00a16a397a1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae57a71c61ef279b59f6bd00a16a397a1">SYS_BLKCTRL_TypeDef::CORE6_POW_VDIV</a></div><div class="ttdeci">__IO uint32_t CORE6_POW_VDIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1967</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_gaa6e16842d2327b6d105cef5c172bb97b"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#gaa6e16842d2327b6d105cef5c172bb97b">PIRQn_Type</a></div><div class="ttdeci">enum IRQn * PIRQn_Type</div></div>
<div class="ttc" id="struct_i_f8080___g_d_m_a_l_l_i_type_def_html_aface769987f98c0f2cf5fad3cedaf81f"><div class="ttname"><a href="struct_i_f8080___g_d_m_a_l_l_i_type_def.html#aface769987f98c0f2cf5fad3cedaf81f">IF8080_GDMALLITypeDef::CTL_HIGH</a></div><div class="ttdeci">__IO uint32_t CTL_HIGH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:865</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afdded596cb1b762e8183630176706084"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afdded596cb1b762e8183630176706084">SYS_BLKCTRL_TypeDef::PMUX_SDIO_PIN_EN</a></div><div class="ttdeci">__IO uint32_t PMUX_SDIO_PIN_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1905</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a91cd3fd0063848ab70b0546b52845ae7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a91cd3fd0063848ab70b0546b52845ae7">SYS_BLKCTRL_TypeDef::PMUX_LCD_RD_DIS</a></div><div class="ttdeci">__IO uint32_t PMUX_LCD_RD_DIS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1837</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a052bff529e84b6880dc9c703247ffd44"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a052bff529e84b6880dc9c703247ffd44">SYS_BLKCTRL_TypeDef::r_PLL_DIV0_SETTING</a></div><div class="ttdeci">__IO uint32_t r_PLL_DIV0_SETTING</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1340</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad5560f1528a0b644846953e5bb384666"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5560f1528a0b644846953e5bb384666">SYS_BLKCTRL_TypeDef::r_dsp_clk_src_pll_sel</a></div><div class="ttdeci">__IO uint32_t r_dsp_clk_src_pll_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1151</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5ca21e23bc4905bca5ab66f53fa6b9a3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ca21e23bc4905bca5ab66f53fa6b9a3">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P5_2</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P5_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2433</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab90cbec106b1d898fe9e04ca33fc90c2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab90cbec106b1d898fe9e04ca33fc90c2">SYS_BLKCTRL_TypeDef::r_PON_FEN_SPORT0</a></div><div class="ttdeci">__IO uint32_t r_PON_FEN_SPORT0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1315</div></div>
<div class="ttc" id="struct_i_f8080___g_d_m_a_l_l_i_o_f_t_type_def_html"><div class="ttname"><a href="struct_i_f8080___g_d_m_a_l_l_i_o_f_t_type_def.html">IF8080_GDMALLIOFTTypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:874</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html">SYS_BLKCTRL_TypeDef</a></div><div class="ttdoc">System Block Control. (SYS_BLKCTRL) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1085</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad2d2b724c7decf65b71d529dbf6b85e5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2d2b724c7decf65b71d529dbf6b85e5">SYS_BLKCTRL_TypeDef::r_PMUX_UARTLOG1_1_W_EN</a></div><div class="ttdeci">__IO uint32_t r_PMUX_UARTLOG1_1_W_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1864</div></div>
<div class="ttc" id="struct_s_p_i3_w_i_r_e___type_def_html"><div class="ttname"><a href="struct_s_p_i3_w_i_r_e___type_def.html">SPI3WIRE_TypeDef</a></div><div class="ttdoc">2wire spi, mostly used with mouse sensor. (2WIRE_SPI) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:523</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_ga9cfdea116b53add4a6a7925cecb80c0c"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#ga9cfdea116b53add4a6a7925cecb80c0c">btaon_fast_read_8b</a></div><div class="ttdeci">uint8_t btaon_fast_read_8b(uint16_t offset)</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_af4e08e240c465df57dc14b96a48e5f46"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af4e08e240c465df57dc14b96a48e5f46">SoC_VENDOR_REG_TypeDef::rsvd2</a></div><div class="ttdeci">__IO uint32_t rsvd2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2704</div></div>
<div class="ttc" id="struct_i_f8080___g_d_m_a_type_def_html"><div class="ttname"><a href="struct_i_f8080___g_d_m_a_type_def.html">IF8080_GDMATypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:868</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a64d35f1ab103c0b5627520410d276db6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64d35f1ab103c0b5627520410d276db6">SYS_BLKCTRL_TypeDef::CORE4_XTAL_OV_RATIO</a></div><div class="ttdeci">__IO uint32_t CORE4_XTAL_OV_RATIO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1603</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af363f8fd10db47027d5863b46c515bf2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af363f8fd10db47027d5863b46c515bf2">SYS_BLKCTRL_TypeDef::REG_GPIO5_0_3</a></div><div class="ttdeci">__IO uint32_t REG_GPIO5_0_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2428</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a650021793a7bfc219b745a97e8492e4a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a650021793a7bfc219b745a97e8492e4a">SYS_BLKCTRL_TypeDef::CORE0_TUNE_HVD17_IB</a></div><div class="ttdeci">__IO uint32_t CORE0_TUNE_HVD17_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1659</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_a_r_t___type_def.html">UART_TypeDef</a></div><div class="ttdoc">Universal Asynchronous Receiver/Transmitter, version 1.0. (UART) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:452</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a81ccffb1a52ff39f22264f3b858f1e6c"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a81ccffb1a52ff39f22264f3b858f1e6c">USB_ISOC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:146</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_accfc57164d4bde973d7a43bd87a359bc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#accfc57164d4bde973d7a43bd87a359bc">SYS_BLKCTRL_TypeDef::PMUX_GPIO_H_10</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_H_10</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1816</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5949e91c59ad95fbcf132259c10c82f6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5949e91c59ad95fbcf132259c10c82f6">SYS_BLKCTRL_TypeDef::PMUX_DBG_INF_EN</a></div><div class="ttdeci">__IO uint32_t PMUX_DBG_INF_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1831</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3c1d4d43fcc2138b82ce58ce1c508bee"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c1d4d43fcc2138b82ce58ce1c508bee">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_TIMER_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_TIMER_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1387</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7e1d0a989de4760d285727d6235f9336"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7e1d0a989de4760d285727d6235f9336">SYS_BLKCTRL_TypeDef::CORE5_TUNE_PWM_C2</a></div><div class="ttdeci">__IO uint32_t CORE5_TUNE_PWM_C2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1621</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a56dd9d34490bba09c44231f004ebab70"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a56dd9d34490bba09c44231f004ebab70">SoC_VENDOR_REG_TypeDef::timer_intr_5</a></div><div class="ttdeci">__IO uint32_t timer_intr_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2691</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea9a5e406172011cd269146c2fe0a62b69"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea9a5e406172011cd269146c2fe0a62b69">BAUD_RATE_6000000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:504</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0368bb79732537c04a35d2ad17d6b2a3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0368bb79732537c04a35d2ad17d6b2a3">SYS_BLKCTRL_TypeDef::BIT_SOC_UART1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_UART1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1244</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a488e41f1169287c4e65413630190be19"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a488e41f1169287c4e65413630190be19">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P2_7</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P2_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1771</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af12e2786ac02368f353ec864ff778c3a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af12e2786ac02368f353ec864ff778c3a">SYS_BLKCTRL_TypeDef::PON_PERI_DLYSEL_SPIM</a></div><div class="ttdeci">__IO uint32_t PON_PERI_DLYSEL_SPIM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2132</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab753808e43a82867323f8d3f06ce9d5f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab753808e43a82867323f8d3f06ce9d5f">SYS_BLKCTRL_TypeDef::CORE0_TUNE_PWM_C2</a></div><div class="ttdeci">__IO uint32_t CORE0_TUNE_PWM_C2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1536</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a043ba8ef1695c40c114d973588c5d6cd"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a043ba8ef1695c40c114d973588c5d6cd">GDMA0_Channel3_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:107</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1598957538dc4abbad4a86068be26a92"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1598957538dc4abbad4a86068be26a92">SYS_BLKCTRL_TypeDef::Dummy1</a></div><div class="ttdeci">__IO uint32_t Dummy1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1234</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a65bd00784d9c67271d11161d531ea9de"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a65bd00784d9c67271d11161d531ea9de">SYS_BLKCTRL_TypeDef::CORE6_EN_POWERMOS_DR8X</a></div><div class="ttdeci">__IO uint32_t CORE6_EN_POWERMOS_DR8X</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1971</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a2ad803d2455488c3740d8bdf55bf7e00"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a2ad803d2455488c3740d8bdf55bf7e00">ADP_DET_NVIC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:111</div></div>
<div class="ttc" id="struct_p_h_e_r_i_o_n___type_def_html_af9b521a5654758d640fe83700cdf900c"><div class="ttname"><a href="struct_p_h_e_r_i_o_n___type_def.html#af9b521a5654758d640fe83700cdf900c">PHERION_TypeDef::RSVD0</a></div><div class="ttdeci">__IO uint32_t RSVD0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2610</div></div>
<div class="ttc" id="struct_a_o_n___w_d_g___type_def_html_af8d39ff5d16ea1fdd720a046c69795c6"><div class="ttname"><a href="struct_a_o_n___w_d_g___type_def.html#af8d39ff5d16ea1fdd720a046c69795c6">AON_WDG_TypeDef::CNT_CLR</a></div><div class="ttdeci">__IO uint32_t CNT_CLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1076</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a88d83035b8148bbf0192d93860352c65"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a88d83035b8148bbf0192d93860352c65">SYS_BLKCTRL_TypeDef::PON_SPI1_BRIDGE_EN</a></div><div class="ttdeci">__IO uint32_t PON_SPI1_BRIDGE_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2148</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2d93f8ed40d7421ac55b0de3e740bd53"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2d93f8ed40d7421ac55b0de3e740bd53">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P9_5</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P9_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2540</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:77</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab15a961b7fe2e99d8f26271b09ecb4ca"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab15a961b7fe2e99d8f26271b09ecb4ca">SYS_BLKCTRL_TypeDef::REG_BEST_DSS_RD</a></div><div class="ttdeci">__IO uint32_t REG_BEST_DSS_RD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1691</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea652a6b9f89804a7251051e4c05ee154c"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea652a6b9f89804a7251051e4c05ee154c">BAUD_RATE_460800</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:493</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_a6236c5901db338c81e30fbd5101603ff"><div class="ttname"><a href="struct_i_f8080___type_def.html#a6236c5901db338c81e30fbd5101603ff">IF8080_TypeDef::RESV0</a></div><div class="ttdeci">__I uint32_t RESV0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:847</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a387616cc3f37bc00055ebdbdca490369"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a387616cc3f37bc00055ebdbdca490369">SYS_BLKCTRL_TypeDef::CORE5_XTAL_OV_RATIO</a></div><div class="ttdeci">__IO uint32_t CORE5_XTAL_OV_RATIO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1645</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a393b5f60ae9984bfaba4a4cd9f1b7548"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a393b5f60ae9984bfaba4a4cd9f1b7548">SYS_BLKCTRL_TypeDef::ds_sel</a></div><div class="ttdeci">__IO uint32_t ds_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1923</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac72428b480ccfd65211a8b5684f4cbde"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac72428b480ccfd65211a8b5684f4cbde">SYS_BLKCTRL_TypeDef::fw_read_bus</a></div><div class="ttdeci">__IO uint32_t fw_read_bus</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2120</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_aa4e5f09c578d8d5c138b41a1e740df3f"><div class="ttname"><a href="struct_i_f8080___type_def.html#aa4e5f09c578d8d5c138b41a1e740df3f">IF8080_TypeDef::SR</a></div><div class="ttdeci">__I uint32_t SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:843</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a51bbb95aff2d4fca3cf64767096100c2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a51bbb95aff2d4fca3cf64767096100c2">SYS_BLKCTRL_TypeDef::CORE4_X4_TUNE_VDIV_Bit0</a></div><div class="ttdeci">__IO uint32_t CORE4_X4_TUNE_VDIV_Bit0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1587</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa505cf6089b3e29978a794b7af0cde46"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa505cf6089b3e29978a794b7af0cde46">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P3_3</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P3_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1721</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0db0e1f3676b1e44b380f5d11031abf6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0db0e1f3676b1e44b380f5d11031abf6">SYS_BLKCTRL_TypeDef::BIT_PERI_GPIO1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GPIO1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1304</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:98</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab8b9fad48e18da9831338deea63c9b8b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab8b9fad48e18da9831338deea63c9b8b">SYS_BLKCTRL_TypeDef::Dummy3</a></div><div class="ttdeci">__IO uint32_t Dummy3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1241</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a8202d5e0c65234a83d0b435d439c170e"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8202d5e0c65234a83d0b435d439c170e">Timer7_Peri_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:159</div></div>
<div class="ttc" id="struct_p_h_e_r_i_o_n___type_def_html_a16268e446f359d3b48bda6fdea5ada4f"><div class="ttname"><a href="struct_p_h_e_r_i_o_n___type_def.html#a16268e446f359d3b48bda6fdea5ada4f">PHERION_TypeDef::SYS_CLK_SEL_2</a></div><div class="ttdeci">__IO uint32_t SYS_CLK_SEL_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2607</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aadc997750f972209261431c179004d30"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aadc997750f972209261431c179004d30">SYS_BLKCTRL_TypeDef::psram_div_sel</a></div><div class="ttdeci">__IO uint32_t psram_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2053</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab977e6a41ff0a7f75c03d55312b08c1c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab977e6a41ff0a7f75c03d55312b08c1c">SYS_BLKCTRL_TypeDef::others_op5a</a></div><div class="ttdeci">__IO uint32_t others_op5a</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2101</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a24d88433eb40416480864b6b7f8b8799"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a24d88433eb40416480864b6b7f8b8799">SYS_BLKCTRL_TypeDef::CORE7_BYPASS_PWM_TUNE_VCH</a></div><div class="ttdeci">__IO uint32_t CORE7_BYPASS_PWM_TUNE_VCH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1991</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8ecfa67be21195bde56b30f185d0bf81"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ecfa67be21195bde56b30f185d0bf81">SYS_BLKCTRL_TypeDef::r_SPIC0_PULL_SEL_SIO3_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC0_PULL_SEL_SIO3_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1869</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a286b7138e9ae150240e194a5b1a535af"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a286b7138e9ae150240e194a5b1a535af">SYS_BLKCTRL_TypeDef::flash3_div_sel</a></div><div class="ttdeci">__IO uint32_t flash3_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2035</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083abeeba60b6f454bd82431ed946d20c4f6"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abeeba60b6f454bd82431ed946d20c4f6">IR_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:112</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867eadb1db8d5e6fa7532419e3f2dd8a0effd"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eadb1db8d5e6fa7532419e3f2dd8a0effd">BAUD_RATE_115200</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:489</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a80bd9afdae718ae4d1c96f8a0e5f948d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a80bd9afdae718ae4d1c96f8a0e5f948d">SYS_BLKCTRL_TypeDef::SWR_SS_LUT_5</a></div><div class="ttdeci">__IO uint32_t SWR_SS_LUT_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2368</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae742ed88992cada03ad89a90814aa45f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae742ed88992cada03ad89a90814aa45f">SYS_BLKCTRL_TypeDef::REG_GPIO_C0_3</a></div><div class="ttdeci">__IO uint32_t REG_GPIO_C0_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1753</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a96e2d299cfa1dca49f4e57e4b38dc600"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a96e2d299cfa1dca49f4e57e4b38dc600">SYS_BLKCTRL_TypeDef::SOC_AUDIO_CLK_CTRL_A</a></div><div class="ttdeci">__IO uint32_t SOC_AUDIO_CLK_CTRL_A</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1333</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a4afe29185005d3709f6b02cae522a6f1"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4afe29185005d3709f6b02cae522a6f1">ISO7816_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:144</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a044012cc98c2cfb96b052c45a187d595"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a044012cc98c2cfb96b052c45a187d595">GDMA0_Channel0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:104</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a78ec8136948528a68df4587649a2bfe0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a78ec8136948528a68df4587649a2bfe0">SYS_BLKCTRL_TypeDef::AUTO_SW_PAR4_31_0</a></div><div class="ttdeci">__IO uint32_t AUTO_SW_PAR4_31_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1571</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a32ccc0a9856d03ff3d11aefb5f6d7a46"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a32ccc0a9856d03ff3d11aefb5f6d7a46">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P8_0</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P8_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2503</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea09515a49cc1f73a8a497ff9dc97536e6"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea09515a49cc1f73a8a497ff9dc97536e6">BAUD_RATE_57600</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:487</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad012802cf330fcfa833f05cf7e2918f6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad012802cf330fcfa833f05cf7e2918f6">SYS_BLKCTRL_TypeDef::Dummy5</a></div><div class="ttdeci">__IO uint32_t Dummy5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2107</div></div>
<div class="ttc" id="struct_i_r___type_def_html_a26d46f6795242439ee5302636204837c"><div class="ttname"><a href="struct_i_r___type_def.html#a26d46f6795242439ee5302636204837c">IR_TypeDef::IR_DBG</a></div><div class="ttdeci">__IO uint32_t IR_DBG</div><div class="ttdef"><b>Definition:</b> rtl876x.h:526</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a506d1c1f8f6f188f3792bc651feb5294"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a506d1c1f8f6f188f3792bc651feb5294">VBAT_DET_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:162</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___peripheral___registers___structures_html_ga685e1ee960344dd13b05415e1a54867e"><div class="ttname"><a href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga685e1ee960344dd13b05415e1a54867e">UartBaudRate_TypeDef</a></div><div class="ttdeci">UartBaudRate_TypeDef</div><div class="ttdef"><b>Definition:</b> rtl876x.h:479</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___macros_html_ga93872765b0f5218aa502277be6b9fef2"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___macros.html#ga93872765b0f5218aa502277be6b9fef2">BIT_PERI_KEYSCAN_EN</a></div><div class="ttdeci">#define BIT_PERI_KEYSCAN_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4067</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4a9d9caf7abe53740045bff66e07e7f0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4a9d9caf7abe53740045bff66e07e7f0">SYS_BLKCTRL_TypeDef::CORE6_BYPASS_PWM_TUNE_POS_VREFOCP</a></div><div class="ttdeci">__IO uint32_t CORE6_BYPASS_PWM_TUNE_POS_VREFOCP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1963</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad2f811f91e224531113c5c1bb40418ee"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2f811f91e224531113c5c1bb40418ee">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P4_1</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P4_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2408</div></div>
<div class="ttc" id="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def_html_a7bf40766b2370063448ccc7b72fdb985"><div class="ttname"><a href="struct_d_e_b_o_u_n_c_e___c_l_k___s_e_t___type_def.html#a7bf40766b2370063448ccc7b72fdb985">DEBOUNCE_CLK_SET_TypeDef::reserved</a></div><div class="ttdeci">__IO uint32_t reserved</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2594</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a01326a8440251bda2a21a1fad7446994"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a01326a8440251bda2a21a1fad7446994">ANC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:202</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afd4644dcc413170939405a1071609ad4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd4644dcc413170939405a1071609ad4">SYS_BLKCTRL_TypeDef::CORE4_EN_POWERMOS_DR8X</a></div><div class="ttdeci">__IO uint32_t CORE4_EN_POWERMOS_DR8X</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1606</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea5c09d714c6010352674bea38d9de4b62"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea5c09d714c6010352674bea38d9de4b62">BAUD_RATE_9600</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:482</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea7ad76e8c0baf862e0e47e8440ff5488a"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea7ad76e8c0baf862e0e47e8440ff5488a">BAUD_RATE_1500000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:499</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0342b0a49110c1c01e6738c332baefa3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0342b0a49110c1c01e6738c332baefa3">SYS_BLKCTRL_TypeDef::AUTO_SW_PAR0_63_32</a></div><div class="ttdeci">__IO uint32_t AUTO_SW_PAR0_63_32</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1550</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a968fed1d5d9b5c638a93edf304e4d350"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a968fed1d5d9b5c638a93edf304e4d350">SoC_VENDOR_REG_TypeDef::btverdor_reg_intr</a></div><div class="ttdeci">__IO uint32_t btverdor_reg_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2724</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a63897917b748bf832690f8f1ba70f753"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a63897917b748bf832690f8f1ba70f753">SYS_BLKCTRL_TypeDef::REG_0x330</a></div><div class="ttdeci">__IO uint32_t REG_0x330</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2159</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a7652506bb47883d39a3c7d4e1ea09dec"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7652506bb47883d39a3c7d4e1ea09dec">GDMA0_Channel6_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:114</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9b6d247784c62a32ba2052f55723c5b4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b6d247784c62a32ba2052f55723c5b4">SYS_BLKCTRL_TypeDef::r_dbg_cpu_dsp_clk_en</a></div><div class="ttdeci">__IO uint32_t r_dbg_cpu_dsp_clk_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1842</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a451b1835452f21659101d3089bd790a1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a451b1835452f21659101d3089bd790a1">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P7_1</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P7_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2480</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abe1dd0a82ac4971f28a7e2dd704d7228"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abe1dd0a82ac4971f28a7e2dd704d7228">SYS_BLKCTRL_TypeDef::CORE5_TUNE_SAW_ICLK</a></div><div class="ttdeci">__IO uint32_t CORE5_TUNE_SAW_ICLK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2076</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a01703badca503224d4f92fe0febc5b06"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a01703badca503224d4f92fe0febc5b06">SYS_BLKCTRL_TypeDef::CORE7_TUNE_PWM_R2</a></div><div class="ttdeci">__IO uint32_t CORE7_TUNE_PWM_R2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1983</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1bab3d15dd5dcf14a2d4e4869c52a142"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1bab3d15dd5dcf14a2d4e4869c52a142">SYS_BLKCTRL_TypeDef::PMUX_GPIO_H_5</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_H_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1795</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aff6381f93ec4694d17139327c0f9f742"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aff6381f93ec4694d17139327c0f9f742">SYS_BLKCTRL_TypeDef::r_PMUX_UARTLOG_1_W_EN</a></div><div class="ttdeci">__IO uint32_t r_PMUX_UARTLOG_1_W_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1863</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aea83b21353120bc51b223cb1e4de9e89"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea83b21353120bc51b223cb1e4de9e89">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P1_0</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P1_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1732</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aac72aa3bab9a1d96899d2c4557f3a3e0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aac72aa3bab9a1d96899d2c4557f3a3e0">SYS_BLKCTRL_TypeDef::CORE7_X4_PWM_COMP_IB</a></div><div class="ttdeci">__IO uint32_t CORE7_X4_PWM_COMP_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1992</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0f02f1b655c19e79f3ff23ccf7e59f1e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0f02f1b655c19e79f3ff23ccf7e59f1e">SYS_BLKCTRL_TypeDef::SWR_SS_LUT_2</a></div><div class="ttdeci">__IO uint32_t SWR_SS_LUT_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2341</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a28de04d0cd01bce92444c6cc1d3db284"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28de04d0cd01bce92444c6cc1d3db284">SYS_BLKCTRL_TypeDef::flash3_div_en</a></div><div class="ttdeci">__IO uint32_t flash3_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2036</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0985c52752c395c9fe90f2a4d93773d2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0985c52752c395c9fe90f2a4d93773d2">SYS_BLKCTRL_TypeDef::flash2_div_en</a></div><div class="ttdeci">__IO uint32_t flash2_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2030</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adc525e03ae3304403c3fa5f408d24ab2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adc525e03ae3304403c3fa5f408d24ab2">SYS_BLKCTRL_TypeDef::timer_apb_clk_disable</a></div><div class="ttdeci">__IO uint32_t timer_apb_clk_disable</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2300</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a6ead2b59a7d2642a1d484259661393db"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6ead2b59a7d2642a1d484259661393db">SoC_VENDOR_REG_TypeDef::timer_intr_6</a></div><div class="ttdeci">__IO uint32_t timer_intr_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2692</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a64a586c27f2112d0b944ad6e6548aa30"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64a586c27f2112d0b944ad6e6548aa30">SYS_BLKCTRL_TypeDef::CORE5_BYPASS_PWM_BYPASS_RoughSS</a></div><div class="ttdeci">__IO uint32_t CORE5_BYPASS_PWM_BYPASS_RoughSS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1623</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:306</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1c54071cbdaf6d26ce9b6eb91295826a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1c54071cbdaf6d26ce9b6eb91295826a">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P7_4</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P7_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2491</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac7028850988c7c5077284ba2e4824ad6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac7028850988c7c5077284ba2e4824ad6">SYS_BLKCTRL_TypeDef::r_CLK_EN_SI</a></div><div class="ttdeci">__IO uint32_t r_CLK_EN_SI</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1323</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a822f5bd8e93f949685f6d378ba29a51f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a822f5bd8e93f949685f6d378ba29a51f">SYS_BLKCTRL_TypeDef::CORE6_X4_PWM_COMP_IB</a></div><div class="ttdeci">__IO uint32_t CORE6_X4_PWM_COMP_IB</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1950</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9b4a564b1e65a92c4d8e089a4cef9d9f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b4a564b1e65a92c4d8e089a4cef9d9f">SYS_BLKCTRL_TypeDef::CORE7_EN_HVD17_LOWIQ</a></div><div class="ttdeci">__IO uint32_t CORE7_EN_HVD17_LOWIQ</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2553</div></div>
<div class="ttc" id="struct_r_a_n___g_e_n___type_def_html_aaf688061fef18dee0c50702ac76b3f8e"><div class="ttname"><a href="struct_r_a_n___g_e_n___type_def.html#aaf688061fef18dee0c50702ac76b3f8e">RAN_GEN_TypeDef::seed_upd</a></div><div class="ttdeci">__IO uint32_t seed_upd</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1096</div></div>
<div class="ttc" id="struct_i_f8080___type_def_html_a39b64233698d42f1befc4b240f7c9c82"><div class="ttname"><a href="struct_i_f8080___type_def.html#a39b64233698d42f1befc4b240f7c9c82">IF8080_TypeDef::CTRL0</a></div><div class="ttdeci">__IO uint32_t CTRL0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:840</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea05fd7cf85d4ba3a0301af895d42b01be"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea05fd7cf85d4ba3a0301af895d42b01be">BAUD_RATE_19200</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:484</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a16b13c95a098deabc8dc33368f82c571"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16b13c95a098deabc8dc33368f82c571">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P1_5</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P1_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1745</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0d626220901473cc082c784f2e1b2545"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d626220901473cc082c784f2e1b2545">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_QDEC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_QDEC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1450</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a093cf469d1a6e03394a0848c65ea1638"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a093cf469d1a6e03394a0848c65ea1638">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P4_7</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P4_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2422</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aeceb3dc27415adcdf983c363a62db7c6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeceb3dc27415adcdf983c363a62db7c6">SYS_BLKCTRL_TypeDef::CORE0_TUNE_PWM_R3</a></div><div class="ttdeci">__IO uint32_t CORE0_TUNE_PWM_R3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1532</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afe185e688f0de984ee3e3be5d84316bb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afe185e688f0de984ee3e3be5d84316bb">SYS_BLKCTRL_TypeDef::PMUX_GPIO_H_3</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_H_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1793</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adf7da861842cb5794015275a67ba7417"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adf7da861842cb5794015275a67ba7417">SYS_BLKCTRL_TypeDef::CORE7_SEL_OCP_TABLE</a></div><div class="ttdeci">__IO uint32_t CORE7_SEL_OCP_TABLE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2014</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a2b1944623ffdb6a39c87f7e6c56bed85"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2b1944623ffdb6a39c87f7e6c56bed85">GPIO_TypeDef::RSVD2</a></div><div class="ttdeci">uint32_t RSVD2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2799</div></div>
<div class="ttc" id="struct_a_o_n___w_d_g___type_def_html_aa1352530035b6609791c19fda0cc2fb6"><div class="ttname"><a href="struct_a_o_n___w_d_g___type_def.html#aa1352530035b6609791c19fda0cc2fb6">AON_WDG_TypeDef::COMP</a></div><div class="ttdeci">uint32_t COMP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1072</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html"><div class="ttname"><a href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:608</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7427f80fb65445619149ec4b8e3c9eeb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7427f80fb65445619149ec4b8e3c9eeb">SYS_BLKCTRL_TypeDef::SPIC_QPI_EN</a></div><div class="ttdeci">__IO uint32_t SPIC_QPI_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1916</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab1df74f7442f33175b52d8487173e3c4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1df74f7442f33175b52d8487173e3c4">SYS_BLKCTRL_TypeDef::CORE0_TUNE_PWM_R1</a></div><div class="ttdeci">__IO uint32_t CORE0_TUNE_PWM_R1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1534</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab7ec3b8e9635b65430a9a6442a0c34ce"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab7ec3b8e9635b65430a9a6442a0c34ce">SYS_BLKCTRL_TypeDef::CORE7_POW_VDIV</a></div><div class="ttdeci">__IO uint32_t CORE7_POW_VDIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2009</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a44db047bb626afdc72c4cd273863789c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a44db047bb626afdc72c4cd273863789c">SYS_BLKCTRL_TypeDef::SOC_PERI_FUNC1_EN</a></div><div class="ttdeci">__IO uint32_t SOC_PERI_FUNC1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1298</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a793aea81332cd956ecc4fb2219a9c805"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a793aea81332cd956ecc4fb2219a9c805">SYS_BLKCTRL_TypeDef::CORE6_BYPASS_PWM_TUNE_RoughSS</a></div><div class="ttdeci">__IO uint32_t CORE6_BYPASS_PWM_TUNE_RoughSS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1947</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___peripheral___registers___structures_html_ga8e8f38ab746d5e0b897699dbdf49a5be"><div class="ttname"><a href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga8e8f38ab746d5e0b897699dbdf49a5be">LogChannel_TypeDef</a></div><div class="ttdeci">LogChannel_TypeDef</div><div class="ttdef"><b>Definition:</b> rtl876x.h:507</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a89297b3f906f3f334ab36e7c9f21e859"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a89297b3f906f3f334ab36e7c9f21e859">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P5_0</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P5_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2431</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7712fd608dfb169ec46900f44fa1d2b7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7712fd608dfb169ec46900f44fa1d2b7">SYS_BLKCTRL_TypeDef::AUTO_SW_PAR5_31_0</a></div><div class="ttdeci">__IO uint32_t AUTO_SW_PAR5_31_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1613</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a2900772c06bf617252e45c70b0b148bc"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a2900772c06bf617252e45c70b0b148bc">ASRC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:141</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abcfed5b71aea364a72094ef8d15cc1ee"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abcfed5b71aea364a72094ef8d15cc1ee">SYS_BLKCTRL_TypeDef::REG_GPIO7_0_3</a></div><div class="ttdeci">__IO uint32_t REG_GPIO7_0_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2476</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a28bde7ddbfa58f5280ed1ff0dc35db21"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28bde7ddbfa58f5280ed1ff0dc35db21">SYS_BLKCTRL_TypeDef::r_spi0_clk_src_pll_sel</a></div><div class="ttdeci">__IO uint32_t r_spi0_clk_src_pll_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2285</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa57117aea1ddc43cbf99f539b519912c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa57117aea1ddc43cbf99f539b519912c">SYS_BLKCTRL_TypeDef::PMUX_SDIO_SEL</a></div><div class="ttdeci">__IO uint32_t PMUX_SDIO_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1903</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ead26ea8b0c5b86824d7a6911f63be18dc"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ead26ea8b0c5b86824d7a6911f63be18dc">BAUD_RATE_1000000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:496</div></div>
<div class="ttc" id="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t_html"><div class="ttname"><a href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t.html">BTAON_FAST_RTC_AON_WDT</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:988</div></div>
<div class="ttc" id="struct_c_a_c_h_e___type_def_html"><div class="ttname"><a href="struct_c_a_c_h_e___type_def.html">CACHE_TypeDef</a></div><div class="ttdoc">cache for flash </div><div class="ttdef"><b>Definition:</b> rtl876x.h:3695</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a81cce586a208e96d4dd5fd05f16d8ee7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a81cce586a208e96d4dd5fd05f16d8ee7">SYS_BLKCTRL_TypeDef::PMUX_GPIO_H_1</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_H_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1783</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7c41e6a48d9ba57b959d16792fc76cb9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7c41e6a48d9ba57b959d16792fc76cb9">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_DATA_MEM_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_DATA_MEM_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1460</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad1dae54fa0b606ee5ba84145a0587aa9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad1dae54fa0b606ee5ba84145a0587aa9">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_SIMC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_SIMC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1455</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4680a71019622c214e54000c19a90b10"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4680a71019622c214e54000c19a90b10">SYS_BLKCTRL_TypeDef::SYS_CLK_SEL</a></div><div class="ttdeci">__IO uint32_t SYS_CLK_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1121</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7705f890d145539cdae60d9c0513de7f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7705f890d145539cdae60d9c0513de7f">SYS_BLKCTRL_TypeDef::REG_0x340</a></div><div class="ttdeci">__IO uint32_t REG_0x340</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2230</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab824d2879d72ab1dc42b27901074a51a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab824d2879d72ab1dc42b27901074a51a">SYS_BLKCTRL_TypeDef::RSVD_0x304</a></div><div class="ttdeci">__IO uint32_t RSVD_0x304</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2139</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abac130f5d38c56dc16e017479800bea5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abac130f5d38c56dc16e017479800bea5">SYS_BLKCTRL_TypeDef::r_SPIC1_PULL_SEL_SIO1_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC1_PULL_SEL_SIO1_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1871</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8b7a8e2c1d15b81fd0ce2e348b06533b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8b7a8e2c1d15b81fd0ce2e348b06533b">SYS_BLKCTRL_TypeDef::r_SPIC3_PULL_SEL_SIO1_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC3_PULL_SEL_SIO1_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1879</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac2f863d0f9c046d3d856dae139a8af4e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac2f863d0f9c046d3d856dae139a8af4e">SYS_BLKCTRL_TypeDef::CORE0_POW_VDIV</a></div><div class="ttdeci">__IO uint32_t CORE0_POW_VDIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1559</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad7eb385f309fb634cf0efd62f3694fd1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad7eb385f309fb634cf0efd62f3694fd1">SYS_BLKCTRL_TypeDef::flash1_mux_1_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t flash1_mux_1_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2028</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a8dd195ffe956f85f6c4286c9e0e3c045"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8dd195ffe956f85f6c4286c9e0e3c045">GDMA0_Channel7_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:115</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab95480cfd335490ed280578665056ac9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab95480cfd335490ed280578665056ac9">SYS_BLKCTRL_TypeDef::FLASH1_CLK_SRC_EN</a></div><div class="ttdeci">__IO uint32_t FLASH1_CLK_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2025</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a96c2175ee2b93c7153c0eeaca6e4a367"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a96c2175ee2b93c7153c0eeaca6e4a367">SYS_BLKCTRL_TypeDef::psram_clk_src_sel_0</a></div><div class="ttdeci">__IO uint32_t psram_clk_src_sel_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2057</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ac0abc3db038c0f8473f5d98e1c0a5c09"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ac0abc3db038c0f8473f5d98e1c0a5c09">SPIC3_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:171</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa5e041ad8f1642ccea96d0ebb3c71efe"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa5e041ad8f1642ccea96d0ebb3c71efe">SYS_BLKCTRL_TypeDef::xaac_curr_state</a></div><div class="ttdeci">__IO uint32_t xaac_curr_state</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2183</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8146daa1e8e4595b3b733680b55dee20"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8146daa1e8e4595b3b733680b55dee20">SYS_BLKCTRL_TypeDef::REG_PERI_PWM2_DZONE_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_PERI_PWM2_DZONE_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2316</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae1b1e8219728489d1f9dfb3c55113c63"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae1b1e8219728489d1f9dfb3c55113c63">SYS_BLKCTRL_TypeDef::CORE7_BYPASS_PWM_TUNE_VCL</a></div><div class="ttdeci">__IO uint32_t CORE7_BYPASS_PWM_TUNE_VCL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1990</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab25200149c11a43bdfa129b4249bf78c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab25200149c11a43bdfa129b4249bf78c">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P7_5</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P7_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2492</div></div>
<div class="ttc" id="struct_p_h_e_r_i_o_n___type_def_html"><div class="ttname"><a href="struct_p_h_e_r_i_o_n___type_def.html">PHERION_TypeDef</a></div><div class="ttdoc">Peripheral. (Peripheral) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:2604</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afd0185049eec9a7701edbad3ec91c571"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd0185049eec9a7701edbad3ec91c571">SYS_BLKCTRL_TypeDef::CORE5_BYPASS_PWM_TUNE_VCH</a></div><div class="ttdeci">__IO uint32_t CORE5_BYPASS_PWM_TUNE_VCH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1626</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5f4fc50f8776aaf2a1f1c34d879077d8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5f4fc50f8776aaf2a1f1c34d879077d8">SYS_BLKCTRL_TypeDef::REG_0x2B4</a></div><div class="ttdeci">__IO uint32_t REG_0x2B4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1899</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867eadd189193c654eba24f8d7d4888f220a7"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eadd189193c654eba24f8d7d4888f220a7">BAUD_RATE_500000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:494</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afcba06b47dfc90b23c087ace9539dbf3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afcba06b47dfc90b23c087ace9539dbf3">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_HCI</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_HCI</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1414</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adadea66d7459e76a03bee64fb34af7fe"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adadea66d7459e76a03bee64fb34af7fe">SYS_BLKCTRL_TypeDef::CORE0_EN_POWERMOS_DR8X</a></div><div class="ttdeci">__IO uint32_t CORE0_EN_POWERMOS_DR8X</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1563</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html"><div class="ttname"><a href="struct_s_p_i_c___type_def.html">SPIC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:3713</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2ffd98de80fd6cd45bb3cda29289e057"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2ffd98de80fd6cd45bb3cda29289e057">SYS_BLKCTRL_TypeDef::XTAL_CTRL_DEBUG_OUT_4_0</a></div><div class="ttdeci">__IO uint32_t XTAL_CTRL_DEBUG_OUT_4_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2200</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea7896ffb5822484cb4fcbf11d86d05485"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea7896ffb5822484cb4fcbf11d86d05485">BAUD_RATE_3000000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:502</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a92b5c13f25d49cd0159c0b9ac08c624e"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a92b5c13f25d49cd0159c0b9ac08c624e">SoC_VENDOR_REG_TypeDef::hci_dma_intr</a></div><div class="ttdeci">__IO uint32_t hci_dma_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2723</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_afa8ea402b328750a67f7bc11ada9dd0e"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#afa8ea402b328750a67f7bc11ada9dd0e">SoC_VENDOR_REG_TypeDef::dummy2</a></div><div class="ttdeci">__IO uint32_t dummy2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2741</div></div>
<div class="ttc" id="struct_p_h_e_r_i_o_n___type_def_html_abd5fe2a384c89f2dd92d1609de434072"><div class="ttname"><a href="struct_p_h_e_r_i_o_n___type_def.html#abd5fe2a384c89f2dd92d1609de434072">PHERION_TypeDef::SOC_FUNC_EN</a></div><div class="ttdeci">__IO uint32_t SOC_FUNC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2609</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae7b84a09a006c9e7afa0fcaffc8fe03c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae7b84a09a006c9e7afa0fcaffc8fe03c">SYS_BLKCTRL_TypeDef::CORE5_EN_POWERMOS_DR8X</a></div><div class="ttdeci">__IO uint32_t CORE5_EN_POWERMOS_DR8X</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1648</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad9f0ab052919fb097bc7c2341eb1fd80"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad9f0ab052919fb097bc7c2341eb1fd80">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_GPIO_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_GPIO_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1397</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af8f1d9a7795183e2e0fbc33e28af1472"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8f1d9a7795183e2e0fbc33e28af1472">SYS_BLKCTRL_TypeDef::CORE7_XTAL_OV_MODE</a></div><div class="ttdeci">__IO uint32_t CORE7_XTAL_OV_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2012</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aee02061c751c34a1e5434743b6dfd4e0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aee02061c751c34a1e5434743b6dfd4e0">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_SIMC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_SIMC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1456</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a9fdaf761f5b2b3739f95ffae6d5fe730"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a9fdaf761f5b2b3739f95ffae6d5fe730">Timer5_Peri_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:157</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a414f965d7fb2d46eba75d06d53066a0d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a414f965d7fb2d46eba75d06d53066a0d">SYS_BLKCTRL_TypeDef::dcp_cdp_1p5a</a></div><div class="ttdeci">__IO uint32_t dcp_cdp_1p5a</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2098</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:124</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0b7571de0bd9343f92ab3ee7db715204"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0b7571de0bd9343f92ab3ee7db715204">SYS_BLKCTRL_TypeDef::PMUX_SPI_DMA_REQ_EN</a></div><div class="ttdeci">__IO uint32_t PMUX_SPI_DMA_REQ_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1833</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a56edf30e2769587ee9037dda8bbb2632"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56edf30e2769587ee9037dda8bbb2632">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P1_3</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P1_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1735</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a86bb89fb5d7b0f424ad1b46b7280afe6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a86bb89fb5d7b0f424ad1b46b7280afe6">SYS_BLKCTRL_TypeDef::r_irrc_clk_src_pll_sel</a></div><div class="ttdeci">__IO uint32_t r_irrc_clk_src_pll_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2286</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2d7dd35ab3f44b2d2be23687ab7e9efb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2d7dd35ab3f44b2d2be23687ab7e9efb">SYS_BLKCTRL_TypeDef::r_SPORT0_PLL_CLK_SEL</a></div><div class="ttdeci">__IO uint32_t r_SPORT0_PLL_CLK_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1336</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2231e10a33cbbe7b18d5a8a61bd4d5ad"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2231e10a33cbbe7b18d5a8a61bd4d5ad">SYS_BLKCTRL_TypeDef::r_SPIC2_PULL_SEL_SIO0_PULL_CTRL</a></div><div class="ttdeci">__IO uint32_t r_SPIC2_PULL_SEL_SIO0_PULL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1874</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a093b1d8fa2a58f8f0d7f6ebefc137cff"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a093b1d8fa2a58f8f0d7f6ebefc137cff">SoC_VENDOR_REG_TypeDef::rsvd3</a></div><div class="ttdeci">__IO uint32_t rsvd3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2709</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_afca255f9f3cf589314ed5b45e62747a7"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#afca255f9f3cf589314ed5b45e62747a7">SoC_VENDOR_REG_TypeDef::rsvd0</a></div><div class="ttdeci">__IO uint32_t rsvd0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2694</div></div>
<div class="ttc" id="struct_q_d_e_c___type_def_html"><div class="ttname"><a href="struct_q_d_e_c___type_def.html">QDEC_TypeDef</a></div><div class="ttdoc">Rotary decoder. (QDEC) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1048</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aaa2eeff9ea832863d74c66c0d1686696"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaa2eeff9ea832863d74c66c0d1686696">SYS_BLKCTRL_TypeDef::PMUX_GPIO_P7_0</a></div><div class="ttdeci">__IO uint32_t PMUX_GPIO_P7_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2479</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a612e0a308e6f06c90c2b28d995614ad7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a612e0a308e6f06c90c2b28d995614ad7">SYS_BLKCTRL_TypeDef::RSVD2</a></div><div class="ttdeci">__IO uint32_t RSVD2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1219</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aa1bd789646140c7acbbab235b78b3545"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa1bd789646140c7acbbab235b78b3545">KeyScan_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:110</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aee5f8fc0cd3bb3879db1169275ddd1be"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aee5f8fc0cd3bb3879db1169275ddd1be">SYS_BLKCTRL_TypeDef::r_SPORT2_MCLK_OUT</a></div><div class="ttdeci">__IO uint32_t r_SPORT2_MCLK_OUT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1354</div></div>
</div><!-- fragment --></div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
