{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 14:37:55 2020 " "Info: Processing started: Thu Oct 08 14:37:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off freq_divider -c freq_divider --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off freq_divider -c freq_divider --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_50M " "Info: Assuming node \"Clk_50M\" is an undefined clock" {  } { { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_50M register count\[0\] register count\[31\] 252.65 MHz 3.958 ns Internal " "Info: Clock \"Clk_50M\" has Internal fmax of 252.65 MHz between source register \"count\[0\]\" and destination register \"count\[31\]\" (period= 3.958 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.754 ns + Longest register register " "Info: + Longest register to register delay is 3.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCFF_X36_Y7_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y7_N31; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.414 ns) 0.879 ns Add0~1 2 COMB LCCOMB_X37_Y7_N0 2 " "Info: 2: + IC(0.465 ns) + CELL(0.414 ns) = 0.879 ns; Loc. = LCCOMB_X37_Y7_N0; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { count[0] Add0~1 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.950 ns Add0~3 3 COMB LCCOMB_X37_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.950 ns; Loc. = LCCOMB_X37_Y7_N2; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.021 ns Add0~5 4 COMB LCCOMB_X37_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.021 ns; Loc. = LCCOMB_X37_Y7_N4; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.092 ns Add0~7 5 COMB LCCOMB_X37_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.092 ns; Loc. = LCCOMB_X37_Y7_N6; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.163 ns Add0~9 6 COMB LCCOMB_X37_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.163 ns; Loc. = LCCOMB_X37_Y7_N8; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.234 ns Add0~11 7 COMB LCCOMB_X37_Y7_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.234 ns; Loc. = LCCOMB_X37_Y7_N10; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.305 ns Add0~13 8 COMB LCCOMB_X37_Y7_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.305 ns; Loc. = LCCOMB_X37_Y7_N12; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.464 ns Add0~15 9 COMB LCCOMB_X37_Y7_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.464 ns; Loc. = LCCOMB_X37_Y7_N14; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.535 ns Add0~17 10 COMB LCCOMB_X37_Y7_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.535 ns; Loc. = LCCOMB_X37_Y7_N16; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.606 ns Add0~19 11 COMB LCCOMB_X37_Y7_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.606 ns; Loc. = LCCOMB_X37_Y7_N18; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.677 ns Add0~21 12 COMB LCCOMB_X37_Y7_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.677 ns; Loc. = LCCOMB_X37_Y7_N20; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.748 ns Add0~23 13 COMB LCCOMB_X37_Y7_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.748 ns; Loc. = LCCOMB_X37_Y7_N22; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.819 ns Add0~25 14 COMB LCCOMB_X37_Y7_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.819 ns; Loc. = LCCOMB_X37_Y7_N24; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~23 Add0~25 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.890 ns Add0~27 15 COMB LCCOMB_X37_Y7_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.890 ns; Loc. = LCCOMB_X37_Y7_N26; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~25 Add0~27 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.961 ns Add0~29 16 COMB LCCOMB_X37_Y7_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.961 ns; Loc. = LCCOMB_X37_Y7_N28; Fanout = 2; COMB Node = 'Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~27 Add0~29 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.107 ns Add0~31 17 COMB LCCOMB_X37_Y7_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.107 ns; Loc. = LCCOMB_X37_Y7_N30; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add0~29 Add0~31 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.178 ns Add0~33 18 COMB LCCOMB_X37_Y6_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.178 ns; Loc. = LCCOMB_X37_Y6_N0; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~31 Add0~33 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.249 ns Add0~35 19 COMB LCCOMB_X37_Y6_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.249 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 2; COMB Node = 'Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~33 Add0~35 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.320 ns Add0~37 20 COMB LCCOMB_X37_Y6_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.320 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~35 Add0~37 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.391 ns Add0~39 21 COMB LCCOMB_X37_Y6_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.391 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~37 Add0~39 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.462 ns Add0~41 22 COMB LCCOMB_X37_Y6_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.462 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 2; COMB Node = 'Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~39 Add0~41 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.533 ns Add0~43 23 COMB LCCOMB_X37_Y6_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.533 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~41 Add0~43 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.604 ns Add0~45 24 COMB LCCOMB_X37_Y6_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.604 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~43 Add0~45 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.763 ns Add0~47 25 COMB LCCOMB_X37_Y6_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.763 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~45 Add0~47 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.834 ns Add0~49 26 COMB LCCOMB_X37_Y6_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.834 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~47 Add0~49 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.905 ns Add0~51 27 COMB LCCOMB_X37_Y6_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.905 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~49 Add0~51 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.976 ns Add0~53 28 COMB LCCOMB_X37_Y6_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.976 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~51 Add0~53 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.047 ns Add0~55 29 COMB LCCOMB_X37_Y6_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.047 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~53 Add0~55 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.118 ns Add0~57 30 COMB LCCOMB_X37_Y6_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.118 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 2; COMB Node = 'Add0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~55 Add0~57 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.189 ns Add0~59 31 COMB LCCOMB_X37_Y6_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.189 ns; Loc. = LCCOMB_X37_Y6_N26; Fanout = 2; COMB Node = 'Add0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~57 Add0~59 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.260 ns Add0~61 32 COMB LCCOMB_X37_Y6_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.260 ns; Loc. = LCCOMB_X37_Y6_N28; Fanout = 1; COMB Node = 'Add0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~59 Add0~61 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.670 ns Add0~62 33 COMB LCCOMB_X37_Y6_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.670 ns; Loc. = LCCOMB_X37_Y6_N30; Fanout = 1; COMB Node = 'Add0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~61 Add0~62 } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.754 ns count\[31\] 34 REG LCFF_X37_Y6_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.754 ns; Loc. = LCFF_X37_Y6_N31; Fanout = 2; REG Node = 'count\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Add0~62 count[31] } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.289 ns ( 87.61 % ) " "Info: Total cell delay = 3.289 ns ( 87.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.465 ns ( 12.39 % ) " "Info: Total interconnect delay = 0.465 ns ( 12.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.754 ns" { count[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~49 Add0~51 Add0~53 Add0~55 Add0~57 Add0~59 Add0~61 Add0~62 count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.754 ns" { count[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~49 {} Add0~51 {} Add0~53 {} Add0~55 {} Add0~57 {} Add0~59 {} Add0~61 {} Add0~62 {} count[31] {} } { 0.000ns 0.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50M destination 2.670 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_50M\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_50M 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50M } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk_50M~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'Clk_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk_50M Clk_50M~clkctrl } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns count\[31\] 3 REG LCFF_X37_Y6_N31 2 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X37_Y6_N31; Fanout = 2; REG Node = 'count\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { Clk_50M~clkctrl count[31] } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { Clk_50M Clk_50M~clkctrl count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { Clk_50M {} Clk_50M~combout {} Clk_50M~clkctrl {} count[31] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50M source 2.660 ns - Longest register " "Info: - Longest clock path from clock \"Clk_50M\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_50M 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50M } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk_50M~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'Clk_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk_50M Clk_50M~clkctrl } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns count\[0\] 3 REG LCFF_X36_Y7_N31 3 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X36_Y7_N31; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { Clk_50M~clkctrl count[0] } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { Clk_50M Clk_50M~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { Clk_50M {} Clk_50M~combout {} Clk_50M~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { Clk_50M Clk_50M~clkctrl count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { Clk_50M {} Clk_50M~combout {} Clk_50M~clkctrl {} count[31] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { Clk_50M Clk_50M~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { Clk_50M {} Clk_50M~combout {} Clk_50M~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.754 ns" { count[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~49 Add0~51 Add0~53 Add0~55 Add0~57 Add0~59 Add0~61 Add0~62 count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.754 ns" { count[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~49 {} Add0~51 {} Add0~53 {} Add0~55 {} Add0~57 {} Add0~59 {} Add0~61 {} Add0~62 {} count[31] {} } { 0.000ns 0.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { Clk_50M Clk_50M~clkctrl count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { Clk_50M {} Clk_50M~combout {} Clk_50M~clkctrl {} count[31] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { Clk_50M Clk_50M~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { Clk_50M {} Clk_50M~combout {} Clk_50M~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_50M clk_1hz tmp 6.665 ns register " "Info: tco from clock \"Clk_50M\" to destination pin \"clk_1hz\" through register \"tmp\" is 6.665 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50M source 2.660 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50M\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_50M 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50M } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk_50M~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'Clk_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk_50M Clk_50M~clkctrl } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns tmp 3 REG LCFF_X36_Y7_N9 2 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X36_Y7_N9; Fanout = 2; REG Node = 'tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { Clk_50M~clkctrl tmp } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { Clk_50M Clk_50M~clkctrl tmp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { Clk_50M {} Clk_50M~combout {} Clk_50M~clkctrl {} tmp {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.755 ns + Longest register pin " "Info: + Longest register to pin delay is 3.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tmp 1 REG LCFF_X36_Y7_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y7_N9; Fanout = 2; REG Node = 'tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(2.778 ns) 3.755 ns clk_1hz 2 PIN PIN_AC14 0 " "Info: 2: + IC(0.977 ns) + CELL(2.778 ns) = 3.755 ns; Loc. = PIN_AC14; Fanout = 0; PIN Node = 'clk_1hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { tmp clk_1hz } "NODE_NAME" } } { "freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 73.98 % ) " "Info: Total cell delay = 2.778 ns ( 73.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 26.02 % ) " "Info: Total interconnect delay = 0.977 ns ( 26.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { tmp clk_1hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.755 ns" { tmp {} clk_1hz {} } { 0.000ns 0.977ns } { 0.000ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { Clk_50M Clk_50M~clkctrl tmp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { Clk_50M {} Clk_50M~combout {} Clk_50M~clkctrl {} tmp {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { tmp clk_1hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.755 ns" { tmp {} clk_1hz {} } { 0.000ns 0.977ns } { 0.000ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 08 14:37:55 2020 " "Info: Processing ended: Thu Oct 08 14:37:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
