// Seed: 543775928
module module_0 (
    input  tri  id_0,
    output wand id_1
);
endmodule
module module_1 #(
    parameter id_0 = 32'd39,
    parameter id_5 = 32'd54
) (
    input  wand  _id_0,
    inout  tri1  id_1,
    output tri0  id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  wand  _id_5
);
  wire [id_5 : id_0  <->  (  id_0  )] id_7;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire id_8;
  wire id_9, id_10;
endmodule
module module_2 (
    output logic id_0,
    output wire id_1,
    input wand id_2,
    output wire id_3,
    input wire id_4
    , id_12 = 1,
    output uwire id_5,
    input supply1 id_6,
    input uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    output supply0 id_10
);
  always_comb id_0 <= -1;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
