---
# Wait a few clk cycles
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}

# Intilize shadowed CTRL register
# Modes: encryption, CTR, 256-bit key length
- {opcode: write, addr: 0x70, data: 0x120}
- {opcode: write, addr: 0x70, data: 0x120}

## Write to key registers
- {opcode: write, addr: 0x00, data: 0xDEADBEAF}
- {opcode: write, addr: 0x04, data: 0xDEADBEAF}
- {opcode: write, addr: 0x08, data: 0xDEADBEAF}
- {opcode: write, addr: 0x0C, data: 0xDEADBEAF}
- {opcode: write, addr: 0x10, data: 0x00000000}
- {opcode: write, addr: 0x14, data: 0x00000000}
- {opcode: write, addr: 0x18, data: 0x00000000}
- {opcode: write, addr: 0x1C, data: 0x00000000}

# Write to IV registers
- {opcode: write, addr: 0x40, data: 0x00000000}
- {opcode: write, addr: 0x44, data: 0x00000000}
- {opcode: write, addr: 0x48, data: 0x00000000}
- {opcode: write, addr: 0x4C, data: 0x00000000}

# Write to input data registers
- {opcode: write, addr: 0x50, data: 0xCAFECAFE}
- {opcode: write, addr: 0x54, data: 0xCAFECAFE}
- {opcode: write, addr: 0x58, data: 0xCAFECAFE}
- {opcode: write, addr: 0x5C, data: 0xCAFECAFE}

# Wait for 16 clk cycles (when ouput data should be ready
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}

# Read from output data registers
- {opcode: read, addr: 0x60, data: 0x0}
- {opcode: read, addr: 0x64, data: 0x0}
- {opcode: read, addr: 0x68, data: 0x0}
- {opcode: read, addr: 0x6C, data: 0x0}
...
