Source Block: verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@84:94@HdlIdDef
reg [63:0] fcs_output_tdata_0;
reg [63:0] fcs_output_tdata_1;
reg [7:0] fcs_output_tkeep_0;
reg [7:0] fcs_output_tkeep_1;

reg [7:0] frame_ptr_reg = 0, frame_ptr_next;

reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg busy_reg = 0;

Diff Content:
- 89 reg [7:0] frame_ptr_reg = 0, frame_ptr_next;
+ 89 reg [15:0] frame_ptr_reg = 16'd0, frame_ptr_next;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@89:99
reg [7:0] frame_ptr_reg = 0, frame_ptr_next;

reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg busy_reg = 0;

reg input_axis_tready_reg = 0, input_axis_tready_next;

reg [31:0] crc_state = 32'hFFFFFFFF;


Clone Blocks 2:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@84:94
reg [63:0] fcs_output_tdata_0;
reg [63:0] fcs_output_tdata_1;
reg [7:0] fcs_output_tkeep_0;
reg [7:0] fcs_output_tkeep_1;

reg [7:0] frame_ptr_reg = 0, frame_ptr_next;

reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg busy_reg = 0;

Clone Blocks 3:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@82:92
reg [7:0]  fcs_input_tkeep;

reg [63:0] fcs_output_tdata_0;
reg [63:0] fcs_output_tdata_1;
reg [7:0] fcs_output_tkeep_0;
reg [7:0] fcs_output_tkeep_1;

reg [7:0] frame_ptr_reg = 0, frame_ptr_next;

reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

Clone Blocks 4:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@81:91
reg [63:0] fcs_input_tdata;
reg [7:0]  fcs_input_tkeep;

reg [63:0] fcs_output_tdata_0;
reg [63:0] fcs_output_tdata_1;
reg [7:0] fcs_output_tkeep_0;
reg [7:0] fcs_output_tkeep_1;

reg [7:0] frame_ptr_reg = 0, frame_ptr_next;

reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;

Clone Blocks 5:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@87:97
reg [7:0] fcs_output_tkeep_1;

reg [7:0] frame_ptr_reg = 0, frame_ptr_next;

reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg busy_reg = 0;

reg input_axis_tready_reg = 0, input_axis_tready_next;


Clone Blocks 6:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@86:96
reg [7:0] fcs_output_tkeep_0;
reg [7:0] fcs_output_tkeep_1;

reg [7:0] frame_ptr_reg = 0, frame_ptr_next;

reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg busy_reg = 0;

reg input_axis_tready_reg = 0, input_axis_tready_next;

Clone Blocks 7:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@86:96
reg [7:0] fcs_output_tkeep_0;
reg [7:0] fcs_output_tkeep_1;

reg [7:0] frame_ptr_reg = 0, frame_ptr_next;

reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg busy_reg = 0;

reg input_axis_tready_reg = 0, input_axis_tready_next;

Clone Blocks 8:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@87:97
reg [7:0] fcs_output_tkeep_1;

reg [7:0] frame_ptr_reg = 0, frame_ptr_next;

reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg busy_reg = 0;

reg input_axis_tready_reg = 0, input_axis_tready_next;


