
ultraTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000069b0  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000a8  20000000  000069b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000016c  200000a8  00006a58  000200a8  2**2
                  ALLOC
  3 .stack        00002004  20000214  00006bc4  000200a8  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002198d  00000000  00000000  00020129  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000033e0  00000000  00000000  00041ab6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005afa  00000000  00000000  00044e96  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000590  00000000  00000000  0004a990  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000770  00000000  00000000  0004af20  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00019e28  00000000  00000000  0004b690  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000d6aa  00000000  00000000  000654b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00084237  00000000  00000000  00072b62  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001abc  00000000  00000000  000f6d9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002218 	.word	0x20002218
       4:	00001705 	.word	0x00001705
       8:	00001701 	.word	0x00001701
       c:	00001701 	.word	0x00001701
	...
      2c:	00001701 	.word	0x00001701
	...
      38:	00001701 	.word	0x00001701
      3c:	00001701 	.word	0x00001701
      40:	00001701 	.word	0x00001701
      44:	00001701 	.word	0x00001701
      48:	00001701 	.word	0x00001701
      4c:	00001701 	.word	0x00001701
      50:	00000fc5 	.word	0x00000fc5
      54:	00001701 	.word	0x00001701
      58:	00001701 	.word	0x00001701
      5c:	00001701 	.word	0x00001701
      60:	00001701 	.word	0x00001701
      64:	00000f65 	.word	0x00000f65
      68:	00000f75 	.word	0x00000f75
      6c:	00000f85 	.word	0x00000f85
      70:	00000f95 	.word	0x00000f95
      74:	00000fa5 	.word	0x00000fa5
      78:	00000fb5 	.word	0x00000fb5
      7c:	00001701 	.word	0x00001701
      80:	00001701 	.word	0x00001701
      84:	00001701 	.word	0x00001701
      88:	00000969 	.word	0x00000969
      8c:	00000979 	.word	0x00000979
      90:	00000989 	.word	0x00000989
	...
      9c:	00001701 	.word	0x00001701
      a0:	00001701 	.word	0x00001701
      a4:	00000000 	.word	0x00000000
      a8:	00001701 	.word	0x00001701
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200000a8 	.word	0x200000a8
      d4:	00000000 	.word	0x00000000
      d8:	000069b0 	.word	0x000069b0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000ac 	.word	0x200000ac
     108:	000069b0 	.word	0x000069b0
     10c:	000069b0 	.word	0x000069b0
     110:	00000000 	.word	0x00000000

00000114 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     114:	4a04      	ldr	r2, [pc, #16]	; (128 <_extint_enable+0x14>)
     116:	7811      	ldrb	r1, [r2, #0]
     118:	2302      	movs	r3, #2
     11a:	430b      	orrs	r3, r1
     11c:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     11e:	7853      	ldrb	r3, [r2, #1]
     120:	b25b      	sxtb	r3, r3
     122:	2b00      	cmp	r3, #0
     124:	dbfb      	blt.n	11e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     126:	4770      	bx	lr
     128:	40001800 	.word	0x40001800

0000012c <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     12c:	b500      	push	{lr}
     12e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     130:	4a12      	ldr	r2, [pc, #72]	; (17c <_system_extint_init+0x50>)
     132:	6991      	ldr	r1, [r2, #24]
     134:	2340      	movs	r3, #64	; 0x40
     136:	430b      	orrs	r3, r1
     138:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     13a:	a901      	add	r1, sp, #4
     13c:	2300      	movs	r3, #0
     13e:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     140:	2005      	movs	r0, #5
     142:	4b0f      	ldr	r3, [pc, #60]	; (180 <_system_extint_init+0x54>)
     144:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     146:	2005      	movs	r0, #5
     148:	4b0e      	ldr	r3, [pc, #56]	; (184 <_system_extint_init+0x58>)
     14a:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     14c:	4a0e      	ldr	r2, [pc, #56]	; (188 <_system_extint_init+0x5c>)
     14e:	7811      	ldrb	r1, [r2, #0]
     150:	2301      	movs	r3, #1
     152:	430b      	orrs	r3, r1
     154:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     156:	7853      	ldrb	r3, [r2, #1]
     158:	b25b      	sxtb	r3, r3
     15a:	2b00      	cmp	r3, #0
     15c:	dbfb      	blt.n	156 <_system_extint_init+0x2a>
     15e:	4b0b      	ldr	r3, [pc, #44]	; (18c <_system_extint_init+0x60>)
     160:	0019      	movs	r1, r3
     162:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     164:	2200      	movs	r2, #0
     166:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     168:	4299      	cmp	r1, r3
     16a:	d1fc      	bne.n	166 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     16c:	2210      	movs	r2, #16
     16e:	4b08      	ldr	r3, [pc, #32]	; (190 <_system_extint_init+0x64>)
     170:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     172:	4b08      	ldr	r3, [pc, #32]	; (194 <_system_extint_init+0x68>)
     174:	4798      	blx	r3
}
     176:	b003      	add	sp, #12
     178:	bd00      	pop	{pc}
     17a:	46c0      	nop			; (mov r8, r8)
     17c:	40000400 	.word	0x40000400
     180:	000015a9 	.word	0x000015a9
     184:	0000151d 	.word	0x0000151d
     188:	40001800 	.word	0x40001800
     18c:	2000010c 	.word	0x2000010c
     190:	e000e100 	.word	0xe000e100
     194:	00000115 	.word	0x00000115

00000198 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     198:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     19a:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     19c:	2340      	movs	r3, #64	; 0x40
     19e:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     1a0:	4281      	cmp	r1, r0
     1a2:	d201      	bcs.n	1a8 <_sercom_get_sync_baud_val+0x10>
     1a4:	e00a      	b.n	1bc <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
     1a6:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     1a8:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     1aa:	1c63      	adds	r3, r4, #1
     1ac:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     1ae:	4288      	cmp	r0, r1
     1b0:	d9f9      	bls.n	1a6 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     1b2:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     1b4:	2cff      	cmp	r4, #255	; 0xff
     1b6:	d801      	bhi.n	1bc <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     1b8:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     1ba:	2300      	movs	r3, #0
	}
}
     1bc:	0018      	movs	r0, r3
     1be:	bd10      	pop	{r4, pc}

000001c0 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     1c0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1c2:	465f      	mov	r7, fp
     1c4:	4656      	mov	r6, sl
     1c6:	464d      	mov	r5, r9
     1c8:	4644      	mov	r4, r8
     1ca:	b4f0      	push	{r4, r5, r6, r7}
     1cc:	b089      	sub	sp, #36	; 0x24
     1ce:	000c      	movs	r4, r1
     1d0:	9205      	str	r2, [sp, #20]
     1d2:	aa12      	add	r2, sp, #72	; 0x48
     1d4:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     1d6:	0002      	movs	r2, r0
     1d8:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     1da:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     1dc:	42a2      	cmp	r2, r4
     1de:	d900      	bls.n	1e2 <_sercom_get_async_baud_val+0x22>
     1e0:	e0c6      	b.n	370 <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     1e2:	2b00      	cmp	r3, #0
     1e4:	d151      	bne.n	28a <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     1e6:	0002      	movs	r2, r0
     1e8:	0008      	movs	r0, r1
     1ea:	2100      	movs	r1, #0
     1ec:	4d64      	ldr	r5, [pc, #400]	; (380 <_sercom_get_async_baud_val+0x1c0>)
     1ee:	47a8      	blx	r5
     1f0:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     1f2:	0026      	movs	r6, r4
     1f4:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     1f6:	2300      	movs	r3, #0
     1f8:	2400      	movs	r4, #0
     1fa:	9300      	str	r3, [sp, #0]
     1fc:	9401      	str	r4, [sp, #4]
     1fe:	2200      	movs	r2, #0
     200:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     202:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     204:	2120      	movs	r1, #32
     206:	468c      	mov	ip, r1
     208:	391f      	subs	r1, #31
     20a:	9602      	str	r6, [sp, #8]
     20c:	9703      	str	r7, [sp, #12]
     20e:	2420      	movs	r4, #32
     210:	4264      	negs	r4, r4
     212:	1904      	adds	r4, r0, r4
     214:	d403      	bmi.n	21e <_sercom_get_async_baud_val+0x5e>
     216:	000d      	movs	r5, r1
     218:	40a5      	lsls	r5, r4
     21a:	46a8      	mov	r8, r5
     21c:	e004      	b.n	228 <_sercom_get_async_baud_val+0x68>
     21e:	4664      	mov	r4, ip
     220:	1a24      	subs	r4, r4, r0
     222:	000d      	movs	r5, r1
     224:	40e5      	lsrs	r5, r4
     226:	46a8      	mov	r8, r5
     228:	000c      	movs	r4, r1
     22a:	4084      	lsls	r4, r0
     22c:	46a1      	mov	r9, r4

		r = r << 1;
     22e:	0014      	movs	r4, r2
     230:	001d      	movs	r5, r3
     232:	18a4      	adds	r4, r4, r2
     234:	415d      	adcs	r5, r3
     236:	0022      	movs	r2, r4
     238:	002b      	movs	r3, r5

		if (n & bit_shift) {
     23a:	4646      	mov	r6, r8
     23c:	465f      	mov	r7, fp
     23e:	423e      	tst	r6, r7
     240:	d003      	beq.n	24a <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
     242:	000e      	movs	r6, r1
     244:	4326      	orrs	r6, r4
     246:	0032      	movs	r2, r6
     248:	002b      	movs	r3, r5
		}

		if (r >= d) {
     24a:	9c02      	ldr	r4, [sp, #8]
     24c:	9d03      	ldr	r5, [sp, #12]
     24e:	429d      	cmp	r5, r3
     250:	d80f      	bhi.n	272 <_sercom_get_async_baud_val+0xb2>
     252:	d101      	bne.n	258 <_sercom_get_async_baud_val+0x98>
     254:	4294      	cmp	r4, r2
     256:	d80c      	bhi.n	272 <_sercom_get_async_baud_val+0xb2>
			r = r - d;
     258:	9c02      	ldr	r4, [sp, #8]
     25a:	9d03      	ldr	r5, [sp, #12]
     25c:	1b12      	subs	r2, r2, r4
     25e:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     260:	464d      	mov	r5, r9
     262:	9e00      	ldr	r6, [sp, #0]
     264:	9f01      	ldr	r7, [sp, #4]
     266:	4335      	orrs	r5, r6
     268:	003c      	movs	r4, r7
     26a:	4646      	mov	r6, r8
     26c:	4334      	orrs	r4, r6
     26e:	9500      	str	r5, [sp, #0]
     270:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     272:	3801      	subs	r0, #1
     274:	d2cb      	bcs.n	20e <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
     276:	2200      	movs	r2, #0
     278:	2301      	movs	r3, #1
     27a:	9800      	ldr	r0, [sp, #0]
     27c:	9901      	ldr	r1, [sp, #4]
     27e:	1a12      	subs	r2, r2, r0
     280:	418b      	sbcs	r3, r1
     282:	0c12      	lsrs	r2, r2, #16
     284:	041b      	lsls	r3, r3, #16
     286:	431a      	orrs	r2, r3
     288:	e06f      	b.n	36a <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     28a:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     28c:	2b01      	cmp	r3, #1
     28e:	d16c      	bne.n	36a <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     290:	0f63      	lsrs	r3, r4, #29
     292:	9304      	str	r3, [sp, #16]
     294:	00e3      	lsls	r3, r4, #3
     296:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
     298:	000a      	movs	r2, r1
     29a:	2300      	movs	r3, #0
     29c:	2100      	movs	r1, #0
     29e:	4c38      	ldr	r4, [pc, #224]	; (380 <_sercom_get_async_baud_val+0x1c0>)
     2a0:	47a0      	blx	r4
     2a2:	0004      	movs	r4, r0
     2a4:	000d      	movs	r5, r1
     2a6:	2300      	movs	r3, #0
     2a8:	469c      	mov	ip, r3
     2aa:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     2ac:	3320      	adds	r3, #32
     2ae:	469b      	mov	fp, r3
     2b0:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     2b2:	4663      	mov	r3, ip
     2b4:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     2b6:	2300      	movs	r3, #0
     2b8:	9302      	str	r3, [sp, #8]
     2ba:	2200      	movs	r2, #0
     2bc:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     2be:	213f      	movs	r1, #63	; 0x3f
     2c0:	9400      	str	r4, [sp, #0]
     2c2:	9501      	str	r5, [sp, #4]
     2c4:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
     2c6:	2120      	movs	r1, #32
     2c8:	4249      	negs	r1, r1
     2ca:	1879      	adds	r1, r7, r1
     2cc:	d403      	bmi.n	2d6 <_sercom_get_async_baud_val+0x116>
     2ce:	0030      	movs	r0, r6
     2d0:	4088      	lsls	r0, r1
     2d2:	4684      	mov	ip, r0
     2d4:	e004      	b.n	2e0 <_sercom_get_async_baud_val+0x120>
     2d6:	4659      	mov	r1, fp
     2d8:	1bc9      	subs	r1, r1, r7
     2da:	0030      	movs	r0, r6
     2dc:	40c8      	lsrs	r0, r1
     2de:	4684      	mov	ip, r0
     2e0:	0031      	movs	r1, r6
     2e2:	40b9      	lsls	r1, r7
     2e4:	4689      	mov	r9, r1

		r = r << 1;
     2e6:	0010      	movs	r0, r2
     2e8:	0019      	movs	r1, r3
     2ea:	1880      	adds	r0, r0, r2
     2ec:	4159      	adcs	r1, r3
     2ee:	0002      	movs	r2, r0
     2f0:	000b      	movs	r3, r1

		if (n & bit_shift) {
     2f2:	4644      	mov	r4, r8
     2f4:	464d      	mov	r5, r9
     2f6:	402c      	ands	r4, r5
     2f8:	46a2      	mov	sl, r4
     2fa:	4664      	mov	r4, ip
     2fc:	9d04      	ldr	r5, [sp, #16]
     2fe:	402c      	ands	r4, r5
     300:	46a4      	mov	ip, r4
     302:	4654      	mov	r4, sl
     304:	4665      	mov	r5, ip
     306:	432c      	orrs	r4, r5
     308:	d003      	beq.n	312 <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
     30a:	0034      	movs	r4, r6
     30c:	4304      	orrs	r4, r0
     30e:	0022      	movs	r2, r4
     310:	000b      	movs	r3, r1
		}

		if (r >= d) {
     312:	9800      	ldr	r0, [sp, #0]
     314:	9901      	ldr	r1, [sp, #4]
     316:	4299      	cmp	r1, r3
     318:	d80a      	bhi.n	330 <_sercom_get_async_baud_val+0x170>
     31a:	d101      	bne.n	320 <_sercom_get_async_baud_val+0x160>
     31c:	4290      	cmp	r0, r2
     31e:	d807      	bhi.n	330 <_sercom_get_async_baud_val+0x170>
			r = r - d;
     320:	9800      	ldr	r0, [sp, #0]
     322:	9901      	ldr	r1, [sp, #4]
     324:	1a12      	subs	r2, r2, r0
     326:	418b      	sbcs	r3, r1
			q |= bit_shift;
     328:	9902      	ldr	r1, [sp, #8]
     32a:	4648      	mov	r0, r9
     32c:	4301      	orrs	r1, r0
     32e:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     330:	3f01      	subs	r7, #1
     332:	d2c8      	bcs.n	2c6 <_sercom_get_async_baud_val+0x106>
     334:	9c00      	ldr	r4, [sp, #0]
     336:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     338:	9902      	ldr	r1, [sp, #8]
     33a:	9a07      	ldr	r2, [sp, #28]
     33c:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     33e:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     340:	4910      	ldr	r1, [pc, #64]	; (384 <_sercom_get_async_baud_val+0x1c4>)
     342:	428b      	cmp	r3, r1
     344:	d90b      	bls.n	35e <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     346:	9b06      	ldr	r3, [sp, #24]
     348:	3301      	adds	r3, #1
     34a:	b2db      	uxtb	r3, r3
     34c:	0019      	movs	r1, r3
     34e:	9306      	str	r3, [sp, #24]
     350:	0013      	movs	r3, r2
     352:	3301      	adds	r3, #1
     354:	9307      	str	r3, [sp, #28]
     356:	2908      	cmp	r1, #8
     358:	d1ad      	bne.n	2b6 <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     35a:	2540      	movs	r5, #64	; 0x40
     35c:	e008      	b.n	370 <_sercom_get_async_baud_val+0x1b0>
     35e:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     360:	9a06      	ldr	r2, [sp, #24]
     362:	2a08      	cmp	r2, #8
     364:	d004      	beq.n	370 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     366:	0352      	lsls	r2, r2, #13
     368:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
     36a:	9b05      	ldr	r3, [sp, #20]
     36c:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
     36e:	2500      	movs	r5, #0
}
     370:	0028      	movs	r0, r5
     372:	b009      	add	sp, #36	; 0x24
     374:	bc3c      	pop	{r2, r3, r4, r5}
     376:	4690      	mov	r8, r2
     378:	4699      	mov	r9, r3
     37a:	46a2      	mov	sl, r4
     37c:	46ab      	mov	fp, r5
     37e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     380:	00004885 	.word	0x00004885
     384:	00001fff 	.word	0x00001fff

00000388 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     388:	b510      	push	{r4, lr}
     38a:	b082      	sub	sp, #8
     38c:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     38e:	4b0e      	ldr	r3, [pc, #56]	; (3c8 <sercom_set_gclk_generator+0x40>)
     390:	781b      	ldrb	r3, [r3, #0]
     392:	2b00      	cmp	r3, #0
     394:	d001      	beq.n	39a <sercom_set_gclk_generator+0x12>
     396:	2900      	cmp	r1, #0
     398:	d00d      	beq.n	3b6 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     39a:	a901      	add	r1, sp, #4
     39c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     39e:	2013      	movs	r0, #19
     3a0:	4b0a      	ldr	r3, [pc, #40]	; (3cc <sercom_set_gclk_generator+0x44>)
     3a2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     3a4:	2013      	movs	r0, #19
     3a6:	4b0a      	ldr	r3, [pc, #40]	; (3d0 <sercom_set_gclk_generator+0x48>)
     3a8:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     3aa:	4b07      	ldr	r3, [pc, #28]	; (3c8 <sercom_set_gclk_generator+0x40>)
     3ac:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     3ae:	2201      	movs	r2, #1
     3b0:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     3b2:	2000      	movs	r0, #0
     3b4:	e006      	b.n	3c4 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
     3b6:	4b04      	ldr	r3, [pc, #16]	; (3c8 <sercom_set_gclk_generator+0x40>)
     3b8:	785b      	ldrb	r3, [r3, #1]
     3ba:	4283      	cmp	r3, r0
     3bc:	d001      	beq.n	3c2 <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     3be:	201d      	movs	r0, #29
     3c0:	e000      	b.n	3c4 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
     3c2:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     3c4:	b002      	add	sp, #8
     3c6:	bd10      	pop	{r4, pc}
     3c8:	200000c4 	.word	0x200000c4
     3cc:	000015a9 	.word	0x000015a9
     3d0:	0000151d 	.word	0x0000151d

000003d4 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     3d4:	4b44      	ldr	r3, [pc, #272]	; (4e8 <_sercom_get_default_pad+0x114>)
     3d6:	4298      	cmp	r0, r3
     3d8:	d033      	beq.n	442 <_sercom_get_default_pad+0x6e>
     3da:	d806      	bhi.n	3ea <_sercom_get_default_pad+0x16>
     3dc:	4b43      	ldr	r3, [pc, #268]	; (4ec <_sercom_get_default_pad+0x118>)
     3de:	4298      	cmp	r0, r3
     3e0:	d00d      	beq.n	3fe <_sercom_get_default_pad+0x2a>
     3e2:	4b43      	ldr	r3, [pc, #268]	; (4f0 <_sercom_get_default_pad+0x11c>)
     3e4:	4298      	cmp	r0, r3
     3e6:	d01b      	beq.n	420 <_sercom_get_default_pad+0x4c>
     3e8:	e06f      	b.n	4ca <_sercom_get_default_pad+0xf6>
     3ea:	4b42      	ldr	r3, [pc, #264]	; (4f4 <_sercom_get_default_pad+0x120>)
     3ec:	4298      	cmp	r0, r3
     3ee:	d04a      	beq.n	486 <_sercom_get_default_pad+0xb2>
     3f0:	4b41      	ldr	r3, [pc, #260]	; (4f8 <_sercom_get_default_pad+0x124>)
     3f2:	4298      	cmp	r0, r3
     3f4:	d058      	beq.n	4a8 <_sercom_get_default_pad+0xd4>
     3f6:	4b41      	ldr	r3, [pc, #260]	; (4fc <_sercom_get_default_pad+0x128>)
     3f8:	4298      	cmp	r0, r3
     3fa:	d166      	bne.n	4ca <_sercom_get_default_pad+0xf6>
     3fc:	e032      	b.n	464 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     3fe:	2901      	cmp	r1, #1
     400:	d006      	beq.n	410 <_sercom_get_default_pad+0x3c>
     402:	2900      	cmp	r1, #0
     404:	d063      	beq.n	4ce <_sercom_get_default_pad+0xfa>
     406:	2902      	cmp	r1, #2
     408:	d006      	beq.n	418 <_sercom_get_default_pad+0x44>
     40a:	2903      	cmp	r1, #3
     40c:	d006      	beq.n	41c <_sercom_get_default_pad+0x48>
     40e:	e001      	b.n	414 <_sercom_get_default_pad+0x40>
     410:	483b      	ldr	r0, [pc, #236]	; (500 <_sercom_get_default_pad+0x12c>)
     412:	e067      	b.n	4e4 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     414:	2000      	movs	r0, #0
     416:	e065      	b.n	4e4 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     418:	483a      	ldr	r0, [pc, #232]	; (504 <_sercom_get_default_pad+0x130>)
     41a:	e063      	b.n	4e4 <_sercom_get_default_pad+0x110>
     41c:	483a      	ldr	r0, [pc, #232]	; (508 <_sercom_get_default_pad+0x134>)
     41e:	e061      	b.n	4e4 <_sercom_get_default_pad+0x110>
     420:	2901      	cmp	r1, #1
     422:	d006      	beq.n	432 <_sercom_get_default_pad+0x5e>
     424:	2900      	cmp	r1, #0
     426:	d054      	beq.n	4d2 <_sercom_get_default_pad+0xfe>
     428:	2902      	cmp	r1, #2
     42a:	d006      	beq.n	43a <_sercom_get_default_pad+0x66>
     42c:	2903      	cmp	r1, #3
     42e:	d006      	beq.n	43e <_sercom_get_default_pad+0x6a>
     430:	e001      	b.n	436 <_sercom_get_default_pad+0x62>
     432:	4836      	ldr	r0, [pc, #216]	; (50c <_sercom_get_default_pad+0x138>)
     434:	e056      	b.n	4e4 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     436:	2000      	movs	r0, #0
     438:	e054      	b.n	4e4 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     43a:	4835      	ldr	r0, [pc, #212]	; (510 <_sercom_get_default_pad+0x13c>)
     43c:	e052      	b.n	4e4 <_sercom_get_default_pad+0x110>
     43e:	4835      	ldr	r0, [pc, #212]	; (514 <_sercom_get_default_pad+0x140>)
     440:	e050      	b.n	4e4 <_sercom_get_default_pad+0x110>
     442:	2901      	cmp	r1, #1
     444:	d006      	beq.n	454 <_sercom_get_default_pad+0x80>
     446:	2900      	cmp	r1, #0
     448:	d045      	beq.n	4d6 <_sercom_get_default_pad+0x102>
     44a:	2902      	cmp	r1, #2
     44c:	d006      	beq.n	45c <_sercom_get_default_pad+0x88>
     44e:	2903      	cmp	r1, #3
     450:	d006      	beq.n	460 <_sercom_get_default_pad+0x8c>
     452:	e001      	b.n	458 <_sercom_get_default_pad+0x84>
     454:	4830      	ldr	r0, [pc, #192]	; (518 <_sercom_get_default_pad+0x144>)
     456:	e045      	b.n	4e4 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     458:	2000      	movs	r0, #0
     45a:	e043      	b.n	4e4 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     45c:	482f      	ldr	r0, [pc, #188]	; (51c <_sercom_get_default_pad+0x148>)
     45e:	e041      	b.n	4e4 <_sercom_get_default_pad+0x110>
     460:	482f      	ldr	r0, [pc, #188]	; (520 <_sercom_get_default_pad+0x14c>)
     462:	e03f      	b.n	4e4 <_sercom_get_default_pad+0x110>
     464:	2901      	cmp	r1, #1
     466:	d006      	beq.n	476 <_sercom_get_default_pad+0xa2>
     468:	2900      	cmp	r1, #0
     46a:	d036      	beq.n	4da <_sercom_get_default_pad+0x106>
     46c:	2902      	cmp	r1, #2
     46e:	d006      	beq.n	47e <_sercom_get_default_pad+0xaa>
     470:	2903      	cmp	r1, #3
     472:	d006      	beq.n	482 <_sercom_get_default_pad+0xae>
     474:	e001      	b.n	47a <_sercom_get_default_pad+0xa6>
     476:	482b      	ldr	r0, [pc, #172]	; (524 <_sercom_get_default_pad+0x150>)
     478:	e034      	b.n	4e4 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     47a:	2000      	movs	r0, #0
     47c:	e032      	b.n	4e4 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     47e:	482a      	ldr	r0, [pc, #168]	; (528 <_sercom_get_default_pad+0x154>)
     480:	e030      	b.n	4e4 <_sercom_get_default_pad+0x110>
     482:	482a      	ldr	r0, [pc, #168]	; (52c <_sercom_get_default_pad+0x158>)
     484:	e02e      	b.n	4e4 <_sercom_get_default_pad+0x110>
     486:	2901      	cmp	r1, #1
     488:	d006      	beq.n	498 <_sercom_get_default_pad+0xc4>
     48a:	2900      	cmp	r1, #0
     48c:	d027      	beq.n	4de <_sercom_get_default_pad+0x10a>
     48e:	2902      	cmp	r1, #2
     490:	d006      	beq.n	4a0 <_sercom_get_default_pad+0xcc>
     492:	2903      	cmp	r1, #3
     494:	d006      	beq.n	4a4 <_sercom_get_default_pad+0xd0>
     496:	e001      	b.n	49c <_sercom_get_default_pad+0xc8>
     498:	4825      	ldr	r0, [pc, #148]	; (530 <_sercom_get_default_pad+0x15c>)
     49a:	e023      	b.n	4e4 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     49c:	2000      	movs	r0, #0
     49e:	e021      	b.n	4e4 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4a0:	4824      	ldr	r0, [pc, #144]	; (534 <_sercom_get_default_pad+0x160>)
     4a2:	e01f      	b.n	4e4 <_sercom_get_default_pad+0x110>
     4a4:	4824      	ldr	r0, [pc, #144]	; (538 <_sercom_get_default_pad+0x164>)
     4a6:	e01d      	b.n	4e4 <_sercom_get_default_pad+0x110>
     4a8:	2901      	cmp	r1, #1
     4aa:	d006      	beq.n	4ba <_sercom_get_default_pad+0xe6>
     4ac:	2900      	cmp	r1, #0
     4ae:	d018      	beq.n	4e2 <_sercom_get_default_pad+0x10e>
     4b0:	2902      	cmp	r1, #2
     4b2:	d006      	beq.n	4c2 <_sercom_get_default_pad+0xee>
     4b4:	2903      	cmp	r1, #3
     4b6:	d006      	beq.n	4c6 <_sercom_get_default_pad+0xf2>
     4b8:	e001      	b.n	4be <_sercom_get_default_pad+0xea>
     4ba:	4820      	ldr	r0, [pc, #128]	; (53c <_sercom_get_default_pad+0x168>)
     4bc:	e012      	b.n	4e4 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     4be:	2000      	movs	r0, #0
     4c0:	e010      	b.n	4e4 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4c2:	481f      	ldr	r0, [pc, #124]	; (540 <_sercom_get_default_pad+0x16c>)
     4c4:	e00e      	b.n	4e4 <_sercom_get_default_pad+0x110>
     4c6:	481f      	ldr	r0, [pc, #124]	; (544 <_sercom_get_default_pad+0x170>)
     4c8:	e00c      	b.n	4e4 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     4ca:	2000      	movs	r0, #0
     4cc:	e00a      	b.n	4e4 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ce:	481e      	ldr	r0, [pc, #120]	; (548 <_sercom_get_default_pad+0x174>)
     4d0:	e008      	b.n	4e4 <_sercom_get_default_pad+0x110>
     4d2:	2003      	movs	r0, #3
     4d4:	e006      	b.n	4e4 <_sercom_get_default_pad+0x110>
     4d6:	481d      	ldr	r0, [pc, #116]	; (54c <_sercom_get_default_pad+0x178>)
     4d8:	e004      	b.n	4e4 <_sercom_get_default_pad+0x110>
     4da:	481d      	ldr	r0, [pc, #116]	; (550 <_sercom_get_default_pad+0x17c>)
     4dc:	e002      	b.n	4e4 <_sercom_get_default_pad+0x110>
     4de:	481d      	ldr	r0, [pc, #116]	; (554 <_sercom_get_default_pad+0x180>)
     4e0:	e000      	b.n	4e4 <_sercom_get_default_pad+0x110>
     4e2:	481d      	ldr	r0, [pc, #116]	; (558 <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
     4e4:	4770      	bx	lr
     4e6:	46c0      	nop			; (mov r8, r8)
     4e8:	42001000 	.word	0x42001000
     4ec:	42000800 	.word	0x42000800
     4f0:	42000c00 	.word	0x42000c00
     4f4:	42001800 	.word	0x42001800
     4f8:	42001c00 	.word	0x42001c00
     4fc:	42001400 	.word	0x42001400
     500:	00050003 	.word	0x00050003
     504:	00060003 	.word	0x00060003
     508:	00070003 	.word	0x00070003
     50c:	00010003 	.word	0x00010003
     510:	001e0003 	.word	0x001e0003
     514:	001f0003 	.word	0x001f0003
     518:	000d0002 	.word	0x000d0002
     51c:	000e0002 	.word	0x000e0002
     520:	000f0002 	.word	0x000f0002
     524:	00110003 	.word	0x00110003
     528:	00120003 	.word	0x00120003
     52c:	00130003 	.word	0x00130003
     530:	003f0005 	.word	0x003f0005
     534:	003e0005 	.word	0x003e0005
     538:	00520005 	.word	0x00520005
     53c:	00170003 	.word	0x00170003
     540:	00180003 	.word	0x00180003
     544:	00190003 	.word	0x00190003
     548:	00040003 	.word	0x00040003
     54c:	000c0002 	.word	0x000c0002
     550:	00100003 	.word	0x00100003
     554:	00530005 	.word	0x00530005
     558:	00160003 	.word	0x00160003

0000055c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     55c:	b530      	push	{r4, r5, lr}
     55e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     560:	4b0c      	ldr	r3, [pc, #48]	; (594 <_sercom_get_sercom_inst_index+0x38>)
     562:	466a      	mov	r2, sp
     564:	cb32      	ldmia	r3!, {r1, r4, r5}
     566:	c232      	stmia	r2!, {r1, r4, r5}
     568:	cb32      	ldmia	r3!, {r1, r4, r5}
     56a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     56c:	9b00      	ldr	r3, [sp, #0]
     56e:	4283      	cmp	r3, r0
     570:	d006      	beq.n	580 <_sercom_get_sercom_inst_index+0x24>
     572:	2301      	movs	r3, #1
     574:	009a      	lsls	r2, r3, #2
     576:	4669      	mov	r1, sp
     578:	5852      	ldr	r2, [r2, r1]
     57a:	4282      	cmp	r2, r0
     57c:	d103      	bne.n	586 <_sercom_get_sercom_inst_index+0x2a>
     57e:	e000      	b.n	582 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     580:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     582:	b2d8      	uxtb	r0, r3
     584:	e003      	b.n	58e <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     586:	3301      	adds	r3, #1
     588:	2b06      	cmp	r3, #6
     58a:	d1f3      	bne.n	574 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     58c:	2000      	movs	r0, #0
}
     58e:	b007      	add	sp, #28
     590:	bd30      	pop	{r4, r5, pc}
     592:	46c0      	nop			; (mov r8, r8)
     594:	000066b4 	.word	0x000066b4

00000598 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
     598:	b530      	push	{r4, r5, lr}
     59a:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
     59c:	aa01      	add	r2, sp, #4
     59e:	4b0b      	ldr	r3, [pc, #44]	; (5cc <_tc_get_inst_index+0x34>)
     5a0:	cb32      	ldmia	r3!, {r1, r4, r5}
     5a2:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
     5a4:	9b01      	ldr	r3, [sp, #4]
     5a6:	4298      	cmp	r0, r3
     5a8:	d00a      	beq.n	5c0 <_tc_get_inst_index+0x28>
     5aa:	9b02      	ldr	r3, [sp, #8]
     5ac:	4298      	cmp	r0, r3
     5ae:	d005      	beq.n	5bc <_tc_get_inst_index+0x24>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     5b0:	2300      	movs	r3, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
     5b2:	9a03      	ldr	r2, [sp, #12]
     5b4:	4282      	cmp	r2, r0
     5b6:	d105      	bne.n	5c4 <_tc_get_inst_index+0x2c>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
     5b8:	3302      	adds	r3, #2
     5ba:	e002      	b.n	5c2 <_tc_get_inst_index+0x2a>
     5bc:	2301      	movs	r3, #1
     5be:	e000      	b.n	5c2 <_tc_get_inst_index+0x2a>
     5c0:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
			return i;
     5c2:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     5c4:	0018      	movs	r0, r3
     5c6:	b005      	add	sp, #20
     5c8:	bd30      	pop	{r4, r5, pc}
     5ca:	46c0      	nop			; (mov r8, r8)
     5cc:	000066cc 	.word	0x000066cc

000005d0 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
     5d0:	b5f0      	push	{r4, r5, r6, r7, lr}
     5d2:	464f      	mov	r7, r9
     5d4:	4646      	mov	r6, r8
     5d6:	b4c0      	push	{r6, r7}
     5d8:	b087      	sub	sp, #28
     5da:	0004      	movs	r4, r0
     5dc:	000e      	movs	r6, r1
     5de:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
     5e0:	0008      	movs	r0, r1
     5e2:	4b92      	ldr	r3, [pc, #584]	; (82c <tc_init+0x25c>)
     5e4:	4798      	blx	r3
     5e6:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
     5e8:	4d91      	ldr	r5, [pc, #580]	; (830 <tc_init+0x260>)
     5ea:	0029      	movs	r1, r5
     5ec:	310c      	adds	r1, #12
     5ee:	2203      	movs	r2, #3
     5f0:	a805      	add	r0, sp, #20
     5f2:	4f90      	ldr	r7, [pc, #576]	; (834 <tc_init+0x264>)
     5f4:	47b8      	blx	r7
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
     5f6:	0029      	movs	r1, r5
     5f8:	3110      	adds	r1, #16
     5fa:	2206      	movs	r2, #6
     5fc:	a803      	add	r0, sp, #12
     5fe:	47b8      	blx	r7
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
     600:	2300      	movs	r3, #0
     602:	60a3      	str	r3, [r4, #8]
     604:	60e3      	str	r3, [r4, #12]
     606:	6123      	str	r3, [r4, #16]
     608:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
     60a:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
     60c:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
     60e:	464b      	mov	r3, r9
     610:	009a      	lsls	r2, r3, #2
     612:	4b89      	ldr	r3, [pc, #548]	; (838 <tc_init+0x268>)
     614:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
     616:	6026      	str	r6, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     618:	4643      	mov	r3, r8
     61a:	789b      	ldrb	r3, [r3, #2]
     61c:	2b08      	cmp	r3, #8
     61e:	d104      	bne.n	62a <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     620:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     622:	464a      	mov	r2, r9
     624:	07d2      	lsls	r2, r2, #31
     626:	d400      	bmi.n	62a <tc_init+0x5a>
     628:	e0fb      	b.n	822 <tc_init+0x252>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
     62a:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     62c:	8833      	ldrh	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     62e:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     630:	07db      	lsls	r3, r3, #31
     632:	d500      	bpl.n	636 <tc_init+0x66>
     634:	e0f5      	b.n	822 <tc_init+0x252>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     636:	7bf3      	ldrb	r3, [r6, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
     638:	3017      	adds	r0, #23
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     63a:	06db      	lsls	r3, r3, #27
     63c:	d500      	bpl.n	640 <tc_init+0x70>
     63e:	e0f0      	b.n	822 <tc_init+0x252>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
     640:	8833      	ldrh	r3, [r6, #0]
     642:	079b      	lsls	r3, r3, #30
     644:	d500      	bpl.n	648 <tc_init+0x78>
     646:	e0ec      	b.n	822 <tc_init+0x252>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
     648:	4643      	mov	r3, r8
     64a:	7c1b      	ldrb	r3, [r3, #16]
     64c:	2b00      	cmp	r3, #0
     64e:	d00c      	beq.n	66a <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     650:	a902      	add	r1, sp, #8
     652:	2301      	movs	r3, #1
     654:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     656:	2200      	movs	r2, #0
     658:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
     65a:	4642      	mov	r2, r8
     65c:	7e12      	ldrb	r2, [r2, #24]
     65e:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     660:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     662:	4643      	mov	r3, r8
     664:	7d18      	ldrb	r0, [r3, #20]
     666:	4b75      	ldr	r3, [pc, #468]	; (83c <tc_init+0x26c>)
     668:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
     66a:	4643      	mov	r3, r8
     66c:	7f1b      	ldrb	r3, [r3, #28]
     66e:	2b00      	cmp	r3, #0
     670:	d00d      	beq.n	68e <tc_init+0xbe>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     672:	a902      	add	r1, sp, #8
     674:	2301      	movs	r3, #1
     676:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     678:	2200      	movs	r2, #0
     67a:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
     67c:	4642      	mov	r2, r8
     67e:	6a52      	ldr	r2, [r2, #36]	; 0x24
     680:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     682:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     684:	4643      	mov	r3, r8
     686:	6a1b      	ldr	r3, [r3, #32]
     688:	b2d8      	uxtb	r0, r3
     68a:	4b6c      	ldr	r3, [pc, #432]	; (83c <tc_init+0x26c>)
     68c:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     68e:	496c      	ldr	r1, [pc, #432]	; (840 <tc_init+0x270>)
     690:	6a0b      	ldr	r3, [r1, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
     692:	464a      	mov	r2, r9
     694:	0052      	lsls	r2, r2, #1
     696:	a803      	add	r0, sp, #12
     698:	5a12      	ldrh	r2, [r2, r0]
     69a:	4313      	orrs	r3, r2
     69c:	620b      	str	r3, [r1, #32]

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
     69e:	4643      	mov	r3, r8
     6a0:	789b      	ldrb	r3, [r3, #2]
     6a2:	2b08      	cmp	r3, #8
     6a4:	d106      	bne.n	6b4 <tc_init+0xe4>
     6a6:	6a0b      	ldr	r3, [r1, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
     6a8:	464a      	mov	r2, r9
     6aa:	3201      	adds	r2, #1
     6ac:	0052      	lsls	r2, r2, #1
     6ae:	5a12      	ldrh	r2, [r2, r0]
     6b0:	4313      	orrs	r3, r2
     6b2:	620b      	str	r3, [r1, #32]
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
     6b4:	a901      	add	r1, sp, #4
     6b6:	4643      	mov	r3, r8
     6b8:	781b      	ldrb	r3, [r3, #0]
     6ba:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
     6bc:	ab05      	add	r3, sp, #20
     6be:	464a      	mov	r2, r9
     6c0:	5c9d      	ldrb	r5, [r3, r2]
     6c2:	0028      	movs	r0, r5
     6c4:	4b5f      	ldr	r3, [pc, #380]	; (844 <tc_init+0x274>)
     6c6:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
     6c8:	0028      	movs	r0, r5
     6ca:	4b5f      	ldr	r3, [pc, #380]	; (848 <tc_init+0x278>)
     6cc:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
     6ce:	4643      	mov	r3, r8
     6d0:	7898      	ldrb	r0, [r3, #2]
     6d2:	799b      	ldrb	r3, [r3, #6]
     6d4:	0002      	movs	r2, r0
     6d6:	431a      	orrs	r2, r3
     6d8:	4643      	mov	r3, r8
     6da:	8918      	ldrh	r0, [r3, #8]
     6dc:	889b      	ldrh	r3, [r3, #4]
     6de:	4303      	orrs	r3, r0
     6e0:	431a      	orrs	r2, r3
     6e2:	0010      	movs	r0, r2
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
     6e4:	4643      	mov	r3, r8
     6e6:	785b      	ldrb	r3, [r3, #1]
     6e8:	2b00      	cmp	r3, #0
     6ea:	d002      	beq.n	6f2 <tc_init+0x122>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
     6ec:	2380      	movs	r3, #128	; 0x80
     6ee:	011b      	lsls	r3, r3, #4
     6f0:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     6f2:	6821      	ldr	r1, [r4, #0]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     6f4:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     6f6:	7bcb      	ldrb	r3, [r1, #15]
     6f8:	4393      	bics	r3, r2
     6fa:	d1fc      	bne.n	6f6 <tc_init+0x126>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
     6fc:	8030      	strh	r0, [r6, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
     6fe:	4643      	mov	r3, r8
     700:	7b58      	ldrb	r0, [r3, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
     702:	1e43      	subs	r3, r0, #1
     704:	4198      	sbcs	r0, r3
     706:	0080      	lsls	r0, r0, #2
	}

	if (config->count_direction) {
     708:	4643      	mov	r3, r8
     70a:	7b9b      	ldrb	r3, [r3, #14]
     70c:	2b00      	cmp	r3, #0
     70e:	d001      	beq.n	714 <tc_init+0x144>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
     710:	2301      	movs	r3, #1
     712:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     714:	6821      	ldr	r1, [r4, #0]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
     716:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     718:	7bcb      	ldrb	r3, [r1, #15]
     71a:	4393      	bics	r3, r2
     71c:	d1fc      	bne.n	718 <tc_init+0x148>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
     71e:	33ff      	adds	r3, #255	; 0xff
     720:	7133      	strb	r3, [r6, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
     722:	2800      	cmp	r0, #0
     724:	d005      	beq.n	732 <tc_init+0x162>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     726:	6821      	ldr	r1, [r4, #0]
		while (tc_is_syncing(module_inst)) {
     728:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     72a:	7bcb      	ldrb	r3, [r1, #15]
     72c:	4393      	bics	r3, r2
     72e:	d1fc      	bne.n	72a <tc_init+0x15a>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
     730:	7170      	strb	r0, [r6, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
     732:	4643      	mov	r3, r8
     734:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
     736:	7adb      	ldrb	r3, [r3, #11]
     738:	2b00      	cmp	r3, #0
     73a:	d001      	beq.n	740 <tc_init+0x170>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     73c:	2310      	movs	r3, #16
     73e:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
     740:	4643      	mov	r3, r8
     742:	7b1b      	ldrb	r3, [r3, #12]
     744:	2b00      	cmp	r3, #0
     746:	d001      	beq.n	74c <tc_init+0x17c>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     748:	2320      	movs	r3, #32
     74a:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     74c:	6821      	ldr	r1, [r4, #0]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     74e:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     750:	7bcb      	ldrb	r3, [r1, #15]
     752:	4393      	bics	r3, r2
     754:	d1fc      	bne.n	750 <tc_init+0x180>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
     756:	71b0      	strb	r0, [r6, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     758:	6822      	ldr	r2, [r4, #0]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     75a:	217f      	movs	r1, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     75c:	7bd3      	ldrb	r3, [r2, #15]
     75e:	438b      	bics	r3, r1
     760:	d1fc      	bne.n	75c <tc_init+0x18c>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
     762:	7923      	ldrb	r3, [r4, #4]
     764:	2b04      	cmp	r3, #4
     766:	d005      	beq.n	774 <tc_init+0x1a4>
     768:	2b08      	cmp	r3, #8
     76a:	d041      	beq.n	7f0 <tc_init+0x220>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
     76c:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
     76e:	2b00      	cmp	r3, #0
     770:	d157      	bne.n	822 <tc_init+0x252>
     772:	e024      	b.n	7be <tc_init+0x1ee>
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
     774:	217f      	movs	r1, #127	; 0x7f
     776:	7bd3      	ldrb	r3, [r2, #15]
     778:	438b      	bics	r3, r1
     77a:	d1fc      	bne.n	776 <tc_init+0x1a6>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
     77c:	3328      	adds	r3, #40	; 0x28
     77e:	4642      	mov	r2, r8
     780:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
     782:	7433      	strb	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     784:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
     786:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     788:	7bcb      	ldrb	r3, [r1, #15]
     78a:	4393      	bics	r3, r2
     78c:	d1fc      	bne.n	788 <tc_init+0x1b8>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
     78e:	3329      	adds	r3, #41	; 0x29
     790:	4642      	mov	r2, r8
     792:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
     794:	7533      	strb	r3, [r6, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     796:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
     798:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     79a:	7bcb      	ldrb	r3, [r1, #15]
     79c:	4393      	bics	r3, r2
     79e:	d1fc      	bne.n	79a <tc_init+0x1ca>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
     7a0:	332a      	adds	r3, #42	; 0x2a
     7a2:	4642      	mov	r2, r8
     7a4:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
     7a6:	7633      	strb	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     7a8:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     7aa:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     7ac:	7bcb      	ldrb	r3, [r1, #15]
     7ae:	4393      	bics	r3, r2
     7b0:	d1fc      	bne.n	7ac <tc_init+0x1dc>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
     7b2:	332b      	adds	r3, #43	; 0x2b
     7b4:	4642      	mov	r2, r8
     7b6:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
     7b8:	7673      	strb	r3, [r6, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
     7ba:	2000      	movs	r0, #0
     7bc:	e031      	b.n	822 <tc_init+0x252>

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
     7be:	217f      	movs	r1, #127	; 0x7f
     7c0:	7bd3      	ldrb	r3, [r2, #15]
     7c2:	438b      	bics	r3, r1
     7c4:	d1fc      	bne.n	7c0 <tc_init+0x1f0>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
     7c6:	4643      	mov	r3, r8
     7c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
     7ca:	8233      	strh	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     7cc:	6821      	ldr	r1, [r4, #0]

			while (tc_is_syncing(module_inst)) {
     7ce:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     7d0:	7bcb      	ldrb	r3, [r1, #15]
     7d2:	4393      	bics	r3, r2
     7d4:	d1fc      	bne.n	7d0 <tc_init+0x200>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
     7d6:	4643      	mov	r3, r8
     7d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
     7da:	8333      	strh	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     7dc:	6821      	ldr	r1, [r4, #0]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     7de:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     7e0:	7bcb      	ldrb	r3, [r1, #15]
     7e2:	4393      	bics	r3, r2
     7e4:	d1fc      	bne.n	7e0 <tc_init+0x210>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
     7e6:	4643      	mov	r3, r8
     7e8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
     7ea:	8373      	strh	r3, [r6, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
     7ec:	2000      	movs	r0, #0
     7ee:	e018      	b.n	822 <tc_init+0x252>

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
     7f0:	217f      	movs	r1, #127	; 0x7f
     7f2:	7bd3      	ldrb	r3, [r2, #15]
     7f4:	438b      	bics	r3, r1
     7f6:	d1fc      	bne.n	7f2 <tc_init+0x222>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
     7f8:	4643      	mov	r3, r8
     7fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     7fc:	6133      	str	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     7fe:	6821      	ldr	r1, [r4, #0]

			while (tc_is_syncing(module_inst)) {
     800:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     802:	7bcb      	ldrb	r3, [r1, #15]
     804:	4393      	bics	r3, r2
     806:	d1fc      	bne.n	802 <tc_init+0x232>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
     808:	4643      	mov	r3, r8
     80a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
     80c:	61b3      	str	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     80e:	6821      	ldr	r1, [r4, #0]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     810:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     812:	7bcb      	ldrb	r3, [r1, #15]
     814:	4393      	bics	r3, r2
     816:	d1fc      	bne.n	812 <tc_init+0x242>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
     818:	4643      	mov	r3, r8
     81a:	6b1b      	ldr	r3, [r3, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
     81c:	61f3      	str	r3, [r6, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
     81e:	2000      	movs	r0, #0
     820:	e7ff      	b.n	822 <tc_init+0x252>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
     822:	b007      	add	sp, #28
     824:	bc0c      	pop	{r2, r3}
     826:	4690      	mov	r8, r2
     828:	4699      	mov	r9, r3
     82a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     82c:	00000599 	.word	0x00000599
     830:	000066cc 	.word	0x000066cc
     834:	00001cb1 	.word	0x00001cb1
     838:	20000158 	.word	0x20000158
     83c:	000016a1 	.word	0x000016a1
     840:	40000400 	.word	0x40000400
     844:	000015a9 	.word	0x000015a9
     848:	0000151d 	.word	0x0000151d

0000084c <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
     84c:	6802      	ldr	r2, [r0, #0]

	while (tc_is_syncing(module_inst)) {
     84e:	217f      	movs	r1, #127	; 0x7f
     850:	7bd3      	ldrb	r3, [r2, #15]
     852:	438b      	bics	r3, r1
     854:	d1fc      	bne.n	850 <tc_get_count_value+0x4>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
     856:	7903      	ldrb	r3, [r0, #4]
     858:	2b04      	cmp	r3, #4
     85a:	d005      	beq.n	868 <tc_get_count_value+0x1c>
     85c:	2b08      	cmp	r3, #8
     85e:	d009      	beq.n	874 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
     860:	2000      	movs	r0, #0
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
     862:	2b00      	cmp	r3, #0
     864:	d108      	bne.n	878 <tc_get_count_value+0x2c>
     866:	e002      	b.n	86e <tc_get_count_value+0x22>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
     868:	7c10      	ldrb	r0, [r2, #16]
     86a:	b2c0      	uxtb	r0, r0
     86c:	e004      	b.n	878 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
     86e:	8a10      	ldrh	r0, [r2, #16]
     870:	b280      	uxth	r0, r0
     872:	e001      	b.n	878 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
     874:	6910      	ldr	r0, [r2, #16]
     876:	e7ff      	b.n	878 <tc_get_count_value+0x2c>
	}

	Assert(false);
	return 0;
}
     878:	4770      	bx	lr
     87a:	46c0      	nop			; (mov r8, r8)

0000087c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     87c:	b5f0      	push	{r4, r5, r6, r7, lr}
     87e:	4647      	mov	r7, r8
     880:	b480      	push	{r7}
     882:	000c      	movs	r4, r1
     884:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     886:	2800      	cmp	r0, #0
     888:	d10d      	bne.n	8a6 <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
     88a:	2a00      	cmp	r2, #0
     88c:	dd0e      	ble.n	8ac <_read+0x30>
     88e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     890:	4e08      	ldr	r6, [pc, #32]	; (8b4 <_read+0x38>)
     892:	4d09      	ldr	r5, [pc, #36]	; (8b8 <_read+0x3c>)
     894:	6830      	ldr	r0, [r6, #0]
     896:	0021      	movs	r1, r4
     898:	682b      	ldr	r3, [r5, #0]
     89a:	4798      	blx	r3
		ptr++;
     89c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     89e:	42a7      	cmp	r7, r4
     8a0:	d1f8      	bne.n	894 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     8a2:	4640      	mov	r0, r8
     8a4:	e003      	b.n	8ae <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     8a6:	2001      	movs	r0, #1
     8a8:	4240      	negs	r0, r0
     8aa:	e000      	b.n	8ae <_read+0x32>
	}

	for (; len > 0; --len) {
     8ac:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
     8ae:	bc04      	pop	{r2}
     8b0:	4690      	mov	r8, r2
     8b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     8b4:	20000154 	.word	0x20000154
     8b8:	2000014c 	.word	0x2000014c

000008bc <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     8bc:	b5f0      	push	{r4, r5, r6, r7, lr}
     8be:	4647      	mov	r7, r8
     8c0:	b480      	push	{r7}
     8c2:	000e      	movs	r6, r1
     8c4:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     8c6:	3801      	subs	r0, #1
     8c8:	2802      	cmp	r0, #2
     8ca:	d811      	bhi.n	8f0 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
     8cc:	2a00      	cmp	r2, #0
     8ce:	d012      	beq.n	8f6 <_write+0x3a>
     8d0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     8d2:	4b0c      	ldr	r3, [pc, #48]	; (904 <_write+0x48>)
     8d4:	4698      	mov	r8, r3
     8d6:	4f0c      	ldr	r7, [pc, #48]	; (908 <_write+0x4c>)
     8d8:	4643      	mov	r3, r8
     8da:	6818      	ldr	r0, [r3, #0]
     8dc:	5d31      	ldrb	r1, [r6, r4]
     8de:	683b      	ldr	r3, [r7, #0]
     8e0:	4798      	blx	r3
     8e2:	2800      	cmp	r0, #0
     8e4:	db09      	blt.n	8fa <_write+0x3e>
			return -1;
		}
		++nChars;
     8e6:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     8e8:	42a5      	cmp	r5, r4
     8ea:	d1f5      	bne.n	8d8 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
     8ec:	0020      	movs	r0, r4
     8ee:	e006      	b.n	8fe <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     8f0:	2001      	movs	r0, #1
     8f2:	4240      	negs	r0, r0
     8f4:	e003      	b.n	8fe <_write+0x42>
	}

	for (; len != 0; --len) {
     8f6:	2000      	movs	r0, #0
     8f8:	e001      	b.n	8fe <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     8fa:	2001      	movs	r0, #1
     8fc:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
     8fe:	bc04      	pop	{r2}
     900:	4690      	mov	r8, r2
     902:	bdf0      	pop	{r4, r5, r6, r7, pc}
     904:	20000154 	.word	0x20000154
     908:	20000150 	.word	0x20000150

0000090c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
     90c:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
     90e:	0080      	lsls	r0, r0, #2
     910:	4b14      	ldr	r3, [pc, #80]	; (964 <_tc_interrupt_handler+0x58>)
     912:	58c5      	ldr	r5, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
     914:	682b      	ldr	r3, [r5, #0]
     916:	7b9c      	ldrb	r4, [r3, #14]
     918:	7e2b      	ldrb	r3, [r5, #24]
     91a:	401c      	ands	r4, r3
     91c:	7e6b      	ldrb	r3, [r5, #25]
     91e:	401c      	ands	r4, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
     920:	07e3      	lsls	r3, r4, #31
     922:	d505      	bpl.n	930 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
     924:	0028      	movs	r0, r5
     926:	68ab      	ldr	r3, [r5, #8]
     928:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
     92a:	2301      	movs	r3, #1
     92c:	682a      	ldr	r2, [r5, #0]
     92e:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
     930:	07a3      	lsls	r3, r4, #30
     932:	d505      	bpl.n	940 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
     934:	0028      	movs	r0, r5
     936:	68eb      	ldr	r3, [r5, #12]
     938:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
     93a:	2302      	movs	r3, #2
     93c:	682a      	ldr	r2, [r5, #0]
     93e:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
     940:	06e3      	lsls	r3, r4, #27
     942:	d505      	bpl.n	950 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
     944:	0028      	movs	r0, r5
     946:	692b      	ldr	r3, [r5, #16]
     948:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
     94a:	2310      	movs	r3, #16
     94c:	682a      	ldr	r2, [r5, #0]
     94e:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
     950:	06a3      	lsls	r3, r4, #26
     952:	d505      	bpl.n	960 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
     954:	0028      	movs	r0, r5
     956:	696b      	ldr	r3, [r5, #20]
     958:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
     95a:	682b      	ldr	r3, [r5, #0]
     95c:	2220      	movs	r2, #32
     95e:	739a      	strb	r2, [r3, #14]
	}
}
     960:	bd70      	pop	{r4, r5, r6, pc}
     962:	46c0      	nop			; (mov r8, r8)
     964:	20000158 	.word	0x20000158

00000968 <TC3_Handler>:
#if (SAML21E) || (SAML21G) || (SAMR30E) || (SAMR30G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
     968:	b510      	push	{r4, lr}
     96a:	2000      	movs	r0, #0
     96c:	4b01      	ldr	r3, [pc, #4]	; (974 <TC3_Handler+0xc>)
     96e:	4798      	blx	r3
     970:	bd10      	pop	{r4, pc}
     972:	46c0      	nop			; (mov r8, r8)
     974:	0000090d 	.word	0x0000090d

00000978 <TC4_Handler>:
     978:	b510      	push	{r4, lr}
     97a:	2001      	movs	r0, #1
     97c:	4b01      	ldr	r3, [pc, #4]	; (984 <TC4_Handler+0xc>)
     97e:	4798      	blx	r3
     980:	bd10      	pop	{r4, pc}
     982:	46c0      	nop			; (mov r8, r8)
     984:	0000090d 	.word	0x0000090d

00000988 <TC5_Handler>:
     988:	b510      	push	{r4, lr}
     98a:	2002      	movs	r0, #2
     98c:	4b01      	ldr	r3, [pc, #4]	; (994 <TC5_Handler+0xc>)
     98e:	4798      	blx	r3
     990:	bd10      	pop	{r4, pc}
     992:	46c0      	nop			; (mov r8, r8)
     994:	0000090d 	.word	0x0000090d

00000998 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     998:	b5f0      	push	{r4, r5, r6, r7, lr}
     99a:	465f      	mov	r7, fp
     99c:	4656      	mov	r6, sl
     99e:	464d      	mov	r5, r9
     9a0:	4644      	mov	r4, r8
     9a2:	b4f0      	push	{r4, r5, r6, r7}
     9a4:	b091      	sub	sp, #68	; 0x44
     9a6:	0005      	movs	r5, r0
     9a8:	000c      	movs	r4, r1
     9aa:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     9ac:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     9ae:	0008      	movs	r0, r1
     9b0:	4bb9      	ldr	r3, [pc, #740]	; (c98 <usart_init+0x300>)
     9b2:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     9b4:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     9b6:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     9b8:	07d2      	lsls	r2, r2, #31
     9ba:	d500      	bpl.n	9be <usart_init+0x26>
     9bc:	e164      	b.n	c88 <usart_init+0x2f0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     9be:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     9c0:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     9c2:	0792      	lsls	r2, r2, #30
     9c4:	d500      	bpl.n	9c8 <usart_init+0x30>
     9c6:	e15f      	b.n	c88 <usart_init+0x2f0>
     9c8:	49b4      	ldr	r1, [pc, #720]	; (c9c <usart_init+0x304>)
     9ca:	6a0a      	ldr	r2, [r1, #32]
     9cc:	1c87      	adds	r7, r0, #2
     9ce:	3b1b      	subs	r3, #27
     9d0:	40bb      	lsls	r3, r7
     9d2:	4313      	orrs	r3, r2
     9d4:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     9d6:	a90f      	add	r1, sp, #60	; 0x3c
     9d8:	272d      	movs	r7, #45	; 0x2d
     9da:	5df3      	ldrb	r3, [r6, r7]
     9dc:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     9de:	3014      	adds	r0, #20
     9e0:	b2c3      	uxtb	r3, r0
     9e2:	9302      	str	r3, [sp, #8]
     9e4:	0018      	movs	r0, r3
     9e6:	4bae      	ldr	r3, [pc, #696]	; (ca0 <usart_init+0x308>)
     9e8:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     9ea:	9802      	ldr	r0, [sp, #8]
     9ec:	4bad      	ldr	r3, [pc, #692]	; (ca4 <usart_init+0x30c>)
     9ee:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     9f0:	5df0      	ldrb	r0, [r6, r7]
     9f2:	2100      	movs	r1, #0
     9f4:	4bac      	ldr	r3, [pc, #688]	; (ca8 <usart_init+0x310>)
     9f6:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     9f8:	7af3      	ldrb	r3, [r6, #11]
     9fa:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     9fc:	2324      	movs	r3, #36	; 0x24
     9fe:	5cf3      	ldrb	r3, [r6, r3]
     a00:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     a02:	2325      	movs	r3, #37	; 0x25
     a04:	5cf3      	ldrb	r3, [r6, r3]
     a06:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     a08:	7ef3      	ldrb	r3, [r6, #27]
     a0a:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     a0c:	7f33      	ldrb	r3, [r6, #28]
     a0e:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     a10:	682b      	ldr	r3, [r5, #0]
     a12:	4699      	mov	r9, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     a14:	0018      	movs	r0, r3
     a16:	4ba0      	ldr	r3, [pc, #640]	; (c98 <usart_init+0x300>)
     a18:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     a1a:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
     a1c:	2200      	movs	r2, #0
     a1e:	230e      	movs	r3, #14
     a20:	a906      	add	r1, sp, #24
     a22:	468c      	mov	ip, r1
     a24:	4463      	add	r3, ip
     a26:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     a28:	8a32      	ldrh	r2, [r6, #16]
     a2a:	9202      	str	r2, [sp, #8]
     a2c:	2380      	movs	r3, #128	; 0x80
     a2e:	01db      	lsls	r3, r3, #7
     a30:	429a      	cmp	r2, r3
     a32:	d01a      	beq.n	a6a <usart_init+0xd2>
     a34:	d804      	bhi.n	a40 <usart_init+0xa8>
     a36:	2380      	movs	r3, #128	; 0x80
     a38:	019b      	lsls	r3, r3, #6
     a3a:	429a      	cmp	r2, r3
     a3c:	d00b      	beq.n	a56 <usart_init+0xbe>
     a3e:	e104      	b.n	c4a <usart_init+0x2b2>
     a40:	23c0      	movs	r3, #192	; 0xc0
     a42:	01db      	lsls	r3, r3, #7
     a44:	9a02      	ldr	r2, [sp, #8]
     a46:	429a      	cmp	r2, r3
     a48:	d00a      	beq.n	a60 <usart_init+0xc8>
     a4a:	2380      	movs	r3, #128	; 0x80
     a4c:	021b      	lsls	r3, r3, #8
     a4e:	429a      	cmp	r2, r3
     a50:	d100      	bne.n	a54 <usart_init+0xbc>
     a52:	e0ff      	b.n	c54 <usart_init+0x2bc>
     a54:	e0f9      	b.n	c4a <usart_init+0x2b2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     a56:	2310      	movs	r3, #16
     a58:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     a5a:	3b0f      	subs	r3, #15
     a5c:	9307      	str	r3, [sp, #28]
     a5e:	e0fd      	b.n	c5c <usart_init+0x2c4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     a60:	2308      	movs	r3, #8
     a62:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     a64:	3b07      	subs	r3, #7
     a66:	9307      	str	r3, [sp, #28]
     a68:	e0f8      	b.n	c5c <usart_init+0x2c4>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     a6a:	6833      	ldr	r3, [r6, #0]
     a6c:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
     a6e:	68f3      	ldr	r3, [r6, #12]
     a70:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     a72:	6973      	ldr	r3, [r6, #20]
     a74:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     a76:	7e33      	ldrb	r3, [r6, #24]
     a78:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     a7a:	2326      	movs	r3, #38	; 0x26
     a7c:	5cf3      	ldrb	r3, [r6, r3]
     a7e:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
     a80:	6873      	ldr	r3, [r6, #4]
     a82:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
     a84:	2b00      	cmp	r3, #0
     a86:	d015      	beq.n	ab4 <usart_init+0x11c>
     a88:	2380      	movs	r3, #128	; 0x80
     a8a:	055b      	lsls	r3, r3, #21
     a8c:	459a      	cmp	sl, r3
     a8e:	d136      	bne.n	afe <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     a90:	2327      	movs	r3, #39	; 0x27
     a92:	5cf3      	ldrb	r3, [r6, r3]
     a94:	2b00      	cmp	r3, #0
     a96:	d136      	bne.n	b06 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     a98:	6a33      	ldr	r3, [r6, #32]
     a9a:	001f      	movs	r7, r3
     a9c:	b2c0      	uxtb	r0, r0
     a9e:	4b83      	ldr	r3, [pc, #524]	; (cac <usart_init+0x314>)
     aa0:	4798      	blx	r3
     aa2:	0001      	movs	r1, r0
     aa4:	220e      	movs	r2, #14
     aa6:	ab06      	add	r3, sp, #24
     aa8:	469c      	mov	ip, r3
     aaa:	4462      	add	r2, ip
     aac:	0038      	movs	r0, r7
     aae:	4b80      	ldr	r3, [pc, #512]	; (cb0 <usart_init+0x318>)
     ab0:	4798      	blx	r3
     ab2:	e025      	b.n	b00 <usart_init+0x168>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     ab4:	2308      	movs	r3, #8
     ab6:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     ab8:	2300      	movs	r3, #0
     aba:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     abc:	2327      	movs	r3, #39	; 0x27
     abe:	5cf3      	ldrb	r3, [r6, r3]
     ac0:	2b00      	cmp	r3, #0
     ac2:	d00b      	beq.n	adc <usart_init+0x144>
				status_code =
     ac4:	9b06      	ldr	r3, [sp, #24]
     ac6:	9300      	str	r3, [sp, #0]
     ac8:	9b07      	ldr	r3, [sp, #28]
     aca:	220e      	movs	r2, #14
     acc:	a906      	add	r1, sp, #24
     ace:	468c      	mov	ip, r1
     ad0:	4462      	add	r2, ip
     ad2:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     ad4:	6a30      	ldr	r0, [r6, #32]
     ad6:	4f77      	ldr	r7, [pc, #476]	; (cb4 <usart_init+0x31c>)
     ad8:	47b8      	blx	r7
     ada:	e011      	b.n	b00 <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     adc:	6a33      	ldr	r3, [r6, #32]
     ade:	001f      	movs	r7, r3
     ae0:	b2c0      	uxtb	r0, r0
     ae2:	4b72      	ldr	r3, [pc, #456]	; (cac <usart_init+0x314>)
     ae4:	4798      	blx	r3
     ae6:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     ae8:	9b06      	ldr	r3, [sp, #24]
     aea:	9300      	str	r3, [sp, #0]
     aec:	9b07      	ldr	r3, [sp, #28]
     aee:	220e      	movs	r2, #14
     af0:	a806      	add	r0, sp, #24
     af2:	4684      	mov	ip, r0
     af4:	4462      	add	r2, ip
     af6:	0038      	movs	r0, r7
     af8:	4f6e      	ldr	r7, [pc, #440]	; (cb4 <usart_init+0x31c>)
     afa:	47b8      	blx	r7
     afc:	e000      	b.n	b00 <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     afe:	2000      	movs	r0, #0
     b00:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     b02:	d000      	beq.n	b06 <usart_init+0x16e>
     b04:	e0c0      	b.n	c88 <usart_init+0x2f0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     b06:	7e73      	ldrb	r3, [r6, #25]
     b08:	2b00      	cmp	r3, #0
     b0a:	d002      	beq.n	b12 <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     b0c:	7eb3      	ldrb	r3, [r6, #26]
     b0e:	464a      	mov	r2, r9
     b10:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     b12:	682a      	ldr	r2, [r5, #0]
     b14:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     b16:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     b18:	2b00      	cmp	r3, #0
     b1a:	d1fc      	bne.n	b16 <usart_init+0x17e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     b1c:	330e      	adds	r3, #14
     b1e:	aa06      	add	r2, sp, #24
     b20:	4694      	mov	ip, r2
     b22:	4463      	add	r3, ip
     b24:	881b      	ldrh	r3, [r3, #0]
     b26:	464a      	mov	r2, r9
     b28:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
     b2a:	9b04      	ldr	r3, [sp, #16]
     b2c:	465a      	mov	r2, fp
     b2e:	4313      	orrs	r3, r2
     b30:	9a03      	ldr	r2, [sp, #12]
     b32:	4313      	orrs	r3, r2
     b34:	4652      	mov	r2, sl
     b36:	4313      	orrs	r3, r2
     b38:	433b      	orrs	r3, r7
     b3a:	4642      	mov	r2, r8
     b3c:	0212      	lsls	r2, r2, #8
     b3e:	4313      	orrs	r3, r2
     b40:	9a05      	ldr	r2, [sp, #20]
     b42:	0757      	lsls	r7, r2, #29
     b44:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     b46:	2327      	movs	r3, #39	; 0x27
     b48:	5cf3      	ldrb	r3, [r6, r3]
     b4a:	2b00      	cmp	r3, #0
     b4c:	d101      	bne.n	b52 <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     b4e:	3304      	adds	r3, #4
     b50:	431f      	orrs	r7, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
     b52:	7e71      	ldrb	r1, [r6, #25]
     b54:	0289      	lsls	r1, r1, #10
     b56:	7f33      	ldrb	r3, [r6, #28]
     b58:	025b      	lsls	r3, r3, #9
     b5a:	4319      	orrs	r1, r3
     b5c:	7f73      	ldrb	r3, [r6, #29]
     b5e:	021b      	lsls	r3, r3, #8
     b60:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     b62:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
     b64:	5cf3      	ldrb	r3, [r6, r3]
     b66:	045b      	lsls	r3, r3, #17
     b68:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     b6a:	2325      	movs	r3, #37	; 0x25
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
     b6c:	5cf2      	ldrb	r2, [r6, r3]
     b6e:	0412      	lsls	r2, r2, #16
     b70:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
     b72:	7af3      	ldrb	r3, [r6, #11]
     b74:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     b76:	8933      	ldrh	r3, [r6, #8]
     b78:	2bff      	cmp	r3, #255	; 0xff
     b7a:	d004      	beq.n	b86 <usart_init+0x1ee>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     b7c:	2280      	movs	r2, #128	; 0x80
     b7e:	0452      	lsls	r2, r2, #17
     b80:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     b82:	4319      	orrs	r1, r3
     b84:	e005      	b.n	b92 <usart_init+0x1fa>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     b86:	7ef3      	ldrb	r3, [r6, #27]
     b88:	2b00      	cmp	r3, #0
     b8a:	d002      	beq.n	b92 <usart_init+0x1fa>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     b8c:	2380      	movs	r3, #128	; 0x80
     b8e:	04db      	lsls	r3, r3, #19
     b90:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     b92:	232c      	movs	r3, #44	; 0x2c
     b94:	5cf3      	ldrb	r3, [r6, r3]
     b96:	2b00      	cmp	r3, #0
     b98:	d103      	bne.n	ba2 <usart_init+0x20a>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     b9a:	4b47      	ldr	r3, [pc, #284]	; (cb8 <usart_init+0x320>)
     b9c:	789b      	ldrb	r3, [r3, #2]
     b9e:	079b      	lsls	r3, r3, #30
     ba0:	d501      	bpl.n	ba6 <usart_init+0x20e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     ba2:	2380      	movs	r3, #128	; 0x80
     ba4:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     ba6:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     ba8:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     baa:	2b00      	cmp	r3, #0
     bac:	d1fc      	bne.n	ba8 <usart_init+0x210>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     bae:	464b      	mov	r3, r9
     bb0:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     bb2:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     bb4:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     bb6:	2b00      	cmp	r3, #0
     bb8:	d1fc      	bne.n	bb4 <usart_init+0x21c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     bba:	464b      	mov	r3, r9
     bbc:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     bbe:	ab0e      	add	r3, sp, #56	; 0x38
     bc0:	2280      	movs	r2, #128	; 0x80
     bc2:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     bc4:	2200      	movs	r2, #0
     bc6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     bc8:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     bca:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     bcc:	6b33      	ldr	r3, [r6, #48]	; 0x30
     bce:	930a      	str	r3, [sp, #40]	; 0x28
     bd0:	6b73      	ldr	r3, [r6, #52]	; 0x34
     bd2:	930b      	str	r3, [sp, #44]	; 0x2c
     bd4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     bd6:	930c      	str	r3, [sp, #48]	; 0x30
     bd8:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     bda:	9302      	str	r3, [sp, #8]
     bdc:	930d      	str	r3, [sp, #52]	; 0x34
     bde:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     be0:	ae0e      	add	r6, sp, #56	; 0x38
     be2:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     be4:	00bb      	lsls	r3, r7, #2
     be6:	aa0a      	add	r2, sp, #40	; 0x28
     be8:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     bea:	2800      	cmp	r0, #0
     bec:	d102      	bne.n	bf4 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     bee:	0020      	movs	r0, r4
     bf0:	4b32      	ldr	r3, [pc, #200]	; (cbc <usart_init+0x324>)
     bf2:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
     bf4:	1c43      	adds	r3, r0, #1
     bf6:	d005      	beq.n	c04 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     bf8:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     bfa:	0c00      	lsrs	r0, r0, #16
     bfc:	b2c0      	uxtb	r0, r0
     bfe:	0031      	movs	r1, r6
     c00:	4b2f      	ldr	r3, [pc, #188]	; (cc0 <usart_init+0x328>)
     c02:	4798      	blx	r3
     c04:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     c06:	2f04      	cmp	r7, #4
     c08:	d1eb      	bne.n	be2 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     c0a:	2300      	movs	r3, #0
     c0c:	60eb      	str	r3, [r5, #12]
     c0e:	612b      	str	r3, [r5, #16]
     c10:	616b      	str	r3, [r5, #20]
     c12:	61ab      	str	r3, [r5, #24]
     c14:	61eb      	str	r3, [r5, #28]
     c16:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
     c18:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     c1a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     c1c:	2200      	movs	r2, #0
     c1e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     c20:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     c22:	3330      	adds	r3, #48	; 0x30
     c24:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     c26:	3301      	adds	r3, #1
     c28:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     c2a:	3301      	adds	r3, #1
     c2c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     c2e:	3301      	adds	r3, #1
     c30:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     c32:	6828      	ldr	r0, [r5, #0]
     c34:	4b18      	ldr	r3, [pc, #96]	; (c98 <usart_init+0x300>)
     c36:	4798      	blx	r3
     c38:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     c3a:	4922      	ldr	r1, [pc, #136]	; (cc4 <usart_init+0x32c>)
     c3c:	4b22      	ldr	r3, [pc, #136]	; (cc8 <usart_init+0x330>)
     c3e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     c40:	00a4      	lsls	r4, r4, #2
     c42:	4b22      	ldr	r3, [pc, #136]	; (ccc <usart_init+0x334>)
     c44:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
     c46:	2300      	movs	r3, #0
     c48:	e01e      	b.n	c88 <usart_init+0x2f0>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     c4a:	2310      	movs	r3, #16
     c4c:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     c4e:	2300      	movs	r3, #0
     c50:	9307      	str	r3, [sp, #28]
     c52:	e003      	b.n	c5c <usart_init+0x2c4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     c54:	2303      	movs	r3, #3
     c56:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     c58:	2300      	movs	r3, #0
     c5a:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     c5c:	6833      	ldr	r3, [r6, #0]
     c5e:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
     c60:	68f3      	ldr	r3, [r6, #12]
     c62:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     c64:	6973      	ldr	r3, [r6, #20]
     c66:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     c68:	7e33      	ldrb	r3, [r6, #24]
     c6a:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     c6c:	2326      	movs	r3, #38	; 0x26
     c6e:	5cf3      	ldrb	r3, [r6, r3]
     c70:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
     c72:	6873      	ldr	r3, [r6, #4]
     c74:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
     c76:	2b00      	cmp	r3, #0
     c78:	d100      	bne.n	c7c <usart_init+0x2e4>
     c7a:	e71f      	b.n	abc <usart_init+0x124>
     c7c:	2380      	movs	r3, #128	; 0x80
     c7e:	055b      	lsls	r3, r3, #21
     c80:	459a      	cmp	sl, r3
     c82:	d100      	bne.n	c86 <usart_init+0x2ee>
     c84:	e704      	b.n	a90 <usart_init+0xf8>
     c86:	e73e      	b.n	b06 <usart_init+0x16e>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     c88:	0018      	movs	r0, r3
     c8a:	b011      	add	sp, #68	; 0x44
     c8c:	bc3c      	pop	{r2, r3, r4, r5}
     c8e:	4690      	mov	r8, r2
     c90:	4699      	mov	r9, r3
     c92:	46a2      	mov	sl, r4
     c94:	46ab      	mov	fp, r5
     c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c98:	0000055d 	.word	0x0000055d
     c9c:	40000400 	.word	0x40000400
     ca0:	000015a9 	.word	0x000015a9
     ca4:	0000151d 	.word	0x0000151d
     ca8:	00000389 	.word	0x00000389
     cac:	000015c5 	.word	0x000015c5
     cb0:	00000199 	.word	0x00000199
     cb4:	000001c1 	.word	0x000001c1
     cb8:	41002000 	.word	0x41002000
     cbc:	000003d5 	.word	0x000003d5
     cc0:	000016a1 	.word	0x000016a1
     cc4:	00000d6d 	.word	0x00000d6d
     cc8:	00000efd 	.word	0x00000efd
     ccc:	20000164 	.word	0x20000164

00000cd0 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     cd0:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
     cd2:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     cd4:	2a00      	cmp	r2, #0
     cd6:	d00e      	beq.n	cf6 <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     cd8:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
     cda:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     cdc:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     cde:	2a00      	cmp	r2, #0
     ce0:	d109      	bne.n	cf6 <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     ce2:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     ce4:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     ce6:	2a00      	cmp	r2, #0
     ce8:	d1fc      	bne.n	ce4 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
     cea:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     cec:	2102      	movs	r1, #2
     cee:	7e1a      	ldrb	r2, [r3, #24]
     cf0:	420a      	tst	r2, r1
     cf2:	d0fc      	beq.n	cee <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
     cf4:	2300      	movs	r3, #0
}
     cf6:	0018      	movs	r0, r3
     cf8:	4770      	bx	lr
     cfa:	46c0      	nop			; (mov r8, r8)

00000cfc <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     cfc:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
     cfe:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     d00:	2a00      	cmp	r2, #0
     d02:	d030      	beq.n	d66 <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     d04:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
     d06:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     d08:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     d0a:	2a00      	cmp	r2, #0
     d0c:	d12b      	bne.n	d66 <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     d0e:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     d10:	7e10      	ldrb	r0, [r2, #24]
     d12:	0740      	lsls	r0, r0, #29
     d14:	d527      	bpl.n	d66 <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     d16:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     d18:	2b00      	cmp	r3, #0
     d1a:	d1fc      	bne.n	d16 <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     d1c:	8b53      	ldrh	r3, [r2, #26]
     d1e:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
     d20:	0698      	lsls	r0, r3, #26
     d22:	d01d      	beq.n	d60 <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
     d24:	0798      	lsls	r0, r3, #30
     d26:	d503      	bpl.n	d30 <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     d28:	2302      	movs	r3, #2
     d2a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
     d2c:	3318      	adds	r3, #24
     d2e:	e01a      	b.n	d66 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     d30:	0758      	lsls	r0, r3, #29
     d32:	d503      	bpl.n	d3c <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     d34:	2304      	movs	r3, #4
     d36:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
     d38:	331a      	adds	r3, #26
     d3a:	e014      	b.n	d66 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
     d3c:	07d8      	lsls	r0, r3, #31
     d3e:	d503      	bpl.n	d48 <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     d40:	2301      	movs	r3, #1
     d42:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
     d44:	3312      	adds	r3, #18
     d46:	e00e      	b.n	d66 <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
     d48:	06d8      	lsls	r0, r3, #27
     d4a:	d503      	bpl.n	d54 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     d4c:	2310      	movs	r3, #16
     d4e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
     d50:	3332      	adds	r3, #50	; 0x32
     d52:	e008      	b.n	d66 <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
     d54:	069b      	lsls	r3, r3, #26
     d56:	d503      	bpl.n	d60 <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     d58:	2320      	movs	r3, #32
     d5a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
     d5c:	3321      	adds	r3, #33	; 0x21
     d5e:	e002      	b.n	d66 <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
     d60:	8d13      	ldrh	r3, [r2, #40]	; 0x28
     d62:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
     d64:	2300      	movs	r3, #0
}
     d66:	0018      	movs	r0, r3
     d68:	4770      	bx	lr
     d6a:	46c0      	nop			; (mov r8, r8)

00000d6c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     d6e:	0080      	lsls	r0, r0, #2
     d70:	4b60      	ldr	r3, [pc, #384]	; (ef4 <_usart_interrupt_handler+0x188>)
     d72:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     d74:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     d76:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     d78:	2b00      	cmp	r3, #0
     d7a:	d1fc      	bne.n	d76 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     d7c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     d7e:	7da6      	ldrb	r6, [r4, #22]
     d80:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
     d82:	2330      	movs	r3, #48	; 0x30
     d84:	5ceb      	ldrb	r3, [r5, r3]
     d86:	2231      	movs	r2, #49	; 0x31
     d88:	5caf      	ldrb	r7, [r5, r2]
     d8a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     d8c:	07f3      	lsls	r3, r6, #31
     d8e:	d522      	bpl.n	dd6 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
     d90:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     d92:	b29b      	uxth	r3, r3
     d94:	2b00      	cmp	r3, #0
     d96:	d01c      	beq.n	dd2 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     d98:	6aaa      	ldr	r2, [r5, #40]	; 0x28
     d9a:	7813      	ldrb	r3, [r2, #0]
     d9c:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     d9e:	1c51      	adds	r1, r2, #1
     da0:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     da2:	7969      	ldrb	r1, [r5, #5]
     da4:	2901      	cmp	r1, #1
     da6:	d001      	beq.n	dac <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     da8:	b29b      	uxth	r3, r3
     daa:	e004      	b.n	db6 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     dac:	7851      	ldrb	r1, [r2, #1]
     dae:	0209      	lsls	r1, r1, #8
     db0:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
     db2:	3202      	adds	r2, #2
     db4:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     db6:	05db      	lsls	r3, r3, #23
     db8:	0ddb      	lsrs	r3, r3, #23
     dba:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     dbc:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     dbe:	3b01      	subs	r3, #1
     dc0:	b29b      	uxth	r3, r3
     dc2:	85eb      	strh	r3, [r5, #46]	; 0x2e
     dc4:	2b00      	cmp	r3, #0
     dc6:	d106      	bne.n	dd6 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     dc8:	3301      	adds	r3, #1
     dca:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     dcc:	3301      	adds	r3, #1
     dce:	75a3      	strb	r3, [r4, #22]
     dd0:	e001      	b.n	dd6 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     dd2:	2301      	movs	r3, #1
     dd4:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     dd6:	07b3      	lsls	r3, r6, #30
     dd8:	d509      	bpl.n	dee <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     dda:	2302      	movs	r3, #2
     ddc:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     dde:	2200      	movs	r2, #0
     de0:	3331      	adds	r3, #49	; 0x31
     de2:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     de4:	07fb      	lsls	r3, r7, #31
     de6:	d502      	bpl.n	dee <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     de8:	0028      	movs	r0, r5
     dea:	68eb      	ldr	r3, [r5, #12]
     dec:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     dee:	0773      	lsls	r3, r6, #29
     df0:	d560      	bpl.n	eb4 <_usart_interrupt_handler+0x148>

		if (module->remaining_rx_buffer_length) {
     df2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     df4:	b29b      	uxth	r3, r3
     df6:	2b00      	cmp	r3, #0
     df8:	d05a      	beq.n	eb0 <_usart_interrupt_handler+0x144>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     dfa:	8b63      	ldrh	r3, [r4, #26]
     dfc:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     dfe:	071a      	lsls	r2, r3, #28
     e00:	d402      	bmi.n	e08 <_usart_interrupt_handler+0x9c>
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     e02:	223f      	movs	r2, #63	; 0x3f
     e04:	4013      	ands	r3, r2
     e06:	e001      	b.n	e0c <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
     e08:	2237      	movs	r2, #55	; 0x37
     e0a:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     e0c:	2b00      	cmp	r3, #0
     e0e:	d02d      	beq.n	e6c <_usart_interrupt_handler+0x100>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     e10:	079a      	lsls	r2, r3, #30
     e12:	d505      	bpl.n	e20 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     e14:	221a      	movs	r2, #26
     e16:	2332      	movs	r3, #50	; 0x32
     e18:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     e1a:	3b30      	subs	r3, #48	; 0x30
     e1c:	8363      	strh	r3, [r4, #26]
     e1e:	e01f      	b.n	e60 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     e20:	075a      	lsls	r2, r3, #29
     e22:	d505      	bpl.n	e30 <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
     e24:	221e      	movs	r2, #30
     e26:	2332      	movs	r3, #50	; 0x32
     e28:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     e2a:	3b2e      	subs	r3, #46	; 0x2e
     e2c:	8363      	strh	r3, [r4, #26]
     e2e:	e017      	b.n	e60 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     e30:	07da      	lsls	r2, r3, #31
     e32:	d505      	bpl.n	e40 <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
     e34:	2213      	movs	r2, #19
     e36:	2332      	movs	r3, #50	; 0x32
     e38:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     e3a:	3b31      	subs	r3, #49	; 0x31
     e3c:	8363      	strh	r3, [r4, #26]
     e3e:	e00f      	b.n	e60 <_usart_interrupt_handler+0xf4>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     e40:	06da      	lsls	r2, r3, #27
     e42:	d505      	bpl.n	e50 <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
     e44:	2242      	movs	r2, #66	; 0x42
     e46:	2332      	movs	r3, #50	; 0x32
     e48:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     e4a:	3b22      	subs	r3, #34	; 0x22
     e4c:	8363      	strh	r3, [r4, #26]
     e4e:	e007      	b.n	e60 <_usart_interrupt_handler+0xf4>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     e50:	2220      	movs	r2, #32
     e52:	421a      	tst	r2, r3
     e54:	d004      	beq.n	e60 <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     e56:	3221      	adds	r2, #33	; 0x21
     e58:	2332      	movs	r3, #50	; 0x32
     e5a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     e5c:	3b12      	subs	r3, #18
     e5e:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     e60:	077b      	lsls	r3, r7, #29
     e62:	d527      	bpl.n	eb4 <_usart_interrupt_handler+0x148>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     e64:	0028      	movs	r0, r5
     e66:	696b      	ldr	r3, [r5, #20]
     e68:	4798      	blx	r3
     e6a:	e023      	b.n	eb4 <_usart_interrupt_handler+0x148>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     e6c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     e6e:	05db      	lsls	r3, r3, #23
     e70:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     e72:	b2da      	uxtb	r2, r3
     e74:	6a69      	ldr	r1, [r5, #36]	; 0x24
     e76:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     e78:	6a6a      	ldr	r2, [r5, #36]	; 0x24
     e7a:	1c51      	adds	r1, r2, #1
     e7c:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     e7e:	7969      	ldrb	r1, [r5, #5]
     e80:	2901      	cmp	r1, #1
     e82:	d104      	bne.n	e8e <_usart_interrupt_handler+0x122>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
     e84:	0a1b      	lsrs	r3, r3, #8
     e86:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
     e88:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     e8a:	3301      	adds	r3, #1
     e8c:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     e8e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     e90:	3b01      	subs	r3, #1
     e92:	b29b      	uxth	r3, r3
     e94:	85ab      	strh	r3, [r5, #44]	; 0x2c
     e96:	2b00      	cmp	r3, #0
     e98:	d10c      	bne.n	eb4 <_usart_interrupt_handler+0x148>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     e9a:	3304      	adds	r3, #4
     e9c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     e9e:	2200      	movs	r2, #0
     ea0:	332e      	adds	r3, #46	; 0x2e
     ea2:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     ea4:	07bb      	lsls	r3, r7, #30
     ea6:	d505      	bpl.n	eb4 <_usart_interrupt_handler+0x148>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     ea8:	0028      	movs	r0, r5
     eaa:	692b      	ldr	r3, [r5, #16]
     eac:	4798      	blx	r3
     eae:	e001      	b.n	eb4 <_usart_interrupt_handler+0x148>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     eb0:	2304      	movs	r3, #4
     eb2:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     eb4:	06f3      	lsls	r3, r6, #27
     eb6:	d507      	bpl.n	ec8 <_usart_interrupt_handler+0x15c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     eb8:	2310      	movs	r3, #16
     eba:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     ebc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     ebe:	06fb      	lsls	r3, r7, #27
     ec0:	d502      	bpl.n	ec8 <_usart_interrupt_handler+0x15c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     ec2:	0028      	movs	r0, r5
     ec4:	69eb      	ldr	r3, [r5, #28]
     ec6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     ec8:	06b3      	lsls	r3, r6, #26
     eca:	d507      	bpl.n	edc <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     ecc:	2320      	movs	r3, #32
     ece:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     ed0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     ed2:	073b      	lsls	r3, r7, #28
     ed4:	d502      	bpl.n	edc <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     ed6:	0028      	movs	r0, r5
     ed8:	69ab      	ldr	r3, [r5, #24]
     eda:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     edc:	0733      	lsls	r3, r6, #28
     ede:	d507      	bpl.n	ef0 <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     ee0:	2308      	movs	r3, #8
     ee2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     ee4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     ee6:	06bb      	lsls	r3, r7, #26
     ee8:	d502      	bpl.n	ef0 <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     eea:	6a2b      	ldr	r3, [r5, #32]
     eec:	0028      	movs	r0, r5
     eee:	4798      	blx	r3
		}
	}
#endif
}
     ef0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     ef2:	46c0      	nop			; (mov r8, r8)
     ef4:	20000164 	.word	0x20000164

00000ef8 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     ef8:	4770      	bx	lr
     efa:	46c0      	nop			; (mov r8, r8)

00000efc <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     efc:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     efe:	4b0a      	ldr	r3, [pc, #40]	; (f28 <_sercom_set_handler+0x2c>)
     f00:	781b      	ldrb	r3, [r3, #0]
     f02:	2b00      	cmp	r3, #0
     f04:	d10c      	bne.n	f20 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     f06:	4f09      	ldr	r7, [pc, #36]	; (f2c <_sercom_set_handler+0x30>)
     f08:	4e09      	ldr	r6, [pc, #36]	; (f30 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     f0a:	4d0a      	ldr	r5, [pc, #40]	; (f34 <_sercom_set_handler+0x38>)
     f0c:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     f0e:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     f10:	195a      	adds	r2, r3, r5
     f12:	6014      	str	r4, [r2, #0]
     f14:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     f16:	2b18      	cmp	r3, #24
     f18:	d1f9      	bne.n	f0e <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
     f1a:	2201      	movs	r2, #1
     f1c:	4b02      	ldr	r3, [pc, #8]	; (f28 <_sercom_set_handler+0x2c>)
     f1e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     f20:	0080      	lsls	r0, r0, #2
     f22:	4b02      	ldr	r3, [pc, #8]	; (f2c <_sercom_set_handler+0x30>)
     f24:	50c1      	str	r1, [r0, r3]
}
     f26:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f28:	200000c6 	.word	0x200000c6
     f2c:	200000c8 	.word	0x200000c8
     f30:	00000ef9 	.word	0x00000ef9
     f34:	20000164 	.word	0x20000164

00000f38 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     f38:	b510      	push	{r4, lr}
     f3a:	b082      	sub	sp, #8
     f3c:	0004      	movs	r4, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     f3e:	2206      	movs	r2, #6
     f40:	4905      	ldr	r1, [pc, #20]	; (f58 <_sercom_get_interrupt_vector+0x20>)
     f42:	4668      	mov	r0, sp
     f44:	4b05      	ldr	r3, [pc, #20]	; (f5c <_sercom_get_interrupt_vector+0x24>)
     f46:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     f48:	0020      	movs	r0, r4
     f4a:	4b05      	ldr	r3, [pc, #20]	; (f60 <_sercom_get_interrupt_vector+0x28>)
     f4c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     f4e:	466b      	mov	r3, sp
     f50:	5618      	ldrsb	r0, [r3, r0]
}
     f52:	b002      	add	sp, #8
     f54:	bd10      	pop	{r4, pc}
     f56:	46c0      	nop			; (mov r8, r8)
     f58:	000066e4 	.word	0x000066e4
     f5c:	00001cb1 	.word	0x00001cb1
     f60:	0000055d 	.word	0x0000055d

00000f64 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     f64:	b510      	push	{r4, lr}
     f66:	4b02      	ldr	r3, [pc, #8]	; (f70 <SERCOM0_Handler+0xc>)
     f68:	681b      	ldr	r3, [r3, #0]
     f6a:	2000      	movs	r0, #0
     f6c:	4798      	blx	r3
     f6e:	bd10      	pop	{r4, pc}
     f70:	200000c8 	.word	0x200000c8

00000f74 <SERCOM1_Handler>:
     f74:	b510      	push	{r4, lr}
     f76:	4b02      	ldr	r3, [pc, #8]	; (f80 <SERCOM1_Handler+0xc>)
     f78:	685b      	ldr	r3, [r3, #4]
     f7a:	2001      	movs	r0, #1
     f7c:	4798      	blx	r3
     f7e:	bd10      	pop	{r4, pc}
     f80:	200000c8 	.word	0x200000c8

00000f84 <SERCOM2_Handler>:
     f84:	b510      	push	{r4, lr}
     f86:	4b02      	ldr	r3, [pc, #8]	; (f90 <SERCOM2_Handler+0xc>)
     f88:	689b      	ldr	r3, [r3, #8]
     f8a:	2002      	movs	r0, #2
     f8c:	4798      	blx	r3
     f8e:	bd10      	pop	{r4, pc}
     f90:	200000c8 	.word	0x200000c8

00000f94 <SERCOM3_Handler>:
     f94:	b510      	push	{r4, lr}
     f96:	4b02      	ldr	r3, [pc, #8]	; (fa0 <SERCOM3_Handler+0xc>)
     f98:	68db      	ldr	r3, [r3, #12]
     f9a:	2003      	movs	r0, #3
     f9c:	4798      	blx	r3
     f9e:	bd10      	pop	{r4, pc}
     fa0:	200000c8 	.word	0x200000c8

00000fa4 <SERCOM4_Handler>:
     fa4:	b510      	push	{r4, lr}
     fa6:	4b02      	ldr	r3, [pc, #8]	; (fb0 <SERCOM4_Handler+0xc>)
     fa8:	691b      	ldr	r3, [r3, #16]
     faa:	2004      	movs	r0, #4
     fac:	4798      	blx	r3
     fae:	bd10      	pop	{r4, pc}
     fb0:	200000c8 	.word	0x200000c8

00000fb4 <SERCOM5_Handler>:
     fb4:	b510      	push	{r4, lr}
     fb6:	4b02      	ldr	r3, [pc, #8]	; (fc0 <SERCOM5_Handler+0xc>)
     fb8:	695b      	ldr	r3, [r3, #20]
     fba:	2005      	movs	r0, #5
     fbc:	4798      	blx	r3
     fbe:	bd10      	pop	{r4, pc}
     fc0:	200000c8 	.word	0x200000c8

00000fc4 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     fc4:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     fc6:	2200      	movs	r2, #0
     fc8:	4b15      	ldr	r3, [pc, #84]	; (1020 <EIC_Handler+0x5c>)
     fca:	701a      	strb	r2, [r3, #0]
     fcc:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     fce:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     fd0:	4e14      	ldr	r6, [pc, #80]	; (1024 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     fd2:	4c13      	ldr	r4, [pc, #76]	; (1020 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     fd4:	2b1f      	cmp	r3, #31
     fd6:	d919      	bls.n	100c <EIC_Handler+0x48>
     fd8:	e00f      	b.n	ffa <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     fda:	2100      	movs	r1, #0
     fdc:	e000      	b.n	fe0 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     fde:	4912      	ldr	r1, [pc, #72]	; (1028 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     fe0:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     fe2:	009b      	lsls	r3, r3, #2
     fe4:	599b      	ldr	r3, [r3, r6]
     fe6:	2b00      	cmp	r3, #0
     fe8:	d000      	beq.n	fec <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     fea:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     fec:	7823      	ldrb	r3, [r4, #0]
     fee:	3301      	adds	r3, #1
     ff0:	b2db      	uxtb	r3, r3
     ff2:	7023      	strb	r3, [r4, #0]
     ff4:	2b0f      	cmp	r3, #15
     ff6:	d9ed      	bls.n	fd4 <EIC_Handler+0x10>
     ff8:	e011      	b.n	101e <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     ffa:	0029      	movs	r1, r5
     ffc:	4019      	ands	r1, r3
     ffe:	2201      	movs	r2, #1
    1000:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    1002:	2100      	movs	r1, #0
    1004:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    1006:	4211      	tst	r1, r2
    1008:	d1e7      	bne.n	fda <EIC_Handler+0x16>
    100a:	e7ef      	b.n	fec <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    100c:	0029      	movs	r1, r5
    100e:	4019      	ands	r1, r3
    1010:	2201      	movs	r2, #1
    1012:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    1014:	4904      	ldr	r1, [pc, #16]	; (1028 <EIC_Handler+0x64>)
    1016:	6909      	ldr	r1, [r1, #16]
    1018:	4211      	tst	r1, r2
    101a:	d1e0      	bne.n	fde <EIC_Handler+0x1a>
    101c:	e7e6      	b.n	fec <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    101e:	bd70      	pop	{r4, r5, r6, pc}
    1020:	2000017c 	.word	0x2000017c
    1024:	2000010c 	.word	0x2000010c
    1028:	40001800 	.word	0x40001800

0000102c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    102c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    102e:	2000      	movs	r0, #0
    1030:	4b08      	ldr	r3, [pc, #32]	; (1054 <delay_init+0x28>)
    1032:	4798      	blx	r3
    1034:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    1036:	4c08      	ldr	r4, [pc, #32]	; (1058 <delay_init+0x2c>)
    1038:	21fa      	movs	r1, #250	; 0xfa
    103a:	0089      	lsls	r1, r1, #2
    103c:	47a0      	blx	r4
    103e:	4b07      	ldr	r3, [pc, #28]	; (105c <delay_init+0x30>)
    1040:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    1042:	4907      	ldr	r1, [pc, #28]	; (1060 <delay_init+0x34>)
    1044:	0028      	movs	r0, r5
    1046:	47a0      	blx	r4
    1048:	4b06      	ldr	r3, [pc, #24]	; (1064 <delay_init+0x38>)
    104a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    104c:	2205      	movs	r2, #5
    104e:	4b06      	ldr	r3, [pc, #24]	; (1068 <delay_init+0x3c>)
    1050:	601a      	str	r2, [r3, #0]
}
    1052:	bd70      	pop	{r4, r5, r6, pc}
    1054:	00001491 	.word	0x00001491
    1058:	0000451d 	.word	0x0000451d
    105c:	20000004 	.word	0x20000004
    1060:	000f4240 	.word	0x000f4240
    1064:	20000000 	.word	0x20000000
    1068:	e000e010 	.word	0xe000e010

0000106c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    106c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    106e:	4b08      	ldr	r3, [pc, #32]	; (1090 <delay_cycles_ms+0x24>)
    1070:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    1072:	4a08      	ldr	r2, [pc, #32]	; (1094 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    1074:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1076:	2180      	movs	r1, #128	; 0x80
    1078:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    107a:	e006      	b.n	108a <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    107c:	2c00      	cmp	r4, #0
    107e:	d004      	beq.n	108a <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    1080:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    1082:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1084:	6813      	ldr	r3, [r2, #0]
    1086:	420b      	tst	r3, r1
    1088:	d0fc      	beq.n	1084 <delay_cycles_ms+0x18>
    108a:	3801      	subs	r0, #1
    108c:	d2f6      	bcs.n	107c <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    108e:	bd30      	pop	{r4, r5, pc}
    1090:	20000004 	.word	0x20000004
    1094:	e000e010 	.word	0xe000e010

00001098 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1098:	4b0c      	ldr	r3, [pc, #48]	; (10cc <cpu_irq_enter_critical+0x34>)
    109a:	681b      	ldr	r3, [r3, #0]
    109c:	2b00      	cmp	r3, #0
    109e:	d110      	bne.n	10c2 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    10a0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    10a4:	2b00      	cmp	r3, #0
    10a6:	d109      	bne.n	10bc <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    10a8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    10aa:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    10ae:	2200      	movs	r2, #0
    10b0:	4b07      	ldr	r3, [pc, #28]	; (10d0 <cpu_irq_enter_critical+0x38>)
    10b2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    10b4:	3201      	adds	r2, #1
    10b6:	4b07      	ldr	r3, [pc, #28]	; (10d4 <cpu_irq_enter_critical+0x3c>)
    10b8:	701a      	strb	r2, [r3, #0]
    10ba:	e002      	b.n	10c2 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    10bc:	2200      	movs	r2, #0
    10be:	4b05      	ldr	r3, [pc, #20]	; (10d4 <cpu_irq_enter_critical+0x3c>)
    10c0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    10c2:	4a02      	ldr	r2, [pc, #8]	; (10cc <cpu_irq_enter_critical+0x34>)
    10c4:	6813      	ldr	r3, [r2, #0]
    10c6:	3301      	adds	r3, #1
    10c8:	6013      	str	r3, [r2, #0]
}
    10ca:	4770      	bx	lr
    10cc:	200000e0 	.word	0x200000e0
    10d0:	20000008 	.word	0x20000008
    10d4:	200000e4 	.word	0x200000e4

000010d8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    10d8:	4b08      	ldr	r3, [pc, #32]	; (10fc <cpu_irq_leave_critical+0x24>)
    10da:	681a      	ldr	r2, [r3, #0]
    10dc:	3a01      	subs	r2, #1
    10de:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    10e0:	681b      	ldr	r3, [r3, #0]
    10e2:	2b00      	cmp	r3, #0
    10e4:	d109      	bne.n	10fa <cpu_irq_leave_critical+0x22>
    10e6:	4b06      	ldr	r3, [pc, #24]	; (1100 <cpu_irq_leave_critical+0x28>)
    10e8:	781b      	ldrb	r3, [r3, #0]
    10ea:	2b00      	cmp	r3, #0
    10ec:	d005      	beq.n	10fa <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    10ee:	2201      	movs	r2, #1
    10f0:	4b04      	ldr	r3, [pc, #16]	; (1104 <cpu_irq_leave_critical+0x2c>)
    10f2:	701a      	strb	r2, [r3, #0]
    10f4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    10f8:	b662      	cpsie	i
	}
}
    10fa:	4770      	bx	lr
    10fc:	200000e0 	.word	0x200000e0
    1100:	200000e4 	.word	0x200000e4
    1104:	20000008 	.word	0x20000008

00001108 <system_board_init>:




void system_board_init(void)
{
    1108:	b5f0      	push	{r4, r5, r6, r7, lr}
    110a:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    110c:	ac01      	add	r4, sp, #4
    110e:	2501      	movs	r5, #1
    1110:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    1112:	2700      	movs	r7, #0
    1114:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1116:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    1118:	0021      	movs	r1, r4
    111a:	2013      	movs	r0, #19
    111c:	4e06      	ldr	r6, [pc, #24]	; (1138 <system_board_init+0x30>)
    111e:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1120:	2280      	movs	r2, #128	; 0x80
    1122:	0312      	lsls	r2, r2, #12
    1124:	4b05      	ldr	r3, [pc, #20]	; (113c <system_board_init+0x34>)
    1126:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1128:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    112a:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    112c:	0021      	movs	r1, r4
    112e:	201c      	movs	r0, #28
    1130:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
    1132:	b003      	add	sp, #12
    1134:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1136:	46c0      	nop			; (mov r8, r8)
    1138:	00001141 	.word	0x00001141
    113c:	41004400 	.word	0x41004400

00001140 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1140:	b500      	push	{lr}
    1142:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1144:	ab01      	add	r3, sp, #4
    1146:	2280      	movs	r2, #128	; 0x80
    1148:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    114a:	780a      	ldrb	r2, [r1, #0]
    114c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    114e:	784a      	ldrb	r2, [r1, #1]
    1150:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1152:	788a      	ldrb	r2, [r1, #2]
    1154:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1156:	0019      	movs	r1, r3
    1158:	4b01      	ldr	r3, [pc, #4]	; (1160 <port_pin_set_config+0x20>)
    115a:	4798      	blx	r3
}
    115c:	b003      	add	sp, #12
    115e:	bd00      	pop	{pc}
    1160:	000016a1 	.word	0x000016a1

00001164 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1164:	b510      	push	{r4, lr}
	switch (clock_source) {
    1166:	2808      	cmp	r0, #8
    1168:	d803      	bhi.n	1172 <system_clock_source_get_hz+0xe>
    116a:	0080      	lsls	r0, r0, #2
    116c:	4b1b      	ldr	r3, [pc, #108]	; (11dc <system_clock_source_get_hz+0x78>)
    116e:	581b      	ldr	r3, [r3, r0]
    1170:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1172:	2000      	movs	r0, #0
    1174:	e030      	b.n	11d8 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1176:	4b1a      	ldr	r3, [pc, #104]	; (11e0 <system_clock_source_get_hz+0x7c>)
    1178:	6918      	ldr	r0, [r3, #16]
    117a:	e02d      	b.n	11d8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    117c:	4b19      	ldr	r3, [pc, #100]	; (11e4 <system_clock_source_get_hz+0x80>)
    117e:	6a1b      	ldr	r3, [r3, #32]
    1180:	059b      	lsls	r3, r3, #22
    1182:	0f9b      	lsrs	r3, r3, #30
    1184:	4818      	ldr	r0, [pc, #96]	; (11e8 <system_clock_source_get_hz+0x84>)
    1186:	40d8      	lsrs	r0, r3
    1188:	e026      	b.n	11d8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    118a:	4b15      	ldr	r3, [pc, #84]	; (11e0 <system_clock_source_get_hz+0x7c>)
    118c:	6958      	ldr	r0, [r3, #20]
    118e:	e023      	b.n	11d8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1190:	4b13      	ldr	r3, [pc, #76]	; (11e0 <system_clock_source_get_hz+0x7c>)
    1192:	681b      	ldr	r3, [r3, #0]
    1194:	2002      	movs	r0, #2
    1196:	4018      	ands	r0, r3
    1198:	d01e      	beq.n	11d8 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    119a:	4912      	ldr	r1, [pc, #72]	; (11e4 <system_clock_source_get_hz+0x80>)
    119c:	2210      	movs	r2, #16
    119e:	68cb      	ldr	r3, [r1, #12]
    11a0:	421a      	tst	r2, r3
    11a2:	d0fc      	beq.n	119e <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    11a4:	4b0e      	ldr	r3, [pc, #56]	; (11e0 <system_clock_source_get_hz+0x7c>)
    11a6:	681b      	ldr	r3, [r3, #0]
    11a8:	075b      	lsls	r3, r3, #29
    11aa:	d514      	bpl.n	11d6 <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    11ac:	2000      	movs	r0, #0
    11ae:	4b0f      	ldr	r3, [pc, #60]	; (11ec <system_clock_source_get_hz+0x88>)
    11b0:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    11b2:	4b0b      	ldr	r3, [pc, #44]	; (11e0 <system_clock_source_get_hz+0x7c>)
    11b4:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    11b6:	041b      	lsls	r3, r3, #16
    11b8:	0c1b      	lsrs	r3, r3, #16
    11ba:	4358      	muls	r0, r3
    11bc:	e00c      	b.n	11d8 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    11be:	2350      	movs	r3, #80	; 0x50
    11c0:	4a08      	ldr	r2, [pc, #32]	; (11e4 <system_clock_source_get_hz+0x80>)
    11c2:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    11c4:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    11c6:	075b      	lsls	r3, r3, #29
    11c8:	d506      	bpl.n	11d8 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    11ca:	4b05      	ldr	r3, [pc, #20]	; (11e0 <system_clock_source_get_hz+0x7c>)
    11cc:	68d8      	ldr	r0, [r3, #12]
    11ce:	e003      	b.n	11d8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    11d0:	2080      	movs	r0, #128	; 0x80
    11d2:	0200      	lsls	r0, r0, #8
    11d4:	e000      	b.n	11d8 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    11d6:	4806      	ldr	r0, [pc, #24]	; (11f0 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    11d8:	bd10      	pop	{r4, pc}
    11da:	46c0      	nop			; (mov r8, r8)
    11dc:	000066ec 	.word	0x000066ec
    11e0:	200000e8 	.word	0x200000e8
    11e4:	40000800 	.word	0x40000800
    11e8:	007a1200 	.word	0x007a1200
    11ec:	000015c5 	.word	0x000015c5
    11f0:	02dc6c00 	.word	0x02dc6c00

000011f4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    11f4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    11f6:	4c0c      	ldr	r4, [pc, #48]	; (1228 <system_clock_source_osc8m_set_config+0x34>)
    11f8:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    11fa:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    11fc:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    11fe:	7842      	ldrb	r2, [r0, #1]
    1200:	2001      	movs	r0, #1
    1202:	4002      	ands	r2, r0
    1204:	0192      	lsls	r2, r2, #6
    1206:	2640      	movs	r6, #64	; 0x40
    1208:	43b3      	bics	r3, r6
    120a:	4313      	orrs	r3, r2
    120c:	0002      	movs	r2, r0
    120e:	402a      	ands	r2, r5
    1210:	01d2      	lsls	r2, r2, #7
    1212:	307f      	adds	r0, #127	; 0x7f
    1214:	4383      	bics	r3, r0
    1216:	4313      	orrs	r3, r2
    1218:	2203      	movs	r2, #3
    121a:	400a      	ands	r2, r1
    121c:	0212      	lsls	r2, r2, #8
    121e:	4903      	ldr	r1, [pc, #12]	; (122c <system_clock_source_osc8m_set_config+0x38>)
    1220:	400b      	ands	r3, r1
    1222:	4313      	orrs	r3, r2
    1224:	6223      	str	r3, [r4, #32]
}
    1226:	bd70      	pop	{r4, r5, r6, pc}
    1228:	40000800 	.word	0x40000800
    122c:	fffffcff 	.word	0xfffffcff

00001230 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1230:	2808      	cmp	r0, #8
    1232:	d803      	bhi.n	123c <system_clock_source_enable+0xc>
    1234:	0080      	lsls	r0, r0, #2
    1236:	4b25      	ldr	r3, [pc, #148]	; (12cc <system_clock_source_enable+0x9c>)
    1238:	581b      	ldr	r3, [r3, r0]
    123a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    123c:	2017      	movs	r0, #23
    123e:	e044      	b.n	12ca <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1240:	4a23      	ldr	r2, [pc, #140]	; (12d0 <system_clock_source_enable+0xa0>)
    1242:	6a11      	ldr	r1, [r2, #32]
    1244:	2302      	movs	r3, #2
    1246:	430b      	orrs	r3, r1
    1248:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    124a:	2000      	movs	r0, #0
    124c:	e03d      	b.n	12ca <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    124e:	4a20      	ldr	r2, [pc, #128]	; (12d0 <system_clock_source_enable+0xa0>)
    1250:	6991      	ldr	r1, [r2, #24]
    1252:	2302      	movs	r3, #2
    1254:	430b      	orrs	r3, r1
    1256:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1258:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    125a:	e036      	b.n	12ca <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    125c:	4a1c      	ldr	r2, [pc, #112]	; (12d0 <system_clock_source_enable+0xa0>)
    125e:	8a11      	ldrh	r1, [r2, #16]
    1260:	2302      	movs	r3, #2
    1262:	430b      	orrs	r3, r1
    1264:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1266:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    1268:	e02f      	b.n	12ca <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    126a:	4a19      	ldr	r2, [pc, #100]	; (12d0 <system_clock_source_enable+0xa0>)
    126c:	8a91      	ldrh	r1, [r2, #20]
    126e:	2302      	movs	r3, #2
    1270:	430b      	orrs	r3, r1
    1272:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1274:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    1276:	e028      	b.n	12ca <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1278:	4916      	ldr	r1, [pc, #88]	; (12d4 <system_clock_source_enable+0xa4>)
    127a:	680b      	ldr	r3, [r1, #0]
    127c:	2202      	movs	r2, #2
    127e:	4313      	orrs	r3, r2
    1280:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1282:	4b13      	ldr	r3, [pc, #76]	; (12d0 <system_clock_source_enable+0xa0>)
    1284:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1286:	0019      	movs	r1, r3
    1288:	320e      	adds	r2, #14
    128a:	68cb      	ldr	r3, [r1, #12]
    128c:	421a      	tst	r2, r3
    128e:	d0fc      	beq.n	128a <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1290:	4a10      	ldr	r2, [pc, #64]	; (12d4 <system_clock_source_enable+0xa4>)
    1292:	6891      	ldr	r1, [r2, #8]
    1294:	4b0e      	ldr	r3, [pc, #56]	; (12d0 <system_clock_source_enable+0xa0>)
    1296:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1298:	6852      	ldr	r2, [r2, #4]
    129a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    129c:	2200      	movs	r2, #0
    129e:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    12a0:	0019      	movs	r1, r3
    12a2:	3210      	adds	r2, #16
    12a4:	68cb      	ldr	r3, [r1, #12]
    12a6:	421a      	tst	r2, r3
    12a8:	d0fc      	beq.n	12a4 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    12aa:	4b0a      	ldr	r3, [pc, #40]	; (12d4 <system_clock_source_enable+0xa4>)
    12ac:	681b      	ldr	r3, [r3, #0]
    12ae:	b29b      	uxth	r3, r3
    12b0:	4a07      	ldr	r2, [pc, #28]	; (12d0 <system_clock_source_enable+0xa0>)
    12b2:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    12b4:	2000      	movs	r0, #0
    12b6:	e008      	b.n	12ca <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    12b8:	4905      	ldr	r1, [pc, #20]	; (12d0 <system_clock_source_enable+0xa0>)
    12ba:	2244      	movs	r2, #68	; 0x44
    12bc:	5c88      	ldrb	r0, [r1, r2]
    12be:	2302      	movs	r3, #2
    12c0:	4303      	orrs	r3, r0
    12c2:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    12c4:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    12c6:	e000      	b.n	12ca <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    12c8:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    12ca:	4770      	bx	lr
    12cc:	00006710 	.word	0x00006710
    12d0:	40000800 	.word	0x40000800
    12d4:	200000e8 	.word	0x200000e8

000012d8 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    12d8:	b530      	push	{r4, r5, lr}
    12da:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    12dc:	22c2      	movs	r2, #194	; 0xc2
    12de:	00d2      	lsls	r2, r2, #3
    12e0:	4b1a      	ldr	r3, [pc, #104]	; (134c <system_clock_init+0x74>)
    12e2:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    12e4:	4a1a      	ldr	r2, [pc, #104]	; (1350 <system_clock_init+0x78>)
    12e6:	6853      	ldr	r3, [r2, #4]
    12e8:	211e      	movs	r1, #30
    12ea:	438b      	bics	r3, r1
    12ec:	6053      	str	r3, [r2, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    12ee:	2301      	movs	r3, #1
    12f0:	466a      	mov	r2, sp
    12f2:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    12f4:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    12f6:	4d17      	ldr	r5, [pc, #92]	; (1354 <system_clock_init+0x7c>)
    12f8:	b2e0      	uxtb	r0, r4
    12fa:	4669      	mov	r1, sp
    12fc:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    12fe:	3401      	adds	r4, #1
    1300:	2c25      	cmp	r4, #37	; 0x25
    1302:	d1f9      	bne.n	12f8 <system_clock_init+0x20>
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    1304:	a803      	add	r0, sp, #12
    1306:	2400      	movs	r4, #0
    1308:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    130a:	2501      	movs	r5, #1
    130c:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    130e:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1310:	4b11      	ldr	r3, [pc, #68]	; (1358 <system_clock_init+0x80>)
    1312:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1314:	2006      	movs	r0, #6
    1316:	4b11      	ldr	r3, [pc, #68]	; (135c <system_clock_init+0x84>)
    1318:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    131a:	4b11      	ldr	r3, [pc, #68]	; (1360 <system_clock_init+0x88>)
    131c:	4798      	blx	r3
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    131e:	4b11      	ldr	r3, [pc, #68]	; (1364 <system_clock_init+0x8c>)
    1320:	721c      	strb	r4, [r3, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    1322:	725c      	strb	r4, [r3, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    1324:	729c      	strb	r4, [r3, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    1326:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1328:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    132a:	466b      	mov	r3, sp
    132c:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    132e:	2306      	movs	r3, #6
    1330:	466a      	mov	r2, sp
    1332:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    1334:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    1336:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1338:	4669      	mov	r1, sp
    133a:	2000      	movs	r0, #0
    133c:	4b0a      	ldr	r3, [pc, #40]	; (1368 <system_clock_init+0x90>)
    133e:	4798      	blx	r3
    1340:	2000      	movs	r0, #0
    1342:	4b0a      	ldr	r3, [pc, #40]	; (136c <system_clock_init+0x94>)
    1344:	4798      	blx	r3
#endif
}
    1346:	b005      	add	sp, #20
    1348:	bd30      	pop	{r4, r5, pc}
    134a:	46c0      	nop			; (mov r8, r8)
    134c:	40000800 	.word	0x40000800
    1350:	41004000 	.word	0x41004000
    1354:	000015a9 	.word	0x000015a9
    1358:	000011f5 	.word	0x000011f5
    135c:	00001231 	.word	0x00001231
    1360:	00001371 	.word	0x00001371
    1364:	40000400 	.word	0x40000400
    1368:	00001395 	.word	0x00001395
    136c:	0000144d 	.word	0x0000144d

00001370 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1370:	4a06      	ldr	r2, [pc, #24]	; (138c <system_gclk_init+0x1c>)
    1372:	6991      	ldr	r1, [r2, #24]
    1374:	2308      	movs	r3, #8
    1376:	430b      	orrs	r3, r1
    1378:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    137a:	2201      	movs	r2, #1
    137c:	4b04      	ldr	r3, [pc, #16]	; (1390 <system_gclk_init+0x20>)
    137e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1380:	0019      	movs	r1, r3
    1382:	780b      	ldrb	r3, [r1, #0]
    1384:	4213      	tst	r3, r2
    1386:	d1fc      	bne.n	1382 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1388:	4770      	bx	lr
    138a:	46c0      	nop			; (mov r8, r8)
    138c:	40000400 	.word	0x40000400
    1390:	40000c00 	.word	0x40000c00

00001394 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1394:	b570      	push	{r4, r5, r6, lr}
    1396:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1398:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    139a:	780c      	ldrb	r4, [r1, #0]
    139c:	0224      	lsls	r4, r4, #8
    139e:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    13a0:	784b      	ldrb	r3, [r1, #1]
    13a2:	2b00      	cmp	r3, #0
    13a4:	d002      	beq.n	13ac <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    13a6:	2380      	movs	r3, #128	; 0x80
    13a8:	02db      	lsls	r3, r3, #11
    13aa:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    13ac:	7a4b      	ldrb	r3, [r1, #9]
    13ae:	2b00      	cmp	r3, #0
    13b0:	d002      	beq.n	13b8 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    13b2:	2380      	movs	r3, #128	; 0x80
    13b4:	031b      	lsls	r3, r3, #12
    13b6:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    13b8:	6848      	ldr	r0, [r1, #4]
    13ba:	2801      	cmp	r0, #1
    13bc:	d918      	bls.n	13f0 <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    13be:	1e43      	subs	r3, r0, #1
    13c0:	4218      	tst	r0, r3
    13c2:	d110      	bne.n	13e6 <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    13c4:	2802      	cmp	r0, #2
    13c6:	d906      	bls.n	13d6 <system_gclk_gen_set_config+0x42>
    13c8:	2302      	movs	r3, #2
    13ca:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    13cc:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    13ce:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    13d0:	4298      	cmp	r0, r3
    13d2:	d8fb      	bhi.n	13cc <system_gclk_gen_set_config+0x38>
    13d4:	e000      	b.n	13d8 <system_gclk_gen_set_config+0x44>
    13d6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    13d8:	0212      	lsls	r2, r2, #8
    13da:	4332      	orrs	r2, r6
    13dc:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    13de:	2380      	movs	r3, #128	; 0x80
    13e0:	035b      	lsls	r3, r3, #13
    13e2:	431c      	orrs	r4, r3
    13e4:	e004      	b.n	13f0 <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    13e6:	0205      	lsls	r5, r0, #8
    13e8:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    13ea:	2380      	movs	r3, #128	; 0x80
    13ec:	029b      	lsls	r3, r3, #10
    13ee:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    13f0:	7a0b      	ldrb	r3, [r1, #8]
    13f2:	2b00      	cmp	r3, #0
    13f4:	d002      	beq.n	13fc <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    13f6:	2380      	movs	r3, #128	; 0x80
    13f8:	039b      	lsls	r3, r3, #14
    13fa:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    13fc:	4a0f      	ldr	r2, [pc, #60]	; (143c <system_gclk_gen_set_config+0xa8>)
    13fe:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    1400:	b25b      	sxtb	r3, r3
    1402:	2b00      	cmp	r3, #0
    1404:	dbfb      	blt.n	13fe <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1406:	4b0e      	ldr	r3, [pc, #56]	; (1440 <system_gclk_gen_set_config+0xac>)
    1408:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    140a:	4b0e      	ldr	r3, [pc, #56]	; (1444 <system_gclk_gen_set_config+0xb0>)
    140c:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    140e:	4a0b      	ldr	r2, [pc, #44]	; (143c <system_gclk_gen_set_config+0xa8>)
    1410:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1412:	b25b      	sxtb	r3, r3
    1414:	2b00      	cmp	r3, #0
    1416:	dbfb      	blt.n	1410 <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1418:	4b08      	ldr	r3, [pc, #32]	; (143c <system_gclk_gen_set_config+0xa8>)
    141a:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    141c:	001a      	movs	r2, r3
    141e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    1420:	b25b      	sxtb	r3, r3
    1422:	2b00      	cmp	r3, #0
    1424:	dbfb      	blt.n	141e <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1426:	4a05      	ldr	r2, [pc, #20]	; (143c <system_gclk_gen_set_config+0xa8>)
    1428:	6851      	ldr	r1, [r2, #4]
    142a:	2380      	movs	r3, #128	; 0x80
    142c:	025b      	lsls	r3, r3, #9
    142e:	400b      	ands	r3, r1
    1430:	431c      	orrs	r4, r3
    1432:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1434:	4b04      	ldr	r3, [pc, #16]	; (1448 <system_gclk_gen_set_config+0xb4>)
    1436:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1438:	bd70      	pop	{r4, r5, r6, pc}
    143a:	46c0      	nop			; (mov r8, r8)
    143c:	40000c00 	.word	0x40000c00
    1440:	00001099 	.word	0x00001099
    1444:	40000c08 	.word	0x40000c08
    1448:	000010d9 	.word	0x000010d9

0000144c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    144c:	b510      	push	{r4, lr}
    144e:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1450:	4a0b      	ldr	r2, [pc, #44]	; (1480 <system_gclk_gen_enable+0x34>)
    1452:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1454:	b25b      	sxtb	r3, r3
    1456:	2b00      	cmp	r3, #0
    1458:	dbfb      	blt.n	1452 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    145a:	4b0a      	ldr	r3, [pc, #40]	; (1484 <system_gclk_gen_enable+0x38>)
    145c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    145e:	4b0a      	ldr	r3, [pc, #40]	; (1488 <system_gclk_gen_enable+0x3c>)
    1460:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1462:	4a07      	ldr	r2, [pc, #28]	; (1480 <system_gclk_gen_enable+0x34>)
    1464:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1466:	b25b      	sxtb	r3, r3
    1468:	2b00      	cmp	r3, #0
    146a:	dbfb      	blt.n	1464 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    146c:	4a04      	ldr	r2, [pc, #16]	; (1480 <system_gclk_gen_enable+0x34>)
    146e:	6853      	ldr	r3, [r2, #4]
    1470:	2180      	movs	r1, #128	; 0x80
    1472:	0249      	lsls	r1, r1, #9
    1474:	430b      	orrs	r3, r1
    1476:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1478:	4b04      	ldr	r3, [pc, #16]	; (148c <system_gclk_gen_enable+0x40>)
    147a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    147c:	bd10      	pop	{r4, pc}
    147e:	46c0      	nop			; (mov r8, r8)
    1480:	40000c00 	.word	0x40000c00
    1484:	00001099 	.word	0x00001099
    1488:	40000c04 	.word	0x40000c04
    148c:	000010d9 	.word	0x000010d9

00001490 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1490:	b570      	push	{r4, r5, r6, lr}
    1492:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1494:	4a1a      	ldr	r2, [pc, #104]	; (1500 <system_gclk_gen_get_hz+0x70>)
    1496:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1498:	b25b      	sxtb	r3, r3
    149a:	2b00      	cmp	r3, #0
    149c:	dbfb      	blt.n	1496 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    149e:	4b19      	ldr	r3, [pc, #100]	; (1504 <system_gclk_gen_get_hz+0x74>)
    14a0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    14a2:	4b19      	ldr	r3, [pc, #100]	; (1508 <system_gclk_gen_get_hz+0x78>)
    14a4:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    14a6:	4a16      	ldr	r2, [pc, #88]	; (1500 <system_gclk_gen_get_hz+0x70>)
    14a8:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    14aa:	b25b      	sxtb	r3, r3
    14ac:	2b00      	cmp	r3, #0
    14ae:	dbfb      	blt.n	14a8 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    14b0:	4e13      	ldr	r6, [pc, #76]	; (1500 <system_gclk_gen_get_hz+0x70>)
    14b2:	6870      	ldr	r0, [r6, #4]
    14b4:	04c0      	lsls	r0, r0, #19
    14b6:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    14b8:	4b14      	ldr	r3, [pc, #80]	; (150c <system_gclk_gen_get_hz+0x7c>)
    14ba:	4798      	blx	r3
    14bc:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    14be:	4b12      	ldr	r3, [pc, #72]	; (1508 <system_gclk_gen_get_hz+0x78>)
    14c0:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    14c2:	6876      	ldr	r6, [r6, #4]
    14c4:	02f6      	lsls	r6, r6, #11
    14c6:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    14c8:	4b11      	ldr	r3, [pc, #68]	; (1510 <system_gclk_gen_get_hz+0x80>)
    14ca:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    14cc:	4a0c      	ldr	r2, [pc, #48]	; (1500 <system_gclk_gen_get_hz+0x70>)
    14ce:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    14d0:	b25b      	sxtb	r3, r3
    14d2:	2b00      	cmp	r3, #0
    14d4:	dbfb      	blt.n	14ce <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    14d6:	4b0a      	ldr	r3, [pc, #40]	; (1500 <system_gclk_gen_get_hz+0x70>)
    14d8:	689c      	ldr	r4, [r3, #8]
    14da:	0224      	lsls	r4, r4, #8
    14dc:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    14de:	4b0d      	ldr	r3, [pc, #52]	; (1514 <system_gclk_gen_get_hz+0x84>)
    14e0:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    14e2:	2e00      	cmp	r6, #0
    14e4:	d107      	bne.n	14f6 <system_gclk_gen_get_hz+0x66>
    14e6:	2c01      	cmp	r4, #1
    14e8:	d907      	bls.n	14fa <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    14ea:	0021      	movs	r1, r4
    14ec:	0028      	movs	r0, r5
    14ee:	4b0a      	ldr	r3, [pc, #40]	; (1518 <system_gclk_gen_get_hz+0x88>)
    14f0:	4798      	blx	r3
    14f2:	0005      	movs	r5, r0
    14f4:	e001      	b.n	14fa <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    14f6:	3401      	adds	r4, #1
    14f8:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    14fa:	0028      	movs	r0, r5
    14fc:	bd70      	pop	{r4, r5, r6, pc}
    14fe:	46c0      	nop			; (mov r8, r8)
    1500:	40000c00 	.word	0x40000c00
    1504:	00001099 	.word	0x00001099
    1508:	40000c04 	.word	0x40000c04
    150c:	00001165 	.word	0x00001165
    1510:	40000c08 	.word	0x40000c08
    1514:	000010d9 	.word	0x000010d9
    1518:	0000451d 	.word	0x0000451d

0000151c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    151c:	b510      	push	{r4, lr}
    151e:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1520:	4b06      	ldr	r3, [pc, #24]	; (153c <system_gclk_chan_enable+0x20>)
    1522:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1524:	4b06      	ldr	r3, [pc, #24]	; (1540 <system_gclk_chan_enable+0x24>)
    1526:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1528:	4a06      	ldr	r2, [pc, #24]	; (1544 <system_gclk_chan_enable+0x28>)
    152a:	8851      	ldrh	r1, [r2, #2]
    152c:	2380      	movs	r3, #128	; 0x80
    152e:	01db      	lsls	r3, r3, #7
    1530:	430b      	orrs	r3, r1
    1532:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1534:	4b04      	ldr	r3, [pc, #16]	; (1548 <system_gclk_chan_enable+0x2c>)
    1536:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1538:	bd10      	pop	{r4, pc}
    153a:	46c0      	nop			; (mov r8, r8)
    153c:	00001099 	.word	0x00001099
    1540:	40000c02 	.word	0x40000c02
    1544:	40000c00 	.word	0x40000c00
    1548:	000010d9 	.word	0x000010d9

0000154c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    154c:	b510      	push	{r4, lr}
    154e:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1550:	4b0f      	ldr	r3, [pc, #60]	; (1590 <system_gclk_chan_disable+0x44>)
    1552:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1554:	4b0f      	ldr	r3, [pc, #60]	; (1594 <system_gclk_chan_disable+0x48>)
    1556:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1558:	4b0f      	ldr	r3, [pc, #60]	; (1598 <system_gclk_chan_disable+0x4c>)
    155a:	885a      	ldrh	r2, [r3, #2]
    155c:	0512      	lsls	r2, r2, #20
    155e:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1560:	8859      	ldrh	r1, [r3, #2]
    1562:	4a0e      	ldr	r2, [pc, #56]	; (159c <system_gclk_chan_disable+0x50>)
    1564:	400a      	ands	r2, r1
    1566:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1568:	8859      	ldrh	r1, [r3, #2]
    156a:	4a0d      	ldr	r2, [pc, #52]	; (15a0 <system_gclk_chan_disable+0x54>)
    156c:	400a      	ands	r2, r1
    156e:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1570:	0019      	movs	r1, r3
    1572:	2280      	movs	r2, #128	; 0x80
    1574:	01d2      	lsls	r2, r2, #7
    1576:	884b      	ldrh	r3, [r1, #2]
    1578:	4213      	tst	r3, r2
    157a:	d1fc      	bne.n	1576 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    157c:	4906      	ldr	r1, [pc, #24]	; (1598 <system_gclk_chan_disable+0x4c>)
    157e:	884c      	ldrh	r4, [r1, #2]
    1580:	0202      	lsls	r2, r0, #8
    1582:	4b06      	ldr	r3, [pc, #24]	; (159c <system_gclk_chan_disable+0x50>)
    1584:	4023      	ands	r3, r4
    1586:	4313      	orrs	r3, r2
    1588:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    158a:	4b06      	ldr	r3, [pc, #24]	; (15a4 <system_gclk_chan_disable+0x58>)
    158c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    158e:	bd10      	pop	{r4, pc}
    1590:	00001099 	.word	0x00001099
    1594:	40000c02 	.word	0x40000c02
    1598:	40000c00 	.word	0x40000c00
    159c:	fffff0ff 	.word	0xfffff0ff
    15a0:	ffffbfff 	.word	0xffffbfff
    15a4:	000010d9 	.word	0x000010d9

000015a8 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    15a8:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    15aa:	780c      	ldrb	r4, [r1, #0]
    15ac:	0224      	lsls	r4, r4, #8
    15ae:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    15b0:	4b02      	ldr	r3, [pc, #8]	; (15bc <system_gclk_chan_set_config+0x14>)
    15b2:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    15b4:	b2a4      	uxth	r4, r4
    15b6:	4b02      	ldr	r3, [pc, #8]	; (15c0 <system_gclk_chan_set_config+0x18>)
    15b8:	805c      	strh	r4, [r3, #2]
}
    15ba:	bd10      	pop	{r4, pc}
    15bc:	0000154d 	.word	0x0000154d
    15c0:	40000c00 	.word	0x40000c00

000015c4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    15c4:	b510      	push	{r4, lr}
    15c6:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    15c8:	4b06      	ldr	r3, [pc, #24]	; (15e4 <system_gclk_chan_get_hz+0x20>)
    15ca:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    15cc:	4b06      	ldr	r3, [pc, #24]	; (15e8 <system_gclk_chan_get_hz+0x24>)
    15ce:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    15d0:	4b06      	ldr	r3, [pc, #24]	; (15ec <system_gclk_chan_get_hz+0x28>)
    15d2:	885c      	ldrh	r4, [r3, #2]
    15d4:	0524      	lsls	r4, r4, #20
    15d6:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    15d8:	4b05      	ldr	r3, [pc, #20]	; (15f0 <system_gclk_chan_get_hz+0x2c>)
    15da:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    15dc:	0020      	movs	r0, r4
    15de:	4b05      	ldr	r3, [pc, #20]	; (15f4 <system_gclk_chan_get_hz+0x30>)
    15e0:	4798      	blx	r3
}
    15e2:	bd10      	pop	{r4, pc}
    15e4:	00001099 	.word	0x00001099
    15e8:	40000c02 	.word	0x40000c02
    15ec:	40000c00 	.word	0x40000c00
    15f0:	000010d9 	.word	0x000010d9
    15f4:	00001491 	.word	0x00001491

000015f8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    15f8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    15fa:	78d3      	ldrb	r3, [r2, #3]
    15fc:	2b00      	cmp	r3, #0
    15fe:	d11e      	bne.n	163e <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1600:	7813      	ldrb	r3, [r2, #0]
    1602:	2b80      	cmp	r3, #128	; 0x80
    1604:	d004      	beq.n	1610 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1606:	061b      	lsls	r3, r3, #24
    1608:	2480      	movs	r4, #128	; 0x80
    160a:	0264      	lsls	r4, r4, #9
    160c:	4323      	orrs	r3, r4
    160e:	e000      	b.n	1612 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1610:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1612:	7854      	ldrb	r4, [r2, #1]
    1614:	2502      	movs	r5, #2
    1616:	43ac      	bics	r4, r5
    1618:	d10a      	bne.n	1630 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    161a:	7894      	ldrb	r4, [r2, #2]
    161c:	2c00      	cmp	r4, #0
    161e:	d103      	bne.n	1628 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1620:	2480      	movs	r4, #128	; 0x80
    1622:	02a4      	lsls	r4, r4, #10
    1624:	4323      	orrs	r3, r4
    1626:	e002      	b.n	162e <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1628:	24c0      	movs	r4, #192	; 0xc0
    162a:	02e4      	lsls	r4, r4, #11
    162c:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    162e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1630:	7854      	ldrb	r4, [r2, #1]
    1632:	3c01      	subs	r4, #1
    1634:	2c01      	cmp	r4, #1
    1636:	d812      	bhi.n	165e <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1638:	4c18      	ldr	r4, [pc, #96]	; (169c <_system_pinmux_config+0xa4>)
    163a:	4023      	ands	r3, r4
    163c:	e00f      	b.n	165e <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    163e:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1640:	040b      	lsls	r3, r1, #16
    1642:	0c1b      	lsrs	r3, r3, #16
    1644:	24a0      	movs	r4, #160	; 0xa0
    1646:	05e4      	lsls	r4, r4, #23
    1648:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    164a:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    164c:	0c0b      	lsrs	r3, r1, #16
    164e:	24d0      	movs	r4, #208	; 0xd0
    1650:	0624      	lsls	r4, r4, #24
    1652:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1654:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1656:	78d3      	ldrb	r3, [r2, #3]
    1658:	2b00      	cmp	r3, #0
    165a:	d018      	beq.n	168e <_system_pinmux_config+0x96>
    165c:	e01c      	b.n	1698 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    165e:	040c      	lsls	r4, r1, #16
    1660:	0c24      	lsrs	r4, r4, #16
    1662:	25a0      	movs	r5, #160	; 0xa0
    1664:	05ed      	lsls	r5, r5, #23
    1666:	432c      	orrs	r4, r5
    1668:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    166a:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    166c:	0c0c      	lsrs	r4, r1, #16
    166e:	25d0      	movs	r5, #208	; 0xd0
    1670:	062d      	lsls	r5, r5, #24
    1672:	432c      	orrs	r4, r5
    1674:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1676:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1678:	78d4      	ldrb	r4, [r2, #3]
    167a:	2c00      	cmp	r4, #0
    167c:	d10c      	bne.n	1698 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    167e:	035b      	lsls	r3, r3, #13
    1680:	d505      	bpl.n	168e <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1682:	7893      	ldrb	r3, [r2, #2]
    1684:	2b01      	cmp	r3, #1
    1686:	d101      	bne.n	168c <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    1688:	6181      	str	r1, [r0, #24]
    168a:	e000      	b.n	168e <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    168c:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    168e:	7853      	ldrb	r3, [r2, #1]
    1690:	3b01      	subs	r3, #1
    1692:	2b01      	cmp	r3, #1
    1694:	d800      	bhi.n	1698 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1696:	6081      	str	r1, [r0, #8]
		}
	}
}
    1698:	bd30      	pop	{r4, r5, pc}
    169a:	46c0      	nop			; (mov r8, r8)
    169c:	fffbffff 	.word	0xfffbffff

000016a0 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    16a0:	b510      	push	{r4, lr}
    16a2:	0003      	movs	r3, r0
    16a4:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    16a6:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    16a8:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    16aa:	2900      	cmp	r1, #0
    16ac:	d104      	bne.n	16b8 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    16ae:	0958      	lsrs	r0, r3, #5
    16b0:	01c0      	lsls	r0, r0, #7
    16b2:	4905      	ldr	r1, [pc, #20]	; (16c8 <system_pinmux_pin_set_config+0x28>)
    16b4:	468c      	mov	ip, r1
    16b6:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    16b8:	211f      	movs	r1, #31
    16ba:	400b      	ands	r3, r1
    16bc:	391e      	subs	r1, #30
    16be:	4099      	lsls	r1, r3
    16c0:	4b02      	ldr	r3, [pc, #8]	; (16cc <system_pinmux_pin_set_config+0x2c>)
    16c2:	4798      	blx	r3
}
    16c4:	bd10      	pop	{r4, pc}
    16c6:	46c0      	nop			; (mov r8, r8)
    16c8:	41004400 	.word	0x41004400
    16cc:	000015f9 	.word	0x000015f9

000016d0 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    16d0:	4770      	bx	lr
    16d2:	46c0      	nop			; (mov r8, r8)

000016d4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    16d4:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    16d6:	4b05      	ldr	r3, [pc, #20]	; (16ec <system_init+0x18>)
    16d8:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    16da:	4b05      	ldr	r3, [pc, #20]	; (16f0 <system_init+0x1c>)
    16dc:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    16de:	4b05      	ldr	r3, [pc, #20]	; (16f4 <system_init+0x20>)
    16e0:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    16e2:	4b05      	ldr	r3, [pc, #20]	; (16f8 <system_init+0x24>)
    16e4:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    16e6:	4b05      	ldr	r3, [pc, #20]	; (16fc <system_init+0x28>)
    16e8:	4798      	blx	r3
}
    16ea:	bd10      	pop	{r4, pc}
    16ec:	000012d9 	.word	0x000012d9
    16f0:	00001109 	.word	0x00001109
    16f4:	000016d1 	.word	0x000016d1
    16f8:	0000012d 	.word	0x0000012d
    16fc:	000016d1 	.word	0x000016d1

00001700 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1700:	e7fe      	b.n	1700 <Dummy_Handler>
    1702:	46c0      	nop			; (mov r8, r8)

00001704 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1704:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    1706:	4b2e      	ldr	r3, [pc, #184]	; (17c0 <Reset_Handler+0xbc>)
    1708:	4a2e      	ldr	r2, [pc, #184]	; (17c4 <Reset_Handler+0xc0>)
    170a:	429a      	cmp	r2, r3
    170c:	d003      	beq.n	1716 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    170e:	4b2e      	ldr	r3, [pc, #184]	; (17c8 <Reset_Handler+0xc4>)
    1710:	4a2b      	ldr	r2, [pc, #172]	; (17c0 <Reset_Handler+0xbc>)
    1712:	429a      	cmp	r2, r3
    1714:	d304      	bcc.n	1720 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1716:	4b2d      	ldr	r3, [pc, #180]	; (17cc <Reset_Handler+0xc8>)
    1718:	4a2d      	ldr	r2, [pc, #180]	; (17d0 <Reset_Handler+0xcc>)
    171a:	429a      	cmp	r2, r3
    171c:	d310      	bcc.n	1740 <Reset_Handler+0x3c>
    171e:	e01e      	b.n	175e <Reset_Handler+0x5a>
    1720:	4a2c      	ldr	r2, [pc, #176]	; (17d4 <Reset_Handler+0xd0>)
    1722:	4b29      	ldr	r3, [pc, #164]	; (17c8 <Reset_Handler+0xc4>)
    1724:	3303      	adds	r3, #3
    1726:	1a9b      	subs	r3, r3, r2
    1728:	089b      	lsrs	r3, r3, #2
    172a:	3301      	adds	r3, #1
    172c:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    172e:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1730:	4823      	ldr	r0, [pc, #140]	; (17c0 <Reset_Handler+0xbc>)
    1732:	4924      	ldr	r1, [pc, #144]	; (17c4 <Reset_Handler+0xc0>)
    1734:	588c      	ldr	r4, [r1, r2]
    1736:	5084      	str	r4, [r0, r2]
    1738:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    173a:	429a      	cmp	r2, r3
    173c:	d1fa      	bne.n	1734 <Reset_Handler+0x30>
    173e:	e7ea      	b.n	1716 <Reset_Handler+0x12>
    1740:	4a25      	ldr	r2, [pc, #148]	; (17d8 <Reset_Handler+0xd4>)
    1742:	4b22      	ldr	r3, [pc, #136]	; (17cc <Reset_Handler+0xc8>)
    1744:	3303      	adds	r3, #3
    1746:	1a9b      	subs	r3, r3, r2
    1748:	089b      	lsrs	r3, r3, #2
    174a:	3301      	adds	r3, #1
    174c:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    174e:	2200      	movs	r2, #0
                *pDest++ = 0;
    1750:	481f      	ldr	r0, [pc, #124]	; (17d0 <Reset_Handler+0xcc>)
    1752:	2100      	movs	r1, #0
    1754:	1814      	adds	r4, r2, r0
    1756:	6021      	str	r1, [r4, #0]
    1758:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    175a:	429a      	cmp	r2, r3
    175c:	d1fa      	bne.n	1754 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    175e:	4a1f      	ldr	r2, [pc, #124]	; (17dc <Reset_Handler+0xd8>)
    1760:	21ff      	movs	r1, #255	; 0xff
    1762:	4b1f      	ldr	r3, [pc, #124]	; (17e0 <Reset_Handler+0xdc>)
    1764:	438b      	bics	r3, r1
    1766:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1768:	39fd      	subs	r1, #253	; 0xfd
    176a:	2390      	movs	r3, #144	; 0x90
    176c:	005b      	lsls	r3, r3, #1
    176e:	4a1d      	ldr	r2, [pc, #116]	; (17e4 <Reset_Handler+0xe0>)
    1770:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1772:	481d      	ldr	r0, [pc, #116]	; (17e8 <Reset_Handler+0xe4>)
    1774:	78c3      	ldrb	r3, [r0, #3]
    1776:	2403      	movs	r4, #3
    1778:	43a3      	bics	r3, r4
    177a:	2202      	movs	r2, #2
    177c:	4313      	orrs	r3, r2
    177e:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1780:	78c3      	ldrb	r3, [r0, #3]
    1782:	260c      	movs	r6, #12
    1784:	43b3      	bics	r3, r6
    1786:	2108      	movs	r1, #8
    1788:	430b      	orrs	r3, r1
    178a:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    178c:	4b17      	ldr	r3, [pc, #92]	; (17ec <Reset_Handler+0xe8>)
    178e:	7b98      	ldrb	r0, [r3, #14]
    1790:	2530      	movs	r5, #48	; 0x30
    1792:	43a8      	bics	r0, r5
    1794:	0005      	movs	r5, r0
    1796:	2020      	movs	r0, #32
    1798:	4328      	orrs	r0, r5
    179a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    179c:	7b98      	ldrb	r0, [r3, #14]
    179e:	43b0      	bics	r0, r6
    17a0:	4301      	orrs	r1, r0
    17a2:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    17a4:	7b99      	ldrb	r1, [r3, #14]
    17a6:	43a1      	bics	r1, r4
    17a8:	430a      	orrs	r2, r1
    17aa:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    17ac:	4a10      	ldr	r2, [pc, #64]	; (17f0 <Reset_Handler+0xec>)
    17ae:	6851      	ldr	r1, [r2, #4]
    17b0:	2380      	movs	r3, #128	; 0x80
    17b2:	430b      	orrs	r3, r1
    17b4:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    17b6:	4b0f      	ldr	r3, [pc, #60]	; (17f4 <Reset_Handler+0xf0>)
    17b8:	4798      	blx	r3

        /* Branch to main function */
        main();
    17ba:	4b0f      	ldr	r3, [pc, #60]	; (17f8 <Reset_Handler+0xf4>)
    17bc:	4798      	blx	r3
    17be:	e7fe      	b.n	17be <Reset_Handler+0xba>
    17c0:	20000000 	.word	0x20000000
    17c4:	000069b0 	.word	0x000069b0
    17c8:	200000a8 	.word	0x200000a8
    17cc:	20000214 	.word	0x20000214
    17d0:	200000a8 	.word	0x200000a8
    17d4:	20000004 	.word	0x20000004
    17d8:	200000ac 	.word	0x200000ac
    17dc:	e000ed00 	.word	0xe000ed00
    17e0:	00000000 	.word	0x00000000
    17e4:	41007000 	.word	0x41007000
    17e8:	41005000 	.word	0x41005000
    17ec:	41004800 	.word	0x41004800
    17f0:	41004000 	.word	0x41004000
    17f4:	00001c65 	.word	0x00001c65
    17f8:	00001b99 	.word	0x00001b99

000017fc <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    17fc:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    17fe:	4a06      	ldr	r2, [pc, #24]	; (1818 <_sbrk+0x1c>)
    1800:	6812      	ldr	r2, [r2, #0]
    1802:	2a00      	cmp	r2, #0
    1804:	d102      	bne.n	180c <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    1806:	4905      	ldr	r1, [pc, #20]	; (181c <_sbrk+0x20>)
    1808:	4a03      	ldr	r2, [pc, #12]	; (1818 <_sbrk+0x1c>)
    180a:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    180c:	4a02      	ldr	r2, [pc, #8]	; (1818 <_sbrk+0x1c>)
    180e:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1810:	18c3      	adds	r3, r0, r3
    1812:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1814:	4770      	bx	lr
    1816:	46c0      	nop			; (mov r8, r8)
    1818:	20000100 	.word	0x20000100
    181c:	20002218 	.word	0x20002218

00001820 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    1820:	2001      	movs	r0, #1
    1822:	4240      	negs	r0, r0
    1824:	4770      	bx	lr
    1826:	46c0      	nop			; (mov r8, r8)

00001828 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    1828:	2380      	movs	r3, #128	; 0x80
    182a:	019b      	lsls	r3, r3, #6
    182c:	604b      	str	r3, [r1, #4]

	return 0;
}
    182e:	2000      	movs	r0, #0
    1830:	4770      	bx	lr
    1832:	46c0      	nop			; (mov r8, r8)

00001834 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    1834:	2001      	movs	r0, #1
    1836:	4770      	bx	lr

00001838 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    1838:	2000      	movs	r0, #0
    183a:	4770      	bx	lr

0000183c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    183c:	b570      	push	{r4, r5, r6, lr}
    183e:	b082      	sub	sp, #8
    1840:	0005      	movs	r5, r0
    1842:	000e      	movs	r6, r1
	uint16_t temp = 0;
    1844:	2200      	movs	r2, #0
    1846:	466b      	mov	r3, sp
    1848:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    184a:	4c06      	ldr	r4, [pc, #24]	; (1864 <usart_serial_getchar+0x28>)
    184c:	466b      	mov	r3, sp
    184e:	1d99      	adds	r1, r3, #6
    1850:	0028      	movs	r0, r5
    1852:	47a0      	blx	r4
    1854:	2800      	cmp	r0, #0
    1856:	d1f9      	bne.n	184c <usart_serial_getchar+0x10>

	*c = temp;
    1858:	466b      	mov	r3, sp
    185a:	3306      	adds	r3, #6
    185c:	881b      	ldrh	r3, [r3, #0]
    185e:	7033      	strb	r3, [r6, #0]
}
    1860:	b002      	add	sp, #8
    1862:	bd70      	pop	{r4, r5, r6, pc}
    1864:	00000cfd 	.word	0x00000cfd

00001868 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    1868:	b570      	push	{r4, r5, r6, lr}
    186a:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    186c:	b28c      	uxth	r4, r1
    186e:	4e03      	ldr	r6, [pc, #12]	; (187c <usart_serial_putchar+0x14>)
    1870:	0021      	movs	r1, r4
    1872:	0028      	movs	r0, r5
    1874:	47b0      	blx	r6
    1876:	2800      	cmp	r0, #0
    1878:	d1fa      	bne.n	1870 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    187a:	bd70      	pop	{r4, r5, r6, pc}
    187c:	00000cd1 	.word	0x00000cd1

00001880 <configuration_usart>:
#include <asf.h>
struct tc_module tc_instance;
struct tc_config config_tc;
struct usart_module usart_instance;
uint32_t durationA, durationB, durationC;
void configuration_usart(void){
    1880:	b530      	push	{r4, r5, lr}
    1882:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1884:	2380      	movs	r3, #128	; 0x80
    1886:	05db      	lsls	r3, r3, #23
    1888:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    188a:	2300      	movs	r3, #0
    188c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    188e:	22ff      	movs	r2, #255	; 0xff
    1890:	4669      	mov	r1, sp
    1892:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    1894:	2200      	movs	r2, #0
    1896:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1898:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    189a:	2196      	movs	r1, #150	; 0x96
    189c:	0189      	lsls	r1, r1, #6
    189e:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    18a0:	2101      	movs	r1, #1
    18a2:	2024      	movs	r0, #36	; 0x24
    18a4:	466c      	mov	r4, sp
    18a6:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    18a8:	3001      	adds	r0, #1
    18aa:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    18ac:	3125      	adds	r1, #37	; 0x25
    18ae:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    18b0:	3101      	adds	r1, #1
    18b2:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    18b4:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    18b6:	3105      	adds	r1, #5
    18b8:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    18ba:	3101      	adds	r1, #1
    18bc:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    18be:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    18c0:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    18c2:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    18c4:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    18c6:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    18c8:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    18ca:	2313      	movs	r3, #19
    18cc:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    18ce:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
	config_usart.baudrate=9600;
	config_usart.mux_setting=EDBG_CDC_SERCOM_MUX_SETTING;
    18d0:	2380      	movs	r3, #128	; 0x80
    18d2:	035b      	lsls	r3, r3, #13
    18d4:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0=EDBG_CDC_SERCOM_PINMUX_PAD0;
    18d6:	4b1e      	ldr	r3, [pc, #120]	; (1950 <configuration_usart+0xd0>)
    18d8:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1=EDBG_CDC_SERCOM_PINMUX_PAD1;
    18da:	4b1e      	ldr	r3, [pc, #120]	; (1954 <configuration_usart+0xd4>)
    18dc:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2=EDBG_CDC_SERCOM_PINMUX_PAD2;
    18de:	2301      	movs	r3, #1
    18e0:	425b      	negs	r3, r3
    18e2:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3=EDBG_CDC_SERCOM_PINMUX_PAD3;
    18e4:	930f      	str	r3, [sp, #60]	; 0x3c
	
	while (usart_init(&usart_instance, EDBG_CDC_MODULE, &config_usart)!= STATUS_OK);
    18e6:	4d1c      	ldr	r5, [pc, #112]	; (1958 <configuration_usart+0xd8>)
    18e8:	4c1c      	ldr	r4, [pc, #112]	; (195c <configuration_usart+0xdc>)
    18ea:	466a      	mov	r2, sp
    18ec:	491c      	ldr	r1, [pc, #112]	; (1960 <configuration_usart+0xe0>)
    18ee:	0028      	movs	r0, r5
    18f0:	47a0      	blx	r4
    18f2:	2800      	cmp	r0, #0
    18f4:	d1f9      	bne.n	18ea <configuration_usart+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    18f6:	4d18      	ldr	r5, [pc, #96]	; (1958 <configuration_usart+0xd8>)
    18f8:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    18fa:	0020      	movs	r0, r4
    18fc:	4b19      	ldr	r3, [pc, #100]	; (1964 <configuration_usart+0xe4>)
    18fe:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1900:	231f      	movs	r3, #31
    1902:	4018      	ands	r0, r3
    1904:	3b1e      	subs	r3, #30
    1906:	4083      	lsls	r3, r0
    1908:	4a17      	ldr	r2, [pc, #92]	; (1968 <configuration_usart+0xe8>)
    190a:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    190c:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    190e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1910:	2b00      	cmp	r3, #0
    1912:	d1fc      	bne.n	190e <configuration_usart+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1914:	6822      	ldr	r2, [r4, #0]
    1916:	3302      	adds	r3, #2
    1918:	4313      	orrs	r3, r2
    191a:	6023      	str	r3, [r4, #0]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    191c:	480e      	ldr	r0, [pc, #56]	; (1958 <configuration_usart+0xd8>)
    191e:	4b13      	ldr	r3, [pc, #76]	; (196c <configuration_usart+0xec>)
    1920:	6018      	str	r0, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    1922:	4a13      	ldr	r2, [pc, #76]	; (1970 <configuration_usart+0xf0>)
    1924:	4b13      	ldr	r3, [pc, #76]	; (1974 <configuration_usart+0xf4>)
    1926:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1928:	4a13      	ldr	r2, [pc, #76]	; (1978 <configuration_usart+0xf8>)
    192a:	4b14      	ldr	r3, [pc, #80]	; (197c <configuration_usart+0xfc>)
    192c:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    192e:	466a      	mov	r2, sp
    1930:	490b      	ldr	r1, [pc, #44]	; (1960 <configuration_usart+0xe0>)
    1932:	4b0a      	ldr	r3, [pc, #40]	; (195c <configuration_usart+0xdc>)
    1934:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1936:	4d12      	ldr	r5, [pc, #72]	; (1980 <configuration_usart+0x100>)
    1938:	682b      	ldr	r3, [r5, #0]
    193a:	6898      	ldr	r0, [r3, #8]
    193c:	2100      	movs	r1, #0
    193e:	4c11      	ldr	r4, [pc, #68]	; (1984 <configuration_usart+0x104>)
    1940:	47a0      	blx	r4
	setbuf(stdin, NULL);
    1942:	682b      	ldr	r3, [r5, #0]
    1944:	6858      	ldr	r0, [r3, #4]
    1946:	2100      	movs	r1, #0
    1948:	47a0      	blx	r4
	usart_enable(&usart_instance);
	stdio_serial_init(&usart_instance,EDBG_CDC_MODULE,&config_usart);
}
    194a:	b011      	add	sp, #68	; 0x44
    194c:	bd30      	pop	{r4, r5, pc}
    194e:	46c0      	nop			; (mov r8, r8)
    1950:	00040003 	.word	0x00040003
    1954:	00050003 	.word	0x00050003
    1958:	20000184 	.word	0x20000184
    195c:	00000999 	.word	0x00000999
    1960:	42000800 	.word	0x42000800
    1964:	00000f39 	.word	0x00000f39
    1968:	e000e100 	.word	0xe000e100
    196c:	20000154 	.word	0x20000154
    1970:	00001869 	.word	0x00001869
    1974:	20000150 	.word	0x20000150
    1978:	0000183d 	.word	0x0000183d
    197c:	2000014c 	.word	0x2000014c
    1980:	2000006c 	.word	0x2000006c
    1984:	000025f5 	.word	0x000025f5

00001988 <configure_tc>:
void configure_tc(void){
    1988:	b510      	push	{r4, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    198a:	4a15      	ldr	r2, [pc, #84]	; (19e0 <configure_tc+0x58>)
    198c:	2300      	movs	r3, #0
    198e:	2100      	movs	r1, #0
    1990:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    1992:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    1994:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    1996:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    1998:	2000      	movs	r0, #0
    199a:	7050      	strb	r0, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    199c:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    199e:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    19a0:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    19a2:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    19a4:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    19a6:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    19a8:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    19aa:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    19ac:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    19ae:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    19b0:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    19b2:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    19b4:	8593      	strh	r3, [r2, #44]	; 0x2c
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size=TC_COUNTER_SIZE_16BIT;
	config_tc.clock_source=GCLK_GENERATOR_0;
	config_tc.clock_prescaler=TC_CLOCK_PRESCALER_DIV8;
    19b6:	23c0      	movs	r3, #192	; 0xc0
    19b8:	009b      	lsls	r3, r3, #2
    19ba:	8093      	strh	r3, [r2, #4]
	config_tc.enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0]=true;
    19bc:	2301      	movs	r3, #1
    19be:	72d3      	strb	r3, [r2, #11]
	tc_init(&tc_instance, TC3, &config_tc);
    19c0:	4c08      	ldr	r4, [pc, #32]	; (19e4 <configure_tc+0x5c>)
    19c2:	4909      	ldr	r1, [pc, #36]	; (19e8 <configure_tc+0x60>)
    19c4:	0020      	movs	r0, r4
    19c6:	4b09      	ldr	r3, [pc, #36]	; (19ec <configure_tc+0x64>)
    19c8:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    19ca:	6822      	ldr	r2, [r4, #0]

	while (tc_is_syncing(module_inst)) {
    19cc:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    19ce:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    19d0:	438b      	bics	r3, r1
    19d2:	d1fc      	bne.n	19ce <configure_tc+0x46>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    19d4:	8811      	ldrh	r1, [r2, #0]
    19d6:	3302      	adds	r3, #2
    19d8:	430b      	orrs	r3, r1
    19da:	8013      	strh	r3, [r2, #0]
	tc_enable(&tc_instance);
}
    19dc:	bd10      	pop	{r4, pc}
    19de:	46c0      	nop			; (mov r8, r8)
    19e0:	200001bc 	.word	0x200001bc
    19e4:	200001f4 	.word	0x200001f4
    19e8:	42002c00 	.word	0x42002c00
    19ec:	000005d1 	.word	0x000005d1

000019f0 <HC_SR04_init>:
void HC_SR04_init(void){
    19f0:	b570      	push	{r4, r5, r6, lr}
    19f2:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    19f4:	ad01      	add	r5, sp, #4
    19f6:	2301      	movs	r3, #1
    19f8:	706b      	strb	r3, [r5, #1]
	config->powersave  = false;
    19fa:	2200      	movs	r2, #0
    19fc:	70aa      	strb	r2, [r5, #2]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    19fe:	4669      	mov	r1, sp
    1a00:	700a      	strb	r2, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    1a02:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    1a04:	708a      	strb	r2, [r1, #2]
	struct port_config pin_conf_trig;
	port_get_config_defaults(&pin_conf_trig);
	struct port_config pin_conf_echo;
	port_get_config_defaults(&pin_conf_echo);
	
	pin_conf_trig.direction=PORT_PIN_DIR_OUTPUT;
    1a06:	702b      	strb	r3, [r5, #0]
	pin_conf_trig.input_pull=PORT_PIN_PULL_UP;
	
	pin_conf_echo.direction=PORT_PIN_DIR_INPUT;
	pin_conf_echo.input_pull=PORT_PIN_PULL_UP;
	
	port_pin_set_config(PIN_PA28, &pin_conf_trig);
    1a08:	0029      	movs	r1, r5
    1a0a:	201c      	movs	r0, #28
    1a0c:	4c5a      	ldr	r4, [pc, #360]	; (1b78 <HC_SR04_init+0x188>)
    1a0e:	47a0      	blx	r4
	port_pin_set_config(PIN_PA13, &pin_conf_echo);
    1a10:	4669      	mov	r1, sp
    1a12:	200d      	movs	r0, #13
    1a14:	47a0      	blx	r4
	
	
	port_pin_set_config(PIN_PA23, &pin_conf_echo);
    1a16:	4669      	mov	r1, sp
    1a18:	2017      	movs	r0, #23
    1a1a:	47a0      	blx	r4
	port_pin_set_config(PIN_PA15, &pin_conf_trig);
    1a1c:	0029      	movs	r1, r5
    1a1e:	200f      	movs	r0, #15
    1a20:	47a0      	blx	r4
	
	port_pin_set_config(PIN_PA14, &pin_conf_echo);
    1a22:	4669      	mov	r1, sp
    1a24:	200e      	movs	r0, #14
    1a26:	47a0      	blx	r4
	port_pin_set_config(PIN_PA08, &pin_conf_trig);
    1a28:	0029      	movs	r1, r5
    1a2a:	2008      	movs	r0, #8
    1a2c:	47a0      	blx	r4

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1a2e:	4c53      	ldr	r4, [pc, #332]	; (1b7c <HC_SR04_init+0x18c>)
    1a30:	2580      	movs	r5, #128	; 0x80
    1a32:	056d      	lsls	r5, r5, #21
    1a34:	6165      	str	r5, [r4, #20]
	
	port_pin_set_output_level(PIN_PA28, false); //  false, default  
	delay_ms(50);
    1a36:	2032      	movs	r0, #50	; 0x32
    1a38:	4e51      	ldr	r6, [pc, #324]	; (1b80 <HC_SR04_init+0x190>)
    1a3a:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1a3c:	61a5      	str	r5, [r4, #24]
	port_pin_set_output_level(PIN_PA28, true);
	delay_ms(10);
    1a3e:	200a      	movs	r0, #10
    1a40:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1a42:	6165      	str	r5, [r4, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1a44:	4b4f      	ldr	r3, [pc, #316]	; (1b84 <HC_SR04_init+0x194>)
    1a46:	681a      	ldr	r2, [r3, #0]

	while (tc_is_syncing(module_inst)) {
    1a48:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1a4a:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1a4c:	438b      	bics	r3, r1
    1a4e:	d1fc      	bne.n	1a4a <HC_SR04_init+0x5a>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
    1a50:	7113      	strb	r3, [r2, #4]

	while (tc_is_syncing(module_inst)) {
    1a52:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1a54:	7bd3      	ldrb	r3, [r2, #15]
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;

	while (tc_is_syncing(module_inst)) {
    1a56:	438b      	bics	r3, r1
    1a58:	d1fc      	bne.n	1a54 <HC_SR04_init+0x64>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_RETRIGGER_Val);
    1a5a:	3340      	adds	r3, #64	; 0x40
    1a5c:	7153      	strb	r3, [r2, #5]
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    1a5e:	4947      	ldr	r1, [pc, #284]	; (1b7c <HC_SR04_init+0x18c>)
	port_pin_set_output_level(PIN_PA28, false);
	uint32_t start, end;
	
	
	tc_start_counter(&tc_instance);
	while(!(port_pin_get_input_level(PIN_PA13))) {}
    1a60:	2280      	movs	r2, #128	; 0x80
    1a62:	0192      	lsls	r2, r2, #6
    1a64:	6a0b      	ldr	r3, [r1, #32]
    1a66:	4213      	tst	r3, r2
    1a68:	d0fc      	beq.n	1a64 <HC_SR04_init+0x74>
	start=tc_get_count_value(&tc_instance);
    1a6a:	4846      	ldr	r0, [pc, #280]	; (1b84 <HC_SR04_init+0x194>)
    1a6c:	4b46      	ldr	r3, [pc, #280]	; (1b88 <HC_SR04_init+0x198>)
    1a6e:	4798      	blx	r3
    1a70:	0005      	movs	r5, r0
    1a72:	4942      	ldr	r1, [pc, #264]	; (1b7c <HC_SR04_init+0x18c>)
	while(port_pin_get_input_level(PIN_PA13)) {}
    1a74:	2280      	movs	r2, #128	; 0x80
    1a76:	0192      	lsls	r2, r2, #6
    1a78:	6a0b      	ldr	r3, [r1, #32]
    1a7a:	4213      	tst	r3, r2
    1a7c:	d1fc      	bne.n	1a78 <HC_SR04_init+0x88>
	end=tc_get_count_value(&tc_instance);
    1a7e:	4c41      	ldr	r4, [pc, #260]	; (1b84 <HC_SR04_init+0x194>)
    1a80:	0020      	movs	r0, r4
    1a82:	4b41      	ldr	r3, [pc, #260]	; (1b88 <HC_SR04_init+0x198>)
    1a84:	4798      	blx	r3
	durationA=end-start;
    1a86:	1b40      	subs	r0, r0, r5
    1a88:	4b40      	ldr	r3, [pc, #256]	; (1b8c <HC_SR04_init+0x19c>)
    1a8a:	6018      	str	r0, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1a8c:	6822      	ldr	r2, [r4, #0]

	while (tc_is_syncing(module_inst)) {
    1a8e:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1a90:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1a92:	438b      	bics	r3, r1
    1a94:	d1fc      	bne.n	1a90 <HC_SR04_init+0xa0>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_STOP_Val);
    1a96:	3380      	adds	r3, #128	; 0x80
    1a98:	7153      	strb	r3, [r2, #5]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1a9a:	4c38      	ldr	r4, [pc, #224]	; (1b7c <HC_SR04_init+0x18c>)
    1a9c:	2580      	movs	r5, #128	; 0x80
    1a9e:	022d      	lsls	r5, r5, #8
    1aa0:	6165      	str	r5, [r4, #20]
	tc_stop_counter(&tc_instance);
	end=0; start=0;
	
	port_pin_set_output_level(PIN_PA15, false);
	delay_ms(50);
    1aa2:	2032      	movs	r0, #50	; 0x32
    1aa4:	4e36      	ldr	r6, [pc, #216]	; (1b80 <HC_SR04_init+0x190>)
    1aa6:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1aa8:	61a5      	str	r5, [r4, #24]
	port_pin_set_output_level(PIN_PA15, true);
	delay_ms(10);
    1aaa:	200a      	movs	r0, #10
    1aac:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1aae:	6165      	str	r5, [r4, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ab0:	4b34      	ldr	r3, [pc, #208]	; (1b84 <HC_SR04_init+0x194>)
    1ab2:	681a      	ldr	r2, [r3, #0]

	while (tc_is_syncing(module_inst)) {
    1ab4:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ab6:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1ab8:	438b      	bics	r3, r1
    1aba:	d1fc      	bne.n	1ab6 <HC_SR04_init+0xc6>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
    1abc:	7113      	strb	r3, [r2, #4]

	while (tc_is_syncing(module_inst)) {
    1abe:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ac0:	7bd3      	ldrb	r3, [r2, #15]
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;

	while (tc_is_syncing(module_inst)) {
    1ac2:	438b      	bics	r3, r1
    1ac4:	d1fc      	bne.n	1ac0 <HC_SR04_init+0xd0>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_RETRIGGER_Val);
    1ac6:	3340      	adds	r3, #64	; 0x40
    1ac8:	7153      	strb	r3, [r2, #5]
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    1aca:	492c      	ldr	r1, [pc, #176]	; (1b7c <HC_SR04_init+0x18c>)
	port_pin_set_output_level(PIN_PA15, false);
	
	tc_start_counter(&tc_instance);
	while(!(port_pin_get_input_level(PIN_PA23))){}
    1acc:	2280      	movs	r2, #128	; 0x80
    1ace:	0412      	lsls	r2, r2, #16
    1ad0:	6a0b      	ldr	r3, [r1, #32]
    1ad2:	4213      	tst	r3, r2
    1ad4:	d0fc      	beq.n	1ad0 <HC_SR04_init+0xe0>
	start=tc_get_count_value(&tc_instance);
    1ad6:	482b      	ldr	r0, [pc, #172]	; (1b84 <HC_SR04_init+0x194>)
    1ad8:	4b2b      	ldr	r3, [pc, #172]	; (1b88 <HC_SR04_init+0x198>)
    1ada:	4798      	blx	r3
    1adc:	0005      	movs	r5, r0
    1ade:	4927      	ldr	r1, [pc, #156]	; (1b7c <HC_SR04_init+0x18c>)
	while(port_pin_get_input_level(PIN_PA23)) {}
    1ae0:	2280      	movs	r2, #128	; 0x80
    1ae2:	0412      	lsls	r2, r2, #16
    1ae4:	6a0b      	ldr	r3, [r1, #32]
    1ae6:	4213      	tst	r3, r2
    1ae8:	d1fc      	bne.n	1ae4 <HC_SR04_init+0xf4>
	end=tc_get_count_value(&tc_instance);
    1aea:	4c26      	ldr	r4, [pc, #152]	; (1b84 <HC_SR04_init+0x194>)
    1aec:	0020      	movs	r0, r4
    1aee:	4b26      	ldr	r3, [pc, #152]	; (1b88 <HC_SR04_init+0x198>)
    1af0:	4798      	blx	r3
	durationB=end-start;
    1af2:	1b40      	subs	r0, r0, r5
    1af4:	4b26      	ldr	r3, [pc, #152]	; (1b90 <HC_SR04_init+0x1a0>)
    1af6:	6018      	str	r0, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1af8:	6822      	ldr	r2, [r4, #0]

	while (tc_is_syncing(module_inst)) {
    1afa:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1afc:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1afe:	438b      	bics	r3, r1
    1b00:	d1fc      	bne.n	1afc <HC_SR04_init+0x10c>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_STOP_Val);
    1b02:	3380      	adds	r3, #128	; 0x80
    1b04:	7153      	strb	r3, [r2, #5]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1b06:	4c1d      	ldr	r4, [pc, #116]	; (1b7c <HC_SR04_init+0x18c>)
    1b08:	2580      	movs	r5, #128	; 0x80
    1b0a:	006d      	lsls	r5, r5, #1
    1b0c:	6165      	str	r5, [r4, #20]
	tc_stop_counter(&tc_instance);
	end=0; start=0;
	
	port_pin_set_output_level(PIN_PA08, false);
	delay_ms(50);
    1b0e:	2032      	movs	r0, #50	; 0x32
    1b10:	4e1b      	ldr	r6, [pc, #108]	; (1b80 <HC_SR04_init+0x190>)
    1b12:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1b14:	61a5      	str	r5, [r4, #24]
	port_pin_set_output_level(PIN_PA08, true);
	delay_ms(10);
    1b16:	200a      	movs	r0, #10
    1b18:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1b1a:	6165      	str	r5, [r4, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1b1c:	4b19      	ldr	r3, [pc, #100]	; (1b84 <HC_SR04_init+0x194>)
    1b1e:	681a      	ldr	r2, [r3, #0]

	while (tc_is_syncing(module_inst)) {
    1b20:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1b22:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1b24:	438b      	bics	r3, r1
    1b26:	d1fc      	bne.n	1b22 <HC_SR04_init+0x132>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
    1b28:	7113      	strb	r3, [r2, #4]

	while (tc_is_syncing(module_inst)) {
    1b2a:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1b2c:	7bd3      	ldrb	r3, [r2, #15]
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;

	while (tc_is_syncing(module_inst)) {
    1b2e:	438b      	bics	r3, r1
    1b30:	d1fc      	bne.n	1b2c <HC_SR04_init+0x13c>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_RETRIGGER_Val);
    1b32:	3340      	adds	r3, #64	; 0x40
    1b34:	7153      	strb	r3, [r2, #5]
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    1b36:	4911      	ldr	r1, [pc, #68]	; (1b7c <HC_SR04_init+0x18c>)
	port_pin_set_output_level(PIN_PA08, false);
	
	tc_start_counter(&tc_instance);
	while(!(port_pin_get_input_level(PIN_PA14))){}
    1b38:	2280      	movs	r2, #128	; 0x80
    1b3a:	01d2      	lsls	r2, r2, #7
    1b3c:	6a0b      	ldr	r3, [r1, #32]
    1b3e:	4213      	tst	r3, r2
    1b40:	d0fc      	beq.n	1b3c <HC_SR04_init+0x14c>
	start=tc_get_count_value(&tc_instance);
    1b42:	4810      	ldr	r0, [pc, #64]	; (1b84 <HC_SR04_init+0x194>)
    1b44:	4b10      	ldr	r3, [pc, #64]	; (1b88 <HC_SR04_init+0x198>)
    1b46:	4798      	blx	r3
    1b48:	0005      	movs	r5, r0
    1b4a:	490c      	ldr	r1, [pc, #48]	; (1b7c <HC_SR04_init+0x18c>)
	while(port_pin_get_input_level(PIN_PA14)) {}
    1b4c:	2280      	movs	r2, #128	; 0x80
    1b4e:	01d2      	lsls	r2, r2, #7
    1b50:	6a0b      	ldr	r3, [r1, #32]
    1b52:	4213      	tst	r3, r2
    1b54:	d1fc      	bne.n	1b50 <HC_SR04_init+0x160>
	end=tc_get_count_value(&tc_instance);
    1b56:	4c0b      	ldr	r4, [pc, #44]	; (1b84 <HC_SR04_init+0x194>)
    1b58:	0020      	movs	r0, r4
    1b5a:	4b0b      	ldr	r3, [pc, #44]	; (1b88 <HC_SR04_init+0x198>)
    1b5c:	4798      	blx	r3
	durationC=end-start;
    1b5e:	1b40      	subs	r0, r0, r5
    1b60:	4b0c      	ldr	r3, [pc, #48]	; (1b94 <HC_SR04_init+0x1a4>)
    1b62:	6018      	str	r0, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1b64:	6822      	ldr	r2, [r4, #0]

	while (tc_is_syncing(module_inst)) {
    1b66:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1b68:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1b6a:	438b      	bics	r3, r1
    1b6c:	d1fc      	bne.n	1b68 <HC_SR04_init+0x178>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_STOP_Val);
    1b6e:	3380      	adds	r3, #128	; 0x80
    1b70:	7153      	strb	r3, [r2, #5]
	tc_stop_counter(&tc_instance);
	end=0; start=0;
}
    1b72:	b002      	add	sp, #8
    1b74:	bd70      	pop	{r4, r5, r6, pc}
    1b76:	46c0      	nop			; (mov r8, r8)
    1b78:	00001141 	.word	0x00001141
    1b7c:	41004400 	.word	0x41004400
    1b80:	0000106d 	.word	0x0000106d
    1b84:	200001f4 	.word	0x200001f4
    1b88:	0000084d 	.word	0x0000084d
    1b8c:	200001f0 	.word	0x200001f0
    1b90:	20000180 	.word	0x20000180
    1b94:	200001b8 	.word	0x200001b8

00001b98 <main>:

int main (void)
{
    1b98:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b9a:	4657      	mov	r7, sl
    1b9c:	464e      	mov	r6, r9
    1b9e:	4645      	mov	r5, r8
    1ba0:	b4e0      	push	{r5, r6, r7}
	
	system_init();
    1ba2:	4b1d      	ldr	r3, [pc, #116]	; (1c18 <main+0x80>)
    1ba4:	4798      	blx	r3
	delay_init();
    1ba6:	4b1d      	ldr	r3, [pc, #116]	; (1c1c <main+0x84>)
    1ba8:	4798      	blx	r3
	configure_tc();
    1baa:	4b1d      	ldr	r3, [pc, #116]	; (1c20 <main+0x88>)
    1bac:	4798      	blx	r3
	
	configuration_usart();
    1bae:	4b1d      	ldr	r3, [pc, #116]	; (1c24 <main+0x8c>)
    1bb0:	4798      	blx	r3
	
	/* Insert application code here, after the board has been initialized. */

	/* This skeleton code simply sets the LED to the state of the button. */
	while (1) {
		HC_SR04_init();
    1bb2:	4b1d      	ldr	r3, [pc, #116]	; (1c28 <main+0x90>)
    1bb4:	469a      	mov	sl, r3
		delay_ms(500);
    1bb6:	4b1d      	ldr	r3, [pc, #116]	; (1c2c <main+0x94>)
    1bb8:	4699      	mov	r9, r3
	
	/* Insert application code here, after the board has been initialized. */

	/* This skeleton code simply sets the LED to the state of the button. */
	while (1) {
		HC_SR04_init();
    1bba:	47d0      	blx	sl
		delay_ms(500);
    1bbc:	20fa      	movs	r0, #250	; 0xfa
    1bbe:	0040      	lsls	r0, r0, #1
    1bc0:	47c8      	blx	r9
		float distanceA=((float)(durationA*0.017));
		printf("A:%f ", distanceA);
    1bc2:	4b1b      	ldr	r3, [pc, #108]	; (1c30 <main+0x98>)
    1bc4:	4698      	mov	r8, r3
    1bc6:	4b1b      	ldr	r3, [pc, #108]	; (1c34 <main+0x9c>)
    1bc8:	6818      	ldr	r0, [r3, #0]
    1bca:	47c0      	blx	r8
    1bcc:	4f1a      	ldr	r7, [pc, #104]	; (1c38 <main+0xa0>)
    1bce:	4a1b      	ldr	r2, [pc, #108]	; (1c3c <main+0xa4>)
    1bd0:	4b1b      	ldr	r3, [pc, #108]	; (1c40 <main+0xa8>)
    1bd2:	47b8      	blx	r7
    1bd4:	4e1b      	ldr	r6, [pc, #108]	; (1c44 <main+0xac>)
    1bd6:	47b0      	blx	r6
    1bd8:	4d1b      	ldr	r5, [pc, #108]	; (1c48 <main+0xb0>)
    1bda:	47a8      	blx	r5
    1bdc:	0002      	movs	r2, r0
    1bde:	000b      	movs	r3, r1
    1be0:	481a      	ldr	r0, [pc, #104]	; (1c4c <main+0xb4>)
    1be2:	4c1b      	ldr	r4, [pc, #108]	; (1c50 <main+0xb8>)
    1be4:	47a0      	blx	r4
		float distanceB=((float)(durationB*0.017));
    1be6:	4b1b      	ldr	r3, [pc, #108]	; (1c54 <main+0xbc>)
		printf("B:%f ", distanceB);
    1be8:	6818      	ldr	r0, [r3, #0]
    1bea:	47c0      	blx	r8
    1bec:	4a13      	ldr	r2, [pc, #76]	; (1c3c <main+0xa4>)
    1bee:	4b14      	ldr	r3, [pc, #80]	; (1c40 <main+0xa8>)
    1bf0:	47b8      	blx	r7
    1bf2:	47b0      	blx	r6
    1bf4:	47a8      	blx	r5
    1bf6:	0002      	movs	r2, r0
    1bf8:	000b      	movs	r3, r1
    1bfa:	4817      	ldr	r0, [pc, #92]	; (1c58 <main+0xc0>)
    1bfc:	47a0      	blx	r4
		float distanceC=((float)(durationC*0.017));
    1bfe:	4b17      	ldr	r3, [pc, #92]	; (1c5c <main+0xc4>)
		printf("C:%f\n", distanceC);
    1c00:	6818      	ldr	r0, [r3, #0]
    1c02:	47c0      	blx	r8
    1c04:	4a0d      	ldr	r2, [pc, #52]	; (1c3c <main+0xa4>)
    1c06:	4b0e      	ldr	r3, [pc, #56]	; (1c40 <main+0xa8>)
    1c08:	47b8      	blx	r7
    1c0a:	47b0      	blx	r6
    1c0c:	47a8      	blx	r5
    1c0e:	0002      	movs	r2, r0
    1c10:	000b      	movs	r3, r1
    1c12:	4813      	ldr	r0, [pc, #76]	; (1c60 <main+0xc8>)
    1c14:	47a0      	blx	r4
    1c16:	e7d0      	b.n	1bba <main+0x22>
    1c18:	000016d5 	.word	0x000016d5
    1c1c:	0000102d 	.word	0x0000102d
    1c20:	00001989 	.word	0x00001989
    1c24:	00001881 	.word	0x00001881
    1c28:	000019f1 	.word	0x000019f1
    1c2c:	0000106d 	.word	0x0000106d
    1c30:	00006449 	.word	0x00006449
    1c34:	200001f0 	.word	0x200001f0
    1c38:	0000577d 	.word	0x0000577d
    1c3c:	b020c49c 	.word	0xb020c49c
    1c40:	3f916872 	.word	0x3f916872
    1c44:	00006561 	.word	0x00006561
    1c48:	000064b9 	.word	0x000064b9
    1c4c:	00006734 	.word	0x00006734
    1c50:	000025c1 	.word	0x000025c1
    1c54:	20000180 	.word	0x20000180
    1c58:	0000673c 	.word	0x0000673c
    1c5c:	200001b8 	.word	0x200001b8
    1c60:	00006744 	.word	0x00006744

00001c64 <__libc_init_array>:
    1c64:	4b0e      	ldr	r3, [pc, #56]	; (1ca0 <__libc_init_array+0x3c>)
    1c66:	b570      	push	{r4, r5, r6, lr}
    1c68:	2500      	movs	r5, #0
    1c6a:	001e      	movs	r6, r3
    1c6c:	4c0d      	ldr	r4, [pc, #52]	; (1ca4 <__libc_init_array+0x40>)
    1c6e:	1ae4      	subs	r4, r4, r3
    1c70:	10a4      	asrs	r4, r4, #2
    1c72:	42a5      	cmp	r5, r4
    1c74:	d004      	beq.n	1c80 <__libc_init_array+0x1c>
    1c76:	00ab      	lsls	r3, r5, #2
    1c78:	58f3      	ldr	r3, [r6, r3]
    1c7a:	4798      	blx	r3
    1c7c:	3501      	adds	r5, #1
    1c7e:	e7f8      	b.n	1c72 <__libc_init_array+0xe>
    1c80:	f004 fe86 	bl	6990 <_init>
    1c84:	4b08      	ldr	r3, [pc, #32]	; (1ca8 <__libc_init_array+0x44>)
    1c86:	2500      	movs	r5, #0
    1c88:	001e      	movs	r6, r3
    1c8a:	4c08      	ldr	r4, [pc, #32]	; (1cac <__libc_init_array+0x48>)
    1c8c:	1ae4      	subs	r4, r4, r3
    1c8e:	10a4      	asrs	r4, r4, #2
    1c90:	42a5      	cmp	r5, r4
    1c92:	d004      	beq.n	1c9e <__libc_init_array+0x3a>
    1c94:	00ab      	lsls	r3, r5, #2
    1c96:	58f3      	ldr	r3, [r6, r3]
    1c98:	4798      	blx	r3
    1c9a:	3501      	adds	r5, #1
    1c9c:	e7f8      	b.n	1c90 <__libc_init_array+0x2c>
    1c9e:	bd70      	pop	{r4, r5, r6, pc}
    1ca0:	0000699c 	.word	0x0000699c
    1ca4:	0000699c 	.word	0x0000699c
    1ca8:	0000699c 	.word	0x0000699c
    1cac:	000069a0 	.word	0x000069a0

00001cb0 <memcpy>:
    1cb0:	2300      	movs	r3, #0
    1cb2:	b510      	push	{r4, lr}
    1cb4:	429a      	cmp	r2, r3
    1cb6:	d003      	beq.n	1cc0 <memcpy+0x10>
    1cb8:	5ccc      	ldrb	r4, [r1, r3]
    1cba:	54c4      	strb	r4, [r0, r3]
    1cbc:	3301      	adds	r3, #1
    1cbe:	e7f9      	b.n	1cb4 <memcpy+0x4>
    1cc0:	bd10      	pop	{r4, pc}

00001cc2 <memset>:
    1cc2:	0003      	movs	r3, r0
    1cc4:	1882      	adds	r2, r0, r2
    1cc6:	4293      	cmp	r3, r2
    1cc8:	d002      	beq.n	1cd0 <memset+0xe>
    1cca:	7019      	strb	r1, [r3, #0]
    1ccc:	3301      	adds	r3, #1
    1cce:	e7fa      	b.n	1cc6 <memset+0x4>
    1cd0:	4770      	bx	lr

00001cd2 <__cvt>:
    1cd2:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cd4:	b08b      	sub	sp, #44	; 0x2c
    1cd6:	0014      	movs	r4, r2
    1cd8:	1e1d      	subs	r5, r3, #0
    1cda:	9912      	ldr	r1, [sp, #72]	; 0x48
    1cdc:	da06      	bge.n	1cec <__cvt+0x1a>
    1cde:	2480      	movs	r4, #128	; 0x80
    1ce0:	0624      	lsls	r4, r4, #24
    1ce2:	191b      	adds	r3, r3, r4
    1ce4:	001d      	movs	r5, r3
    1ce6:	0014      	movs	r4, r2
    1ce8:	232d      	movs	r3, #45	; 0x2d
    1cea:	e000      	b.n	1cee <__cvt+0x1c>
    1cec:	2300      	movs	r3, #0
    1cee:	700b      	strb	r3, [r1, #0]
    1cf0:	2320      	movs	r3, #32
    1cf2:	9e14      	ldr	r6, [sp, #80]	; 0x50
    1cf4:	2203      	movs	r2, #3
    1cf6:	439e      	bics	r6, r3
    1cf8:	2e46      	cmp	r6, #70	; 0x46
    1cfa:	d007      	beq.n	1d0c <__cvt+0x3a>
    1cfc:	0033      	movs	r3, r6
    1cfe:	3b45      	subs	r3, #69	; 0x45
    1d00:	4259      	negs	r1, r3
    1d02:	414b      	adcs	r3, r1
    1d04:	9910      	ldr	r1, [sp, #64]	; 0x40
    1d06:	3a01      	subs	r2, #1
    1d08:	18cb      	adds	r3, r1, r3
    1d0a:	9310      	str	r3, [sp, #64]	; 0x40
    1d0c:	ab09      	add	r3, sp, #36	; 0x24
    1d0e:	9304      	str	r3, [sp, #16]
    1d10:	ab08      	add	r3, sp, #32
    1d12:	9303      	str	r3, [sp, #12]
    1d14:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    1d16:	9200      	str	r2, [sp, #0]
    1d18:	9302      	str	r3, [sp, #8]
    1d1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    1d1c:	0022      	movs	r2, r4
    1d1e:	9301      	str	r3, [sp, #4]
    1d20:	002b      	movs	r3, r5
    1d22:	f000 fdaf 	bl	2884 <_dtoa_r>
    1d26:	0007      	movs	r7, r0
    1d28:	2e47      	cmp	r6, #71	; 0x47
    1d2a:	d102      	bne.n	1d32 <__cvt+0x60>
    1d2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    1d2e:	07db      	lsls	r3, r3, #31
    1d30:	d52d      	bpl.n	1d8e <__cvt+0xbc>
    1d32:	9b10      	ldr	r3, [sp, #64]	; 0x40
    1d34:	18fb      	adds	r3, r7, r3
    1d36:	9307      	str	r3, [sp, #28]
    1d38:	2e46      	cmp	r6, #70	; 0x46
    1d3a:	d114      	bne.n	1d66 <__cvt+0x94>
    1d3c:	783b      	ldrb	r3, [r7, #0]
    1d3e:	2b30      	cmp	r3, #48	; 0x30
    1d40:	d10c      	bne.n	1d5c <__cvt+0x8a>
    1d42:	2200      	movs	r2, #0
    1d44:	2300      	movs	r3, #0
    1d46:	0020      	movs	r0, r4
    1d48:	0029      	movs	r1, r5
    1d4a:	f002 fd6d 	bl	4828 <__aeabi_dcmpeq>
    1d4e:	2800      	cmp	r0, #0
    1d50:	d104      	bne.n	1d5c <__cvt+0x8a>
    1d52:	2301      	movs	r3, #1
    1d54:	9a10      	ldr	r2, [sp, #64]	; 0x40
    1d56:	1a9b      	subs	r3, r3, r2
    1d58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    1d5a:	6013      	str	r3, [r2, #0]
    1d5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    1d5e:	9a07      	ldr	r2, [sp, #28]
    1d60:	681b      	ldr	r3, [r3, #0]
    1d62:	18d3      	adds	r3, r2, r3
    1d64:	9307      	str	r3, [sp, #28]
    1d66:	2200      	movs	r2, #0
    1d68:	2300      	movs	r3, #0
    1d6a:	0020      	movs	r0, r4
    1d6c:	0029      	movs	r1, r5
    1d6e:	f002 fd5b 	bl	4828 <__aeabi_dcmpeq>
    1d72:	2230      	movs	r2, #48	; 0x30
    1d74:	2800      	cmp	r0, #0
    1d76:	d002      	beq.n	1d7e <__cvt+0xac>
    1d78:	9b07      	ldr	r3, [sp, #28]
    1d7a:	9309      	str	r3, [sp, #36]	; 0x24
    1d7c:	e007      	b.n	1d8e <__cvt+0xbc>
    1d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1d80:	9907      	ldr	r1, [sp, #28]
    1d82:	4299      	cmp	r1, r3
    1d84:	d903      	bls.n	1d8e <__cvt+0xbc>
    1d86:	1c59      	adds	r1, r3, #1
    1d88:	9109      	str	r1, [sp, #36]	; 0x24
    1d8a:	701a      	strb	r2, [r3, #0]
    1d8c:	e7f7      	b.n	1d7e <__cvt+0xac>
    1d8e:	0038      	movs	r0, r7
    1d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1d92:	9a15      	ldr	r2, [sp, #84]	; 0x54
    1d94:	1bdb      	subs	r3, r3, r7
    1d96:	6013      	str	r3, [r2, #0]
    1d98:	b00b      	add	sp, #44	; 0x2c
    1d9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001d9c <__exponent>:
    1d9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1d9e:	232b      	movs	r3, #43	; 0x2b
    1da0:	0007      	movs	r7, r0
    1da2:	000c      	movs	r4, r1
    1da4:	7002      	strb	r2, [r0, #0]
    1da6:	1c86      	adds	r6, r0, #2
    1da8:	2900      	cmp	r1, #0
    1daa:	da01      	bge.n	1db0 <__exponent+0x14>
    1dac:	232d      	movs	r3, #45	; 0x2d
    1dae:	424c      	negs	r4, r1
    1db0:	707b      	strb	r3, [r7, #1]
    1db2:	2c09      	cmp	r4, #9
    1db4:	dd1c      	ble.n	1df0 <__exponent+0x54>
    1db6:	466b      	mov	r3, sp
    1db8:	1ddd      	adds	r5, r3, #7
    1dba:	0020      	movs	r0, r4
    1dbc:	210a      	movs	r1, #10
    1dbe:	f002 fd1d 	bl	47fc <__aeabi_idivmod>
    1dc2:	3d01      	subs	r5, #1
    1dc4:	3130      	adds	r1, #48	; 0x30
    1dc6:	7029      	strb	r1, [r5, #0]
    1dc8:	0020      	movs	r0, r4
    1dca:	210a      	movs	r1, #10
    1dcc:	f002 fc30 	bl	4630 <__aeabi_idiv>
    1dd0:	1e04      	subs	r4, r0, #0
    1dd2:	2c09      	cmp	r4, #9
    1dd4:	dcf1      	bgt.n	1dba <__exponent+0x1e>
    1dd6:	3d01      	subs	r5, #1
    1dd8:	3430      	adds	r4, #48	; 0x30
    1dda:	702c      	strb	r4, [r5, #0]
    1ddc:	466b      	mov	r3, sp
    1dde:	3307      	adds	r3, #7
    1de0:	0030      	movs	r0, r6
    1de2:	42ab      	cmp	r3, r5
    1de4:	d909      	bls.n	1dfa <__exponent+0x5e>
    1de6:	782b      	ldrb	r3, [r5, #0]
    1de8:	3501      	adds	r5, #1
    1dea:	7033      	strb	r3, [r6, #0]
    1dec:	3601      	adds	r6, #1
    1dee:	e7f5      	b.n	1ddc <__exponent+0x40>
    1df0:	2330      	movs	r3, #48	; 0x30
    1df2:	18e4      	adds	r4, r4, r3
    1df4:	7033      	strb	r3, [r6, #0]
    1df6:	1cb0      	adds	r0, r6, #2
    1df8:	7074      	strb	r4, [r6, #1]
    1dfa:	1bc0      	subs	r0, r0, r7
    1dfc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00001e00 <_printf_float>:
    1e00:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e02:	b095      	sub	sp, #84	; 0x54
    1e04:	000c      	movs	r4, r1
    1e06:	920a      	str	r2, [sp, #40]	; 0x28
    1e08:	930b      	str	r3, [sp, #44]	; 0x2c
    1e0a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
    1e0c:	9009      	str	r0, [sp, #36]	; 0x24
    1e0e:	f001 fc87 	bl	3720 <_localeconv_r>
    1e12:	6803      	ldr	r3, [r0, #0]
    1e14:	0018      	movs	r0, r3
    1e16:	930d      	str	r3, [sp, #52]	; 0x34
    1e18:	f000 fca6 	bl	2768 <strlen>
    1e1c:	2300      	movs	r3, #0
    1e1e:	9312      	str	r3, [sp, #72]	; 0x48
    1e20:	6823      	ldr	r3, [r4, #0]
    1e22:	900e      	str	r0, [sp, #56]	; 0x38
    1e24:	930c      	str	r3, [sp, #48]	; 0x30
    1e26:	990c      	ldr	r1, [sp, #48]	; 0x30
    1e28:	7e27      	ldrb	r7, [r4, #24]
    1e2a:	682b      	ldr	r3, [r5, #0]
    1e2c:	2207      	movs	r2, #7
    1e2e:	05c9      	lsls	r1, r1, #23
    1e30:	d501      	bpl.n	1e36 <_printf_float+0x36>
    1e32:	189b      	adds	r3, r3, r2
    1e34:	e000      	b.n	1e38 <_printf_float+0x38>
    1e36:	3307      	adds	r3, #7
    1e38:	4393      	bics	r3, r2
    1e3a:	001a      	movs	r2, r3
    1e3c:	3208      	adds	r2, #8
    1e3e:	602a      	str	r2, [r5, #0]
    1e40:	681a      	ldr	r2, [r3, #0]
    1e42:	685b      	ldr	r3, [r3, #4]
    1e44:	64a2      	str	r2, [r4, #72]	; 0x48
    1e46:	64e3      	str	r3, [r4, #76]	; 0x4c
    1e48:	2201      	movs	r2, #1
    1e4a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
    1e4c:	6ca6      	ldr	r6, [r4, #72]	; 0x48
    1e4e:	006b      	lsls	r3, r5, #1
    1e50:	085b      	lsrs	r3, r3, #1
    1e52:	930f      	str	r3, [sp, #60]	; 0x3c
    1e54:	4252      	negs	r2, r2
    1e56:	4bc0      	ldr	r3, [pc, #768]	; (2158 <STACK_SIZE+0x158>)
    1e58:	0030      	movs	r0, r6
    1e5a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    1e5c:	f004 fa5c 	bl	6318 <__aeabi_dcmpun>
    1e60:	2800      	cmp	r0, #0
    1e62:	d119      	bne.n	1e98 <_printf_float+0x98>
    1e64:	2201      	movs	r2, #1
    1e66:	4bbc      	ldr	r3, [pc, #752]	; (2158 <STACK_SIZE+0x158>)
    1e68:	4252      	negs	r2, r2
    1e6a:	0030      	movs	r0, r6
    1e6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    1e6e:	f002 fceb 	bl	4848 <__aeabi_dcmple>
    1e72:	2800      	cmp	r0, #0
    1e74:	d110      	bne.n	1e98 <_printf_float+0x98>
    1e76:	2200      	movs	r2, #0
    1e78:	2300      	movs	r3, #0
    1e7a:	0030      	movs	r0, r6
    1e7c:	0029      	movs	r1, r5
    1e7e:	f002 fcd9 	bl	4834 <__aeabi_dcmplt>
    1e82:	2800      	cmp	r0, #0
    1e84:	d003      	beq.n	1e8e <_printf_float+0x8e>
    1e86:	0023      	movs	r3, r4
    1e88:	222d      	movs	r2, #45	; 0x2d
    1e8a:	3343      	adds	r3, #67	; 0x43
    1e8c:	701a      	strb	r2, [r3, #0]
    1e8e:	4db3      	ldr	r5, [pc, #716]	; (215c <STACK_SIZE+0x15c>)
    1e90:	2f47      	cmp	r7, #71	; 0x47
    1e92:	d80e      	bhi.n	1eb2 <_printf_float+0xb2>
    1e94:	4db2      	ldr	r5, [pc, #712]	; (2160 <STACK_SIZE+0x160>)
    1e96:	e00c      	b.n	1eb2 <_printf_float+0xb2>
    1e98:	0032      	movs	r2, r6
    1e9a:	002b      	movs	r3, r5
    1e9c:	0030      	movs	r0, r6
    1e9e:	0029      	movs	r1, r5
    1ea0:	f004 fa3a 	bl	6318 <__aeabi_dcmpun>
    1ea4:	2800      	cmp	r0, #0
    1ea6:	d100      	bne.n	1eaa <_printf_float+0xaa>
    1ea8:	e19a      	b.n	21e0 <STACK_SIZE+0x1e0>
    1eaa:	4dae      	ldr	r5, [pc, #696]	; (2164 <STACK_SIZE+0x164>)
    1eac:	2f47      	cmp	r7, #71	; 0x47
    1eae:	d800      	bhi.n	1eb2 <_printf_float+0xb2>
    1eb0:	4dad      	ldr	r5, [pc, #692]	; (2168 <STACK_SIZE+0x168>)
    1eb2:	2303      	movs	r3, #3
    1eb4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    1eb6:	6123      	str	r3, [r4, #16]
    1eb8:	3301      	adds	r3, #1
    1eba:	439a      	bics	r2, r3
    1ebc:	6022      	str	r2, [r4, #0]
    1ebe:	2600      	movs	r6, #0
    1ec0:	e042      	b.n	1f48 <_printf_float+0x148>
    1ec2:	2f67      	cmp	r7, #103	; 0x67
    1ec4:	d100      	bne.n	1ec8 <_printf_float+0xc8>
    1ec6:	e193      	b.n	21f0 <STACK_SIZE+0x1f0>
    1ec8:	2f47      	cmp	r7, #71	; 0x47
    1eca:	d100      	bne.n	1ece <_printf_float+0xce>
    1ecc:	e190      	b.n	21f0 <STACK_SIZE+0x1f0>
    1ece:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    1ed0:	2100      	movs	r1, #0
    1ed2:	4313      	orrs	r3, r2
    1ed4:	aa12      	add	r2, sp, #72	; 0x48
    1ed6:	9205      	str	r2, [sp, #20]
    1ed8:	aa11      	add	r2, sp, #68	; 0x44
    1eda:	9203      	str	r2, [sp, #12]
    1edc:	2223      	movs	r2, #35	; 0x23
    1ede:	6023      	str	r3, [r4, #0]
    1ee0:	9106      	str	r1, [sp, #24]
    1ee2:	9301      	str	r3, [sp, #4]
    1ee4:	a908      	add	r1, sp, #32
    1ee6:	6863      	ldr	r3, [r4, #4]
    1ee8:	1852      	adds	r2, r2, r1
    1eea:	9202      	str	r2, [sp, #8]
    1eec:	9300      	str	r3, [sp, #0]
    1eee:	0032      	movs	r2, r6
    1ef0:	002b      	movs	r3, r5
    1ef2:	9704      	str	r7, [sp, #16]
    1ef4:	9809      	ldr	r0, [sp, #36]	; 0x24
    1ef6:	f7ff feec 	bl	1cd2 <__cvt>
    1efa:	2320      	movs	r3, #32
    1efc:	003a      	movs	r2, r7
    1efe:	0005      	movs	r5, r0
    1f00:	439a      	bics	r2, r3
    1f02:	2a47      	cmp	r2, #71	; 0x47
    1f04:	d100      	bne.n	1f08 <_printf_float+0x108>
    1f06:	e18e      	b.n	2226 <STACK_SIZE+0x226>
    1f08:	9911      	ldr	r1, [sp, #68]	; 0x44
    1f0a:	2f65      	cmp	r7, #101	; 0x65
    1f0c:	d900      	bls.n	1f10 <_printf_float+0x110>
    1f0e:	e196      	b.n	223e <STACK_SIZE+0x23e>
    1f10:	0020      	movs	r0, r4
    1f12:	3901      	subs	r1, #1
    1f14:	003a      	movs	r2, r7
    1f16:	3050      	adds	r0, #80	; 0x50
    1f18:	9111      	str	r1, [sp, #68]	; 0x44
    1f1a:	f7ff ff3f 	bl	1d9c <__exponent>
    1f1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
    1f20:	0006      	movs	r6, r0
    1f22:	1883      	adds	r3, r0, r2
    1f24:	6123      	str	r3, [r4, #16]
    1f26:	2a01      	cmp	r2, #1
    1f28:	dd00      	ble.n	1f2c <_printf_float+0x12c>
    1f2a:	e185      	b.n	2238 <STACK_SIZE+0x238>
    1f2c:	6822      	ldr	r2, [r4, #0]
    1f2e:	07d2      	lsls	r2, r2, #31
    1f30:	d500      	bpl.n	1f34 <_printf_float+0x134>
    1f32:	e181      	b.n	2238 <STACK_SIZE+0x238>
    1f34:	2323      	movs	r3, #35	; 0x23
    1f36:	aa08      	add	r2, sp, #32
    1f38:	189b      	adds	r3, r3, r2
    1f3a:	781b      	ldrb	r3, [r3, #0]
    1f3c:	2b00      	cmp	r3, #0
    1f3e:	d003      	beq.n	1f48 <_printf_float+0x148>
    1f40:	0023      	movs	r3, r4
    1f42:	222d      	movs	r2, #45	; 0x2d
    1f44:	3343      	adds	r3, #67	; 0x43
    1f46:	701a      	strb	r2, [r3, #0]
    1f48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1f4a:	aa13      	add	r2, sp, #76	; 0x4c
    1f4c:	9300      	str	r3, [sp, #0]
    1f4e:	0021      	movs	r1, r4
    1f50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1f52:	9809      	ldr	r0, [sp, #36]	; 0x24
    1f54:	f000 f9a4 	bl	22a0 <_printf_common>
    1f58:	1c43      	adds	r3, r0, #1
    1f5a:	d102      	bne.n	1f62 <_printf_float+0x162>
    1f5c:	2001      	movs	r0, #1
    1f5e:	4240      	negs	r0, r0
    1f60:	e19b      	b.n	229a <STACK_SIZE+0x29a>
    1f62:	6822      	ldr	r2, [r4, #0]
    1f64:	0553      	lsls	r3, r2, #21
    1f66:	d401      	bmi.n	1f6c <_printf_float+0x16c>
    1f68:	6923      	ldr	r3, [r4, #16]
    1f6a:	e064      	b.n	2036 <STACK_SIZE+0x36>
    1f6c:	2f65      	cmp	r7, #101	; 0x65
    1f6e:	d800      	bhi.n	1f72 <_printf_float+0x172>
    1f70:	e0cc      	b.n	210c <STACK_SIZE+0x10c>
    1f72:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    1f74:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    1f76:	2200      	movs	r2, #0
    1f78:	2300      	movs	r3, #0
    1f7a:	f002 fc55 	bl	4828 <__aeabi_dcmpeq>
    1f7e:	2800      	cmp	r0, #0
    1f80:	d02c      	beq.n	1fdc <_printf_float+0x1dc>
    1f82:	2301      	movs	r3, #1
    1f84:	4a79      	ldr	r2, [pc, #484]	; (216c <STACK_SIZE+0x16c>)
    1f86:	990a      	ldr	r1, [sp, #40]	; 0x28
    1f88:	9809      	ldr	r0, [sp, #36]	; 0x24
    1f8a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    1f8c:	47a8      	blx	r5
    1f8e:	1c43      	adds	r3, r0, #1
    1f90:	d0e4      	beq.n	1f5c <_printf_float+0x15c>
    1f92:	9b11      	ldr	r3, [sp, #68]	; 0x44
    1f94:	9a12      	ldr	r2, [sp, #72]	; 0x48
    1f96:	4293      	cmp	r3, r2
    1f98:	db08      	blt.n	1fac <_printf_float+0x1ac>
    1f9a:	6823      	ldr	r3, [r4, #0]
    1f9c:	07db      	lsls	r3, r3, #31
    1f9e:	d405      	bmi.n	1fac <_printf_float+0x1ac>
    1fa0:	6823      	ldr	r3, [r4, #0]
    1fa2:	2500      	movs	r5, #0
    1fa4:	079b      	lsls	r3, r3, #30
    1fa6:	d500      	bpl.n	1faa <_printf_float+0x1aa>
    1fa8:	e10f      	b.n	21ca <STACK_SIZE+0x1ca>
    1faa:	e113      	b.n	21d4 <STACK_SIZE+0x1d4>
    1fac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    1fae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    1fb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    1fb2:	990a      	ldr	r1, [sp, #40]	; 0x28
    1fb4:	9809      	ldr	r0, [sp, #36]	; 0x24
    1fb6:	47a8      	blx	r5
    1fb8:	2500      	movs	r5, #0
    1fba:	1c43      	adds	r3, r0, #1
    1fbc:	d0ce      	beq.n	1f5c <_printf_float+0x15c>
    1fbe:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1fc0:	3b01      	subs	r3, #1
    1fc2:	429d      	cmp	r5, r3
    1fc4:	daec      	bge.n	1fa0 <_printf_float+0x1a0>
    1fc6:	0022      	movs	r2, r4
    1fc8:	2301      	movs	r3, #1
    1fca:	321a      	adds	r2, #26
    1fcc:	990a      	ldr	r1, [sp, #40]	; 0x28
    1fce:	9809      	ldr	r0, [sp, #36]	; 0x24
    1fd0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    1fd2:	47b0      	blx	r6
    1fd4:	1c43      	adds	r3, r0, #1
    1fd6:	d0c1      	beq.n	1f5c <_printf_float+0x15c>
    1fd8:	3501      	adds	r5, #1
    1fda:	e7f0      	b.n	1fbe <_printf_float+0x1be>
    1fdc:	9b11      	ldr	r3, [sp, #68]	; 0x44
    1fde:	2b00      	cmp	r3, #0
    1fe0:	dc2b      	bgt.n	203a <STACK_SIZE+0x3a>
    1fe2:	2301      	movs	r3, #1
    1fe4:	4a61      	ldr	r2, [pc, #388]	; (216c <STACK_SIZE+0x16c>)
    1fe6:	990a      	ldr	r1, [sp, #40]	; 0x28
    1fe8:	9809      	ldr	r0, [sp, #36]	; 0x24
    1fea:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    1fec:	47b0      	blx	r6
    1fee:	1c43      	adds	r3, r0, #1
    1ff0:	d0b4      	beq.n	1f5c <_printf_float+0x15c>
    1ff2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    1ff4:	2b00      	cmp	r3, #0
    1ff6:	d105      	bne.n	2004 <STACK_SIZE+0x4>
    1ff8:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1ffa:	2b00      	cmp	r3, #0
    1ffc:	d102      	bne.n	2004 <STACK_SIZE+0x4>
    1ffe:	6823      	ldr	r3, [r4, #0]
    2000:	07db      	lsls	r3, r3, #31
    2002:	d5cd      	bpl.n	1fa0 <_printf_float+0x1a0>
    2004:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    2006:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2008:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    200a:	990a      	ldr	r1, [sp, #40]	; 0x28
    200c:	9809      	ldr	r0, [sp, #36]	; 0x24
    200e:	47b0      	blx	r6
    2010:	2600      	movs	r6, #0
    2012:	1c43      	adds	r3, r0, #1
    2014:	d0a2      	beq.n	1f5c <_printf_float+0x15c>
    2016:	9b11      	ldr	r3, [sp, #68]	; 0x44
    2018:	425b      	negs	r3, r3
    201a:	429e      	cmp	r6, r3
    201c:	da0a      	bge.n	2034 <STACK_SIZE+0x34>
    201e:	0022      	movs	r2, r4
    2020:	2301      	movs	r3, #1
    2022:	321a      	adds	r2, #26
    2024:	990a      	ldr	r1, [sp, #40]	; 0x28
    2026:	9809      	ldr	r0, [sp, #36]	; 0x24
    2028:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    202a:	47b8      	blx	r7
    202c:	1c43      	adds	r3, r0, #1
    202e:	d095      	beq.n	1f5c <_printf_float+0x15c>
    2030:	3601      	adds	r6, #1
    2032:	e7f0      	b.n	2016 <STACK_SIZE+0x16>
    2034:	9b12      	ldr	r3, [sp, #72]	; 0x48
    2036:	002a      	movs	r2, r5
    2038:	e0ac      	b.n	2194 <STACK_SIZE+0x194>
    203a:	6da3      	ldr	r3, [r4, #88]	; 0x58
    203c:	9e12      	ldr	r6, [sp, #72]	; 0x48
    203e:	429e      	cmp	r6, r3
    2040:	dd00      	ble.n	2044 <STACK_SIZE+0x44>
    2042:	001e      	movs	r6, r3
    2044:	2e00      	cmp	r6, #0
    2046:	dc05      	bgt.n	2054 <STACK_SIZE+0x54>
    2048:	2300      	movs	r3, #0
    204a:	930c      	str	r3, [sp, #48]	; 0x30
    204c:	43f3      	mvns	r3, r6
    204e:	17db      	asrs	r3, r3, #31
    2050:	930f      	str	r3, [sp, #60]	; 0x3c
    2052:	e015      	b.n	2080 <STACK_SIZE+0x80>
    2054:	0033      	movs	r3, r6
    2056:	002a      	movs	r2, r5
    2058:	990a      	ldr	r1, [sp, #40]	; 0x28
    205a:	9809      	ldr	r0, [sp, #36]	; 0x24
    205c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    205e:	47b8      	blx	r7
    2060:	1c43      	adds	r3, r0, #1
    2062:	d1f1      	bne.n	2048 <STACK_SIZE+0x48>
    2064:	e77a      	b.n	1f5c <_printf_float+0x15c>
    2066:	0022      	movs	r2, r4
    2068:	2301      	movs	r3, #1
    206a:	321a      	adds	r2, #26
    206c:	990a      	ldr	r1, [sp, #40]	; 0x28
    206e:	9809      	ldr	r0, [sp, #36]	; 0x24
    2070:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2072:	47b8      	blx	r7
    2074:	1c43      	adds	r3, r0, #1
    2076:	d100      	bne.n	207a <STACK_SIZE+0x7a>
    2078:	e770      	b.n	1f5c <_printf_float+0x15c>
    207a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    207c:	3301      	adds	r3, #1
    207e:	930c      	str	r3, [sp, #48]	; 0x30
    2080:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    2082:	6da2      	ldr	r2, [r4, #88]	; 0x58
    2084:	990c      	ldr	r1, [sp, #48]	; 0x30
    2086:	4033      	ands	r3, r6
    2088:	1ad3      	subs	r3, r2, r3
    208a:	4299      	cmp	r1, r3
    208c:	dbeb      	blt.n	2066 <STACK_SIZE+0x66>
    208e:	18ae      	adds	r6, r5, r2
    2090:	9b11      	ldr	r3, [sp, #68]	; 0x44
    2092:	9a12      	ldr	r2, [sp, #72]	; 0x48
    2094:	4293      	cmp	r3, r2
    2096:	db0d      	blt.n	20b4 <STACK_SIZE+0xb4>
    2098:	6823      	ldr	r3, [r4, #0]
    209a:	07db      	lsls	r3, r3, #31
    209c:	d40a      	bmi.n	20b4 <STACK_SIZE+0xb4>
    209e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    20a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    20a2:	18ed      	adds	r5, r5, r3
    20a4:	1bad      	subs	r5, r5, r6
    20a6:	1a9b      	subs	r3, r3, r2
    20a8:	429d      	cmp	r5, r3
    20aa:	dd00      	ble.n	20ae <STACK_SIZE+0xae>
    20ac:	001d      	movs	r5, r3
    20ae:	2d00      	cmp	r5, #0
    20b0:	dc09      	bgt.n	20c6 <STACK_SIZE+0xc6>
    20b2:	e011      	b.n	20d8 <STACK_SIZE+0xd8>
    20b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    20b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    20b8:	990a      	ldr	r1, [sp, #40]	; 0x28
    20ba:	9809      	ldr	r0, [sp, #36]	; 0x24
    20bc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    20be:	47b8      	blx	r7
    20c0:	1c43      	adds	r3, r0, #1
    20c2:	d1ec      	bne.n	209e <STACK_SIZE+0x9e>
    20c4:	e74a      	b.n	1f5c <_printf_float+0x15c>
    20c6:	002b      	movs	r3, r5
    20c8:	0032      	movs	r2, r6
    20ca:	990a      	ldr	r1, [sp, #40]	; 0x28
    20cc:	9809      	ldr	r0, [sp, #36]	; 0x24
    20ce:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    20d0:	47b0      	blx	r6
    20d2:	1c43      	adds	r3, r0, #1
    20d4:	d100      	bne.n	20d8 <STACK_SIZE+0xd8>
    20d6:	e741      	b.n	1f5c <_printf_float+0x15c>
    20d8:	43ef      	mvns	r7, r5
    20da:	17fb      	asrs	r3, r7, #31
    20dc:	2600      	movs	r6, #0
    20de:	930c      	str	r3, [sp, #48]	; 0x30
    20e0:	e00a      	b.n	20f8 <STACK_SIZE+0xf8>
    20e2:	0022      	movs	r2, r4
    20e4:	2301      	movs	r3, #1
    20e6:	321a      	adds	r2, #26
    20e8:	990a      	ldr	r1, [sp, #40]	; 0x28
    20ea:	9809      	ldr	r0, [sp, #36]	; 0x24
    20ec:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    20ee:	47b8      	blx	r7
    20f0:	1c43      	adds	r3, r0, #1
    20f2:	d100      	bne.n	20f6 <STACK_SIZE+0xf6>
    20f4:	e732      	b.n	1f5c <_printf_float+0x15c>
    20f6:	3601      	adds	r6, #1
    20f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    20fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
    20fc:	990c      	ldr	r1, [sp, #48]	; 0x30
    20fe:	1a9b      	subs	r3, r3, r2
    2100:	002a      	movs	r2, r5
    2102:	400a      	ands	r2, r1
    2104:	1a9b      	subs	r3, r3, r2
    2106:	429e      	cmp	r6, r3
    2108:	dbeb      	blt.n	20e2 <STACK_SIZE+0xe2>
    210a:	e749      	b.n	1fa0 <_printf_float+0x1a0>
    210c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    210e:	2b01      	cmp	r3, #1
    2110:	dc02      	bgt.n	2118 <STACK_SIZE+0x118>
    2112:	2301      	movs	r3, #1
    2114:	421a      	tst	r2, r3
    2116:	d045      	beq.n	21a4 <STACK_SIZE+0x1a4>
    2118:	2301      	movs	r3, #1
    211a:	002a      	movs	r2, r5
    211c:	990a      	ldr	r1, [sp, #40]	; 0x28
    211e:	9809      	ldr	r0, [sp, #36]	; 0x24
    2120:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2122:	47b8      	blx	r7
    2124:	1c43      	adds	r3, r0, #1
    2126:	d100      	bne.n	212a <STACK_SIZE+0x12a>
    2128:	e718      	b.n	1f5c <_printf_float+0x15c>
    212a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    212c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    212e:	990a      	ldr	r1, [sp, #40]	; 0x28
    2130:	9809      	ldr	r0, [sp, #36]	; 0x24
    2132:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2134:	47b8      	blx	r7
    2136:	1c43      	adds	r3, r0, #1
    2138:	d100      	bne.n	213c <STACK_SIZE+0x13c>
    213a:	e70f      	b.n	1f5c <_printf_float+0x15c>
    213c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    213e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    2140:	2200      	movs	r2, #0
    2142:	2300      	movs	r3, #0
    2144:	f002 fb70 	bl	4828 <__aeabi_dcmpeq>
    2148:	2800      	cmp	r0, #0
    214a:	d001      	beq.n	2150 <STACK_SIZE+0x150>
    214c:	2500      	movs	r5, #0
    214e:	e01a      	b.n	2186 <STACK_SIZE+0x186>
    2150:	9b12      	ldr	r3, [sp, #72]	; 0x48
    2152:	1c6a      	adds	r2, r5, #1
    2154:	3b01      	subs	r3, #1
    2156:	e026      	b.n	21a6 <STACK_SIZE+0x1a6>
    2158:	7fefffff 	.word	0x7fefffff
    215c:	00006758 	.word	0x00006758
    2160:	00006754 	.word	0x00006754
    2164:	00006760 	.word	0x00006760
    2168:	0000675c 	.word	0x0000675c
    216c:	00006764 	.word	0x00006764
    2170:	0022      	movs	r2, r4
    2172:	2301      	movs	r3, #1
    2174:	321a      	adds	r2, #26
    2176:	990a      	ldr	r1, [sp, #40]	; 0x28
    2178:	9809      	ldr	r0, [sp, #36]	; 0x24
    217a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    217c:	47b8      	blx	r7
    217e:	1c43      	adds	r3, r0, #1
    2180:	d100      	bne.n	2184 <STACK_SIZE+0x184>
    2182:	e6eb      	b.n	1f5c <_printf_float+0x15c>
    2184:	3501      	adds	r5, #1
    2186:	9b12      	ldr	r3, [sp, #72]	; 0x48
    2188:	3b01      	subs	r3, #1
    218a:	429d      	cmp	r5, r3
    218c:	dbf0      	blt.n	2170 <STACK_SIZE+0x170>
    218e:	0022      	movs	r2, r4
    2190:	0033      	movs	r3, r6
    2192:	3250      	adds	r2, #80	; 0x50
    2194:	990a      	ldr	r1, [sp, #40]	; 0x28
    2196:	9809      	ldr	r0, [sp, #36]	; 0x24
    2198:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    219a:	47a8      	blx	r5
    219c:	1c43      	adds	r3, r0, #1
    219e:	d000      	beq.n	21a2 <STACK_SIZE+0x1a2>
    21a0:	e6fe      	b.n	1fa0 <_printf_float+0x1a0>
    21a2:	e6db      	b.n	1f5c <_printf_float+0x15c>
    21a4:	002a      	movs	r2, r5
    21a6:	990a      	ldr	r1, [sp, #40]	; 0x28
    21a8:	9809      	ldr	r0, [sp, #36]	; 0x24
    21aa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    21ac:	47a8      	blx	r5
    21ae:	1c43      	adds	r3, r0, #1
    21b0:	d1ed      	bne.n	218e <STACK_SIZE+0x18e>
    21b2:	e6d3      	b.n	1f5c <_printf_float+0x15c>
    21b4:	0022      	movs	r2, r4
    21b6:	2301      	movs	r3, #1
    21b8:	3219      	adds	r2, #25
    21ba:	990a      	ldr	r1, [sp, #40]	; 0x28
    21bc:	9809      	ldr	r0, [sp, #36]	; 0x24
    21be:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    21c0:	47b0      	blx	r6
    21c2:	1c43      	adds	r3, r0, #1
    21c4:	d100      	bne.n	21c8 <STACK_SIZE+0x1c8>
    21c6:	e6c9      	b.n	1f5c <_printf_float+0x15c>
    21c8:	3501      	adds	r5, #1
    21ca:	68e3      	ldr	r3, [r4, #12]
    21cc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    21ce:	1a9b      	subs	r3, r3, r2
    21d0:	429d      	cmp	r5, r3
    21d2:	dbef      	blt.n	21b4 <STACK_SIZE+0x1b4>
    21d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    21d6:	68e0      	ldr	r0, [r4, #12]
    21d8:	4298      	cmp	r0, r3
    21da:	da5e      	bge.n	229a <STACK_SIZE+0x29a>
    21dc:	0018      	movs	r0, r3
    21de:	e05c      	b.n	229a <STACK_SIZE+0x29a>
    21e0:	2380      	movs	r3, #128	; 0x80
    21e2:	6862      	ldr	r2, [r4, #4]
    21e4:	00db      	lsls	r3, r3, #3
    21e6:	1c51      	adds	r1, r2, #1
    21e8:	d000      	beq.n	21ec <STACK_SIZE+0x1ec>
    21ea:	e66a      	b.n	1ec2 <_printf_float+0xc2>
    21ec:	3207      	adds	r2, #7
    21ee:	e002      	b.n	21f6 <STACK_SIZE+0x1f6>
    21f0:	2a00      	cmp	r2, #0
    21f2:	d102      	bne.n	21fa <STACK_SIZE+0x1fa>
    21f4:	2201      	movs	r2, #1
    21f6:	6062      	str	r2, [r4, #4]
    21f8:	e669      	b.n	1ece <_printf_float+0xce>
    21fa:	990c      	ldr	r1, [sp, #48]	; 0x30
    21fc:	a808      	add	r0, sp, #32
    21fe:	430b      	orrs	r3, r1
    2200:	2100      	movs	r1, #0
    2202:	9106      	str	r1, [sp, #24]
    2204:	a912      	add	r1, sp, #72	; 0x48
    2206:	9105      	str	r1, [sp, #20]
    2208:	a911      	add	r1, sp, #68	; 0x44
    220a:	9103      	str	r1, [sp, #12]
    220c:	2123      	movs	r1, #35	; 0x23
    220e:	1809      	adds	r1, r1, r0
    2210:	6023      	str	r3, [r4, #0]
    2212:	9301      	str	r3, [sp, #4]
    2214:	9200      	str	r2, [sp, #0]
    2216:	002b      	movs	r3, r5
    2218:	9704      	str	r7, [sp, #16]
    221a:	9102      	str	r1, [sp, #8]
    221c:	0032      	movs	r2, r6
    221e:	9809      	ldr	r0, [sp, #36]	; 0x24
    2220:	f7ff fd57 	bl	1cd2 <__cvt>
    2224:	0005      	movs	r5, r0
    2226:	9b11      	ldr	r3, [sp, #68]	; 0x44
    2228:	1cda      	adds	r2, r3, #3
    222a:	db02      	blt.n	2232 <STACK_SIZE+0x232>
    222c:	6862      	ldr	r2, [r4, #4]
    222e:	4293      	cmp	r3, r2
    2230:	dd1c      	ble.n	226c <STACK_SIZE+0x26c>
    2232:	3f02      	subs	r7, #2
    2234:	b2ff      	uxtb	r7, r7
    2236:	e667      	b.n	1f08 <_printf_float+0x108>
    2238:	3301      	adds	r3, #1
    223a:	6123      	str	r3, [r4, #16]
    223c:	e67a      	b.n	1f34 <_printf_float+0x134>
    223e:	2f66      	cmp	r7, #102	; 0x66
    2240:	d115      	bne.n	226e <STACK_SIZE+0x26e>
    2242:	6863      	ldr	r3, [r4, #4]
    2244:	2900      	cmp	r1, #0
    2246:	dd09      	ble.n	225c <STACK_SIZE+0x25c>
    2248:	6121      	str	r1, [r4, #16]
    224a:	2b00      	cmp	r3, #0
    224c:	d102      	bne.n	2254 <STACK_SIZE+0x254>
    224e:	6822      	ldr	r2, [r4, #0]
    2250:	07d2      	lsls	r2, r2, #31
    2252:	d51e      	bpl.n	2292 <STACK_SIZE+0x292>
    2254:	3301      	adds	r3, #1
    2256:	1859      	adds	r1, r3, r1
    2258:	6121      	str	r1, [r4, #16]
    225a:	e01a      	b.n	2292 <STACK_SIZE+0x292>
    225c:	2b00      	cmp	r3, #0
    225e:	d103      	bne.n	2268 <STACK_SIZE+0x268>
    2260:	2201      	movs	r2, #1
    2262:	6821      	ldr	r1, [r4, #0]
    2264:	4211      	tst	r1, r2
    2266:	d013      	beq.n	2290 <STACK_SIZE+0x290>
    2268:	1c9a      	adds	r2, r3, #2
    226a:	e011      	b.n	2290 <STACK_SIZE+0x290>
    226c:	2767      	movs	r7, #103	; 0x67
    226e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    2270:	9a12      	ldr	r2, [sp, #72]	; 0x48
    2272:	4293      	cmp	r3, r2
    2274:	db06      	blt.n	2284 <STACK_SIZE+0x284>
    2276:	6822      	ldr	r2, [r4, #0]
    2278:	6123      	str	r3, [r4, #16]
    227a:	07d2      	lsls	r2, r2, #31
    227c:	d509      	bpl.n	2292 <STACK_SIZE+0x292>
    227e:	3301      	adds	r3, #1
    2280:	6123      	str	r3, [r4, #16]
    2282:	e006      	b.n	2292 <STACK_SIZE+0x292>
    2284:	2101      	movs	r1, #1
    2286:	2b00      	cmp	r3, #0
    2288:	dc01      	bgt.n	228e <STACK_SIZE+0x28e>
    228a:	1849      	adds	r1, r1, r1
    228c:	1ac9      	subs	r1, r1, r3
    228e:	188a      	adds	r2, r1, r2
    2290:	6122      	str	r2, [r4, #16]
    2292:	9b11      	ldr	r3, [sp, #68]	; 0x44
    2294:	2600      	movs	r6, #0
    2296:	65a3      	str	r3, [r4, #88]	; 0x58
    2298:	e64c      	b.n	1f34 <_printf_float+0x134>
    229a:	b015      	add	sp, #84	; 0x54
    229c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    229e:	46c0      	nop			; (mov r8, r8)

000022a0 <_printf_common>:
    22a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    22a2:	0017      	movs	r7, r2
    22a4:	9301      	str	r3, [sp, #4]
    22a6:	688a      	ldr	r2, [r1, #8]
    22a8:	690b      	ldr	r3, [r1, #16]
    22aa:	9000      	str	r0, [sp, #0]
    22ac:	000c      	movs	r4, r1
    22ae:	4293      	cmp	r3, r2
    22b0:	da00      	bge.n	22b4 <_printf_common+0x14>
    22b2:	0013      	movs	r3, r2
    22b4:	0022      	movs	r2, r4
    22b6:	603b      	str	r3, [r7, #0]
    22b8:	3243      	adds	r2, #67	; 0x43
    22ba:	7812      	ldrb	r2, [r2, #0]
    22bc:	2a00      	cmp	r2, #0
    22be:	d001      	beq.n	22c4 <_printf_common+0x24>
    22c0:	3301      	adds	r3, #1
    22c2:	603b      	str	r3, [r7, #0]
    22c4:	6823      	ldr	r3, [r4, #0]
    22c6:	069b      	lsls	r3, r3, #26
    22c8:	d502      	bpl.n	22d0 <_printf_common+0x30>
    22ca:	683b      	ldr	r3, [r7, #0]
    22cc:	3302      	adds	r3, #2
    22ce:	603b      	str	r3, [r7, #0]
    22d0:	2506      	movs	r5, #6
    22d2:	6823      	ldr	r3, [r4, #0]
    22d4:	401d      	ands	r5, r3
    22d6:	d01e      	beq.n	2316 <_printf_common+0x76>
    22d8:	0023      	movs	r3, r4
    22da:	3343      	adds	r3, #67	; 0x43
    22dc:	781b      	ldrb	r3, [r3, #0]
    22de:	1e5a      	subs	r2, r3, #1
    22e0:	4193      	sbcs	r3, r2
    22e2:	6822      	ldr	r2, [r4, #0]
    22e4:	0692      	lsls	r2, r2, #26
    22e6:	d51c      	bpl.n	2322 <_printf_common+0x82>
    22e8:	2030      	movs	r0, #48	; 0x30
    22ea:	18e1      	adds	r1, r4, r3
    22ec:	3143      	adds	r1, #67	; 0x43
    22ee:	7008      	strb	r0, [r1, #0]
    22f0:	0021      	movs	r1, r4
    22f2:	1c5a      	adds	r2, r3, #1
    22f4:	3145      	adds	r1, #69	; 0x45
    22f6:	7809      	ldrb	r1, [r1, #0]
    22f8:	18a2      	adds	r2, r4, r2
    22fa:	3243      	adds	r2, #67	; 0x43
    22fc:	3302      	adds	r3, #2
    22fe:	7011      	strb	r1, [r2, #0]
    2300:	e00f      	b.n	2322 <_printf_common+0x82>
    2302:	0022      	movs	r2, r4
    2304:	2301      	movs	r3, #1
    2306:	3219      	adds	r2, #25
    2308:	9901      	ldr	r1, [sp, #4]
    230a:	9800      	ldr	r0, [sp, #0]
    230c:	9e08      	ldr	r6, [sp, #32]
    230e:	47b0      	blx	r6
    2310:	1c43      	adds	r3, r0, #1
    2312:	d00e      	beq.n	2332 <_printf_common+0x92>
    2314:	3501      	adds	r5, #1
    2316:	68e3      	ldr	r3, [r4, #12]
    2318:	683a      	ldr	r2, [r7, #0]
    231a:	1a9b      	subs	r3, r3, r2
    231c:	429d      	cmp	r5, r3
    231e:	dbf0      	blt.n	2302 <_printf_common+0x62>
    2320:	e7da      	b.n	22d8 <_printf_common+0x38>
    2322:	0022      	movs	r2, r4
    2324:	9901      	ldr	r1, [sp, #4]
    2326:	3243      	adds	r2, #67	; 0x43
    2328:	9800      	ldr	r0, [sp, #0]
    232a:	9d08      	ldr	r5, [sp, #32]
    232c:	47a8      	blx	r5
    232e:	1c43      	adds	r3, r0, #1
    2330:	d102      	bne.n	2338 <_printf_common+0x98>
    2332:	2001      	movs	r0, #1
    2334:	4240      	negs	r0, r0
    2336:	e020      	b.n	237a <_printf_common+0xda>
    2338:	2306      	movs	r3, #6
    233a:	6820      	ldr	r0, [r4, #0]
    233c:	68e1      	ldr	r1, [r4, #12]
    233e:	683a      	ldr	r2, [r7, #0]
    2340:	4003      	ands	r3, r0
    2342:	2500      	movs	r5, #0
    2344:	2b04      	cmp	r3, #4
    2346:	d103      	bne.n	2350 <_printf_common+0xb0>
    2348:	1a8d      	subs	r5, r1, r2
    234a:	43eb      	mvns	r3, r5
    234c:	17db      	asrs	r3, r3, #31
    234e:	401d      	ands	r5, r3
    2350:	68a3      	ldr	r3, [r4, #8]
    2352:	6922      	ldr	r2, [r4, #16]
    2354:	4293      	cmp	r3, r2
    2356:	dd01      	ble.n	235c <_printf_common+0xbc>
    2358:	1a9b      	subs	r3, r3, r2
    235a:	18ed      	adds	r5, r5, r3
    235c:	2700      	movs	r7, #0
    235e:	42bd      	cmp	r5, r7
    2360:	d00a      	beq.n	2378 <_printf_common+0xd8>
    2362:	0022      	movs	r2, r4
    2364:	2301      	movs	r3, #1
    2366:	321a      	adds	r2, #26
    2368:	9901      	ldr	r1, [sp, #4]
    236a:	9800      	ldr	r0, [sp, #0]
    236c:	9e08      	ldr	r6, [sp, #32]
    236e:	47b0      	blx	r6
    2370:	1c43      	adds	r3, r0, #1
    2372:	d0de      	beq.n	2332 <_printf_common+0x92>
    2374:	3701      	adds	r7, #1
    2376:	e7f2      	b.n	235e <_printf_common+0xbe>
    2378:	2000      	movs	r0, #0
    237a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000237c <_printf_i>:
    237c:	b5f0      	push	{r4, r5, r6, r7, lr}
    237e:	b08b      	sub	sp, #44	; 0x2c
    2380:	9206      	str	r2, [sp, #24]
    2382:	000a      	movs	r2, r1
    2384:	3243      	adds	r2, #67	; 0x43
    2386:	9307      	str	r3, [sp, #28]
    2388:	9005      	str	r0, [sp, #20]
    238a:	9204      	str	r2, [sp, #16]
    238c:	7e0a      	ldrb	r2, [r1, #24]
    238e:	000c      	movs	r4, r1
    2390:	9b10      	ldr	r3, [sp, #64]	; 0x40
    2392:	2a6e      	cmp	r2, #110	; 0x6e
    2394:	d100      	bne.n	2398 <_printf_i+0x1c>
    2396:	e0ab      	b.n	24f0 <_printf_i+0x174>
    2398:	d811      	bhi.n	23be <_printf_i+0x42>
    239a:	2a63      	cmp	r2, #99	; 0x63
    239c:	d022      	beq.n	23e4 <_printf_i+0x68>
    239e:	d809      	bhi.n	23b4 <_printf_i+0x38>
    23a0:	2a00      	cmp	r2, #0
    23a2:	d100      	bne.n	23a6 <_printf_i+0x2a>
    23a4:	e0b5      	b.n	2512 <_printf_i+0x196>
    23a6:	2a58      	cmp	r2, #88	; 0x58
    23a8:	d000      	beq.n	23ac <_printf_i+0x30>
    23aa:	e0c5      	b.n	2538 <_printf_i+0x1bc>
    23ac:	3145      	adds	r1, #69	; 0x45
    23ae:	700a      	strb	r2, [r1, #0]
    23b0:	4a81      	ldr	r2, [pc, #516]	; (25b8 <_printf_i+0x23c>)
    23b2:	e04f      	b.n	2454 <_printf_i+0xd8>
    23b4:	2a64      	cmp	r2, #100	; 0x64
    23b6:	d01d      	beq.n	23f4 <_printf_i+0x78>
    23b8:	2a69      	cmp	r2, #105	; 0x69
    23ba:	d01b      	beq.n	23f4 <_printf_i+0x78>
    23bc:	e0bc      	b.n	2538 <_printf_i+0x1bc>
    23be:	2a73      	cmp	r2, #115	; 0x73
    23c0:	d100      	bne.n	23c4 <_printf_i+0x48>
    23c2:	e0aa      	b.n	251a <_printf_i+0x19e>
    23c4:	d809      	bhi.n	23da <_printf_i+0x5e>
    23c6:	2a6f      	cmp	r2, #111	; 0x6f
    23c8:	d029      	beq.n	241e <_printf_i+0xa2>
    23ca:	2a70      	cmp	r2, #112	; 0x70
    23cc:	d000      	beq.n	23d0 <_printf_i+0x54>
    23ce:	e0b3      	b.n	2538 <_printf_i+0x1bc>
    23d0:	2220      	movs	r2, #32
    23d2:	6809      	ldr	r1, [r1, #0]
    23d4:	430a      	orrs	r2, r1
    23d6:	6022      	str	r2, [r4, #0]
    23d8:	e037      	b.n	244a <_printf_i+0xce>
    23da:	2a75      	cmp	r2, #117	; 0x75
    23dc:	d01f      	beq.n	241e <_printf_i+0xa2>
    23de:	2a78      	cmp	r2, #120	; 0x78
    23e0:	d033      	beq.n	244a <_printf_i+0xce>
    23e2:	e0a9      	b.n	2538 <_printf_i+0x1bc>
    23e4:	000e      	movs	r6, r1
    23e6:	681a      	ldr	r2, [r3, #0]
    23e8:	3642      	adds	r6, #66	; 0x42
    23ea:	1d11      	adds	r1, r2, #4
    23ec:	6019      	str	r1, [r3, #0]
    23ee:	6813      	ldr	r3, [r2, #0]
    23f0:	7033      	strb	r3, [r6, #0]
    23f2:	e0a4      	b.n	253e <_printf_i+0x1c2>
    23f4:	6821      	ldr	r1, [r4, #0]
    23f6:	681a      	ldr	r2, [r3, #0]
    23f8:	0608      	lsls	r0, r1, #24
    23fa:	d406      	bmi.n	240a <_printf_i+0x8e>
    23fc:	0649      	lsls	r1, r1, #25
    23fe:	d504      	bpl.n	240a <_printf_i+0x8e>
    2400:	1d11      	adds	r1, r2, #4
    2402:	6019      	str	r1, [r3, #0]
    2404:	2300      	movs	r3, #0
    2406:	5ed5      	ldrsh	r5, [r2, r3]
    2408:	e002      	b.n	2410 <_printf_i+0x94>
    240a:	1d11      	adds	r1, r2, #4
    240c:	6019      	str	r1, [r3, #0]
    240e:	6815      	ldr	r5, [r2, #0]
    2410:	2d00      	cmp	r5, #0
    2412:	da3b      	bge.n	248c <_printf_i+0x110>
    2414:	232d      	movs	r3, #45	; 0x2d
    2416:	9a04      	ldr	r2, [sp, #16]
    2418:	426d      	negs	r5, r5
    241a:	7013      	strb	r3, [r2, #0]
    241c:	e036      	b.n	248c <_printf_i+0x110>
    241e:	6821      	ldr	r1, [r4, #0]
    2420:	681a      	ldr	r2, [r3, #0]
    2422:	0608      	lsls	r0, r1, #24
    2424:	d406      	bmi.n	2434 <_printf_i+0xb8>
    2426:	0649      	lsls	r1, r1, #25
    2428:	d504      	bpl.n	2434 <_printf_i+0xb8>
    242a:	6815      	ldr	r5, [r2, #0]
    242c:	1d11      	adds	r1, r2, #4
    242e:	6019      	str	r1, [r3, #0]
    2430:	b2ad      	uxth	r5, r5
    2432:	e002      	b.n	243a <_printf_i+0xbe>
    2434:	1d11      	adds	r1, r2, #4
    2436:	6019      	str	r1, [r3, #0]
    2438:	6815      	ldr	r5, [r2, #0]
    243a:	4b5f      	ldr	r3, [pc, #380]	; (25b8 <_printf_i+0x23c>)
    243c:	7e22      	ldrb	r2, [r4, #24]
    243e:	9303      	str	r3, [sp, #12]
    2440:	2708      	movs	r7, #8
    2442:	2a6f      	cmp	r2, #111	; 0x6f
    2444:	d01d      	beq.n	2482 <_printf_i+0x106>
    2446:	270a      	movs	r7, #10
    2448:	e01b      	b.n	2482 <_printf_i+0x106>
    244a:	0022      	movs	r2, r4
    244c:	2178      	movs	r1, #120	; 0x78
    244e:	3245      	adds	r2, #69	; 0x45
    2450:	7011      	strb	r1, [r2, #0]
    2452:	4a5a      	ldr	r2, [pc, #360]	; (25bc <_printf_i+0x240>)
    2454:	6819      	ldr	r1, [r3, #0]
    2456:	9203      	str	r2, [sp, #12]
    2458:	1d08      	adds	r0, r1, #4
    245a:	6822      	ldr	r2, [r4, #0]
    245c:	6018      	str	r0, [r3, #0]
    245e:	680d      	ldr	r5, [r1, #0]
    2460:	0610      	lsls	r0, r2, #24
    2462:	d402      	bmi.n	246a <_printf_i+0xee>
    2464:	0650      	lsls	r0, r2, #25
    2466:	d500      	bpl.n	246a <_printf_i+0xee>
    2468:	b2ad      	uxth	r5, r5
    246a:	07d3      	lsls	r3, r2, #31
    246c:	d502      	bpl.n	2474 <_printf_i+0xf8>
    246e:	2320      	movs	r3, #32
    2470:	431a      	orrs	r2, r3
    2472:	6022      	str	r2, [r4, #0]
    2474:	2710      	movs	r7, #16
    2476:	2d00      	cmp	r5, #0
    2478:	d103      	bne.n	2482 <_printf_i+0x106>
    247a:	2320      	movs	r3, #32
    247c:	6822      	ldr	r2, [r4, #0]
    247e:	439a      	bics	r2, r3
    2480:	6022      	str	r2, [r4, #0]
    2482:	0023      	movs	r3, r4
    2484:	2200      	movs	r2, #0
    2486:	3343      	adds	r3, #67	; 0x43
    2488:	701a      	strb	r2, [r3, #0]
    248a:	e002      	b.n	2492 <_printf_i+0x116>
    248c:	270a      	movs	r7, #10
    248e:	4b4a      	ldr	r3, [pc, #296]	; (25b8 <_printf_i+0x23c>)
    2490:	9303      	str	r3, [sp, #12]
    2492:	6863      	ldr	r3, [r4, #4]
    2494:	60a3      	str	r3, [r4, #8]
    2496:	2b00      	cmp	r3, #0
    2498:	db09      	blt.n	24ae <_printf_i+0x132>
    249a:	2204      	movs	r2, #4
    249c:	6821      	ldr	r1, [r4, #0]
    249e:	4391      	bics	r1, r2
    24a0:	6021      	str	r1, [r4, #0]
    24a2:	2d00      	cmp	r5, #0
    24a4:	d105      	bne.n	24b2 <_printf_i+0x136>
    24a6:	9e04      	ldr	r6, [sp, #16]
    24a8:	2b00      	cmp	r3, #0
    24aa:	d011      	beq.n	24d0 <_printf_i+0x154>
    24ac:	e07b      	b.n	25a6 <_printf_i+0x22a>
    24ae:	2d00      	cmp	r5, #0
    24b0:	d079      	beq.n	25a6 <_printf_i+0x22a>
    24b2:	9e04      	ldr	r6, [sp, #16]
    24b4:	0028      	movs	r0, r5
    24b6:	0039      	movs	r1, r7
    24b8:	f002 f8b6 	bl	4628 <__aeabi_uidivmod>
    24bc:	9b03      	ldr	r3, [sp, #12]
    24be:	3e01      	subs	r6, #1
    24c0:	5c5b      	ldrb	r3, [r3, r1]
    24c2:	0028      	movs	r0, r5
    24c4:	7033      	strb	r3, [r6, #0]
    24c6:	0039      	movs	r1, r7
    24c8:	f002 f828 	bl	451c <__aeabi_uidiv>
    24cc:	1e05      	subs	r5, r0, #0
    24ce:	d1f1      	bne.n	24b4 <_printf_i+0x138>
    24d0:	2f08      	cmp	r7, #8
    24d2:	d109      	bne.n	24e8 <_printf_i+0x16c>
    24d4:	6823      	ldr	r3, [r4, #0]
    24d6:	07db      	lsls	r3, r3, #31
    24d8:	d506      	bpl.n	24e8 <_printf_i+0x16c>
    24da:	6863      	ldr	r3, [r4, #4]
    24dc:	6922      	ldr	r2, [r4, #16]
    24de:	4293      	cmp	r3, r2
    24e0:	dc02      	bgt.n	24e8 <_printf_i+0x16c>
    24e2:	2330      	movs	r3, #48	; 0x30
    24e4:	3e01      	subs	r6, #1
    24e6:	7033      	strb	r3, [r6, #0]
    24e8:	9b04      	ldr	r3, [sp, #16]
    24ea:	1b9b      	subs	r3, r3, r6
    24ec:	6123      	str	r3, [r4, #16]
    24ee:	e02b      	b.n	2548 <_printf_i+0x1cc>
    24f0:	6809      	ldr	r1, [r1, #0]
    24f2:	681a      	ldr	r2, [r3, #0]
    24f4:	0608      	lsls	r0, r1, #24
    24f6:	d407      	bmi.n	2508 <_printf_i+0x18c>
    24f8:	0649      	lsls	r1, r1, #25
    24fa:	d505      	bpl.n	2508 <_printf_i+0x18c>
    24fc:	1d11      	adds	r1, r2, #4
    24fe:	6019      	str	r1, [r3, #0]
    2500:	6813      	ldr	r3, [r2, #0]
    2502:	8aa2      	ldrh	r2, [r4, #20]
    2504:	801a      	strh	r2, [r3, #0]
    2506:	e004      	b.n	2512 <_printf_i+0x196>
    2508:	1d11      	adds	r1, r2, #4
    250a:	6019      	str	r1, [r3, #0]
    250c:	6813      	ldr	r3, [r2, #0]
    250e:	6962      	ldr	r2, [r4, #20]
    2510:	601a      	str	r2, [r3, #0]
    2512:	2300      	movs	r3, #0
    2514:	9e04      	ldr	r6, [sp, #16]
    2516:	6123      	str	r3, [r4, #16]
    2518:	e016      	b.n	2548 <_printf_i+0x1cc>
    251a:	681a      	ldr	r2, [r3, #0]
    251c:	1d11      	adds	r1, r2, #4
    251e:	6019      	str	r1, [r3, #0]
    2520:	6816      	ldr	r6, [r2, #0]
    2522:	2100      	movs	r1, #0
    2524:	6862      	ldr	r2, [r4, #4]
    2526:	0030      	movs	r0, r6
    2528:	f001 f96c 	bl	3804 <memchr>
    252c:	2800      	cmp	r0, #0
    252e:	d001      	beq.n	2534 <_printf_i+0x1b8>
    2530:	1b80      	subs	r0, r0, r6
    2532:	6060      	str	r0, [r4, #4]
    2534:	6863      	ldr	r3, [r4, #4]
    2536:	e003      	b.n	2540 <_printf_i+0x1c4>
    2538:	0026      	movs	r6, r4
    253a:	3642      	adds	r6, #66	; 0x42
    253c:	7032      	strb	r2, [r6, #0]
    253e:	2301      	movs	r3, #1
    2540:	6123      	str	r3, [r4, #16]
    2542:	2300      	movs	r3, #0
    2544:	9a04      	ldr	r2, [sp, #16]
    2546:	7013      	strb	r3, [r2, #0]
    2548:	9b07      	ldr	r3, [sp, #28]
    254a:	aa09      	add	r2, sp, #36	; 0x24
    254c:	9300      	str	r3, [sp, #0]
    254e:	0021      	movs	r1, r4
    2550:	9b06      	ldr	r3, [sp, #24]
    2552:	9805      	ldr	r0, [sp, #20]
    2554:	f7ff fea4 	bl	22a0 <_printf_common>
    2558:	1c43      	adds	r3, r0, #1
    255a:	d102      	bne.n	2562 <_printf_i+0x1e6>
    255c:	2001      	movs	r0, #1
    255e:	4240      	negs	r0, r0
    2560:	e027      	b.n	25b2 <_printf_i+0x236>
    2562:	6923      	ldr	r3, [r4, #16]
    2564:	0032      	movs	r2, r6
    2566:	9906      	ldr	r1, [sp, #24]
    2568:	9805      	ldr	r0, [sp, #20]
    256a:	9d07      	ldr	r5, [sp, #28]
    256c:	47a8      	blx	r5
    256e:	1c43      	adds	r3, r0, #1
    2570:	d0f4      	beq.n	255c <_printf_i+0x1e0>
    2572:	6823      	ldr	r3, [r4, #0]
    2574:	2500      	movs	r5, #0
    2576:	079b      	lsls	r3, r3, #30
    2578:	d40f      	bmi.n	259a <_printf_i+0x21e>
    257a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    257c:	68e0      	ldr	r0, [r4, #12]
    257e:	4298      	cmp	r0, r3
    2580:	da17      	bge.n	25b2 <_printf_i+0x236>
    2582:	0018      	movs	r0, r3
    2584:	e015      	b.n	25b2 <_printf_i+0x236>
    2586:	0022      	movs	r2, r4
    2588:	2301      	movs	r3, #1
    258a:	3219      	adds	r2, #25
    258c:	9906      	ldr	r1, [sp, #24]
    258e:	9805      	ldr	r0, [sp, #20]
    2590:	9e07      	ldr	r6, [sp, #28]
    2592:	47b0      	blx	r6
    2594:	1c43      	adds	r3, r0, #1
    2596:	d0e1      	beq.n	255c <_printf_i+0x1e0>
    2598:	3501      	adds	r5, #1
    259a:	68e3      	ldr	r3, [r4, #12]
    259c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    259e:	1a9b      	subs	r3, r3, r2
    25a0:	429d      	cmp	r5, r3
    25a2:	dbf0      	blt.n	2586 <_printf_i+0x20a>
    25a4:	e7e9      	b.n	257a <_printf_i+0x1fe>
    25a6:	0026      	movs	r6, r4
    25a8:	9b03      	ldr	r3, [sp, #12]
    25aa:	3642      	adds	r6, #66	; 0x42
    25ac:	781b      	ldrb	r3, [r3, #0]
    25ae:	7033      	strb	r3, [r6, #0]
    25b0:	e78e      	b.n	24d0 <_printf_i+0x154>
    25b2:	b00b      	add	sp, #44	; 0x2c
    25b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25b6:	46c0      	nop			; (mov r8, r8)
    25b8:	00006766 	.word	0x00006766
    25bc:	00006777 	.word	0x00006777

000025c0 <iprintf>:
    25c0:	b40f      	push	{r0, r1, r2, r3}
    25c2:	4b0b      	ldr	r3, [pc, #44]	; (25f0 <iprintf+0x30>)
    25c4:	b513      	push	{r0, r1, r4, lr}
    25c6:	681c      	ldr	r4, [r3, #0]
    25c8:	2c00      	cmp	r4, #0
    25ca:	d005      	beq.n	25d8 <iprintf+0x18>
    25cc:	69a3      	ldr	r3, [r4, #24]
    25ce:	2b00      	cmp	r3, #0
    25d0:	d102      	bne.n	25d8 <iprintf+0x18>
    25d2:	0020      	movs	r0, r4
    25d4:	f001 f810 	bl	35f8 <__sinit>
    25d8:	ab05      	add	r3, sp, #20
    25da:	9a04      	ldr	r2, [sp, #16]
    25dc:	68a1      	ldr	r1, [r4, #8]
    25de:	0020      	movs	r0, r4
    25e0:	9301      	str	r3, [sp, #4]
    25e2:	f001 fcd7 	bl	3f94 <_vfiprintf_r>
    25e6:	bc16      	pop	{r1, r2, r4}
    25e8:	bc08      	pop	{r3}
    25ea:	b004      	add	sp, #16
    25ec:	4718      	bx	r3
    25ee:	46c0      	nop			; (mov r8, r8)
    25f0:	2000006c 	.word	0x2000006c

000025f4 <setbuf>:
    25f4:	424a      	negs	r2, r1
    25f6:	414a      	adcs	r2, r1
    25f8:	2380      	movs	r3, #128	; 0x80
    25fa:	b510      	push	{r4, lr}
    25fc:	0052      	lsls	r2, r2, #1
    25fe:	00db      	lsls	r3, r3, #3
    2600:	f000 f802 	bl	2608 <setvbuf>
    2604:	bd10      	pop	{r4, pc}
	...

00002608 <setvbuf>:
    2608:	b5f0      	push	{r4, r5, r6, r7, lr}
    260a:	001d      	movs	r5, r3
    260c:	4b51      	ldr	r3, [pc, #324]	; (2754 <setvbuf+0x14c>)
    260e:	b085      	sub	sp, #20
    2610:	681e      	ldr	r6, [r3, #0]
    2612:	0004      	movs	r4, r0
    2614:	000f      	movs	r7, r1
    2616:	9200      	str	r2, [sp, #0]
    2618:	2e00      	cmp	r6, #0
    261a:	d005      	beq.n	2628 <setvbuf+0x20>
    261c:	69b3      	ldr	r3, [r6, #24]
    261e:	2b00      	cmp	r3, #0
    2620:	d102      	bne.n	2628 <setvbuf+0x20>
    2622:	0030      	movs	r0, r6
    2624:	f000 ffe8 	bl	35f8 <__sinit>
    2628:	4b4b      	ldr	r3, [pc, #300]	; (2758 <setvbuf+0x150>)
    262a:	429c      	cmp	r4, r3
    262c:	d101      	bne.n	2632 <setvbuf+0x2a>
    262e:	6874      	ldr	r4, [r6, #4]
    2630:	e008      	b.n	2644 <setvbuf+0x3c>
    2632:	4b4a      	ldr	r3, [pc, #296]	; (275c <setvbuf+0x154>)
    2634:	429c      	cmp	r4, r3
    2636:	d101      	bne.n	263c <setvbuf+0x34>
    2638:	68b4      	ldr	r4, [r6, #8]
    263a:	e003      	b.n	2644 <setvbuf+0x3c>
    263c:	4b48      	ldr	r3, [pc, #288]	; (2760 <setvbuf+0x158>)
    263e:	429c      	cmp	r4, r3
    2640:	d100      	bne.n	2644 <setvbuf+0x3c>
    2642:	68f4      	ldr	r4, [r6, #12]
    2644:	9b00      	ldr	r3, [sp, #0]
    2646:	2b02      	cmp	r3, #2
    2648:	d005      	beq.n	2656 <setvbuf+0x4e>
    264a:	2b01      	cmp	r3, #1
    264c:	d900      	bls.n	2650 <setvbuf+0x48>
    264e:	e07c      	b.n	274a <setvbuf+0x142>
    2650:	2d00      	cmp	r5, #0
    2652:	da00      	bge.n	2656 <setvbuf+0x4e>
    2654:	e079      	b.n	274a <setvbuf+0x142>
    2656:	0021      	movs	r1, r4
    2658:	0030      	movs	r0, r6
    265a:	f000 ff5f 	bl	351c <_fflush_r>
    265e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    2660:	2900      	cmp	r1, #0
    2662:	d008      	beq.n	2676 <setvbuf+0x6e>
    2664:	0023      	movs	r3, r4
    2666:	3344      	adds	r3, #68	; 0x44
    2668:	4299      	cmp	r1, r3
    266a:	d002      	beq.n	2672 <setvbuf+0x6a>
    266c:	0030      	movs	r0, r6
    266e:	f001 fbcd 	bl	3e0c <_free_r>
    2672:	2300      	movs	r3, #0
    2674:	6363      	str	r3, [r4, #52]	; 0x34
    2676:	2300      	movs	r3, #0
    2678:	61a3      	str	r3, [r4, #24]
    267a:	6063      	str	r3, [r4, #4]
    267c:	89a3      	ldrh	r3, [r4, #12]
    267e:	061b      	lsls	r3, r3, #24
    2680:	d503      	bpl.n	268a <setvbuf+0x82>
    2682:	6921      	ldr	r1, [r4, #16]
    2684:	0030      	movs	r0, r6
    2686:	f001 fbc1 	bl	3e0c <_free_r>
    268a:	89a2      	ldrh	r2, [r4, #12]
    268c:	4b35      	ldr	r3, [pc, #212]	; (2764 <setvbuf+0x15c>)
    268e:	4013      	ands	r3, r2
    2690:	81a3      	strh	r3, [r4, #12]
    2692:	9b00      	ldr	r3, [sp, #0]
    2694:	2b02      	cmp	r3, #2
    2696:	d021      	beq.n	26dc <setvbuf+0xd4>
    2698:	ab03      	add	r3, sp, #12
    269a:	aa02      	add	r2, sp, #8
    269c:	0021      	movs	r1, r4
    269e:	0030      	movs	r0, r6
    26a0:	f001 f842 	bl	3728 <__swhatbuf_r>
    26a4:	89a3      	ldrh	r3, [r4, #12]
    26a6:	4318      	orrs	r0, r3
    26a8:	81a0      	strh	r0, [r4, #12]
    26aa:	2d00      	cmp	r5, #0
    26ac:	d101      	bne.n	26b2 <setvbuf+0xaa>
    26ae:	9d02      	ldr	r5, [sp, #8]
    26b0:	e001      	b.n	26b6 <setvbuf+0xae>
    26b2:	2f00      	cmp	r7, #0
    26b4:	d125      	bne.n	2702 <setvbuf+0xfa>
    26b6:	0028      	movs	r0, r5
    26b8:	f001 f89a 	bl	37f0 <malloc>
    26bc:	9501      	str	r5, [sp, #4]
    26be:	1e07      	subs	r7, r0, #0
    26c0:	d11a      	bne.n	26f8 <setvbuf+0xf0>
    26c2:	9b02      	ldr	r3, [sp, #8]
    26c4:	9301      	str	r3, [sp, #4]
    26c6:	42ab      	cmp	r3, r5
    26c8:	d102      	bne.n	26d0 <setvbuf+0xc8>
    26ca:	2001      	movs	r0, #1
    26cc:	4240      	negs	r0, r0
    26ce:	e006      	b.n	26de <setvbuf+0xd6>
    26d0:	9801      	ldr	r0, [sp, #4]
    26d2:	f001 f88d 	bl	37f0 <malloc>
    26d6:	1e07      	subs	r7, r0, #0
    26d8:	d10e      	bne.n	26f8 <setvbuf+0xf0>
    26da:	e7f6      	b.n	26ca <setvbuf+0xc2>
    26dc:	2000      	movs	r0, #0
    26de:	2202      	movs	r2, #2
    26e0:	89a3      	ldrh	r3, [r4, #12]
    26e2:	4313      	orrs	r3, r2
    26e4:	81a3      	strh	r3, [r4, #12]
    26e6:	2300      	movs	r3, #0
    26e8:	60a3      	str	r3, [r4, #8]
    26ea:	0023      	movs	r3, r4
    26ec:	3347      	adds	r3, #71	; 0x47
    26ee:	6023      	str	r3, [r4, #0]
    26f0:	6123      	str	r3, [r4, #16]
    26f2:	2301      	movs	r3, #1
    26f4:	6163      	str	r3, [r4, #20]
    26f6:	e02a      	b.n	274e <setvbuf+0x146>
    26f8:	2280      	movs	r2, #128	; 0x80
    26fa:	89a3      	ldrh	r3, [r4, #12]
    26fc:	9d01      	ldr	r5, [sp, #4]
    26fe:	4313      	orrs	r3, r2
    2700:	81a3      	strh	r3, [r4, #12]
    2702:	69b3      	ldr	r3, [r6, #24]
    2704:	2b00      	cmp	r3, #0
    2706:	d102      	bne.n	270e <setvbuf+0x106>
    2708:	0030      	movs	r0, r6
    270a:	f000 ff75 	bl	35f8 <__sinit>
    270e:	9b00      	ldr	r3, [sp, #0]
    2710:	2b01      	cmp	r3, #1
    2712:	d103      	bne.n	271c <setvbuf+0x114>
    2714:	89a3      	ldrh	r3, [r4, #12]
    2716:	9a00      	ldr	r2, [sp, #0]
    2718:	431a      	orrs	r2, r3
    271a:	81a2      	strh	r2, [r4, #12]
    271c:	2308      	movs	r3, #8
    271e:	89a2      	ldrh	r2, [r4, #12]
    2720:	6027      	str	r7, [r4, #0]
    2722:	4013      	ands	r3, r2
    2724:	6127      	str	r7, [r4, #16]
    2726:	6165      	str	r5, [r4, #20]
    2728:	1e18      	subs	r0, r3, #0
    272a:	d00c      	beq.n	2746 <setvbuf+0x13e>
    272c:	2301      	movs	r3, #1
    272e:	401a      	ands	r2, r3
    2730:	2300      	movs	r3, #0
    2732:	1e10      	subs	r0, r2, #0
    2734:	4298      	cmp	r0, r3
    2736:	d004      	beq.n	2742 <setvbuf+0x13a>
    2738:	426d      	negs	r5, r5
    273a:	60a3      	str	r3, [r4, #8]
    273c:	61a5      	str	r5, [r4, #24]
    273e:	0018      	movs	r0, r3
    2740:	e005      	b.n	274e <setvbuf+0x146>
    2742:	60a5      	str	r5, [r4, #8]
    2744:	e003      	b.n	274e <setvbuf+0x146>
    2746:	60a3      	str	r3, [r4, #8]
    2748:	e001      	b.n	274e <setvbuf+0x146>
    274a:	2001      	movs	r0, #1
    274c:	4240      	negs	r0, r0
    274e:	b005      	add	sp, #20
    2750:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2752:	46c0      	nop			; (mov r8, r8)
    2754:	2000006c 	.word	0x2000006c
    2758:	00006798 	.word	0x00006798
    275c:	000067b8 	.word	0x000067b8
    2760:	000067d8 	.word	0x000067d8
    2764:	fffff35c 	.word	0xfffff35c

00002768 <strlen>:
    2768:	2300      	movs	r3, #0
    276a:	5cc2      	ldrb	r2, [r0, r3]
    276c:	3301      	adds	r3, #1
    276e:	2a00      	cmp	r2, #0
    2770:	d1fb      	bne.n	276a <strlen+0x2>
    2772:	1e58      	subs	r0, r3, #1
    2774:	4770      	bx	lr

00002776 <quorem>:
    2776:	b5f0      	push	{r4, r5, r6, r7, lr}
    2778:	6903      	ldr	r3, [r0, #16]
    277a:	690c      	ldr	r4, [r1, #16]
    277c:	b089      	sub	sp, #36	; 0x24
    277e:	0007      	movs	r7, r0
    2780:	9105      	str	r1, [sp, #20]
    2782:	2600      	movs	r6, #0
    2784:	429c      	cmp	r4, r3
    2786:	dc79      	bgt.n	287c <quorem+0x106>
    2788:	000b      	movs	r3, r1
    278a:	3c01      	subs	r4, #1
    278c:	3314      	adds	r3, #20
    278e:	00a5      	lsls	r5, r4, #2
    2790:	9303      	str	r3, [sp, #12]
    2792:	195b      	adds	r3, r3, r5
    2794:	9304      	str	r3, [sp, #16]
    2796:	0003      	movs	r3, r0
    2798:	3314      	adds	r3, #20
    279a:	9302      	str	r3, [sp, #8]
    279c:	195d      	adds	r5, r3, r5
    279e:	9b04      	ldr	r3, [sp, #16]
    27a0:	6828      	ldr	r0, [r5, #0]
    27a2:	681b      	ldr	r3, [r3, #0]
    27a4:	1c59      	adds	r1, r3, #1
    27a6:	9301      	str	r3, [sp, #4]
    27a8:	f001 feb8 	bl	451c <__aeabi_uidiv>
    27ac:	9001      	str	r0, [sp, #4]
    27ae:	42b0      	cmp	r0, r6
    27b0:	d033      	beq.n	281a <quorem+0xa4>
    27b2:	9b03      	ldr	r3, [sp, #12]
    27b4:	9802      	ldr	r0, [sp, #8]
    27b6:	469c      	mov	ip, r3
    27b8:	9606      	str	r6, [sp, #24]
    27ba:	4663      	mov	r3, ip
    27bc:	cb04      	ldmia	r3!, {r2}
    27be:	469c      	mov	ip, r3
    27c0:	9b01      	ldr	r3, [sp, #4]
    27c2:	b291      	uxth	r1, r2
    27c4:	4359      	muls	r1, r3
    27c6:	0c12      	lsrs	r2, r2, #16
    27c8:	435a      	muls	r2, r3
    27ca:	1989      	adds	r1, r1, r6
    27cc:	0c0b      	lsrs	r3, r1, #16
    27ce:	18d3      	adds	r3, r2, r3
    27d0:	9307      	str	r3, [sp, #28]
    27d2:	9a06      	ldr	r2, [sp, #24]
    27d4:	0c1e      	lsrs	r6, r3, #16
    27d6:	8803      	ldrh	r3, [r0, #0]
    27d8:	b289      	uxth	r1, r1
    27da:	189b      	adds	r3, r3, r2
    27dc:	6802      	ldr	r2, [r0, #0]
    27de:	1a5b      	subs	r3, r3, r1
    27e0:	0c11      	lsrs	r1, r2, #16
    27e2:	466a      	mov	r2, sp
    27e4:	8b92      	ldrh	r2, [r2, #28]
    27e6:	1a8a      	subs	r2, r1, r2
    27e8:	1419      	asrs	r1, r3, #16
    27ea:	1852      	adds	r2, r2, r1
    27ec:	1411      	asrs	r1, r2, #16
    27ee:	b29b      	uxth	r3, r3
    27f0:	0412      	lsls	r2, r2, #16
    27f2:	4313      	orrs	r3, r2
    27f4:	c008      	stmia	r0!, {r3}
    27f6:	9b04      	ldr	r3, [sp, #16]
    27f8:	9106      	str	r1, [sp, #24]
    27fa:	4563      	cmp	r3, ip
    27fc:	d2dd      	bcs.n	27ba <quorem+0x44>
    27fe:	682b      	ldr	r3, [r5, #0]
    2800:	2b00      	cmp	r3, #0
    2802:	d10a      	bne.n	281a <quorem+0xa4>
    2804:	9b02      	ldr	r3, [sp, #8]
    2806:	3d04      	subs	r5, #4
    2808:	42ab      	cmp	r3, r5
    280a:	d301      	bcc.n	2810 <quorem+0x9a>
    280c:	613c      	str	r4, [r7, #16]
    280e:	e004      	b.n	281a <quorem+0xa4>
    2810:	682b      	ldr	r3, [r5, #0]
    2812:	2b00      	cmp	r3, #0
    2814:	d1fa      	bne.n	280c <quorem+0x96>
    2816:	3c01      	subs	r4, #1
    2818:	e7f4      	b.n	2804 <quorem+0x8e>
    281a:	9905      	ldr	r1, [sp, #20]
    281c:	0038      	movs	r0, r7
    281e:	f001 fa0d 	bl	3c3c <__mcmp>
    2822:	2800      	cmp	r0, #0
    2824:	db29      	blt.n	287a <quorem+0x104>
    2826:	2000      	movs	r0, #0
    2828:	9b01      	ldr	r3, [sp, #4]
    282a:	9902      	ldr	r1, [sp, #8]
    282c:	3301      	adds	r3, #1
    282e:	9a03      	ldr	r2, [sp, #12]
    2830:	9301      	str	r3, [sp, #4]
    2832:	ca40      	ldmia	r2!, {r6}
    2834:	880b      	ldrh	r3, [r1, #0]
    2836:	1818      	adds	r0, r3, r0
    2838:	b2b3      	uxth	r3, r6
    283a:	1ac3      	subs	r3, r0, r3
    283c:	6808      	ldr	r0, [r1, #0]
    283e:	0c36      	lsrs	r6, r6, #16
    2840:	0c00      	lsrs	r0, r0, #16
    2842:	1b80      	subs	r0, r0, r6
    2844:	141d      	asrs	r5, r3, #16
    2846:	1945      	adds	r5, r0, r5
    2848:	1428      	asrs	r0, r5, #16
    284a:	b29b      	uxth	r3, r3
    284c:	042d      	lsls	r5, r5, #16
    284e:	432b      	orrs	r3, r5
    2850:	c108      	stmia	r1!, {r3}
    2852:	9b04      	ldr	r3, [sp, #16]
    2854:	4293      	cmp	r3, r2
    2856:	d2ec      	bcs.n	2832 <quorem+0xbc>
    2858:	9a02      	ldr	r2, [sp, #8]
    285a:	00a3      	lsls	r3, r4, #2
    285c:	18d3      	adds	r3, r2, r3
    285e:	681a      	ldr	r2, [r3, #0]
    2860:	2a00      	cmp	r2, #0
    2862:	d10a      	bne.n	287a <quorem+0x104>
    2864:	9a02      	ldr	r2, [sp, #8]
    2866:	3b04      	subs	r3, #4
    2868:	429a      	cmp	r2, r3
    286a:	d301      	bcc.n	2870 <quorem+0xfa>
    286c:	613c      	str	r4, [r7, #16]
    286e:	e004      	b.n	287a <quorem+0x104>
    2870:	681a      	ldr	r2, [r3, #0]
    2872:	2a00      	cmp	r2, #0
    2874:	d1fa      	bne.n	286c <quorem+0xf6>
    2876:	3c01      	subs	r4, #1
    2878:	e7f4      	b.n	2864 <quorem+0xee>
    287a:	9e01      	ldr	r6, [sp, #4]
    287c:	0030      	movs	r0, r6
    287e:	b009      	add	sp, #36	; 0x24
    2880:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00002884 <_dtoa_r>:
    2884:	b5f0      	push	{r4, r5, r6, r7, lr}
    2886:	0016      	movs	r6, r2
    2888:	001f      	movs	r7, r3
    288a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    288c:	b09d      	sub	sp, #116	; 0x74
    288e:	9004      	str	r0, [sp, #16]
    2890:	9d25      	ldr	r5, [sp, #148]	; 0x94
    2892:	9606      	str	r6, [sp, #24]
    2894:	9707      	str	r7, [sp, #28]
    2896:	2c00      	cmp	r4, #0
    2898:	d108      	bne.n	28ac <_dtoa_r+0x28>
    289a:	2010      	movs	r0, #16
    289c:	f000 ffa8 	bl	37f0 <malloc>
    28a0:	9b04      	ldr	r3, [sp, #16]
    28a2:	6258      	str	r0, [r3, #36]	; 0x24
    28a4:	6044      	str	r4, [r0, #4]
    28a6:	6084      	str	r4, [r0, #8]
    28a8:	6004      	str	r4, [r0, #0]
    28aa:	60c4      	str	r4, [r0, #12]
    28ac:	9b04      	ldr	r3, [sp, #16]
    28ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    28b0:	6819      	ldr	r1, [r3, #0]
    28b2:	2900      	cmp	r1, #0
    28b4:	d00b      	beq.n	28ce <_dtoa_r+0x4a>
    28b6:	685a      	ldr	r2, [r3, #4]
    28b8:	2301      	movs	r3, #1
    28ba:	4093      	lsls	r3, r2
    28bc:	604a      	str	r2, [r1, #4]
    28be:	608b      	str	r3, [r1, #8]
    28c0:	9804      	ldr	r0, [sp, #16]
    28c2:	f000 ffe2 	bl	388a <_Bfree>
    28c6:	2200      	movs	r2, #0
    28c8:	9b04      	ldr	r3, [sp, #16]
    28ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    28cc:	601a      	str	r2, [r3, #0]
    28ce:	9b07      	ldr	r3, [sp, #28]
    28d0:	2b00      	cmp	r3, #0
    28d2:	da05      	bge.n	28e0 <_dtoa_r+0x5c>
    28d4:	2301      	movs	r3, #1
    28d6:	602b      	str	r3, [r5, #0]
    28d8:	007b      	lsls	r3, r7, #1
    28da:	085b      	lsrs	r3, r3, #1
    28dc:	9307      	str	r3, [sp, #28]
    28de:	e001      	b.n	28e4 <_dtoa_r+0x60>
    28e0:	2300      	movs	r3, #0
    28e2:	602b      	str	r3, [r5, #0]
    28e4:	9c07      	ldr	r4, [sp, #28]
    28e6:	4bc8      	ldr	r3, [pc, #800]	; (2c08 <_dtoa_r+0x384>)
    28e8:	0022      	movs	r2, r4
    28ea:	9319      	str	r3, [sp, #100]	; 0x64
    28ec:	401a      	ands	r2, r3
    28ee:	429a      	cmp	r2, r3
    28f0:	d119      	bne.n	2926 <_dtoa_r+0xa2>
    28f2:	4bc6      	ldr	r3, [pc, #792]	; (2c0c <_dtoa_r+0x388>)
    28f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
    28f6:	6013      	str	r3, [r2, #0]
    28f8:	9a06      	ldr	r2, [sp, #24]
    28fa:	4bc5      	ldr	r3, [pc, #788]	; (2c10 <_dtoa_r+0x38c>)
    28fc:	2a00      	cmp	r2, #0
    28fe:	d102      	bne.n	2906 <_dtoa_r+0x82>
    2900:	0324      	lsls	r4, r4, #12
    2902:	d100      	bne.n	2906 <_dtoa_r+0x82>
    2904:	4bc3      	ldr	r3, [pc, #780]	; (2c14 <_dtoa_r+0x390>)
    2906:	9a26      	ldr	r2, [sp, #152]	; 0x98
    2908:	0018      	movs	r0, r3
    290a:	2a00      	cmp	r2, #0
    290c:	d101      	bne.n	2912 <_dtoa_r+0x8e>
    290e:	f000 fd7d 	bl	340c <_dtoa_r+0xb88>
    2912:	78d9      	ldrb	r1, [r3, #3]
    2914:	1cda      	adds	r2, r3, #3
    2916:	2900      	cmp	r1, #0
    2918:	d000      	beq.n	291c <_dtoa_r+0x98>
    291a:	3205      	adds	r2, #5
    291c:	9926      	ldr	r1, [sp, #152]	; 0x98
    291e:	0018      	movs	r0, r3
    2920:	600a      	str	r2, [r1, #0]
    2922:	f000 fd73 	bl	340c <_dtoa_r+0xb88>
    2926:	9e06      	ldr	r6, [sp, #24]
    2928:	9f07      	ldr	r7, [sp, #28]
    292a:	2200      	movs	r2, #0
    292c:	2300      	movs	r3, #0
    292e:	0030      	movs	r0, r6
    2930:	0039      	movs	r1, r7
    2932:	f001 ff79 	bl	4828 <__aeabi_dcmpeq>
    2936:	1e05      	subs	r5, r0, #0
    2938:	d00e      	beq.n	2958 <_dtoa_r+0xd4>
    293a:	2301      	movs	r3, #1
    293c:	9a24      	ldr	r2, [sp, #144]	; 0x90
    293e:	6013      	str	r3, [r2, #0]
    2940:	4bb5      	ldr	r3, [pc, #724]	; (2c18 <_dtoa_r+0x394>)
    2942:	9a26      	ldr	r2, [sp, #152]	; 0x98
    2944:	0018      	movs	r0, r3
    2946:	2a00      	cmp	r2, #0
    2948:	d101      	bne.n	294e <_dtoa_r+0xca>
    294a:	f000 fd5f 	bl	340c <_dtoa_r+0xb88>
    294e:	4ab3      	ldr	r2, [pc, #716]	; (2c1c <_dtoa_r+0x398>)
    2950:	9926      	ldr	r1, [sp, #152]	; 0x98
    2952:	600a      	str	r2, [r1, #0]
    2954:	f000 fd5a 	bl	340c <_dtoa_r+0xb88>
    2958:	ab1a      	add	r3, sp, #104	; 0x68
    295a:	9301      	str	r3, [sp, #4]
    295c:	ab1b      	add	r3, sp, #108	; 0x6c
    295e:	9300      	str	r3, [sp, #0]
    2960:	0032      	movs	r2, r6
    2962:	003b      	movs	r3, r7
    2964:	9804      	ldr	r0, [sp, #16]
    2966:	f001 f9ef 	bl	3d48 <__d2b>
    296a:	0063      	lsls	r3, r4, #1
    296c:	9005      	str	r0, [sp, #20]
    296e:	0d5b      	lsrs	r3, r3, #21
    2970:	d009      	beq.n	2986 <_dtoa_r+0x102>
    2972:	033a      	lsls	r2, r7, #12
    2974:	4caa      	ldr	r4, [pc, #680]	; (2c20 <_dtoa_r+0x39c>)
    2976:	0b12      	lsrs	r2, r2, #12
    2978:	4314      	orrs	r4, r2
    297a:	4aaa      	ldr	r2, [pc, #680]	; (2c24 <_dtoa_r+0x3a0>)
    297c:	0030      	movs	r0, r6
    297e:	0021      	movs	r1, r4
    2980:	189e      	adds	r6, r3, r2
    2982:	9517      	str	r5, [sp, #92]	; 0x5c
    2984:	e01a      	b.n	29bc <_dtoa_r+0x138>
    2986:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    2988:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    298a:	189e      	adds	r6, r3, r2
    298c:	4ba6      	ldr	r3, [pc, #664]	; (2c28 <_dtoa_r+0x3a4>)
    298e:	18f3      	adds	r3, r6, r3
    2990:	2b20      	cmp	r3, #32
    2992:	dd08      	ble.n	29a6 <_dtoa_r+0x122>
    2994:	4aa5      	ldr	r2, [pc, #660]	; (2c2c <_dtoa_r+0x3a8>)
    2996:	9806      	ldr	r0, [sp, #24]
    2998:	18b2      	adds	r2, r6, r2
    299a:	40d0      	lsrs	r0, r2
    299c:	2240      	movs	r2, #64	; 0x40
    299e:	1ad3      	subs	r3, r2, r3
    29a0:	409c      	lsls	r4, r3
    29a2:	4320      	orrs	r0, r4
    29a4:	e003      	b.n	29ae <_dtoa_r+0x12a>
    29a6:	2220      	movs	r2, #32
    29a8:	9806      	ldr	r0, [sp, #24]
    29aa:	1ad3      	subs	r3, r2, r3
    29ac:	4098      	lsls	r0, r3
    29ae:	f003 fd4b 	bl	6448 <__aeabi_ui2d>
    29b2:	2301      	movs	r3, #1
    29b4:	4c9e      	ldr	r4, [pc, #632]	; (2c30 <_dtoa_r+0x3ac>)
    29b6:	3e01      	subs	r6, #1
    29b8:	1909      	adds	r1, r1, r4
    29ba:	9317      	str	r3, [sp, #92]	; 0x5c
    29bc:	2200      	movs	r2, #0
    29be:	4b9d      	ldr	r3, [pc, #628]	; (2c34 <_dtoa_r+0x3b0>)
    29c0:	f003 f956 	bl	5c70 <__aeabi_dsub>
    29c4:	4a9c      	ldr	r2, [pc, #624]	; (2c38 <_dtoa_r+0x3b4>)
    29c6:	4b9d      	ldr	r3, [pc, #628]	; (2c3c <_dtoa_r+0x3b8>)
    29c8:	f002 fed8 	bl	577c <__aeabi_dmul>
    29cc:	4a9c      	ldr	r2, [pc, #624]	; (2c40 <_dtoa_r+0x3bc>)
    29ce:	4b9d      	ldr	r3, [pc, #628]	; (2c44 <_dtoa_r+0x3c0>)
    29d0:	f001 ff84 	bl	48dc <__aeabi_dadd>
    29d4:	0004      	movs	r4, r0
    29d6:	0030      	movs	r0, r6
    29d8:	000d      	movs	r5, r1
    29da:	f003 fcf3 	bl	63c4 <__aeabi_i2d>
    29de:	4a9a      	ldr	r2, [pc, #616]	; (2c48 <_dtoa_r+0x3c4>)
    29e0:	4b9a      	ldr	r3, [pc, #616]	; (2c4c <_dtoa_r+0x3c8>)
    29e2:	f002 fecb 	bl	577c <__aeabi_dmul>
    29e6:	0002      	movs	r2, r0
    29e8:	000b      	movs	r3, r1
    29ea:	0020      	movs	r0, r4
    29ec:	0029      	movs	r1, r5
    29ee:	f001 ff75 	bl	48dc <__aeabi_dadd>
    29f2:	0004      	movs	r4, r0
    29f4:	000d      	movs	r5, r1
    29f6:	f003 fcaf 	bl	6358 <__aeabi_d2iz>
    29fa:	2200      	movs	r2, #0
    29fc:	9003      	str	r0, [sp, #12]
    29fe:	2300      	movs	r3, #0
    2a00:	0020      	movs	r0, r4
    2a02:	0029      	movs	r1, r5
    2a04:	f001 ff16 	bl	4834 <__aeabi_dcmplt>
    2a08:	2800      	cmp	r0, #0
    2a0a:	d00d      	beq.n	2a28 <_dtoa_r+0x1a4>
    2a0c:	9803      	ldr	r0, [sp, #12]
    2a0e:	f003 fcd9 	bl	63c4 <__aeabi_i2d>
    2a12:	0002      	movs	r2, r0
    2a14:	000b      	movs	r3, r1
    2a16:	0020      	movs	r0, r4
    2a18:	0029      	movs	r1, r5
    2a1a:	f001 ff05 	bl	4828 <__aeabi_dcmpeq>
    2a1e:	4243      	negs	r3, r0
    2a20:	4143      	adcs	r3, r0
    2a22:	9a03      	ldr	r2, [sp, #12]
    2a24:	1ad3      	subs	r3, r2, r3
    2a26:	9303      	str	r3, [sp, #12]
    2a28:	2301      	movs	r3, #1
    2a2a:	9316      	str	r3, [sp, #88]	; 0x58
    2a2c:	9b03      	ldr	r3, [sp, #12]
    2a2e:	2b16      	cmp	r3, #22
    2a30:	d811      	bhi.n	2a56 <_dtoa_r+0x1d2>
    2a32:	4987      	ldr	r1, [pc, #540]	; (2c50 <_dtoa_r+0x3cc>)
    2a34:	00db      	lsls	r3, r3, #3
    2a36:	18c9      	adds	r1, r1, r3
    2a38:	6808      	ldr	r0, [r1, #0]
    2a3a:	6849      	ldr	r1, [r1, #4]
    2a3c:	9a06      	ldr	r2, [sp, #24]
    2a3e:	9b07      	ldr	r3, [sp, #28]
    2a40:	f001 ff0c 	bl	485c <__aeabi_dcmpgt>
    2a44:	2800      	cmp	r0, #0
    2a46:	d005      	beq.n	2a54 <_dtoa_r+0x1d0>
    2a48:	9b03      	ldr	r3, [sp, #12]
    2a4a:	3b01      	subs	r3, #1
    2a4c:	9303      	str	r3, [sp, #12]
    2a4e:	2300      	movs	r3, #0
    2a50:	9316      	str	r3, [sp, #88]	; 0x58
    2a52:	e000      	b.n	2a56 <_dtoa_r+0x1d2>
    2a54:	9016      	str	r0, [sp, #88]	; 0x58
    2a56:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    2a58:	1b9e      	subs	r6, r3, r6
    2a5a:	2300      	movs	r3, #0
    2a5c:	930b      	str	r3, [sp, #44]	; 0x2c
    2a5e:	3e01      	subs	r6, #1
    2a60:	960c      	str	r6, [sp, #48]	; 0x30
    2a62:	d504      	bpl.n	2a6e <_dtoa_r+0x1ea>
    2a64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2a66:	425b      	negs	r3, r3
    2a68:	930b      	str	r3, [sp, #44]	; 0x2c
    2a6a:	2300      	movs	r3, #0
    2a6c:	930c      	str	r3, [sp, #48]	; 0x30
    2a6e:	9b03      	ldr	r3, [sp, #12]
    2a70:	2b00      	cmp	r3, #0
    2a72:	db08      	blt.n	2a86 <_dtoa_r+0x202>
    2a74:	9a03      	ldr	r2, [sp, #12]
    2a76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2a78:	4694      	mov	ip, r2
    2a7a:	4463      	add	r3, ip
    2a7c:	930c      	str	r3, [sp, #48]	; 0x30
    2a7e:	2300      	movs	r3, #0
    2a80:	9211      	str	r2, [sp, #68]	; 0x44
    2a82:	9308      	str	r3, [sp, #32]
    2a84:	e007      	b.n	2a96 <_dtoa_r+0x212>
    2a86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2a88:	9a03      	ldr	r2, [sp, #12]
    2a8a:	1a9b      	subs	r3, r3, r2
    2a8c:	930b      	str	r3, [sp, #44]	; 0x2c
    2a8e:	4253      	negs	r3, r2
    2a90:	9308      	str	r3, [sp, #32]
    2a92:	2300      	movs	r3, #0
    2a94:	9311      	str	r3, [sp, #68]	; 0x44
    2a96:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2a98:	2501      	movs	r5, #1
    2a9a:	2b09      	cmp	r3, #9
    2a9c:	d825      	bhi.n	2aea <_dtoa_r+0x266>
    2a9e:	2b05      	cmp	r3, #5
    2aa0:	dd02      	ble.n	2aa8 <_dtoa_r+0x224>
    2aa2:	2500      	movs	r5, #0
    2aa4:	3b04      	subs	r3, #4
    2aa6:	9322      	str	r3, [sp, #136]	; 0x88
    2aa8:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2aaa:	1e98      	subs	r0, r3, #2
    2aac:	2803      	cmp	r0, #3
    2aae:	d824      	bhi.n	2afa <_dtoa_r+0x276>
    2ab0:	f001 fd2a 	bl	4508 <__gnu_thumb1_case_uqi>
    2ab4:	04020e06 	.word	0x04020e06
    2ab8:	2301      	movs	r3, #1
    2aba:	e002      	b.n	2ac2 <_dtoa_r+0x23e>
    2abc:	2301      	movs	r3, #1
    2abe:	e008      	b.n	2ad2 <_dtoa_r+0x24e>
    2ac0:	2300      	movs	r3, #0
    2ac2:	9310      	str	r3, [sp, #64]	; 0x40
    2ac4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    2ac6:	2b00      	cmp	r3, #0
    2ac8:	dd20      	ble.n	2b0c <_dtoa_r+0x288>
    2aca:	001f      	movs	r7, r3
    2acc:	930a      	str	r3, [sp, #40]	; 0x28
    2ace:	e021      	b.n	2b14 <_dtoa_r+0x290>
    2ad0:	2300      	movs	r3, #0
    2ad2:	9a23      	ldr	r2, [sp, #140]	; 0x8c
    2ad4:	9310      	str	r3, [sp, #64]	; 0x40
    2ad6:	9b03      	ldr	r3, [sp, #12]
    2ad8:	189f      	adds	r7, r3, r2
    2ada:	1c7b      	adds	r3, r7, #1
    2adc:	930a      	str	r3, [sp, #40]	; 0x28
    2ade:	2301      	movs	r3, #1
    2ae0:	18fa      	adds	r2, r7, r3
    2ae2:	2a00      	cmp	r2, #0
    2ae4:	dd16      	ble.n	2b14 <_dtoa_r+0x290>
    2ae6:	0013      	movs	r3, r2
    2ae8:	e014      	b.n	2b14 <_dtoa_r+0x290>
    2aea:	2701      	movs	r7, #1
    2aec:	2300      	movs	r3, #0
    2aee:	427f      	negs	r7, r7
    2af0:	9322      	str	r3, [sp, #136]	; 0x88
    2af2:	9510      	str	r5, [sp, #64]	; 0x40
    2af4:	970a      	str	r7, [sp, #40]	; 0x28
    2af6:	3312      	adds	r3, #18
    2af8:	e005      	b.n	2b06 <_dtoa_r+0x282>
    2afa:	2701      	movs	r7, #1
    2afc:	2301      	movs	r3, #1
    2afe:	427f      	negs	r7, r7
    2b00:	9310      	str	r3, [sp, #64]	; 0x40
    2b02:	970a      	str	r7, [sp, #40]	; 0x28
    2b04:	3311      	adds	r3, #17
    2b06:	2200      	movs	r2, #0
    2b08:	9223      	str	r2, [sp, #140]	; 0x8c
    2b0a:	e003      	b.n	2b14 <_dtoa_r+0x290>
    2b0c:	2701      	movs	r7, #1
    2b0e:	003b      	movs	r3, r7
    2b10:	970a      	str	r7, [sp, #40]	; 0x28
    2b12:	9723      	str	r7, [sp, #140]	; 0x8c
    2b14:	9a04      	ldr	r2, [sp, #16]
    2b16:	6a54      	ldr	r4, [r2, #36]	; 0x24
    2b18:	2200      	movs	r2, #0
    2b1a:	6062      	str	r2, [r4, #4]
    2b1c:	3204      	adds	r2, #4
    2b1e:	0011      	movs	r1, r2
    2b20:	3114      	adds	r1, #20
    2b22:	4299      	cmp	r1, r3
    2b24:	d804      	bhi.n	2b30 <_dtoa_r+0x2ac>
    2b26:	6861      	ldr	r1, [r4, #4]
    2b28:	0052      	lsls	r2, r2, #1
    2b2a:	3101      	adds	r1, #1
    2b2c:	6061      	str	r1, [r4, #4]
    2b2e:	e7f6      	b.n	2b1e <_dtoa_r+0x29a>
    2b30:	6861      	ldr	r1, [r4, #4]
    2b32:	9804      	ldr	r0, [sp, #16]
    2b34:	f000 fe71 	bl	381a <_Balloc>
    2b38:	9b04      	ldr	r3, [sp, #16]
    2b3a:	6020      	str	r0, [r4, #0]
    2b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2b3e:	681b      	ldr	r3, [r3, #0]
    2b40:	930d      	str	r3, [sp, #52]	; 0x34
    2b42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2b44:	2b0e      	cmp	r3, #14
    2b46:	d900      	bls.n	2b4a <_dtoa_r+0x2c6>
    2b48:	e181      	b.n	2e4e <_dtoa_r+0x5ca>
    2b4a:	2d00      	cmp	r5, #0
    2b4c:	d100      	bne.n	2b50 <_dtoa_r+0x2cc>
    2b4e:	e17e      	b.n	2e4e <_dtoa_r+0x5ca>
    2b50:	9b06      	ldr	r3, [sp, #24]
    2b52:	9c07      	ldr	r4, [sp, #28]
    2b54:	9314      	str	r3, [sp, #80]	; 0x50
    2b56:	9415      	str	r4, [sp, #84]	; 0x54
    2b58:	9b03      	ldr	r3, [sp, #12]
    2b5a:	2b00      	cmp	r3, #0
    2b5c:	dd31      	ble.n	2bc2 <_dtoa_r+0x33e>
    2b5e:	220f      	movs	r2, #15
    2b60:	493b      	ldr	r1, [pc, #236]	; (2c50 <_dtoa_r+0x3cc>)
    2b62:	4013      	ands	r3, r2
    2b64:	00db      	lsls	r3, r3, #3
    2b66:	18cb      	adds	r3, r1, r3
    2b68:	685c      	ldr	r4, [r3, #4]
    2b6a:	681b      	ldr	r3, [r3, #0]
    2b6c:	930e      	str	r3, [sp, #56]	; 0x38
    2b6e:	940f      	str	r4, [sp, #60]	; 0x3c
    2b70:	9b03      	ldr	r3, [sp, #12]
    2b72:	2402      	movs	r4, #2
    2b74:	111d      	asrs	r5, r3, #4
    2b76:	06eb      	lsls	r3, r5, #27
    2b78:	d50a      	bpl.n	2b90 <_dtoa_r+0x30c>
    2b7a:	9814      	ldr	r0, [sp, #80]	; 0x50
    2b7c:	9915      	ldr	r1, [sp, #84]	; 0x54
    2b7e:	4b35      	ldr	r3, [pc, #212]	; (2c54 <_dtoa_r+0x3d0>)
    2b80:	4015      	ands	r5, r2
    2b82:	6a1a      	ldr	r2, [r3, #32]
    2b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2b86:	f002 f9d5 	bl	4f34 <__aeabi_ddiv>
    2b8a:	9006      	str	r0, [sp, #24]
    2b8c:	9107      	str	r1, [sp, #28]
    2b8e:	3401      	adds	r4, #1
    2b90:	4e30      	ldr	r6, [pc, #192]	; (2c54 <_dtoa_r+0x3d0>)
    2b92:	2d00      	cmp	r5, #0
    2b94:	d00e      	beq.n	2bb4 <_dtoa_r+0x330>
    2b96:	2301      	movs	r3, #1
    2b98:	421d      	tst	r5, r3
    2b9a:	d008      	beq.n	2bae <_dtoa_r+0x32a>
    2b9c:	980e      	ldr	r0, [sp, #56]	; 0x38
    2b9e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    2ba0:	18e4      	adds	r4, r4, r3
    2ba2:	6832      	ldr	r2, [r6, #0]
    2ba4:	6873      	ldr	r3, [r6, #4]
    2ba6:	f002 fde9 	bl	577c <__aeabi_dmul>
    2baa:	900e      	str	r0, [sp, #56]	; 0x38
    2bac:	910f      	str	r1, [sp, #60]	; 0x3c
    2bae:	106d      	asrs	r5, r5, #1
    2bb0:	3608      	adds	r6, #8
    2bb2:	e7ee      	b.n	2b92 <_dtoa_r+0x30e>
    2bb4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    2bb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    2bb8:	9806      	ldr	r0, [sp, #24]
    2bba:	9907      	ldr	r1, [sp, #28]
    2bbc:	f002 f9ba 	bl	4f34 <__aeabi_ddiv>
    2bc0:	e04c      	b.n	2c5c <_dtoa_r+0x3d8>
    2bc2:	9b03      	ldr	r3, [sp, #12]
    2bc4:	2402      	movs	r4, #2
    2bc6:	425d      	negs	r5, r3
    2bc8:	2d00      	cmp	r5, #0
    2bca:	d049      	beq.n	2c60 <_dtoa_r+0x3dc>
    2bcc:	9814      	ldr	r0, [sp, #80]	; 0x50
    2bce:	9915      	ldr	r1, [sp, #84]	; 0x54
    2bd0:	230f      	movs	r3, #15
    2bd2:	4a1f      	ldr	r2, [pc, #124]	; (2c50 <_dtoa_r+0x3cc>)
    2bd4:	402b      	ands	r3, r5
    2bd6:	00db      	lsls	r3, r3, #3
    2bd8:	18d3      	adds	r3, r2, r3
    2bda:	681a      	ldr	r2, [r3, #0]
    2bdc:	685b      	ldr	r3, [r3, #4]
    2bde:	f002 fdcd 	bl	577c <__aeabi_dmul>
    2be2:	2300      	movs	r3, #0
    2be4:	9006      	str	r0, [sp, #24]
    2be6:	9107      	str	r1, [sp, #28]
    2be8:	4e1a      	ldr	r6, [pc, #104]	; (2c54 <_dtoa_r+0x3d0>)
    2bea:	112d      	asrs	r5, r5, #4
    2bec:	2d00      	cmp	r5, #0
    2bee:	d033      	beq.n	2c58 <_dtoa_r+0x3d4>
    2bf0:	2201      	movs	r2, #1
    2bf2:	4215      	tst	r5, r2
    2bf4:	d005      	beq.n	2c02 <_dtoa_r+0x37e>
    2bf6:	18a4      	adds	r4, r4, r2
    2bf8:	6832      	ldr	r2, [r6, #0]
    2bfa:	6873      	ldr	r3, [r6, #4]
    2bfc:	f002 fdbe 	bl	577c <__aeabi_dmul>
    2c00:	2301      	movs	r3, #1
    2c02:	106d      	asrs	r5, r5, #1
    2c04:	3608      	adds	r6, #8
    2c06:	e7f1      	b.n	2bec <_dtoa_r+0x368>
    2c08:	7ff00000 	.word	0x7ff00000
    2c0c:	0000270f 	.word	0x0000270f
    2c10:	00006791 	.word	0x00006791
    2c14:	00006788 	.word	0x00006788
    2c18:	00006764 	.word	0x00006764
    2c1c:	00006765 	.word	0x00006765
    2c20:	3ff00000 	.word	0x3ff00000
    2c24:	fffffc01 	.word	0xfffffc01
    2c28:	00000432 	.word	0x00000432
    2c2c:	00000412 	.word	0x00000412
    2c30:	fe100000 	.word	0xfe100000
    2c34:	3ff80000 	.word	0x3ff80000
    2c38:	636f4361 	.word	0x636f4361
    2c3c:	3fd287a7 	.word	0x3fd287a7
    2c40:	8b60c8b3 	.word	0x8b60c8b3
    2c44:	3fc68a28 	.word	0x3fc68a28
    2c48:	509f79fb 	.word	0x509f79fb
    2c4c:	3fd34413 	.word	0x3fd34413
    2c50:	00006800 	.word	0x00006800
    2c54:	000068c8 	.word	0x000068c8
    2c58:	2b00      	cmp	r3, #0
    2c5a:	d001      	beq.n	2c60 <_dtoa_r+0x3dc>
    2c5c:	9006      	str	r0, [sp, #24]
    2c5e:	9107      	str	r1, [sp, #28]
    2c60:	9b16      	ldr	r3, [sp, #88]	; 0x58
    2c62:	2b00      	cmp	r3, #0
    2c64:	d01d      	beq.n	2ca2 <_dtoa_r+0x41e>
    2c66:	9d06      	ldr	r5, [sp, #24]
    2c68:	9e07      	ldr	r6, [sp, #28]
    2c6a:	2200      	movs	r2, #0
    2c6c:	4bc7      	ldr	r3, [pc, #796]	; (2f8c <_dtoa_r+0x708>)
    2c6e:	0028      	movs	r0, r5
    2c70:	0031      	movs	r1, r6
    2c72:	f001 fddf 	bl	4834 <__aeabi_dcmplt>
    2c76:	2800      	cmp	r0, #0
    2c78:	d013      	beq.n	2ca2 <_dtoa_r+0x41e>
    2c7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2c7c:	2b00      	cmp	r3, #0
    2c7e:	d010      	beq.n	2ca2 <_dtoa_r+0x41e>
    2c80:	2f00      	cmp	r7, #0
    2c82:	dc00      	bgt.n	2c86 <_dtoa_r+0x402>
    2c84:	e0df      	b.n	2e46 <_dtoa_r+0x5c2>
    2c86:	9b03      	ldr	r3, [sp, #12]
    2c88:	0031      	movs	r1, r6
    2c8a:	3b01      	subs	r3, #1
    2c8c:	930e      	str	r3, [sp, #56]	; 0x38
    2c8e:	2200      	movs	r2, #0
    2c90:	4bbf      	ldr	r3, [pc, #764]	; (2f90 <_dtoa_r+0x70c>)
    2c92:	0028      	movs	r0, r5
    2c94:	f002 fd72 	bl	577c <__aeabi_dmul>
    2c98:	3401      	adds	r4, #1
    2c9a:	9006      	str	r0, [sp, #24]
    2c9c:	9107      	str	r1, [sp, #28]
    2c9e:	003e      	movs	r6, r7
    2ca0:	e002      	b.n	2ca8 <_dtoa_r+0x424>
    2ca2:	9b03      	ldr	r3, [sp, #12]
    2ca4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    2ca6:	930e      	str	r3, [sp, #56]	; 0x38
    2ca8:	0020      	movs	r0, r4
    2caa:	f003 fb8b 	bl	63c4 <__aeabi_i2d>
    2cae:	9a06      	ldr	r2, [sp, #24]
    2cb0:	9b07      	ldr	r3, [sp, #28]
    2cb2:	f002 fd63 	bl	577c <__aeabi_dmul>
    2cb6:	2200      	movs	r2, #0
    2cb8:	4bb6      	ldr	r3, [pc, #728]	; (2f94 <_dtoa_r+0x710>)
    2cba:	f001 fe0f 	bl	48dc <__aeabi_dadd>
    2cbe:	4ab6      	ldr	r2, [pc, #728]	; (2f98 <_dtoa_r+0x714>)
    2cc0:	9012      	str	r0, [sp, #72]	; 0x48
    2cc2:	9113      	str	r1, [sp, #76]	; 0x4c
    2cc4:	9c12      	ldr	r4, [sp, #72]	; 0x48
    2cc6:	9d13      	ldr	r5, [sp, #76]	; 0x4c
    2cc8:	4694      	mov	ip, r2
    2cca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    2ccc:	4463      	add	r3, ip
    2cce:	9318      	str	r3, [sp, #96]	; 0x60
    2cd0:	001d      	movs	r5, r3
    2cd2:	2e00      	cmp	r6, #0
    2cd4:	d11c      	bne.n	2d10 <_dtoa_r+0x48c>
    2cd6:	9806      	ldr	r0, [sp, #24]
    2cd8:	9907      	ldr	r1, [sp, #28]
    2cda:	2200      	movs	r2, #0
    2cdc:	4baf      	ldr	r3, [pc, #700]	; (2f9c <_dtoa_r+0x718>)
    2cde:	f002 ffc7 	bl	5c70 <__aeabi_dsub>
    2ce2:	0022      	movs	r2, r4
    2ce4:	9b18      	ldr	r3, [sp, #96]	; 0x60
    2ce6:	9006      	str	r0, [sp, #24]
    2ce8:	9107      	str	r1, [sp, #28]
    2cea:	f001 fdb7 	bl	485c <__aeabi_dcmpgt>
    2cee:	2800      	cmp	r0, #0
    2cf0:	d000      	beq.n	2cf4 <_dtoa_r+0x470>
    2cf2:	e254      	b.n	319e <_dtoa_r+0x91a>
    2cf4:	48aa      	ldr	r0, [pc, #680]	; (2fa0 <_dtoa_r+0x71c>)
    2cf6:	9913      	ldr	r1, [sp, #76]	; 0x4c
    2cf8:	4684      	mov	ip, r0
    2cfa:	4461      	add	r1, ip
    2cfc:	000b      	movs	r3, r1
    2cfe:	9806      	ldr	r0, [sp, #24]
    2d00:	9907      	ldr	r1, [sp, #28]
    2d02:	0022      	movs	r2, r4
    2d04:	f001 fd96 	bl	4834 <__aeabi_dcmplt>
    2d08:	2800      	cmp	r0, #0
    2d0a:	d000      	beq.n	2d0e <_dtoa_r+0x48a>
    2d0c:	e23d      	b.n	318a <_dtoa_r+0x906>
    2d0e:	e09a      	b.n	2e46 <_dtoa_r+0x5c2>
    2d10:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2d12:	1e73      	subs	r3, r6, #1
    2d14:	49a3      	ldr	r1, [pc, #652]	; (2fa4 <_dtoa_r+0x720>)
    2d16:	00db      	lsls	r3, r3, #3
    2d18:	2a00      	cmp	r2, #0
    2d1a:	d049      	beq.n	2db0 <_dtoa_r+0x52c>
    2d1c:	18cb      	adds	r3, r1, r3
    2d1e:	681a      	ldr	r2, [r3, #0]
    2d20:	685b      	ldr	r3, [r3, #4]
    2d22:	2000      	movs	r0, #0
    2d24:	49a0      	ldr	r1, [pc, #640]	; (2fa8 <_dtoa_r+0x724>)
    2d26:	f002 f905 	bl	4f34 <__aeabi_ddiv>
    2d2a:	002b      	movs	r3, r5
    2d2c:	0022      	movs	r2, r4
    2d2e:	f002 ff9f 	bl	5c70 <__aeabi_dsub>
    2d32:	9012      	str	r0, [sp, #72]	; 0x48
    2d34:	9113      	str	r1, [sp, #76]	; 0x4c
    2d36:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    2d38:	9806      	ldr	r0, [sp, #24]
    2d3a:	9907      	ldr	r1, [sp, #28]
    2d3c:	f003 fb0c 	bl	6358 <__aeabi_d2iz>
    2d40:	0004      	movs	r4, r0
    2d42:	f003 fb3f 	bl	63c4 <__aeabi_i2d>
    2d46:	0002      	movs	r2, r0
    2d48:	000b      	movs	r3, r1
    2d4a:	9806      	ldr	r0, [sp, #24]
    2d4c:	9907      	ldr	r1, [sp, #28]
    2d4e:	f002 ff8f 	bl	5c70 <__aeabi_dsub>
    2d52:	3501      	adds	r5, #1
    2d54:	1e6b      	subs	r3, r5, #1
    2d56:	3430      	adds	r4, #48	; 0x30
    2d58:	701c      	strb	r4, [r3, #0]
    2d5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
    2d5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    2d5e:	9006      	str	r0, [sp, #24]
    2d60:	9107      	str	r1, [sp, #28]
    2d62:	f001 fd67 	bl	4834 <__aeabi_dcmplt>
    2d66:	2800      	cmp	r0, #0
    2d68:	d000      	beq.n	2d6c <_dtoa_r+0x4e8>
    2d6a:	e32e      	b.n	33ca <_dtoa_r+0xb46>
    2d6c:	9a06      	ldr	r2, [sp, #24]
    2d6e:	9b07      	ldr	r3, [sp, #28]
    2d70:	2000      	movs	r0, #0
    2d72:	4986      	ldr	r1, [pc, #536]	; (2f8c <_dtoa_r+0x708>)
    2d74:	f002 ff7c 	bl	5c70 <__aeabi_dsub>
    2d78:	9a12      	ldr	r2, [sp, #72]	; 0x48
    2d7a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    2d7c:	f001 fd5a 	bl	4834 <__aeabi_dcmplt>
    2d80:	2800      	cmp	r0, #0
    2d82:	d000      	beq.n	2d86 <_dtoa_r+0x502>
    2d84:	e0c7      	b.n	2f16 <_dtoa_r+0x692>
    2d86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2d88:	1aeb      	subs	r3, r5, r3
    2d8a:	42b3      	cmp	r3, r6
    2d8c:	da5b      	bge.n	2e46 <_dtoa_r+0x5c2>
    2d8e:	9812      	ldr	r0, [sp, #72]	; 0x48
    2d90:	9913      	ldr	r1, [sp, #76]	; 0x4c
    2d92:	2200      	movs	r2, #0
    2d94:	4b7e      	ldr	r3, [pc, #504]	; (2f90 <_dtoa_r+0x70c>)
    2d96:	f002 fcf1 	bl	577c <__aeabi_dmul>
    2d9a:	2200      	movs	r2, #0
    2d9c:	9012      	str	r0, [sp, #72]	; 0x48
    2d9e:	9113      	str	r1, [sp, #76]	; 0x4c
    2da0:	9806      	ldr	r0, [sp, #24]
    2da2:	9907      	ldr	r1, [sp, #28]
    2da4:	4b7a      	ldr	r3, [pc, #488]	; (2f90 <_dtoa_r+0x70c>)
    2da6:	f002 fce9 	bl	577c <__aeabi_dmul>
    2daa:	9006      	str	r0, [sp, #24]
    2dac:	9107      	str	r1, [sp, #28]
    2dae:	e7c3      	b.n	2d38 <_dtoa_r+0x4b4>
    2db0:	18c9      	adds	r1, r1, r3
    2db2:	0022      	movs	r2, r4
    2db4:	6808      	ldr	r0, [r1, #0]
    2db6:	6849      	ldr	r1, [r1, #4]
    2db8:	002b      	movs	r3, r5
    2dba:	f002 fcdf 	bl	577c <__aeabi_dmul>
    2dbe:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    2dc0:	9012      	str	r0, [sp, #72]	; 0x48
    2dc2:	9113      	str	r1, [sp, #76]	; 0x4c
    2dc4:	19a5      	adds	r5, r4, r6
    2dc6:	9806      	ldr	r0, [sp, #24]
    2dc8:	9907      	ldr	r1, [sp, #28]
    2dca:	f003 fac5 	bl	6358 <__aeabi_d2iz>
    2dce:	0006      	movs	r6, r0
    2dd0:	f003 faf8 	bl	63c4 <__aeabi_i2d>
    2dd4:	0002      	movs	r2, r0
    2dd6:	000b      	movs	r3, r1
    2dd8:	9806      	ldr	r0, [sp, #24]
    2dda:	9907      	ldr	r1, [sp, #28]
    2ddc:	f002 ff48 	bl	5c70 <__aeabi_dsub>
    2de0:	3630      	adds	r6, #48	; 0x30
    2de2:	7026      	strb	r6, [r4, #0]
    2de4:	3401      	adds	r4, #1
    2de6:	9006      	str	r0, [sp, #24]
    2de8:	9107      	str	r1, [sp, #28]
    2dea:	2200      	movs	r2, #0
    2dec:	42a5      	cmp	r5, r4
    2dee:	d122      	bne.n	2e36 <_dtoa_r+0x5b2>
    2df0:	4b6d      	ldr	r3, [pc, #436]	; (2fa8 <_dtoa_r+0x724>)
    2df2:	9812      	ldr	r0, [sp, #72]	; 0x48
    2df4:	9913      	ldr	r1, [sp, #76]	; 0x4c
    2df6:	f001 fd71 	bl	48dc <__aeabi_dadd>
    2dfa:	0002      	movs	r2, r0
    2dfc:	000b      	movs	r3, r1
    2dfe:	9806      	ldr	r0, [sp, #24]
    2e00:	9907      	ldr	r1, [sp, #28]
    2e02:	f001 fd2b 	bl	485c <__aeabi_dcmpgt>
    2e06:	2800      	cmp	r0, #0
    2e08:	d000      	beq.n	2e0c <_dtoa_r+0x588>
    2e0a:	e084      	b.n	2f16 <_dtoa_r+0x692>
    2e0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
    2e0e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    2e10:	2000      	movs	r0, #0
    2e12:	4965      	ldr	r1, [pc, #404]	; (2fa8 <_dtoa_r+0x724>)
    2e14:	f002 ff2c 	bl	5c70 <__aeabi_dsub>
    2e18:	0002      	movs	r2, r0
    2e1a:	000b      	movs	r3, r1
    2e1c:	9806      	ldr	r0, [sp, #24]
    2e1e:	9907      	ldr	r1, [sp, #28]
    2e20:	f001 fd08 	bl	4834 <__aeabi_dcmplt>
    2e24:	2800      	cmp	r0, #0
    2e26:	d00e      	beq.n	2e46 <_dtoa_r+0x5c2>
    2e28:	1e6b      	subs	r3, r5, #1
    2e2a:	781a      	ldrb	r2, [r3, #0]
    2e2c:	2a30      	cmp	r2, #48	; 0x30
    2e2e:	d000      	beq.n	2e32 <_dtoa_r+0x5ae>
    2e30:	e2cb      	b.n	33ca <_dtoa_r+0xb46>
    2e32:	001d      	movs	r5, r3
    2e34:	e7f8      	b.n	2e28 <_dtoa_r+0x5a4>
    2e36:	9806      	ldr	r0, [sp, #24]
    2e38:	9907      	ldr	r1, [sp, #28]
    2e3a:	4b55      	ldr	r3, [pc, #340]	; (2f90 <_dtoa_r+0x70c>)
    2e3c:	f002 fc9e 	bl	577c <__aeabi_dmul>
    2e40:	9006      	str	r0, [sp, #24]
    2e42:	9107      	str	r1, [sp, #28]
    2e44:	e7bf      	b.n	2dc6 <_dtoa_r+0x542>
    2e46:	9b14      	ldr	r3, [sp, #80]	; 0x50
    2e48:	9c15      	ldr	r4, [sp, #84]	; 0x54
    2e4a:	9306      	str	r3, [sp, #24]
    2e4c:	9407      	str	r4, [sp, #28]
    2e4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    2e50:	2b00      	cmp	r3, #0
    2e52:	da00      	bge.n	2e56 <_dtoa_r+0x5d2>
    2e54:	e081      	b.n	2f5a <_dtoa_r+0x6d6>
    2e56:	9a03      	ldr	r2, [sp, #12]
    2e58:	2a0e      	cmp	r2, #14
    2e5a:	dd00      	ble.n	2e5e <_dtoa_r+0x5da>
    2e5c:	e07d      	b.n	2f5a <_dtoa_r+0x6d6>
    2e5e:	00d3      	lsls	r3, r2, #3
    2e60:	4a50      	ldr	r2, [pc, #320]	; (2fa4 <_dtoa_r+0x720>)
    2e62:	18d3      	adds	r3, r2, r3
    2e64:	685c      	ldr	r4, [r3, #4]
    2e66:	681b      	ldr	r3, [r3, #0]
    2e68:	9308      	str	r3, [sp, #32]
    2e6a:	9409      	str	r4, [sp, #36]	; 0x24
    2e6c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    2e6e:	2b00      	cmp	r3, #0
    2e70:	da15      	bge.n	2e9e <_dtoa_r+0x61a>
    2e72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2e74:	2b00      	cmp	r3, #0
    2e76:	dc12      	bgt.n	2e9e <_dtoa_r+0x61a>
    2e78:	d000      	beq.n	2e7c <_dtoa_r+0x5f8>
    2e7a:	e188      	b.n	318e <_dtoa_r+0x90a>
    2e7c:	9808      	ldr	r0, [sp, #32]
    2e7e:	9909      	ldr	r1, [sp, #36]	; 0x24
    2e80:	2200      	movs	r2, #0
    2e82:	4b46      	ldr	r3, [pc, #280]	; (2f9c <_dtoa_r+0x718>)
    2e84:	f002 fc7a 	bl	577c <__aeabi_dmul>
    2e88:	9a06      	ldr	r2, [sp, #24]
    2e8a:	9b07      	ldr	r3, [sp, #28]
    2e8c:	f001 fcf0 	bl	4870 <__aeabi_dcmpge>
    2e90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2e92:	9308      	str	r3, [sp, #32]
    2e94:	001e      	movs	r6, r3
    2e96:	2800      	cmp	r0, #0
    2e98:	d000      	beq.n	2e9c <_dtoa_r+0x618>
    2e9a:	e17b      	b.n	3194 <_dtoa_r+0x910>
    2e9c:	e182      	b.n	31a4 <_dtoa_r+0x920>
    2e9e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    2ea0:	9e06      	ldr	r6, [sp, #24]
    2ea2:	9f07      	ldr	r7, [sp, #28]
    2ea4:	9a08      	ldr	r2, [sp, #32]
    2ea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2ea8:	0030      	movs	r0, r6
    2eaa:	0039      	movs	r1, r7
    2eac:	f002 f842 	bl	4f34 <__aeabi_ddiv>
    2eb0:	f003 fa52 	bl	6358 <__aeabi_d2iz>
    2eb4:	0004      	movs	r4, r0
    2eb6:	f003 fa85 	bl	63c4 <__aeabi_i2d>
    2eba:	9a08      	ldr	r2, [sp, #32]
    2ebc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2ebe:	f002 fc5d 	bl	577c <__aeabi_dmul>
    2ec2:	0002      	movs	r2, r0
    2ec4:	000b      	movs	r3, r1
    2ec6:	0030      	movs	r0, r6
    2ec8:	0039      	movs	r1, r7
    2eca:	f002 fed1 	bl	5c70 <__aeabi_dsub>
    2ece:	0022      	movs	r2, r4
    2ed0:	3501      	adds	r5, #1
    2ed2:	1e6b      	subs	r3, r5, #1
    2ed4:	3230      	adds	r2, #48	; 0x30
    2ed6:	701a      	strb	r2, [r3, #0]
    2ed8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2eda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2edc:	1aeb      	subs	r3, r5, r3
    2ede:	429a      	cmp	r2, r3
    2ee0:	d12e      	bne.n	2f40 <_dtoa_r+0x6bc>
    2ee2:	0002      	movs	r2, r0
    2ee4:	000b      	movs	r3, r1
    2ee6:	f001 fcf9 	bl	48dc <__aeabi_dadd>
    2eea:	0006      	movs	r6, r0
    2eec:	000f      	movs	r7, r1
    2eee:	0002      	movs	r2, r0
    2ef0:	000b      	movs	r3, r1
    2ef2:	9808      	ldr	r0, [sp, #32]
    2ef4:	9909      	ldr	r1, [sp, #36]	; 0x24
    2ef6:	f001 fc9d 	bl	4834 <__aeabi_dcmplt>
    2efa:	2800      	cmp	r0, #0
    2efc:	d10f      	bne.n	2f1e <_dtoa_r+0x69a>
    2efe:	9808      	ldr	r0, [sp, #32]
    2f00:	9909      	ldr	r1, [sp, #36]	; 0x24
    2f02:	0032      	movs	r2, r6
    2f04:	003b      	movs	r3, r7
    2f06:	f001 fc8f 	bl	4828 <__aeabi_dcmpeq>
    2f0a:	2800      	cmp	r0, #0
    2f0c:	d100      	bne.n	2f10 <_dtoa_r+0x68c>
    2f0e:	e25e      	b.n	33ce <_dtoa_r+0xb4a>
    2f10:	07e3      	lsls	r3, r4, #31
    2f12:	d404      	bmi.n	2f1e <_dtoa_r+0x69a>
    2f14:	e25b      	b.n	33ce <_dtoa_r+0xb4a>
    2f16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2f18:	9303      	str	r3, [sp, #12]
    2f1a:	e000      	b.n	2f1e <_dtoa_r+0x69a>
    2f1c:	001d      	movs	r5, r3
    2f1e:	1e6b      	subs	r3, r5, #1
    2f20:	781a      	ldrb	r2, [r3, #0]
    2f22:	2a39      	cmp	r2, #57	; 0x39
    2f24:	d108      	bne.n	2f38 <_dtoa_r+0x6b4>
    2f26:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    2f28:	429a      	cmp	r2, r3
    2f2a:	d1f7      	bne.n	2f1c <_dtoa_r+0x698>
    2f2c:	9a03      	ldr	r2, [sp, #12]
    2f2e:	990d      	ldr	r1, [sp, #52]	; 0x34
    2f30:	3201      	adds	r2, #1
    2f32:	9203      	str	r2, [sp, #12]
    2f34:	2230      	movs	r2, #48	; 0x30
    2f36:	700a      	strb	r2, [r1, #0]
    2f38:	781a      	ldrb	r2, [r3, #0]
    2f3a:	3201      	adds	r2, #1
    2f3c:	701a      	strb	r2, [r3, #0]
    2f3e:	e246      	b.n	33ce <_dtoa_r+0xb4a>
    2f40:	2200      	movs	r2, #0
    2f42:	4b13      	ldr	r3, [pc, #76]	; (2f90 <_dtoa_r+0x70c>)
    2f44:	f002 fc1a 	bl	577c <__aeabi_dmul>
    2f48:	2200      	movs	r2, #0
    2f4a:	2300      	movs	r3, #0
    2f4c:	0006      	movs	r6, r0
    2f4e:	000f      	movs	r7, r1
    2f50:	f001 fc6a 	bl	4828 <__aeabi_dcmpeq>
    2f54:	2800      	cmp	r0, #0
    2f56:	d0a5      	beq.n	2ea4 <_dtoa_r+0x620>
    2f58:	e239      	b.n	33ce <_dtoa_r+0xb4a>
    2f5a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2f5c:	2a00      	cmp	r2, #0
    2f5e:	d044      	beq.n	2fea <_dtoa_r+0x766>
    2f60:	9a22      	ldr	r2, [sp, #136]	; 0x88
    2f62:	2a01      	cmp	r2, #1
    2f64:	dc0b      	bgt.n	2f7e <_dtoa_r+0x6fa>
    2f66:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    2f68:	2a00      	cmp	r2, #0
    2f6a:	d002      	beq.n	2f72 <_dtoa_r+0x6ee>
    2f6c:	4a0f      	ldr	r2, [pc, #60]	; (2fac <_dtoa_r+0x728>)
    2f6e:	189b      	adds	r3, r3, r2
    2f70:	e002      	b.n	2f78 <_dtoa_r+0x6f4>
    2f72:	2336      	movs	r3, #54	; 0x36
    2f74:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    2f76:	1a9b      	subs	r3, r3, r2
    2f78:	9d08      	ldr	r5, [sp, #32]
    2f7a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    2f7c:	e029      	b.n	2fd2 <_dtoa_r+0x74e>
    2f7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2f80:	1e5d      	subs	r5, r3, #1
    2f82:	9b08      	ldr	r3, [sp, #32]
    2f84:	42ab      	cmp	r3, r5
    2f86:	db13      	blt.n	2fb0 <_dtoa_r+0x72c>
    2f88:	1b5d      	subs	r5, r3, r5
    2f8a:	e018      	b.n	2fbe <_dtoa_r+0x73a>
    2f8c:	3ff00000 	.word	0x3ff00000
    2f90:	40240000 	.word	0x40240000
    2f94:	401c0000 	.word	0x401c0000
    2f98:	fcc00000 	.word	0xfcc00000
    2f9c:	40140000 	.word	0x40140000
    2fa0:	7cc00000 	.word	0x7cc00000
    2fa4:	00006800 	.word	0x00006800
    2fa8:	3fe00000 	.word	0x3fe00000
    2fac:	00000433 	.word	0x00000433
    2fb0:	9b08      	ldr	r3, [sp, #32]
    2fb2:	9508      	str	r5, [sp, #32]
    2fb4:	1aea      	subs	r2, r5, r3
    2fb6:	2500      	movs	r5, #0
    2fb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
    2fba:	189b      	adds	r3, r3, r2
    2fbc:	9311      	str	r3, [sp, #68]	; 0x44
    2fbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2fc0:	2b00      	cmp	r3, #0
    2fc2:	da04      	bge.n	2fce <_dtoa_r+0x74a>
    2fc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2fc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2fc8:	1a9c      	subs	r4, r3, r2
    2fca:	2300      	movs	r3, #0
    2fcc:	e001      	b.n	2fd2 <_dtoa_r+0x74e>
    2fce:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    2fd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2fd2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2fd4:	2101      	movs	r1, #1
    2fd6:	18d2      	adds	r2, r2, r3
    2fd8:	920b      	str	r2, [sp, #44]	; 0x2c
    2fda:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2fdc:	9804      	ldr	r0, [sp, #16]
    2fde:	18d3      	adds	r3, r2, r3
    2fe0:	930c      	str	r3, [sp, #48]	; 0x30
    2fe2:	f000 fcf2 	bl	39ca <__i2b>
    2fe6:	0006      	movs	r6, r0
    2fe8:	e002      	b.n	2ff0 <_dtoa_r+0x76c>
    2fea:	9d08      	ldr	r5, [sp, #32]
    2fec:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    2fee:	9e10      	ldr	r6, [sp, #64]	; 0x40
    2ff0:	2c00      	cmp	r4, #0
    2ff2:	d00e      	beq.n	3012 <_dtoa_r+0x78e>
    2ff4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2ff6:	2b00      	cmp	r3, #0
    2ff8:	dd0b      	ble.n	3012 <_dtoa_r+0x78e>
    2ffa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2ffc:	1e23      	subs	r3, r4, #0
    2ffe:	4293      	cmp	r3, r2
    3000:	dd00      	ble.n	3004 <_dtoa_r+0x780>
    3002:	0013      	movs	r3, r2
    3004:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3006:	1ae4      	subs	r4, r4, r3
    3008:	1ad2      	subs	r2, r2, r3
    300a:	920b      	str	r2, [sp, #44]	; 0x2c
    300c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    300e:	1ad3      	subs	r3, r2, r3
    3010:	930c      	str	r3, [sp, #48]	; 0x30
    3012:	9b08      	ldr	r3, [sp, #32]
    3014:	2b00      	cmp	r3, #0
    3016:	dd20      	ble.n	305a <_dtoa_r+0x7d6>
    3018:	9b10      	ldr	r3, [sp, #64]	; 0x40
    301a:	2b00      	cmp	r3, #0
    301c:	d017      	beq.n	304e <_dtoa_r+0x7ca>
    301e:	2d00      	cmp	r5, #0
    3020:	d011      	beq.n	3046 <_dtoa_r+0x7c2>
    3022:	0031      	movs	r1, r6
    3024:	002a      	movs	r2, r5
    3026:	9804      	ldr	r0, [sp, #16]
    3028:	f000 fd62 	bl	3af0 <__pow5mult>
    302c:	9a05      	ldr	r2, [sp, #20]
    302e:	0001      	movs	r1, r0
    3030:	0006      	movs	r6, r0
    3032:	9804      	ldr	r0, [sp, #16]
    3034:	f000 fcd2 	bl	39dc <__multiply>
    3038:	9905      	ldr	r1, [sp, #20]
    303a:	900e      	str	r0, [sp, #56]	; 0x38
    303c:	9804      	ldr	r0, [sp, #16]
    303e:	f000 fc24 	bl	388a <_Bfree>
    3042:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    3044:	9305      	str	r3, [sp, #20]
    3046:	9b08      	ldr	r3, [sp, #32]
    3048:	1b5a      	subs	r2, r3, r5
    304a:	d006      	beq.n	305a <_dtoa_r+0x7d6>
    304c:	e000      	b.n	3050 <_dtoa_r+0x7cc>
    304e:	9a08      	ldr	r2, [sp, #32]
    3050:	9905      	ldr	r1, [sp, #20]
    3052:	9804      	ldr	r0, [sp, #16]
    3054:	f000 fd4c 	bl	3af0 <__pow5mult>
    3058:	9005      	str	r0, [sp, #20]
    305a:	2101      	movs	r1, #1
    305c:	9804      	ldr	r0, [sp, #16]
    305e:	f000 fcb4 	bl	39ca <__i2b>
    3062:	9b11      	ldr	r3, [sp, #68]	; 0x44
    3064:	9008      	str	r0, [sp, #32]
    3066:	2b00      	cmp	r3, #0
    3068:	d100      	bne.n	306c <_dtoa_r+0x7e8>
    306a:	e1c0      	b.n	33ee <_dtoa_r+0xb6a>
    306c:	001a      	movs	r2, r3
    306e:	0001      	movs	r1, r0
    3070:	9804      	ldr	r0, [sp, #16]
    3072:	f000 fd3d 	bl	3af0 <__pow5mult>
    3076:	9b22      	ldr	r3, [sp, #136]	; 0x88
    3078:	9008      	str	r0, [sp, #32]
    307a:	2b01      	cmp	r3, #1
    307c:	dc17      	bgt.n	30ae <_dtoa_r+0x82a>
    307e:	2500      	movs	r5, #0
    3080:	9b06      	ldr	r3, [sp, #24]
    3082:	42ab      	cmp	r3, r5
    3084:	d10e      	bne.n	30a4 <_dtoa_r+0x820>
    3086:	9b07      	ldr	r3, [sp, #28]
    3088:	031b      	lsls	r3, r3, #12
    308a:	42ab      	cmp	r3, r5
    308c:	d10a      	bne.n	30a4 <_dtoa_r+0x820>
    308e:	9b19      	ldr	r3, [sp, #100]	; 0x64
    3090:	9a07      	ldr	r2, [sp, #28]
    3092:	4213      	tst	r3, r2
    3094:	d006      	beq.n	30a4 <_dtoa_r+0x820>
    3096:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    3098:	3501      	adds	r5, #1
    309a:	3301      	adds	r3, #1
    309c:	930b      	str	r3, [sp, #44]	; 0x2c
    309e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    30a0:	3301      	adds	r3, #1
    30a2:	930c      	str	r3, [sp, #48]	; 0x30
    30a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    30a6:	2001      	movs	r0, #1
    30a8:	2b00      	cmp	r3, #0
    30aa:	d00d      	beq.n	30c8 <_dtoa_r+0x844>
    30ac:	e000      	b.n	30b0 <_dtoa_r+0x82c>
    30ae:	2500      	movs	r5, #0
    30b0:	9b08      	ldr	r3, [sp, #32]
    30b2:	9a08      	ldr	r2, [sp, #32]
    30b4:	691b      	ldr	r3, [r3, #16]
    30b6:	930e      	str	r3, [sp, #56]	; 0x38
    30b8:	3303      	adds	r3, #3
    30ba:	009b      	lsls	r3, r3, #2
    30bc:	18d3      	adds	r3, r2, r3
    30be:	6858      	ldr	r0, [r3, #4]
    30c0:	f000 fc39 	bl	3936 <__hi0bits>
    30c4:	2320      	movs	r3, #32
    30c6:	1a18      	subs	r0, r3, r0
    30c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    30ca:	18c0      	adds	r0, r0, r3
    30cc:	231f      	movs	r3, #31
    30ce:	4018      	ands	r0, r3
    30d0:	d009      	beq.n	30e6 <_dtoa_r+0x862>
    30d2:	3301      	adds	r3, #1
    30d4:	1a1b      	subs	r3, r3, r0
    30d6:	2b04      	cmp	r3, #4
    30d8:	dd02      	ble.n	30e0 <_dtoa_r+0x85c>
    30da:	231c      	movs	r3, #28
    30dc:	1a18      	subs	r0, r3, r0
    30de:	e003      	b.n	30e8 <_dtoa_r+0x864>
    30e0:	2b04      	cmp	r3, #4
    30e2:	d008      	beq.n	30f6 <_dtoa_r+0x872>
    30e4:	0018      	movs	r0, r3
    30e6:	301c      	adds	r0, #28
    30e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    30ea:	1824      	adds	r4, r4, r0
    30ec:	181b      	adds	r3, r3, r0
    30ee:	930b      	str	r3, [sp, #44]	; 0x2c
    30f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    30f2:	181b      	adds	r3, r3, r0
    30f4:	930c      	str	r3, [sp, #48]	; 0x30
    30f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    30f8:	2b00      	cmp	r3, #0
    30fa:	dd05      	ble.n	3108 <_dtoa_r+0x884>
    30fc:	001a      	movs	r2, r3
    30fe:	9905      	ldr	r1, [sp, #20]
    3100:	9804      	ldr	r0, [sp, #16]
    3102:	f000 fd49 	bl	3b98 <__lshift>
    3106:	9005      	str	r0, [sp, #20]
    3108:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    310a:	2b00      	cmp	r3, #0
    310c:	dd05      	ble.n	311a <_dtoa_r+0x896>
    310e:	001a      	movs	r2, r3
    3110:	9908      	ldr	r1, [sp, #32]
    3112:	9804      	ldr	r0, [sp, #16]
    3114:	f000 fd40 	bl	3b98 <__lshift>
    3118:	9008      	str	r0, [sp, #32]
    311a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    311c:	2b00      	cmp	r3, #0
    311e:	d01d      	beq.n	315c <_dtoa_r+0x8d8>
    3120:	9908      	ldr	r1, [sp, #32]
    3122:	9805      	ldr	r0, [sp, #20]
    3124:	f000 fd8a 	bl	3c3c <__mcmp>
    3128:	2800      	cmp	r0, #0
    312a:	da17      	bge.n	315c <_dtoa_r+0x8d8>
    312c:	9b03      	ldr	r3, [sp, #12]
    312e:	220a      	movs	r2, #10
    3130:	3b01      	subs	r3, #1
    3132:	9303      	str	r3, [sp, #12]
    3134:	9905      	ldr	r1, [sp, #20]
    3136:	2300      	movs	r3, #0
    3138:	9804      	ldr	r0, [sp, #16]
    313a:	f000 fbbf 	bl	38bc <__multadd>
    313e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3140:	9005      	str	r0, [sp, #20]
    3142:	2b00      	cmp	r3, #0
    3144:	d100      	bne.n	3148 <_dtoa_r+0x8c4>
    3146:	e159      	b.n	33fc <_dtoa_r+0xb78>
    3148:	0031      	movs	r1, r6
    314a:	2300      	movs	r3, #0
    314c:	220a      	movs	r2, #10
    314e:	9804      	ldr	r0, [sp, #16]
    3150:	f000 fbb4 	bl	38bc <__multadd>
    3154:	0006      	movs	r6, r0
    3156:	2f00      	cmp	r7, #0
    3158:	dc37      	bgt.n	31ca <_dtoa_r+0x946>
    315a:	e033      	b.n	31c4 <_dtoa_r+0x940>
    315c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    315e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    3160:	2b00      	cmp	r3, #0
    3162:	dc2a      	bgt.n	31ba <_dtoa_r+0x936>
    3164:	9b22      	ldr	r3, [sp, #136]	; 0x88
    3166:	2b02      	cmp	r3, #2
    3168:	dd27      	ble.n	31ba <_dtoa_r+0x936>
    316a:	2f00      	cmp	r7, #0
    316c:	d112      	bne.n	3194 <_dtoa_r+0x910>
    316e:	9908      	ldr	r1, [sp, #32]
    3170:	003b      	movs	r3, r7
    3172:	2205      	movs	r2, #5
    3174:	9804      	ldr	r0, [sp, #16]
    3176:	f000 fba1 	bl	38bc <__multadd>
    317a:	9008      	str	r0, [sp, #32]
    317c:	0001      	movs	r1, r0
    317e:	9805      	ldr	r0, [sp, #20]
    3180:	f000 fd5c 	bl	3c3c <__mcmp>
    3184:	2800      	cmp	r0, #0
    3186:	dc0d      	bgt.n	31a4 <_dtoa_r+0x920>
    3188:	e004      	b.n	3194 <_dtoa_r+0x910>
    318a:	9608      	str	r6, [sp, #32]
    318c:	e002      	b.n	3194 <_dtoa_r+0x910>
    318e:	2300      	movs	r3, #0
    3190:	001e      	movs	r6, r3
    3192:	9308      	str	r3, [sp, #32]
    3194:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    3196:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    3198:	43db      	mvns	r3, r3
    319a:	9303      	str	r3, [sp, #12]
    319c:	e00a      	b.n	31b4 <_dtoa_r+0x930>
    319e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    31a0:	9608      	str	r6, [sp, #32]
    31a2:	9303      	str	r3, [sp, #12]
    31a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    31a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    31a8:	1c5d      	adds	r5, r3, #1
    31aa:	2331      	movs	r3, #49	; 0x31
    31ac:	7013      	strb	r3, [r2, #0]
    31ae:	9b03      	ldr	r3, [sp, #12]
    31b0:	3301      	adds	r3, #1
    31b2:	9303      	str	r3, [sp, #12]
    31b4:	960a      	str	r6, [sp, #40]	; 0x28
    31b6:	2600      	movs	r6, #0
    31b8:	e0f3      	b.n	33a2 <_dtoa_r+0xb1e>
    31ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
    31bc:	2b00      	cmp	r3, #0
    31be:	d104      	bne.n	31ca <_dtoa_r+0x946>
    31c0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    31c2:	e0b5      	b.n	3330 <_dtoa_r+0xaac>
    31c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
    31c6:	2b02      	cmp	r3, #2
    31c8:	dccf      	bgt.n	316a <_dtoa_r+0x8e6>
    31ca:	2c00      	cmp	r4, #0
    31cc:	dd05      	ble.n	31da <_dtoa_r+0x956>
    31ce:	0031      	movs	r1, r6
    31d0:	0022      	movs	r2, r4
    31d2:	9804      	ldr	r0, [sp, #16]
    31d4:	f000 fce0 	bl	3b98 <__lshift>
    31d8:	0006      	movs	r6, r0
    31da:	960a      	str	r6, [sp, #40]	; 0x28
    31dc:	2d00      	cmp	r5, #0
    31de:	d012      	beq.n	3206 <_dtoa_r+0x982>
    31e0:	6871      	ldr	r1, [r6, #4]
    31e2:	9804      	ldr	r0, [sp, #16]
    31e4:	f000 fb19 	bl	381a <_Balloc>
    31e8:	0031      	movs	r1, r6
    31ea:	0004      	movs	r4, r0
    31ec:	6933      	ldr	r3, [r6, #16]
    31ee:	310c      	adds	r1, #12
    31f0:	1c9a      	adds	r2, r3, #2
    31f2:	0092      	lsls	r2, r2, #2
    31f4:	300c      	adds	r0, #12
    31f6:	f7fe fd5b 	bl	1cb0 <memcpy>
    31fa:	2201      	movs	r2, #1
    31fc:	0021      	movs	r1, r4
    31fe:	9804      	ldr	r0, [sp, #16]
    3200:	f000 fcca 	bl	3b98 <__lshift>
    3204:	900a      	str	r0, [sp, #40]	; 0x28
    3206:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3208:	1e7d      	subs	r5, r7, #1
    320a:	930b      	str	r3, [sp, #44]	; 0x2c
    320c:	195b      	adds	r3, r3, r5
    320e:	930e      	str	r3, [sp, #56]	; 0x38
    3210:	9908      	ldr	r1, [sp, #32]
    3212:	9805      	ldr	r0, [sp, #20]
    3214:	f7ff faaf 	bl	2776 <quorem>
    3218:	0031      	movs	r1, r6
    321a:	9010      	str	r0, [sp, #64]	; 0x40
    321c:	0004      	movs	r4, r0
    321e:	9805      	ldr	r0, [sp, #20]
    3220:	f000 fd0c 	bl	3c3c <__mcmp>
    3224:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3226:	0005      	movs	r5, r0
    3228:	9908      	ldr	r1, [sp, #32]
    322a:	9804      	ldr	r0, [sp, #16]
    322c:	f000 fd21 	bl	3c72 <__mdiff>
    3230:	2301      	movs	r3, #1
    3232:	930c      	str	r3, [sp, #48]	; 0x30
    3234:	68c3      	ldr	r3, [r0, #12]
    3236:	3430      	adds	r4, #48	; 0x30
    3238:	0007      	movs	r7, r0
    323a:	2b00      	cmp	r3, #0
    323c:	d104      	bne.n	3248 <_dtoa_r+0x9c4>
    323e:	0001      	movs	r1, r0
    3240:	9805      	ldr	r0, [sp, #20]
    3242:	f000 fcfb 	bl	3c3c <__mcmp>
    3246:	900c      	str	r0, [sp, #48]	; 0x30
    3248:	0039      	movs	r1, r7
    324a:	9804      	ldr	r0, [sp, #16]
    324c:	f000 fb1d 	bl	388a <_Bfree>
    3250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3252:	9a22      	ldr	r2, [sp, #136]	; 0x88
    3254:	4313      	orrs	r3, r2
    3256:	d108      	bne.n	326a <_dtoa_r+0x9e6>
    3258:	9a06      	ldr	r2, [sp, #24]
    325a:	3301      	adds	r3, #1
    325c:	4213      	tst	r3, r2
    325e:	d104      	bne.n	326a <_dtoa_r+0x9e6>
    3260:	2c39      	cmp	r4, #57	; 0x39
    3262:	d02a      	beq.n	32ba <_dtoa_r+0xa36>
    3264:	2d00      	cmp	r5, #0
    3266:	dc1c      	bgt.n	32a2 <_dtoa_r+0xa1e>
    3268:	e01d      	b.n	32a6 <_dtoa_r+0xa22>
    326a:	2d00      	cmp	r5, #0
    326c:	db06      	blt.n	327c <_dtoa_r+0x9f8>
    326e:	9b22      	ldr	r3, [sp, #136]	; 0x88
    3270:	431d      	orrs	r5, r3
    3272:	d11b      	bne.n	32ac <_dtoa_r+0xa28>
    3274:	2301      	movs	r3, #1
    3276:	9a06      	ldr	r2, [sp, #24]
    3278:	4213      	tst	r3, r2
    327a:	d117      	bne.n	32ac <_dtoa_r+0xa28>
    327c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    327e:	2b00      	cmp	r3, #0
    3280:	dd11      	ble.n	32a6 <_dtoa_r+0xa22>
    3282:	9905      	ldr	r1, [sp, #20]
    3284:	2201      	movs	r2, #1
    3286:	9804      	ldr	r0, [sp, #16]
    3288:	f000 fc86 	bl	3b98 <__lshift>
    328c:	9908      	ldr	r1, [sp, #32]
    328e:	9005      	str	r0, [sp, #20]
    3290:	f000 fcd4 	bl	3c3c <__mcmp>
    3294:	2800      	cmp	r0, #0
    3296:	dc02      	bgt.n	329e <_dtoa_r+0xa1a>
    3298:	d105      	bne.n	32a6 <_dtoa_r+0xa22>
    329a:	07e3      	lsls	r3, r4, #31
    329c:	d503      	bpl.n	32a6 <_dtoa_r+0xa22>
    329e:	2c39      	cmp	r4, #57	; 0x39
    32a0:	d00b      	beq.n	32ba <_dtoa_r+0xa36>
    32a2:	9c10      	ldr	r4, [sp, #64]	; 0x40
    32a4:	3431      	adds	r4, #49	; 0x31
    32a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    32a8:	1c5d      	adds	r5, r3, #1
    32aa:	e00f      	b.n	32cc <_dtoa_r+0xa48>
    32ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    32ae:	1c5f      	adds	r7, r3, #1
    32b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    32b2:	2b00      	cmp	r3, #0
    32b4:	dd0c      	ble.n	32d0 <_dtoa_r+0xa4c>
    32b6:	2c39      	cmp	r4, #57	; 0x39
    32b8:	d105      	bne.n	32c6 <_dtoa_r+0xa42>
    32ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    32bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    32be:	1c5d      	adds	r5, r3, #1
    32c0:	2339      	movs	r3, #57	; 0x39
    32c2:	7013      	strb	r3, [r2, #0]
    32c4:	e057      	b.n	3376 <_dtoa_r+0xaf2>
    32c6:	003d      	movs	r5, r7
    32c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    32ca:	3401      	adds	r4, #1
    32cc:	701c      	strb	r4, [r3, #0]
    32ce:	e068      	b.n	33a2 <_dtoa_r+0xb1e>
    32d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    32d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    32d4:	003d      	movs	r5, r7
    32d6:	701c      	strb	r4, [r3, #0]
    32d8:	4293      	cmp	r3, r2
    32da:	d03c      	beq.n	3356 <_dtoa_r+0xad2>
    32dc:	2300      	movs	r3, #0
    32de:	220a      	movs	r2, #10
    32e0:	9905      	ldr	r1, [sp, #20]
    32e2:	9804      	ldr	r0, [sp, #16]
    32e4:	f000 faea 	bl	38bc <__multadd>
    32e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    32ea:	9005      	str	r0, [sp, #20]
    32ec:	429e      	cmp	r6, r3
    32ee:	d108      	bne.n	3302 <_dtoa_r+0xa7e>
    32f0:	0031      	movs	r1, r6
    32f2:	2300      	movs	r3, #0
    32f4:	220a      	movs	r2, #10
    32f6:	9804      	ldr	r0, [sp, #16]
    32f8:	f000 fae0 	bl	38bc <__multadd>
    32fc:	0006      	movs	r6, r0
    32fe:	900a      	str	r0, [sp, #40]	; 0x28
    3300:	e00d      	b.n	331e <_dtoa_r+0xa9a>
    3302:	0031      	movs	r1, r6
    3304:	2300      	movs	r3, #0
    3306:	220a      	movs	r2, #10
    3308:	9804      	ldr	r0, [sp, #16]
    330a:	f000 fad7 	bl	38bc <__multadd>
    330e:	2300      	movs	r3, #0
    3310:	0006      	movs	r6, r0
    3312:	220a      	movs	r2, #10
    3314:	990a      	ldr	r1, [sp, #40]	; 0x28
    3316:	9804      	ldr	r0, [sp, #16]
    3318:	f000 fad0 	bl	38bc <__multadd>
    331c:	900a      	str	r0, [sp, #40]	; 0x28
    331e:	970b      	str	r7, [sp, #44]	; 0x2c
    3320:	e776      	b.n	3210 <_dtoa_r+0x98c>
    3322:	2300      	movs	r3, #0
    3324:	220a      	movs	r2, #10
    3326:	9905      	ldr	r1, [sp, #20]
    3328:	9804      	ldr	r0, [sp, #16]
    332a:	f000 fac7 	bl	38bc <__multadd>
    332e:	9005      	str	r0, [sp, #20]
    3330:	9908      	ldr	r1, [sp, #32]
    3332:	9805      	ldr	r0, [sp, #20]
    3334:	f7ff fa1f 	bl	2776 <quorem>
    3338:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    333a:	3030      	adds	r0, #48	; 0x30
    333c:	7028      	strb	r0, [r5, #0]
    333e:	3501      	adds	r5, #1
    3340:	0004      	movs	r4, r0
    3342:	1aeb      	subs	r3, r5, r3
    3344:	42bb      	cmp	r3, r7
    3346:	dbec      	blt.n	3322 <_dtoa_r+0xa9e>
    3348:	1e3d      	subs	r5, r7, #0
    334a:	dc00      	bgt.n	334e <_dtoa_r+0xaca>
    334c:	2501      	movs	r5, #1
    334e:	960a      	str	r6, [sp, #40]	; 0x28
    3350:	2600      	movs	r6, #0
    3352:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3354:	195d      	adds	r5, r3, r5
    3356:	9905      	ldr	r1, [sp, #20]
    3358:	2201      	movs	r2, #1
    335a:	9804      	ldr	r0, [sp, #16]
    335c:	f000 fc1c 	bl	3b98 <__lshift>
    3360:	9908      	ldr	r1, [sp, #32]
    3362:	9005      	str	r0, [sp, #20]
    3364:	f000 fc6a 	bl	3c3c <__mcmp>
    3368:	2800      	cmp	r0, #0
    336a:	dc04      	bgt.n	3376 <_dtoa_r+0xaf2>
    336c:	d113      	bne.n	3396 <_dtoa_r+0xb12>
    336e:	07e3      	lsls	r3, r4, #31
    3370:	d401      	bmi.n	3376 <_dtoa_r+0xaf2>
    3372:	e010      	b.n	3396 <_dtoa_r+0xb12>
    3374:	001d      	movs	r5, r3
    3376:	1e6b      	subs	r3, r5, #1
    3378:	781a      	ldrb	r2, [r3, #0]
    337a:	2a39      	cmp	r2, #57	; 0x39
    337c:	d108      	bne.n	3390 <_dtoa_r+0xb0c>
    337e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3380:	429a      	cmp	r2, r3
    3382:	d1f7      	bne.n	3374 <_dtoa_r+0xaf0>
    3384:	9b03      	ldr	r3, [sp, #12]
    3386:	3301      	adds	r3, #1
    3388:	9303      	str	r3, [sp, #12]
    338a:	2331      	movs	r3, #49	; 0x31
    338c:	7013      	strb	r3, [r2, #0]
    338e:	e008      	b.n	33a2 <_dtoa_r+0xb1e>
    3390:	3201      	adds	r2, #1
    3392:	701a      	strb	r2, [r3, #0]
    3394:	e005      	b.n	33a2 <_dtoa_r+0xb1e>
    3396:	1e6b      	subs	r3, r5, #1
    3398:	781a      	ldrb	r2, [r3, #0]
    339a:	2a30      	cmp	r2, #48	; 0x30
    339c:	d101      	bne.n	33a2 <_dtoa_r+0xb1e>
    339e:	001d      	movs	r5, r3
    33a0:	e7f9      	b.n	3396 <_dtoa_r+0xb12>
    33a2:	9908      	ldr	r1, [sp, #32]
    33a4:	9804      	ldr	r0, [sp, #16]
    33a6:	f000 fa70 	bl	388a <_Bfree>
    33aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    33ac:	2b00      	cmp	r3, #0
    33ae:	d00e      	beq.n	33ce <_dtoa_r+0xb4a>
    33b0:	2e00      	cmp	r6, #0
    33b2:	d005      	beq.n	33c0 <_dtoa_r+0xb3c>
    33b4:	429e      	cmp	r6, r3
    33b6:	d003      	beq.n	33c0 <_dtoa_r+0xb3c>
    33b8:	0031      	movs	r1, r6
    33ba:	9804      	ldr	r0, [sp, #16]
    33bc:	f000 fa65 	bl	388a <_Bfree>
    33c0:	990a      	ldr	r1, [sp, #40]	; 0x28
    33c2:	9804      	ldr	r0, [sp, #16]
    33c4:	f000 fa61 	bl	388a <_Bfree>
    33c8:	e001      	b.n	33ce <_dtoa_r+0xb4a>
    33ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    33cc:	9303      	str	r3, [sp, #12]
    33ce:	9804      	ldr	r0, [sp, #16]
    33d0:	9905      	ldr	r1, [sp, #20]
    33d2:	f000 fa5a 	bl	388a <_Bfree>
    33d6:	2300      	movs	r3, #0
    33d8:	702b      	strb	r3, [r5, #0]
    33da:	9b03      	ldr	r3, [sp, #12]
    33dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
    33de:	3301      	adds	r3, #1
    33e0:	6013      	str	r3, [r2, #0]
    33e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
    33e4:	980d      	ldr	r0, [sp, #52]	; 0x34
    33e6:	2b00      	cmp	r3, #0
    33e8:	d010      	beq.n	340c <_dtoa_r+0xb88>
    33ea:	601d      	str	r5, [r3, #0]
    33ec:	e00e      	b.n	340c <_dtoa_r+0xb88>
    33ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
    33f0:	2b01      	cmp	r3, #1
    33f2:	dc00      	bgt.n	33f6 <_dtoa_r+0xb72>
    33f4:	e643      	b.n	307e <_dtoa_r+0x7fa>
    33f6:	9d11      	ldr	r5, [sp, #68]	; 0x44
    33f8:	2001      	movs	r0, #1
    33fa:	e665      	b.n	30c8 <_dtoa_r+0x844>
    33fc:	2f00      	cmp	r7, #0
    33fe:	dd00      	ble.n	3402 <_dtoa_r+0xb7e>
    3400:	e6de      	b.n	31c0 <_dtoa_r+0x93c>
    3402:	9b22      	ldr	r3, [sp, #136]	; 0x88
    3404:	2b02      	cmp	r3, #2
    3406:	dc00      	bgt.n	340a <_dtoa_r+0xb86>
    3408:	e6da      	b.n	31c0 <_dtoa_r+0x93c>
    340a:	e6ae      	b.n	316a <_dtoa_r+0x8e6>
    340c:	b01d      	add	sp, #116	; 0x74
    340e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003410 <__sflush_r>:
    3410:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3412:	898a      	ldrh	r2, [r1, #12]
    3414:	0005      	movs	r5, r0
    3416:	000c      	movs	r4, r1
    3418:	0713      	lsls	r3, r2, #28
    341a:	d45a      	bmi.n	34d2 <__sflush_r+0xc2>
    341c:	684b      	ldr	r3, [r1, #4]
    341e:	2b00      	cmp	r3, #0
    3420:	dc02      	bgt.n	3428 <__sflush_r+0x18>
    3422:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    3424:	2b00      	cmp	r3, #0
    3426:	dd19      	ble.n	345c <__sflush_r+0x4c>
    3428:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    342a:	2f00      	cmp	r7, #0
    342c:	d016      	beq.n	345c <__sflush_r+0x4c>
    342e:	2300      	movs	r3, #0
    3430:	682e      	ldr	r6, [r5, #0]
    3432:	602b      	str	r3, [r5, #0]
    3434:	2380      	movs	r3, #128	; 0x80
    3436:	015b      	lsls	r3, r3, #5
    3438:	401a      	ands	r2, r3
    343a:	d001      	beq.n	3440 <__sflush_r+0x30>
    343c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    343e:	e014      	b.n	346a <__sflush_r+0x5a>
    3440:	2301      	movs	r3, #1
    3442:	6a21      	ldr	r1, [r4, #32]
    3444:	0028      	movs	r0, r5
    3446:	47b8      	blx	r7
    3448:	1c43      	adds	r3, r0, #1
    344a:	d10e      	bne.n	346a <__sflush_r+0x5a>
    344c:	682b      	ldr	r3, [r5, #0]
    344e:	2b00      	cmp	r3, #0
    3450:	d00b      	beq.n	346a <__sflush_r+0x5a>
    3452:	2b1d      	cmp	r3, #29
    3454:	d001      	beq.n	345a <__sflush_r+0x4a>
    3456:	2b16      	cmp	r3, #22
    3458:	d102      	bne.n	3460 <__sflush_r+0x50>
    345a:	602e      	str	r6, [r5, #0]
    345c:	2000      	movs	r0, #0
    345e:	e05a      	b.n	3516 <__sflush_r+0x106>
    3460:	2240      	movs	r2, #64	; 0x40
    3462:	89a3      	ldrh	r3, [r4, #12]
    3464:	4313      	orrs	r3, r2
    3466:	81a3      	strh	r3, [r4, #12]
    3468:	e055      	b.n	3516 <__sflush_r+0x106>
    346a:	89a3      	ldrh	r3, [r4, #12]
    346c:	075b      	lsls	r3, r3, #29
    346e:	d506      	bpl.n	347e <__sflush_r+0x6e>
    3470:	6863      	ldr	r3, [r4, #4]
    3472:	1ac0      	subs	r0, r0, r3
    3474:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3476:	2b00      	cmp	r3, #0
    3478:	d001      	beq.n	347e <__sflush_r+0x6e>
    347a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    347c:	1ac0      	subs	r0, r0, r3
    347e:	2300      	movs	r3, #0
    3480:	0002      	movs	r2, r0
    3482:	6a21      	ldr	r1, [r4, #32]
    3484:	0028      	movs	r0, r5
    3486:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3488:	47b8      	blx	r7
    348a:	89a3      	ldrh	r3, [r4, #12]
    348c:	1c42      	adds	r2, r0, #1
    348e:	d106      	bne.n	349e <__sflush_r+0x8e>
    3490:	6829      	ldr	r1, [r5, #0]
    3492:	291d      	cmp	r1, #29
    3494:	d83a      	bhi.n	350c <__sflush_r+0xfc>
    3496:	4a20      	ldr	r2, [pc, #128]	; (3518 <__sflush_r+0x108>)
    3498:	40ca      	lsrs	r2, r1
    349a:	07d2      	lsls	r2, r2, #31
    349c:	d536      	bpl.n	350c <__sflush_r+0xfc>
    349e:	2200      	movs	r2, #0
    34a0:	6062      	str	r2, [r4, #4]
    34a2:	6922      	ldr	r2, [r4, #16]
    34a4:	6022      	str	r2, [r4, #0]
    34a6:	04db      	lsls	r3, r3, #19
    34a8:	d505      	bpl.n	34b6 <__sflush_r+0xa6>
    34aa:	1c43      	adds	r3, r0, #1
    34ac:	d102      	bne.n	34b4 <__sflush_r+0xa4>
    34ae:	682b      	ldr	r3, [r5, #0]
    34b0:	2b00      	cmp	r3, #0
    34b2:	d100      	bne.n	34b6 <__sflush_r+0xa6>
    34b4:	6560      	str	r0, [r4, #84]	; 0x54
    34b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    34b8:	602e      	str	r6, [r5, #0]
    34ba:	2900      	cmp	r1, #0
    34bc:	d0ce      	beq.n	345c <__sflush_r+0x4c>
    34be:	0023      	movs	r3, r4
    34c0:	3344      	adds	r3, #68	; 0x44
    34c2:	4299      	cmp	r1, r3
    34c4:	d002      	beq.n	34cc <__sflush_r+0xbc>
    34c6:	0028      	movs	r0, r5
    34c8:	f000 fca0 	bl	3e0c <_free_r>
    34cc:	2000      	movs	r0, #0
    34ce:	6360      	str	r0, [r4, #52]	; 0x34
    34d0:	e021      	b.n	3516 <__sflush_r+0x106>
    34d2:	690f      	ldr	r7, [r1, #16]
    34d4:	2f00      	cmp	r7, #0
    34d6:	d0c1      	beq.n	345c <__sflush_r+0x4c>
    34d8:	680b      	ldr	r3, [r1, #0]
    34da:	600f      	str	r7, [r1, #0]
    34dc:	1bdb      	subs	r3, r3, r7
    34de:	9301      	str	r3, [sp, #4]
    34e0:	2300      	movs	r3, #0
    34e2:	0792      	lsls	r2, r2, #30
    34e4:	d100      	bne.n	34e8 <__sflush_r+0xd8>
    34e6:	694b      	ldr	r3, [r1, #20]
    34e8:	60a3      	str	r3, [r4, #8]
    34ea:	e003      	b.n	34f4 <__sflush_r+0xe4>
    34ec:	9b01      	ldr	r3, [sp, #4]
    34ee:	183f      	adds	r7, r7, r0
    34f0:	1a1b      	subs	r3, r3, r0
    34f2:	9301      	str	r3, [sp, #4]
    34f4:	9b01      	ldr	r3, [sp, #4]
    34f6:	2b00      	cmp	r3, #0
    34f8:	ddb0      	ble.n	345c <__sflush_r+0x4c>
    34fa:	9b01      	ldr	r3, [sp, #4]
    34fc:	003a      	movs	r2, r7
    34fe:	6a21      	ldr	r1, [r4, #32]
    3500:	0028      	movs	r0, r5
    3502:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3504:	47b0      	blx	r6
    3506:	2800      	cmp	r0, #0
    3508:	dcf0      	bgt.n	34ec <__sflush_r+0xdc>
    350a:	89a3      	ldrh	r3, [r4, #12]
    350c:	2240      	movs	r2, #64	; 0x40
    350e:	2001      	movs	r0, #1
    3510:	4313      	orrs	r3, r2
    3512:	81a3      	strh	r3, [r4, #12]
    3514:	4240      	negs	r0, r0
    3516:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3518:	20400001 	.word	0x20400001

0000351c <_fflush_r>:
    351c:	690b      	ldr	r3, [r1, #16]
    351e:	b570      	push	{r4, r5, r6, lr}
    3520:	0005      	movs	r5, r0
    3522:	000c      	movs	r4, r1
    3524:	2b00      	cmp	r3, #0
    3526:	d101      	bne.n	352c <_fflush_r+0x10>
    3528:	2000      	movs	r0, #0
    352a:	e01c      	b.n	3566 <_fflush_r+0x4a>
    352c:	2800      	cmp	r0, #0
    352e:	d004      	beq.n	353a <_fflush_r+0x1e>
    3530:	6983      	ldr	r3, [r0, #24]
    3532:	2b00      	cmp	r3, #0
    3534:	d101      	bne.n	353a <_fflush_r+0x1e>
    3536:	f000 f85f 	bl	35f8 <__sinit>
    353a:	4b0b      	ldr	r3, [pc, #44]	; (3568 <_fflush_r+0x4c>)
    353c:	429c      	cmp	r4, r3
    353e:	d101      	bne.n	3544 <_fflush_r+0x28>
    3540:	686c      	ldr	r4, [r5, #4]
    3542:	e008      	b.n	3556 <_fflush_r+0x3a>
    3544:	4b09      	ldr	r3, [pc, #36]	; (356c <_fflush_r+0x50>)
    3546:	429c      	cmp	r4, r3
    3548:	d101      	bne.n	354e <_fflush_r+0x32>
    354a:	68ac      	ldr	r4, [r5, #8]
    354c:	e003      	b.n	3556 <_fflush_r+0x3a>
    354e:	4b08      	ldr	r3, [pc, #32]	; (3570 <_fflush_r+0x54>)
    3550:	429c      	cmp	r4, r3
    3552:	d100      	bne.n	3556 <_fflush_r+0x3a>
    3554:	68ec      	ldr	r4, [r5, #12]
    3556:	220c      	movs	r2, #12
    3558:	5ea3      	ldrsh	r3, [r4, r2]
    355a:	2b00      	cmp	r3, #0
    355c:	d0e4      	beq.n	3528 <_fflush_r+0xc>
    355e:	0021      	movs	r1, r4
    3560:	0028      	movs	r0, r5
    3562:	f7ff ff55 	bl	3410 <__sflush_r>
    3566:	bd70      	pop	{r4, r5, r6, pc}
    3568:	00006798 	.word	0x00006798
    356c:	000067b8 	.word	0x000067b8
    3570:	000067d8 	.word	0x000067d8

00003574 <_cleanup_r>:
    3574:	b510      	push	{r4, lr}
    3576:	4902      	ldr	r1, [pc, #8]	; (3580 <_cleanup_r+0xc>)
    3578:	f000 f8b0 	bl	36dc <_fwalk_reent>
    357c:	bd10      	pop	{r4, pc}
    357e:	46c0      	nop			; (mov r8, r8)
    3580:	0000351d 	.word	0x0000351d

00003584 <std.isra.0>:
    3584:	2300      	movs	r3, #0
    3586:	b510      	push	{r4, lr}
    3588:	0004      	movs	r4, r0
    358a:	6003      	str	r3, [r0, #0]
    358c:	6043      	str	r3, [r0, #4]
    358e:	6083      	str	r3, [r0, #8]
    3590:	8181      	strh	r1, [r0, #12]
    3592:	6643      	str	r3, [r0, #100]	; 0x64
    3594:	81c2      	strh	r2, [r0, #14]
    3596:	6103      	str	r3, [r0, #16]
    3598:	6143      	str	r3, [r0, #20]
    359a:	6183      	str	r3, [r0, #24]
    359c:	0019      	movs	r1, r3
    359e:	2208      	movs	r2, #8
    35a0:	305c      	adds	r0, #92	; 0x5c
    35a2:	f7fe fb8e 	bl	1cc2 <memset>
    35a6:	4b05      	ldr	r3, [pc, #20]	; (35bc <std.isra.0+0x38>)
    35a8:	6224      	str	r4, [r4, #32]
    35aa:	6263      	str	r3, [r4, #36]	; 0x24
    35ac:	4b04      	ldr	r3, [pc, #16]	; (35c0 <std.isra.0+0x3c>)
    35ae:	62a3      	str	r3, [r4, #40]	; 0x28
    35b0:	4b04      	ldr	r3, [pc, #16]	; (35c4 <std.isra.0+0x40>)
    35b2:	62e3      	str	r3, [r4, #44]	; 0x2c
    35b4:	4b04      	ldr	r3, [pc, #16]	; (35c8 <std.isra.0+0x44>)
    35b6:	6323      	str	r3, [r4, #48]	; 0x30
    35b8:	bd10      	pop	{r4, pc}
    35ba:	46c0      	nop			; (mov r8, r8)
    35bc:	000041f1 	.word	0x000041f1
    35c0:	00004219 	.word	0x00004219
    35c4:	00004251 	.word	0x00004251
    35c8:	0000427d 	.word	0x0000427d

000035cc <__sfmoreglue>:
    35cc:	b570      	push	{r4, r5, r6, lr}
    35ce:	2568      	movs	r5, #104	; 0x68
    35d0:	1e4b      	subs	r3, r1, #1
    35d2:	435d      	muls	r5, r3
    35d4:	000e      	movs	r6, r1
    35d6:	0029      	movs	r1, r5
    35d8:	3174      	adds	r1, #116	; 0x74
    35da:	f000 fc5d 	bl	3e98 <_malloc_r>
    35de:	1e04      	subs	r4, r0, #0
    35e0:	d008      	beq.n	35f4 <__sfmoreglue+0x28>
    35e2:	2100      	movs	r1, #0
    35e4:	002a      	movs	r2, r5
    35e6:	6001      	str	r1, [r0, #0]
    35e8:	6046      	str	r6, [r0, #4]
    35ea:	300c      	adds	r0, #12
    35ec:	60a0      	str	r0, [r4, #8]
    35ee:	3268      	adds	r2, #104	; 0x68
    35f0:	f7fe fb67 	bl	1cc2 <memset>
    35f4:	0020      	movs	r0, r4
    35f6:	bd70      	pop	{r4, r5, r6, pc}

000035f8 <__sinit>:
    35f8:	6983      	ldr	r3, [r0, #24]
    35fa:	b513      	push	{r0, r1, r4, lr}
    35fc:	0004      	movs	r4, r0
    35fe:	2b00      	cmp	r3, #0
    3600:	d128      	bne.n	3654 <__sinit+0x5c>
    3602:	6483      	str	r3, [r0, #72]	; 0x48
    3604:	64c3      	str	r3, [r0, #76]	; 0x4c
    3606:	6503      	str	r3, [r0, #80]	; 0x50
    3608:	4b13      	ldr	r3, [pc, #76]	; (3658 <__sinit+0x60>)
    360a:	4a14      	ldr	r2, [pc, #80]	; (365c <__sinit+0x64>)
    360c:	681b      	ldr	r3, [r3, #0]
    360e:	6282      	str	r2, [r0, #40]	; 0x28
    3610:	9301      	str	r3, [sp, #4]
    3612:	4298      	cmp	r0, r3
    3614:	d101      	bne.n	361a <__sinit+0x22>
    3616:	2301      	movs	r3, #1
    3618:	6183      	str	r3, [r0, #24]
    361a:	0020      	movs	r0, r4
    361c:	f000 f820 	bl	3660 <__sfp>
    3620:	6060      	str	r0, [r4, #4]
    3622:	0020      	movs	r0, r4
    3624:	f000 f81c 	bl	3660 <__sfp>
    3628:	60a0      	str	r0, [r4, #8]
    362a:	0020      	movs	r0, r4
    362c:	f000 f818 	bl	3660 <__sfp>
    3630:	2200      	movs	r2, #0
    3632:	60e0      	str	r0, [r4, #12]
    3634:	2104      	movs	r1, #4
    3636:	6860      	ldr	r0, [r4, #4]
    3638:	f7ff ffa4 	bl	3584 <std.isra.0>
    363c:	2201      	movs	r2, #1
    363e:	2109      	movs	r1, #9
    3640:	68a0      	ldr	r0, [r4, #8]
    3642:	f7ff ff9f 	bl	3584 <std.isra.0>
    3646:	2202      	movs	r2, #2
    3648:	2112      	movs	r1, #18
    364a:	68e0      	ldr	r0, [r4, #12]
    364c:	f7ff ff9a 	bl	3584 <std.isra.0>
    3650:	2301      	movs	r3, #1
    3652:	61a3      	str	r3, [r4, #24]
    3654:	bd13      	pop	{r0, r1, r4, pc}
    3656:	46c0      	nop			; (mov r8, r8)
    3658:	00006750 	.word	0x00006750
    365c:	00003575 	.word	0x00003575

00003660 <__sfp>:
    3660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3662:	4b1d      	ldr	r3, [pc, #116]	; (36d8 <__sfp+0x78>)
    3664:	0006      	movs	r6, r0
    3666:	681d      	ldr	r5, [r3, #0]
    3668:	69ab      	ldr	r3, [r5, #24]
    366a:	2b00      	cmp	r3, #0
    366c:	d102      	bne.n	3674 <__sfp+0x14>
    366e:	0028      	movs	r0, r5
    3670:	f7ff ffc2 	bl	35f8 <__sinit>
    3674:	3548      	adds	r5, #72	; 0x48
    3676:	68ac      	ldr	r4, [r5, #8]
    3678:	686b      	ldr	r3, [r5, #4]
    367a:	3b01      	subs	r3, #1
    367c:	d405      	bmi.n	368a <__sfp+0x2a>
    367e:	220c      	movs	r2, #12
    3680:	5ea7      	ldrsh	r7, [r4, r2]
    3682:	2f00      	cmp	r7, #0
    3684:	d010      	beq.n	36a8 <__sfp+0x48>
    3686:	3468      	adds	r4, #104	; 0x68
    3688:	e7f7      	b.n	367a <__sfp+0x1a>
    368a:	682b      	ldr	r3, [r5, #0]
    368c:	2b00      	cmp	r3, #0
    368e:	d001      	beq.n	3694 <__sfp+0x34>
    3690:	682d      	ldr	r5, [r5, #0]
    3692:	e7f0      	b.n	3676 <__sfp+0x16>
    3694:	2104      	movs	r1, #4
    3696:	0030      	movs	r0, r6
    3698:	f7ff ff98 	bl	35cc <__sfmoreglue>
    369c:	6028      	str	r0, [r5, #0]
    369e:	2800      	cmp	r0, #0
    36a0:	d1f6      	bne.n	3690 <__sfp+0x30>
    36a2:	230c      	movs	r3, #12
    36a4:	6033      	str	r3, [r6, #0]
    36a6:	e016      	b.n	36d6 <__sfp+0x76>
    36a8:	2301      	movs	r3, #1
    36aa:	0020      	movs	r0, r4
    36ac:	425b      	negs	r3, r3
    36ae:	81e3      	strh	r3, [r4, #14]
    36b0:	3302      	adds	r3, #2
    36b2:	81a3      	strh	r3, [r4, #12]
    36b4:	6667      	str	r7, [r4, #100]	; 0x64
    36b6:	6027      	str	r7, [r4, #0]
    36b8:	60a7      	str	r7, [r4, #8]
    36ba:	6067      	str	r7, [r4, #4]
    36bc:	6127      	str	r7, [r4, #16]
    36be:	6167      	str	r7, [r4, #20]
    36c0:	61a7      	str	r7, [r4, #24]
    36c2:	305c      	adds	r0, #92	; 0x5c
    36c4:	2208      	movs	r2, #8
    36c6:	0039      	movs	r1, r7
    36c8:	f7fe fafb 	bl	1cc2 <memset>
    36cc:	0020      	movs	r0, r4
    36ce:	6367      	str	r7, [r4, #52]	; 0x34
    36d0:	63a7      	str	r7, [r4, #56]	; 0x38
    36d2:	64a7      	str	r7, [r4, #72]	; 0x48
    36d4:	64e7      	str	r7, [r4, #76]	; 0x4c
    36d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    36d8:	00006750 	.word	0x00006750

000036dc <_fwalk_reent>:
    36dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    36de:	0004      	movs	r4, r0
    36e0:	0007      	movs	r7, r0
    36e2:	2600      	movs	r6, #0
    36e4:	9101      	str	r1, [sp, #4]
    36e6:	3448      	adds	r4, #72	; 0x48
    36e8:	2c00      	cmp	r4, #0
    36ea:	d016      	beq.n	371a <_fwalk_reent+0x3e>
    36ec:	6863      	ldr	r3, [r4, #4]
    36ee:	68a5      	ldr	r5, [r4, #8]
    36f0:	9300      	str	r3, [sp, #0]
    36f2:	9b00      	ldr	r3, [sp, #0]
    36f4:	3b01      	subs	r3, #1
    36f6:	9300      	str	r3, [sp, #0]
    36f8:	d40d      	bmi.n	3716 <_fwalk_reent+0x3a>
    36fa:	89ab      	ldrh	r3, [r5, #12]
    36fc:	2b01      	cmp	r3, #1
    36fe:	d908      	bls.n	3712 <_fwalk_reent+0x36>
    3700:	220e      	movs	r2, #14
    3702:	5eab      	ldrsh	r3, [r5, r2]
    3704:	3301      	adds	r3, #1
    3706:	d004      	beq.n	3712 <_fwalk_reent+0x36>
    3708:	0029      	movs	r1, r5
    370a:	0038      	movs	r0, r7
    370c:	9b01      	ldr	r3, [sp, #4]
    370e:	4798      	blx	r3
    3710:	4306      	orrs	r6, r0
    3712:	3568      	adds	r5, #104	; 0x68
    3714:	e7ed      	b.n	36f2 <_fwalk_reent+0x16>
    3716:	6824      	ldr	r4, [r4, #0]
    3718:	e7e6      	b.n	36e8 <_fwalk_reent+0xc>
    371a:	0030      	movs	r0, r6
    371c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00003720 <_localeconv_r>:
    3720:	4800      	ldr	r0, [pc, #0]	; (3724 <_localeconv_r+0x4>)
    3722:	4770      	bx	lr
    3724:	20000070 	.word	0x20000070

00003728 <__swhatbuf_r>:
    3728:	b570      	push	{r4, r5, r6, lr}
    372a:	000e      	movs	r6, r1
    372c:	001d      	movs	r5, r3
    372e:	230e      	movs	r3, #14
    3730:	5ec9      	ldrsh	r1, [r1, r3]
    3732:	b090      	sub	sp, #64	; 0x40
    3734:	0014      	movs	r4, r2
    3736:	2900      	cmp	r1, #0
    3738:	da06      	bge.n	3748 <__swhatbuf_r+0x20>
    373a:	2300      	movs	r3, #0
    373c:	602b      	str	r3, [r5, #0]
    373e:	89b3      	ldrh	r3, [r6, #12]
    3740:	061b      	lsls	r3, r3, #24
    3742:	d50f      	bpl.n	3764 <__swhatbuf_r+0x3c>
    3744:	2340      	movs	r3, #64	; 0x40
    3746:	e00f      	b.n	3768 <__swhatbuf_r+0x40>
    3748:	aa01      	add	r2, sp, #4
    374a:	f000 fe91 	bl	4470 <_fstat_r>
    374e:	2800      	cmp	r0, #0
    3750:	dbf3      	blt.n	373a <__swhatbuf_r+0x12>
    3752:	23f0      	movs	r3, #240	; 0xf0
    3754:	9a02      	ldr	r2, [sp, #8]
    3756:	021b      	lsls	r3, r3, #8
    3758:	4013      	ands	r3, r2
    375a:	4a05      	ldr	r2, [pc, #20]	; (3770 <__swhatbuf_r+0x48>)
    375c:	189b      	adds	r3, r3, r2
    375e:	425a      	negs	r2, r3
    3760:	4153      	adcs	r3, r2
    3762:	602b      	str	r3, [r5, #0]
    3764:	2380      	movs	r3, #128	; 0x80
    3766:	00db      	lsls	r3, r3, #3
    3768:	2000      	movs	r0, #0
    376a:	6023      	str	r3, [r4, #0]
    376c:	b010      	add	sp, #64	; 0x40
    376e:	bd70      	pop	{r4, r5, r6, pc}
    3770:	ffffe000 	.word	0xffffe000

00003774 <__smakebuf_r>:
    3774:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3776:	2602      	movs	r6, #2
    3778:	898b      	ldrh	r3, [r1, #12]
    377a:	0005      	movs	r5, r0
    377c:	000c      	movs	r4, r1
    377e:	4233      	tst	r3, r6
    3780:	d110      	bne.n	37a4 <__smakebuf_r+0x30>
    3782:	ab01      	add	r3, sp, #4
    3784:	466a      	mov	r2, sp
    3786:	f7ff ffcf 	bl	3728 <__swhatbuf_r>
    378a:	9900      	ldr	r1, [sp, #0]
    378c:	0007      	movs	r7, r0
    378e:	0028      	movs	r0, r5
    3790:	f000 fb82 	bl	3e98 <_malloc_r>
    3794:	2800      	cmp	r0, #0
    3796:	d10c      	bne.n	37b2 <__smakebuf_r+0x3e>
    3798:	220c      	movs	r2, #12
    379a:	5ea3      	ldrsh	r3, [r4, r2]
    379c:	059a      	lsls	r2, r3, #22
    379e:	d423      	bmi.n	37e8 <__smakebuf_r+0x74>
    37a0:	4333      	orrs	r3, r6
    37a2:	81a3      	strh	r3, [r4, #12]
    37a4:	0023      	movs	r3, r4
    37a6:	3347      	adds	r3, #71	; 0x47
    37a8:	6023      	str	r3, [r4, #0]
    37aa:	6123      	str	r3, [r4, #16]
    37ac:	2301      	movs	r3, #1
    37ae:	6163      	str	r3, [r4, #20]
    37b0:	e01a      	b.n	37e8 <__smakebuf_r+0x74>
    37b2:	2280      	movs	r2, #128	; 0x80
    37b4:	4b0d      	ldr	r3, [pc, #52]	; (37ec <__smakebuf_r+0x78>)
    37b6:	62ab      	str	r3, [r5, #40]	; 0x28
    37b8:	89a3      	ldrh	r3, [r4, #12]
    37ba:	6020      	str	r0, [r4, #0]
    37bc:	4313      	orrs	r3, r2
    37be:	81a3      	strh	r3, [r4, #12]
    37c0:	9b00      	ldr	r3, [sp, #0]
    37c2:	6120      	str	r0, [r4, #16]
    37c4:	6163      	str	r3, [r4, #20]
    37c6:	9b01      	ldr	r3, [sp, #4]
    37c8:	2b00      	cmp	r3, #0
    37ca:	d00a      	beq.n	37e2 <__smakebuf_r+0x6e>
    37cc:	230e      	movs	r3, #14
    37ce:	5ee1      	ldrsh	r1, [r4, r3]
    37d0:	0028      	movs	r0, r5
    37d2:	f000 fe5f 	bl	4494 <_isatty_r>
    37d6:	2800      	cmp	r0, #0
    37d8:	d003      	beq.n	37e2 <__smakebuf_r+0x6e>
    37da:	2201      	movs	r2, #1
    37dc:	89a3      	ldrh	r3, [r4, #12]
    37de:	4313      	orrs	r3, r2
    37e0:	81a3      	strh	r3, [r4, #12]
    37e2:	89a3      	ldrh	r3, [r4, #12]
    37e4:	431f      	orrs	r7, r3
    37e6:	81a7      	strh	r7, [r4, #12]
    37e8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    37ea:	46c0      	nop			; (mov r8, r8)
    37ec:	00003575 	.word	0x00003575

000037f0 <malloc>:
    37f0:	b510      	push	{r4, lr}
    37f2:	4b03      	ldr	r3, [pc, #12]	; (3800 <malloc+0x10>)
    37f4:	0001      	movs	r1, r0
    37f6:	6818      	ldr	r0, [r3, #0]
    37f8:	f000 fb4e 	bl	3e98 <_malloc_r>
    37fc:	bd10      	pop	{r4, pc}
    37fe:	46c0      	nop			; (mov r8, r8)
    3800:	2000006c 	.word	0x2000006c

00003804 <memchr>:
    3804:	b2c9      	uxtb	r1, r1
    3806:	1882      	adds	r2, r0, r2
    3808:	4290      	cmp	r0, r2
    380a:	d004      	beq.n	3816 <memchr+0x12>
    380c:	7803      	ldrb	r3, [r0, #0]
    380e:	428b      	cmp	r3, r1
    3810:	d002      	beq.n	3818 <memchr+0x14>
    3812:	3001      	adds	r0, #1
    3814:	e7f8      	b.n	3808 <memchr+0x4>
    3816:	2000      	movs	r0, #0
    3818:	4770      	bx	lr

0000381a <_Balloc>:
    381a:	b570      	push	{r4, r5, r6, lr}
    381c:	6a46      	ldr	r6, [r0, #36]	; 0x24
    381e:	0004      	movs	r4, r0
    3820:	000d      	movs	r5, r1
    3822:	2e00      	cmp	r6, #0
    3824:	d107      	bne.n	3836 <_Balloc+0x1c>
    3826:	2010      	movs	r0, #16
    3828:	f7ff ffe2 	bl	37f0 <malloc>
    382c:	6260      	str	r0, [r4, #36]	; 0x24
    382e:	6046      	str	r6, [r0, #4]
    3830:	6086      	str	r6, [r0, #8]
    3832:	6006      	str	r6, [r0, #0]
    3834:	60c6      	str	r6, [r0, #12]
    3836:	6a66      	ldr	r6, [r4, #36]	; 0x24
    3838:	68f3      	ldr	r3, [r6, #12]
    383a:	2b00      	cmp	r3, #0
    383c:	d009      	beq.n	3852 <_Balloc+0x38>
    383e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3840:	00aa      	lsls	r2, r5, #2
    3842:	68db      	ldr	r3, [r3, #12]
    3844:	189b      	adds	r3, r3, r2
    3846:	6818      	ldr	r0, [r3, #0]
    3848:	2800      	cmp	r0, #0
    384a:	d00e      	beq.n	386a <_Balloc+0x50>
    384c:	6802      	ldr	r2, [r0, #0]
    384e:	601a      	str	r2, [r3, #0]
    3850:	e017      	b.n	3882 <_Balloc+0x68>
    3852:	2221      	movs	r2, #33	; 0x21
    3854:	2104      	movs	r1, #4
    3856:	0020      	movs	r0, r4
    3858:	f000 faca 	bl	3df0 <_calloc_r>
    385c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    385e:	60f0      	str	r0, [r6, #12]
    3860:	68db      	ldr	r3, [r3, #12]
    3862:	2b00      	cmp	r3, #0
    3864:	d1eb      	bne.n	383e <_Balloc+0x24>
    3866:	2000      	movs	r0, #0
    3868:	e00e      	b.n	3888 <_Balloc+0x6e>
    386a:	2101      	movs	r1, #1
    386c:	000e      	movs	r6, r1
    386e:	40ae      	lsls	r6, r5
    3870:	1d72      	adds	r2, r6, #5
    3872:	0092      	lsls	r2, r2, #2
    3874:	0020      	movs	r0, r4
    3876:	f000 fabb 	bl	3df0 <_calloc_r>
    387a:	2800      	cmp	r0, #0
    387c:	d0f3      	beq.n	3866 <_Balloc+0x4c>
    387e:	6045      	str	r5, [r0, #4]
    3880:	6086      	str	r6, [r0, #8]
    3882:	2300      	movs	r3, #0
    3884:	6103      	str	r3, [r0, #16]
    3886:	60c3      	str	r3, [r0, #12]
    3888:	bd70      	pop	{r4, r5, r6, pc}

0000388a <_Bfree>:
    388a:	b570      	push	{r4, r5, r6, lr}
    388c:	6a45      	ldr	r5, [r0, #36]	; 0x24
    388e:	0006      	movs	r6, r0
    3890:	000c      	movs	r4, r1
    3892:	2d00      	cmp	r5, #0
    3894:	d107      	bne.n	38a6 <_Bfree+0x1c>
    3896:	2010      	movs	r0, #16
    3898:	f7ff ffaa 	bl	37f0 <malloc>
    389c:	6270      	str	r0, [r6, #36]	; 0x24
    389e:	6045      	str	r5, [r0, #4]
    38a0:	6085      	str	r5, [r0, #8]
    38a2:	6005      	str	r5, [r0, #0]
    38a4:	60c5      	str	r5, [r0, #12]
    38a6:	2c00      	cmp	r4, #0
    38a8:	d007      	beq.n	38ba <_Bfree+0x30>
    38aa:	6a72      	ldr	r2, [r6, #36]	; 0x24
    38ac:	6863      	ldr	r3, [r4, #4]
    38ae:	68d2      	ldr	r2, [r2, #12]
    38b0:	009b      	lsls	r3, r3, #2
    38b2:	18d3      	adds	r3, r2, r3
    38b4:	681a      	ldr	r2, [r3, #0]
    38b6:	6022      	str	r2, [r4, #0]
    38b8:	601c      	str	r4, [r3, #0]
    38ba:	bd70      	pop	{r4, r5, r6, pc}

000038bc <__multadd>:
    38bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    38be:	0007      	movs	r7, r0
    38c0:	0008      	movs	r0, r1
    38c2:	000c      	movs	r4, r1
    38c4:	690d      	ldr	r5, [r1, #16]
    38c6:	001e      	movs	r6, r3
    38c8:	2100      	movs	r1, #0
    38ca:	9201      	str	r2, [sp, #4]
    38cc:	3014      	adds	r0, #20
    38ce:	9a01      	ldr	r2, [sp, #4]
    38d0:	8803      	ldrh	r3, [r0, #0]
    38d2:	3101      	adds	r1, #1
    38d4:	4353      	muls	r3, r2
    38d6:	199b      	adds	r3, r3, r6
    38d8:	6806      	ldr	r6, [r0, #0]
    38da:	0c36      	lsrs	r6, r6, #16
    38dc:	4356      	muls	r6, r2
    38de:	0c1a      	lsrs	r2, r3, #16
    38e0:	4694      	mov	ip, r2
    38e2:	44b4      	add	ip, r6
    38e4:	4662      	mov	r2, ip
    38e6:	0c16      	lsrs	r6, r2, #16
    38e8:	0412      	lsls	r2, r2, #16
    38ea:	4694      	mov	ip, r2
    38ec:	b29b      	uxth	r3, r3
    38ee:	4463      	add	r3, ip
    38f0:	c008      	stmia	r0!, {r3}
    38f2:	428d      	cmp	r5, r1
    38f4:	dceb      	bgt.n	38ce <__multadd+0x12>
    38f6:	2e00      	cmp	r6, #0
    38f8:	d01b      	beq.n	3932 <__multadd+0x76>
    38fa:	68a3      	ldr	r3, [r4, #8]
    38fc:	429d      	cmp	r5, r3
    38fe:	db12      	blt.n	3926 <__multadd+0x6a>
    3900:	6863      	ldr	r3, [r4, #4]
    3902:	0038      	movs	r0, r7
    3904:	1c59      	adds	r1, r3, #1
    3906:	f7ff ff88 	bl	381a <_Balloc>
    390a:	0021      	movs	r1, r4
    390c:	6923      	ldr	r3, [r4, #16]
    390e:	9001      	str	r0, [sp, #4]
    3910:	1c9a      	adds	r2, r3, #2
    3912:	0092      	lsls	r2, r2, #2
    3914:	310c      	adds	r1, #12
    3916:	300c      	adds	r0, #12
    3918:	f7fe f9ca 	bl	1cb0 <memcpy>
    391c:	0021      	movs	r1, r4
    391e:	0038      	movs	r0, r7
    3920:	f7ff ffb3 	bl	388a <_Bfree>
    3924:	9c01      	ldr	r4, [sp, #4]
    3926:	1d2b      	adds	r3, r5, #4
    3928:	009b      	lsls	r3, r3, #2
    392a:	18e3      	adds	r3, r4, r3
    392c:	3501      	adds	r5, #1
    392e:	605e      	str	r6, [r3, #4]
    3930:	6125      	str	r5, [r4, #16]
    3932:	0020      	movs	r0, r4
    3934:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00003936 <__hi0bits>:
    3936:	2200      	movs	r2, #0
    3938:	0003      	movs	r3, r0
    393a:	0c01      	lsrs	r1, r0, #16
    393c:	4291      	cmp	r1, r2
    393e:	d101      	bne.n	3944 <__hi0bits+0xe>
    3940:	0403      	lsls	r3, r0, #16
    3942:	3210      	adds	r2, #16
    3944:	0e19      	lsrs	r1, r3, #24
    3946:	d101      	bne.n	394c <__hi0bits+0x16>
    3948:	3208      	adds	r2, #8
    394a:	021b      	lsls	r3, r3, #8
    394c:	0f19      	lsrs	r1, r3, #28
    394e:	d101      	bne.n	3954 <__hi0bits+0x1e>
    3950:	3204      	adds	r2, #4
    3952:	011b      	lsls	r3, r3, #4
    3954:	0f99      	lsrs	r1, r3, #30
    3956:	d101      	bne.n	395c <__hi0bits+0x26>
    3958:	3202      	adds	r2, #2
    395a:	009b      	lsls	r3, r3, #2
    395c:	0010      	movs	r0, r2
    395e:	2b00      	cmp	r3, #0
    3960:	db03      	blt.n	396a <__hi0bits+0x34>
    3962:	2020      	movs	r0, #32
    3964:	005b      	lsls	r3, r3, #1
    3966:	d500      	bpl.n	396a <__hi0bits+0x34>
    3968:	1c50      	adds	r0, r2, #1
    396a:	4770      	bx	lr

0000396c <__lo0bits>:
    396c:	2207      	movs	r2, #7
    396e:	6803      	ldr	r3, [r0, #0]
    3970:	b510      	push	{r4, lr}
    3972:	0001      	movs	r1, r0
    3974:	401a      	ands	r2, r3
    3976:	d00c      	beq.n	3992 <__lo0bits+0x26>
    3978:	2401      	movs	r4, #1
    397a:	2000      	movs	r0, #0
    397c:	4223      	tst	r3, r4
    397e:	d123      	bne.n	39c8 <__lo0bits+0x5c>
    3980:	2202      	movs	r2, #2
    3982:	4213      	tst	r3, r2
    3984:	d003      	beq.n	398e <__lo0bits+0x22>
    3986:	40e3      	lsrs	r3, r4
    3988:	0020      	movs	r0, r4
    398a:	600b      	str	r3, [r1, #0]
    398c:	e01c      	b.n	39c8 <__lo0bits+0x5c>
    398e:	089b      	lsrs	r3, r3, #2
    3990:	e018      	b.n	39c4 <__lo0bits+0x58>
    3992:	b298      	uxth	r0, r3
    3994:	2800      	cmp	r0, #0
    3996:	d101      	bne.n	399c <__lo0bits+0x30>
    3998:	2210      	movs	r2, #16
    399a:	0c1b      	lsrs	r3, r3, #16
    399c:	b2d8      	uxtb	r0, r3
    399e:	2800      	cmp	r0, #0
    39a0:	d101      	bne.n	39a6 <__lo0bits+0x3a>
    39a2:	3208      	adds	r2, #8
    39a4:	0a1b      	lsrs	r3, r3, #8
    39a6:	0718      	lsls	r0, r3, #28
    39a8:	d101      	bne.n	39ae <__lo0bits+0x42>
    39aa:	3204      	adds	r2, #4
    39ac:	091b      	lsrs	r3, r3, #4
    39ae:	0798      	lsls	r0, r3, #30
    39b0:	d101      	bne.n	39b6 <__lo0bits+0x4a>
    39b2:	3202      	adds	r2, #2
    39b4:	089b      	lsrs	r3, r3, #2
    39b6:	07d8      	lsls	r0, r3, #31
    39b8:	d404      	bmi.n	39c4 <__lo0bits+0x58>
    39ba:	085b      	lsrs	r3, r3, #1
    39bc:	2020      	movs	r0, #32
    39be:	2b00      	cmp	r3, #0
    39c0:	d002      	beq.n	39c8 <__lo0bits+0x5c>
    39c2:	3201      	adds	r2, #1
    39c4:	0010      	movs	r0, r2
    39c6:	600b      	str	r3, [r1, #0]
    39c8:	bd10      	pop	{r4, pc}

000039ca <__i2b>:
    39ca:	b510      	push	{r4, lr}
    39cc:	000c      	movs	r4, r1
    39ce:	2101      	movs	r1, #1
    39d0:	f7ff ff23 	bl	381a <_Balloc>
    39d4:	2301      	movs	r3, #1
    39d6:	6144      	str	r4, [r0, #20]
    39d8:	6103      	str	r3, [r0, #16]
    39da:	bd10      	pop	{r4, pc}

000039dc <__multiply>:
    39dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    39de:	690b      	ldr	r3, [r1, #16]
    39e0:	0014      	movs	r4, r2
    39e2:	6912      	ldr	r2, [r2, #16]
    39e4:	b089      	sub	sp, #36	; 0x24
    39e6:	000d      	movs	r5, r1
    39e8:	4293      	cmp	r3, r2
    39ea:	da01      	bge.n	39f0 <__multiply+0x14>
    39ec:	0025      	movs	r5, r4
    39ee:	000c      	movs	r4, r1
    39f0:	692f      	ldr	r7, [r5, #16]
    39f2:	6926      	ldr	r6, [r4, #16]
    39f4:	68aa      	ldr	r2, [r5, #8]
    39f6:	19bb      	adds	r3, r7, r6
    39f8:	6869      	ldr	r1, [r5, #4]
    39fa:	9301      	str	r3, [sp, #4]
    39fc:	4293      	cmp	r3, r2
    39fe:	dd00      	ble.n	3a02 <__multiply+0x26>
    3a00:	3101      	adds	r1, #1
    3a02:	f7ff ff0a 	bl	381a <_Balloc>
    3a06:	0002      	movs	r2, r0
    3a08:	19bb      	adds	r3, r7, r6
    3a0a:	3214      	adds	r2, #20
    3a0c:	009b      	lsls	r3, r3, #2
    3a0e:	18d3      	adds	r3, r2, r3
    3a10:	469c      	mov	ip, r3
    3a12:	2100      	movs	r1, #0
    3a14:	0013      	movs	r3, r2
    3a16:	9002      	str	r0, [sp, #8]
    3a18:	4563      	cmp	r3, ip
    3a1a:	d201      	bcs.n	3a20 <__multiply+0x44>
    3a1c:	c302      	stmia	r3!, {r1}
    3a1e:	e7fb      	b.n	3a18 <__multiply+0x3c>
    3a20:	3514      	adds	r5, #20
    3a22:	00bf      	lsls	r7, r7, #2
    3a24:	19eb      	adds	r3, r5, r7
    3a26:	3414      	adds	r4, #20
    3a28:	00b6      	lsls	r6, r6, #2
    3a2a:	9305      	str	r3, [sp, #20]
    3a2c:	19a3      	adds	r3, r4, r6
    3a2e:	9503      	str	r5, [sp, #12]
    3a30:	9307      	str	r3, [sp, #28]
    3a32:	9b07      	ldr	r3, [sp, #28]
    3a34:	429c      	cmp	r4, r3
    3a36:	d251      	bcs.n	3adc <__multiply+0x100>
    3a38:	8820      	ldrh	r0, [r4, #0]
    3a3a:	2800      	cmp	r0, #0
    3a3c:	d01e      	beq.n	3a7c <__multiply+0xa0>
    3a3e:	0015      	movs	r5, r2
    3a40:	2600      	movs	r6, #0
    3a42:	9f03      	ldr	r7, [sp, #12]
    3a44:	cf08      	ldmia	r7!, {r3}
    3a46:	9506      	str	r5, [sp, #24]
    3a48:	9304      	str	r3, [sp, #16]
    3a4a:	466b      	mov	r3, sp
    3a4c:	8a1b      	ldrh	r3, [r3, #16]
    3a4e:	4343      	muls	r3, r0
    3a50:	0019      	movs	r1, r3
    3a52:	882b      	ldrh	r3, [r5, #0]
    3a54:	18cb      	adds	r3, r1, r3
    3a56:	9904      	ldr	r1, [sp, #16]
    3a58:	199b      	adds	r3, r3, r6
    3a5a:	0c09      	lsrs	r1, r1, #16
    3a5c:	4341      	muls	r1, r0
    3a5e:	682e      	ldr	r6, [r5, #0]
    3a60:	0c36      	lsrs	r6, r6, #16
    3a62:	1989      	adds	r1, r1, r6
    3a64:	0c1e      	lsrs	r6, r3, #16
    3a66:	1989      	adds	r1, r1, r6
    3a68:	0c0e      	lsrs	r6, r1, #16
    3a6a:	b29b      	uxth	r3, r3
    3a6c:	0409      	lsls	r1, r1, #16
    3a6e:	430b      	orrs	r3, r1
    3a70:	c508      	stmia	r5!, {r3}
    3a72:	9b05      	ldr	r3, [sp, #20]
    3a74:	42bb      	cmp	r3, r7
    3a76:	d8e5      	bhi.n	3a44 <__multiply+0x68>
    3a78:	9b06      	ldr	r3, [sp, #24]
    3a7a:	605e      	str	r6, [r3, #4]
    3a7c:	6823      	ldr	r3, [r4, #0]
    3a7e:	0c1d      	lsrs	r5, r3, #16
    3a80:	d01f      	beq.n	3ac2 <__multiply+0xe6>
    3a82:	2100      	movs	r1, #0
    3a84:	0010      	movs	r0, r2
    3a86:	6813      	ldr	r3, [r2, #0]
    3a88:	9f03      	ldr	r7, [sp, #12]
    3a8a:	9104      	str	r1, [sp, #16]
    3a8c:	883e      	ldrh	r6, [r7, #0]
    3a8e:	6801      	ldr	r1, [r0, #0]
    3a90:	436e      	muls	r6, r5
    3a92:	0c09      	lsrs	r1, r1, #16
    3a94:	1871      	adds	r1, r6, r1
    3a96:	9e04      	ldr	r6, [sp, #16]
    3a98:	b29b      	uxth	r3, r3
    3a9a:	1989      	adds	r1, r1, r6
    3a9c:	040e      	lsls	r6, r1, #16
    3a9e:	4333      	orrs	r3, r6
    3aa0:	6003      	str	r3, [r0, #0]
    3aa2:	cf08      	ldmia	r7!, {r3}
    3aa4:	8886      	ldrh	r6, [r0, #4]
    3aa6:	0c1b      	lsrs	r3, r3, #16
    3aa8:	436b      	muls	r3, r5
    3aaa:	0c09      	lsrs	r1, r1, #16
    3aac:	199b      	adds	r3, r3, r6
    3aae:	185b      	adds	r3, r3, r1
    3ab0:	0c19      	lsrs	r1, r3, #16
    3ab2:	9104      	str	r1, [sp, #16]
    3ab4:	9905      	ldr	r1, [sp, #20]
    3ab6:	9006      	str	r0, [sp, #24]
    3ab8:	3004      	adds	r0, #4
    3aba:	42b9      	cmp	r1, r7
    3abc:	d8e6      	bhi.n	3a8c <__multiply+0xb0>
    3abe:	9906      	ldr	r1, [sp, #24]
    3ac0:	604b      	str	r3, [r1, #4]
    3ac2:	3404      	adds	r4, #4
    3ac4:	3204      	adds	r2, #4
    3ac6:	e7b4      	b.n	3a32 <__multiply+0x56>
    3ac8:	2304      	movs	r3, #4
    3aca:	425b      	negs	r3, r3
    3acc:	449c      	add	ip, r3
    3ace:	4663      	mov	r3, ip
    3ad0:	681b      	ldr	r3, [r3, #0]
    3ad2:	2b00      	cmp	r3, #0
    3ad4:	d105      	bne.n	3ae2 <__multiply+0x106>
    3ad6:	9b01      	ldr	r3, [sp, #4]
    3ad8:	3b01      	subs	r3, #1
    3ada:	9301      	str	r3, [sp, #4]
    3adc:	9b01      	ldr	r3, [sp, #4]
    3ade:	2b00      	cmp	r3, #0
    3ae0:	dcf2      	bgt.n	3ac8 <__multiply+0xec>
    3ae2:	9b02      	ldr	r3, [sp, #8]
    3ae4:	9a01      	ldr	r2, [sp, #4]
    3ae6:	0018      	movs	r0, r3
    3ae8:	611a      	str	r2, [r3, #16]
    3aea:	b009      	add	sp, #36	; 0x24
    3aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00003af0 <__pow5mult>:
    3af0:	2303      	movs	r3, #3
    3af2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3af4:	4013      	ands	r3, r2
    3af6:	0005      	movs	r5, r0
    3af8:	000e      	movs	r6, r1
    3afa:	0014      	movs	r4, r2
    3afc:	2b00      	cmp	r3, #0
    3afe:	d008      	beq.n	3b12 <__pow5mult+0x22>
    3b00:	4923      	ldr	r1, [pc, #140]	; (3b90 <__pow5mult+0xa0>)
    3b02:	3b01      	subs	r3, #1
    3b04:	009a      	lsls	r2, r3, #2
    3b06:	5852      	ldr	r2, [r2, r1]
    3b08:	2300      	movs	r3, #0
    3b0a:	0031      	movs	r1, r6
    3b0c:	f7ff fed6 	bl	38bc <__multadd>
    3b10:	0006      	movs	r6, r0
    3b12:	10a3      	asrs	r3, r4, #2
    3b14:	9301      	str	r3, [sp, #4]
    3b16:	d038      	beq.n	3b8a <__pow5mult+0x9a>
    3b18:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    3b1a:	2c00      	cmp	r4, #0
    3b1c:	d107      	bne.n	3b2e <__pow5mult+0x3e>
    3b1e:	2010      	movs	r0, #16
    3b20:	f7ff fe66 	bl	37f0 <malloc>
    3b24:	6268      	str	r0, [r5, #36]	; 0x24
    3b26:	6044      	str	r4, [r0, #4]
    3b28:	6084      	str	r4, [r0, #8]
    3b2a:	6004      	str	r4, [r0, #0]
    3b2c:	60c4      	str	r4, [r0, #12]
    3b2e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    3b30:	68bc      	ldr	r4, [r7, #8]
    3b32:	2c00      	cmp	r4, #0
    3b34:	d110      	bne.n	3b58 <__pow5mult+0x68>
    3b36:	4917      	ldr	r1, [pc, #92]	; (3b94 <__pow5mult+0xa4>)
    3b38:	0028      	movs	r0, r5
    3b3a:	f7ff ff46 	bl	39ca <__i2b>
    3b3e:	2300      	movs	r3, #0
    3b40:	60b8      	str	r0, [r7, #8]
    3b42:	0004      	movs	r4, r0
    3b44:	6003      	str	r3, [r0, #0]
    3b46:	e007      	b.n	3b58 <__pow5mult+0x68>
    3b48:	9b01      	ldr	r3, [sp, #4]
    3b4a:	105b      	asrs	r3, r3, #1
    3b4c:	9301      	str	r3, [sp, #4]
    3b4e:	d01c      	beq.n	3b8a <__pow5mult+0x9a>
    3b50:	6820      	ldr	r0, [r4, #0]
    3b52:	2800      	cmp	r0, #0
    3b54:	d010      	beq.n	3b78 <__pow5mult+0x88>
    3b56:	0004      	movs	r4, r0
    3b58:	2201      	movs	r2, #1
    3b5a:	9b01      	ldr	r3, [sp, #4]
    3b5c:	4213      	tst	r3, r2
    3b5e:	d0f3      	beq.n	3b48 <__pow5mult+0x58>
    3b60:	0031      	movs	r1, r6
    3b62:	0022      	movs	r2, r4
    3b64:	0028      	movs	r0, r5
    3b66:	f7ff ff39 	bl	39dc <__multiply>
    3b6a:	0007      	movs	r7, r0
    3b6c:	0031      	movs	r1, r6
    3b6e:	0028      	movs	r0, r5
    3b70:	f7ff fe8b 	bl	388a <_Bfree>
    3b74:	003e      	movs	r6, r7
    3b76:	e7e7      	b.n	3b48 <__pow5mult+0x58>
    3b78:	0022      	movs	r2, r4
    3b7a:	0021      	movs	r1, r4
    3b7c:	0028      	movs	r0, r5
    3b7e:	f7ff ff2d 	bl	39dc <__multiply>
    3b82:	2300      	movs	r3, #0
    3b84:	6020      	str	r0, [r4, #0]
    3b86:	6003      	str	r3, [r0, #0]
    3b88:	e7e5      	b.n	3b56 <__pow5mult+0x66>
    3b8a:	0030      	movs	r0, r6
    3b8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3b8e:	46c0      	nop			; (mov r8, r8)
    3b90:	000068f0 	.word	0x000068f0
    3b94:	00000271 	.word	0x00000271

00003b98 <__lshift>:
    3b98:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b9a:	000c      	movs	r4, r1
    3b9c:	0017      	movs	r7, r2
    3b9e:	6923      	ldr	r3, [r4, #16]
    3ba0:	1155      	asrs	r5, r2, #5
    3ba2:	b085      	sub	sp, #20
    3ba4:	18eb      	adds	r3, r5, r3
    3ba6:	9301      	str	r3, [sp, #4]
    3ba8:	3301      	adds	r3, #1
    3baa:	9300      	str	r3, [sp, #0]
    3bac:	6849      	ldr	r1, [r1, #4]
    3bae:	68a3      	ldr	r3, [r4, #8]
    3bb0:	9002      	str	r0, [sp, #8]
    3bb2:	9a00      	ldr	r2, [sp, #0]
    3bb4:	4293      	cmp	r3, r2
    3bb6:	da02      	bge.n	3bbe <__lshift+0x26>
    3bb8:	3101      	adds	r1, #1
    3bba:	005b      	lsls	r3, r3, #1
    3bbc:	e7f9      	b.n	3bb2 <__lshift+0x1a>
    3bbe:	9802      	ldr	r0, [sp, #8]
    3bc0:	f7ff fe2b 	bl	381a <_Balloc>
    3bc4:	2300      	movs	r3, #0
    3bc6:	0002      	movs	r2, r0
    3bc8:	0006      	movs	r6, r0
    3bca:	0019      	movs	r1, r3
    3bcc:	3214      	adds	r2, #20
    3bce:	42ab      	cmp	r3, r5
    3bd0:	da03      	bge.n	3bda <__lshift+0x42>
    3bd2:	0098      	lsls	r0, r3, #2
    3bd4:	5011      	str	r1, [r2, r0]
    3bd6:	3301      	adds	r3, #1
    3bd8:	e7f9      	b.n	3bce <__lshift+0x36>
    3bda:	43eb      	mvns	r3, r5
    3bdc:	17db      	asrs	r3, r3, #31
    3bde:	401d      	ands	r5, r3
    3be0:	0023      	movs	r3, r4
    3be2:	00ad      	lsls	r5, r5, #2
    3be4:	1955      	adds	r5, r2, r5
    3be6:	6922      	ldr	r2, [r4, #16]
    3be8:	3314      	adds	r3, #20
    3bea:	0092      	lsls	r2, r2, #2
    3bec:	189a      	adds	r2, r3, r2
    3bee:	4694      	mov	ip, r2
    3bf0:	221f      	movs	r2, #31
    3bf2:	4017      	ands	r7, r2
    3bf4:	d014      	beq.n	3c20 <__lshift+0x88>
    3bf6:	3201      	adds	r2, #1
    3bf8:	1bd2      	subs	r2, r2, r7
    3bfa:	9203      	str	r2, [sp, #12]
    3bfc:	2200      	movs	r2, #0
    3bfe:	6819      	ldr	r1, [r3, #0]
    3c00:	0028      	movs	r0, r5
    3c02:	40b9      	lsls	r1, r7
    3c04:	430a      	orrs	r2, r1
    3c06:	c504      	stmia	r5!, {r2}
    3c08:	cb04      	ldmia	r3!, {r2}
    3c0a:	9903      	ldr	r1, [sp, #12]
    3c0c:	40ca      	lsrs	r2, r1
    3c0e:	459c      	cmp	ip, r3
    3c10:	d8f5      	bhi.n	3bfe <__lshift+0x66>
    3c12:	6042      	str	r2, [r0, #4]
    3c14:	2a00      	cmp	r2, #0
    3c16:	d007      	beq.n	3c28 <__lshift+0x90>
    3c18:	9b01      	ldr	r3, [sp, #4]
    3c1a:	3302      	adds	r3, #2
    3c1c:	9300      	str	r3, [sp, #0]
    3c1e:	e003      	b.n	3c28 <__lshift+0x90>
    3c20:	cb04      	ldmia	r3!, {r2}
    3c22:	c504      	stmia	r5!, {r2}
    3c24:	459c      	cmp	ip, r3
    3c26:	d8fb      	bhi.n	3c20 <__lshift+0x88>
    3c28:	9b00      	ldr	r3, [sp, #0]
    3c2a:	9802      	ldr	r0, [sp, #8]
    3c2c:	3b01      	subs	r3, #1
    3c2e:	6133      	str	r3, [r6, #16]
    3c30:	0021      	movs	r1, r4
    3c32:	f7ff fe2a 	bl	388a <_Bfree>
    3c36:	0030      	movs	r0, r6
    3c38:	b005      	add	sp, #20
    3c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003c3c <__mcmp>:
    3c3c:	6903      	ldr	r3, [r0, #16]
    3c3e:	690a      	ldr	r2, [r1, #16]
    3c40:	b510      	push	{r4, lr}
    3c42:	1a9b      	subs	r3, r3, r2
    3c44:	0004      	movs	r4, r0
    3c46:	1e18      	subs	r0, r3, #0
    3c48:	d112      	bne.n	3c70 <__mcmp+0x34>
    3c4a:	0093      	lsls	r3, r2, #2
    3c4c:	3414      	adds	r4, #20
    3c4e:	3114      	adds	r1, #20
    3c50:	18e2      	adds	r2, r4, r3
    3c52:	18c9      	adds	r1, r1, r3
    3c54:	3a04      	subs	r2, #4
    3c56:	3904      	subs	r1, #4
    3c58:	6813      	ldr	r3, [r2, #0]
    3c5a:	6808      	ldr	r0, [r1, #0]
    3c5c:	4283      	cmp	r3, r0
    3c5e:	d004      	beq.n	3c6a <__mcmp+0x2e>
    3c60:	4283      	cmp	r3, r0
    3c62:	419b      	sbcs	r3, r3
    3c64:	2001      	movs	r0, #1
    3c66:	4318      	orrs	r0, r3
    3c68:	e002      	b.n	3c70 <__mcmp+0x34>
    3c6a:	4294      	cmp	r4, r2
    3c6c:	d3f2      	bcc.n	3c54 <__mcmp+0x18>
    3c6e:	2000      	movs	r0, #0
    3c70:	bd10      	pop	{r4, pc}

00003c72 <__mdiff>:
    3c72:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c74:	000c      	movs	r4, r1
    3c76:	b085      	sub	sp, #20
    3c78:	0007      	movs	r7, r0
    3c7a:	0011      	movs	r1, r2
    3c7c:	0020      	movs	r0, r4
    3c7e:	0015      	movs	r5, r2
    3c80:	f7ff ffdc 	bl	3c3c <__mcmp>
    3c84:	1e06      	subs	r6, r0, #0
    3c86:	d107      	bne.n	3c98 <__mdiff+0x26>
    3c88:	0001      	movs	r1, r0
    3c8a:	0038      	movs	r0, r7
    3c8c:	f7ff fdc5 	bl	381a <_Balloc>
    3c90:	2301      	movs	r3, #1
    3c92:	6146      	str	r6, [r0, #20]
    3c94:	6103      	str	r3, [r0, #16]
    3c96:	e055      	b.n	3d44 <__mdiff+0xd2>
    3c98:	2300      	movs	r3, #0
    3c9a:	9301      	str	r3, [sp, #4]
    3c9c:	4298      	cmp	r0, r3
    3c9e:	da04      	bge.n	3caa <__mdiff+0x38>
    3ca0:	0023      	movs	r3, r4
    3ca2:	002c      	movs	r4, r5
    3ca4:	001d      	movs	r5, r3
    3ca6:	2301      	movs	r3, #1
    3ca8:	9301      	str	r3, [sp, #4]
    3caa:	6861      	ldr	r1, [r4, #4]
    3cac:	0038      	movs	r0, r7
    3cae:	f7ff fdb4 	bl	381a <_Balloc>
    3cb2:	9b01      	ldr	r3, [sp, #4]
    3cb4:	6926      	ldr	r6, [r4, #16]
    3cb6:	002f      	movs	r7, r5
    3cb8:	60c3      	str	r3, [r0, #12]
    3cba:	3414      	adds	r4, #20
    3cbc:	00b3      	lsls	r3, r6, #2
    3cbe:	18e3      	adds	r3, r4, r3
    3cc0:	0002      	movs	r2, r0
    3cc2:	9302      	str	r3, [sp, #8]
    3cc4:	692b      	ldr	r3, [r5, #16]
    3cc6:	2500      	movs	r5, #0
    3cc8:	3714      	adds	r7, #20
    3cca:	009b      	lsls	r3, r3, #2
    3ccc:	18fb      	adds	r3, r7, r3
    3cce:	9303      	str	r3, [sp, #12]
    3cd0:	3214      	adds	r2, #20
    3cd2:	cc08      	ldmia	r4!, {r3}
    3cd4:	4669      	mov	r1, sp
    3cd6:	469c      	mov	ip, r3
    3cd8:	cf08      	ldmia	r7!, {r3}
    3cda:	3204      	adds	r2, #4
    3cdc:	9300      	str	r3, [sp, #0]
    3cde:	4663      	mov	r3, ip
    3ce0:	808b      	strh	r3, [r1, #4]
    3ce2:	888b      	ldrh	r3, [r1, #4]
    3ce4:	195d      	adds	r5, r3, r5
    3ce6:	9b00      	ldr	r3, [sp, #0]
    3ce8:	b29b      	uxth	r3, r3
    3cea:	1aeb      	subs	r3, r5, r3
    3cec:	4665      	mov	r5, ip
    3cee:	9301      	str	r3, [sp, #4]
    3cf0:	9b00      	ldr	r3, [sp, #0]
    3cf2:	0c2d      	lsrs	r5, r5, #16
    3cf4:	0c19      	lsrs	r1, r3, #16
    3cf6:	9b01      	ldr	r3, [sp, #4]
    3cf8:	1a69      	subs	r1, r5, r1
    3cfa:	141d      	asrs	r5, r3, #16
    3cfc:	1f13      	subs	r3, r2, #4
    3cfe:	469c      	mov	ip, r3
    3d00:	466b      	mov	r3, sp
    3d02:	1949      	adds	r1, r1, r5
    3d04:	889b      	ldrh	r3, [r3, #4]
    3d06:	140d      	asrs	r5, r1, #16
    3d08:	0409      	lsls	r1, r1, #16
    3d0a:	430b      	orrs	r3, r1
    3d0c:	4661      	mov	r1, ip
    3d0e:	600b      	str	r3, [r1, #0]
    3d10:	9b03      	ldr	r3, [sp, #12]
    3d12:	42bb      	cmp	r3, r7
    3d14:	d8dd      	bhi.n	3cd2 <__mdiff+0x60>
    3d16:	9902      	ldr	r1, [sp, #8]
    3d18:	0013      	movs	r3, r2
    3d1a:	428c      	cmp	r4, r1
    3d1c:	d20b      	bcs.n	3d36 <__mdiff+0xc4>
    3d1e:	cc02      	ldmia	r4!, {r1}
    3d20:	b28b      	uxth	r3, r1
    3d22:	195b      	adds	r3, r3, r5
    3d24:	141d      	asrs	r5, r3, #16
    3d26:	0c09      	lsrs	r1, r1, #16
    3d28:	1949      	adds	r1, r1, r5
    3d2a:	140d      	asrs	r5, r1, #16
    3d2c:	b29b      	uxth	r3, r3
    3d2e:	0409      	lsls	r1, r1, #16
    3d30:	430b      	orrs	r3, r1
    3d32:	c208      	stmia	r2!, {r3}
    3d34:	e7ef      	b.n	3d16 <__mdiff+0xa4>
    3d36:	3b04      	subs	r3, #4
    3d38:	681a      	ldr	r2, [r3, #0]
    3d3a:	2a00      	cmp	r2, #0
    3d3c:	d101      	bne.n	3d42 <__mdiff+0xd0>
    3d3e:	3e01      	subs	r6, #1
    3d40:	e7f9      	b.n	3d36 <__mdiff+0xc4>
    3d42:	6106      	str	r6, [r0, #16]
    3d44:	b005      	add	sp, #20
    3d46:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003d48 <__d2b>:
    3d48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3d4a:	001d      	movs	r5, r3
    3d4c:	2101      	movs	r1, #1
    3d4e:	9f08      	ldr	r7, [sp, #32]
    3d50:	0014      	movs	r4, r2
    3d52:	f7ff fd62 	bl	381a <_Balloc>
    3d56:	032b      	lsls	r3, r5, #12
    3d58:	006d      	lsls	r5, r5, #1
    3d5a:	0006      	movs	r6, r0
    3d5c:	0b1b      	lsrs	r3, r3, #12
    3d5e:	0d6d      	lsrs	r5, r5, #21
    3d60:	d002      	beq.n	3d68 <__d2b+0x20>
    3d62:	2280      	movs	r2, #128	; 0x80
    3d64:	0352      	lsls	r2, r2, #13
    3d66:	4313      	orrs	r3, r2
    3d68:	9301      	str	r3, [sp, #4]
    3d6a:	2c00      	cmp	r4, #0
    3d6c:	d018      	beq.n	3da0 <__d2b+0x58>
    3d6e:	4668      	mov	r0, sp
    3d70:	9400      	str	r4, [sp, #0]
    3d72:	f7ff fdfb 	bl	396c <__lo0bits>
    3d76:	9c00      	ldr	r4, [sp, #0]
    3d78:	2800      	cmp	r0, #0
    3d7a:	d009      	beq.n	3d90 <__d2b+0x48>
    3d7c:	9b01      	ldr	r3, [sp, #4]
    3d7e:	2120      	movs	r1, #32
    3d80:	001a      	movs	r2, r3
    3d82:	1a09      	subs	r1, r1, r0
    3d84:	408a      	lsls	r2, r1
    3d86:	40c3      	lsrs	r3, r0
    3d88:	4322      	orrs	r2, r4
    3d8a:	6172      	str	r2, [r6, #20]
    3d8c:	9301      	str	r3, [sp, #4]
    3d8e:	e000      	b.n	3d92 <__d2b+0x4a>
    3d90:	6174      	str	r4, [r6, #20]
    3d92:	9c01      	ldr	r4, [sp, #4]
    3d94:	61b4      	str	r4, [r6, #24]
    3d96:	1e63      	subs	r3, r4, #1
    3d98:	419c      	sbcs	r4, r3
    3d9a:	3401      	adds	r4, #1
    3d9c:	6134      	str	r4, [r6, #16]
    3d9e:	e007      	b.n	3db0 <__d2b+0x68>
    3da0:	a801      	add	r0, sp, #4
    3da2:	f7ff fde3 	bl	396c <__lo0bits>
    3da6:	2401      	movs	r4, #1
    3da8:	9b01      	ldr	r3, [sp, #4]
    3daa:	6134      	str	r4, [r6, #16]
    3dac:	6173      	str	r3, [r6, #20]
    3dae:	3020      	adds	r0, #32
    3db0:	2d00      	cmp	r5, #0
    3db2:	d006      	beq.n	3dc2 <__d2b+0x7a>
    3db4:	4b0b      	ldr	r3, [pc, #44]	; (3de4 <__d2b+0x9c>)
    3db6:	18ed      	adds	r5, r5, r3
    3db8:	2335      	movs	r3, #53	; 0x35
    3dba:	182d      	adds	r5, r5, r0
    3dbc:	603d      	str	r5, [r7, #0]
    3dbe:	1a18      	subs	r0, r3, r0
    3dc0:	e00b      	b.n	3dda <__d2b+0x92>
    3dc2:	4b09      	ldr	r3, [pc, #36]	; (3de8 <__d2b+0xa0>)
    3dc4:	18c0      	adds	r0, r0, r3
    3dc6:	4b09      	ldr	r3, [pc, #36]	; (3dec <__d2b+0xa4>)
    3dc8:	6038      	str	r0, [r7, #0]
    3dca:	18e3      	adds	r3, r4, r3
    3dcc:	009b      	lsls	r3, r3, #2
    3dce:	18f3      	adds	r3, r6, r3
    3dd0:	6958      	ldr	r0, [r3, #20]
    3dd2:	f7ff fdb0 	bl	3936 <__hi0bits>
    3dd6:	0164      	lsls	r4, r4, #5
    3dd8:	1a20      	subs	r0, r4, r0
    3dda:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3ddc:	6018      	str	r0, [r3, #0]
    3dde:	0030      	movs	r0, r6
    3de0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3de2:	46c0      	nop			; (mov r8, r8)
    3de4:	fffffbcd 	.word	0xfffffbcd
    3de8:	fffffbce 	.word	0xfffffbce
    3dec:	3fffffff 	.word	0x3fffffff

00003df0 <_calloc_r>:
    3df0:	434a      	muls	r2, r1
    3df2:	b570      	push	{r4, r5, r6, lr}
    3df4:	0011      	movs	r1, r2
    3df6:	0014      	movs	r4, r2
    3df8:	f000 f84e 	bl	3e98 <_malloc_r>
    3dfc:	1e05      	subs	r5, r0, #0
    3dfe:	d003      	beq.n	3e08 <_calloc_r+0x18>
    3e00:	0022      	movs	r2, r4
    3e02:	2100      	movs	r1, #0
    3e04:	f7fd ff5d 	bl	1cc2 <memset>
    3e08:	0028      	movs	r0, r5
    3e0a:	bd70      	pop	{r4, r5, r6, pc}

00003e0c <_free_r>:
    3e0c:	b530      	push	{r4, r5, lr}
    3e0e:	2900      	cmp	r1, #0
    3e10:	d03e      	beq.n	3e90 <_free_r+0x84>
    3e12:	3904      	subs	r1, #4
    3e14:	680b      	ldr	r3, [r1, #0]
    3e16:	2b00      	cmp	r3, #0
    3e18:	da00      	bge.n	3e1c <_free_r+0x10>
    3e1a:	18c9      	adds	r1, r1, r3
    3e1c:	4a1d      	ldr	r2, [pc, #116]	; (3e94 <_free_r+0x88>)
    3e1e:	6813      	ldr	r3, [r2, #0]
    3e20:	0014      	movs	r4, r2
    3e22:	2b00      	cmp	r3, #0
    3e24:	d102      	bne.n	3e2c <_free_r+0x20>
    3e26:	604b      	str	r3, [r1, #4]
    3e28:	6011      	str	r1, [r2, #0]
    3e2a:	e031      	b.n	3e90 <_free_r+0x84>
    3e2c:	428b      	cmp	r3, r1
    3e2e:	d90d      	bls.n	3e4c <_free_r+0x40>
    3e30:	680a      	ldr	r2, [r1, #0]
    3e32:	1888      	adds	r0, r1, r2
    3e34:	4283      	cmp	r3, r0
    3e36:	d103      	bne.n	3e40 <_free_r+0x34>
    3e38:	6818      	ldr	r0, [r3, #0]
    3e3a:	685b      	ldr	r3, [r3, #4]
    3e3c:	1882      	adds	r2, r0, r2
    3e3e:	600a      	str	r2, [r1, #0]
    3e40:	604b      	str	r3, [r1, #4]
    3e42:	6021      	str	r1, [r4, #0]
    3e44:	e024      	b.n	3e90 <_free_r+0x84>
    3e46:	428a      	cmp	r2, r1
    3e48:	d803      	bhi.n	3e52 <_free_r+0x46>
    3e4a:	0013      	movs	r3, r2
    3e4c:	685a      	ldr	r2, [r3, #4]
    3e4e:	2a00      	cmp	r2, #0
    3e50:	d1f9      	bne.n	3e46 <_free_r+0x3a>
    3e52:	681d      	ldr	r5, [r3, #0]
    3e54:	195c      	adds	r4, r3, r5
    3e56:	428c      	cmp	r4, r1
    3e58:	d10b      	bne.n	3e72 <_free_r+0x66>
    3e5a:	6809      	ldr	r1, [r1, #0]
    3e5c:	1869      	adds	r1, r5, r1
    3e5e:	1858      	adds	r0, r3, r1
    3e60:	6019      	str	r1, [r3, #0]
    3e62:	4282      	cmp	r2, r0
    3e64:	d114      	bne.n	3e90 <_free_r+0x84>
    3e66:	6810      	ldr	r0, [r2, #0]
    3e68:	6852      	ldr	r2, [r2, #4]
    3e6a:	1841      	adds	r1, r0, r1
    3e6c:	6019      	str	r1, [r3, #0]
    3e6e:	605a      	str	r2, [r3, #4]
    3e70:	e00e      	b.n	3e90 <_free_r+0x84>
    3e72:	428c      	cmp	r4, r1
    3e74:	d902      	bls.n	3e7c <_free_r+0x70>
    3e76:	230c      	movs	r3, #12
    3e78:	6003      	str	r3, [r0, #0]
    3e7a:	e009      	b.n	3e90 <_free_r+0x84>
    3e7c:	6808      	ldr	r0, [r1, #0]
    3e7e:	180c      	adds	r4, r1, r0
    3e80:	42a2      	cmp	r2, r4
    3e82:	d103      	bne.n	3e8c <_free_r+0x80>
    3e84:	6814      	ldr	r4, [r2, #0]
    3e86:	6852      	ldr	r2, [r2, #4]
    3e88:	1820      	adds	r0, r4, r0
    3e8a:	6008      	str	r0, [r1, #0]
    3e8c:	604a      	str	r2, [r1, #4]
    3e8e:	6059      	str	r1, [r3, #4]
    3e90:	bd30      	pop	{r4, r5, pc}
    3e92:	46c0      	nop			; (mov r8, r8)
    3e94:	20000108 	.word	0x20000108

00003e98 <_malloc_r>:
    3e98:	2303      	movs	r3, #3
    3e9a:	b570      	push	{r4, r5, r6, lr}
    3e9c:	1ccd      	adds	r5, r1, #3
    3e9e:	439d      	bics	r5, r3
    3ea0:	3508      	adds	r5, #8
    3ea2:	0006      	movs	r6, r0
    3ea4:	2d0c      	cmp	r5, #12
    3ea6:	d201      	bcs.n	3eac <_malloc_r+0x14>
    3ea8:	250c      	movs	r5, #12
    3eaa:	e005      	b.n	3eb8 <_malloc_r+0x20>
    3eac:	2d00      	cmp	r5, #0
    3eae:	da03      	bge.n	3eb8 <_malloc_r+0x20>
    3eb0:	230c      	movs	r3, #12
    3eb2:	2000      	movs	r0, #0
    3eb4:	6033      	str	r3, [r6, #0]
    3eb6:	e040      	b.n	3f3a <_malloc_r+0xa2>
    3eb8:	42a9      	cmp	r1, r5
    3eba:	d8f9      	bhi.n	3eb0 <_malloc_r+0x18>
    3ebc:	4b1f      	ldr	r3, [pc, #124]	; (3f3c <_malloc_r+0xa4>)
    3ebe:	681c      	ldr	r4, [r3, #0]
    3ec0:	001a      	movs	r2, r3
    3ec2:	0021      	movs	r1, r4
    3ec4:	2900      	cmp	r1, #0
    3ec6:	d013      	beq.n	3ef0 <_malloc_r+0x58>
    3ec8:	680b      	ldr	r3, [r1, #0]
    3eca:	1b5b      	subs	r3, r3, r5
    3ecc:	d40d      	bmi.n	3eea <_malloc_r+0x52>
    3ece:	2b0b      	cmp	r3, #11
    3ed0:	d902      	bls.n	3ed8 <_malloc_r+0x40>
    3ed2:	600b      	str	r3, [r1, #0]
    3ed4:	18cc      	adds	r4, r1, r3
    3ed6:	e01e      	b.n	3f16 <_malloc_r+0x7e>
    3ed8:	428c      	cmp	r4, r1
    3eda:	d102      	bne.n	3ee2 <_malloc_r+0x4a>
    3edc:	6863      	ldr	r3, [r4, #4]
    3ede:	6013      	str	r3, [r2, #0]
    3ee0:	e01a      	b.n	3f18 <_malloc_r+0x80>
    3ee2:	684b      	ldr	r3, [r1, #4]
    3ee4:	6063      	str	r3, [r4, #4]
    3ee6:	000c      	movs	r4, r1
    3ee8:	e016      	b.n	3f18 <_malloc_r+0x80>
    3eea:	000c      	movs	r4, r1
    3eec:	6849      	ldr	r1, [r1, #4]
    3eee:	e7e9      	b.n	3ec4 <_malloc_r+0x2c>
    3ef0:	4c13      	ldr	r4, [pc, #76]	; (3f40 <_malloc_r+0xa8>)
    3ef2:	6823      	ldr	r3, [r4, #0]
    3ef4:	2b00      	cmp	r3, #0
    3ef6:	d103      	bne.n	3f00 <_malloc_r+0x68>
    3ef8:	0030      	movs	r0, r6
    3efa:	f000 f967 	bl	41cc <_sbrk_r>
    3efe:	6020      	str	r0, [r4, #0]
    3f00:	0029      	movs	r1, r5
    3f02:	0030      	movs	r0, r6
    3f04:	f000 f962 	bl	41cc <_sbrk_r>
    3f08:	1c43      	adds	r3, r0, #1
    3f0a:	d0d1      	beq.n	3eb0 <_malloc_r+0x18>
    3f0c:	2303      	movs	r3, #3
    3f0e:	1cc4      	adds	r4, r0, #3
    3f10:	439c      	bics	r4, r3
    3f12:	42a0      	cmp	r0, r4
    3f14:	d10a      	bne.n	3f2c <_malloc_r+0x94>
    3f16:	6025      	str	r5, [r4, #0]
    3f18:	0020      	movs	r0, r4
    3f1a:	2207      	movs	r2, #7
    3f1c:	300b      	adds	r0, #11
    3f1e:	1d23      	adds	r3, r4, #4
    3f20:	4390      	bics	r0, r2
    3f22:	1ac3      	subs	r3, r0, r3
    3f24:	d009      	beq.n	3f3a <_malloc_r+0xa2>
    3f26:	425a      	negs	r2, r3
    3f28:	50e2      	str	r2, [r4, r3]
    3f2a:	e006      	b.n	3f3a <_malloc_r+0xa2>
    3f2c:	1a21      	subs	r1, r4, r0
    3f2e:	0030      	movs	r0, r6
    3f30:	f000 f94c 	bl	41cc <_sbrk_r>
    3f34:	1c43      	adds	r3, r0, #1
    3f36:	d1ee      	bne.n	3f16 <_malloc_r+0x7e>
    3f38:	e7ba      	b.n	3eb0 <_malloc_r+0x18>
    3f3a:	bd70      	pop	{r4, r5, r6, pc}
    3f3c:	20000108 	.word	0x20000108
    3f40:	20000104 	.word	0x20000104

00003f44 <__sfputc_r>:
    3f44:	6893      	ldr	r3, [r2, #8]
    3f46:	b510      	push	{r4, lr}
    3f48:	3b01      	subs	r3, #1
    3f4a:	6093      	str	r3, [r2, #8]
    3f4c:	2b00      	cmp	r3, #0
    3f4e:	da05      	bge.n	3f5c <__sfputc_r+0x18>
    3f50:	6994      	ldr	r4, [r2, #24]
    3f52:	42a3      	cmp	r3, r4
    3f54:	db08      	blt.n	3f68 <__sfputc_r+0x24>
    3f56:	b2cb      	uxtb	r3, r1
    3f58:	2b0a      	cmp	r3, #10
    3f5a:	d005      	beq.n	3f68 <__sfputc_r+0x24>
    3f5c:	6813      	ldr	r3, [r2, #0]
    3f5e:	1c58      	adds	r0, r3, #1
    3f60:	6010      	str	r0, [r2, #0]
    3f62:	7019      	strb	r1, [r3, #0]
    3f64:	b2c8      	uxtb	r0, r1
    3f66:	e001      	b.n	3f6c <__sfputc_r+0x28>
    3f68:	f000 f98e 	bl	4288 <__swbuf_r>
    3f6c:	bd10      	pop	{r4, pc}

00003f6e <__sfputs_r>:
    3f6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3f70:	0006      	movs	r6, r0
    3f72:	000f      	movs	r7, r1
    3f74:	0014      	movs	r4, r2
    3f76:	18d5      	adds	r5, r2, r3
    3f78:	42ac      	cmp	r4, r5
    3f7a:	d008      	beq.n	3f8e <__sfputs_r+0x20>
    3f7c:	7821      	ldrb	r1, [r4, #0]
    3f7e:	003a      	movs	r2, r7
    3f80:	0030      	movs	r0, r6
    3f82:	f7ff ffdf 	bl	3f44 <__sfputc_r>
    3f86:	3401      	adds	r4, #1
    3f88:	1c43      	adds	r3, r0, #1
    3f8a:	d1f5      	bne.n	3f78 <__sfputs_r+0xa>
    3f8c:	e000      	b.n	3f90 <__sfputs_r+0x22>
    3f8e:	2000      	movs	r0, #0
    3f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00003f94 <_vfiprintf_r>:
    3f94:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f96:	b09f      	sub	sp, #124	; 0x7c
    3f98:	0006      	movs	r6, r0
    3f9a:	000f      	movs	r7, r1
    3f9c:	9202      	str	r2, [sp, #8]
    3f9e:	9305      	str	r3, [sp, #20]
    3fa0:	2800      	cmp	r0, #0
    3fa2:	d004      	beq.n	3fae <_vfiprintf_r+0x1a>
    3fa4:	6983      	ldr	r3, [r0, #24]
    3fa6:	2b00      	cmp	r3, #0
    3fa8:	d101      	bne.n	3fae <_vfiprintf_r+0x1a>
    3faa:	f7ff fb25 	bl	35f8 <__sinit>
    3fae:	4b7f      	ldr	r3, [pc, #508]	; (41ac <_vfiprintf_r+0x218>)
    3fb0:	429f      	cmp	r7, r3
    3fb2:	d101      	bne.n	3fb8 <_vfiprintf_r+0x24>
    3fb4:	6877      	ldr	r7, [r6, #4]
    3fb6:	e008      	b.n	3fca <_vfiprintf_r+0x36>
    3fb8:	4b7d      	ldr	r3, [pc, #500]	; (41b0 <_vfiprintf_r+0x21c>)
    3fba:	429f      	cmp	r7, r3
    3fbc:	d101      	bne.n	3fc2 <_vfiprintf_r+0x2e>
    3fbe:	68b7      	ldr	r7, [r6, #8]
    3fc0:	e003      	b.n	3fca <_vfiprintf_r+0x36>
    3fc2:	4b7c      	ldr	r3, [pc, #496]	; (41b4 <_vfiprintf_r+0x220>)
    3fc4:	429f      	cmp	r7, r3
    3fc6:	d100      	bne.n	3fca <_vfiprintf_r+0x36>
    3fc8:	68f7      	ldr	r7, [r6, #12]
    3fca:	89bb      	ldrh	r3, [r7, #12]
    3fcc:	071b      	lsls	r3, r3, #28
    3fce:	d50a      	bpl.n	3fe6 <_vfiprintf_r+0x52>
    3fd0:	693b      	ldr	r3, [r7, #16]
    3fd2:	2b00      	cmp	r3, #0
    3fd4:	d007      	beq.n	3fe6 <_vfiprintf_r+0x52>
    3fd6:	2300      	movs	r3, #0
    3fd8:	ad06      	add	r5, sp, #24
    3fda:	616b      	str	r3, [r5, #20]
    3fdc:	3320      	adds	r3, #32
    3fde:	766b      	strb	r3, [r5, #25]
    3fe0:	3310      	adds	r3, #16
    3fe2:	76ab      	strb	r3, [r5, #26]
    3fe4:	e03d      	b.n	4062 <_vfiprintf_r+0xce>
    3fe6:	0039      	movs	r1, r7
    3fe8:	0030      	movs	r0, r6
    3fea:	f000 f9b9 	bl	4360 <__swsetup_r>
    3fee:	2800      	cmp	r0, #0
    3ff0:	d0f1      	beq.n	3fd6 <_vfiprintf_r+0x42>
    3ff2:	2001      	movs	r0, #1
    3ff4:	4240      	negs	r0, r0
    3ff6:	e0d6      	b.n	41a6 <_vfiprintf_r+0x212>
    3ff8:	9a05      	ldr	r2, [sp, #20]
    3ffa:	1d11      	adds	r1, r2, #4
    3ffc:	6812      	ldr	r2, [r2, #0]
    3ffe:	9105      	str	r1, [sp, #20]
    4000:	2a00      	cmp	r2, #0
    4002:	da00      	bge.n	4006 <_vfiprintf_r+0x72>
    4004:	e07f      	b.n	4106 <_vfiprintf_r+0x172>
    4006:	9209      	str	r2, [sp, #36]	; 0x24
    4008:	3401      	adds	r4, #1
    400a:	7823      	ldrb	r3, [r4, #0]
    400c:	2b2e      	cmp	r3, #46	; 0x2e
    400e:	d100      	bne.n	4012 <_vfiprintf_r+0x7e>
    4010:	e08d      	b.n	412e <_vfiprintf_r+0x19a>
    4012:	7821      	ldrb	r1, [r4, #0]
    4014:	2203      	movs	r2, #3
    4016:	4868      	ldr	r0, [pc, #416]	; (41b8 <_vfiprintf_r+0x224>)
    4018:	f7ff fbf4 	bl	3804 <memchr>
    401c:	2800      	cmp	r0, #0
    401e:	d007      	beq.n	4030 <_vfiprintf_r+0x9c>
    4020:	4b65      	ldr	r3, [pc, #404]	; (41b8 <_vfiprintf_r+0x224>)
    4022:	682a      	ldr	r2, [r5, #0]
    4024:	1ac0      	subs	r0, r0, r3
    4026:	2340      	movs	r3, #64	; 0x40
    4028:	4083      	lsls	r3, r0
    402a:	4313      	orrs	r3, r2
    402c:	602b      	str	r3, [r5, #0]
    402e:	3401      	adds	r4, #1
    4030:	7821      	ldrb	r1, [r4, #0]
    4032:	1c63      	adds	r3, r4, #1
    4034:	2206      	movs	r2, #6
    4036:	4861      	ldr	r0, [pc, #388]	; (41bc <_vfiprintf_r+0x228>)
    4038:	9302      	str	r3, [sp, #8]
    403a:	7629      	strb	r1, [r5, #24]
    403c:	f7ff fbe2 	bl	3804 <memchr>
    4040:	2800      	cmp	r0, #0
    4042:	d100      	bne.n	4046 <_vfiprintf_r+0xb2>
    4044:	e09d      	b.n	4182 <_vfiprintf_r+0x1ee>
    4046:	4b5e      	ldr	r3, [pc, #376]	; (41c0 <_vfiprintf_r+0x22c>)
    4048:	2b00      	cmp	r3, #0
    404a:	d000      	beq.n	404e <_vfiprintf_r+0xba>
    404c:	e090      	b.n	4170 <_vfiprintf_r+0x1dc>
    404e:	2207      	movs	r2, #7
    4050:	9b05      	ldr	r3, [sp, #20]
    4052:	3307      	adds	r3, #7
    4054:	4393      	bics	r3, r2
    4056:	3308      	adds	r3, #8
    4058:	9305      	str	r3, [sp, #20]
    405a:	696b      	ldr	r3, [r5, #20]
    405c:	9a03      	ldr	r2, [sp, #12]
    405e:	189b      	adds	r3, r3, r2
    4060:	616b      	str	r3, [r5, #20]
    4062:	9c02      	ldr	r4, [sp, #8]
    4064:	7823      	ldrb	r3, [r4, #0]
    4066:	2b00      	cmp	r3, #0
    4068:	d104      	bne.n	4074 <_vfiprintf_r+0xe0>
    406a:	9b02      	ldr	r3, [sp, #8]
    406c:	1ae3      	subs	r3, r4, r3
    406e:	9304      	str	r3, [sp, #16]
    4070:	d012      	beq.n	4098 <_vfiprintf_r+0x104>
    4072:	e003      	b.n	407c <_vfiprintf_r+0xe8>
    4074:	2b25      	cmp	r3, #37	; 0x25
    4076:	d0f8      	beq.n	406a <_vfiprintf_r+0xd6>
    4078:	3401      	adds	r4, #1
    407a:	e7f3      	b.n	4064 <_vfiprintf_r+0xd0>
    407c:	9b04      	ldr	r3, [sp, #16]
    407e:	9a02      	ldr	r2, [sp, #8]
    4080:	0039      	movs	r1, r7
    4082:	0030      	movs	r0, r6
    4084:	f7ff ff73 	bl	3f6e <__sfputs_r>
    4088:	1c43      	adds	r3, r0, #1
    408a:	d100      	bne.n	408e <_vfiprintf_r+0xfa>
    408c:	e086      	b.n	419c <_vfiprintf_r+0x208>
    408e:	696a      	ldr	r2, [r5, #20]
    4090:	9b04      	ldr	r3, [sp, #16]
    4092:	4694      	mov	ip, r2
    4094:	4463      	add	r3, ip
    4096:	616b      	str	r3, [r5, #20]
    4098:	7823      	ldrb	r3, [r4, #0]
    409a:	2b00      	cmp	r3, #0
    409c:	d07e      	beq.n	419c <_vfiprintf_r+0x208>
    409e:	2201      	movs	r2, #1
    40a0:	2300      	movs	r3, #0
    40a2:	4252      	negs	r2, r2
    40a4:	606a      	str	r2, [r5, #4]
    40a6:	a902      	add	r1, sp, #8
    40a8:	3254      	adds	r2, #84	; 0x54
    40aa:	1852      	adds	r2, r2, r1
    40ac:	3401      	adds	r4, #1
    40ae:	602b      	str	r3, [r5, #0]
    40b0:	60eb      	str	r3, [r5, #12]
    40b2:	60ab      	str	r3, [r5, #8]
    40b4:	7013      	strb	r3, [r2, #0]
    40b6:	65ab      	str	r3, [r5, #88]	; 0x58
    40b8:	7821      	ldrb	r1, [r4, #0]
    40ba:	2205      	movs	r2, #5
    40bc:	4841      	ldr	r0, [pc, #260]	; (41c4 <_vfiprintf_r+0x230>)
    40be:	f7ff fba1 	bl	3804 <memchr>
    40c2:	2800      	cmp	r0, #0
    40c4:	d008      	beq.n	40d8 <_vfiprintf_r+0x144>
    40c6:	4b3f      	ldr	r3, [pc, #252]	; (41c4 <_vfiprintf_r+0x230>)
    40c8:	682a      	ldr	r2, [r5, #0]
    40ca:	1ac0      	subs	r0, r0, r3
    40cc:	2301      	movs	r3, #1
    40ce:	4083      	lsls	r3, r0
    40d0:	4313      	orrs	r3, r2
    40d2:	602b      	str	r3, [r5, #0]
    40d4:	3401      	adds	r4, #1
    40d6:	e7ef      	b.n	40b8 <_vfiprintf_r+0x124>
    40d8:	682b      	ldr	r3, [r5, #0]
    40da:	06da      	lsls	r2, r3, #27
    40dc:	d504      	bpl.n	40e8 <_vfiprintf_r+0x154>
    40de:	2253      	movs	r2, #83	; 0x53
    40e0:	2120      	movs	r1, #32
    40e2:	a802      	add	r0, sp, #8
    40e4:	1812      	adds	r2, r2, r0
    40e6:	7011      	strb	r1, [r2, #0]
    40e8:	071a      	lsls	r2, r3, #28
    40ea:	d504      	bpl.n	40f6 <_vfiprintf_r+0x162>
    40ec:	2253      	movs	r2, #83	; 0x53
    40ee:	212b      	movs	r1, #43	; 0x2b
    40f0:	a802      	add	r0, sp, #8
    40f2:	1812      	adds	r2, r2, r0
    40f4:	7011      	strb	r1, [r2, #0]
    40f6:	7822      	ldrb	r2, [r4, #0]
    40f8:	2a2a      	cmp	r2, #42	; 0x2a
    40fa:	d100      	bne.n	40fe <_vfiprintf_r+0x16a>
    40fc:	e77c      	b.n	3ff8 <_vfiprintf_r+0x64>
    40fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4100:	2000      	movs	r0, #0
    4102:	210a      	movs	r1, #10
    4104:	e005      	b.n	4112 <_vfiprintf_r+0x17e>
    4106:	4252      	negs	r2, r2
    4108:	60ea      	str	r2, [r5, #12]
    410a:	2202      	movs	r2, #2
    410c:	4313      	orrs	r3, r2
    410e:	602b      	str	r3, [r5, #0]
    4110:	e77a      	b.n	4008 <_vfiprintf_r+0x74>
    4112:	7822      	ldrb	r2, [r4, #0]
    4114:	3a30      	subs	r2, #48	; 0x30
    4116:	2a09      	cmp	r2, #9
    4118:	d804      	bhi.n	4124 <_vfiprintf_r+0x190>
    411a:	434b      	muls	r3, r1
    411c:	3401      	adds	r4, #1
    411e:	189b      	adds	r3, r3, r2
    4120:	2001      	movs	r0, #1
    4122:	e7f6      	b.n	4112 <_vfiprintf_r+0x17e>
    4124:	2800      	cmp	r0, #0
    4126:	d100      	bne.n	412a <_vfiprintf_r+0x196>
    4128:	e76f      	b.n	400a <_vfiprintf_r+0x76>
    412a:	9309      	str	r3, [sp, #36]	; 0x24
    412c:	e76d      	b.n	400a <_vfiprintf_r+0x76>
    412e:	7863      	ldrb	r3, [r4, #1]
    4130:	2b2a      	cmp	r3, #42	; 0x2a
    4132:	d10a      	bne.n	414a <_vfiprintf_r+0x1b6>
    4134:	9b05      	ldr	r3, [sp, #20]
    4136:	3402      	adds	r4, #2
    4138:	1d1a      	adds	r2, r3, #4
    413a:	681b      	ldr	r3, [r3, #0]
    413c:	9205      	str	r2, [sp, #20]
    413e:	2b00      	cmp	r3, #0
    4140:	da01      	bge.n	4146 <_vfiprintf_r+0x1b2>
    4142:	2301      	movs	r3, #1
    4144:	425b      	negs	r3, r3
    4146:	9307      	str	r3, [sp, #28]
    4148:	e763      	b.n	4012 <_vfiprintf_r+0x7e>
    414a:	2300      	movs	r3, #0
    414c:	200a      	movs	r0, #10
    414e:	001a      	movs	r2, r3
    4150:	3401      	adds	r4, #1
    4152:	606b      	str	r3, [r5, #4]
    4154:	7821      	ldrb	r1, [r4, #0]
    4156:	3930      	subs	r1, #48	; 0x30
    4158:	2909      	cmp	r1, #9
    415a:	d804      	bhi.n	4166 <_vfiprintf_r+0x1d2>
    415c:	4342      	muls	r2, r0
    415e:	3401      	adds	r4, #1
    4160:	1852      	adds	r2, r2, r1
    4162:	2301      	movs	r3, #1
    4164:	e7f6      	b.n	4154 <_vfiprintf_r+0x1c0>
    4166:	2b00      	cmp	r3, #0
    4168:	d100      	bne.n	416c <_vfiprintf_r+0x1d8>
    416a:	e752      	b.n	4012 <_vfiprintf_r+0x7e>
    416c:	9207      	str	r2, [sp, #28]
    416e:	e750      	b.n	4012 <_vfiprintf_r+0x7e>
    4170:	ab05      	add	r3, sp, #20
    4172:	9300      	str	r3, [sp, #0]
    4174:	003a      	movs	r2, r7
    4176:	4b14      	ldr	r3, [pc, #80]	; (41c8 <_vfiprintf_r+0x234>)
    4178:	0029      	movs	r1, r5
    417a:	0030      	movs	r0, r6
    417c:	f7fd fe40 	bl	1e00 <_printf_float>
    4180:	e007      	b.n	4192 <_vfiprintf_r+0x1fe>
    4182:	ab05      	add	r3, sp, #20
    4184:	9300      	str	r3, [sp, #0]
    4186:	003a      	movs	r2, r7
    4188:	4b0f      	ldr	r3, [pc, #60]	; (41c8 <_vfiprintf_r+0x234>)
    418a:	0029      	movs	r1, r5
    418c:	0030      	movs	r0, r6
    418e:	f7fe f8f5 	bl	237c <_printf_i>
    4192:	9003      	str	r0, [sp, #12]
    4194:	9b03      	ldr	r3, [sp, #12]
    4196:	3301      	adds	r3, #1
    4198:	d000      	beq.n	419c <_vfiprintf_r+0x208>
    419a:	e75e      	b.n	405a <_vfiprintf_r+0xc6>
    419c:	89bb      	ldrh	r3, [r7, #12]
    419e:	065b      	lsls	r3, r3, #25
    41a0:	d500      	bpl.n	41a4 <_vfiprintf_r+0x210>
    41a2:	e726      	b.n	3ff2 <_vfiprintf_r+0x5e>
    41a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    41a6:	b01f      	add	sp, #124	; 0x7c
    41a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    41aa:	46c0      	nop			; (mov r8, r8)
    41ac:	00006798 	.word	0x00006798
    41b0:	000067b8 	.word	0x000067b8
    41b4:	000067d8 	.word	0x000067d8
    41b8:	00006902 	.word	0x00006902
    41bc:	00006906 	.word	0x00006906
    41c0:	00001e01 	.word	0x00001e01
    41c4:	000068fc 	.word	0x000068fc
    41c8:	00003f6f 	.word	0x00003f6f

000041cc <_sbrk_r>:
    41cc:	2300      	movs	r3, #0
    41ce:	b570      	push	{r4, r5, r6, lr}
    41d0:	4c06      	ldr	r4, [pc, #24]	; (41ec <_sbrk_r+0x20>)
    41d2:	0005      	movs	r5, r0
    41d4:	0008      	movs	r0, r1
    41d6:	6023      	str	r3, [r4, #0]
    41d8:	f7fd fb10 	bl	17fc <_sbrk>
    41dc:	1c43      	adds	r3, r0, #1
    41de:	d103      	bne.n	41e8 <_sbrk_r+0x1c>
    41e0:	6823      	ldr	r3, [r4, #0]
    41e2:	2b00      	cmp	r3, #0
    41e4:	d000      	beq.n	41e8 <_sbrk_r+0x1c>
    41e6:	602b      	str	r3, [r5, #0]
    41e8:	bd70      	pop	{r4, r5, r6, pc}
    41ea:	46c0      	nop			; (mov r8, r8)
    41ec:	20000210 	.word	0x20000210

000041f0 <__sread>:
    41f0:	b570      	push	{r4, r5, r6, lr}
    41f2:	000c      	movs	r4, r1
    41f4:	250e      	movs	r5, #14
    41f6:	5f49      	ldrsh	r1, [r1, r5]
    41f8:	f000 f972 	bl	44e0 <_read_r>
    41fc:	2800      	cmp	r0, #0
    41fe:	db03      	blt.n	4208 <__sread+0x18>
    4200:	6d63      	ldr	r3, [r4, #84]	; 0x54
    4202:	181b      	adds	r3, r3, r0
    4204:	6563      	str	r3, [r4, #84]	; 0x54
    4206:	e003      	b.n	4210 <__sread+0x20>
    4208:	89a2      	ldrh	r2, [r4, #12]
    420a:	4b02      	ldr	r3, [pc, #8]	; (4214 <__sread+0x24>)
    420c:	4013      	ands	r3, r2
    420e:	81a3      	strh	r3, [r4, #12]
    4210:	bd70      	pop	{r4, r5, r6, pc}
    4212:	46c0      	nop			; (mov r8, r8)
    4214:	ffffefff 	.word	0xffffefff

00004218 <__swrite>:
    4218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    421a:	001f      	movs	r7, r3
    421c:	898b      	ldrh	r3, [r1, #12]
    421e:	0005      	movs	r5, r0
    4220:	000c      	movs	r4, r1
    4222:	0016      	movs	r6, r2
    4224:	05db      	lsls	r3, r3, #23
    4226:	d505      	bpl.n	4234 <__swrite+0x1c>
    4228:	230e      	movs	r3, #14
    422a:	5ec9      	ldrsh	r1, [r1, r3]
    422c:	2200      	movs	r2, #0
    422e:	2302      	movs	r3, #2
    4230:	f000 f942 	bl	44b8 <_lseek_r>
    4234:	89a2      	ldrh	r2, [r4, #12]
    4236:	4b05      	ldr	r3, [pc, #20]	; (424c <__swrite+0x34>)
    4238:	0028      	movs	r0, r5
    423a:	4013      	ands	r3, r2
    423c:	81a3      	strh	r3, [r4, #12]
    423e:	0032      	movs	r2, r6
    4240:	230e      	movs	r3, #14
    4242:	5ee1      	ldrsh	r1, [r4, r3]
    4244:	003b      	movs	r3, r7
    4246:	f000 f877 	bl	4338 <_write_r>
    424a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    424c:	ffffefff 	.word	0xffffefff

00004250 <__sseek>:
    4250:	b570      	push	{r4, r5, r6, lr}
    4252:	000c      	movs	r4, r1
    4254:	250e      	movs	r5, #14
    4256:	5f49      	ldrsh	r1, [r1, r5]
    4258:	f000 f92e 	bl	44b8 <_lseek_r>
    425c:	89a3      	ldrh	r3, [r4, #12]
    425e:	1c42      	adds	r2, r0, #1
    4260:	d103      	bne.n	426a <__sseek+0x1a>
    4262:	4a05      	ldr	r2, [pc, #20]	; (4278 <__sseek+0x28>)
    4264:	4013      	ands	r3, r2
    4266:	81a3      	strh	r3, [r4, #12]
    4268:	e004      	b.n	4274 <__sseek+0x24>
    426a:	2280      	movs	r2, #128	; 0x80
    426c:	0152      	lsls	r2, r2, #5
    426e:	4313      	orrs	r3, r2
    4270:	81a3      	strh	r3, [r4, #12]
    4272:	6560      	str	r0, [r4, #84]	; 0x54
    4274:	bd70      	pop	{r4, r5, r6, pc}
    4276:	46c0      	nop			; (mov r8, r8)
    4278:	ffffefff 	.word	0xffffefff

0000427c <__sclose>:
    427c:	b510      	push	{r4, lr}
    427e:	230e      	movs	r3, #14
    4280:	5ec9      	ldrsh	r1, [r1, r3]
    4282:	f000 f8e3 	bl	444c <_close_r>
    4286:	bd10      	pop	{r4, pc}

00004288 <__swbuf_r>:
    4288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    428a:	0005      	movs	r5, r0
    428c:	000f      	movs	r7, r1
    428e:	0014      	movs	r4, r2
    4290:	2800      	cmp	r0, #0
    4292:	d004      	beq.n	429e <__swbuf_r+0x16>
    4294:	6983      	ldr	r3, [r0, #24]
    4296:	2b00      	cmp	r3, #0
    4298:	d101      	bne.n	429e <__swbuf_r+0x16>
    429a:	f7ff f9ad 	bl	35f8 <__sinit>
    429e:	4b23      	ldr	r3, [pc, #140]	; (432c <__swbuf_r+0xa4>)
    42a0:	429c      	cmp	r4, r3
    42a2:	d101      	bne.n	42a8 <__swbuf_r+0x20>
    42a4:	686c      	ldr	r4, [r5, #4]
    42a6:	e008      	b.n	42ba <__swbuf_r+0x32>
    42a8:	4b21      	ldr	r3, [pc, #132]	; (4330 <__swbuf_r+0xa8>)
    42aa:	429c      	cmp	r4, r3
    42ac:	d101      	bne.n	42b2 <__swbuf_r+0x2a>
    42ae:	68ac      	ldr	r4, [r5, #8]
    42b0:	e003      	b.n	42ba <__swbuf_r+0x32>
    42b2:	4b20      	ldr	r3, [pc, #128]	; (4334 <__swbuf_r+0xac>)
    42b4:	429c      	cmp	r4, r3
    42b6:	d100      	bne.n	42ba <__swbuf_r+0x32>
    42b8:	68ec      	ldr	r4, [r5, #12]
    42ba:	69a3      	ldr	r3, [r4, #24]
    42bc:	60a3      	str	r3, [r4, #8]
    42be:	89a3      	ldrh	r3, [r4, #12]
    42c0:	071b      	lsls	r3, r3, #28
    42c2:	d50a      	bpl.n	42da <__swbuf_r+0x52>
    42c4:	6923      	ldr	r3, [r4, #16]
    42c6:	2b00      	cmp	r3, #0
    42c8:	d007      	beq.n	42da <__swbuf_r+0x52>
    42ca:	6823      	ldr	r3, [r4, #0]
    42cc:	6922      	ldr	r2, [r4, #16]
    42ce:	b2fe      	uxtb	r6, r7
    42d0:	1a98      	subs	r0, r3, r2
    42d2:	6963      	ldr	r3, [r4, #20]
    42d4:	4298      	cmp	r0, r3
    42d6:	db0f      	blt.n	42f8 <__swbuf_r+0x70>
    42d8:	e008      	b.n	42ec <__swbuf_r+0x64>
    42da:	0021      	movs	r1, r4
    42dc:	0028      	movs	r0, r5
    42de:	f000 f83f 	bl	4360 <__swsetup_r>
    42e2:	2800      	cmp	r0, #0
    42e4:	d0f1      	beq.n	42ca <__swbuf_r+0x42>
    42e6:	2001      	movs	r0, #1
    42e8:	4240      	negs	r0, r0
    42ea:	e01d      	b.n	4328 <__swbuf_r+0xa0>
    42ec:	0021      	movs	r1, r4
    42ee:	0028      	movs	r0, r5
    42f0:	f7ff f914 	bl	351c <_fflush_r>
    42f4:	2800      	cmp	r0, #0
    42f6:	d1f6      	bne.n	42e6 <__swbuf_r+0x5e>
    42f8:	68a3      	ldr	r3, [r4, #8]
    42fa:	3001      	adds	r0, #1
    42fc:	3b01      	subs	r3, #1
    42fe:	60a3      	str	r3, [r4, #8]
    4300:	6823      	ldr	r3, [r4, #0]
    4302:	1c5a      	adds	r2, r3, #1
    4304:	6022      	str	r2, [r4, #0]
    4306:	701f      	strb	r7, [r3, #0]
    4308:	6963      	ldr	r3, [r4, #20]
    430a:	4298      	cmp	r0, r3
    430c:	d005      	beq.n	431a <__swbuf_r+0x92>
    430e:	89a3      	ldrh	r3, [r4, #12]
    4310:	0030      	movs	r0, r6
    4312:	07db      	lsls	r3, r3, #31
    4314:	d508      	bpl.n	4328 <__swbuf_r+0xa0>
    4316:	2e0a      	cmp	r6, #10
    4318:	d106      	bne.n	4328 <__swbuf_r+0xa0>
    431a:	0021      	movs	r1, r4
    431c:	0028      	movs	r0, r5
    431e:	f7ff f8fd 	bl	351c <_fflush_r>
    4322:	2800      	cmp	r0, #0
    4324:	d1df      	bne.n	42e6 <__swbuf_r+0x5e>
    4326:	0030      	movs	r0, r6
    4328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    432a:	46c0      	nop			; (mov r8, r8)
    432c:	00006798 	.word	0x00006798
    4330:	000067b8 	.word	0x000067b8
    4334:	000067d8 	.word	0x000067d8

00004338 <_write_r>:
    4338:	b570      	push	{r4, r5, r6, lr}
    433a:	0005      	movs	r5, r0
    433c:	0008      	movs	r0, r1
    433e:	0011      	movs	r1, r2
    4340:	2200      	movs	r2, #0
    4342:	4c06      	ldr	r4, [pc, #24]	; (435c <_write_r+0x24>)
    4344:	6022      	str	r2, [r4, #0]
    4346:	001a      	movs	r2, r3
    4348:	f7fc fab8 	bl	8bc <_write>
    434c:	1c43      	adds	r3, r0, #1
    434e:	d103      	bne.n	4358 <_write_r+0x20>
    4350:	6823      	ldr	r3, [r4, #0]
    4352:	2b00      	cmp	r3, #0
    4354:	d000      	beq.n	4358 <_write_r+0x20>
    4356:	602b      	str	r3, [r5, #0]
    4358:	bd70      	pop	{r4, r5, r6, pc}
    435a:	46c0      	nop			; (mov r8, r8)
    435c:	20000210 	.word	0x20000210

00004360 <__swsetup_r>:
    4360:	4b36      	ldr	r3, [pc, #216]	; (443c <__swsetup_r+0xdc>)
    4362:	b570      	push	{r4, r5, r6, lr}
    4364:	681d      	ldr	r5, [r3, #0]
    4366:	0006      	movs	r6, r0
    4368:	000c      	movs	r4, r1
    436a:	2d00      	cmp	r5, #0
    436c:	d005      	beq.n	437a <__swsetup_r+0x1a>
    436e:	69ab      	ldr	r3, [r5, #24]
    4370:	2b00      	cmp	r3, #0
    4372:	d102      	bne.n	437a <__swsetup_r+0x1a>
    4374:	0028      	movs	r0, r5
    4376:	f7ff f93f 	bl	35f8 <__sinit>
    437a:	4b31      	ldr	r3, [pc, #196]	; (4440 <__swsetup_r+0xe0>)
    437c:	429c      	cmp	r4, r3
    437e:	d101      	bne.n	4384 <__swsetup_r+0x24>
    4380:	686c      	ldr	r4, [r5, #4]
    4382:	e008      	b.n	4396 <__swsetup_r+0x36>
    4384:	4b2f      	ldr	r3, [pc, #188]	; (4444 <__swsetup_r+0xe4>)
    4386:	429c      	cmp	r4, r3
    4388:	d101      	bne.n	438e <__swsetup_r+0x2e>
    438a:	68ac      	ldr	r4, [r5, #8]
    438c:	e003      	b.n	4396 <__swsetup_r+0x36>
    438e:	4b2e      	ldr	r3, [pc, #184]	; (4448 <__swsetup_r+0xe8>)
    4390:	429c      	cmp	r4, r3
    4392:	d100      	bne.n	4396 <__swsetup_r+0x36>
    4394:	68ec      	ldr	r4, [r5, #12]
    4396:	220c      	movs	r2, #12
    4398:	5ea3      	ldrsh	r3, [r4, r2]
    439a:	b29a      	uxth	r2, r3
    439c:	0711      	lsls	r1, r2, #28
    439e:	d423      	bmi.n	43e8 <__swsetup_r+0x88>
    43a0:	06d1      	lsls	r1, r2, #27
    43a2:	d407      	bmi.n	43b4 <__swsetup_r+0x54>
    43a4:	2209      	movs	r2, #9
    43a6:	2001      	movs	r0, #1
    43a8:	6032      	str	r2, [r6, #0]
    43aa:	3237      	adds	r2, #55	; 0x37
    43ac:	4313      	orrs	r3, r2
    43ae:	81a3      	strh	r3, [r4, #12]
    43b0:	4240      	negs	r0, r0
    43b2:	e042      	b.n	443a <__swsetup_r+0xda>
    43b4:	0753      	lsls	r3, r2, #29
    43b6:	d513      	bpl.n	43e0 <__swsetup_r+0x80>
    43b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
    43ba:	2900      	cmp	r1, #0
    43bc:	d008      	beq.n	43d0 <__swsetup_r+0x70>
    43be:	0023      	movs	r3, r4
    43c0:	3344      	adds	r3, #68	; 0x44
    43c2:	4299      	cmp	r1, r3
    43c4:	d002      	beq.n	43cc <__swsetup_r+0x6c>
    43c6:	0030      	movs	r0, r6
    43c8:	f7ff fd20 	bl	3e0c <_free_r>
    43cc:	2300      	movs	r3, #0
    43ce:	6363      	str	r3, [r4, #52]	; 0x34
    43d0:	2224      	movs	r2, #36	; 0x24
    43d2:	89a3      	ldrh	r3, [r4, #12]
    43d4:	4393      	bics	r3, r2
    43d6:	81a3      	strh	r3, [r4, #12]
    43d8:	2300      	movs	r3, #0
    43da:	6063      	str	r3, [r4, #4]
    43dc:	6923      	ldr	r3, [r4, #16]
    43de:	6023      	str	r3, [r4, #0]
    43e0:	2208      	movs	r2, #8
    43e2:	89a3      	ldrh	r3, [r4, #12]
    43e4:	4313      	orrs	r3, r2
    43e6:	81a3      	strh	r3, [r4, #12]
    43e8:	6923      	ldr	r3, [r4, #16]
    43ea:	2b00      	cmp	r3, #0
    43ec:	d10b      	bne.n	4406 <__swsetup_r+0xa6>
    43ee:	23a0      	movs	r3, #160	; 0xa0
    43f0:	89a2      	ldrh	r2, [r4, #12]
    43f2:	009b      	lsls	r3, r3, #2
    43f4:	4013      	ands	r3, r2
    43f6:	2280      	movs	r2, #128	; 0x80
    43f8:	0092      	lsls	r2, r2, #2
    43fa:	4293      	cmp	r3, r2
    43fc:	d003      	beq.n	4406 <__swsetup_r+0xa6>
    43fe:	0021      	movs	r1, r4
    4400:	0030      	movs	r0, r6
    4402:	f7ff f9b7 	bl	3774 <__smakebuf_r>
    4406:	2301      	movs	r3, #1
    4408:	89a2      	ldrh	r2, [r4, #12]
    440a:	4013      	ands	r3, r2
    440c:	d005      	beq.n	441a <__swsetup_r+0xba>
    440e:	2300      	movs	r3, #0
    4410:	60a3      	str	r3, [r4, #8]
    4412:	6963      	ldr	r3, [r4, #20]
    4414:	425b      	negs	r3, r3
    4416:	61a3      	str	r3, [r4, #24]
    4418:	e003      	b.n	4422 <__swsetup_r+0xc2>
    441a:	0792      	lsls	r2, r2, #30
    441c:	d400      	bmi.n	4420 <__swsetup_r+0xc0>
    441e:	6963      	ldr	r3, [r4, #20]
    4420:	60a3      	str	r3, [r4, #8]
    4422:	2000      	movs	r0, #0
    4424:	6923      	ldr	r3, [r4, #16]
    4426:	4283      	cmp	r3, r0
    4428:	d107      	bne.n	443a <__swsetup_r+0xda>
    442a:	220c      	movs	r2, #12
    442c:	5ea3      	ldrsh	r3, [r4, r2]
    442e:	061a      	lsls	r2, r3, #24
    4430:	d503      	bpl.n	443a <__swsetup_r+0xda>
    4432:	2240      	movs	r2, #64	; 0x40
    4434:	4313      	orrs	r3, r2
    4436:	81a3      	strh	r3, [r4, #12]
    4438:	3801      	subs	r0, #1
    443a:	bd70      	pop	{r4, r5, r6, pc}
    443c:	2000006c 	.word	0x2000006c
    4440:	00006798 	.word	0x00006798
    4444:	000067b8 	.word	0x000067b8
    4448:	000067d8 	.word	0x000067d8

0000444c <_close_r>:
    444c:	2300      	movs	r3, #0
    444e:	b570      	push	{r4, r5, r6, lr}
    4450:	4c06      	ldr	r4, [pc, #24]	; (446c <_close_r+0x20>)
    4452:	0005      	movs	r5, r0
    4454:	0008      	movs	r0, r1
    4456:	6023      	str	r3, [r4, #0]
    4458:	f7fd f9e2 	bl	1820 <_close>
    445c:	1c43      	adds	r3, r0, #1
    445e:	d103      	bne.n	4468 <_close_r+0x1c>
    4460:	6823      	ldr	r3, [r4, #0]
    4462:	2b00      	cmp	r3, #0
    4464:	d000      	beq.n	4468 <_close_r+0x1c>
    4466:	602b      	str	r3, [r5, #0]
    4468:	bd70      	pop	{r4, r5, r6, pc}
    446a:	46c0      	nop			; (mov r8, r8)
    446c:	20000210 	.word	0x20000210

00004470 <_fstat_r>:
    4470:	2300      	movs	r3, #0
    4472:	b570      	push	{r4, r5, r6, lr}
    4474:	4c06      	ldr	r4, [pc, #24]	; (4490 <_fstat_r+0x20>)
    4476:	0005      	movs	r5, r0
    4478:	0008      	movs	r0, r1
    447a:	0011      	movs	r1, r2
    447c:	6023      	str	r3, [r4, #0]
    447e:	f7fd f9d3 	bl	1828 <_fstat>
    4482:	1c43      	adds	r3, r0, #1
    4484:	d103      	bne.n	448e <_fstat_r+0x1e>
    4486:	6823      	ldr	r3, [r4, #0]
    4488:	2b00      	cmp	r3, #0
    448a:	d000      	beq.n	448e <_fstat_r+0x1e>
    448c:	602b      	str	r3, [r5, #0]
    448e:	bd70      	pop	{r4, r5, r6, pc}
    4490:	20000210 	.word	0x20000210

00004494 <_isatty_r>:
    4494:	2300      	movs	r3, #0
    4496:	b570      	push	{r4, r5, r6, lr}
    4498:	4c06      	ldr	r4, [pc, #24]	; (44b4 <_isatty_r+0x20>)
    449a:	0005      	movs	r5, r0
    449c:	0008      	movs	r0, r1
    449e:	6023      	str	r3, [r4, #0]
    44a0:	f7fd f9c8 	bl	1834 <_isatty>
    44a4:	1c43      	adds	r3, r0, #1
    44a6:	d103      	bne.n	44b0 <_isatty_r+0x1c>
    44a8:	6823      	ldr	r3, [r4, #0]
    44aa:	2b00      	cmp	r3, #0
    44ac:	d000      	beq.n	44b0 <_isatty_r+0x1c>
    44ae:	602b      	str	r3, [r5, #0]
    44b0:	bd70      	pop	{r4, r5, r6, pc}
    44b2:	46c0      	nop			; (mov r8, r8)
    44b4:	20000210 	.word	0x20000210

000044b8 <_lseek_r>:
    44b8:	b570      	push	{r4, r5, r6, lr}
    44ba:	0005      	movs	r5, r0
    44bc:	0008      	movs	r0, r1
    44be:	0011      	movs	r1, r2
    44c0:	2200      	movs	r2, #0
    44c2:	4c06      	ldr	r4, [pc, #24]	; (44dc <_lseek_r+0x24>)
    44c4:	6022      	str	r2, [r4, #0]
    44c6:	001a      	movs	r2, r3
    44c8:	f7fd f9b6 	bl	1838 <_lseek>
    44cc:	1c43      	adds	r3, r0, #1
    44ce:	d103      	bne.n	44d8 <_lseek_r+0x20>
    44d0:	6823      	ldr	r3, [r4, #0]
    44d2:	2b00      	cmp	r3, #0
    44d4:	d000      	beq.n	44d8 <_lseek_r+0x20>
    44d6:	602b      	str	r3, [r5, #0]
    44d8:	bd70      	pop	{r4, r5, r6, pc}
    44da:	46c0      	nop			; (mov r8, r8)
    44dc:	20000210 	.word	0x20000210

000044e0 <_read_r>:
    44e0:	b570      	push	{r4, r5, r6, lr}
    44e2:	0005      	movs	r5, r0
    44e4:	0008      	movs	r0, r1
    44e6:	0011      	movs	r1, r2
    44e8:	2200      	movs	r2, #0
    44ea:	4c06      	ldr	r4, [pc, #24]	; (4504 <_read_r+0x24>)
    44ec:	6022      	str	r2, [r4, #0]
    44ee:	001a      	movs	r2, r3
    44f0:	f7fc f9c4 	bl	87c <_read>
    44f4:	1c43      	adds	r3, r0, #1
    44f6:	d103      	bne.n	4500 <_read_r+0x20>
    44f8:	6823      	ldr	r3, [r4, #0]
    44fa:	2b00      	cmp	r3, #0
    44fc:	d000      	beq.n	4500 <_read_r+0x20>
    44fe:	602b      	str	r3, [r5, #0]
    4500:	bd70      	pop	{r4, r5, r6, pc}
    4502:	46c0      	nop			; (mov r8, r8)
    4504:	20000210 	.word	0x20000210

00004508 <__gnu_thumb1_case_uqi>:
    4508:	b402      	push	{r1}
    450a:	4671      	mov	r1, lr
    450c:	0849      	lsrs	r1, r1, #1
    450e:	0049      	lsls	r1, r1, #1
    4510:	5c09      	ldrb	r1, [r1, r0]
    4512:	0049      	lsls	r1, r1, #1
    4514:	448e      	add	lr, r1
    4516:	bc02      	pop	{r1}
    4518:	4770      	bx	lr
    451a:	46c0      	nop			; (mov r8, r8)

0000451c <__aeabi_uidiv>:
    451c:	2200      	movs	r2, #0
    451e:	0843      	lsrs	r3, r0, #1
    4520:	428b      	cmp	r3, r1
    4522:	d374      	bcc.n	460e <__aeabi_uidiv+0xf2>
    4524:	0903      	lsrs	r3, r0, #4
    4526:	428b      	cmp	r3, r1
    4528:	d35f      	bcc.n	45ea <__aeabi_uidiv+0xce>
    452a:	0a03      	lsrs	r3, r0, #8
    452c:	428b      	cmp	r3, r1
    452e:	d344      	bcc.n	45ba <__aeabi_uidiv+0x9e>
    4530:	0b03      	lsrs	r3, r0, #12
    4532:	428b      	cmp	r3, r1
    4534:	d328      	bcc.n	4588 <__aeabi_uidiv+0x6c>
    4536:	0c03      	lsrs	r3, r0, #16
    4538:	428b      	cmp	r3, r1
    453a:	d30d      	bcc.n	4558 <__aeabi_uidiv+0x3c>
    453c:	22ff      	movs	r2, #255	; 0xff
    453e:	0209      	lsls	r1, r1, #8
    4540:	ba12      	rev	r2, r2
    4542:	0c03      	lsrs	r3, r0, #16
    4544:	428b      	cmp	r3, r1
    4546:	d302      	bcc.n	454e <__aeabi_uidiv+0x32>
    4548:	1212      	asrs	r2, r2, #8
    454a:	0209      	lsls	r1, r1, #8
    454c:	d065      	beq.n	461a <__aeabi_uidiv+0xfe>
    454e:	0b03      	lsrs	r3, r0, #12
    4550:	428b      	cmp	r3, r1
    4552:	d319      	bcc.n	4588 <__aeabi_uidiv+0x6c>
    4554:	e000      	b.n	4558 <__aeabi_uidiv+0x3c>
    4556:	0a09      	lsrs	r1, r1, #8
    4558:	0bc3      	lsrs	r3, r0, #15
    455a:	428b      	cmp	r3, r1
    455c:	d301      	bcc.n	4562 <__aeabi_uidiv+0x46>
    455e:	03cb      	lsls	r3, r1, #15
    4560:	1ac0      	subs	r0, r0, r3
    4562:	4152      	adcs	r2, r2
    4564:	0b83      	lsrs	r3, r0, #14
    4566:	428b      	cmp	r3, r1
    4568:	d301      	bcc.n	456e <__aeabi_uidiv+0x52>
    456a:	038b      	lsls	r3, r1, #14
    456c:	1ac0      	subs	r0, r0, r3
    456e:	4152      	adcs	r2, r2
    4570:	0b43      	lsrs	r3, r0, #13
    4572:	428b      	cmp	r3, r1
    4574:	d301      	bcc.n	457a <__aeabi_uidiv+0x5e>
    4576:	034b      	lsls	r3, r1, #13
    4578:	1ac0      	subs	r0, r0, r3
    457a:	4152      	adcs	r2, r2
    457c:	0b03      	lsrs	r3, r0, #12
    457e:	428b      	cmp	r3, r1
    4580:	d301      	bcc.n	4586 <__aeabi_uidiv+0x6a>
    4582:	030b      	lsls	r3, r1, #12
    4584:	1ac0      	subs	r0, r0, r3
    4586:	4152      	adcs	r2, r2
    4588:	0ac3      	lsrs	r3, r0, #11
    458a:	428b      	cmp	r3, r1
    458c:	d301      	bcc.n	4592 <__aeabi_uidiv+0x76>
    458e:	02cb      	lsls	r3, r1, #11
    4590:	1ac0      	subs	r0, r0, r3
    4592:	4152      	adcs	r2, r2
    4594:	0a83      	lsrs	r3, r0, #10
    4596:	428b      	cmp	r3, r1
    4598:	d301      	bcc.n	459e <__aeabi_uidiv+0x82>
    459a:	028b      	lsls	r3, r1, #10
    459c:	1ac0      	subs	r0, r0, r3
    459e:	4152      	adcs	r2, r2
    45a0:	0a43      	lsrs	r3, r0, #9
    45a2:	428b      	cmp	r3, r1
    45a4:	d301      	bcc.n	45aa <__aeabi_uidiv+0x8e>
    45a6:	024b      	lsls	r3, r1, #9
    45a8:	1ac0      	subs	r0, r0, r3
    45aa:	4152      	adcs	r2, r2
    45ac:	0a03      	lsrs	r3, r0, #8
    45ae:	428b      	cmp	r3, r1
    45b0:	d301      	bcc.n	45b6 <__aeabi_uidiv+0x9a>
    45b2:	020b      	lsls	r3, r1, #8
    45b4:	1ac0      	subs	r0, r0, r3
    45b6:	4152      	adcs	r2, r2
    45b8:	d2cd      	bcs.n	4556 <__aeabi_uidiv+0x3a>
    45ba:	09c3      	lsrs	r3, r0, #7
    45bc:	428b      	cmp	r3, r1
    45be:	d301      	bcc.n	45c4 <__aeabi_uidiv+0xa8>
    45c0:	01cb      	lsls	r3, r1, #7
    45c2:	1ac0      	subs	r0, r0, r3
    45c4:	4152      	adcs	r2, r2
    45c6:	0983      	lsrs	r3, r0, #6
    45c8:	428b      	cmp	r3, r1
    45ca:	d301      	bcc.n	45d0 <__aeabi_uidiv+0xb4>
    45cc:	018b      	lsls	r3, r1, #6
    45ce:	1ac0      	subs	r0, r0, r3
    45d0:	4152      	adcs	r2, r2
    45d2:	0943      	lsrs	r3, r0, #5
    45d4:	428b      	cmp	r3, r1
    45d6:	d301      	bcc.n	45dc <__aeabi_uidiv+0xc0>
    45d8:	014b      	lsls	r3, r1, #5
    45da:	1ac0      	subs	r0, r0, r3
    45dc:	4152      	adcs	r2, r2
    45de:	0903      	lsrs	r3, r0, #4
    45e0:	428b      	cmp	r3, r1
    45e2:	d301      	bcc.n	45e8 <__aeabi_uidiv+0xcc>
    45e4:	010b      	lsls	r3, r1, #4
    45e6:	1ac0      	subs	r0, r0, r3
    45e8:	4152      	adcs	r2, r2
    45ea:	08c3      	lsrs	r3, r0, #3
    45ec:	428b      	cmp	r3, r1
    45ee:	d301      	bcc.n	45f4 <__aeabi_uidiv+0xd8>
    45f0:	00cb      	lsls	r3, r1, #3
    45f2:	1ac0      	subs	r0, r0, r3
    45f4:	4152      	adcs	r2, r2
    45f6:	0883      	lsrs	r3, r0, #2
    45f8:	428b      	cmp	r3, r1
    45fa:	d301      	bcc.n	4600 <__aeabi_uidiv+0xe4>
    45fc:	008b      	lsls	r3, r1, #2
    45fe:	1ac0      	subs	r0, r0, r3
    4600:	4152      	adcs	r2, r2
    4602:	0843      	lsrs	r3, r0, #1
    4604:	428b      	cmp	r3, r1
    4606:	d301      	bcc.n	460c <__aeabi_uidiv+0xf0>
    4608:	004b      	lsls	r3, r1, #1
    460a:	1ac0      	subs	r0, r0, r3
    460c:	4152      	adcs	r2, r2
    460e:	1a41      	subs	r1, r0, r1
    4610:	d200      	bcs.n	4614 <__aeabi_uidiv+0xf8>
    4612:	4601      	mov	r1, r0
    4614:	4152      	adcs	r2, r2
    4616:	4610      	mov	r0, r2
    4618:	4770      	bx	lr
    461a:	e7ff      	b.n	461c <__aeabi_uidiv+0x100>
    461c:	b501      	push	{r0, lr}
    461e:	2000      	movs	r0, #0
    4620:	f000 f8f0 	bl	4804 <__aeabi_idiv0>
    4624:	bd02      	pop	{r1, pc}
    4626:	46c0      	nop			; (mov r8, r8)

00004628 <__aeabi_uidivmod>:
    4628:	2900      	cmp	r1, #0
    462a:	d0f7      	beq.n	461c <__aeabi_uidiv+0x100>
    462c:	e776      	b.n	451c <__aeabi_uidiv>
    462e:	4770      	bx	lr

00004630 <__aeabi_idiv>:
    4630:	4603      	mov	r3, r0
    4632:	430b      	orrs	r3, r1
    4634:	d47f      	bmi.n	4736 <__aeabi_idiv+0x106>
    4636:	2200      	movs	r2, #0
    4638:	0843      	lsrs	r3, r0, #1
    463a:	428b      	cmp	r3, r1
    463c:	d374      	bcc.n	4728 <__aeabi_idiv+0xf8>
    463e:	0903      	lsrs	r3, r0, #4
    4640:	428b      	cmp	r3, r1
    4642:	d35f      	bcc.n	4704 <__aeabi_idiv+0xd4>
    4644:	0a03      	lsrs	r3, r0, #8
    4646:	428b      	cmp	r3, r1
    4648:	d344      	bcc.n	46d4 <__aeabi_idiv+0xa4>
    464a:	0b03      	lsrs	r3, r0, #12
    464c:	428b      	cmp	r3, r1
    464e:	d328      	bcc.n	46a2 <__aeabi_idiv+0x72>
    4650:	0c03      	lsrs	r3, r0, #16
    4652:	428b      	cmp	r3, r1
    4654:	d30d      	bcc.n	4672 <__aeabi_idiv+0x42>
    4656:	22ff      	movs	r2, #255	; 0xff
    4658:	0209      	lsls	r1, r1, #8
    465a:	ba12      	rev	r2, r2
    465c:	0c03      	lsrs	r3, r0, #16
    465e:	428b      	cmp	r3, r1
    4660:	d302      	bcc.n	4668 <__aeabi_idiv+0x38>
    4662:	1212      	asrs	r2, r2, #8
    4664:	0209      	lsls	r1, r1, #8
    4666:	d065      	beq.n	4734 <__aeabi_idiv+0x104>
    4668:	0b03      	lsrs	r3, r0, #12
    466a:	428b      	cmp	r3, r1
    466c:	d319      	bcc.n	46a2 <__aeabi_idiv+0x72>
    466e:	e000      	b.n	4672 <__aeabi_idiv+0x42>
    4670:	0a09      	lsrs	r1, r1, #8
    4672:	0bc3      	lsrs	r3, r0, #15
    4674:	428b      	cmp	r3, r1
    4676:	d301      	bcc.n	467c <__aeabi_idiv+0x4c>
    4678:	03cb      	lsls	r3, r1, #15
    467a:	1ac0      	subs	r0, r0, r3
    467c:	4152      	adcs	r2, r2
    467e:	0b83      	lsrs	r3, r0, #14
    4680:	428b      	cmp	r3, r1
    4682:	d301      	bcc.n	4688 <__aeabi_idiv+0x58>
    4684:	038b      	lsls	r3, r1, #14
    4686:	1ac0      	subs	r0, r0, r3
    4688:	4152      	adcs	r2, r2
    468a:	0b43      	lsrs	r3, r0, #13
    468c:	428b      	cmp	r3, r1
    468e:	d301      	bcc.n	4694 <__aeabi_idiv+0x64>
    4690:	034b      	lsls	r3, r1, #13
    4692:	1ac0      	subs	r0, r0, r3
    4694:	4152      	adcs	r2, r2
    4696:	0b03      	lsrs	r3, r0, #12
    4698:	428b      	cmp	r3, r1
    469a:	d301      	bcc.n	46a0 <__aeabi_idiv+0x70>
    469c:	030b      	lsls	r3, r1, #12
    469e:	1ac0      	subs	r0, r0, r3
    46a0:	4152      	adcs	r2, r2
    46a2:	0ac3      	lsrs	r3, r0, #11
    46a4:	428b      	cmp	r3, r1
    46a6:	d301      	bcc.n	46ac <__aeabi_idiv+0x7c>
    46a8:	02cb      	lsls	r3, r1, #11
    46aa:	1ac0      	subs	r0, r0, r3
    46ac:	4152      	adcs	r2, r2
    46ae:	0a83      	lsrs	r3, r0, #10
    46b0:	428b      	cmp	r3, r1
    46b2:	d301      	bcc.n	46b8 <__aeabi_idiv+0x88>
    46b4:	028b      	lsls	r3, r1, #10
    46b6:	1ac0      	subs	r0, r0, r3
    46b8:	4152      	adcs	r2, r2
    46ba:	0a43      	lsrs	r3, r0, #9
    46bc:	428b      	cmp	r3, r1
    46be:	d301      	bcc.n	46c4 <__aeabi_idiv+0x94>
    46c0:	024b      	lsls	r3, r1, #9
    46c2:	1ac0      	subs	r0, r0, r3
    46c4:	4152      	adcs	r2, r2
    46c6:	0a03      	lsrs	r3, r0, #8
    46c8:	428b      	cmp	r3, r1
    46ca:	d301      	bcc.n	46d0 <__aeabi_idiv+0xa0>
    46cc:	020b      	lsls	r3, r1, #8
    46ce:	1ac0      	subs	r0, r0, r3
    46d0:	4152      	adcs	r2, r2
    46d2:	d2cd      	bcs.n	4670 <__aeabi_idiv+0x40>
    46d4:	09c3      	lsrs	r3, r0, #7
    46d6:	428b      	cmp	r3, r1
    46d8:	d301      	bcc.n	46de <__aeabi_idiv+0xae>
    46da:	01cb      	lsls	r3, r1, #7
    46dc:	1ac0      	subs	r0, r0, r3
    46de:	4152      	adcs	r2, r2
    46e0:	0983      	lsrs	r3, r0, #6
    46e2:	428b      	cmp	r3, r1
    46e4:	d301      	bcc.n	46ea <__aeabi_idiv+0xba>
    46e6:	018b      	lsls	r3, r1, #6
    46e8:	1ac0      	subs	r0, r0, r3
    46ea:	4152      	adcs	r2, r2
    46ec:	0943      	lsrs	r3, r0, #5
    46ee:	428b      	cmp	r3, r1
    46f0:	d301      	bcc.n	46f6 <__aeabi_idiv+0xc6>
    46f2:	014b      	lsls	r3, r1, #5
    46f4:	1ac0      	subs	r0, r0, r3
    46f6:	4152      	adcs	r2, r2
    46f8:	0903      	lsrs	r3, r0, #4
    46fa:	428b      	cmp	r3, r1
    46fc:	d301      	bcc.n	4702 <__aeabi_idiv+0xd2>
    46fe:	010b      	lsls	r3, r1, #4
    4700:	1ac0      	subs	r0, r0, r3
    4702:	4152      	adcs	r2, r2
    4704:	08c3      	lsrs	r3, r0, #3
    4706:	428b      	cmp	r3, r1
    4708:	d301      	bcc.n	470e <__aeabi_idiv+0xde>
    470a:	00cb      	lsls	r3, r1, #3
    470c:	1ac0      	subs	r0, r0, r3
    470e:	4152      	adcs	r2, r2
    4710:	0883      	lsrs	r3, r0, #2
    4712:	428b      	cmp	r3, r1
    4714:	d301      	bcc.n	471a <__aeabi_idiv+0xea>
    4716:	008b      	lsls	r3, r1, #2
    4718:	1ac0      	subs	r0, r0, r3
    471a:	4152      	adcs	r2, r2
    471c:	0843      	lsrs	r3, r0, #1
    471e:	428b      	cmp	r3, r1
    4720:	d301      	bcc.n	4726 <__aeabi_idiv+0xf6>
    4722:	004b      	lsls	r3, r1, #1
    4724:	1ac0      	subs	r0, r0, r3
    4726:	4152      	adcs	r2, r2
    4728:	1a41      	subs	r1, r0, r1
    472a:	d200      	bcs.n	472e <__aeabi_idiv+0xfe>
    472c:	4601      	mov	r1, r0
    472e:	4152      	adcs	r2, r2
    4730:	4610      	mov	r0, r2
    4732:	4770      	bx	lr
    4734:	e05d      	b.n	47f2 <__aeabi_idiv+0x1c2>
    4736:	0fca      	lsrs	r2, r1, #31
    4738:	d000      	beq.n	473c <__aeabi_idiv+0x10c>
    473a:	4249      	negs	r1, r1
    473c:	1003      	asrs	r3, r0, #32
    473e:	d300      	bcc.n	4742 <__aeabi_idiv+0x112>
    4740:	4240      	negs	r0, r0
    4742:	4053      	eors	r3, r2
    4744:	2200      	movs	r2, #0
    4746:	469c      	mov	ip, r3
    4748:	0903      	lsrs	r3, r0, #4
    474a:	428b      	cmp	r3, r1
    474c:	d32d      	bcc.n	47aa <__aeabi_idiv+0x17a>
    474e:	0a03      	lsrs	r3, r0, #8
    4750:	428b      	cmp	r3, r1
    4752:	d312      	bcc.n	477a <__aeabi_idiv+0x14a>
    4754:	22fc      	movs	r2, #252	; 0xfc
    4756:	0189      	lsls	r1, r1, #6
    4758:	ba12      	rev	r2, r2
    475a:	0a03      	lsrs	r3, r0, #8
    475c:	428b      	cmp	r3, r1
    475e:	d30c      	bcc.n	477a <__aeabi_idiv+0x14a>
    4760:	0189      	lsls	r1, r1, #6
    4762:	1192      	asrs	r2, r2, #6
    4764:	428b      	cmp	r3, r1
    4766:	d308      	bcc.n	477a <__aeabi_idiv+0x14a>
    4768:	0189      	lsls	r1, r1, #6
    476a:	1192      	asrs	r2, r2, #6
    476c:	428b      	cmp	r3, r1
    476e:	d304      	bcc.n	477a <__aeabi_idiv+0x14a>
    4770:	0189      	lsls	r1, r1, #6
    4772:	d03a      	beq.n	47ea <__aeabi_idiv+0x1ba>
    4774:	1192      	asrs	r2, r2, #6
    4776:	e000      	b.n	477a <__aeabi_idiv+0x14a>
    4778:	0989      	lsrs	r1, r1, #6
    477a:	09c3      	lsrs	r3, r0, #7
    477c:	428b      	cmp	r3, r1
    477e:	d301      	bcc.n	4784 <__aeabi_idiv+0x154>
    4780:	01cb      	lsls	r3, r1, #7
    4782:	1ac0      	subs	r0, r0, r3
    4784:	4152      	adcs	r2, r2
    4786:	0983      	lsrs	r3, r0, #6
    4788:	428b      	cmp	r3, r1
    478a:	d301      	bcc.n	4790 <__aeabi_idiv+0x160>
    478c:	018b      	lsls	r3, r1, #6
    478e:	1ac0      	subs	r0, r0, r3
    4790:	4152      	adcs	r2, r2
    4792:	0943      	lsrs	r3, r0, #5
    4794:	428b      	cmp	r3, r1
    4796:	d301      	bcc.n	479c <__aeabi_idiv+0x16c>
    4798:	014b      	lsls	r3, r1, #5
    479a:	1ac0      	subs	r0, r0, r3
    479c:	4152      	adcs	r2, r2
    479e:	0903      	lsrs	r3, r0, #4
    47a0:	428b      	cmp	r3, r1
    47a2:	d301      	bcc.n	47a8 <__aeabi_idiv+0x178>
    47a4:	010b      	lsls	r3, r1, #4
    47a6:	1ac0      	subs	r0, r0, r3
    47a8:	4152      	adcs	r2, r2
    47aa:	08c3      	lsrs	r3, r0, #3
    47ac:	428b      	cmp	r3, r1
    47ae:	d301      	bcc.n	47b4 <__aeabi_idiv+0x184>
    47b0:	00cb      	lsls	r3, r1, #3
    47b2:	1ac0      	subs	r0, r0, r3
    47b4:	4152      	adcs	r2, r2
    47b6:	0883      	lsrs	r3, r0, #2
    47b8:	428b      	cmp	r3, r1
    47ba:	d301      	bcc.n	47c0 <__aeabi_idiv+0x190>
    47bc:	008b      	lsls	r3, r1, #2
    47be:	1ac0      	subs	r0, r0, r3
    47c0:	4152      	adcs	r2, r2
    47c2:	d2d9      	bcs.n	4778 <__aeabi_idiv+0x148>
    47c4:	0843      	lsrs	r3, r0, #1
    47c6:	428b      	cmp	r3, r1
    47c8:	d301      	bcc.n	47ce <__aeabi_idiv+0x19e>
    47ca:	004b      	lsls	r3, r1, #1
    47cc:	1ac0      	subs	r0, r0, r3
    47ce:	4152      	adcs	r2, r2
    47d0:	1a41      	subs	r1, r0, r1
    47d2:	d200      	bcs.n	47d6 <__aeabi_idiv+0x1a6>
    47d4:	4601      	mov	r1, r0
    47d6:	4663      	mov	r3, ip
    47d8:	4152      	adcs	r2, r2
    47da:	105b      	asrs	r3, r3, #1
    47dc:	4610      	mov	r0, r2
    47de:	d301      	bcc.n	47e4 <__aeabi_idiv+0x1b4>
    47e0:	4240      	negs	r0, r0
    47e2:	2b00      	cmp	r3, #0
    47e4:	d500      	bpl.n	47e8 <__aeabi_idiv+0x1b8>
    47e6:	4249      	negs	r1, r1
    47e8:	4770      	bx	lr
    47ea:	4663      	mov	r3, ip
    47ec:	105b      	asrs	r3, r3, #1
    47ee:	d300      	bcc.n	47f2 <__aeabi_idiv+0x1c2>
    47f0:	4240      	negs	r0, r0
    47f2:	b501      	push	{r0, lr}
    47f4:	2000      	movs	r0, #0
    47f6:	f000 f805 	bl	4804 <__aeabi_idiv0>
    47fa:	bd02      	pop	{r1, pc}

000047fc <__aeabi_idivmod>:
    47fc:	2900      	cmp	r1, #0
    47fe:	d0f8      	beq.n	47f2 <__aeabi_idiv+0x1c2>
    4800:	e716      	b.n	4630 <__aeabi_idiv>
    4802:	4770      	bx	lr

00004804 <__aeabi_idiv0>:
    4804:	4770      	bx	lr
    4806:	46c0      	nop			; (mov r8, r8)

00004808 <__aeabi_cdrcmple>:
    4808:	4684      	mov	ip, r0
    480a:	1c10      	adds	r0, r2, #0
    480c:	4662      	mov	r2, ip
    480e:	468c      	mov	ip, r1
    4810:	1c19      	adds	r1, r3, #0
    4812:	4663      	mov	r3, ip
    4814:	e000      	b.n	4818 <__aeabi_cdcmpeq>
    4816:	46c0      	nop			; (mov r8, r8)

00004818 <__aeabi_cdcmpeq>:
    4818:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    481a:	f000 ff45 	bl	56a8 <__ledf2>
    481e:	2800      	cmp	r0, #0
    4820:	d401      	bmi.n	4826 <__aeabi_cdcmpeq+0xe>
    4822:	2100      	movs	r1, #0
    4824:	42c8      	cmn	r0, r1
    4826:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00004828 <__aeabi_dcmpeq>:
    4828:	b510      	push	{r4, lr}
    482a:	f000 fe99 	bl	5560 <__eqdf2>
    482e:	4240      	negs	r0, r0
    4830:	3001      	adds	r0, #1
    4832:	bd10      	pop	{r4, pc}

00004834 <__aeabi_dcmplt>:
    4834:	b510      	push	{r4, lr}
    4836:	f000 ff37 	bl	56a8 <__ledf2>
    483a:	2800      	cmp	r0, #0
    483c:	db01      	blt.n	4842 <__aeabi_dcmplt+0xe>
    483e:	2000      	movs	r0, #0
    4840:	bd10      	pop	{r4, pc}
    4842:	2001      	movs	r0, #1
    4844:	bd10      	pop	{r4, pc}
    4846:	46c0      	nop			; (mov r8, r8)

00004848 <__aeabi_dcmple>:
    4848:	b510      	push	{r4, lr}
    484a:	f000 ff2d 	bl	56a8 <__ledf2>
    484e:	2800      	cmp	r0, #0
    4850:	dd01      	ble.n	4856 <__aeabi_dcmple+0xe>
    4852:	2000      	movs	r0, #0
    4854:	bd10      	pop	{r4, pc}
    4856:	2001      	movs	r0, #1
    4858:	bd10      	pop	{r4, pc}
    485a:	46c0      	nop			; (mov r8, r8)

0000485c <__aeabi_dcmpgt>:
    485c:	b510      	push	{r4, lr}
    485e:	f000 febf 	bl	55e0 <__gedf2>
    4862:	2800      	cmp	r0, #0
    4864:	dc01      	bgt.n	486a <__aeabi_dcmpgt+0xe>
    4866:	2000      	movs	r0, #0
    4868:	bd10      	pop	{r4, pc}
    486a:	2001      	movs	r0, #1
    486c:	bd10      	pop	{r4, pc}
    486e:	46c0      	nop			; (mov r8, r8)

00004870 <__aeabi_dcmpge>:
    4870:	b510      	push	{r4, lr}
    4872:	f000 feb5 	bl	55e0 <__gedf2>
    4876:	2800      	cmp	r0, #0
    4878:	da01      	bge.n	487e <__aeabi_dcmpge+0xe>
    487a:	2000      	movs	r0, #0
    487c:	bd10      	pop	{r4, pc}
    487e:	2001      	movs	r0, #1
    4880:	bd10      	pop	{r4, pc}
    4882:	46c0      	nop			; (mov r8, r8)

00004884 <__aeabi_lmul>:
    4884:	b5f0      	push	{r4, r5, r6, r7, lr}
    4886:	464f      	mov	r7, r9
    4888:	4646      	mov	r6, r8
    488a:	b4c0      	push	{r6, r7}
    488c:	0416      	lsls	r6, r2, #16
    488e:	0c36      	lsrs	r6, r6, #16
    4890:	4699      	mov	r9, r3
    4892:	0033      	movs	r3, r6
    4894:	0405      	lsls	r5, r0, #16
    4896:	0c2c      	lsrs	r4, r5, #16
    4898:	0c07      	lsrs	r7, r0, #16
    489a:	0c15      	lsrs	r5, r2, #16
    489c:	4363      	muls	r3, r4
    489e:	437e      	muls	r6, r7
    48a0:	436f      	muls	r7, r5
    48a2:	4365      	muls	r5, r4
    48a4:	0c1c      	lsrs	r4, r3, #16
    48a6:	19ad      	adds	r5, r5, r6
    48a8:	1964      	adds	r4, r4, r5
    48aa:	469c      	mov	ip, r3
    48ac:	42a6      	cmp	r6, r4
    48ae:	d903      	bls.n	48b8 <__aeabi_lmul+0x34>
    48b0:	2380      	movs	r3, #128	; 0x80
    48b2:	025b      	lsls	r3, r3, #9
    48b4:	4698      	mov	r8, r3
    48b6:	4447      	add	r7, r8
    48b8:	4663      	mov	r3, ip
    48ba:	0c25      	lsrs	r5, r4, #16
    48bc:	19ef      	adds	r7, r5, r7
    48be:	041d      	lsls	r5, r3, #16
    48c0:	464b      	mov	r3, r9
    48c2:	434a      	muls	r2, r1
    48c4:	4343      	muls	r3, r0
    48c6:	0c2d      	lsrs	r5, r5, #16
    48c8:	0424      	lsls	r4, r4, #16
    48ca:	1964      	adds	r4, r4, r5
    48cc:	1899      	adds	r1, r3, r2
    48ce:	19c9      	adds	r1, r1, r7
    48d0:	0020      	movs	r0, r4
    48d2:	bc0c      	pop	{r2, r3}
    48d4:	4690      	mov	r8, r2
    48d6:	4699      	mov	r9, r3
    48d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    48da:	46c0      	nop			; (mov r8, r8)

000048dc <__aeabi_dadd>:
    48dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    48de:	4656      	mov	r6, sl
    48e0:	465f      	mov	r7, fp
    48e2:	464d      	mov	r5, r9
    48e4:	4644      	mov	r4, r8
    48e6:	b4f0      	push	{r4, r5, r6, r7}
    48e8:	000f      	movs	r7, r1
    48ea:	0ffd      	lsrs	r5, r7, #31
    48ec:	46aa      	mov	sl, r5
    48ee:	0309      	lsls	r1, r1, #12
    48f0:	007c      	lsls	r4, r7, #1
    48f2:	002e      	movs	r6, r5
    48f4:	005f      	lsls	r7, r3, #1
    48f6:	0f45      	lsrs	r5, r0, #29
    48f8:	0a49      	lsrs	r1, r1, #9
    48fa:	0d7f      	lsrs	r7, r7, #21
    48fc:	4329      	orrs	r1, r5
    48fe:	00c5      	lsls	r5, r0, #3
    4900:	0318      	lsls	r0, r3, #12
    4902:	46bc      	mov	ip, r7
    4904:	0a40      	lsrs	r0, r0, #9
    4906:	0f57      	lsrs	r7, r2, #29
    4908:	0d64      	lsrs	r4, r4, #21
    490a:	0fdb      	lsrs	r3, r3, #31
    490c:	4338      	orrs	r0, r7
    490e:	00d2      	lsls	r2, r2, #3
    4910:	459a      	cmp	sl, r3
    4912:	d100      	bne.n	4916 <__aeabi_dadd+0x3a>
    4914:	e0aa      	b.n	4a6c <__aeabi_dadd+0x190>
    4916:	4666      	mov	r6, ip
    4918:	1ba6      	subs	r6, r4, r6
    491a:	2e00      	cmp	r6, #0
    491c:	dc00      	bgt.n	4920 <__aeabi_dadd+0x44>
    491e:	e0ff      	b.n	4b20 <__aeabi_dadd+0x244>
    4920:	4663      	mov	r3, ip
    4922:	2b00      	cmp	r3, #0
    4924:	d139      	bne.n	499a <__aeabi_dadd+0xbe>
    4926:	0003      	movs	r3, r0
    4928:	4313      	orrs	r3, r2
    492a:	d000      	beq.n	492e <__aeabi_dadd+0x52>
    492c:	e0d9      	b.n	4ae2 <__aeabi_dadd+0x206>
    492e:	076b      	lsls	r3, r5, #29
    4930:	d009      	beq.n	4946 <__aeabi_dadd+0x6a>
    4932:	230f      	movs	r3, #15
    4934:	402b      	ands	r3, r5
    4936:	2b04      	cmp	r3, #4
    4938:	d005      	beq.n	4946 <__aeabi_dadd+0x6a>
    493a:	1d2b      	adds	r3, r5, #4
    493c:	42ab      	cmp	r3, r5
    493e:	41ad      	sbcs	r5, r5
    4940:	426d      	negs	r5, r5
    4942:	1949      	adds	r1, r1, r5
    4944:	001d      	movs	r5, r3
    4946:	020b      	lsls	r3, r1, #8
    4948:	d400      	bmi.n	494c <__aeabi_dadd+0x70>
    494a:	e082      	b.n	4a52 <__aeabi_dadd+0x176>
    494c:	4bca      	ldr	r3, [pc, #808]	; (4c78 <__aeabi_dadd+0x39c>)
    494e:	3401      	adds	r4, #1
    4950:	429c      	cmp	r4, r3
    4952:	d100      	bne.n	4956 <__aeabi_dadd+0x7a>
    4954:	e0fe      	b.n	4b54 <__aeabi_dadd+0x278>
    4956:	000a      	movs	r2, r1
    4958:	4656      	mov	r6, sl
    495a:	4bc8      	ldr	r3, [pc, #800]	; (4c7c <__aeabi_dadd+0x3a0>)
    495c:	08ed      	lsrs	r5, r5, #3
    495e:	401a      	ands	r2, r3
    4960:	0750      	lsls	r0, r2, #29
    4962:	0564      	lsls	r4, r4, #21
    4964:	0252      	lsls	r2, r2, #9
    4966:	4305      	orrs	r5, r0
    4968:	0b12      	lsrs	r2, r2, #12
    496a:	0d64      	lsrs	r4, r4, #21
    496c:	2100      	movs	r1, #0
    496e:	0312      	lsls	r2, r2, #12
    4970:	0d0b      	lsrs	r3, r1, #20
    4972:	051b      	lsls	r3, r3, #20
    4974:	0564      	lsls	r4, r4, #21
    4976:	0b12      	lsrs	r2, r2, #12
    4978:	431a      	orrs	r2, r3
    497a:	0863      	lsrs	r3, r4, #1
    497c:	4cc0      	ldr	r4, [pc, #768]	; (4c80 <__aeabi_dadd+0x3a4>)
    497e:	07f6      	lsls	r6, r6, #31
    4980:	4014      	ands	r4, r2
    4982:	431c      	orrs	r4, r3
    4984:	0064      	lsls	r4, r4, #1
    4986:	0864      	lsrs	r4, r4, #1
    4988:	4334      	orrs	r4, r6
    498a:	0028      	movs	r0, r5
    498c:	0021      	movs	r1, r4
    498e:	bc3c      	pop	{r2, r3, r4, r5}
    4990:	4690      	mov	r8, r2
    4992:	4699      	mov	r9, r3
    4994:	46a2      	mov	sl, r4
    4996:	46ab      	mov	fp, r5
    4998:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    499a:	4bb7      	ldr	r3, [pc, #732]	; (4c78 <__aeabi_dadd+0x39c>)
    499c:	429c      	cmp	r4, r3
    499e:	d0c6      	beq.n	492e <__aeabi_dadd+0x52>
    49a0:	2380      	movs	r3, #128	; 0x80
    49a2:	041b      	lsls	r3, r3, #16
    49a4:	4318      	orrs	r0, r3
    49a6:	2e38      	cmp	r6, #56	; 0x38
    49a8:	dd00      	ble.n	49ac <__aeabi_dadd+0xd0>
    49aa:	e0eb      	b.n	4b84 <__aeabi_dadd+0x2a8>
    49ac:	2e1f      	cmp	r6, #31
    49ae:	dd00      	ble.n	49b2 <__aeabi_dadd+0xd6>
    49b0:	e11e      	b.n	4bf0 <__aeabi_dadd+0x314>
    49b2:	2320      	movs	r3, #32
    49b4:	1b9b      	subs	r3, r3, r6
    49b6:	469c      	mov	ip, r3
    49b8:	0003      	movs	r3, r0
    49ba:	4667      	mov	r7, ip
    49bc:	40bb      	lsls	r3, r7
    49be:	4698      	mov	r8, r3
    49c0:	0013      	movs	r3, r2
    49c2:	4647      	mov	r7, r8
    49c4:	40f3      	lsrs	r3, r6
    49c6:	433b      	orrs	r3, r7
    49c8:	4667      	mov	r7, ip
    49ca:	40ba      	lsls	r2, r7
    49cc:	1e57      	subs	r7, r2, #1
    49ce:	41ba      	sbcs	r2, r7
    49d0:	4313      	orrs	r3, r2
    49d2:	0002      	movs	r2, r0
    49d4:	40f2      	lsrs	r2, r6
    49d6:	1aeb      	subs	r3, r5, r3
    49d8:	429d      	cmp	r5, r3
    49da:	41b6      	sbcs	r6, r6
    49dc:	001d      	movs	r5, r3
    49de:	1a8a      	subs	r2, r1, r2
    49e0:	4276      	negs	r6, r6
    49e2:	1b91      	subs	r1, r2, r6
    49e4:	020b      	lsls	r3, r1, #8
    49e6:	d531      	bpl.n	4a4c <__aeabi_dadd+0x170>
    49e8:	024a      	lsls	r2, r1, #9
    49ea:	0a56      	lsrs	r6, r2, #9
    49ec:	2e00      	cmp	r6, #0
    49ee:	d100      	bne.n	49f2 <__aeabi_dadd+0x116>
    49f0:	e0b4      	b.n	4b5c <__aeabi_dadd+0x280>
    49f2:	0030      	movs	r0, r6
    49f4:	f001 fe40 	bl	6678 <__clzsi2>
    49f8:	0003      	movs	r3, r0
    49fa:	3b08      	subs	r3, #8
    49fc:	2b1f      	cmp	r3, #31
    49fe:	dd00      	ble.n	4a02 <__aeabi_dadd+0x126>
    4a00:	e0b5      	b.n	4b6e <__aeabi_dadd+0x292>
    4a02:	2220      	movs	r2, #32
    4a04:	0029      	movs	r1, r5
    4a06:	1ad2      	subs	r2, r2, r3
    4a08:	40d1      	lsrs	r1, r2
    4a0a:	409e      	lsls	r6, r3
    4a0c:	000a      	movs	r2, r1
    4a0e:	409d      	lsls	r5, r3
    4a10:	4332      	orrs	r2, r6
    4a12:	429c      	cmp	r4, r3
    4a14:	dd00      	ble.n	4a18 <__aeabi_dadd+0x13c>
    4a16:	e0b1      	b.n	4b7c <__aeabi_dadd+0x2a0>
    4a18:	1b1c      	subs	r4, r3, r4
    4a1a:	1c63      	adds	r3, r4, #1
    4a1c:	2b1f      	cmp	r3, #31
    4a1e:	dd00      	ble.n	4a22 <__aeabi_dadd+0x146>
    4a20:	e0d5      	b.n	4bce <__aeabi_dadd+0x2f2>
    4a22:	2120      	movs	r1, #32
    4a24:	0014      	movs	r4, r2
    4a26:	0028      	movs	r0, r5
    4a28:	1ac9      	subs	r1, r1, r3
    4a2a:	408c      	lsls	r4, r1
    4a2c:	40d8      	lsrs	r0, r3
    4a2e:	408d      	lsls	r5, r1
    4a30:	4304      	orrs	r4, r0
    4a32:	40da      	lsrs	r2, r3
    4a34:	1e68      	subs	r0, r5, #1
    4a36:	4185      	sbcs	r5, r0
    4a38:	0011      	movs	r1, r2
    4a3a:	4325      	orrs	r5, r4
    4a3c:	2400      	movs	r4, #0
    4a3e:	e776      	b.n	492e <__aeabi_dadd+0x52>
    4a40:	4641      	mov	r1, r8
    4a42:	4331      	orrs	r1, r6
    4a44:	d100      	bne.n	4a48 <__aeabi_dadd+0x16c>
    4a46:	e234      	b.n	4eb2 <__aeabi_dadd+0x5d6>
    4a48:	0031      	movs	r1, r6
    4a4a:	4645      	mov	r5, r8
    4a4c:	076b      	lsls	r3, r5, #29
    4a4e:	d000      	beq.n	4a52 <__aeabi_dadd+0x176>
    4a50:	e76f      	b.n	4932 <__aeabi_dadd+0x56>
    4a52:	4656      	mov	r6, sl
    4a54:	0748      	lsls	r0, r1, #29
    4a56:	08ed      	lsrs	r5, r5, #3
    4a58:	08c9      	lsrs	r1, r1, #3
    4a5a:	4305      	orrs	r5, r0
    4a5c:	4b86      	ldr	r3, [pc, #536]	; (4c78 <__aeabi_dadd+0x39c>)
    4a5e:	429c      	cmp	r4, r3
    4a60:	d035      	beq.n	4ace <__aeabi_dadd+0x1f2>
    4a62:	030a      	lsls	r2, r1, #12
    4a64:	0564      	lsls	r4, r4, #21
    4a66:	0b12      	lsrs	r2, r2, #12
    4a68:	0d64      	lsrs	r4, r4, #21
    4a6a:	e77f      	b.n	496c <__aeabi_dadd+0x90>
    4a6c:	4663      	mov	r3, ip
    4a6e:	1ae3      	subs	r3, r4, r3
    4a70:	469b      	mov	fp, r3
    4a72:	2b00      	cmp	r3, #0
    4a74:	dc00      	bgt.n	4a78 <__aeabi_dadd+0x19c>
    4a76:	e08b      	b.n	4b90 <__aeabi_dadd+0x2b4>
    4a78:	4667      	mov	r7, ip
    4a7a:	2f00      	cmp	r7, #0
    4a7c:	d03c      	beq.n	4af8 <__aeabi_dadd+0x21c>
    4a7e:	4f7e      	ldr	r7, [pc, #504]	; (4c78 <__aeabi_dadd+0x39c>)
    4a80:	42bc      	cmp	r4, r7
    4a82:	d100      	bne.n	4a86 <__aeabi_dadd+0x1aa>
    4a84:	e753      	b.n	492e <__aeabi_dadd+0x52>
    4a86:	2780      	movs	r7, #128	; 0x80
    4a88:	043f      	lsls	r7, r7, #16
    4a8a:	4338      	orrs	r0, r7
    4a8c:	465b      	mov	r3, fp
    4a8e:	2b38      	cmp	r3, #56	; 0x38
    4a90:	dc00      	bgt.n	4a94 <__aeabi_dadd+0x1b8>
    4a92:	e0f7      	b.n	4c84 <__aeabi_dadd+0x3a8>
    4a94:	4302      	orrs	r2, r0
    4a96:	1e50      	subs	r0, r2, #1
    4a98:	4182      	sbcs	r2, r0
    4a9a:	2000      	movs	r0, #0
    4a9c:	b2d2      	uxtb	r2, r2
    4a9e:	1953      	adds	r3, r2, r5
    4aa0:	1842      	adds	r2, r0, r1
    4aa2:	42ab      	cmp	r3, r5
    4aa4:	4189      	sbcs	r1, r1
    4aa6:	001d      	movs	r5, r3
    4aa8:	4249      	negs	r1, r1
    4aaa:	1889      	adds	r1, r1, r2
    4aac:	020b      	lsls	r3, r1, #8
    4aae:	d5cd      	bpl.n	4a4c <__aeabi_dadd+0x170>
    4ab0:	4b71      	ldr	r3, [pc, #452]	; (4c78 <__aeabi_dadd+0x39c>)
    4ab2:	3401      	adds	r4, #1
    4ab4:	429c      	cmp	r4, r3
    4ab6:	d100      	bne.n	4aba <__aeabi_dadd+0x1de>
    4ab8:	e13d      	b.n	4d36 <__aeabi_dadd+0x45a>
    4aba:	2001      	movs	r0, #1
    4abc:	4a6f      	ldr	r2, [pc, #444]	; (4c7c <__aeabi_dadd+0x3a0>)
    4abe:	086b      	lsrs	r3, r5, #1
    4ac0:	400a      	ands	r2, r1
    4ac2:	4028      	ands	r0, r5
    4ac4:	4318      	orrs	r0, r3
    4ac6:	07d5      	lsls	r5, r2, #31
    4ac8:	4305      	orrs	r5, r0
    4aca:	0851      	lsrs	r1, r2, #1
    4acc:	e72f      	b.n	492e <__aeabi_dadd+0x52>
    4ace:	002b      	movs	r3, r5
    4ad0:	430b      	orrs	r3, r1
    4ad2:	d100      	bne.n	4ad6 <__aeabi_dadd+0x1fa>
    4ad4:	e1cb      	b.n	4e6e <__aeabi_dadd+0x592>
    4ad6:	2380      	movs	r3, #128	; 0x80
    4ad8:	031b      	lsls	r3, r3, #12
    4ada:	430b      	orrs	r3, r1
    4adc:	031a      	lsls	r2, r3, #12
    4ade:	0b12      	lsrs	r2, r2, #12
    4ae0:	e744      	b.n	496c <__aeabi_dadd+0x90>
    4ae2:	3e01      	subs	r6, #1
    4ae4:	2e00      	cmp	r6, #0
    4ae6:	d16d      	bne.n	4bc4 <__aeabi_dadd+0x2e8>
    4ae8:	1aae      	subs	r6, r5, r2
    4aea:	42b5      	cmp	r5, r6
    4aec:	419b      	sbcs	r3, r3
    4aee:	1a09      	subs	r1, r1, r0
    4af0:	425b      	negs	r3, r3
    4af2:	1ac9      	subs	r1, r1, r3
    4af4:	0035      	movs	r5, r6
    4af6:	e775      	b.n	49e4 <__aeabi_dadd+0x108>
    4af8:	0007      	movs	r7, r0
    4afa:	4317      	orrs	r7, r2
    4afc:	d100      	bne.n	4b00 <__aeabi_dadd+0x224>
    4afe:	e716      	b.n	492e <__aeabi_dadd+0x52>
    4b00:	2301      	movs	r3, #1
    4b02:	425b      	negs	r3, r3
    4b04:	469c      	mov	ip, r3
    4b06:	44e3      	add	fp, ip
    4b08:	465b      	mov	r3, fp
    4b0a:	2b00      	cmp	r3, #0
    4b0c:	d000      	beq.n	4b10 <__aeabi_dadd+0x234>
    4b0e:	e0e0      	b.n	4cd2 <__aeabi_dadd+0x3f6>
    4b10:	18aa      	adds	r2, r5, r2
    4b12:	42aa      	cmp	r2, r5
    4b14:	419b      	sbcs	r3, r3
    4b16:	1809      	adds	r1, r1, r0
    4b18:	425b      	negs	r3, r3
    4b1a:	1859      	adds	r1, r3, r1
    4b1c:	0015      	movs	r5, r2
    4b1e:	e7c5      	b.n	4aac <__aeabi_dadd+0x1d0>
    4b20:	2e00      	cmp	r6, #0
    4b22:	d175      	bne.n	4c10 <__aeabi_dadd+0x334>
    4b24:	1c66      	adds	r6, r4, #1
    4b26:	0576      	lsls	r6, r6, #21
    4b28:	0d76      	lsrs	r6, r6, #21
    4b2a:	2e01      	cmp	r6, #1
    4b2c:	dc00      	bgt.n	4b30 <__aeabi_dadd+0x254>
    4b2e:	e0f3      	b.n	4d18 <__aeabi_dadd+0x43c>
    4b30:	1aae      	subs	r6, r5, r2
    4b32:	46b0      	mov	r8, r6
    4b34:	4545      	cmp	r5, r8
    4b36:	41bf      	sbcs	r7, r7
    4b38:	1a0e      	subs	r6, r1, r0
    4b3a:	427f      	negs	r7, r7
    4b3c:	1bf6      	subs	r6, r6, r7
    4b3e:	0237      	lsls	r7, r6, #8
    4b40:	d400      	bmi.n	4b44 <__aeabi_dadd+0x268>
    4b42:	e08f      	b.n	4c64 <__aeabi_dadd+0x388>
    4b44:	1b55      	subs	r5, r2, r5
    4b46:	42aa      	cmp	r2, r5
    4b48:	41b6      	sbcs	r6, r6
    4b4a:	1a41      	subs	r1, r0, r1
    4b4c:	4276      	negs	r6, r6
    4b4e:	1b8e      	subs	r6, r1, r6
    4b50:	469a      	mov	sl, r3
    4b52:	e74b      	b.n	49ec <__aeabi_dadd+0x110>
    4b54:	4656      	mov	r6, sl
    4b56:	2200      	movs	r2, #0
    4b58:	2500      	movs	r5, #0
    4b5a:	e707      	b.n	496c <__aeabi_dadd+0x90>
    4b5c:	0028      	movs	r0, r5
    4b5e:	f001 fd8b 	bl	6678 <__clzsi2>
    4b62:	3020      	adds	r0, #32
    4b64:	0003      	movs	r3, r0
    4b66:	3b08      	subs	r3, #8
    4b68:	2b1f      	cmp	r3, #31
    4b6a:	dc00      	bgt.n	4b6e <__aeabi_dadd+0x292>
    4b6c:	e749      	b.n	4a02 <__aeabi_dadd+0x126>
    4b6e:	002a      	movs	r2, r5
    4b70:	3828      	subs	r0, #40	; 0x28
    4b72:	4082      	lsls	r2, r0
    4b74:	2500      	movs	r5, #0
    4b76:	429c      	cmp	r4, r3
    4b78:	dc00      	bgt.n	4b7c <__aeabi_dadd+0x2a0>
    4b7a:	e74d      	b.n	4a18 <__aeabi_dadd+0x13c>
    4b7c:	493f      	ldr	r1, [pc, #252]	; (4c7c <__aeabi_dadd+0x3a0>)
    4b7e:	1ae4      	subs	r4, r4, r3
    4b80:	4011      	ands	r1, r2
    4b82:	e6d4      	b.n	492e <__aeabi_dadd+0x52>
    4b84:	4302      	orrs	r2, r0
    4b86:	1e50      	subs	r0, r2, #1
    4b88:	4182      	sbcs	r2, r0
    4b8a:	b2d3      	uxtb	r3, r2
    4b8c:	2200      	movs	r2, #0
    4b8e:	e722      	b.n	49d6 <__aeabi_dadd+0xfa>
    4b90:	2b00      	cmp	r3, #0
    4b92:	d000      	beq.n	4b96 <__aeabi_dadd+0x2ba>
    4b94:	e0f3      	b.n	4d7e <__aeabi_dadd+0x4a2>
    4b96:	1c63      	adds	r3, r4, #1
    4b98:	469c      	mov	ip, r3
    4b9a:	055b      	lsls	r3, r3, #21
    4b9c:	0d5b      	lsrs	r3, r3, #21
    4b9e:	2b01      	cmp	r3, #1
    4ba0:	dc00      	bgt.n	4ba4 <__aeabi_dadd+0x2c8>
    4ba2:	e09f      	b.n	4ce4 <__aeabi_dadd+0x408>
    4ba4:	4b34      	ldr	r3, [pc, #208]	; (4c78 <__aeabi_dadd+0x39c>)
    4ba6:	459c      	cmp	ip, r3
    4ba8:	d100      	bne.n	4bac <__aeabi_dadd+0x2d0>
    4baa:	e0c3      	b.n	4d34 <__aeabi_dadd+0x458>
    4bac:	18aa      	adds	r2, r5, r2
    4bae:	1809      	adds	r1, r1, r0
    4bb0:	42aa      	cmp	r2, r5
    4bb2:	4180      	sbcs	r0, r0
    4bb4:	4240      	negs	r0, r0
    4bb6:	1841      	adds	r1, r0, r1
    4bb8:	07cd      	lsls	r5, r1, #31
    4bba:	0852      	lsrs	r2, r2, #1
    4bbc:	4315      	orrs	r5, r2
    4bbe:	0849      	lsrs	r1, r1, #1
    4bc0:	4664      	mov	r4, ip
    4bc2:	e6b4      	b.n	492e <__aeabi_dadd+0x52>
    4bc4:	4b2c      	ldr	r3, [pc, #176]	; (4c78 <__aeabi_dadd+0x39c>)
    4bc6:	429c      	cmp	r4, r3
    4bc8:	d000      	beq.n	4bcc <__aeabi_dadd+0x2f0>
    4bca:	e6ec      	b.n	49a6 <__aeabi_dadd+0xca>
    4bcc:	e6af      	b.n	492e <__aeabi_dadd+0x52>
    4bce:	0011      	movs	r1, r2
    4bd0:	3c1f      	subs	r4, #31
    4bd2:	40e1      	lsrs	r1, r4
    4bd4:	000c      	movs	r4, r1
    4bd6:	2b20      	cmp	r3, #32
    4bd8:	d100      	bne.n	4bdc <__aeabi_dadd+0x300>
    4bda:	e07f      	b.n	4cdc <__aeabi_dadd+0x400>
    4bdc:	2140      	movs	r1, #64	; 0x40
    4bde:	1acb      	subs	r3, r1, r3
    4be0:	409a      	lsls	r2, r3
    4be2:	4315      	orrs	r5, r2
    4be4:	1e6a      	subs	r2, r5, #1
    4be6:	4195      	sbcs	r5, r2
    4be8:	2100      	movs	r1, #0
    4bea:	4325      	orrs	r5, r4
    4bec:	2400      	movs	r4, #0
    4bee:	e72d      	b.n	4a4c <__aeabi_dadd+0x170>
    4bf0:	0033      	movs	r3, r6
    4bf2:	0007      	movs	r7, r0
    4bf4:	3b20      	subs	r3, #32
    4bf6:	40df      	lsrs	r7, r3
    4bf8:	003b      	movs	r3, r7
    4bfa:	2e20      	cmp	r6, #32
    4bfc:	d070      	beq.n	4ce0 <__aeabi_dadd+0x404>
    4bfe:	2740      	movs	r7, #64	; 0x40
    4c00:	1bbe      	subs	r6, r7, r6
    4c02:	40b0      	lsls	r0, r6
    4c04:	4302      	orrs	r2, r0
    4c06:	1e50      	subs	r0, r2, #1
    4c08:	4182      	sbcs	r2, r0
    4c0a:	4313      	orrs	r3, r2
    4c0c:	2200      	movs	r2, #0
    4c0e:	e6e2      	b.n	49d6 <__aeabi_dadd+0xfa>
    4c10:	2c00      	cmp	r4, #0
    4c12:	d04f      	beq.n	4cb4 <__aeabi_dadd+0x3d8>
    4c14:	4c18      	ldr	r4, [pc, #96]	; (4c78 <__aeabi_dadd+0x39c>)
    4c16:	45a4      	cmp	ip, r4
    4c18:	d100      	bne.n	4c1c <__aeabi_dadd+0x340>
    4c1a:	e0ab      	b.n	4d74 <__aeabi_dadd+0x498>
    4c1c:	2480      	movs	r4, #128	; 0x80
    4c1e:	0424      	lsls	r4, r4, #16
    4c20:	4276      	negs	r6, r6
    4c22:	4321      	orrs	r1, r4
    4c24:	2e38      	cmp	r6, #56	; 0x38
    4c26:	dd00      	ble.n	4c2a <__aeabi_dadd+0x34e>
    4c28:	e0df      	b.n	4dea <__aeabi_dadd+0x50e>
    4c2a:	2e1f      	cmp	r6, #31
    4c2c:	dd00      	ble.n	4c30 <__aeabi_dadd+0x354>
    4c2e:	e143      	b.n	4eb8 <__aeabi_dadd+0x5dc>
    4c30:	2720      	movs	r7, #32
    4c32:	1bbc      	subs	r4, r7, r6
    4c34:	46a1      	mov	r9, r4
    4c36:	000c      	movs	r4, r1
    4c38:	464f      	mov	r7, r9
    4c3a:	40bc      	lsls	r4, r7
    4c3c:	46a0      	mov	r8, r4
    4c3e:	002c      	movs	r4, r5
    4c40:	4647      	mov	r7, r8
    4c42:	40f4      	lsrs	r4, r6
    4c44:	433c      	orrs	r4, r7
    4c46:	464f      	mov	r7, r9
    4c48:	40bd      	lsls	r5, r7
    4c4a:	1e6f      	subs	r7, r5, #1
    4c4c:	41bd      	sbcs	r5, r7
    4c4e:	40f1      	lsrs	r1, r6
    4c50:	432c      	orrs	r4, r5
    4c52:	1b15      	subs	r5, r2, r4
    4c54:	42aa      	cmp	r2, r5
    4c56:	4192      	sbcs	r2, r2
    4c58:	1a41      	subs	r1, r0, r1
    4c5a:	4252      	negs	r2, r2
    4c5c:	1a89      	subs	r1, r1, r2
    4c5e:	4664      	mov	r4, ip
    4c60:	469a      	mov	sl, r3
    4c62:	e6bf      	b.n	49e4 <__aeabi_dadd+0x108>
    4c64:	4641      	mov	r1, r8
    4c66:	4645      	mov	r5, r8
    4c68:	4331      	orrs	r1, r6
    4c6a:	d000      	beq.n	4c6e <__aeabi_dadd+0x392>
    4c6c:	e6be      	b.n	49ec <__aeabi_dadd+0x110>
    4c6e:	2600      	movs	r6, #0
    4c70:	2400      	movs	r4, #0
    4c72:	2500      	movs	r5, #0
    4c74:	e6f2      	b.n	4a5c <__aeabi_dadd+0x180>
    4c76:	46c0      	nop			; (mov r8, r8)
    4c78:	000007ff 	.word	0x000007ff
    4c7c:	ff7fffff 	.word	0xff7fffff
    4c80:	800fffff 	.word	0x800fffff
    4c84:	2b1f      	cmp	r3, #31
    4c86:	dc59      	bgt.n	4d3c <__aeabi_dadd+0x460>
    4c88:	2720      	movs	r7, #32
    4c8a:	1aff      	subs	r7, r7, r3
    4c8c:	46bc      	mov	ip, r7
    4c8e:	0007      	movs	r7, r0
    4c90:	4663      	mov	r3, ip
    4c92:	409f      	lsls	r7, r3
    4c94:	465b      	mov	r3, fp
    4c96:	46b9      	mov	r9, r7
    4c98:	0017      	movs	r7, r2
    4c9a:	40df      	lsrs	r7, r3
    4c9c:	46b8      	mov	r8, r7
    4c9e:	464f      	mov	r7, r9
    4ca0:	4643      	mov	r3, r8
    4ca2:	431f      	orrs	r7, r3
    4ca4:	4663      	mov	r3, ip
    4ca6:	409a      	lsls	r2, r3
    4ca8:	1e53      	subs	r3, r2, #1
    4caa:	419a      	sbcs	r2, r3
    4cac:	465b      	mov	r3, fp
    4cae:	433a      	orrs	r2, r7
    4cb0:	40d8      	lsrs	r0, r3
    4cb2:	e6f4      	b.n	4a9e <__aeabi_dadd+0x1c2>
    4cb4:	000c      	movs	r4, r1
    4cb6:	432c      	orrs	r4, r5
    4cb8:	d05c      	beq.n	4d74 <__aeabi_dadd+0x498>
    4cba:	43f6      	mvns	r6, r6
    4cbc:	2e00      	cmp	r6, #0
    4cbe:	d155      	bne.n	4d6c <__aeabi_dadd+0x490>
    4cc0:	1b55      	subs	r5, r2, r5
    4cc2:	42aa      	cmp	r2, r5
    4cc4:	41a4      	sbcs	r4, r4
    4cc6:	1a41      	subs	r1, r0, r1
    4cc8:	4264      	negs	r4, r4
    4cca:	1b09      	subs	r1, r1, r4
    4ccc:	469a      	mov	sl, r3
    4cce:	4664      	mov	r4, ip
    4cd0:	e688      	b.n	49e4 <__aeabi_dadd+0x108>
    4cd2:	4f96      	ldr	r7, [pc, #600]	; (4f2c <__aeabi_dadd+0x650>)
    4cd4:	42bc      	cmp	r4, r7
    4cd6:	d000      	beq.n	4cda <__aeabi_dadd+0x3fe>
    4cd8:	e6d8      	b.n	4a8c <__aeabi_dadd+0x1b0>
    4cda:	e628      	b.n	492e <__aeabi_dadd+0x52>
    4cdc:	2200      	movs	r2, #0
    4cde:	e780      	b.n	4be2 <__aeabi_dadd+0x306>
    4ce0:	2000      	movs	r0, #0
    4ce2:	e78f      	b.n	4c04 <__aeabi_dadd+0x328>
    4ce4:	000b      	movs	r3, r1
    4ce6:	432b      	orrs	r3, r5
    4ce8:	2c00      	cmp	r4, #0
    4cea:	d000      	beq.n	4cee <__aeabi_dadd+0x412>
    4cec:	e0c2      	b.n	4e74 <__aeabi_dadd+0x598>
    4cee:	2b00      	cmp	r3, #0
    4cf0:	d100      	bne.n	4cf4 <__aeabi_dadd+0x418>
    4cf2:	e101      	b.n	4ef8 <__aeabi_dadd+0x61c>
    4cf4:	0003      	movs	r3, r0
    4cf6:	4313      	orrs	r3, r2
    4cf8:	d100      	bne.n	4cfc <__aeabi_dadd+0x420>
    4cfa:	e618      	b.n	492e <__aeabi_dadd+0x52>
    4cfc:	18ab      	adds	r3, r5, r2
    4cfe:	42ab      	cmp	r3, r5
    4d00:	41b6      	sbcs	r6, r6
    4d02:	1809      	adds	r1, r1, r0
    4d04:	4276      	negs	r6, r6
    4d06:	1871      	adds	r1, r6, r1
    4d08:	020a      	lsls	r2, r1, #8
    4d0a:	d400      	bmi.n	4d0e <__aeabi_dadd+0x432>
    4d0c:	e109      	b.n	4f22 <__aeabi_dadd+0x646>
    4d0e:	4a88      	ldr	r2, [pc, #544]	; (4f30 <__aeabi_dadd+0x654>)
    4d10:	001d      	movs	r5, r3
    4d12:	4011      	ands	r1, r2
    4d14:	4664      	mov	r4, ip
    4d16:	e60a      	b.n	492e <__aeabi_dadd+0x52>
    4d18:	2c00      	cmp	r4, #0
    4d1a:	d15b      	bne.n	4dd4 <__aeabi_dadd+0x4f8>
    4d1c:	000e      	movs	r6, r1
    4d1e:	432e      	orrs	r6, r5
    4d20:	d000      	beq.n	4d24 <__aeabi_dadd+0x448>
    4d22:	e08a      	b.n	4e3a <__aeabi_dadd+0x55e>
    4d24:	0001      	movs	r1, r0
    4d26:	4311      	orrs	r1, r2
    4d28:	d100      	bne.n	4d2c <__aeabi_dadd+0x450>
    4d2a:	e0c2      	b.n	4eb2 <__aeabi_dadd+0x5d6>
    4d2c:	0001      	movs	r1, r0
    4d2e:	0015      	movs	r5, r2
    4d30:	469a      	mov	sl, r3
    4d32:	e5fc      	b.n	492e <__aeabi_dadd+0x52>
    4d34:	4664      	mov	r4, ip
    4d36:	2100      	movs	r1, #0
    4d38:	2500      	movs	r5, #0
    4d3a:	e68f      	b.n	4a5c <__aeabi_dadd+0x180>
    4d3c:	2320      	movs	r3, #32
    4d3e:	425b      	negs	r3, r3
    4d40:	469c      	mov	ip, r3
    4d42:	44dc      	add	ip, fp
    4d44:	4663      	mov	r3, ip
    4d46:	0007      	movs	r7, r0
    4d48:	40df      	lsrs	r7, r3
    4d4a:	465b      	mov	r3, fp
    4d4c:	46bc      	mov	ip, r7
    4d4e:	2b20      	cmp	r3, #32
    4d50:	d100      	bne.n	4d54 <__aeabi_dadd+0x478>
    4d52:	e0ac      	b.n	4eae <__aeabi_dadd+0x5d2>
    4d54:	2340      	movs	r3, #64	; 0x40
    4d56:	465f      	mov	r7, fp
    4d58:	1bdb      	subs	r3, r3, r7
    4d5a:	4098      	lsls	r0, r3
    4d5c:	4302      	orrs	r2, r0
    4d5e:	1e50      	subs	r0, r2, #1
    4d60:	4182      	sbcs	r2, r0
    4d62:	4663      	mov	r3, ip
    4d64:	4313      	orrs	r3, r2
    4d66:	001a      	movs	r2, r3
    4d68:	2000      	movs	r0, #0
    4d6a:	e698      	b.n	4a9e <__aeabi_dadd+0x1c2>
    4d6c:	4c6f      	ldr	r4, [pc, #444]	; (4f2c <__aeabi_dadd+0x650>)
    4d6e:	45a4      	cmp	ip, r4
    4d70:	d000      	beq.n	4d74 <__aeabi_dadd+0x498>
    4d72:	e757      	b.n	4c24 <__aeabi_dadd+0x348>
    4d74:	0001      	movs	r1, r0
    4d76:	0015      	movs	r5, r2
    4d78:	4664      	mov	r4, ip
    4d7a:	469a      	mov	sl, r3
    4d7c:	e5d7      	b.n	492e <__aeabi_dadd+0x52>
    4d7e:	2c00      	cmp	r4, #0
    4d80:	d139      	bne.n	4df6 <__aeabi_dadd+0x51a>
    4d82:	000c      	movs	r4, r1
    4d84:	432c      	orrs	r4, r5
    4d86:	d06e      	beq.n	4e66 <__aeabi_dadd+0x58a>
    4d88:	43db      	mvns	r3, r3
    4d8a:	2b00      	cmp	r3, #0
    4d8c:	d01a      	beq.n	4dc4 <__aeabi_dadd+0x4e8>
    4d8e:	4c67      	ldr	r4, [pc, #412]	; (4f2c <__aeabi_dadd+0x650>)
    4d90:	45a4      	cmp	ip, r4
    4d92:	d068      	beq.n	4e66 <__aeabi_dadd+0x58a>
    4d94:	2b38      	cmp	r3, #56	; 0x38
    4d96:	dd00      	ble.n	4d9a <__aeabi_dadd+0x4be>
    4d98:	e0a4      	b.n	4ee4 <__aeabi_dadd+0x608>
    4d9a:	2b1f      	cmp	r3, #31
    4d9c:	dd00      	ble.n	4da0 <__aeabi_dadd+0x4c4>
    4d9e:	e0ae      	b.n	4efe <__aeabi_dadd+0x622>
    4da0:	2420      	movs	r4, #32
    4da2:	000f      	movs	r7, r1
    4da4:	1ae4      	subs	r4, r4, r3
    4da6:	40a7      	lsls	r7, r4
    4da8:	46b9      	mov	r9, r7
    4daa:	002f      	movs	r7, r5
    4dac:	40df      	lsrs	r7, r3
    4dae:	46b8      	mov	r8, r7
    4db0:	46a3      	mov	fp, r4
    4db2:	464f      	mov	r7, r9
    4db4:	4644      	mov	r4, r8
    4db6:	4327      	orrs	r7, r4
    4db8:	465c      	mov	r4, fp
    4dba:	40a5      	lsls	r5, r4
    4dbc:	1e6c      	subs	r4, r5, #1
    4dbe:	41a5      	sbcs	r5, r4
    4dc0:	40d9      	lsrs	r1, r3
    4dc2:	433d      	orrs	r5, r7
    4dc4:	18ad      	adds	r5, r5, r2
    4dc6:	4295      	cmp	r5, r2
    4dc8:	419b      	sbcs	r3, r3
    4dca:	1809      	adds	r1, r1, r0
    4dcc:	425b      	negs	r3, r3
    4dce:	1859      	adds	r1, r3, r1
    4dd0:	4664      	mov	r4, ip
    4dd2:	e66b      	b.n	4aac <__aeabi_dadd+0x1d0>
    4dd4:	000c      	movs	r4, r1
    4dd6:	432c      	orrs	r4, r5
    4dd8:	d115      	bne.n	4e06 <__aeabi_dadd+0x52a>
    4dda:	0001      	movs	r1, r0
    4ddc:	4311      	orrs	r1, r2
    4dde:	d07b      	beq.n	4ed8 <__aeabi_dadd+0x5fc>
    4de0:	0001      	movs	r1, r0
    4de2:	0015      	movs	r5, r2
    4de4:	469a      	mov	sl, r3
    4de6:	4c51      	ldr	r4, [pc, #324]	; (4f2c <__aeabi_dadd+0x650>)
    4de8:	e5a1      	b.n	492e <__aeabi_dadd+0x52>
    4dea:	430d      	orrs	r5, r1
    4dec:	1e69      	subs	r1, r5, #1
    4dee:	418d      	sbcs	r5, r1
    4df0:	2100      	movs	r1, #0
    4df2:	b2ec      	uxtb	r4, r5
    4df4:	e72d      	b.n	4c52 <__aeabi_dadd+0x376>
    4df6:	4c4d      	ldr	r4, [pc, #308]	; (4f2c <__aeabi_dadd+0x650>)
    4df8:	45a4      	cmp	ip, r4
    4dfa:	d034      	beq.n	4e66 <__aeabi_dadd+0x58a>
    4dfc:	2480      	movs	r4, #128	; 0x80
    4dfe:	0424      	lsls	r4, r4, #16
    4e00:	425b      	negs	r3, r3
    4e02:	4321      	orrs	r1, r4
    4e04:	e7c6      	b.n	4d94 <__aeabi_dadd+0x4b8>
    4e06:	0004      	movs	r4, r0
    4e08:	4314      	orrs	r4, r2
    4e0a:	d04e      	beq.n	4eaa <__aeabi_dadd+0x5ce>
    4e0c:	08ed      	lsrs	r5, r5, #3
    4e0e:	074c      	lsls	r4, r1, #29
    4e10:	432c      	orrs	r4, r5
    4e12:	2580      	movs	r5, #128	; 0x80
    4e14:	08c9      	lsrs	r1, r1, #3
    4e16:	032d      	lsls	r5, r5, #12
    4e18:	4229      	tst	r1, r5
    4e1a:	d008      	beq.n	4e2e <__aeabi_dadd+0x552>
    4e1c:	08c6      	lsrs	r6, r0, #3
    4e1e:	422e      	tst	r6, r5
    4e20:	d105      	bne.n	4e2e <__aeabi_dadd+0x552>
    4e22:	08d2      	lsrs	r2, r2, #3
    4e24:	0741      	lsls	r1, r0, #29
    4e26:	4311      	orrs	r1, r2
    4e28:	000c      	movs	r4, r1
    4e2a:	469a      	mov	sl, r3
    4e2c:	0031      	movs	r1, r6
    4e2e:	0f62      	lsrs	r2, r4, #29
    4e30:	00c9      	lsls	r1, r1, #3
    4e32:	00e5      	lsls	r5, r4, #3
    4e34:	4311      	orrs	r1, r2
    4e36:	4c3d      	ldr	r4, [pc, #244]	; (4f2c <__aeabi_dadd+0x650>)
    4e38:	e579      	b.n	492e <__aeabi_dadd+0x52>
    4e3a:	0006      	movs	r6, r0
    4e3c:	4316      	orrs	r6, r2
    4e3e:	d100      	bne.n	4e42 <__aeabi_dadd+0x566>
    4e40:	e575      	b.n	492e <__aeabi_dadd+0x52>
    4e42:	1aae      	subs	r6, r5, r2
    4e44:	46b0      	mov	r8, r6
    4e46:	4545      	cmp	r5, r8
    4e48:	41bf      	sbcs	r7, r7
    4e4a:	1a0e      	subs	r6, r1, r0
    4e4c:	427f      	negs	r7, r7
    4e4e:	1bf6      	subs	r6, r6, r7
    4e50:	0237      	lsls	r7, r6, #8
    4e52:	d400      	bmi.n	4e56 <__aeabi_dadd+0x57a>
    4e54:	e5f4      	b.n	4a40 <__aeabi_dadd+0x164>
    4e56:	1b55      	subs	r5, r2, r5
    4e58:	42aa      	cmp	r2, r5
    4e5a:	41b6      	sbcs	r6, r6
    4e5c:	1a41      	subs	r1, r0, r1
    4e5e:	4276      	negs	r6, r6
    4e60:	1b89      	subs	r1, r1, r6
    4e62:	469a      	mov	sl, r3
    4e64:	e563      	b.n	492e <__aeabi_dadd+0x52>
    4e66:	0001      	movs	r1, r0
    4e68:	0015      	movs	r5, r2
    4e6a:	4664      	mov	r4, ip
    4e6c:	e55f      	b.n	492e <__aeabi_dadd+0x52>
    4e6e:	2200      	movs	r2, #0
    4e70:	2500      	movs	r5, #0
    4e72:	e57b      	b.n	496c <__aeabi_dadd+0x90>
    4e74:	2b00      	cmp	r3, #0
    4e76:	d03b      	beq.n	4ef0 <__aeabi_dadd+0x614>
    4e78:	0003      	movs	r3, r0
    4e7a:	4313      	orrs	r3, r2
    4e7c:	d015      	beq.n	4eaa <__aeabi_dadd+0x5ce>
    4e7e:	08ed      	lsrs	r5, r5, #3
    4e80:	074b      	lsls	r3, r1, #29
    4e82:	432b      	orrs	r3, r5
    4e84:	2580      	movs	r5, #128	; 0x80
    4e86:	08c9      	lsrs	r1, r1, #3
    4e88:	032d      	lsls	r5, r5, #12
    4e8a:	4229      	tst	r1, r5
    4e8c:	d007      	beq.n	4e9e <__aeabi_dadd+0x5c2>
    4e8e:	08c4      	lsrs	r4, r0, #3
    4e90:	422c      	tst	r4, r5
    4e92:	d104      	bne.n	4e9e <__aeabi_dadd+0x5c2>
    4e94:	0741      	lsls	r1, r0, #29
    4e96:	000b      	movs	r3, r1
    4e98:	0021      	movs	r1, r4
    4e9a:	08d2      	lsrs	r2, r2, #3
    4e9c:	4313      	orrs	r3, r2
    4e9e:	00c9      	lsls	r1, r1, #3
    4ea0:	0f5a      	lsrs	r2, r3, #29
    4ea2:	4311      	orrs	r1, r2
    4ea4:	00dd      	lsls	r5, r3, #3
    4ea6:	4c21      	ldr	r4, [pc, #132]	; (4f2c <__aeabi_dadd+0x650>)
    4ea8:	e541      	b.n	492e <__aeabi_dadd+0x52>
    4eaa:	4c20      	ldr	r4, [pc, #128]	; (4f2c <__aeabi_dadd+0x650>)
    4eac:	e53f      	b.n	492e <__aeabi_dadd+0x52>
    4eae:	2000      	movs	r0, #0
    4eb0:	e754      	b.n	4d5c <__aeabi_dadd+0x480>
    4eb2:	2600      	movs	r6, #0
    4eb4:	2500      	movs	r5, #0
    4eb6:	e5d1      	b.n	4a5c <__aeabi_dadd+0x180>
    4eb8:	0034      	movs	r4, r6
    4eba:	000f      	movs	r7, r1
    4ebc:	3c20      	subs	r4, #32
    4ebe:	40e7      	lsrs	r7, r4
    4ec0:	003c      	movs	r4, r7
    4ec2:	2e20      	cmp	r6, #32
    4ec4:	d02b      	beq.n	4f1e <__aeabi_dadd+0x642>
    4ec6:	2740      	movs	r7, #64	; 0x40
    4ec8:	1bbe      	subs	r6, r7, r6
    4eca:	40b1      	lsls	r1, r6
    4ecc:	430d      	orrs	r5, r1
    4ece:	1e69      	subs	r1, r5, #1
    4ed0:	418d      	sbcs	r5, r1
    4ed2:	2100      	movs	r1, #0
    4ed4:	432c      	orrs	r4, r5
    4ed6:	e6bc      	b.n	4c52 <__aeabi_dadd+0x376>
    4ed8:	2180      	movs	r1, #128	; 0x80
    4eda:	2600      	movs	r6, #0
    4edc:	0309      	lsls	r1, r1, #12
    4ede:	4c13      	ldr	r4, [pc, #76]	; (4f2c <__aeabi_dadd+0x650>)
    4ee0:	2500      	movs	r5, #0
    4ee2:	e5bb      	b.n	4a5c <__aeabi_dadd+0x180>
    4ee4:	430d      	orrs	r5, r1
    4ee6:	1e69      	subs	r1, r5, #1
    4ee8:	418d      	sbcs	r5, r1
    4eea:	2100      	movs	r1, #0
    4eec:	b2ed      	uxtb	r5, r5
    4eee:	e769      	b.n	4dc4 <__aeabi_dadd+0x4e8>
    4ef0:	0001      	movs	r1, r0
    4ef2:	0015      	movs	r5, r2
    4ef4:	4c0d      	ldr	r4, [pc, #52]	; (4f2c <__aeabi_dadd+0x650>)
    4ef6:	e51a      	b.n	492e <__aeabi_dadd+0x52>
    4ef8:	0001      	movs	r1, r0
    4efa:	0015      	movs	r5, r2
    4efc:	e517      	b.n	492e <__aeabi_dadd+0x52>
    4efe:	001c      	movs	r4, r3
    4f00:	000f      	movs	r7, r1
    4f02:	3c20      	subs	r4, #32
    4f04:	40e7      	lsrs	r7, r4
    4f06:	003c      	movs	r4, r7
    4f08:	2b20      	cmp	r3, #32
    4f0a:	d00c      	beq.n	4f26 <__aeabi_dadd+0x64a>
    4f0c:	2740      	movs	r7, #64	; 0x40
    4f0e:	1afb      	subs	r3, r7, r3
    4f10:	4099      	lsls	r1, r3
    4f12:	430d      	orrs	r5, r1
    4f14:	1e69      	subs	r1, r5, #1
    4f16:	418d      	sbcs	r5, r1
    4f18:	2100      	movs	r1, #0
    4f1a:	4325      	orrs	r5, r4
    4f1c:	e752      	b.n	4dc4 <__aeabi_dadd+0x4e8>
    4f1e:	2100      	movs	r1, #0
    4f20:	e7d4      	b.n	4ecc <__aeabi_dadd+0x5f0>
    4f22:	001d      	movs	r5, r3
    4f24:	e592      	b.n	4a4c <__aeabi_dadd+0x170>
    4f26:	2100      	movs	r1, #0
    4f28:	e7f3      	b.n	4f12 <__aeabi_dadd+0x636>
    4f2a:	46c0      	nop			; (mov r8, r8)
    4f2c:	000007ff 	.word	0x000007ff
    4f30:	ff7fffff 	.word	0xff7fffff

00004f34 <__aeabi_ddiv>:
    4f34:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f36:	4656      	mov	r6, sl
    4f38:	464d      	mov	r5, r9
    4f3a:	4644      	mov	r4, r8
    4f3c:	465f      	mov	r7, fp
    4f3e:	b4f0      	push	{r4, r5, r6, r7}
    4f40:	001d      	movs	r5, r3
    4f42:	030e      	lsls	r6, r1, #12
    4f44:	004c      	lsls	r4, r1, #1
    4f46:	0fcb      	lsrs	r3, r1, #31
    4f48:	b087      	sub	sp, #28
    4f4a:	0007      	movs	r7, r0
    4f4c:	4692      	mov	sl, r2
    4f4e:	4681      	mov	r9, r0
    4f50:	0b36      	lsrs	r6, r6, #12
    4f52:	0d64      	lsrs	r4, r4, #21
    4f54:	4698      	mov	r8, r3
    4f56:	d06a      	beq.n	502e <__aeabi_ddiv+0xfa>
    4f58:	4b6d      	ldr	r3, [pc, #436]	; (5110 <__aeabi_ddiv+0x1dc>)
    4f5a:	429c      	cmp	r4, r3
    4f5c:	d035      	beq.n	4fca <__aeabi_ddiv+0x96>
    4f5e:	2280      	movs	r2, #128	; 0x80
    4f60:	0f43      	lsrs	r3, r0, #29
    4f62:	0412      	lsls	r2, r2, #16
    4f64:	4313      	orrs	r3, r2
    4f66:	00f6      	lsls	r6, r6, #3
    4f68:	431e      	orrs	r6, r3
    4f6a:	00c3      	lsls	r3, r0, #3
    4f6c:	4699      	mov	r9, r3
    4f6e:	4b69      	ldr	r3, [pc, #420]	; (5114 <__aeabi_ddiv+0x1e0>)
    4f70:	2700      	movs	r7, #0
    4f72:	469c      	mov	ip, r3
    4f74:	2300      	movs	r3, #0
    4f76:	4464      	add	r4, ip
    4f78:	9302      	str	r3, [sp, #8]
    4f7a:	032b      	lsls	r3, r5, #12
    4f7c:	0068      	lsls	r0, r5, #1
    4f7e:	0b1b      	lsrs	r3, r3, #12
    4f80:	0fed      	lsrs	r5, r5, #31
    4f82:	4651      	mov	r1, sl
    4f84:	469b      	mov	fp, r3
    4f86:	0d40      	lsrs	r0, r0, #21
    4f88:	9500      	str	r5, [sp, #0]
    4f8a:	d100      	bne.n	4f8e <__aeabi_ddiv+0x5a>
    4f8c:	e078      	b.n	5080 <__aeabi_ddiv+0x14c>
    4f8e:	4b60      	ldr	r3, [pc, #384]	; (5110 <__aeabi_ddiv+0x1dc>)
    4f90:	4298      	cmp	r0, r3
    4f92:	d06c      	beq.n	506e <__aeabi_ddiv+0x13a>
    4f94:	465b      	mov	r3, fp
    4f96:	00da      	lsls	r2, r3, #3
    4f98:	0f4b      	lsrs	r3, r1, #29
    4f9a:	2180      	movs	r1, #128	; 0x80
    4f9c:	0409      	lsls	r1, r1, #16
    4f9e:	430b      	orrs	r3, r1
    4fa0:	4313      	orrs	r3, r2
    4fa2:	469b      	mov	fp, r3
    4fa4:	4653      	mov	r3, sl
    4fa6:	00d9      	lsls	r1, r3, #3
    4fa8:	4b5a      	ldr	r3, [pc, #360]	; (5114 <__aeabi_ddiv+0x1e0>)
    4faa:	469c      	mov	ip, r3
    4fac:	2300      	movs	r3, #0
    4fae:	4460      	add	r0, ip
    4fb0:	4642      	mov	r2, r8
    4fb2:	1a20      	subs	r0, r4, r0
    4fb4:	406a      	eors	r2, r5
    4fb6:	4692      	mov	sl, r2
    4fb8:	9001      	str	r0, [sp, #4]
    4fba:	431f      	orrs	r7, r3
    4fbc:	2f0f      	cmp	r7, #15
    4fbe:	d900      	bls.n	4fc2 <__aeabi_ddiv+0x8e>
    4fc0:	e0b0      	b.n	5124 <__aeabi_ddiv+0x1f0>
    4fc2:	4855      	ldr	r0, [pc, #340]	; (5118 <__aeabi_ddiv+0x1e4>)
    4fc4:	00bf      	lsls	r7, r7, #2
    4fc6:	59c0      	ldr	r0, [r0, r7]
    4fc8:	4687      	mov	pc, r0
    4fca:	4337      	orrs	r7, r6
    4fcc:	d000      	beq.n	4fd0 <__aeabi_ddiv+0x9c>
    4fce:	e088      	b.n	50e2 <__aeabi_ddiv+0x1ae>
    4fd0:	2300      	movs	r3, #0
    4fd2:	4699      	mov	r9, r3
    4fd4:	3302      	adds	r3, #2
    4fd6:	2708      	movs	r7, #8
    4fd8:	2600      	movs	r6, #0
    4fda:	9302      	str	r3, [sp, #8]
    4fdc:	e7cd      	b.n	4f7a <__aeabi_ddiv+0x46>
    4fde:	4643      	mov	r3, r8
    4fe0:	46b3      	mov	fp, r6
    4fe2:	4649      	mov	r1, r9
    4fe4:	9300      	str	r3, [sp, #0]
    4fe6:	9b02      	ldr	r3, [sp, #8]
    4fe8:	9a00      	ldr	r2, [sp, #0]
    4fea:	4692      	mov	sl, r2
    4fec:	2b02      	cmp	r3, #2
    4fee:	d000      	beq.n	4ff2 <__aeabi_ddiv+0xbe>
    4ff0:	e1bf      	b.n	5372 <__aeabi_ddiv+0x43e>
    4ff2:	2100      	movs	r1, #0
    4ff4:	4653      	mov	r3, sl
    4ff6:	2201      	movs	r2, #1
    4ff8:	2600      	movs	r6, #0
    4ffa:	4689      	mov	r9, r1
    4ffc:	401a      	ands	r2, r3
    4ffe:	4b44      	ldr	r3, [pc, #272]	; (5110 <__aeabi_ddiv+0x1dc>)
    5000:	2100      	movs	r1, #0
    5002:	0336      	lsls	r6, r6, #12
    5004:	0d0c      	lsrs	r4, r1, #20
    5006:	0524      	lsls	r4, r4, #20
    5008:	0b36      	lsrs	r6, r6, #12
    500a:	4326      	orrs	r6, r4
    500c:	4c43      	ldr	r4, [pc, #268]	; (511c <__aeabi_ddiv+0x1e8>)
    500e:	051b      	lsls	r3, r3, #20
    5010:	4026      	ands	r6, r4
    5012:	431e      	orrs	r6, r3
    5014:	0076      	lsls	r6, r6, #1
    5016:	07d2      	lsls	r2, r2, #31
    5018:	0876      	lsrs	r6, r6, #1
    501a:	4316      	orrs	r6, r2
    501c:	4648      	mov	r0, r9
    501e:	0031      	movs	r1, r6
    5020:	b007      	add	sp, #28
    5022:	bc3c      	pop	{r2, r3, r4, r5}
    5024:	4690      	mov	r8, r2
    5026:	4699      	mov	r9, r3
    5028:	46a2      	mov	sl, r4
    502a:	46ab      	mov	fp, r5
    502c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    502e:	0033      	movs	r3, r6
    5030:	4303      	orrs	r3, r0
    5032:	d04f      	beq.n	50d4 <__aeabi_ddiv+0x1a0>
    5034:	2e00      	cmp	r6, #0
    5036:	d100      	bne.n	503a <__aeabi_ddiv+0x106>
    5038:	e1bc      	b.n	53b4 <__aeabi_ddiv+0x480>
    503a:	0030      	movs	r0, r6
    503c:	f001 fb1c 	bl	6678 <__clzsi2>
    5040:	0003      	movs	r3, r0
    5042:	3b0b      	subs	r3, #11
    5044:	2b1c      	cmp	r3, #28
    5046:	dd00      	ble.n	504a <__aeabi_ddiv+0x116>
    5048:	e1ad      	b.n	53a6 <__aeabi_ddiv+0x472>
    504a:	221d      	movs	r2, #29
    504c:	0001      	movs	r1, r0
    504e:	1ad3      	subs	r3, r2, r3
    5050:	3908      	subs	r1, #8
    5052:	003a      	movs	r2, r7
    5054:	408f      	lsls	r7, r1
    5056:	408e      	lsls	r6, r1
    5058:	40da      	lsrs	r2, r3
    505a:	46b9      	mov	r9, r7
    505c:	4316      	orrs	r6, r2
    505e:	4b30      	ldr	r3, [pc, #192]	; (5120 <__aeabi_ddiv+0x1ec>)
    5060:	2700      	movs	r7, #0
    5062:	469c      	mov	ip, r3
    5064:	2300      	movs	r3, #0
    5066:	4460      	add	r0, ip
    5068:	4244      	negs	r4, r0
    506a:	9302      	str	r3, [sp, #8]
    506c:	e785      	b.n	4f7a <__aeabi_ddiv+0x46>
    506e:	4653      	mov	r3, sl
    5070:	465a      	mov	r2, fp
    5072:	4313      	orrs	r3, r2
    5074:	d12c      	bne.n	50d0 <__aeabi_ddiv+0x19c>
    5076:	2300      	movs	r3, #0
    5078:	2100      	movs	r1, #0
    507a:	469b      	mov	fp, r3
    507c:	3302      	adds	r3, #2
    507e:	e797      	b.n	4fb0 <__aeabi_ddiv+0x7c>
    5080:	430b      	orrs	r3, r1
    5082:	d020      	beq.n	50c6 <__aeabi_ddiv+0x192>
    5084:	465b      	mov	r3, fp
    5086:	2b00      	cmp	r3, #0
    5088:	d100      	bne.n	508c <__aeabi_ddiv+0x158>
    508a:	e19e      	b.n	53ca <__aeabi_ddiv+0x496>
    508c:	4658      	mov	r0, fp
    508e:	f001 faf3 	bl	6678 <__clzsi2>
    5092:	0003      	movs	r3, r0
    5094:	3b0b      	subs	r3, #11
    5096:	2b1c      	cmp	r3, #28
    5098:	dd00      	ble.n	509c <__aeabi_ddiv+0x168>
    509a:	e18f      	b.n	53bc <__aeabi_ddiv+0x488>
    509c:	0002      	movs	r2, r0
    509e:	4659      	mov	r1, fp
    50a0:	3a08      	subs	r2, #8
    50a2:	4091      	lsls	r1, r2
    50a4:	468b      	mov	fp, r1
    50a6:	211d      	movs	r1, #29
    50a8:	1acb      	subs	r3, r1, r3
    50aa:	4651      	mov	r1, sl
    50ac:	40d9      	lsrs	r1, r3
    50ae:	000b      	movs	r3, r1
    50b0:	4659      	mov	r1, fp
    50b2:	430b      	orrs	r3, r1
    50b4:	4651      	mov	r1, sl
    50b6:	469b      	mov	fp, r3
    50b8:	4091      	lsls	r1, r2
    50ba:	4b19      	ldr	r3, [pc, #100]	; (5120 <__aeabi_ddiv+0x1ec>)
    50bc:	469c      	mov	ip, r3
    50be:	4460      	add	r0, ip
    50c0:	4240      	negs	r0, r0
    50c2:	2300      	movs	r3, #0
    50c4:	e774      	b.n	4fb0 <__aeabi_ddiv+0x7c>
    50c6:	2300      	movs	r3, #0
    50c8:	2100      	movs	r1, #0
    50ca:	469b      	mov	fp, r3
    50cc:	3301      	adds	r3, #1
    50ce:	e76f      	b.n	4fb0 <__aeabi_ddiv+0x7c>
    50d0:	2303      	movs	r3, #3
    50d2:	e76d      	b.n	4fb0 <__aeabi_ddiv+0x7c>
    50d4:	2300      	movs	r3, #0
    50d6:	4699      	mov	r9, r3
    50d8:	3301      	adds	r3, #1
    50da:	2704      	movs	r7, #4
    50dc:	2600      	movs	r6, #0
    50de:	9302      	str	r3, [sp, #8]
    50e0:	e74b      	b.n	4f7a <__aeabi_ddiv+0x46>
    50e2:	2303      	movs	r3, #3
    50e4:	270c      	movs	r7, #12
    50e6:	9302      	str	r3, [sp, #8]
    50e8:	e747      	b.n	4f7a <__aeabi_ddiv+0x46>
    50ea:	2201      	movs	r2, #1
    50ec:	1ad5      	subs	r5, r2, r3
    50ee:	2d38      	cmp	r5, #56	; 0x38
    50f0:	dc00      	bgt.n	50f4 <__aeabi_ddiv+0x1c0>
    50f2:	e1b0      	b.n	5456 <__aeabi_ddiv+0x522>
    50f4:	4653      	mov	r3, sl
    50f6:	401a      	ands	r2, r3
    50f8:	2100      	movs	r1, #0
    50fa:	2300      	movs	r3, #0
    50fc:	2600      	movs	r6, #0
    50fe:	4689      	mov	r9, r1
    5100:	e77e      	b.n	5000 <__aeabi_ddiv+0xcc>
    5102:	2300      	movs	r3, #0
    5104:	2680      	movs	r6, #128	; 0x80
    5106:	4699      	mov	r9, r3
    5108:	2200      	movs	r2, #0
    510a:	0336      	lsls	r6, r6, #12
    510c:	4b00      	ldr	r3, [pc, #0]	; (5110 <__aeabi_ddiv+0x1dc>)
    510e:	e777      	b.n	5000 <__aeabi_ddiv+0xcc>
    5110:	000007ff 	.word	0x000007ff
    5114:	fffffc01 	.word	0xfffffc01
    5118:	00006910 	.word	0x00006910
    511c:	800fffff 	.word	0x800fffff
    5120:	000003f3 	.word	0x000003f3
    5124:	455e      	cmp	r6, fp
    5126:	d900      	bls.n	512a <__aeabi_ddiv+0x1f6>
    5128:	e172      	b.n	5410 <__aeabi_ddiv+0x4dc>
    512a:	d100      	bne.n	512e <__aeabi_ddiv+0x1fa>
    512c:	e16d      	b.n	540a <__aeabi_ddiv+0x4d6>
    512e:	9b01      	ldr	r3, [sp, #4]
    5130:	464d      	mov	r5, r9
    5132:	3b01      	subs	r3, #1
    5134:	9301      	str	r3, [sp, #4]
    5136:	2300      	movs	r3, #0
    5138:	0034      	movs	r4, r6
    513a:	9302      	str	r3, [sp, #8]
    513c:	465b      	mov	r3, fp
    513e:	021e      	lsls	r6, r3, #8
    5140:	0e0b      	lsrs	r3, r1, #24
    5142:	431e      	orrs	r6, r3
    5144:	020b      	lsls	r3, r1, #8
    5146:	9303      	str	r3, [sp, #12]
    5148:	0c33      	lsrs	r3, r6, #16
    514a:	4699      	mov	r9, r3
    514c:	0433      	lsls	r3, r6, #16
    514e:	0c1b      	lsrs	r3, r3, #16
    5150:	4649      	mov	r1, r9
    5152:	0020      	movs	r0, r4
    5154:	9300      	str	r3, [sp, #0]
    5156:	f7ff f9e1 	bl	451c <__aeabi_uidiv>
    515a:	9b00      	ldr	r3, [sp, #0]
    515c:	0037      	movs	r7, r6
    515e:	4343      	muls	r3, r0
    5160:	0006      	movs	r6, r0
    5162:	4649      	mov	r1, r9
    5164:	0020      	movs	r0, r4
    5166:	4698      	mov	r8, r3
    5168:	f7ff fa5e 	bl	4628 <__aeabi_uidivmod>
    516c:	0c2c      	lsrs	r4, r5, #16
    516e:	0409      	lsls	r1, r1, #16
    5170:	430c      	orrs	r4, r1
    5172:	45a0      	cmp	r8, r4
    5174:	d909      	bls.n	518a <__aeabi_ddiv+0x256>
    5176:	19e4      	adds	r4, r4, r7
    5178:	1e73      	subs	r3, r6, #1
    517a:	42a7      	cmp	r7, r4
    517c:	d900      	bls.n	5180 <__aeabi_ddiv+0x24c>
    517e:	e15c      	b.n	543a <__aeabi_ddiv+0x506>
    5180:	45a0      	cmp	r8, r4
    5182:	d800      	bhi.n	5186 <__aeabi_ddiv+0x252>
    5184:	e159      	b.n	543a <__aeabi_ddiv+0x506>
    5186:	3e02      	subs	r6, #2
    5188:	19e4      	adds	r4, r4, r7
    518a:	4643      	mov	r3, r8
    518c:	1ae4      	subs	r4, r4, r3
    518e:	4649      	mov	r1, r9
    5190:	0020      	movs	r0, r4
    5192:	f7ff f9c3 	bl	451c <__aeabi_uidiv>
    5196:	0003      	movs	r3, r0
    5198:	9a00      	ldr	r2, [sp, #0]
    519a:	4680      	mov	r8, r0
    519c:	4353      	muls	r3, r2
    519e:	4649      	mov	r1, r9
    51a0:	0020      	movs	r0, r4
    51a2:	469b      	mov	fp, r3
    51a4:	f7ff fa40 	bl	4628 <__aeabi_uidivmod>
    51a8:	042a      	lsls	r2, r5, #16
    51aa:	0409      	lsls	r1, r1, #16
    51ac:	0c12      	lsrs	r2, r2, #16
    51ae:	430a      	orrs	r2, r1
    51b0:	4593      	cmp	fp, r2
    51b2:	d90d      	bls.n	51d0 <__aeabi_ddiv+0x29c>
    51b4:	4643      	mov	r3, r8
    51b6:	19d2      	adds	r2, r2, r7
    51b8:	3b01      	subs	r3, #1
    51ba:	4297      	cmp	r7, r2
    51bc:	d900      	bls.n	51c0 <__aeabi_ddiv+0x28c>
    51be:	e13a      	b.n	5436 <__aeabi_ddiv+0x502>
    51c0:	4593      	cmp	fp, r2
    51c2:	d800      	bhi.n	51c6 <__aeabi_ddiv+0x292>
    51c4:	e137      	b.n	5436 <__aeabi_ddiv+0x502>
    51c6:	2302      	movs	r3, #2
    51c8:	425b      	negs	r3, r3
    51ca:	469c      	mov	ip, r3
    51cc:	19d2      	adds	r2, r2, r7
    51ce:	44e0      	add	r8, ip
    51d0:	465b      	mov	r3, fp
    51d2:	1ad2      	subs	r2, r2, r3
    51d4:	4643      	mov	r3, r8
    51d6:	0436      	lsls	r6, r6, #16
    51d8:	4333      	orrs	r3, r6
    51da:	469b      	mov	fp, r3
    51dc:	9903      	ldr	r1, [sp, #12]
    51de:	0c18      	lsrs	r0, r3, #16
    51e0:	0c0b      	lsrs	r3, r1, #16
    51e2:	001d      	movs	r5, r3
    51e4:	9305      	str	r3, [sp, #20]
    51e6:	0409      	lsls	r1, r1, #16
    51e8:	465b      	mov	r3, fp
    51ea:	0c09      	lsrs	r1, r1, #16
    51ec:	000c      	movs	r4, r1
    51ee:	041b      	lsls	r3, r3, #16
    51f0:	0c1b      	lsrs	r3, r3, #16
    51f2:	4344      	muls	r4, r0
    51f4:	9104      	str	r1, [sp, #16]
    51f6:	4359      	muls	r1, r3
    51f8:	436b      	muls	r3, r5
    51fa:	4368      	muls	r0, r5
    51fc:	191b      	adds	r3, r3, r4
    51fe:	0c0d      	lsrs	r5, r1, #16
    5200:	18eb      	adds	r3, r5, r3
    5202:	429c      	cmp	r4, r3
    5204:	d903      	bls.n	520e <__aeabi_ddiv+0x2da>
    5206:	2480      	movs	r4, #128	; 0x80
    5208:	0264      	lsls	r4, r4, #9
    520a:	46a4      	mov	ip, r4
    520c:	4460      	add	r0, ip
    520e:	0c1c      	lsrs	r4, r3, #16
    5210:	0409      	lsls	r1, r1, #16
    5212:	041b      	lsls	r3, r3, #16
    5214:	0c09      	lsrs	r1, r1, #16
    5216:	1820      	adds	r0, r4, r0
    5218:	185d      	adds	r5, r3, r1
    521a:	4282      	cmp	r2, r0
    521c:	d200      	bcs.n	5220 <__aeabi_ddiv+0x2ec>
    521e:	e0de      	b.n	53de <__aeabi_ddiv+0x4aa>
    5220:	d100      	bne.n	5224 <__aeabi_ddiv+0x2f0>
    5222:	e0d7      	b.n	53d4 <__aeabi_ddiv+0x4a0>
    5224:	1a16      	subs	r6, r2, r0
    5226:	9b02      	ldr	r3, [sp, #8]
    5228:	469c      	mov	ip, r3
    522a:	1b5d      	subs	r5, r3, r5
    522c:	45ac      	cmp	ip, r5
    522e:	419b      	sbcs	r3, r3
    5230:	425b      	negs	r3, r3
    5232:	1af6      	subs	r6, r6, r3
    5234:	42b7      	cmp	r7, r6
    5236:	d100      	bne.n	523a <__aeabi_ddiv+0x306>
    5238:	e106      	b.n	5448 <__aeabi_ddiv+0x514>
    523a:	4649      	mov	r1, r9
    523c:	0030      	movs	r0, r6
    523e:	f7ff f96d 	bl	451c <__aeabi_uidiv>
    5242:	9b00      	ldr	r3, [sp, #0]
    5244:	0004      	movs	r4, r0
    5246:	4343      	muls	r3, r0
    5248:	4649      	mov	r1, r9
    524a:	0030      	movs	r0, r6
    524c:	4698      	mov	r8, r3
    524e:	f7ff f9eb 	bl	4628 <__aeabi_uidivmod>
    5252:	0c2e      	lsrs	r6, r5, #16
    5254:	0409      	lsls	r1, r1, #16
    5256:	430e      	orrs	r6, r1
    5258:	45b0      	cmp	r8, r6
    525a:	d909      	bls.n	5270 <__aeabi_ddiv+0x33c>
    525c:	19f6      	adds	r6, r6, r7
    525e:	1e63      	subs	r3, r4, #1
    5260:	42b7      	cmp	r7, r6
    5262:	d900      	bls.n	5266 <__aeabi_ddiv+0x332>
    5264:	e0f3      	b.n	544e <__aeabi_ddiv+0x51a>
    5266:	45b0      	cmp	r8, r6
    5268:	d800      	bhi.n	526c <__aeabi_ddiv+0x338>
    526a:	e0f0      	b.n	544e <__aeabi_ddiv+0x51a>
    526c:	3c02      	subs	r4, #2
    526e:	19f6      	adds	r6, r6, r7
    5270:	4643      	mov	r3, r8
    5272:	1af3      	subs	r3, r6, r3
    5274:	4649      	mov	r1, r9
    5276:	0018      	movs	r0, r3
    5278:	9302      	str	r3, [sp, #8]
    527a:	f7ff f94f 	bl	451c <__aeabi_uidiv>
    527e:	9b00      	ldr	r3, [sp, #0]
    5280:	0006      	movs	r6, r0
    5282:	4343      	muls	r3, r0
    5284:	4649      	mov	r1, r9
    5286:	9802      	ldr	r0, [sp, #8]
    5288:	4698      	mov	r8, r3
    528a:	f7ff f9cd 	bl	4628 <__aeabi_uidivmod>
    528e:	042d      	lsls	r5, r5, #16
    5290:	0409      	lsls	r1, r1, #16
    5292:	0c2d      	lsrs	r5, r5, #16
    5294:	430d      	orrs	r5, r1
    5296:	45a8      	cmp	r8, r5
    5298:	d909      	bls.n	52ae <__aeabi_ddiv+0x37a>
    529a:	19ed      	adds	r5, r5, r7
    529c:	1e73      	subs	r3, r6, #1
    529e:	42af      	cmp	r7, r5
    52a0:	d900      	bls.n	52a4 <__aeabi_ddiv+0x370>
    52a2:	e0d6      	b.n	5452 <__aeabi_ddiv+0x51e>
    52a4:	45a8      	cmp	r8, r5
    52a6:	d800      	bhi.n	52aa <__aeabi_ddiv+0x376>
    52a8:	e0d3      	b.n	5452 <__aeabi_ddiv+0x51e>
    52aa:	3e02      	subs	r6, #2
    52ac:	19ed      	adds	r5, r5, r7
    52ae:	0424      	lsls	r4, r4, #16
    52b0:	0021      	movs	r1, r4
    52b2:	4643      	mov	r3, r8
    52b4:	4331      	orrs	r1, r6
    52b6:	9e04      	ldr	r6, [sp, #16]
    52b8:	9a05      	ldr	r2, [sp, #20]
    52ba:	0030      	movs	r0, r6
    52bc:	1aed      	subs	r5, r5, r3
    52be:	040b      	lsls	r3, r1, #16
    52c0:	0c0c      	lsrs	r4, r1, #16
    52c2:	0c1b      	lsrs	r3, r3, #16
    52c4:	4358      	muls	r0, r3
    52c6:	4366      	muls	r6, r4
    52c8:	4353      	muls	r3, r2
    52ca:	4354      	muls	r4, r2
    52cc:	199a      	adds	r2, r3, r6
    52ce:	0c03      	lsrs	r3, r0, #16
    52d0:	189b      	adds	r3, r3, r2
    52d2:	429e      	cmp	r6, r3
    52d4:	d903      	bls.n	52de <__aeabi_ddiv+0x3aa>
    52d6:	2280      	movs	r2, #128	; 0x80
    52d8:	0252      	lsls	r2, r2, #9
    52da:	4694      	mov	ip, r2
    52dc:	4464      	add	r4, ip
    52de:	0c1a      	lsrs	r2, r3, #16
    52e0:	0400      	lsls	r0, r0, #16
    52e2:	041b      	lsls	r3, r3, #16
    52e4:	0c00      	lsrs	r0, r0, #16
    52e6:	1914      	adds	r4, r2, r4
    52e8:	181b      	adds	r3, r3, r0
    52ea:	42a5      	cmp	r5, r4
    52ec:	d350      	bcc.n	5390 <__aeabi_ddiv+0x45c>
    52ee:	d04d      	beq.n	538c <__aeabi_ddiv+0x458>
    52f0:	2301      	movs	r3, #1
    52f2:	4319      	orrs	r1, r3
    52f4:	4a96      	ldr	r2, [pc, #600]	; (5550 <__aeabi_ddiv+0x61c>)
    52f6:	9b01      	ldr	r3, [sp, #4]
    52f8:	4694      	mov	ip, r2
    52fa:	4463      	add	r3, ip
    52fc:	2b00      	cmp	r3, #0
    52fe:	dc00      	bgt.n	5302 <__aeabi_ddiv+0x3ce>
    5300:	e6f3      	b.n	50ea <__aeabi_ddiv+0x1b6>
    5302:	074a      	lsls	r2, r1, #29
    5304:	d009      	beq.n	531a <__aeabi_ddiv+0x3e6>
    5306:	220f      	movs	r2, #15
    5308:	400a      	ands	r2, r1
    530a:	2a04      	cmp	r2, #4
    530c:	d005      	beq.n	531a <__aeabi_ddiv+0x3e6>
    530e:	1d0a      	adds	r2, r1, #4
    5310:	428a      	cmp	r2, r1
    5312:	4189      	sbcs	r1, r1
    5314:	4249      	negs	r1, r1
    5316:	448b      	add	fp, r1
    5318:	0011      	movs	r1, r2
    531a:	465a      	mov	r2, fp
    531c:	01d2      	lsls	r2, r2, #7
    531e:	d508      	bpl.n	5332 <__aeabi_ddiv+0x3fe>
    5320:	465a      	mov	r2, fp
    5322:	4b8c      	ldr	r3, [pc, #560]	; (5554 <__aeabi_ddiv+0x620>)
    5324:	401a      	ands	r2, r3
    5326:	4693      	mov	fp, r2
    5328:	2280      	movs	r2, #128	; 0x80
    532a:	00d2      	lsls	r2, r2, #3
    532c:	4694      	mov	ip, r2
    532e:	9b01      	ldr	r3, [sp, #4]
    5330:	4463      	add	r3, ip
    5332:	4a89      	ldr	r2, [pc, #548]	; (5558 <__aeabi_ddiv+0x624>)
    5334:	4293      	cmp	r3, r2
    5336:	dd00      	ble.n	533a <__aeabi_ddiv+0x406>
    5338:	e65b      	b.n	4ff2 <__aeabi_ddiv+0xbe>
    533a:	465a      	mov	r2, fp
    533c:	08c9      	lsrs	r1, r1, #3
    533e:	0750      	lsls	r0, r2, #29
    5340:	4308      	orrs	r0, r1
    5342:	0256      	lsls	r6, r2, #9
    5344:	4651      	mov	r1, sl
    5346:	2201      	movs	r2, #1
    5348:	055b      	lsls	r3, r3, #21
    534a:	4681      	mov	r9, r0
    534c:	0b36      	lsrs	r6, r6, #12
    534e:	0d5b      	lsrs	r3, r3, #21
    5350:	400a      	ands	r2, r1
    5352:	e655      	b.n	5000 <__aeabi_ddiv+0xcc>
    5354:	2380      	movs	r3, #128	; 0x80
    5356:	031b      	lsls	r3, r3, #12
    5358:	421e      	tst	r6, r3
    535a:	d011      	beq.n	5380 <__aeabi_ddiv+0x44c>
    535c:	465a      	mov	r2, fp
    535e:	421a      	tst	r2, r3
    5360:	d10e      	bne.n	5380 <__aeabi_ddiv+0x44c>
    5362:	465e      	mov	r6, fp
    5364:	431e      	orrs	r6, r3
    5366:	0336      	lsls	r6, r6, #12
    5368:	0b36      	lsrs	r6, r6, #12
    536a:	002a      	movs	r2, r5
    536c:	4689      	mov	r9, r1
    536e:	4b7b      	ldr	r3, [pc, #492]	; (555c <__aeabi_ddiv+0x628>)
    5370:	e646      	b.n	5000 <__aeabi_ddiv+0xcc>
    5372:	2b03      	cmp	r3, #3
    5374:	d100      	bne.n	5378 <__aeabi_ddiv+0x444>
    5376:	e0e1      	b.n	553c <__aeabi_ddiv+0x608>
    5378:	2b01      	cmp	r3, #1
    537a:	d1bb      	bne.n	52f4 <__aeabi_ddiv+0x3c0>
    537c:	401a      	ands	r2, r3
    537e:	e6bb      	b.n	50f8 <__aeabi_ddiv+0x1c4>
    5380:	431e      	orrs	r6, r3
    5382:	0336      	lsls	r6, r6, #12
    5384:	0b36      	lsrs	r6, r6, #12
    5386:	4642      	mov	r2, r8
    5388:	4b74      	ldr	r3, [pc, #464]	; (555c <__aeabi_ddiv+0x628>)
    538a:	e639      	b.n	5000 <__aeabi_ddiv+0xcc>
    538c:	2b00      	cmp	r3, #0
    538e:	d0b1      	beq.n	52f4 <__aeabi_ddiv+0x3c0>
    5390:	197d      	adds	r5, r7, r5
    5392:	1e4a      	subs	r2, r1, #1
    5394:	42af      	cmp	r7, r5
    5396:	d952      	bls.n	543e <__aeabi_ddiv+0x50a>
    5398:	0011      	movs	r1, r2
    539a:	42a5      	cmp	r5, r4
    539c:	d1a8      	bne.n	52f0 <__aeabi_ddiv+0x3bc>
    539e:	9a03      	ldr	r2, [sp, #12]
    53a0:	429a      	cmp	r2, r3
    53a2:	d1a5      	bne.n	52f0 <__aeabi_ddiv+0x3bc>
    53a4:	e7a6      	b.n	52f4 <__aeabi_ddiv+0x3c0>
    53a6:	0003      	movs	r3, r0
    53a8:	003e      	movs	r6, r7
    53aa:	3b28      	subs	r3, #40	; 0x28
    53ac:	409e      	lsls	r6, r3
    53ae:	2300      	movs	r3, #0
    53b0:	4699      	mov	r9, r3
    53b2:	e654      	b.n	505e <__aeabi_ddiv+0x12a>
    53b4:	f001 f960 	bl	6678 <__clzsi2>
    53b8:	3020      	adds	r0, #32
    53ba:	e641      	b.n	5040 <__aeabi_ddiv+0x10c>
    53bc:	0003      	movs	r3, r0
    53be:	4652      	mov	r2, sl
    53c0:	3b28      	subs	r3, #40	; 0x28
    53c2:	409a      	lsls	r2, r3
    53c4:	2100      	movs	r1, #0
    53c6:	4693      	mov	fp, r2
    53c8:	e677      	b.n	50ba <__aeabi_ddiv+0x186>
    53ca:	4650      	mov	r0, sl
    53cc:	f001 f954 	bl	6678 <__clzsi2>
    53d0:	3020      	adds	r0, #32
    53d2:	e65e      	b.n	5092 <__aeabi_ddiv+0x15e>
    53d4:	9b02      	ldr	r3, [sp, #8]
    53d6:	2600      	movs	r6, #0
    53d8:	42ab      	cmp	r3, r5
    53da:	d300      	bcc.n	53de <__aeabi_ddiv+0x4aa>
    53dc:	e723      	b.n	5226 <__aeabi_ddiv+0x2f2>
    53de:	9e03      	ldr	r6, [sp, #12]
    53e0:	9902      	ldr	r1, [sp, #8]
    53e2:	46b4      	mov	ip, r6
    53e4:	4461      	add	r1, ip
    53e6:	4688      	mov	r8, r1
    53e8:	45b0      	cmp	r8, r6
    53ea:	41b6      	sbcs	r6, r6
    53ec:	465b      	mov	r3, fp
    53ee:	4276      	negs	r6, r6
    53f0:	19f6      	adds	r6, r6, r7
    53f2:	18b2      	adds	r2, r6, r2
    53f4:	3b01      	subs	r3, #1
    53f6:	9102      	str	r1, [sp, #8]
    53f8:	4297      	cmp	r7, r2
    53fa:	d213      	bcs.n	5424 <__aeabi_ddiv+0x4f0>
    53fc:	4290      	cmp	r0, r2
    53fe:	d84f      	bhi.n	54a0 <__aeabi_ddiv+0x56c>
    5400:	d100      	bne.n	5404 <__aeabi_ddiv+0x4d0>
    5402:	e08e      	b.n	5522 <__aeabi_ddiv+0x5ee>
    5404:	1a16      	subs	r6, r2, r0
    5406:	469b      	mov	fp, r3
    5408:	e70d      	b.n	5226 <__aeabi_ddiv+0x2f2>
    540a:	4589      	cmp	r9, r1
    540c:	d200      	bcs.n	5410 <__aeabi_ddiv+0x4dc>
    540e:	e68e      	b.n	512e <__aeabi_ddiv+0x1fa>
    5410:	0874      	lsrs	r4, r6, #1
    5412:	464b      	mov	r3, r9
    5414:	07f6      	lsls	r6, r6, #31
    5416:	0035      	movs	r5, r6
    5418:	085b      	lsrs	r3, r3, #1
    541a:	431d      	orrs	r5, r3
    541c:	464b      	mov	r3, r9
    541e:	07db      	lsls	r3, r3, #31
    5420:	9302      	str	r3, [sp, #8]
    5422:	e68b      	b.n	513c <__aeabi_ddiv+0x208>
    5424:	4297      	cmp	r7, r2
    5426:	d1ed      	bne.n	5404 <__aeabi_ddiv+0x4d0>
    5428:	9903      	ldr	r1, [sp, #12]
    542a:	9c02      	ldr	r4, [sp, #8]
    542c:	42a1      	cmp	r1, r4
    542e:	d9e5      	bls.n	53fc <__aeabi_ddiv+0x4c8>
    5430:	1a3e      	subs	r6, r7, r0
    5432:	469b      	mov	fp, r3
    5434:	e6f7      	b.n	5226 <__aeabi_ddiv+0x2f2>
    5436:	4698      	mov	r8, r3
    5438:	e6ca      	b.n	51d0 <__aeabi_ddiv+0x29c>
    543a:	001e      	movs	r6, r3
    543c:	e6a5      	b.n	518a <__aeabi_ddiv+0x256>
    543e:	42ac      	cmp	r4, r5
    5440:	d83e      	bhi.n	54c0 <__aeabi_ddiv+0x58c>
    5442:	d074      	beq.n	552e <__aeabi_ddiv+0x5fa>
    5444:	0011      	movs	r1, r2
    5446:	e753      	b.n	52f0 <__aeabi_ddiv+0x3bc>
    5448:	2101      	movs	r1, #1
    544a:	4249      	negs	r1, r1
    544c:	e752      	b.n	52f4 <__aeabi_ddiv+0x3c0>
    544e:	001c      	movs	r4, r3
    5450:	e70e      	b.n	5270 <__aeabi_ddiv+0x33c>
    5452:	001e      	movs	r6, r3
    5454:	e72b      	b.n	52ae <__aeabi_ddiv+0x37a>
    5456:	2d1f      	cmp	r5, #31
    5458:	dc3c      	bgt.n	54d4 <__aeabi_ddiv+0x5a0>
    545a:	2320      	movs	r3, #32
    545c:	000a      	movs	r2, r1
    545e:	4658      	mov	r0, fp
    5460:	1b5b      	subs	r3, r3, r5
    5462:	4098      	lsls	r0, r3
    5464:	40ea      	lsrs	r2, r5
    5466:	4099      	lsls	r1, r3
    5468:	4302      	orrs	r2, r0
    546a:	1e48      	subs	r0, r1, #1
    546c:	4181      	sbcs	r1, r0
    546e:	465e      	mov	r6, fp
    5470:	4311      	orrs	r1, r2
    5472:	40ee      	lsrs	r6, r5
    5474:	074b      	lsls	r3, r1, #29
    5476:	d009      	beq.n	548c <__aeabi_ddiv+0x558>
    5478:	230f      	movs	r3, #15
    547a:	400b      	ands	r3, r1
    547c:	2b04      	cmp	r3, #4
    547e:	d005      	beq.n	548c <__aeabi_ddiv+0x558>
    5480:	000b      	movs	r3, r1
    5482:	1d19      	adds	r1, r3, #4
    5484:	4299      	cmp	r1, r3
    5486:	419b      	sbcs	r3, r3
    5488:	425b      	negs	r3, r3
    548a:	18f6      	adds	r6, r6, r3
    548c:	0233      	lsls	r3, r6, #8
    548e:	d53c      	bpl.n	550a <__aeabi_ddiv+0x5d6>
    5490:	4653      	mov	r3, sl
    5492:	2201      	movs	r2, #1
    5494:	2100      	movs	r1, #0
    5496:	401a      	ands	r2, r3
    5498:	2600      	movs	r6, #0
    549a:	2301      	movs	r3, #1
    549c:	4689      	mov	r9, r1
    549e:	e5af      	b.n	5000 <__aeabi_ddiv+0xcc>
    54a0:	2302      	movs	r3, #2
    54a2:	425b      	negs	r3, r3
    54a4:	469c      	mov	ip, r3
    54a6:	9c03      	ldr	r4, [sp, #12]
    54a8:	44e3      	add	fp, ip
    54aa:	46a4      	mov	ip, r4
    54ac:	9b02      	ldr	r3, [sp, #8]
    54ae:	4463      	add	r3, ip
    54b0:	4698      	mov	r8, r3
    54b2:	45a0      	cmp	r8, r4
    54b4:	41b6      	sbcs	r6, r6
    54b6:	4276      	negs	r6, r6
    54b8:	19f6      	adds	r6, r6, r7
    54ba:	9302      	str	r3, [sp, #8]
    54bc:	18b2      	adds	r2, r6, r2
    54be:	e6b1      	b.n	5224 <__aeabi_ddiv+0x2f0>
    54c0:	9803      	ldr	r0, [sp, #12]
    54c2:	1e8a      	subs	r2, r1, #2
    54c4:	0041      	lsls	r1, r0, #1
    54c6:	4281      	cmp	r1, r0
    54c8:	41b6      	sbcs	r6, r6
    54ca:	4276      	negs	r6, r6
    54cc:	19f6      	adds	r6, r6, r7
    54ce:	19ad      	adds	r5, r5, r6
    54d0:	9103      	str	r1, [sp, #12]
    54d2:	e761      	b.n	5398 <__aeabi_ddiv+0x464>
    54d4:	221f      	movs	r2, #31
    54d6:	4252      	negs	r2, r2
    54d8:	1ad3      	subs	r3, r2, r3
    54da:	465a      	mov	r2, fp
    54dc:	40da      	lsrs	r2, r3
    54de:	0013      	movs	r3, r2
    54e0:	2d20      	cmp	r5, #32
    54e2:	d029      	beq.n	5538 <__aeabi_ddiv+0x604>
    54e4:	2240      	movs	r2, #64	; 0x40
    54e6:	4658      	mov	r0, fp
    54e8:	1b55      	subs	r5, r2, r5
    54ea:	40a8      	lsls	r0, r5
    54ec:	4301      	orrs	r1, r0
    54ee:	1e48      	subs	r0, r1, #1
    54f0:	4181      	sbcs	r1, r0
    54f2:	2007      	movs	r0, #7
    54f4:	430b      	orrs	r3, r1
    54f6:	4018      	ands	r0, r3
    54f8:	2600      	movs	r6, #0
    54fa:	2800      	cmp	r0, #0
    54fc:	d009      	beq.n	5512 <__aeabi_ddiv+0x5de>
    54fe:	220f      	movs	r2, #15
    5500:	2600      	movs	r6, #0
    5502:	401a      	ands	r2, r3
    5504:	0019      	movs	r1, r3
    5506:	2a04      	cmp	r2, #4
    5508:	d1bb      	bne.n	5482 <__aeabi_ddiv+0x54e>
    550a:	000b      	movs	r3, r1
    550c:	0770      	lsls	r0, r6, #29
    550e:	0276      	lsls	r6, r6, #9
    5510:	0b36      	lsrs	r6, r6, #12
    5512:	08db      	lsrs	r3, r3, #3
    5514:	4303      	orrs	r3, r0
    5516:	4699      	mov	r9, r3
    5518:	2201      	movs	r2, #1
    551a:	4653      	mov	r3, sl
    551c:	401a      	ands	r2, r3
    551e:	2300      	movs	r3, #0
    5520:	e56e      	b.n	5000 <__aeabi_ddiv+0xcc>
    5522:	9902      	ldr	r1, [sp, #8]
    5524:	428d      	cmp	r5, r1
    5526:	d8bb      	bhi.n	54a0 <__aeabi_ddiv+0x56c>
    5528:	469b      	mov	fp, r3
    552a:	2600      	movs	r6, #0
    552c:	e67b      	b.n	5226 <__aeabi_ddiv+0x2f2>
    552e:	9803      	ldr	r0, [sp, #12]
    5530:	4298      	cmp	r0, r3
    5532:	d3c5      	bcc.n	54c0 <__aeabi_ddiv+0x58c>
    5534:	0011      	movs	r1, r2
    5536:	e732      	b.n	539e <__aeabi_ddiv+0x46a>
    5538:	2000      	movs	r0, #0
    553a:	e7d7      	b.n	54ec <__aeabi_ddiv+0x5b8>
    553c:	2680      	movs	r6, #128	; 0x80
    553e:	465b      	mov	r3, fp
    5540:	0336      	lsls	r6, r6, #12
    5542:	431e      	orrs	r6, r3
    5544:	0336      	lsls	r6, r6, #12
    5546:	0b36      	lsrs	r6, r6, #12
    5548:	9a00      	ldr	r2, [sp, #0]
    554a:	4689      	mov	r9, r1
    554c:	4b03      	ldr	r3, [pc, #12]	; (555c <__aeabi_ddiv+0x628>)
    554e:	e557      	b.n	5000 <__aeabi_ddiv+0xcc>
    5550:	000003ff 	.word	0x000003ff
    5554:	feffffff 	.word	0xfeffffff
    5558:	000007fe 	.word	0x000007fe
    555c:	000007ff 	.word	0x000007ff

00005560 <__eqdf2>:
    5560:	b5f0      	push	{r4, r5, r6, r7, lr}
    5562:	465f      	mov	r7, fp
    5564:	4656      	mov	r6, sl
    5566:	464d      	mov	r5, r9
    5568:	4644      	mov	r4, r8
    556a:	b4f0      	push	{r4, r5, r6, r7}
    556c:	031f      	lsls	r7, r3, #12
    556e:	005c      	lsls	r4, r3, #1
    5570:	0fdb      	lsrs	r3, r3, #31
    5572:	469a      	mov	sl, r3
    5574:	4b19      	ldr	r3, [pc, #100]	; (55dc <__eqdf2+0x7c>)
    5576:	030e      	lsls	r6, r1, #12
    5578:	004d      	lsls	r5, r1, #1
    557a:	0fc9      	lsrs	r1, r1, #31
    557c:	4680      	mov	r8, r0
    557e:	0b36      	lsrs	r6, r6, #12
    5580:	0d6d      	lsrs	r5, r5, #21
    5582:	468b      	mov	fp, r1
    5584:	4691      	mov	r9, r2
    5586:	0b3f      	lsrs	r7, r7, #12
    5588:	0d64      	lsrs	r4, r4, #21
    558a:	429d      	cmp	r5, r3
    558c:	d019      	beq.n	55c2 <__eqdf2+0x62>
    558e:	4b13      	ldr	r3, [pc, #76]	; (55dc <__eqdf2+0x7c>)
    5590:	429c      	cmp	r4, r3
    5592:	d01b      	beq.n	55cc <__eqdf2+0x6c>
    5594:	2301      	movs	r3, #1
    5596:	42a5      	cmp	r5, r4
    5598:	d006      	beq.n	55a8 <__eqdf2+0x48>
    559a:	0018      	movs	r0, r3
    559c:	bc3c      	pop	{r2, r3, r4, r5}
    559e:	4690      	mov	r8, r2
    55a0:	4699      	mov	r9, r3
    55a2:	46a2      	mov	sl, r4
    55a4:	46ab      	mov	fp, r5
    55a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    55a8:	42be      	cmp	r6, r7
    55aa:	d1f6      	bne.n	559a <__eqdf2+0x3a>
    55ac:	45c8      	cmp	r8, r9
    55ae:	d1f4      	bne.n	559a <__eqdf2+0x3a>
    55b0:	45d3      	cmp	fp, sl
    55b2:	d010      	beq.n	55d6 <__eqdf2+0x76>
    55b4:	2d00      	cmp	r5, #0
    55b6:	d1f0      	bne.n	559a <__eqdf2+0x3a>
    55b8:	4330      	orrs	r0, r6
    55ba:	0003      	movs	r3, r0
    55bc:	1e5a      	subs	r2, r3, #1
    55be:	4193      	sbcs	r3, r2
    55c0:	e7eb      	b.n	559a <__eqdf2+0x3a>
    55c2:	0031      	movs	r1, r6
    55c4:	2301      	movs	r3, #1
    55c6:	4301      	orrs	r1, r0
    55c8:	d1e7      	bne.n	559a <__eqdf2+0x3a>
    55ca:	e7e0      	b.n	558e <__eqdf2+0x2e>
    55cc:	433a      	orrs	r2, r7
    55ce:	2301      	movs	r3, #1
    55d0:	2a00      	cmp	r2, #0
    55d2:	d1e2      	bne.n	559a <__eqdf2+0x3a>
    55d4:	e7de      	b.n	5594 <__eqdf2+0x34>
    55d6:	2300      	movs	r3, #0
    55d8:	e7df      	b.n	559a <__eqdf2+0x3a>
    55da:	46c0      	nop			; (mov r8, r8)
    55dc:	000007ff 	.word	0x000007ff

000055e0 <__gedf2>:
    55e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    55e2:	465f      	mov	r7, fp
    55e4:	4644      	mov	r4, r8
    55e6:	4656      	mov	r6, sl
    55e8:	464d      	mov	r5, r9
    55ea:	b4f0      	push	{r4, r5, r6, r7}
    55ec:	031f      	lsls	r7, r3, #12
    55ee:	0b3c      	lsrs	r4, r7, #12
    55f0:	4f2c      	ldr	r7, [pc, #176]	; (56a4 <__gedf2+0xc4>)
    55f2:	030e      	lsls	r6, r1, #12
    55f4:	004d      	lsls	r5, r1, #1
    55f6:	46a3      	mov	fp, r4
    55f8:	005c      	lsls	r4, r3, #1
    55fa:	4684      	mov	ip, r0
    55fc:	0b36      	lsrs	r6, r6, #12
    55fe:	0d6d      	lsrs	r5, r5, #21
    5600:	0fc9      	lsrs	r1, r1, #31
    5602:	4690      	mov	r8, r2
    5604:	0d64      	lsrs	r4, r4, #21
    5606:	0fdb      	lsrs	r3, r3, #31
    5608:	42bd      	cmp	r5, r7
    560a:	d02b      	beq.n	5664 <__gedf2+0x84>
    560c:	4f25      	ldr	r7, [pc, #148]	; (56a4 <__gedf2+0xc4>)
    560e:	42bc      	cmp	r4, r7
    5610:	d02e      	beq.n	5670 <__gedf2+0x90>
    5612:	2d00      	cmp	r5, #0
    5614:	d10e      	bne.n	5634 <__gedf2+0x54>
    5616:	4330      	orrs	r0, r6
    5618:	0007      	movs	r7, r0
    561a:	4681      	mov	r9, r0
    561c:	4278      	negs	r0, r7
    561e:	4178      	adcs	r0, r7
    5620:	2c00      	cmp	r4, #0
    5622:	d117      	bne.n	5654 <__gedf2+0x74>
    5624:	465f      	mov	r7, fp
    5626:	433a      	orrs	r2, r7
    5628:	d114      	bne.n	5654 <__gedf2+0x74>
    562a:	464b      	mov	r3, r9
    562c:	2000      	movs	r0, #0
    562e:	2b00      	cmp	r3, #0
    5630:	d00a      	beq.n	5648 <__gedf2+0x68>
    5632:	e006      	b.n	5642 <__gedf2+0x62>
    5634:	2c00      	cmp	r4, #0
    5636:	d102      	bne.n	563e <__gedf2+0x5e>
    5638:	4658      	mov	r0, fp
    563a:	4302      	orrs	r2, r0
    563c:	d001      	beq.n	5642 <__gedf2+0x62>
    563e:	4299      	cmp	r1, r3
    5640:	d01a      	beq.n	5678 <__gedf2+0x98>
    5642:	2301      	movs	r3, #1
    5644:	4248      	negs	r0, r1
    5646:	4318      	orrs	r0, r3
    5648:	bc3c      	pop	{r2, r3, r4, r5}
    564a:	4690      	mov	r8, r2
    564c:	4699      	mov	r9, r3
    564e:	46a2      	mov	sl, r4
    5650:	46ab      	mov	fp, r5
    5652:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5654:	2800      	cmp	r0, #0
    5656:	d0f2      	beq.n	563e <__gedf2+0x5e>
    5658:	4258      	negs	r0, r3
    565a:	4158      	adcs	r0, r3
    565c:	2201      	movs	r2, #1
    565e:	4240      	negs	r0, r0
    5660:	4310      	orrs	r0, r2
    5662:	e7f1      	b.n	5648 <__gedf2+0x68>
    5664:	0037      	movs	r7, r6
    5666:	4307      	orrs	r7, r0
    5668:	d0d0      	beq.n	560c <__gedf2+0x2c>
    566a:	2002      	movs	r0, #2
    566c:	4240      	negs	r0, r0
    566e:	e7eb      	b.n	5648 <__gedf2+0x68>
    5670:	465f      	mov	r7, fp
    5672:	4317      	orrs	r7, r2
    5674:	d0cd      	beq.n	5612 <__gedf2+0x32>
    5676:	e7f8      	b.n	566a <__gedf2+0x8a>
    5678:	42a5      	cmp	r5, r4
    567a:	dce2      	bgt.n	5642 <__gedf2+0x62>
    567c:	db05      	blt.n	568a <__gedf2+0xaa>
    567e:	455e      	cmp	r6, fp
    5680:	d8df      	bhi.n	5642 <__gedf2+0x62>
    5682:	d008      	beq.n	5696 <__gedf2+0xb6>
    5684:	2000      	movs	r0, #0
    5686:	455e      	cmp	r6, fp
    5688:	d2de      	bcs.n	5648 <__gedf2+0x68>
    568a:	4248      	negs	r0, r1
    568c:	4148      	adcs	r0, r1
    568e:	2301      	movs	r3, #1
    5690:	4240      	negs	r0, r0
    5692:	4318      	orrs	r0, r3
    5694:	e7d8      	b.n	5648 <__gedf2+0x68>
    5696:	45c4      	cmp	ip, r8
    5698:	d8d3      	bhi.n	5642 <__gedf2+0x62>
    569a:	2000      	movs	r0, #0
    569c:	45c4      	cmp	ip, r8
    569e:	d3f4      	bcc.n	568a <__gedf2+0xaa>
    56a0:	e7d2      	b.n	5648 <__gedf2+0x68>
    56a2:	46c0      	nop			; (mov r8, r8)
    56a4:	000007ff 	.word	0x000007ff

000056a8 <__ledf2>:
    56a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    56aa:	465f      	mov	r7, fp
    56ac:	464d      	mov	r5, r9
    56ae:	4644      	mov	r4, r8
    56b0:	4656      	mov	r6, sl
    56b2:	b4f0      	push	{r4, r5, r6, r7}
    56b4:	031c      	lsls	r4, r3, #12
    56b6:	0b24      	lsrs	r4, r4, #12
    56b8:	46a4      	mov	ip, r4
    56ba:	4c2f      	ldr	r4, [pc, #188]	; (5778 <__ledf2+0xd0>)
    56bc:	030f      	lsls	r7, r1, #12
    56be:	004d      	lsls	r5, r1, #1
    56c0:	005e      	lsls	r6, r3, #1
    56c2:	0fc9      	lsrs	r1, r1, #31
    56c4:	4680      	mov	r8, r0
    56c6:	0b3f      	lsrs	r7, r7, #12
    56c8:	0d6d      	lsrs	r5, r5, #21
    56ca:	468b      	mov	fp, r1
    56cc:	4691      	mov	r9, r2
    56ce:	0d76      	lsrs	r6, r6, #21
    56d0:	0fdb      	lsrs	r3, r3, #31
    56d2:	42a5      	cmp	r5, r4
    56d4:	d020      	beq.n	5718 <__ledf2+0x70>
    56d6:	4c28      	ldr	r4, [pc, #160]	; (5778 <__ledf2+0xd0>)
    56d8:	42a6      	cmp	r6, r4
    56da:	d022      	beq.n	5722 <__ledf2+0x7a>
    56dc:	2d00      	cmp	r5, #0
    56de:	d112      	bne.n	5706 <__ledf2+0x5e>
    56e0:	4338      	orrs	r0, r7
    56e2:	4244      	negs	r4, r0
    56e4:	4144      	adcs	r4, r0
    56e6:	2e00      	cmp	r6, #0
    56e8:	d020      	beq.n	572c <__ledf2+0x84>
    56ea:	2c00      	cmp	r4, #0
    56ec:	d00d      	beq.n	570a <__ledf2+0x62>
    56ee:	425c      	negs	r4, r3
    56f0:	4163      	adcs	r3, r4
    56f2:	2401      	movs	r4, #1
    56f4:	425b      	negs	r3, r3
    56f6:	431c      	orrs	r4, r3
    56f8:	0020      	movs	r0, r4
    56fa:	bc3c      	pop	{r2, r3, r4, r5}
    56fc:	4690      	mov	r8, r2
    56fe:	4699      	mov	r9, r3
    5700:	46a2      	mov	sl, r4
    5702:	46ab      	mov	fp, r5
    5704:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5706:	2e00      	cmp	r6, #0
    5708:	d017      	beq.n	573a <__ledf2+0x92>
    570a:	455b      	cmp	r3, fp
    570c:	d019      	beq.n	5742 <__ledf2+0x9a>
    570e:	465b      	mov	r3, fp
    5710:	425c      	negs	r4, r3
    5712:	2301      	movs	r3, #1
    5714:	431c      	orrs	r4, r3
    5716:	e7ef      	b.n	56f8 <__ledf2+0x50>
    5718:	0039      	movs	r1, r7
    571a:	2402      	movs	r4, #2
    571c:	4301      	orrs	r1, r0
    571e:	d1eb      	bne.n	56f8 <__ledf2+0x50>
    5720:	e7d9      	b.n	56d6 <__ledf2+0x2e>
    5722:	4661      	mov	r1, ip
    5724:	2402      	movs	r4, #2
    5726:	4311      	orrs	r1, r2
    5728:	d1e6      	bne.n	56f8 <__ledf2+0x50>
    572a:	e7d7      	b.n	56dc <__ledf2+0x34>
    572c:	4661      	mov	r1, ip
    572e:	430a      	orrs	r2, r1
    5730:	d1db      	bne.n	56ea <__ledf2+0x42>
    5732:	2400      	movs	r4, #0
    5734:	2800      	cmp	r0, #0
    5736:	d0df      	beq.n	56f8 <__ledf2+0x50>
    5738:	e7e9      	b.n	570e <__ledf2+0x66>
    573a:	4661      	mov	r1, ip
    573c:	430a      	orrs	r2, r1
    573e:	d1e4      	bne.n	570a <__ledf2+0x62>
    5740:	e7e5      	b.n	570e <__ledf2+0x66>
    5742:	42b5      	cmp	r5, r6
    5744:	dd03      	ble.n	574e <__ledf2+0xa6>
    5746:	2201      	movs	r2, #1
    5748:	425c      	negs	r4, r3
    574a:	4314      	orrs	r4, r2
    574c:	e7d4      	b.n	56f8 <__ledf2+0x50>
    574e:	42b5      	cmp	r5, r6
    5750:	dbcd      	blt.n	56ee <__ledf2+0x46>
    5752:	4567      	cmp	r7, ip
    5754:	d8db      	bhi.n	570e <__ledf2+0x66>
    5756:	d009      	beq.n	576c <__ledf2+0xc4>
    5758:	2400      	movs	r4, #0
    575a:	4567      	cmp	r7, ip
    575c:	d2cc      	bcs.n	56f8 <__ledf2+0x50>
    575e:	4659      	mov	r1, fp
    5760:	424c      	negs	r4, r1
    5762:	4161      	adcs	r1, r4
    5764:	2401      	movs	r4, #1
    5766:	4249      	negs	r1, r1
    5768:	430c      	orrs	r4, r1
    576a:	e7c5      	b.n	56f8 <__ledf2+0x50>
    576c:	45c8      	cmp	r8, r9
    576e:	d8ce      	bhi.n	570e <__ledf2+0x66>
    5770:	2400      	movs	r4, #0
    5772:	45c8      	cmp	r8, r9
    5774:	d3f3      	bcc.n	575e <__ledf2+0xb6>
    5776:	e7bf      	b.n	56f8 <__ledf2+0x50>
    5778:	000007ff 	.word	0x000007ff

0000577c <__aeabi_dmul>:
    577c:	b5f0      	push	{r4, r5, r6, r7, lr}
    577e:	465f      	mov	r7, fp
    5780:	4656      	mov	r6, sl
    5782:	464d      	mov	r5, r9
    5784:	4644      	mov	r4, r8
    5786:	b4f0      	push	{r4, r5, r6, r7}
    5788:	030d      	lsls	r5, r1, #12
    578a:	4699      	mov	r9, r3
    578c:	004e      	lsls	r6, r1, #1
    578e:	0b2b      	lsrs	r3, r5, #12
    5790:	b087      	sub	sp, #28
    5792:	0007      	movs	r7, r0
    5794:	4692      	mov	sl, r2
    5796:	4680      	mov	r8, r0
    5798:	469b      	mov	fp, r3
    579a:	0d76      	lsrs	r6, r6, #21
    579c:	0fcc      	lsrs	r4, r1, #31
    579e:	2e00      	cmp	r6, #0
    57a0:	d069      	beq.n	5876 <__aeabi_dmul+0xfa>
    57a2:	4b6d      	ldr	r3, [pc, #436]	; (5958 <__aeabi_dmul+0x1dc>)
    57a4:	429e      	cmp	r6, r3
    57a6:	d035      	beq.n	5814 <__aeabi_dmul+0x98>
    57a8:	465b      	mov	r3, fp
    57aa:	2280      	movs	r2, #128	; 0x80
    57ac:	00dd      	lsls	r5, r3, #3
    57ae:	0412      	lsls	r2, r2, #16
    57b0:	0f43      	lsrs	r3, r0, #29
    57b2:	4313      	orrs	r3, r2
    57b4:	432b      	orrs	r3, r5
    57b6:	469b      	mov	fp, r3
    57b8:	00c3      	lsls	r3, r0, #3
    57ba:	4698      	mov	r8, r3
    57bc:	4b67      	ldr	r3, [pc, #412]	; (595c <__aeabi_dmul+0x1e0>)
    57be:	2700      	movs	r7, #0
    57c0:	469c      	mov	ip, r3
    57c2:	2300      	movs	r3, #0
    57c4:	4466      	add	r6, ip
    57c6:	9301      	str	r3, [sp, #4]
    57c8:	464a      	mov	r2, r9
    57ca:	0315      	lsls	r5, r2, #12
    57cc:	0050      	lsls	r0, r2, #1
    57ce:	0fd2      	lsrs	r2, r2, #31
    57d0:	4653      	mov	r3, sl
    57d2:	0b2d      	lsrs	r5, r5, #12
    57d4:	0d40      	lsrs	r0, r0, #21
    57d6:	4691      	mov	r9, r2
    57d8:	d100      	bne.n	57dc <__aeabi_dmul+0x60>
    57da:	e076      	b.n	58ca <__aeabi_dmul+0x14e>
    57dc:	4a5e      	ldr	r2, [pc, #376]	; (5958 <__aeabi_dmul+0x1dc>)
    57de:	4290      	cmp	r0, r2
    57e0:	d06c      	beq.n	58bc <__aeabi_dmul+0x140>
    57e2:	2280      	movs	r2, #128	; 0x80
    57e4:	0f5b      	lsrs	r3, r3, #29
    57e6:	0412      	lsls	r2, r2, #16
    57e8:	4313      	orrs	r3, r2
    57ea:	4a5c      	ldr	r2, [pc, #368]	; (595c <__aeabi_dmul+0x1e0>)
    57ec:	00ed      	lsls	r5, r5, #3
    57ee:	4694      	mov	ip, r2
    57f0:	431d      	orrs	r5, r3
    57f2:	4653      	mov	r3, sl
    57f4:	2200      	movs	r2, #0
    57f6:	00db      	lsls	r3, r3, #3
    57f8:	4460      	add	r0, ip
    57fa:	4649      	mov	r1, r9
    57fc:	1836      	adds	r6, r6, r0
    57fe:	1c70      	adds	r0, r6, #1
    5800:	4061      	eors	r1, r4
    5802:	9002      	str	r0, [sp, #8]
    5804:	4317      	orrs	r7, r2
    5806:	2f0f      	cmp	r7, #15
    5808:	d900      	bls.n	580c <__aeabi_dmul+0x90>
    580a:	e0af      	b.n	596c <__aeabi_dmul+0x1f0>
    580c:	4854      	ldr	r0, [pc, #336]	; (5960 <__aeabi_dmul+0x1e4>)
    580e:	00bf      	lsls	r7, r7, #2
    5810:	59c7      	ldr	r7, [r0, r7]
    5812:	46bf      	mov	pc, r7
    5814:	465b      	mov	r3, fp
    5816:	431f      	orrs	r7, r3
    5818:	d000      	beq.n	581c <__aeabi_dmul+0xa0>
    581a:	e088      	b.n	592e <__aeabi_dmul+0x1b2>
    581c:	2300      	movs	r3, #0
    581e:	469b      	mov	fp, r3
    5820:	4698      	mov	r8, r3
    5822:	3302      	adds	r3, #2
    5824:	2708      	movs	r7, #8
    5826:	9301      	str	r3, [sp, #4]
    5828:	e7ce      	b.n	57c8 <__aeabi_dmul+0x4c>
    582a:	4649      	mov	r1, r9
    582c:	2a02      	cmp	r2, #2
    582e:	d06a      	beq.n	5906 <__aeabi_dmul+0x18a>
    5830:	2a03      	cmp	r2, #3
    5832:	d100      	bne.n	5836 <__aeabi_dmul+0xba>
    5834:	e209      	b.n	5c4a <__aeabi_dmul+0x4ce>
    5836:	2a01      	cmp	r2, #1
    5838:	d000      	beq.n	583c <__aeabi_dmul+0xc0>
    583a:	e1bb      	b.n	5bb4 <__aeabi_dmul+0x438>
    583c:	4011      	ands	r1, r2
    583e:	2200      	movs	r2, #0
    5840:	2300      	movs	r3, #0
    5842:	2500      	movs	r5, #0
    5844:	4690      	mov	r8, r2
    5846:	b2cc      	uxtb	r4, r1
    5848:	2100      	movs	r1, #0
    584a:	032d      	lsls	r5, r5, #12
    584c:	0d0a      	lsrs	r2, r1, #20
    584e:	0512      	lsls	r2, r2, #20
    5850:	0b2d      	lsrs	r5, r5, #12
    5852:	4315      	orrs	r5, r2
    5854:	4a43      	ldr	r2, [pc, #268]	; (5964 <__aeabi_dmul+0x1e8>)
    5856:	051b      	lsls	r3, r3, #20
    5858:	4015      	ands	r5, r2
    585a:	431d      	orrs	r5, r3
    585c:	006d      	lsls	r5, r5, #1
    585e:	07e4      	lsls	r4, r4, #31
    5860:	086d      	lsrs	r5, r5, #1
    5862:	4325      	orrs	r5, r4
    5864:	4640      	mov	r0, r8
    5866:	0029      	movs	r1, r5
    5868:	b007      	add	sp, #28
    586a:	bc3c      	pop	{r2, r3, r4, r5}
    586c:	4690      	mov	r8, r2
    586e:	4699      	mov	r9, r3
    5870:	46a2      	mov	sl, r4
    5872:	46ab      	mov	fp, r5
    5874:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5876:	4303      	orrs	r3, r0
    5878:	d052      	beq.n	5920 <__aeabi_dmul+0x1a4>
    587a:	465b      	mov	r3, fp
    587c:	2b00      	cmp	r3, #0
    587e:	d100      	bne.n	5882 <__aeabi_dmul+0x106>
    5880:	e18a      	b.n	5b98 <__aeabi_dmul+0x41c>
    5882:	4658      	mov	r0, fp
    5884:	f000 fef8 	bl	6678 <__clzsi2>
    5888:	0003      	movs	r3, r0
    588a:	3b0b      	subs	r3, #11
    588c:	2b1c      	cmp	r3, #28
    588e:	dd00      	ble.n	5892 <__aeabi_dmul+0x116>
    5890:	e17b      	b.n	5b8a <__aeabi_dmul+0x40e>
    5892:	221d      	movs	r2, #29
    5894:	1ad3      	subs	r3, r2, r3
    5896:	003a      	movs	r2, r7
    5898:	0001      	movs	r1, r0
    589a:	465d      	mov	r5, fp
    589c:	40da      	lsrs	r2, r3
    589e:	3908      	subs	r1, #8
    58a0:	408d      	lsls	r5, r1
    58a2:	0013      	movs	r3, r2
    58a4:	408f      	lsls	r7, r1
    58a6:	432b      	orrs	r3, r5
    58a8:	469b      	mov	fp, r3
    58aa:	46b8      	mov	r8, r7
    58ac:	4b2e      	ldr	r3, [pc, #184]	; (5968 <__aeabi_dmul+0x1ec>)
    58ae:	2700      	movs	r7, #0
    58b0:	469c      	mov	ip, r3
    58b2:	2300      	movs	r3, #0
    58b4:	4460      	add	r0, ip
    58b6:	4246      	negs	r6, r0
    58b8:	9301      	str	r3, [sp, #4]
    58ba:	e785      	b.n	57c8 <__aeabi_dmul+0x4c>
    58bc:	4652      	mov	r2, sl
    58be:	432a      	orrs	r2, r5
    58c0:	d12c      	bne.n	591c <__aeabi_dmul+0x1a0>
    58c2:	2500      	movs	r5, #0
    58c4:	2300      	movs	r3, #0
    58c6:	2202      	movs	r2, #2
    58c8:	e797      	b.n	57fa <__aeabi_dmul+0x7e>
    58ca:	4652      	mov	r2, sl
    58cc:	432a      	orrs	r2, r5
    58ce:	d021      	beq.n	5914 <__aeabi_dmul+0x198>
    58d0:	2d00      	cmp	r5, #0
    58d2:	d100      	bne.n	58d6 <__aeabi_dmul+0x15a>
    58d4:	e154      	b.n	5b80 <__aeabi_dmul+0x404>
    58d6:	0028      	movs	r0, r5
    58d8:	f000 fece 	bl	6678 <__clzsi2>
    58dc:	0003      	movs	r3, r0
    58de:	3b0b      	subs	r3, #11
    58e0:	2b1c      	cmp	r3, #28
    58e2:	dd00      	ble.n	58e6 <__aeabi_dmul+0x16a>
    58e4:	e146      	b.n	5b74 <__aeabi_dmul+0x3f8>
    58e6:	211d      	movs	r1, #29
    58e8:	1acb      	subs	r3, r1, r3
    58ea:	4651      	mov	r1, sl
    58ec:	0002      	movs	r2, r0
    58ee:	40d9      	lsrs	r1, r3
    58f0:	4653      	mov	r3, sl
    58f2:	3a08      	subs	r2, #8
    58f4:	4095      	lsls	r5, r2
    58f6:	4093      	lsls	r3, r2
    58f8:	430d      	orrs	r5, r1
    58fa:	4a1b      	ldr	r2, [pc, #108]	; (5968 <__aeabi_dmul+0x1ec>)
    58fc:	4694      	mov	ip, r2
    58fe:	4460      	add	r0, ip
    5900:	4240      	negs	r0, r0
    5902:	2200      	movs	r2, #0
    5904:	e779      	b.n	57fa <__aeabi_dmul+0x7e>
    5906:	2401      	movs	r4, #1
    5908:	2200      	movs	r2, #0
    590a:	400c      	ands	r4, r1
    590c:	4b12      	ldr	r3, [pc, #72]	; (5958 <__aeabi_dmul+0x1dc>)
    590e:	2500      	movs	r5, #0
    5910:	4690      	mov	r8, r2
    5912:	e799      	b.n	5848 <__aeabi_dmul+0xcc>
    5914:	2500      	movs	r5, #0
    5916:	2300      	movs	r3, #0
    5918:	2201      	movs	r2, #1
    591a:	e76e      	b.n	57fa <__aeabi_dmul+0x7e>
    591c:	2203      	movs	r2, #3
    591e:	e76c      	b.n	57fa <__aeabi_dmul+0x7e>
    5920:	2300      	movs	r3, #0
    5922:	469b      	mov	fp, r3
    5924:	4698      	mov	r8, r3
    5926:	3301      	adds	r3, #1
    5928:	2704      	movs	r7, #4
    592a:	9301      	str	r3, [sp, #4]
    592c:	e74c      	b.n	57c8 <__aeabi_dmul+0x4c>
    592e:	2303      	movs	r3, #3
    5930:	270c      	movs	r7, #12
    5932:	9301      	str	r3, [sp, #4]
    5934:	e748      	b.n	57c8 <__aeabi_dmul+0x4c>
    5936:	2300      	movs	r3, #0
    5938:	2580      	movs	r5, #128	; 0x80
    593a:	4698      	mov	r8, r3
    593c:	2400      	movs	r4, #0
    593e:	032d      	lsls	r5, r5, #12
    5940:	4b05      	ldr	r3, [pc, #20]	; (5958 <__aeabi_dmul+0x1dc>)
    5942:	e781      	b.n	5848 <__aeabi_dmul+0xcc>
    5944:	465d      	mov	r5, fp
    5946:	4643      	mov	r3, r8
    5948:	9a01      	ldr	r2, [sp, #4]
    594a:	e76f      	b.n	582c <__aeabi_dmul+0xb0>
    594c:	465d      	mov	r5, fp
    594e:	4643      	mov	r3, r8
    5950:	0021      	movs	r1, r4
    5952:	9a01      	ldr	r2, [sp, #4]
    5954:	e76a      	b.n	582c <__aeabi_dmul+0xb0>
    5956:	46c0      	nop			; (mov r8, r8)
    5958:	000007ff 	.word	0x000007ff
    595c:	fffffc01 	.word	0xfffffc01
    5960:	00006950 	.word	0x00006950
    5964:	800fffff 	.word	0x800fffff
    5968:	000003f3 	.word	0x000003f3
    596c:	4642      	mov	r2, r8
    596e:	0c12      	lsrs	r2, r2, #16
    5970:	4691      	mov	r9, r2
    5972:	0c1a      	lsrs	r2, r3, #16
    5974:	4694      	mov	ip, r2
    5976:	4642      	mov	r2, r8
    5978:	0417      	lsls	r7, r2, #16
    597a:	464a      	mov	r2, r9
    597c:	041b      	lsls	r3, r3, #16
    597e:	0c1b      	lsrs	r3, r3, #16
    5980:	435a      	muls	r2, r3
    5982:	4660      	mov	r0, ip
    5984:	4690      	mov	r8, r2
    5986:	464a      	mov	r2, r9
    5988:	4342      	muls	r2, r0
    598a:	0010      	movs	r0, r2
    598c:	9203      	str	r2, [sp, #12]
    598e:	4662      	mov	r2, ip
    5990:	001c      	movs	r4, r3
    5992:	0c3f      	lsrs	r7, r7, #16
    5994:	437a      	muls	r2, r7
    5996:	437c      	muls	r4, r7
    5998:	4442      	add	r2, r8
    599a:	9201      	str	r2, [sp, #4]
    599c:	0c22      	lsrs	r2, r4, #16
    599e:	4692      	mov	sl, r2
    59a0:	9a01      	ldr	r2, [sp, #4]
    59a2:	4452      	add	r2, sl
    59a4:	4590      	cmp	r8, r2
    59a6:	d906      	bls.n	59b6 <__aeabi_dmul+0x23a>
    59a8:	4682      	mov	sl, r0
    59aa:	2080      	movs	r0, #128	; 0x80
    59ac:	0240      	lsls	r0, r0, #9
    59ae:	4680      	mov	r8, r0
    59b0:	44c2      	add	sl, r8
    59b2:	4650      	mov	r0, sl
    59b4:	9003      	str	r0, [sp, #12]
    59b6:	0c10      	lsrs	r0, r2, #16
    59b8:	9004      	str	r0, [sp, #16]
    59ba:	4648      	mov	r0, r9
    59bc:	0424      	lsls	r4, r4, #16
    59be:	0c24      	lsrs	r4, r4, #16
    59c0:	0412      	lsls	r2, r2, #16
    59c2:	1912      	adds	r2, r2, r4
    59c4:	9205      	str	r2, [sp, #20]
    59c6:	0c2a      	lsrs	r2, r5, #16
    59c8:	042d      	lsls	r5, r5, #16
    59ca:	0c2d      	lsrs	r5, r5, #16
    59cc:	4368      	muls	r0, r5
    59ce:	002c      	movs	r4, r5
    59d0:	4682      	mov	sl, r0
    59d2:	4648      	mov	r0, r9
    59d4:	437c      	muls	r4, r7
    59d6:	4350      	muls	r0, r2
    59d8:	4681      	mov	r9, r0
    59da:	0c20      	lsrs	r0, r4, #16
    59dc:	4680      	mov	r8, r0
    59de:	4357      	muls	r7, r2
    59e0:	4457      	add	r7, sl
    59e2:	4447      	add	r7, r8
    59e4:	45ba      	cmp	sl, r7
    59e6:	d903      	bls.n	59f0 <__aeabi_dmul+0x274>
    59e8:	2080      	movs	r0, #128	; 0x80
    59ea:	0240      	lsls	r0, r0, #9
    59ec:	4680      	mov	r8, r0
    59ee:	44c1      	add	r9, r8
    59f0:	0c38      	lsrs	r0, r7, #16
    59f2:	043f      	lsls	r7, r7, #16
    59f4:	46b8      	mov	r8, r7
    59f6:	4448      	add	r0, r9
    59f8:	0424      	lsls	r4, r4, #16
    59fa:	0c24      	lsrs	r4, r4, #16
    59fc:	9001      	str	r0, [sp, #4]
    59fe:	9804      	ldr	r0, [sp, #16]
    5a00:	44a0      	add	r8, r4
    5a02:	4440      	add	r0, r8
    5a04:	9004      	str	r0, [sp, #16]
    5a06:	4658      	mov	r0, fp
    5a08:	0c00      	lsrs	r0, r0, #16
    5a0a:	4681      	mov	r9, r0
    5a0c:	4658      	mov	r0, fp
    5a0e:	0404      	lsls	r4, r0, #16
    5a10:	0c20      	lsrs	r0, r4, #16
    5a12:	4682      	mov	sl, r0
    5a14:	0007      	movs	r7, r0
    5a16:	4648      	mov	r0, r9
    5a18:	435f      	muls	r7, r3
    5a1a:	464c      	mov	r4, r9
    5a1c:	4343      	muls	r3, r0
    5a1e:	4660      	mov	r0, ip
    5a20:	4360      	muls	r0, r4
    5a22:	4664      	mov	r4, ip
    5a24:	4683      	mov	fp, r0
    5a26:	4650      	mov	r0, sl
    5a28:	4344      	muls	r4, r0
    5a2a:	0c38      	lsrs	r0, r7, #16
    5a2c:	4684      	mov	ip, r0
    5a2e:	18e4      	adds	r4, r4, r3
    5a30:	4464      	add	r4, ip
    5a32:	42a3      	cmp	r3, r4
    5a34:	d903      	bls.n	5a3e <__aeabi_dmul+0x2c2>
    5a36:	2380      	movs	r3, #128	; 0x80
    5a38:	025b      	lsls	r3, r3, #9
    5a3a:	469c      	mov	ip, r3
    5a3c:	44e3      	add	fp, ip
    5a3e:	4648      	mov	r0, r9
    5a40:	043f      	lsls	r7, r7, #16
    5a42:	0c23      	lsrs	r3, r4, #16
    5a44:	0c3f      	lsrs	r7, r7, #16
    5a46:	0424      	lsls	r4, r4, #16
    5a48:	19e4      	adds	r4, r4, r7
    5a4a:	4657      	mov	r7, sl
    5a4c:	4368      	muls	r0, r5
    5a4e:	436f      	muls	r7, r5
    5a50:	4684      	mov	ip, r0
    5a52:	464d      	mov	r5, r9
    5a54:	4650      	mov	r0, sl
    5a56:	4355      	muls	r5, r2
    5a58:	4342      	muls	r2, r0
    5a5a:	0c38      	lsrs	r0, r7, #16
    5a5c:	4681      	mov	r9, r0
    5a5e:	4462      	add	r2, ip
    5a60:	444a      	add	r2, r9
    5a62:	445b      	add	r3, fp
    5a64:	4594      	cmp	ip, r2
    5a66:	d903      	bls.n	5a70 <__aeabi_dmul+0x2f4>
    5a68:	2080      	movs	r0, #128	; 0x80
    5a6a:	0240      	lsls	r0, r0, #9
    5a6c:	4684      	mov	ip, r0
    5a6e:	4465      	add	r5, ip
    5a70:	9803      	ldr	r0, [sp, #12]
    5a72:	043f      	lsls	r7, r7, #16
    5a74:	4683      	mov	fp, r0
    5a76:	9804      	ldr	r0, [sp, #16]
    5a78:	0c3f      	lsrs	r7, r7, #16
    5a7a:	4684      	mov	ip, r0
    5a7c:	44e3      	add	fp, ip
    5a7e:	45c3      	cmp	fp, r8
    5a80:	4180      	sbcs	r0, r0
    5a82:	4240      	negs	r0, r0
    5a84:	4682      	mov	sl, r0
    5a86:	0410      	lsls	r0, r2, #16
    5a88:	4684      	mov	ip, r0
    5a8a:	9801      	ldr	r0, [sp, #4]
    5a8c:	4467      	add	r7, ip
    5a8e:	4684      	mov	ip, r0
    5a90:	4467      	add	r7, ip
    5a92:	44a3      	add	fp, r4
    5a94:	46bc      	mov	ip, r7
    5a96:	45a3      	cmp	fp, r4
    5a98:	41a4      	sbcs	r4, r4
    5a9a:	4699      	mov	r9, r3
    5a9c:	44d4      	add	ip, sl
    5a9e:	4264      	negs	r4, r4
    5aa0:	4287      	cmp	r7, r0
    5aa2:	41bf      	sbcs	r7, r7
    5aa4:	45d4      	cmp	ip, sl
    5aa6:	4180      	sbcs	r0, r0
    5aa8:	44e1      	add	r9, ip
    5aaa:	46a0      	mov	r8, r4
    5aac:	4599      	cmp	r9, r3
    5aae:	419b      	sbcs	r3, r3
    5ab0:	427f      	negs	r7, r7
    5ab2:	4240      	negs	r0, r0
    5ab4:	44c8      	add	r8, r9
    5ab6:	4307      	orrs	r7, r0
    5ab8:	0c12      	lsrs	r2, r2, #16
    5aba:	18ba      	adds	r2, r7, r2
    5abc:	45a0      	cmp	r8, r4
    5abe:	41a4      	sbcs	r4, r4
    5ac0:	425f      	negs	r7, r3
    5ac2:	003b      	movs	r3, r7
    5ac4:	4264      	negs	r4, r4
    5ac6:	4323      	orrs	r3, r4
    5ac8:	18d7      	adds	r7, r2, r3
    5aca:	4643      	mov	r3, r8
    5acc:	197d      	adds	r5, r7, r5
    5ace:	0ddb      	lsrs	r3, r3, #23
    5ad0:	026d      	lsls	r5, r5, #9
    5ad2:	431d      	orrs	r5, r3
    5ad4:	465b      	mov	r3, fp
    5ad6:	025a      	lsls	r2, r3, #9
    5ad8:	9b05      	ldr	r3, [sp, #20]
    5ada:	431a      	orrs	r2, r3
    5adc:	1e53      	subs	r3, r2, #1
    5ade:	419a      	sbcs	r2, r3
    5ae0:	465b      	mov	r3, fp
    5ae2:	0ddb      	lsrs	r3, r3, #23
    5ae4:	431a      	orrs	r2, r3
    5ae6:	4643      	mov	r3, r8
    5ae8:	025b      	lsls	r3, r3, #9
    5aea:	4313      	orrs	r3, r2
    5aec:	01ea      	lsls	r2, r5, #7
    5aee:	d507      	bpl.n	5b00 <__aeabi_dmul+0x384>
    5af0:	2201      	movs	r2, #1
    5af2:	085c      	lsrs	r4, r3, #1
    5af4:	4013      	ands	r3, r2
    5af6:	4323      	orrs	r3, r4
    5af8:	07ea      	lsls	r2, r5, #31
    5afa:	9e02      	ldr	r6, [sp, #8]
    5afc:	4313      	orrs	r3, r2
    5afe:	086d      	lsrs	r5, r5, #1
    5b00:	4a57      	ldr	r2, [pc, #348]	; (5c60 <__aeabi_dmul+0x4e4>)
    5b02:	18b2      	adds	r2, r6, r2
    5b04:	2a00      	cmp	r2, #0
    5b06:	dd4b      	ble.n	5ba0 <__aeabi_dmul+0x424>
    5b08:	0758      	lsls	r0, r3, #29
    5b0a:	d009      	beq.n	5b20 <__aeabi_dmul+0x3a4>
    5b0c:	200f      	movs	r0, #15
    5b0e:	4018      	ands	r0, r3
    5b10:	2804      	cmp	r0, #4
    5b12:	d005      	beq.n	5b20 <__aeabi_dmul+0x3a4>
    5b14:	1d18      	adds	r0, r3, #4
    5b16:	4298      	cmp	r0, r3
    5b18:	419b      	sbcs	r3, r3
    5b1a:	425b      	negs	r3, r3
    5b1c:	18ed      	adds	r5, r5, r3
    5b1e:	0003      	movs	r3, r0
    5b20:	01e8      	lsls	r0, r5, #7
    5b22:	d504      	bpl.n	5b2e <__aeabi_dmul+0x3b2>
    5b24:	4a4f      	ldr	r2, [pc, #316]	; (5c64 <__aeabi_dmul+0x4e8>)
    5b26:	4015      	ands	r5, r2
    5b28:	2280      	movs	r2, #128	; 0x80
    5b2a:	00d2      	lsls	r2, r2, #3
    5b2c:	18b2      	adds	r2, r6, r2
    5b2e:	484e      	ldr	r0, [pc, #312]	; (5c68 <__aeabi_dmul+0x4ec>)
    5b30:	4282      	cmp	r2, r0
    5b32:	dd00      	ble.n	5b36 <__aeabi_dmul+0x3ba>
    5b34:	e6e7      	b.n	5906 <__aeabi_dmul+0x18a>
    5b36:	2401      	movs	r4, #1
    5b38:	08db      	lsrs	r3, r3, #3
    5b3a:	0768      	lsls	r0, r5, #29
    5b3c:	4318      	orrs	r0, r3
    5b3e:	026d      	lsls	r5, r5, #9
    5b40:	0553      	lsls	r3, r2, #21
    5b42:	4680      	mov	r8, r0
    5b44:	0b2d      	lsrs	r5, r5, #12
    5b46:	0d5b      	lsrs	r3, r3, #21
    5b48:	400c      	ands	r4, r1
    5b4a:	e67d      	b.n	5848 <__aeabi_dmul+0xcc>
    5b4c:	2280      	movs	r2, #128	; 0x80
    5b4e:	4659      	mov	r1, fp
    5b50:	0312      	lsls	r2, r2, #12
    5b52:	4211      	tst	r1, r2
    5b54:	d008      	beq.n	5b68 <__aeabi_dmul+0x3ec>
    5b56:	4215      	tst	r5, r2
    5b58:	d106      	bne.n	5b68 <__aeabi_dmul+0x3ec>
    5b5a:	4315      	orrs	r5, r2
    5b5c:	032d      	lsls	r5, r5, #12
    5b5e:	4698      	mov	r8, r3
    5b60:	0b2d      	lsrs	r5, r5, #12
    5b62:	464c      	mov	r4, r9
    5b64:	4b41      	ldr	r3, [pc, #260]	; (5c6c <__aeabi_dmul+0x4f0>)
    5b66:	e66f      	b.n	5848 <__aeabi_dmul+0xcc>
    5b68:	465d      	mov	r5, fp
    5b6a:	4315      	orrs	r5, r2
    5b6c:	032d      	lsls	r5, r5, #12
    5b6e:	0b2d      	lsrs	r5, r5, #12
    5b70:	4b3e      	ldr	r3, [pc, #248]	; (5c6c <__aeabi_dmul+0x4f0>)
    5b72:	e669      	b.n	5848 <__aeabi_dmul+0xcc>
    5b74:	0003      	movs	r3, r0
    5b76:	4655      	mov	r5, sl
    5b78:	3b28      	subs	r3, #40	; 0x28
    5b7a:	409d      	lsls	r5, r3
    5b7c:	2300      	movs	r3, #0
    5b7e:	e6bc      	b.n	58fa <__aeabi_dmul+0x17e>
    5b80:	4650      	mov	r0, sl
    5b82:	f000 fd79 	bl	6678 <__clzsi2>
    5b86:	3020      	adds	r0, #32
    5b88:	e6a8      	b.n	58dc <__aeabi_dmul+0x160>
    5b8a:	0003      	movs	r3, r0
    5b8c:	3b28      	subs	r3, #40	; 0x28
    5b8e:	409f      	lsls	r7, r3
    5b90:	2300      	movs	r3, #0
    5b92:	46bb      	mov	fp, r7
    5b94:	4698      	mov	r8, r3
    5b96:	e689      	b.n	58ac <__aeabi_dmul+0x130>
    5b98:	f000 fd6e 	bl	6678 <__clzsi2>
    5b9c:	3020      	adds	r0, #32
    5b9e:	e673      	b.n	5888 <__aeabi_dmul+0x10c>
    5ba0:	2401      	movs	r4, #1
    5ba2:	1aa6      	subs	r6, r4, r2
    5ba4:	2e38      	cmp	r6, #56	; 0x38
    5ba6:	dd07      	ble.n	5bb8 <__aeabi_dmul+0x43c>
    5ba8:	2200      	movs	r2, #0
    5baa:	400c      	ands	r4, r1
    5bac:	2300      	movs	r3, #0
    5bae:	2500      	movs	r5, #0
    5bb0:	4690      	mov	r8, r2
    5bb2:	e649      	b.n	5848 <__aeabi_dmul+0xcc>
    5bb4:	9e02      	ldr	r6, [sp, #8]
    5bb6:	e7a3      	b.n	5b00 <__aeabi_dmul+0x384>
    5bb8:	2e1f      	cmp	r6, #31
    5bba:	dc20      	bgt.n	5bfe <__aeabi_dmul+0x482>
    5bbc:	2220      	movs	r2, #32
    5bbe:	002c      	movs	r4, r5
    5bc0:	0018      	movs	r0, r3
    5bc2:	1b92      	subs	r2, r2, r6
    5bc4:	40f0      	lsrs	r0, r6
    5bc6:	4094      	lsls	r4, r2
    5bc8:	4093      	lsls	r3, r2
    5bca:	4304      	orrs	r4, r0
    5bcc:	1e58      	subs	r0, r3, #1
    5bce:	4183      	sbcs	r3, r0
    5bd0:	431c      	orrs	r4, r3
    5bd2:	40f5      	lsrs	r5, r6
    5bd4:	0763      	lsls	r3, r4, #29
    5bd6:	d009      	beq.n	5bec <__aeabi_dmul+0x470>
    5bd8:	230f      	movs	r3, #15
    5bda:	4023      	ands	r3, r4
    5bdc:	2b04      	cmp	r3, #4
    5bde:	d005      	beq.n	5bec <__aeabi_dmul+0x470>
    5be0:	0023      	movs	r3, r4
    5be2:	1d1c      	adds	r4, r3, #4
    5be4:	429c      	cmp	r4, r3
    5be6:	4192      	sbcs	r2, r2
    5be8:	4252      	negs	r2, r2
    5bea:	18ad      	adds	r5, r5, r2
    5bec:	022b      	lsls	r3, r5, #8
    5bee:	d51f      	bpl.n	5c30 <__aeabi_dmul+0x4b4>
    5bf0:	2401      	movs	r4, #1
    5bf2:	2200      	movs	r2, #0
    5bf4:	400c      	ands	r4, r1
    5bf6:	2301      	movs	r3, #1
    5bf8:	2500      	movs	r5, #0
    5bfa:	4690      	mov	r8, r2
    5bfc:	e624      	b.n	5848 <__aeabi_dmul+0xcc>
    5bfe:	201f      	movs	r0, #31
    5c00:	002c      	movs	r4, r5
    5c02:	4240      	negs	r0, r0
    5c04:	1a82      	subs	r2, r0, r2
    5c06:	40d4      	lsrs	r4, r2
    5c08:	2e20      	cmp	r6, #32
    5c0a:	d01c      	beq.n	5c46 <__aeabi_dmul+0x4ca>
    5c0c:	2240      	movs	r2, #64	; 0x40
    5c0e:	1b96      	subs	r6, r2, r6
    5c10:	40b5      	lsls	r5, r6
    5c12:	432b      	orrs	r3, r5
    5c14:	1e58      	subs	r0, r3, #1
    5c16:	4183      	sbcs	r3, r0
    5c18:	2007      	movs	r0, #7
    5c1a:	4323      	orrs	r3, r4
    5c1c:	4018      	ands	r0, r3
    5c1e:	2500      	movs	r5, #0
    5c20:	2800      	cmp	r0, #0
    5c22:	d009      	beq.n	5c38 <__aeabi_dmul+0x4bc>
    5c24:	220f      	movs	r2, #15
    5c26:	2500      	movs	r5, #0
    5c28:	401a      	ands	r2, r3
    5c2a:	001c      	movs	r4, r3
    5c2c:	2a04      	cmp	r2, #4
    5c2e:	d1d8      	bne.n	5be2 <__aeabi_dmul+0x466>
    5c30:	0023      	movs	r3, r4
    5c32:	0768      	lsls	r0, r5, #29
    5c34:	026d      	lsls	r5, r5, #9
    5c36:	0b2d      	lsrs	r5, r5, #12
    5c38:	2401      	movs	r4, #1
    5c3a:	08db      	lsrs	r3, r3, #3
    5c3c:	4303      	orrs	r3, r0
    5c3e:	4698      	mov	r8, r3
    5c40:	400c      	ands	r4, r1
    5c42:	2300      	movs	r3, #0
    5c44:	e600      	b.n	5848 <__aeabi_dmul+0xcc>
    5c46:	2500      	movs	r5, #0
    5c48:	e7e3      	b.n	5c12 <__aeabi_dmul+0x496>
    5c4a:	2280      	movs	r2, #128	; 0x80
    5c4c:	2401      	movs	r4, #1
    5c4e:	0312      	lsls	r2, r2, #12
    5c50:	4315      	orrs	r5, r2
    5c52:	032d      	lsls	r5, r5, #12
    5c54:	4698      	mov	r8, r3
    5c56:	0b2d      	lsrs	r5, r5, #12
    5c58:	400c      	ands	r4, r1
    5c5a:	4b04      	ldr	r3, [pc, #16]	; (5c6c <__aeabi_dmul+0x4f0>)
    5c5c:	e5f4      	b.n	5848 <__aeabi_dmul+0xcc>
    5c5e:	46c0      	nop			; (mov r8, r8)
    5c60:	000003ff 	.word	0x000003ff
    5c64:	feffffff 	.word	0xfeffffff
    5c68:	000007fe 	.word	0x000007fe
    5c6c:	000007ff 	.word	0x000007ff

00005c70 <__aeabi_dsub>:
    5c70:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c72:	4657      	mov	r7, sl
    5c74:	464e      	mov	r6, r9
    5c76:	4645      	mov	r5, r8
    5c78:	b4e0      	push	{r5, r6, r7}
    5c7a:	000e      	movs	r6, r1
    5c7c:	0011      	movs	r1, r2
    5c7e:	0ff2      	lsrs	r2, r6, #31
    5c80:	4692      	mov	sl, r2
    5c82:	00c5      	lsls	r5, r0, #3
    5c84:	0f42      	lsrs	r2, r0, #29
    5c86:	0318      	lsls	r0, r3, #12
    5c88:	0337      	lsls	r7, r6, #12
    5c8a:	0074      	lsls	r4, r6, #1
    5c8c:	0a40      	lsrs	r0, r0, #9
    5c8e:	0f4e      	lsrs	r6, r1, #29
    5c90:	0a7f      	lsrs	r7, r7, #9
    5c92:	4330      	orrs	r0, r6
    5c94:	4ecf      	ldr	r6, [pc, #828]	; (5fd4 <__aeabi_dsub+0x364>)
    5c96:	4317      	orrs	r7, r2
    5c98:	005a      	lsls	r2, r3, #1
    5c9a:	0d64      	lsrs	r4, r4, #21
    5c9c:	0d52      	lsrs	r2, r2, #21
    5c9e:	0fdb      	lsrs	r3, r3, #31
    5ca0:	00c9      	lsls	r1, r1, #3
    5ca2:	42b2      	cmp	r2, r6
    5ca4:	d100      	bne.n	5ca8 <__aeabi_dsub+0x38>
    5ca6:	e0e5      	b.n	5e74 <__aeabi_dsub+0x204>
    5ca8:	2601      	movs	r6, #1
    5caa:	4073      	eors	r3, r6
    5cac:	1aa6      	subs	r6, r4, r2
    5cae:	46b4      	mov	ip, r6
    5cb0:	4553      	cmp	r3, sl
    5cb2:	d100      	bne.n	5cb6 <__aeabi_dsub+0x46>
    5cb4:	e0af      	b.n	5e16 <__aeabi_dsub+0x1a6>
    5cb6:	2e00      	cmp	r6, #0
    5cb8:	dc00      	bgt.n	5cbc <__aeabi_dsub+0x4c>
    5cba:	e10d      	b.n	5ed8 <__aeabi_dsub+0x268>
    5cbc:	2a00      	cmp	r2, #0
    5cbe:	d13a      	bne.n	5d36 <__aeabi_dsub+0xc6>
    5cc0:	0003      	movs	r3, r0
    5cc2:	430b      	orrs	r3, r1
    5cc4:	d000      	beq.n	5cc8 <__aeabi_dsub+0x58>
    5cc6:	e0e4      	b.n	5e92 <__aeabi_dsub+0x222>
    5cc8:	076b      	lsls	r3, r5, #29
    5cca:	d009      	beq.n	5ce0 <__aeabi_dsub+0x70>
    5ccc:	230f      	movs	r3, #15
    5cce:	402b      	ands	r3, r5
    5cd0:	2b04      	cmp	r3, #4
    5cd2:	d005      	beq.n	5ce0 <__aeabi_dsub+0x70>
    5cd4:	1d2b      	adds	r3, r5, #4
    5cd6:	42ab      	cmp	r3, r5
    5cd8:	41ad      	sbcs	r5, r5
    5cda:	426d      	negs	r5, r5
    5cdc:	197f      	adds	r7, r7, r5
    5cde:	001d      	movs	r5, r3
    5ce0:	023b      	lsls	r3, r7, #8
    5ce2:	d400      	bmi.n	5ce6 <__aeabi_dsub+0x76>
    5ce4:	e088      	b.n	5df8 <__aeabi_dsub+0x188>
    5ce6:	4bbb      	ldr	r3, [pc, #748]	; (5fd4 <__aeabi_dsub+0x364>)
    5ce8:	3401      	adds	r4, #1
    5cea:	429c      	cmp	r4, r3
    5cec:	d100      	bne.n	5cf0 <__aeabi_dsub+0x80>
    5cee:	e110      	b.n	5f12 <__aeabi_dsub+0x2a2>
    5cf0:	003a      	movs	r2, r7
    5cf2:	4bb9      	ldr	r3, [pc, #740]	; (5fd8 <__aeabi_dsub+0x368>)
    5cf4:	4651      	mov	r1, sl
    5cf6:	401a      	ands	r2, r3
    5cf8:	2301      	movs	r3, #1
    5cfa:	0750      	lsls	r0, r2, #29
    5cfc:	08ed      	lsrs	r5, r5, #3
    5cfe:	0252      	lsls	r2, r2, #9
    5d00:	0564      	lsls	r4, r4, #21
    5d02:	4305      	orrs	r5, r0
    5d04:	0b12      	lsrs	r2, r2, #12
    5d06:	0d64      	lsrs	r4, r4, #21
    5d08:	400b      	ands	r3, r1
    5d0a:	2100      	movs	r1, #0
    5d0c:	0028      	movs	r0, r5
    5d0e:	0312      	lsls	r2, r2, #12
    5d10:	0d0d      	lsrs	r5, r1, #20
    5d12:	0b12      	lsrs	r2, r2, #12
    5d14:	0564      	lsls	r4, r4, #21
    5d16:	052d      	lsls	r5, r5, #20
    5d18:	4315      	orrs	r5, r2
    5d1a:	0862      	lsrs	r2, r4, #1
    5d1c:	4caf      	ldr	r4, [pc, #700]	; (5fdc <__aeabi_dsub+0x36c>)
    5d1e:	07db      	lsls	r3, r3, #31
    5d20:	402c      	ands	r4, r5
    5d22:	4314      	orrs	r4, r2
    5d24:	0064      	lsls	r4, r4, #1
    5d26:	0864      	lsrs	r4, r4, #1
    5d28:	431c      	orrs	r4, r3
    5d2a:	0021      	movs	r1, r4
    5d2c:	bc1c      	pop	{r2, r3, r4}
    5d2e:	4690      	mov	r8, r2
    5d30:	4699      	mov	r9, r3
    5d32:	46a2      	mov	sl, r4
    5d34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5d36:	4ba7      	ldr	r3, [pc, #668]	; (5fd4 <__aeabi_dsub+0x364>)
    5d38:	429c      	cmp	r4, r3
    5d3a:	d0c5      	beq.n	5cc8 <__aeabi_dsub+0x58>
    5d3c:	2380      	movs	r3, #128	; 0x80
    5d3e:	041b      	lsls	r3, r3, #16
    5d40:	4318      	orrs	r0, r3
    5d42:	4663      	mov	r3, ip
    5d44:	2b38      	cmp	r3, #56	; 0x38
    5d46:	dd00      	ble.n	5d4a <__aeabi_dsub+0xda>
    5d48:	e0fd      	b.n	5f46 <__aeabi_dsub+0x2d6>
    5d4a:	2b1f      	cmp	r3, #31
    5d4c:	dd00      	ble.n	5d50 <__aeabi_dsub+0xe0>
    5d4e:	e130      	b.n	5fb2 <__aeabi_dsub+0x342>
    5d50:	4662      	mov	r2, ip
    5d52:	2320      	movs	r3, #32
    5d54:	1a9b      	subs	r3, r3, r2
    5d56:	0002      	movs	r2, r0
    5d58:	409a      	lsls	r2, r3
    5d5a:	4666      	mov	r6, ip
    5d5c:	4690      	mov	r8, r2
    5d5e:	000a      	movs	r2, r1
    5d60:	4099      	lsls	r1, r3
    5d62:	40f2      	lsrs	r2, r6
    5d64:	4646      	mov	r6, r8
    5d66:	1e4b      	subs	r3, r1, #1
    5d68:	4199      	sbcs	r1, r3
    5d6a:	4332      	orrs	r2, r6
    5d6c:	4311      	orrs	r1, r2
    5d6e:	4663      	mov	r3, ip
    5d70:	0002      	movs	r2, r0
    5d72:	40da      	lsrs	r2, r3
    5d74:	1a69      	subs	r1, r5, r1
    5d76:	428d      	cmp	r5, r1
    5d78:	419b      	sbcs	r3, r3
    5d7a:	000d      	movs	r5, r1
    5d7c:	1aba      	subs	r2, r7, r2
    5d7e:	425b      	negs	r3, r3
    5d80:	1ad7      	subs	r7, r2, r3
    5d82:	023b      	lsls	r3, r7, #8
    5d84:	d535      	bpl.n	5df2 <__aeabi_dsub+0x182>
    5d86:	027a      	lsls	r2, r7, #9
    5d88:	0a53      	lsrs	r3, r2, #9
    5d8a:	4698      	mov	r8, r3
    5d8c:	4643      	mov	r3, r8
    5d8e:	2b00      	cmp	r3, #0
    5d90:	d100      	bne.n	5d94 <__aeabi_dsub+0x124>
    5d92:	e0c4      	b.n	5f1e <__aeabi_dsub+0x2ae>
    5d94:	4640      	mov	r0, r8
    5d96:	f000 fc6f 	bl	6678 <__clzsi2>
    5d9a:	0003      	movs	r3, r0
    5d9c:	3b08      	subs	r3, #8
    5d9e:	2b1f      	cmp	r3, #31
    5da0:	dd00      	ble.n	5da4 <__aeabi_dsub+0x134>
    5da2:	e0c5      	b.n	5f30 <__aeabi_dsub+0x2c0>
    5da4:	2220      	movs	r2, #32
    5da6:	0029      	movs	r1, r5
    5da8:	1ad2      	subs	r2, r2, r3
    5daa:	4647      	mov	r7, r8
    5dac:	40d1      	lsrs	r1, r2
    5dae:	409f      	lsls	r7, r3
    5db0:	000a      	movs	r2, r1
    5db2:	409d      	lsls	r5, r3
    5db4:	433a      	orrs	r2, r7
    5db6:	429c      	cmp	r4, r3
    5db8:	dd00      	ble.n	5dbc <__aeabi_dsub+0x14c>
    5dba:	e0c0      	b.n	5f3e <__aeabi_dsub+0x2ce>
    5dbc:	1b1c      	subs	r4, r3, r4
    5dbe:	1c63      	adds	r3, r4, #1
    5dc0:	2b1f      	cmp	r3, #31
    5dc2:	dd00      	ble.n	5dc6 <__aeabi_dsub+0x156>
    5dc4:	e0e4      	b.n	5f90 <__aeabi_dsub+0x320>
    5dc6:	2120      	movs	r1, #32
    5dc8:	0014      	movs	r4, r2
    5dca:	0028      	movs	r0, r5
    5dcc:	1ac9      	subs	r1, r1, r3
    5dce:	40d8      	lsrs	r0, r3
    5dd0:	408c      	lsls	r4, r1
    5dd2:	408d      	lsls	r5, r1
    5dd4:	4304      	orrs	r4, r0
    5dd6:	40da      	lsrs	r2, r3
    5dd8:	1e68      	subs	r0, r5, #1
    5dda:	4185      	sbcs	r5, r0
    5ddc:	0017      	movs	r7, r2
    5dde:	4325      	orrs	r5, r4
    5de0:	2400      	movs	r4, #0
    5de2:	e771      	b.n	5cc8 <__aeabi_dsub+0x58>
    5de4:	4642      	mov	r2, r8
    5de6:	4663      	mov	r3, ip
    5de8:	431a      	orrs	r2, r3
    5dea:	d100      	bne.n	5dee <__aeabi_dsub+0x17e>
    5dec:	e24c      	b.n	6288 <__aeabi_dsub+0x618>
    5dee:	4667      	mov	r7, ip
    5df0:	4645      	mov	r5, r8
    5df2:	076b      	lsls	r3, r5, #29
    5df4:	d000      	beq.n	5df8 <__aeabi_dsub+0x188>
    5df6:	e769      	b.n	5ccc <__aeabi_dsub+0x5c>
    5df8:	2301      	movs	r3, #1
    5dfa:	4651      	mov	r1, sl
    5dfc:	0778      	lsls	r0, r7, #29
    5dfe:	08ed      	lsrs	r5, r5, #3
    5e00:	08fa      	lsrs	r2, r7, #3
    5e02:	400b      	ands	r3, r1
    5e04:	4305      	orrs	r5, r0
    5e06:	4973      	ldr	r1, [pc, #460]	; (5fd4 <__aeabi_dsub+0x364>)
    5e08:	428c      	cmp	r4, r1
    5e0a:	d038      	beq.n	5e7e <__aeabi_dsub+0x20e>
    5e0c:	0312      	lsls	r2, r2, #12
    5e0e:	0564      	lsls	r4, r4, #21
    5e10:	0b12      	lsrs	r2, r2, #12
    5e12:	0d64      	lsrs	r4, r4, #21
    5e14:	e779      	b.n	5d0a <__aeabi_dsub+0x9a>
    5e16:	2e00      	cmp	r6, #0
    5e18:	dc00      	bgt.n	5e1c <__aeabi_dsub+0x1ac>
    5e1a:	e09a      	b.n	5f52 <__aeabi_dsub+0x2e2>
    5e1c:	2a00      	cmp	r2, #0
    5e1e:	d047      	beq.n	5eb0 <__aeabi_dsub+0x240>
    5e20:	4a6c      	ldr	r2, [pc, #432]	; (5fd4 <__aeabi_dsub+0x364>)
    5e22:	4294      	cmp	r4, r2
    5e24:	d100      	bne.n	5e28 <__aeabi_dsub+0x1b8>
    5e26:	e74f      	b.n	5cc8 <__aeabi_dsub+0x58>
    5e28:	2280      	movs	r2, #128	; 0x80
    5e2a:	0412      	lsls	r2, r2, #16
    5e2c:	4310      	orrs	r0, r2
    5e2e:	4662      	mov	r2, ip
    5e30:	2a38      	cmp	r2, #56	; 0x38
    5e32:	dc00      	bgt.n	5e36 <__aeabi_dsub+0x1c6>
    5e34:	e108      	b.n	6048 <__aeabi_dsub+0x3d8>
    5e36:	4301      	orrs	r1, r0
    5e38:	1e48      	subs	r0, r1, #1
    5e3a:	4181      	sbcs	r1, r0
    5e3c:	2200      	movs	r2, #0
    5e3e:	b2c9      	uxtb	r1, r1
    5e40:	1949      	adds	r1, r1, r5
    5e42:	19d2      	adds	r2, r2, r7
    5e44:	42a9      	cmp	r1, r5
    5e46:	41bf      	sbcs	r7, r7
    5e48:	000d      	movs	r5, r1
    5e4a:	427f      	negs	r7, r7
    5e4c:	18bf      	adds	r7, r7, r2
    5e4e:	023a      	lsls	r2, r7, #8
    5e50:	d400      	bmi.n	5e54 <__aeabi_dsub+0x1e4>
    5e52:	e142      	b.n	60da <__aeabi_dsub+0x46a>
    5e54:	4a5f      	ldr	r2, [pc, #380]	; (5fd4 <__aeabi_dsub+0x364>)
    5e56:	3401      	adds	r4, #1
    5e58:	4294      	cmp	r4, r2
    5e5a:	d100      	bne.n	5e5e <__aeabi_dsub+0x1ee>
    5e5c:	e14e      	b.n	60fc <__aeabi_dsub+0x48c>
    5e5e:	2001      	movs	r0, #1
    5e60:	4a5d      	ldr	r2, [pc, #372]	; (5fd8 <__aeabi_dsub+0x368>)
    5e62:	0869      	lsrs	r1, r5, #1
    5e64:	403a      	ands	r2, r7
    5e66:	4028      	ands	r0, r5
    5e68:	4308      	orrs	r0, r1
    5e6a:	07d5      	lsls	r5, r2, #31
    5e6c:	4305      	orrs	r5, r0
    5e6e:	0857      	lsrs	r7, r2, #1
    5e70:	469a      	mov	sl, r3
    5e72:	e729      	b.n	5cc8 <__aeabi_dsub+0x58>
    5e74:	0006      	movs	r6, r0
    5e76:	430e      	orrs	r6, r1
    5e78:	d000      	beq.n	5e7c <__aeabi_dsub+0x20c>
    5e7a:	e717      	b.n	5cac <__aeabi_dsub+0x3c>
    5e7c:	e714      	b.n	5ca8 <__aeabi_dsub+0x38>
    5e7e:	0029      	movs	r1, r5
    5e80:	4311      	orrs	r1, r2
    5e82:	d100      	bne.n	5e86 <__aeabi_dsub+0x216>
    5e84:	e1f9      	b.n	627a <__aeabi_dsub+0x60a>
    5e86:	2180      	movs	r1, #128	; 0x80
    5e88:	0309      	lsls	r1, r1, #12
    5e8a:	430a      	orrs	r2, r1
    5e8c:	0312      	lsls	r2, r2, #12
    5e8e:	0b12      	lsrs	r2, r2, #12
    5e90:	e73b      	b.n	5d0a <__aeabi_dsub+0x9a>
    5e92:	2301      	movs	r3, #1
    5e94:	425b      	negs	r3, r3
    5e96:	4698      	mov	r8, r3
    5e98:	44c4      	add	ip, r8
    5e9a:	4663      	mov	r3, ip
    5e9c:	2b00      	cmp	r3, #0
    5e9e:	d172      	bne.n	5f86 <__aeabi_dsub+0x316>
    5ea0:	1a69      	subs	r1, r5, r1
    5ea2:	428d      	cmp	r5, r1
    5ea4:	419b      	sbcs	r3, r3
    5ea6:	1a3f      	subs	r7, r7, r0
    5ea8:	425b      	negs	r3, r3
    5eaa:	1aff      	subs	r7, r7, r3
    5eac:	000d      	movs	r5, r1
    5eae:	e768      	b.n	5d82 <__aeabi_dsub+0x112>
    5eb0:	0002      	movs	r2, r0
    5eb2:	430a      	orrs	r2, r1
    5eb4:	d100      	bne.n	5eb8 <__aeabi_dsub+0x248>
    5eb6:	e707      	b.n	5cc8 <__aeabi_dsub+0x58>
    5eb8:	2201      	movs	r2, #1
    5eba:	4252      	negs	r2, r2
    5ebc:	4690      	mov	r8, r2
    5ebe:	44c4      	add	ip, r8
    5ec0:	4662      	mov	r2, ip
    5ec2:	2a00      	cmp	r2, #0
    5ec4:	d000      	beq.n	5ec8 <__aeabi_dsub+0x258>
    5ec6:	e0e6      	b.n	6096 <__aeabi_dsub+0x426>
    5ec8:	1869      	adds	r1, r5, r1
    5eca:	42a9      	cmp	r1, r5
    5ecc:	41b6      	sbcs	r6, r6
    5ece:	183f      	adds	r7, r7, r0
    5ed0:	4276      	negs	r6, r6
    5ed2:	19f7      	adds	r7, r6, r7
    5ed4:	000d      	movs	r5, r1
    5ed6:	e7ba      	b.n	5e4e <__aeabi_dsub+0x1de>
    5ed8:	2e00      	cmp	r6, #0
    5eda:	d000      	beq.n	5ede <__aeabi_dsub+0x26e>
    5edc:	e080      	b.n	5fe0 <__aeabi_dsub+0x370>
    5ede:	1c62      	adds	r2, r4, #1
    5ee0:	0552      	lsls	r2, r2, #21
    5ee2:	0d52      	lsrs	r2, r2, #21
    5ee4:	2a01      	cmp	r2, #1
    5ee6:	dc00      	bgt.n	5eea <__aeabi_dsub+0x27a>
    5ee8:	e0f9      	b.n	60de <__aeabi_dsub+0x46e>
    5eea:	1a6a      	subs	r2, r5, r1
    5eec:	4691      	mov	r9, r2
    5eee:	454d      	cmp	r5, r9
    5ef0:	41b6      	sbcs	r6, r6
    5ef2:	1a3a      	subs	r2, r7, r0
    5ef4:	4276      	negs	r6, r6
    5ef6:	1b92      	subs	r2, r2, r6
    5ef8:	4690      	mov	r8, r2
    5efa:	0212      	lsls	r2, r2, #8
    5efc:	d400      	bmi.n	5f00 <__aeabi_dsub+0x290>
    5efe:	e099      	b.n	6034 <__aeabi_dsub+0x3c4>
    5f00:	1b4d      	subs	r5, r1, r5
    5f02:	42a9      	cmp	r1, r5
    5f04:	4189      	sbcs	r1, r1
    5f06:	1bc7      	subs	r7, r0, r7
    5f08:	4249      	negs	r1, r1
    5f0a:	1a7a      	subs	r2, r7, r1
    5f0c:	4690      	mov	r8, r2
    5f0e:	469a      	mov	sl, r3
    5f10:	e73c      	b.n	5d8c <__aeabi_dsub+0x11c>
    5f12:	4652      	mov	r2, sl
    5f14:	2301      	movs	r3, #1
    5f16:	2500      	movs	r5, #0
    5f18:	4013      	ands	r3, r2
    5f1a:	2200      	movs	r2, #0
    5f1c:	e6f5      	b.n	5d0a <__aeabi_dsub+0x9a>
    5f1e:	0028      	movs	r0, r5
    5f20:	f000 fbaa 	bl	6678 <__clzsi2>
    5f24:	3020      	adds	r0, #32
    5f26:	0003      	movs	r3, r0
    5f28:	3b08      	subs	r3, #8
    5f2a:	2b1f      	cmp	r3, #31
    5f2c:	dc00      	bgt.n	5f30 <__aeabi_dsub+0x2c0>
    5f2e:	e739      	b.n	5da4 <__aeabi_dsub+0x134>
    5f30:	002a      	movs	r2, r5
    5f32:	3828      	subs	r0, #40	; 0x28
    5f34:	4082      	lsls	r2, r0
    5f36:	2500      	movs	r5, #0
    5f38:	429c      	cmp	r4, r3
    5f3a:	dc00      	bgt.n	5f3e <__aeabi_dsub+0x2ce>
    5f3c:	e73e      	b.n	5dbc <__aeabi_dsub+0x14c>
    5f3e:	4f26      	ldr	r7, [pc, #152]	; (5fd8 <__aeabi_dsub+0x368>)
    5f40:	1ae4      	subs	r4, r4, r3
    5f42:	4017      	ands	r7, r2
    5f44:	e6c0      	b.n	5cc8 <__aeabi_dsub+0x58>
    5f46:	4301      	orrs	r1, r0
    5f48:	1e48      	subs	r0, r1, #1
    5f4a:	4181      	sbcs	r1, r0
    5f4c:	2200      	movs	r2, #0
    5f4e:	b2c9      	uxtb	r1, r1
    5f50:	e710      	b.n	5d74 <__aeabi_dsub+0x104>
    5f52:	2e00      	cmp	r6, #0
    5f54:	d000      	beq.n	5f58 <__aeabi_dsub+0x2e8>
    5f56:	e0f1      	b.n	613c <__aeabi_dsub+0x4cc>
    5f58:	1c62      	adds	r2, r4, #1
    5f5a:	4694      	mov	ip, r2
    5f5c:	0552      	lsls	r2, r2, #21
    5f5e:	0d52      	lsrs	r2, r2, #21
    5f60:	2a01      	cmp	r2, #1
    5f62:	dc00      	bgt.n	5f66 <__aeabi_dsub+0x2f6>
    5f64:	e0a0      	b.n	60a8 <__aeabi_dsub+0x438>
    5f66:	4a1b      	ldr	r2, [pc, #108]	; (5fd4 <__aeabi_dsub+0x364>)
    5f68:	4594      	cmp	ip, r2
    5f6a:	d100      	bne.n	5f6e <__aeabi_dsub+0x2fe>
    5f6c:	e0c5      	b.n	60fa <__aeabi_dsub+0x48a>
    5f6e:	1869      	adds	r1, r5, r1
    5f70:	42a9      	cmp	r1, r5
    5f72:	4192      	sbcs	r2, r2
    5f74:	183f      	adds	r7, r7, r0
    5f76:	4252      	negs	r2, r2
    5f78:	19d2      	adds	r2, r2, r7
    5f7a:	0849      	lsrs	r1, r1, #1
    5f7c:	07d5      	lsls	r5, r2, #31
    5f7e:	430d      	orrs	r5, r1
    5f80:	0857      	lsrs	r7, r2, #1
    5f82:	4664      	mov	r4, ip
    5f84:	e6a0      	b.n	5cc8 <__aeabi_dsub+0x58>
    5f86:	4b13      	ldr	r3, [pc, #76]	; (5fd4 <__aeabi_dsub+0x364>)
    5f88:	429c      	cmp	r4, r3
    5f8a:	d000      	beq.n	5f8e <__aeabi_dsub+0x31e>
    5f8c:	e6d9      	b.n	5d42 <__aeabi_dsub+0xd2>
    5f8e:	e69b      	b.n	5cc8 <__aeabi_dsub+0x58>
    5f90:	0011      	movs	r1, r2
    5f92:	3c1f      	subs	r4, #31
    5f94:	40e1      	lsrs	r1, r4
    5f96:	000c      	movs	r4, r1
    5f98:	2b20      	cmp	r3, #32
    5f9a:	d100      	bne.n	5f9e <__aeabi_dsub+0x32e>
    5f9c:	e080      	b.n	60a0 <__aeabi_dsub+0x430>
    5f9e:	2140      	movs	r1, #64	; 0x40
    5fa0:	1acb      	subs	r3, r1, r3
    5fa2:	409a      	lsls	r2, r3
    5fa4:	4315      	orrs	r5, r2
    5fa6:	1e6a      	subs	r2, r5, #1
    5fa8:	4195      	sbcs	r5, r2
    5faa:	2700      	movs	r7, #0
    5fac:	4325      	orrs	r5, r4
    5fae:	2400      	movs	r4, #0
    5fb0:	e71f      	b.n	5df2 <__aeabi_dsub+0x182>
    5fb2:	4663      	mov	r3, ip
    5fb4:	0002      	movs	r2, r0
    5fb6:	3b20      	subs	r3, #32
    5fb8:	40da      	lsrs	r2, r3
    5fba:	4663      	mov	r3, ip
    5fbc:	2b20      	cmp	r3, #32
    5fbe:	d071      	beq.n	60a4 <__aeabi_dsub+0x434>
    5fc0:	2340      	movs	r3, #64	; 0x40
    5fc2:	4666      	mov	r6, ip
    5fc4:	1b9b      	subs	r3, r3, r6
    5fc6:	4098      	lsls	r0, r3
    5fc8:	4301      	orrs	r1, r0
    5fca:	1e48      	subs	r0, r1, #1
    5fcc:	4181      	sbcs	r1, r0
    5fce:	4311      	orrs	r1, r2
    5fd0:	2200      	movs	r2, #0
    5fd2:	e6cf      	b.n	5d74 <__aeabi_dsub+0x104>
    5fd4:	000007ff 	.word	0x000007ff
    5fd8:	ff7fffff 	.word	0xff7fffff
    5fdc:	800fffff 	.word	0x800fffff
    5fe0:	2c00      	cmp	r4, #0
    5fe2:	d048      	beq.n	6076 <__aeabi_dsub+0x406>
    5fe4:	4cca      	ldr	r4, [pc, #808]	; (6310 <__aeabi_dsub+0x6a0>)
    5fe6:	42a2      	cmp	r2, r4
    5fe8:	d100      	bne.n	5fec <__aeabi_dsub+0x37c>
    5fea:	e0a2      	b.n	6132 <__aeabi_dsub+0x4c2>
    5fec:	4274      	negs	r4, r6
    5fee:	46a1      	mov	r9, r4
    5ff0:	2480      	movs	r4, #128	; 0x80
    5ff2:	0424      	lsls	r4, r4, #16
    5ff4:	4327      	orrs	r7, r4
    5ff6:	464c      	mov	r4, r9
    5ff8:	2c38      	cmp	r4, #56	; 0x38
    5ffa:	dd00      	ble.n	5ffe <__aeabi_dsub+0x38e>
    5ffc:	e0db      	b.n	61b6 <__aeabi_dsub+0x546>
    5ffe:	2c1f      	cmp	r4, #31
    6000:	dd00      	ble.n	6004 <__aeabi_dsub+0x394>
    6002:	e144      	b.n	628e <__aeabi_dsub+0x61e>
    6004:	464e      	mov	r6, r9
    6006:	2420      	movs	r4, #32
    6008:	1ba4      	subs	r4, r4, r6
    600a:	003e      	movs	r6, r7
    600c:	40a6      	lsls	r6, r4
    600e:	46a2      	mov	sl, r4
    6010:	46b0      	mov	r8, r6
    6012:	464c      	mov	r4, r9
    6014:	002e      	movs	r6, r5
    6016:	40e6      	lsrs	r6, r4
    6018:	46b4      	mov	ip, r6
    601a:	4646      	mov	r6, r8
    601c:	4664      	mov	r4, ip
    601e:	4326      	orrs	r6, r4
    6020:	4654      	mov	r4, sl
    6022:	40a5      	lsls	r5, r4
    6024:	1e6c      	subs	r4, r5, #1
    6026:	41a5      	sbcs	r5, r4
    6028:	0034      	movs	r4, r6
    602a:	432c      	orrs	r4, r5
    602c:	464d      	mov	r5, r9
    602e:	40ef      	lsrs	r7, r5
    6030:	1b0d      	subs	r5, r1, r4
    6032:	e028      	b.n	6086 <__aeabi_dsub+0x416>
    6034:	464a      	mov	r2, r9
    6036:	4643      	mov	r3, r8
    6038:	464d      	mov	r5, r9
    603a:	431a      	orrs	r2, r3
    603c:	d000      	beq.n	6040 <__aeabi_dsub+0x3d0>
    603e:	e6a5      	b.n	5d8c <__aeabi_dsub+0x11c>
    6040:	2300      	movs	r3, #0
    6042:	2400      	movs	r4, #0
    6044:	2500      	movs	r5, #0
    6046:	e6de      	b.n	5e06 <__aeabi_dsub+0x196>
    6048:	2a1f      	cmp	r2, #31
    604a:	dc5a      	bgt.n	6102 <__aeabi_dsub+0x492>
    604c:	4666      	mov	r6, ip
    604e:	2220      	movs	r2, #32
    6050:	1b92      	subs	r2, r2, r6
    6052:	0006      	movs	r6, r0
    6054:	4096      	lsls	r6, r2
    6056:	4691      	mov	r9, r2
    6058:	46b0      	mov	r8, r6
    605a:	4662      	mov	r2, ip
    605c:	000e      	movs	r6, r1
    605e:	40d6      	lsrs	r6, r2
    6060:	4642      	mov	r2, r8
    6062:	4316      	orrs	r6, r2
    6064:	464a      	mov	r2, r9
    6066:	4091      	lsls	r1, r2
    6068:	1e4a      	subs	r2, r1, #1
    606a:	4191      	sbcs	r1, r2
    606c:	0002      	movs	r2, r0
    606e:	4660      	mov	r0, ip
    6070:	4331      	orrs	r1, r6
    6072:	40c2      	lsrs	r2, r0
    6074:	e6e4      	b.n	5e40 <__aeabi_dsub+0x1d0>
    6076:	003c      	movs	r4, r7
    6078:	432c      	orrs	r4, r5
    607a:	d05a      	beq.n	6132 <__aeabi_dsub+0x4c2>
    607c:	43f4      	mvns	r4, r6
    607e:	46a1      	mov	r9, r4
    6080:	2c00      	cmp	r4, #0
    6082:	d152      	bne.n	612a <__aeabi_dsub+0x4ba>
    6084:	1b4d      	subs	r5, r1, r5
    6086:	42a9      	cmp	r1, r5
    6088:	4189      	sbcs	r1, r1
    608a:	1bc7      	subs	r7, r0, r7
    608c:	4249      	negs	r1, r1
    608e:	1a7f      	subs	r7, r7, r1
    6090:	0014      	movs	r4, r2
    6092:	469a      	mov	sl, r3
    6094:	e675      	b.n	5d82 <__aeabi_dsub+0x112>
    6096:	4a9e      	ldr	r2, [pc, #632]	; (6310 <__aeabi_dsub+0x6a0>)
    6098:	4294      	cmp	r4, r2
    609a:	d000      	beq.n	609e <__aeabi_dsub+0x42e>
    609c:	e6c7      	b.n	5e2e <__aeabi_dsub+0x1be>
    609e:	e613      	b.n	5cc8 <__aeabi_dsub+0x58>
    60a0:	2200      	movs	r2, #0
    60a2:	e77f      	b.n	5fa4 <__aeabi_dsub+0x334>
    60a4:	2000      	movs	r0, #0
    60a6:	e78f      	b.n	5fc8 <__aeabi_dsub+0x358>
    60a8:	2c00      	cmp	r4, #0
    60aa:	d000      	beq.n	60ae <__aeabi_dsub+0x43e>
    60ac:	e0c8      	b.n	6240 <__aeabi_dsub+0x5d0>
    60ae:	003b      	movs	r3, r7
    60b0:	432b      	orrs	r3, r5
    60b2:	d100      	bne.n	60b6 <__aeabi_dsub+0x446>
    60b4:	e10f      	b.n	62d6 <__aeabi_dsub+0x666>
    60b6:	0003      	movs	r3, r0
    60b8:	430b      	orrs	r3, r1
    60ba:	d100      	bne.n	60be <__aeabi_dsub+0x44e>
    60bc:	e604      	b.n	5cc8 <__aeabi_dsub+0x58>
    60be:	1869      	adds	r1, r5, r1
    60c0:	42a9      	cmp	r1, r5
    60c2:	419b      	sbcs	r3, r3
    60c4:	183f      	adds	r7, r7, r0
    60c6:	425b      	negs	r3, r3
    60c8:	19df      	adds	r7, r3, r7
    60ca:	023b      	lsls	r3, r7, #8
    60cc:	d400      	bmi.n	60d0 <__aeabi_dsub+0x460>
    60ce:	e11a      	b.n	6306 <__aeabi_dsub+0x696>
    60d0:	4b90      	ldr	r3, [pc, #576]	; (6314 <__aeabi_dsub+0x6a4>)
    60d2:	000d      	movs	r5, r1
    60d4:	401f      	ands	r7, r3
    60d6:	4664      	mov	r4, ip
    60d8:	e5f6      	b.n	5cc8 <__aeabi_dsub+0x58>
    60da:	469a      	mov	sl, r3
    60dc:	e689      	b.n	5df2 <__aeabi_dsub+0x182>
    60de:	003a      	movs	r2, r7
    60e0:	432a      	orrs	r2, r5
    60e2:	2c00      	cmp	r4, #0
    60e4:	d15c      	bne.n	61a0 <__aeabi_dsub+0x530>
    60e6:	2a00      	cmp	r2, #0
    60e8:	d175      	bne.n	61d6 <__aeabi_dsub+0x566>
    60ea:	0002      	movs	r2, r0
    60ec:	430a      	orrs	r2, r1
    60ee:	d100      	bne.n	60f2 <__aeabi_dsub+0x482>
    60f0:	e0ca      	b.n	6288 <__aeabi_dsub+0x618>
    60f2:	0007      	movs	r7, r0
    60f4:	000d      	movs	r5, r1
    60f6:	469a      	mov	sl, r3
    60f8:	e5e6      	b.n	5cc8 <__aeabi_dsub+0x58>
    60fa:	4664      	mov	r4, ip
    60fc:	2200      	movs	r2, #0
    60fe:	2500      	movs	r5, #0
    6100:	e681      	b.n	5e06 <__aeabi_dsub+0x196>
    6102:	4662      	mov	r2, ip
    6104:	0006      	movs	r6, r0
    6106:	3a20      	subs	r2, #32
    6108:	40d6      	lsrs	r6, r2
    610a:	4662      	mov	r2, ip
    610c:	46b0      	mov	r8, r6
    610e:	2a20      	cmp	r2, #32
    6110:	d100      	bne.n	6114 <__aeabi_dsub+0x4a4>
    6112:	e0b7      	b.n	6284 <__aeabi_dsub+0x614>
    6114:	2240      	movs	r2, #64	; 0x40
    6116:	4666      	mov	r6, ip
    6118:	1b92      	subs	r2, r2, r6
    611a:	4090      	lsls	r0, r2
    611c:	4301      	orrs	r1, r0
    611e:	4642      	mov	r2, r8
    6120:	1e48      	subs	r0, r1, #1
    6122:	4181      	sbcs	r1, r0
    6124:	4311      	orrs	r1, r2
    6126:	2200      	movs	r2, #0
    6128:	e68a      	b.n	5e40 <__aeabi_dsub+0x1d0>
    612a:	4c79      	ldr	r4, [pc, #484]	; (6310 <__aeabi_dsub+0x6a0>)
    612c:	42a2      	cmp	r2, r4
    612e:	d000      	beq.n	6132 <__aeabi_dsub+0x4c2>
    6130:	e761      	b.n	5ff6 <__aeabi_dsub+0x386>
    6132:	0007      	movs	r7, r0
    6134:	000d      	movs	r5, r1
    6136:	0014      	movs	r4, r2
    6138:	469a      	mov	sl, r3
    613a:	e5c5      	b.n	5cc8 <__aeabi_dsub+0x58>
    613c:	2c00      	cmp	r4, #0
    613e:	d141      	bne.n	61c4 <__aeabi_dsub+0x554>
    6140:	003c      	movs	r4, r7
    6142:	432c      	orrs	r4, r5
    6144:	d078      	beq.n	6238 <__aeabi_dsub+0x5c8>
    6146:	43f4      	mvns	r4, r6
    6148:	46a1      	mov	r9, r4
    614a:	2c00      	cmp	r4, #0
    614c:	d020      	beq.n	6190 <__aeabi_dsub+0x520>
    614e:	4c70      	ldr	r4, [pc, #448]	; (6310 <__aeabi_dsub+0x6a0>)
    6150:	42a2      	cmp	r2, r4
    6152:	d071      	beq.n	6238 <__aeabi_dsub+0x5c8>
    6154:	464c      	mov	r4, r9
    6156:	2c38      	cmp	r4, #56	; 0x38
    6158:	dd00      	ble.n	615c <__aeabi_dsub+0x4ec>
    615a:	e0b2      	b.n	62c2 <__aeabi_dsub+0x652>
    615c:	2c1f      	cmp	r4, #31
    615e:	dd00      	ble.n	6162 <__aeabi_dsub+0x4f2>
    6160:	e0bc      	b.n	62dc <__aeabi_dsub+0x66c>
    6162:	2620      	movs	r6, #32
    6164:	1b34      	subs	r4, r6, r4
    6166:	46a2      	mov	sl, r4
    6168:	003c      	movs	r4, r7
    616a:	4656      	mov	r6, sl
    616c:	40b4      	lsls	r4, r6
    616e:	464e      	mov	r6, r9
    6170:	46a0      	mov	r8, r4
    6172:	002c      	movs	r4, r5
    6174:	40f4      	lsrs	r4, r6
    6176:	46a4      	mov	ip, r4
    6178:	4644      	mov	r4, r8
    617a:	4666      	mov	r6, ip
    617c:	4334      	orrs	r4, r6
    617e:	46a4      	mov	ip, r4
    6180:	4654      	mov	r4, sl
    6182:	40a5      	lsls	r5, r4
    6184:	4664      	mov	r4, ip
    6186:	1e6e      	subs	r6, r5, #1
    6188:	41b5      	sbcs	r5, r6
    618a:	4325      	orrs	r5, r4
    618c:	464c      	mov	r4, r9
    618e:	40e7      	lsrs	r7, r4
    6190:	186d      	adds	r5, r5, r1
    6192:	428d      	cmp	r5, r1
    6194:	4189      	sbcs	r1, r1
    6196:	183f      	adds	r7, r7, r0
    6198:	4249      	negs	r1, r1
    619a:	19cf      	adds	r7, r1, r7
    619c:	0014      	movs	r4, r2
    619e:	e656      	b.n	5e4e <__aeabi_dsub+0x1de>
    61a0:	2a00      	cmp	r2, #0
    61a2:	d12f      	bne.n	6204 <__aeabi_dsub+0x594>
    61a4:	0002      	movs	r2, r0
    61a6:	430a      	orrs	r2, r1
    61a8:	d100      	bne.n	61ac <__aeabi_dsub+0x53c>
    61aa:	e084      	b.n	62b6 <__aeabi_dsub+0x646>
    61ac:	0007      	movs	r7, r0
    61ae:	000d      	movs	r5, r1
    61b0:	469a      	mov	sl, r3
    61b2:	4c57      	ldr	r4, [pc, #348]	; (6310 <__aeabi_dsub+0x6a0>)
    61b4:	e588      	b.n	5cc8 <__aeabi_dsub+0x58>
    61b6:	433d      	orrs	r5, r7
    61b8:	1e6f      	subs	r7, r5, #1
    61ba:	41bd      	sbcs	r5, r7
    61bc:	b2ec      	uxtb	r4, r5
    61be:	2700      	movs	r7, #0
    61c0:	1b0d      	subs	r5, r1, r4
    61c2:	e760      	b.n	6086 <__aeabi_dsub+0x416>
    61c4:	4c52      	ldr	r4, [pc, #328]	; (6310 <__aeabi_dsub+0x6a0>)
    61c6:	42a2      	cmp	r2, r4
    61c8:	d036      	beq.n	6238 <__aeabi_dsub+0x5c8>
    61ca:	4274      	negs	r4, r6
    61cc:	2680      	movs	r6, #128	; 0x80
    61ce:	0436      	lsls	r6, r6, #16
    61d0:	46a1      	mov	r9, r4
    61d2:	4337      	orrs	r7, r6
    61d4:	e7be      	b.n	6154 <__aeabi_dsub+0x4e4>
    61d6:	0002      	movs	r2, r0
    61d8:	430a      	orrs	r2, r1
    61da:	d100      	bne.n	61de <__aeabi_dsub+0x56e>
    61dc:	e574      	b.n	5cc8 <__aeabi_dsub+0x58>
    61de:	1a6a      	subs	r2, r5, r1
    61e0:	4690      	mov	r8, r2
    61e2:	4545      	cmp	r5, r8
    61e4:	41b6      	sbcs	r6, r6
    61e6:	1a3a      	subs	r2, r7, r0
    61e8:	4276      	negs	r6, r6
    61ea:	1b92      	subs	r2, r2, r6
    61ec:	4694      	mov	ip, r2
    61ee:	0212      	lsls	r2, r2, #8
    61f0:	d400      	bmi.n	61f4 <__aeabi_dsub+0x584>
    61f2:	e5f7      	b.n	5de4 <__aeabi_dsub+0x174>
    61f4:	1b4d      	subs	r5, r1, r5
    61f6:	42a9      	cmp	r1, r5
    61f8:	4189      	sbcs	r1, r1
    61fa:	1bc7      	subs	r7, r0, r7
    61fc:	4249      	negs	r1, r1
    61fe:	1a7f      	subs	r7, r7, r1
    6200:	469a      	mov	sl, r3
    6202:	e561      	b.n	5cc8 <__aeabi_dsub+0x58>
    6204:	0002      	movs	r2, r0
    6206:	430a      	orrs	r2, r1
    6208:	d03a      	beq.n	6280 <__aeabi_dsub+0x610>
    620a:	08ed      	lsrs	r5, r5, #3
    620c:	077c      	lsls	r4, r7, #29
    620e:	432c      	orrs	r4, r5
    6210:	2580      	movs	r5, #128	; 0x80
    6212:	08fa      	lsrs	r2, r7, #3
    6214:	032d      	lsls	r5, r5, #12
    6216:	422a      	tst	r2, r5
    6218:	d008      	beq.n	622c <__aeabi_dsub+0x5bc>
    621a:	08c7      	lsrs	r7, r0, #3
    621c:	422f      	tst	r7, r5
    621e:	d105      	bne.n	622c <__aeabi_dsub+0x5bc>
    6220:	0745      	lsls	r5, r0, #29
    6222:	002c      	movs	r4, r5
    6224:	003a      	movs	r2, r7
    6226:	469a      	mov	sl, r3
    6228:	08c9      	lsrs	r1, r1, #3
    622a:	430c      	orrs	r4, r1
    622c:	0f67      	lsrs	r7, r4, #29
    622e:	00d2      	lsls	r2, r2, #3
    6230:	00e5      	lsls	r5, r4, #3
    6232:	4317      	orrs	r7, r2
    6234:	4c36      	ldr	r4, [pc, #216]	; (6310 <__aeabi_dsub+0x6a0>)
    6236:	e547      	b.n	5cc8 <__aeabi_dsub+0x58>
    6238:	0007      	movs	r7, r0
    623a:	000d      	movs	r5, r1
    623c:	0014      	movs	r4, r2
    623e:	e543      	b.n	5cc8 <__aeabi_dsub+0x58>
    6240:	003a      	movs	r2, r7
    6242:	432a      	orrs	r2, r5
    6244:	d043      	beq.n	62ce <__aeabi_dsub+0x65e>
    6246:	0002      	movs	r2, r0
    6248:	430a      	orrs	r2, r1
    624a:	d019      	beq.n	6280 <__aeabi_dsub+0x610>
    624c:	08ed      	lsrs	r5, r5, #3
    624e:	077c      	lsls	r4, r7, #29
    6250:	432c      	orrs	r4, r5
    6252:	2580      	movs	r5, #128	; 0x80
    6254:	08fa      	lsrs	r2, r7, #3
    6256:	032d      	lsls	r5, r5, #12
    6258:	422a      	tst	r2, r5
    625a:	d007      	beq.n	626c <__aeabi_dsub+0x5fc>
    625c:	08c6      	lsrs	r6, r0, #3
    625e:	422e      	tst	r6, r5
    6260:	d104      	bne.n	626c <__aeabi_dsub+0x5fc>
    6262:	0747      	lsls	r7, r0, #29
    6264:	003c      	movs	r4, r7
    6266:	0032      	movs	r2, r6
    6268:	08c9      	lsrs	r1, r1, #3
    626a:	430c      	orrs	r4, r1
    626c:	00d7      	lsls	r7, r2, #3
    626e:	0f62      	lsrs	r2, r4, #29
    6270:	00e5      	lsls	r5, r4, #3
    6272:	4317      	orrs	r7, r2
    6274:	469a      	mov	sl, r3
    6276:	4c26      	ldr	r4, [pc, #152]	; (6310 <__aeabi_dsub+0x6a0>)
    6278:	e526      	b.n	5cc8 <__aeabi_dsub+0x58>
    627a:	2200      	movs	r2, #0
    627c:	2500      	movs	r5, #0
    627e:	e544      	b.n	5d0a <__aeabi_dsub+0x9a>
    6280:	4c23      	ldr	r4, [pc, #140]	; (6310 <__aeabi_dsub+0x6a0>)
    6282:	e521      	b.n	5cc8 <__aeabi_dsub+0x58>
    6284:	2000      	movs	r0, #0
    6286:	e749      	b.n	611c <__aeabi_dsub+0x4ac>
    6288:	2300      	movs	r3, #0
    628a:	2500      	movs	r5, #0
    628c:	e5bb      	b.n	5e06 <__aeabi_dsub+0x196>
    628e:	464c      	mov	r4, r9
    6290:	003e      	movs	r6, r7
    6292:	3c20      	subs	r4, #32
    6294:	40e6      	lsrs	r6, r4
    6296:	464c      	mov	r4, r9
    6298:	46b4      	mov	ip, r6
    629a:	2c20      	cmp	r4, #32
    629c:	d031      	beq.n	6302 <__aeabi_dsub+0x692>
    629e:	2440      	movs	r4, #64	; 0x40
    62a0:	464e      	mov	r6, r9
    62a2:	1ba6      	subs	r6, r4, r6
    62a4:	40b7      	lsls	r7, r6
    62a6:	433d      	orrs	r5, r7
    62a8:	1e6c      	subs	r4, r5, #1
    62aa:	41a5      	sbcs	r5, r4
    62ac:	4664      	mov	r4, ip
    62ae:	432c      	orrs	r4, r5
    62b0:	2700      	movs	r7, #0
    62b2:	1b0d      	subs	r5, r1, r4
    62b4:	e6e7      	b.n	6086 <__aeabi_dsub+0x416>
    62b6:	2280      	movs	r2, #128	; 0x80
    62b8:	2300      	movs	r3, #0
    62ba:	0312      	lsls	r2, r2, #12
    62bc:	4c14      	ldr	r4, [pc, #80]	; (6310 <__aeabi_dsub+0x6a0>)
    62be:	2500      	movs	r5, #0
    62c0:	e5a1      	b.n	5e06 <__aeabi_dsub+0x196>
    62c2:	433d      	orrs	r5, r7
    62c4:	1e6f      	subs	r7, r5, #1
    62c6:	41bd      	sbcs	r5, r7
    62c8:	2700      	movs	r7, #0
    62ca:	b2ed      	uxtb	r5, r5
    62cc:	e760      	b.n	6190 <__aeabi_dsub+0x520>
    62ce:	0007      	movs	r7, r0
    62d0:	000d      	movs	r5, r1
    62d2:	4c0f      	ldr	r4, [pc, #60]	; (6310 <__aeabi_dsub+0x6a0>)
    62d4:	e4f8      	b.n	5cc8 <__aeabi_dsub+0x58>
    62d6:	0007      	movs	r7, r0
    62d8:	000d      	movs	r5, r1
    62da:	e4f5      	b.n	5cc8 <__aeabi_dsub+0x58>
    62dc:	464e      	mov	r6, r9
    62de:	003c      	movs	r4, r7
    62e0:	3e20      	subs	r6, #32
    62e2:	40f4      	lsrs	r4, r6
    62e4:	46a0      	mov	r8, r4
    62e6:	464c      	mov	r4, r9
    62e8:	2c20      	cmp	r4, #32
    62ea:	d00e      	beq.n	630a <__aeabi_dsub+0x69a>
    62ec:	2440      	movs	r4, #64	; 0x40
    62ee:	464e      	mov	r6, r9
    62f0:	1ba4      	subs	r4, r4, r6
    62f2:	40a7      	lsls	r7, r4
    62f4:	433d      	orrs	r5, r7
    62f6:	1e6f      	subs	r7, r5, #1
    62f8:	41bd      	sbcs	r5, r7
    62fa:	4644      	mov	r4, r8
    62fc:	2700      	movs	r7, #0
    62fe:	4325      	orrs	r5, r4
    6300:	e746      	b.n	6190 <__aeabi_dsub+0x520>
    6302:	2700      	movs	r7, #0
    6304:	e7cf      	b.n	62a6 <__aeabi_dsub+0x636>
    6306:	000d      	movs	r5, r1
    6308:	e573      	b.n	5df2 <__aeabi_dsub+0x182>
    630a:	2700      	movs	r7, #0
    630c:	e7f2      	b.n	62f4 <__aeabi_dsub+0x684>
    630e:	46c0      	nop			; (mov r8, r8)
    6310:	000007ff 	.word	0x000007ff
    6314:	ff7fffff 	.word	0xff7fffff

00006318 <__aeabi_dcmpun>:
    6318:	b570      	push	{r4, r5, r6, lr}
    631a:	4e0e      	ldr	r6, [pc, #56]	; (6354 <__aeabi_dcmpun+0x3c>)
    631c:	030c      	lsls	r4, r1, #12
    631e:	031d      	lsls	r5, r3, #12
    6320:	0049      	lsls	r1, r1, #1
    6322:	005b      	lsls	r3, r3, #1
    6324:	0b24      	lsrs	r4, r4, #12
    6326:	0d49      	lsrs	r1, r1, #21
    6328:	0b2d      	lsrs	r5, r5, #12
    632a:	0d5b      	lsrs	r3, r3, #21
    632c:	42b1      	cmp	r1, r6
    632e:	d004      	beq.n	633a <__aeabi_dcmpun+0x22>
    6330:	4908      	ldr	r1, [pc, #32]	; (6354 <__aeabi_dcmpun+0x3c>)
    6332:	2000      	movs	r0, #0
    6334:	428b      	cmp	r3, r1
    6336:	d008      	beq.n	634a <__aeabi_dcmpun+0x32>
    6338:	bd70      	pop	{r4, r5, r6, pc}
    633a:	4304      	orrs	r4, r0
    633c:	2001      	movs	r0, #1
    633e:	2c00      	cmp	r4, #0
    6340:	d1fa      	bne.n	6338 <__aeabi_dcmpun+0x20>
    6342:	4904      	ldr	r1, [pc, #16]	; (6354 <__aeabi_dcmpun+0x3c>)
    6344:	2000      	movs	r0, #0
    6346:	428b      	cmp	r3, r1
    6348:	d1f6      	bne.n	6338 <__aeabi_dcmpun+0x20>
    634a:	4315      	orrs	r5, r2
    634c:	0028      	movs	r0, r5
    634e:	1e45      	subs	r5, r0, #1
    6350:	41a8      	sbcs	r0, r5
    6352:	e7f1      	b.n	6338 <__aeabi_dcmpun+0x20>
    6354:	000007ff 	.word	0x000007ff

00006358 <__aeabi_d2iz>:
    6358:	030b      	lsls	r3, r1, #12
    635a:	b530      	push	{r4, r5, lr}
    635c:	4d13      	ldr	r5, [pc, #76]	; (63ac <__aeabi_d2iz+0x54>)
    635e:	0b1a      	lsrs	r2, r3, #12
    6360:	004b      	lsls	r3, r1, #1
    6362:	0d5b      	lsrs	r3, r3, #21
    6364:	0fc9      	lsrs	r1, r1, #31
    6366:	2400      	movs	r4, #0
    6368:	42ab      	cmp	r3, r5
    636a:	dd11      	ble.n	6390 <__aeabi_d2iz+0x38>
    636c:	4c10      	ldr	r4, [pc, #64]	; (63b0 <__aeabi_d2iz+0x58>)
    636e:	42a3      	cmp	r3, r4
    6370:	dc10      	bgt.n	6394 <__aeabi_d2iz+0x3c>
    6372:	2480      	movs	r4, #128	; 0x80
    6374:	0364      	lsls	r4, r4, #13
    6376:	4322      	orrs	r2, r4
    6378:	4c0e      	ldr	r4, [pc, #56]	; (63b4 <__aeabi_d2iz+0x5c>)
    637a:	1ae4      	subs	r4, r4, r3
    637c:	2c1f      	cmp	r4, #31
    637e:	dd0c      	ble.n	639a <__aeabi_d2iz+0x42>
    6380:	480d      	ldr	r0, [pc, #52]	; (63b8 <__aeabi_d2iz+0x60>)
    6382:	1ac3      	subs	r3, r0, r3
    6384:	40da      	lsrs	r2, r3
    6386:	0013      	movs	r3, r2
    6388:	425c      	negs	r4, r3
    638a:	2900      	cmp	r1, #0
    638c:	d100      	bne.n	6390 <__aeabi_d2iz+0x38>
    638e:	001c      	movs	r4, r3
    6390:	0020      	movs	r0, r4
    6392:	bd30      	pop	{r4, r5, pc}
    6394:	4b09      	ldr	r3, [pc, #36]	; (63bc <__aeabi_d2iz+0x64>)
    6396:	18cc      	adds	r4, r1, r3
    6398:	e7fa      	b.n	6390 <__aeabi_d2iz+0x38>
    639a:	40e0      	lsrs	r0, r4
    639c:	4c08      	ldr	r4, [pc, #32]	; (63c0 <__aeabi_d2iz+0x68>)
    639e:	46a4      	mov	ip, r4
    63a0:	4463      	add	r3, ip
    63a2:	409a      	lsls	r2, r3
    63a4:	0013      	movs	r3, r2
    63a6:	4303      	orrs	r3, r0
    63a8:	e7ee      	b.n	6388 <__aeabi_d2iz+0x30>
    63aa:	46c0      	nop			; (mov r8, r8)
    63ac:	000003fe 	.word	0x000003fe
    63b0:	0000041d 	.word	0x0000041d
    63b4:	00000433 	.word	0x00000433
    63b8:	00000413 	.word	0x00000413
    63bc:	7fffffff 	.word	0x7fffffff
    63c0:	fffffbed 	.word	0xfffffbed

000063c4 <__aeabi_i2d>:
    63c4:	b570      	push	{r4, r5, r6, lr}
    63c6:	2800      	cmp	r0, #0
    63c8:	d030      	beq.n	642c <__aeabi_i2d+0x68>
    63ca:	17c3      	asrs	r3, r0, #31
    63cc:	18c4      	adds	r4, r0, r3
    63ce:	405c      	eors	r4, r3
    63d0:	0fc5      	lsrs	r5, r0, #31
    63d2:	0020      	movs	r0, r4
    63d4:	f000 f950 	bl	6678 <__clzsi2>
    63d8:	4b17      	ldr	r3, [pc, #92]	; (6438 <__aeabi_i2d+0x74>)
    63da:	4a18      	ldr	r2, [pc, #96]	; (643c <__aeabi_i2d+0x78>)
    63dc:	1a1b      	subs	r3, r3, r0
    63de:	1ad2      	subs	r2, r2, r3
    63e0:	2a1f      	cmp	r2, #31
    63e2:	dd18      	ble.n	6416 <__aeabi_i2d+0x52>
    63e4:	4a16      	ldr	r2, [pc, #88]	; (6440 <__aeabi_i2d+0x7c>)
    63e6:	1ad2      	subs	r2, r2, r3
    63e8:	4094      	lsls	r4, r2
    63ea:	2200      	movs	r2, #0
    63ec:	0324      	lsls	r4, r4, #12
    63ee:	055b      	lsls	r3, r3, #21
    63f0:	0b24      	lsrs	r4, r4, #12
    63f2:	0d5b      	lsrs	r3, r3, #21
    63f4:	2100      	movs	r1, #0
    63f6:	0010      	movs	r0, r2
    63f8:	0324      	lsls	r4, r4, #12
    63fa:	0d0a      	lsrs	r2, r1, #20
    63fc:	0512      	lsls	r2, r2, #20
    63fe:	0b24      	lsrs	r4, r4, #12
    6400:	4314      	orrs	r4, r2
    6402:	4a10      	ldr	r2, [pc, #64]	; (6444 <__aeabi_i2d+0x80>)
    6404:	051b      	lsls	r3, r3, #20
    6406:	4014      	ands	r4, r2
    6408:	431c      	orrs	r4, r3
    640a:	0064      	lsls	r4, r4, #1
    640c:	07ed      	lsls	r5, r5, #31
    640e:	0864      	lsrs	r4, r4, #1
    6410:	432c      	orrs	r4, r5
    6412:	0021      	movs	r1, r4
    6414:	bd70      	pop	{r4, r5, r6, pc}
    6416:	0021      	movs	r1, r4
    6418:	4091      	lsls	r1, r2
    641a:	000a      	movs	r2, r1
    641c:	210b      	movs	r1, #11
    641e:	1a08      	subs	r0, r1, r0
    6420:	40c4      	lsrs	r4, r0
    6422:	055b      	lsls	r3, r3, #21
    6424:	0324      	lsls	r4, r4, #12
    6426:	0b24      	lsrs	r4, r4, #12
    6428:	0d5b      	lsrs	r3, r3, #21
    642a:	e7e3      	b.n	63f4 <__aeabi_i2d+0x30>
    642c:	2500      	movs	r5, #0
    642e:	2300      	movs	r3, #0
    6430:	2400      	movs	r4, #0
    6432:	2200      	movs	r2, #0
    6434:	e7de      	b.n	63f4 <__aeabi_i2d+0x30>
    6436:	46c0      	nop			; (mov r8, r8)
    6438:	0000041e 	.word	0x0000041e
    643c:	00000433 	.word	0x00000433
    6440:	00000413 	.word	0x00000413
    6444:	800fffff 	.word	0x800fffff

00006448 <__aeabi_ui2d>:
    6448:	b570      	push	{r4, r5, r6, lr}
    644a:	1e05      	subs	r5, r0, #0
    644c:	d028      	beq.n	64a0 <__aeabi_ui2d+0x58>
    644e:	f000 f913 	bl	6678 <__clzsi2>
    6452:	4b15      	ldr	r3, [pc, #84]	; (64a8 <__aeabi_ui2d+0x60>)
    6454:	4a15      	ldr	r2, [pc, #84]	; (64ac <__aeabi_ui2d+0x64>)
    6456:	1a1b      	subs	r3, r3, r0
    6458:	1ad2      	subs	r2, r2, r3
    645a:	2a1f      	cmp	r2, #31
    645c:	dd16      	ble.n	648c <__aeabi_ui2d+0x44>
    645e:	002c      	movs	r4, r5
    6460:	4a13      	ldr	r2, [pc, #76]	; (64b0 <__aeabi_ui2d+0x68>)
    6462:	2500      	movs	r5, #0
    6464:	1ad2      	subs	r2, r2, r3
    6466:	4094      	lsls	r4, r2
    6468:	055a      	lsls	r2, r3, #21
    646a:	0324      	lsls	r4, r4, #12
    646c:	0b24      	lsrs	r4, r4, #12
    646e:	0d52      	lsrs	r2, r2, #21
    6470:	2100      	movs	r1, #0
    6472:	0324      	lsls	r4, r4, #12
    6474:	0d0b      	lsrs	r3, r1, #20
    6476:	0b24      	lsrs	r4, r4, #12
    6478:	051b      	lsls	r3, r3, #20
    647a:	4323      	orrs	r3, r4
    647c:	4c0d      	ldr	r4, [pc, #52]	; (64b4 <__aeabi_ui2d+0x6c>)
    647e:	0512      	lsls	r2, r2, #20
    6480:	4023      	ands	r3, r4
    6482:	4313      	orrs	r3, r2
    6484:	005b      	lsls	r3, r3, #1
    6486:	0028      	movs	r0, r5
    6488:	0859      	lsrs	r1, r3, #1
    648a:	bd70      	pop	{r4, r5, r6, pc}
    648c:	210b      	movs	r1, #11
    648e:	002c      	movs	r4, r5
    6490:	1a08      	subs	r0, r1, r0
    6492:	40c4      	lsrs	r4, r0
    6494:	4095      	lsls	r5, r2
    6496:	0324      	lsls	r4, r4, #12
    6498:	055a      	lsls	r2, r3, #21
    649a:	0b24      	lsrs	r4, r4, #12
    649c:	0d52      	lsrs	r2, r2, #21
    649e:	e7e7      	b.n	6470 <__aeabi_ui2d+0x28>
    64a0:	2200      	movs	r2, #0
    64a2:	2400      	movs	r4, #0
    64a4:	e7e4      	b.n	6470 <__aeabi_ui2d+0x28>
    64a6:	46c0      	nop			; (mov r8, r8)
    64a8:	0000041e 	.word	0x0000041e
    64ac:	00000433 	.word	0x00000433
    64b0:	00000413 	.word	0x00000413
    64b4:	800fffff 	.word	0x800fffff

000064b8 <__aeabi_f2d>:
    64b8:	0042      	lsls	r2, r0, #1
    64ba:	0e12      	lsrs	r2, r2, #24
    64bc:	1c51      	adds	r1, r2, #1
    64be:	0243      	lsls	r3, r0, #9
    64c0:	b2c9      	uxtb	r1, r1
    64c2:	b570      	push	{r4, r5, r6, lr}
    64c4:	0a5d      	lsrs	r5, r3, #9
    64c6:	0fc4      	lsrs	r4, r0, #31
    64c8:	2901      	cmp	r1, #1
    64ca:	dd15      	ble.n	64f8 <__aeabi_f2d+0x40>
    64cc:	21e0      	movs	r1, #224	; 0xe0
    64ce:	0089      	lsls	r1, r1, #2
    64d0:	468c      	mov	ip, r1
    64d2:	076d      	lsls	r5, r5, #29
    64d4:	0b1b      	lsrs	r3, r3, #12
    64d6:	4462      	add	r2, ip
    64d8:	2100      	movs	r1, #0
    64da:	0028      	movs	r0, r5
    64dc:	0d0d      	lsrs	r5, r1, #20
    64de:	052d      	lsls	r5, r5, #20
    64e0:	432b      	orrs	r3, r5
    64e2:	4d1c      	ldr	r5, [pc, #112]	; (6554 <__aeabi_f2d+0x9c>)
    64e4:	0552      	lsls	r2, r2, #21
    64e6:	402b      	ands	r3, r5
    64e8:	0852      	lsrs	r2, r2, #1
    64ea:	4313      	orrs	r3, r2
    64ec:	005b      	lsls	r3, r3, #1
    64ee:	07e4      	lsls	r4, r4, #31
    64f0:	085b      	lsrs	r3, r3, #1
    64f2:	4323      	orrs	r3, r4
    64f4:	0019      	movs	r1, r3
    64f6:	bd70      	pop	{r4, r5, r6, pc}
    64f8:	2a00      	cmp	r2, #0
    64fa:	d115      	bne.n	6528 <__aeabi_f2d+0x70>
    64fc:	2d00      	cmp	r5, #0
    64fe:	d01f      	beq.n	6540 <__aeabi_f2d+0x88>
    6500:	0028      	movs	r0, r5
    6502:	f000 f8b9 	bl	6678 <__clzsi2>
    6506:	280a      	cmp	r0, #10
    6508:	dc1d      	bgt.n	6546 <__aeabi_f2d+0x8e>
    650a:	230b      	movs	r3, #11
    650c:	002a      	movs	r2, r5
    650e:	1a1b      	subs	r3, r3, r0
    6510:	40da      	lsrs	r2, r3
    6512:	0013      	movs	r3, r2
    6514:	0002      	movs	r2, r0
    6516:	3215      	adds	r2, #21
    6518:	4095      	lsls	r5, r2
    651a:	4a0f      	ldr	r2, [pc, #60]	; (6558 <__aeabi_f2d+0xa0>)
    651c:	031b      	lsls	r3, r3, #12
    651e:	1a12      	subs	r2, r2, r0
    6520:	0552      	lsls	r2, r2, #21
    6522:	0b1b      	lsrs	r3, r3, #12
    6524:	0d52      	lsrs	r2, r2, #21
    6526:	e7d7      	b.n	64d8 <__aeabi_f2d+0x20>
    6528:	2d00      	cmp	r5, #0
    652a:	d006      	beq.n	653a <__aeabi_f2d+0x82>
    652c:	2280      	movs	r2, #128	; 0x80
    652e:	0b1b      	lsrs	r3, r3, #12
    6530:	0312      	lsls	r2, r2, #12
    6532:	4313      	orrs	r3, r2
    6534:	076d      	lsls	r5, r5, #29
    6536:	4a09      	ldr	r2, [pc, #36]	; (655c <__aeabi_f2d+0xa4>)
    6538:	e7ce      	b.n	64d8 <__aeabi_f2d+0x20>
    653a:	4a08      	ldr	r2, [pc, #32]	; (655c <__aeabi_f2d+0xa4>)
    653c:	2300      	movs	r3, #0
    653e:	e7cb      	b.n	64d8 <__aeabi_f2d+0x20>
    6540:	2200      	movs	r2, #0
    6542:	2300      	movs	r3, #0
    6544:	e7c8      	b.n	64d8 <__aeabi_f2d+0x20>
    6546:	0003      	movs	r3, r0
    6548:	3b0b      	subs	r3, #11
    654a:	409d      	lsls	r5, r3
    654c:	002b      	movs	r3, r5
    654e:	2500      	movs	r5, #0
    6550:	e7e3      	b.n	651a <__aeabi_f2d+0x62>
    6552:	46c0      	nop			; (mov r8, r8)
    6554:	800fffff 	.word	0x800fffff
    6558:	00000389 	.word	0x00000389
    655c:	000007ff 	.word	0x000007ff

00006560 <__aeabi_d2f>:
    6560:	004b      	lsls	r3, r1, #1
    6562:	b570      	push	{r4, r5, r6, lr}
    6564:	0d5e      	lsrs	r6, r3, #21
    6566:	030c      	lsls	r4, r1, #12
    6568:	1c75      	adds	r5, r6, #1
    656a:	0a64      	lsrs	r4, r4, #9
    656c:	0f42      	lsrs	r2, r0, #29
    656e:	056d      	lsls	r5, r5, #21
    6570:	4322      	orrs	r2, r4
    6572:	0fc9      	lsrs	r1, r1, #31
    6574:	00c4      	lsls	r4, r0, #3
    6576:	0d6d      	lsrs	r5, r5, #21
    6578:	2d01      	cmp	r5, #1
    657a:	dd2a      	ble.n	65d2 <__aeabi_d2f+0x72>
    657c:	4b3b      	ldr	r3, [pc, #236]	; (666c <__aeabi_d2f+0x10c>)
    657e:	18f3      	adds	r3, r6, r3
    6580:	2bfe      	cmp	r3, #254	; 0xfe
    6582:	dc1a      	bgt.n	65ba <__aeabi_d2f+0x5a>
    6584:	2b00      	cmp	r3, #0
    6586:	dd42      	ble.n	660e <__aeabi_d2f+0xae>
    6588:	0180      	lsls	r0, r0, #6
    658a:	1e45      	subs	r5, r0, #1
    658c:	41a8      	sbcs	r0, r5
    658e:	00d2      	lsls	r2, r2, #3
    6590:	4310      	orrs	r0, r2
    6592:	0f62      	lsrs	r2, r4, #29
    6594:	4302      	orrs	r2, r0
    6596:	0750      	lsls	r0, r2, #29
    6598:	d004      	beq.n	65a4 <__aeabi_d2f+0x44>
    659a:	200f      	movs	r0, #15
    659c:	4010      	ands	r0, r2
    659e:	2804      	cmp	r0, #4
    65a0:	d000      	beq.n	65a4 <__aeabi_d2f+0x44>
    65a2:	3204      	adds	r2, #4
    65a4:	2080      	movs	r0, #128	; 0x80
    65a6:	04c0      	lsls	r0, r0, #19
    65a8:	4010      	ands	r0, r2
    65aa:	d021      	beq.n	65f0 <__aeabi_d2f+0x90>
    65ac:	3301      	adds	r3, #1
    65ae:	2bff      	cmp	r3, #255	; 0xff
    65b0:	d003      	beq.n	65ba <__aeabi_d2f+0x5a>
    65b2:	0192      	lsls	r2, r2, #6
    65b4:	0a52      	lsrs	r2, r2, #9
    65b6:	b2db      	uxtb	r3, r3
    65b8:	e001      	b.n	65be <__aeabi_d2f+0x5e>
    65ba:	23ff      	movs	r3, #255	; 0xff
    65bc:	2200      	movs	r2, #0
    65be:	0252      	lsls	r2, r2, #9
    65c0:	0a52      	lsrs	r2, r2, #9
    65c2:	05db      	lsls	r3, r3, #23
    65c4:	4313      	orrs	r3, r2
    65c6:	005b      	lsls	r3, r3, #1
    65c8:	07c9      	lsls	r1, r1, #31
    65ca:	085b      	lsrs	r3, r3, #1
    65cc:	430b      	orrs	r3, r1
    65ce:	0018      	movs	r0, r3
    65d0:	bd70      	pop	{r4, r5, r6, pc}
    65d2:	2e00      	cmp	r6, #0
    65d4:	d007      	beq.n	65e6 <__aeabi_d2f+0x86>
    65d6:	4314      	orrs	r4, r2
    65d8:	d0ef      	beq.n	65ba <__aeabi_d2f+0x5a>
    65da:	2080      	movs	r0, #128	; 0x80
    65dc:	00d2      	lsls	r2, r2, #3
    65de:	0480      	lsls	r0, r0, #18
    65e0:	4302      	orrs	r2, r0
    65e2:	23ff      	movs	r3, #255	; 0xff
    65e4:	e7d7      	b.n	6596 <__aeabi_d2f+0x36>
    65e6:	4322      	orrs	r2, r4
    65e8:	2300      	movs	r3, #0
    65ea:	2a00      	cmp	r2, #0
    65ec:	d003      	beq.n	65f6 <__aeabi_d2f+0x96>
    65ee:	2205      	movs	r2, #5
    65f0:	08d2      	lsrs	r2, r2, #3
    65f2:	2bff      	cmp	r3, #255	; 0xff
    65f4:	d003      	beq.n	65fe <__aeabi_d2f+0x9e>
    65f6:	0252      	lsls	r2, r2, #9
    65f8:	0a52      	lsrs	r2, r2, #9
    65fa:	b2db      	uxtb	r3, r3
    65fc:	e7df      	b.n	65be <__aeabi_d2f+0x5e>
    65fe:	2a00      	cmp	r2, #0
    6600:	d032      	beq.n	6668 <__aeabi_d2f+0x108>
    6602:	2080      	movs	r0, #128	; 0x80
    6604:	03c0      	lsls	r0, r0, #15
    6606:	4302      	orrs	r2, r0
    6608:	0252      	lsls	r2, r2, #9
    660a:	0a52      	lsrs	r2, r2, #9
    660c:	e7d7      	b.n	65be <__aeabi_d2f+0x5e>
    660e:	0018      	movs	r0, r3
    6610:	3017      	adds	r0, #23
    6612:	db14      	blt.n	663e <__aeabi_d2f+0xde>
    6614:	2080      	movs	r0, #128	; 0x80
    6616:	0400      	lsls	r0, r0, #16
    6618:	4302      	orrs	r2, r0
    661a:	201e      	movs	r0, #30
    661c:	1ac0      	subs	r0, r0, r3
    661e:	281f      	cmp	r0, #31
    6620:	dc0f      	bgt.n	6642 <__aeabi_d2f+0xe2>
    6622:	0025      	movs	r5, r4
    6624:	4b12      	ldr	r3, [pc, #72]	; (6670 <__aeabi_d2f+0x110>)
    6626:	18f3      	adds	r3, r6, r3
    6628:	409d      	lsls	r5, r3
    662a:	1e6e      	subs	r6, r5, #1
    662c:	41b5      	sbcs	r5, r6
    662e:	409a      	lsls	r2, r3
    6630:	002b      	movs	r3, r5
    6632:	4313      	orrs	r3, r2
    6634:	0022      	movs	r2, r4
    6636:	40c2      	lsrs	r2, r0
    6638:	431a      	orrs	r2, r3
    663a:	2300      	movs	r3, #0
    663c:	e7ab      	b.n	6596 <__aeabi_d2f+0x36>
    663e:	2300      	movs	r3, #0
    6640:	e7d5      	b.n	65ee <__aeabi_d2f+0x8e>
    6642:	2502      	movs	r5, #2
    6644:	426d      	negs	r5, r5
    6646:	1aeb      	subs	r3, r5, r3
    6648:	0015      	movs	r5, r2
    664a:	40dd      	lsrs	r5, r3
    664c:	2820      	cmp	r0, #32
    664e:	d009      	beq.n	6664 <__aeabi_d2f+0x104>
    6650:	4b08      	ldr	r3, [pc, #32]	; (6674 <__aeabi_d2f+0x114>)
    6652:	18f3      	adds	r3, r6, r3
    6654:	409a      	lsls	r2, r3
    6656:	4314      	orrs	r4, r2
    6658:	1e62      	subs	r2, r4, #1
    665a:	4194      	sbcs	r4, r2
    665c:	0022      	movs	r2, r4
    665e:	2300      	movs	r3, #0
    6660:	432a      	orrs	r2, r5
    6662:	e798      	b.n	6596 <__aeabi_d2f+0x36>
    6664:	2200      	movs	r2, #0
    6666:	e7f6      	b.n	6656 <__aeabi_d2f+0xf6>
    6668:	2200      	movs	r2, #0
    666a:	e7a8      	b.n	65be <__aeabi_d2f+0x5e>
    666c:	fffffc80 	.word	0xfffffc80
    6670:	fffffc82 	.word	0xfffffc82
    6674:	fffffca2 	.word	0xfffffca2

00006678 <__clzsi2>:
    6678:	211c      	movs	r1, #28
    667a:	2301      	movs	r3, #1
    667c:	041b      	lsls	r3, r3, #16
    667e:	4298      	cmp	r0, r3
    6680:	d301      	bcc.n	6686 <__clzsi2+0xe>
    6682:	0c00      	lsrs	r0, r0, #16
    6684:	3910      	subs	r1, #16
    6686:	0a1b      	lsrs	r3, r3, #8
    6688:	4298      	cmp	r0, r3
    668a:	d301      	bcc.n	6690 <__clzsi2+0x18>
    668c:	0a00      	lsrs	r0, r0, #8
    668e:	3908      	subs	r1, #8
    6690:	091b      	lsrs	r3, r3, #4
    6692:	4298      	cmp	r0, r3
    6694:	d301      	bcc.n	669a <__clzsi2+0x22>
    6696:	0900      	lsrs	r0, r0, #4
    6698:	3904      	subs	r1, #4
    669a:	a202      	add	r2, pc, #8	; (adr r2, 66a4 <__clzsi2+0x2c>)
    669c:	5c10      	ldrb	r0, [r2, r0]
    669e:	1840      	adds	r0, r0, r1
    66a0:	4770      	bx	lr
    66a2:	46c0      	nop			; (mov r8, r8)
    66a4:	02020304 	.word	0x02020304
    66a8:	01010101 	.word	0x01010101
	...
    66b4:	42000800 	.word	0x42000800
    66b8:	42000c00 	.word	0x42000c00
    66bc:	42001000 	.word	0x42001000
    66c0:	42001400 	.word	0x42001400
    66c4:	42001800 	.word	0x42001800
    66c8:	42001c00 	.word	0x42001c00
    66cc:	42002c00 	.word	0x42002c00
    66d0:	42003000 	.word	0x42003000
    66d4:	42003400 	.word	0x42003400
    66d8:	001c1c1b 	.word	0x001c1c1b
    66dc:	10000800 	.word	0x10000800
    66e0:	00002000 	.word	0x00002000
    66e4:	0c0b0a09 	.word	0x0c0b0a09
    66e8:	00000e0d 	.word	0x00000e0d
    66ec:	00001176 	.word	0x00001176
    66f0:	00001172 	.word	0x00001172
    66f4:	00001172 	.word	0x00001172
    66f8:	000011d0 	.word	0x000011d0
    66fc:	000011d0 	.word	0x000011d0
    6700:	0000118a 	.word	0x0000118a
    6704:	0000117c 	.word	0x0000117c
    6708:	00001190 	.word	0x00001190
    670c:	000011be 	.word	0x000011be
    6710:	0000125c 	.word	0x0000125c
    6714:	0000123c 	.word	0x0000123c
    6718:	0000123c 	.word	0x0000123c
    671c:	000012c8 	.word	0x000012c8
    6720:	0000124e 	.word	0x0000124e
    6724:	0000126a 	.word	0x0000126a
    6728:	00001240 	.word	0x00001240
    672c:	00001278 	.word	0x00001278
    6730:	000012b8 	.word	0x000012b8
    6734:	66253a41 	.word	0x66253a41
    6738:	00000020 	.word	0x00000020
    673c:	66253a42 	.word	0x66253a42
    6740:	00000020 	.word	0x00000020
    6744:	66253a43 	.word	0x66253a43
    6748:	0000000a 	.word	0x0000000a
    674c:	00000043 	.word	0x00000043

00006750 <_global_impure_ptr>:
    6750:	2000000c 00464e49 00666e69 004e414e     ... INF.inf.NAN.
    6760:	006e616e 31300030 35343332 39383736     nan.0.0123456789
    6770:	44434241 30004645 34333231 38373635     ABCDEF.012345678
    6780:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
    6790:	4e614e00 00000000                       .NaN....

00006798 <__sf_fake_stdin>:
	...

000067b8 <__sf_fake_stdout>:
	...

000067d8 <__sf_fake_stderr>:
	...
    67f8:	49534f50 002e0058                       POSIX...

00006800 <__mprec_tens>:
    6800:	00000000 3ff00000 00000000 40240000     .......?......$@
    6810:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    6820:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    6830:	00000000 412e8480 00000000 416312d0     .......A......cA
    6840:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    6850:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    6860:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    6870:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    6880:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    6890:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    68a0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    68b0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    68c0:	79d99db4 44ea7843                       ...yCx.D

000068c8 <__mprec_bigtens>:
    68c8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    68d8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    68e8:	7f73bf3c 75154fdd                       <.s..O.u

000068f0 <p05.5385>:
    68f0:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
    6900:	6c680020 6665004c 47464567 00000000      .hlL.efgEFG....
    6910:	00005124 00004ff2 000050f8 00004fe8     $Q...O...P...O..
    6920:	000050f8 00005102 000050f8 00004fe8     .P...Q...P...O..
    6930:	00004ff2 00004ff2 00005102 00004fe8     .O...O...Q...O..
    6940:	00004fde 00004fde 00004fde 00005354     .O...O...O..TS..
    6950:	0000596c 0000582c 0000582c 0000582a     lY..,X..,X..*X..
    6960:	00005944 00005944 00005936 0000582a     DY..DY..6Y..*X..
    6970:	00005944 00005936 00005944 0000582a     DY..6Y..DY..*X..
    6980:	0000594c 0000594c 0000594c 00005b4c     LY..LY..LY..L[..

00006990 <_init>:
    6990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6992:	46c0      	nop			; (mov r8, r8)
    6994:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6996:	bc08      	pop	{r3}
    6998:	469e      	mov	lr, r3
    699a:	4770      	bx	lr

0000699c <__init_array_start>:
    699c:	000000dd 	.word	0x000000dd

000069a0 <_fini>:
    69a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    69a2:	46c0      	nop			; (mov r8, r8)
    69a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    69a6:	bc08      	pop	{r3}
    69a8:	469e      	mov	lr, r3
    69aa:	4770      	bx	lr

000069ac <__fini_array_start>:
    69ac:	000000b5 	.word	0x000000b5
