
Ball_Beam_Control.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001f06  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000a  00800060  00001f06  00001f9a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000004  0080006a  0080006a  00001fa4  2**0
                  ALLOC
  3 .stab         0000174c  00000000  00000000  00001fa4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000d5b  00000000  00000000  000036f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000444b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000458b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000046fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006344  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000722f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00007fdc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000813c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  000083c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00008b97  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 20 07 	jmp	0xe40	; 0xe40 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e0       	ldi	r30, 0x06	; 6
      68:	ff e1       	ldi	r31, 0x1F	; 31
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 36       	cpi	r26, 0x6A	; 106
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e6       	ldi	r26, 0x6A	; 106
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 36       	cpi	r26, 0x6E	; 110
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <main>
      8a:	0c 94 81 0f 	jmp	0x1f02	; 0x1f02 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 4a 0f 	jmp	0x1e94	; 0x1e94 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 66 0f 	jmp	0x1ecc	; 0x1ecc <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 56 0f 	jmp	0x1eac	; 0x1eac <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 72 0f 	jmp	0x1ee4	; 0x1ee4 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 56 0f 	jmp	0x1eac	; 0x1eac <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 72 0f 	jmp	0x1ee4	; 0x1ee4 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 4a 0f 	jmp	0x1e94	; 0x1e94 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 66 0f 	jmp	0x1ecc	; 0x1ecc <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 56 0f 	jmp	0x1eac	; 0x1eac <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 72 0f 	jmp	0x1ee4	; 0x1ee4 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 56 0f 	jmp	0x1eac	; 0x1eac <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 72 0f 	jmp	0x1ee4	; 0x1ee4 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 56 0f 	jmp	0x1eac	; 0x1eac <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 72 0f 	jmp	0x1ee4	; 0x1ee4 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 5a 0f 	jmp	0x1eb4	; 0x1eb4 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 76 0f 	jmp	0x1eec	; 0x1eec <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <Mapping>:
static u16 *Global_u16Ptr =NULL;
static void (*Global_voidPtrFunc)(void) =NULL;
static u8 ADC_State=IDLE;


u32 Mapping (u32 Range1_max,u32 Range1_min,u32 Range2_max,u32 Range2_min,u32 Range1_reading){
     b46:	af 92       	push	r10
     b48:	bf 92       	push	r11
     b4a:	cf 92       	push	r12
     b4c:	df 92       	push	r13
     b4e:	ef 92       	push	r14
     b50:	ff 92       	push	r15
     b52:	0f 93       	push	r16
     b54:	1f 93       	push	r17
     b56:	df 93       	push	r29
     b58:	cf 93       	push	r28
     b5a:	cd b7       	in	r28, 0x3d	; 61
     b5c:	de b7       	in	r29, 0x3e	; 62
     b5e:	60 97       	sbiw	r28, 0x10	; 16
     b60:	0f b6       	in	r0, 0x3f	; 63
     b62:	f8 94       	cli
     b64:	de bf       	out	0x3e, r29	; 62
     b66:	0f be       	out	0x3f, r0	; 63
     b68:	cd bf       	out	0x3d, r28	; 61
     b6a:	69 83       	std	Y+1, r22	; 0x01
     b6c:	7a 83       	std	Y+2, r23	; 0x02
     b6e:	8b 83       	std	Y+3, r24	; 0x03
     b70:	9c 83       	std	Y+4, r25	; 0x04
     b72:	2d 83       	std	Y+5, r18	; 0x05
     b74:	3e 83       	std	Y+6, r19	; 0x06
     b76:	4f 83       	std	Y+7, r20	; 0x07
     b78:	58 87       	std	Y+8, r21	; 0x08
     b7a:	e9 86       	std	Y+9, r14	; 0x09
     b7c:	fa 86       	std	Y+10, r15	; 0x0a
     b7e:	0b 87       	std	Y+11, r16	; 0x0b
     b80:	1c 87       	std	Y+12, r17	; 0x0c
     b82:	ad 86       	std	Y+13, r10	; 0x0d
     b84:	be 86       	std	Y+14, r11	; 0x0e
     b86:	cf 86       	std	Y+15, r12	; 0x0f
     b88:	d8 8a       	std	Y+16, r13	; 0x10

	return (Range2_max-((Range2_max-Range2_min)*(Range1_max-Range1_reading)/(Range1_max-Range1_min)));
     b8a:	29 85       	ldd	r18, Y+9	; 0x09
     b8c:	3a 85       	ldd	r19, Y+10	; 0x0a
     b8e:	4b 85       	ldd	r20, Y+11	; 0x0b
     b90:	5c 85       	ldd	r21, Y+12	; 0x0c
     b92:	8d 85       	ldd	r24, Y+13	; 0x0d
     b94:	9e 85       	ldd	r25, Y+14	; 0x0e
     b96:	af 85       	ldd	r26, Y+15	; 0x0f
     b98:	b8 89       	ldd	r27, Y+16	; 0x10
     b9a:	79 01       	movw	r14, r18
     b9c:	8a 01       	movw	r16, r20
     b9e:	e8 1a       	sub	r14, r24
     ba0:	f9 0a       	sbc	r15, r25
     ba2:	0a 0b       	sbc	r16, r26
     ba4:	1b 0b       	sbc	r17, r27
     ba6:	29 81       	ldd	r18, Y+1	; 0x01
     ba8:	3a 81       	ldd	r19, Y+2	; 0x02
     baa:	4b 81       	ldd	r20, Y+3	; 0x03
     bac:	5c 81       	ldd	r21, Y+4	; 0x04
     bae:	8d 8d       	ldd	r24, Y+29	; 0x1d
     bb0:	9e 8d       	ldd	r25, Y+30	; 0x1e
     bb2:	af 8d       	ldd	r26, Y+31	; 0x1f
     bb4:	b8 a1       	ldd	r27, Y+32	; 0x20
     bb6:	28 1b       	sub	r18, r24
     bb8:	39 0b       	sbc	r19, r25
     bba:	4a 0b       	sbc	r20, r26
     bbc:	5b 0b       	sbc	r21, r27
     bbe:	c8 01       	movw	r24, r16
     bc0:	b7 01       	movw	r22, r14
     bc2:	0e 94 09 0f 	call	0x1e12	; 0x1e12 <__mulsi3>
     bc6:	7b 01       	movw	r14, r22
     bc8:	8c 01       	movw	r16, r24
     bca:	29 81       	ldd	r18, Y+1	; 0x01
     bcc:	3a 81       	ldd	r19, Y+2	; 0x02
     bce:	4b 81       	ldd	r20, Y+3	; 0x03
     bd0:	5c 81       	ldd	r21, Y+4	; 0x04
     bd2:	8d 81       	ldd	r24, Y+5	; 0x05
     bd4:	9e 81       	ldd	r25, Y+6	; 0x06
     bd6:	af 81       	ldd	r26, Y+7	; 0x07
     bd8:	b8 85       	ldd	r27, Y+8	; 0x08
     bda:	28 1b       	sub	r18, r24
     bdc:	39 0b       	sbc	r19, r25
     bde:	4a 0b       	sbc	r20, r26
     be0:	5b 0b       	sbc	r21, r27
     be2:	c8 01       	movw	r24, r16
     be4:	b7 01       	movw	r22, r14
     be6:	0e 94 28 0f 	call	0x1e50	; 0x1e50 <__udivmodsi4>
     bea:	da 01       	movw	r26, r20
     bec:	c9 01       	movw	r24, r18
     bee:	9c 01       	movw	r18, r24
     bf0:	ad 01       	movw	r20, r26
     bf2:	89 85       	ldd	r24, Y+9	; 0x09
     bf4:	9a 85       	ldd	r25, Y+10	; 0x0a
     bf6:	ab 85       	ldd	r26, Y+11	; 0x0b
     bf8:	bc 85       	ldd	r27, Y+12	; 0x0c
     bfa:	82 1b       	sub	r24, r18
     bfc:	93 0b       	sbc	r25, r19
     bfe:	a4 0b       	sbc	r26, r20
     c00:	b5 0b       	sbc	r27, r21
}
     c02:	bc 01       	movw	r22, r24
     c04:	cd 01       	movw	r24, r26
     c06:	60 96       	adiw	r28, 0x10	; 16
     c08:	0f b6       	in	r0, 0x3f	; 63
     c0a:	f8 94       	cli
     c0c:	de bf       	out	0x3e, r29	; 62
     c0e:	0f be       	out	0x3f, r0	; 63
     c10:	cd bf       	out	0x3d, r28	; 61
     c12:	cf 91       	pop	r28
     c14:	df 91       	pop	r29
     c16:	1f 91       	pop	r17
     c18:	0f 91       	pop	r16
     c1a:	ff 90       	pop	r15
     c1c:	ef 90       	pop	r14
     c1e:	df 90       	pop	r13
     c20:	cf 90       	pop	r12
     c22:	bf 90       	pop	r11
     c24:	af 90       	pop	r10
     c26:	08 95       	ret

00000c28 <ADC_voidInit>:


void ADC_voidInit(void)
{
     c28:	df 93       	push	r29
     c2a:	cf 93       	push	r28
     c2c:	cd b7       	in	r28, 0x3d	; 61
     c2e:	de b7       	in	r29, 0x3e	; 62

	//int or polling
	CLR_BIT(ADCSRA,ADCSRA_ADIE);
     c30:	a6 e2       	ldi	r26, 0x26	; 38
     c32:	b0 e0       	ldi	r27, 0x00	; 0
     c34:	e6 e2       	ldi	r30, 0x26	; 38
     c36:	f0 e0       	ldi	r31, 0x00	; 0
     c38:	80 81       	ld	r24, Z
     c3a:	87 7f       	andi	r24, 0xF7	; 247
     c3c:	8c 93       	st	X, r24
	//ref volt =AVCC
	SET_BIT(ADMUX,ADMUX_REFS0);
     c3e:	a7 e2       	ldi	r26, 0x27	; 39
     c40:	b0 e0       	ldi	r27, 0x00	; 0
     c42:	e7 e2       	ldi	r30, 0x27	; 39
     c44:	f0 e0       	ldi	r31, 0x00	; 0
     c46:	80 81       	ld	r24, Z
     c48:	80 64       	ori	r24, 0x40	; 64
     c4a:	8c 93       	st	X, r24
	CLR_BIT(ADMUX,ADMUX_REFS1);
     c4c:	a7 e2       	ldi	r26, 0x27	; 39
     c4e:	b0 e0       	ldi	r27, 0x00	; 0
     c50:	e7 e2       	ldi	r30, 0x27	; 39
     c52:	f0 e0       	ldi	r31, 0x00	; 0
     c54:	80 81       	ld	r24, Z
     c56:	8f 77       	andi	r24, 0x7F	; 127
     c58:	8c 93       	st	X, r24
	//10 bits or 8 bits
	CLR_BIT(ADMUX,ADMUX_ADLAR);
     c5a:	a7 e2       	ldi	r26, 0x27	; 39
     c5c:	b0 e0       	ldi	r27, 0x00	; 0
     c5e:	e7 e2       	ldi	r30, 0x27	; 39
     c60:	f0 e0       	ldi	r31, 0x00	; 0
     c62:	80 81       	ld	r24, Z
     c64:	8f 7d       	andi	r24, 0xDF	; 223
     c66:	8c 93       	st	X, r24
	//prescaler
	SET_BIT(ADCSRA,ADCSRA_ADPS0);
     c68:	a6 e2       	ldi	r26, 0x26	; 38
     c6a:	b0 e0       	ldi	r27, 0x00	; 0
     c6c:	e6 e2       	ldi	r30, 0x26	; 38
     c6e:	f0 e0       	ldi	r31, 0x00	; 0
     c70:	80 81       	ld	r24, Z
     c72:	81 60       	ori	r24, 0x01	; 1
     c74:	8c 93       	st	X, r24

	SET_BIT(ADCSRA,ADCSRA_ADPS1);
     c76:	a6 e2       	ldi	r26, 0x26	; 38
     c78:	b0 e0       	ldi	r27, 0x00	; 0
     c7a:	e6 e2       	ldi	r30, 0x26	; 38
     c7c:	f0 e0       	ldi	r31, 0x00	; 0
     c7e:	80 81       	ld	r24, Z
     c80:	82 60       	ori	r24, 0x02	; 2
     c82:	8c 93       	st	X, r24

	SET_BIT(ADCSRA,ADCSRA_ADPS2);
     c84:	a6 e2       	ldi	r26, 0x26	; 38
     c86:	b0 e0       	ldi	r27, 0x00	; 0
     c88:	e6 e2       	ldi	r30, 0x26	; 38
     c8a:	f0 e0       	ldi	r31, 0x00	; 0
     c8c:	80 81       	ld	r24, Z
     c8e:	84 60       	ori	r24, 0x04	; 4
     c90:	8c 93       	st	X, r24
	//Enable
	SET_BIT(ADCSRA,ADCSRA_ADEN);
     c92:	a6 e2       	ldi	r26, 0x26	; 38
     c94:	b0 e0       	ldi	r27, 0x00	; 0
     c96:	e6 e2       	ldi	r30, 0x26	; 38
     c98:	f0 e0       	ldi	r31, 0x00	; 0
     c9a:	80 81       	ld	r24, Z
     c9c:	80 68       	ori	r24, 0x80	; 128
     c9e:	8c 93       	st	X, r24

}
     ca0:	cf 91       	pop	r28
     ca2:	df 91       	pop	r29
     ca4:	08 95       	ret

00000ca6 <ADC_u16GetChannelReadingSunch>:
Std_err_e ADC_u16GetChannelReadingSunch(u8 Copy_u8ChannelNum , u16 *Copy_u16Reading)
{
     ca6:	df 93       	push	r29
     ca8:	cf 93       	push	r28
     caa:	cd b7       	in	r28, 0x3d	; 61
     cac:	de b7       	in	r29, 0x3e	; 62
     cae:	28 97       	sbiw	r28, 0x08	; 8
     cb0:	0f b6       	in	r0, 0x3f	; 63
     cb2:	f8 94       	cli
     cb4:	de bf       	out	0x3e, r29	; 62
     cb6:	0f be       	out	0x3f, r0	; 63
     cb8:	cd bf       	out	0x3d, r28	; 61
     cba:	8e 83       	std	Y+6, r24	; 0x06
     cbc:	78 87       	std	Y+8, r23	; 0x08
     cbe:	6f 83       	std	Y+7, r22	; 0x07
	Std_err_e Local_e_ErrStatus = OK;
     cc0:	1d 82       	std	Y+5, r1	; 0x05
	u32 Local_u32Counter=0;
     cc2:	19 82       	std	Y+1, r1	; 0x01
     cc4:	1a 82       	std	Y+2, r1	; 0x02
     cc6:	1b 82       	std	Y+3, r1	; 0x03
     cc8:	1c 82       	std	Y+4, r1	; 0x04
	//Set Channel
	if(NULL != Copy_u16Reading){
     cca:	8f 81       	ldd	r24, Y+7	; 0x07
     ccc:	98 85       	ldd	r25, Y+8	; 0x08
     cce:	00 97       	sbiw	r24, 0x00	; 0
     cd0:	09 f4       	brne	.+2      	; 0xcd4 <ADC_u16GetChannelReadingSunch+0x2e>
     cd2:	58 c0       	rjmp	.+176    	; 0xd84 <ADC_u16GetChannelReadingSunch+0xde>
		ADMUX&=0b11100000;
     cd4:	a7 e2       	ldi	r26, 0x27	; 39
     cd6:	b0 e0       	ldi	r27, 0x00	; 0
     cd8:	e7 e2       	ldi	r30, 0x27	; 39
     cda:	f0 e0       	ldi	r31, 0x00	; 0
     cdc:	80 81       	ld	r24, Z
     cde:	80 7e       	andi	r24, 0xE0	; 224
     ce0:	8c 93       	st	X, r24
		ADMUX|=Copy_u8ChannelNum;
     ce2:	a7 e2       	ldi	r26, 0x27	; 39
     ce4:	b0 e0       	ldi	r27, 0x00	; 0
     ce6:	e7 e2       	ldi	r30, 0x27	; 39
     ce8:	f0 e0       	ldi	r31, 0x00	; 0
     cea:	90 81       	ld	r25, Z
     cec:	8e 81       	ldd	r24, Y+6	; 0x06
     cee:	89 2b       	or	r24, r25
     cf0:	8c 93       	st	X, r24
		//Start Conversion
		SET_BIT(ADCSRA,ADCSRA_ADSC);
     cf2:	a6 e2       	ldi	r26, 0x26	; 38
     cf4:	b0 e0       	ldi	r27, 0x00	; 0
     cf6:	e6 e2       	ldi	r30, 0x26	; 38
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	80 81       	ld	r24, Z
     cfc:	80 64       	ori	r24, 0x40	; 64
     cfe:	8c 93       	st	X, r24
     d00:	0b c0       	rjmp	.+22     	; 0xd18 <ADC_u16GetChannelReadingSunch+0x72>
		//POLLING
		while((GET_BIT(ADCSRA,ADCSRA_ADIF)==0) && (Local_u32Counter < 50000)){
			Local_u32Counter++;
     d02:	89 81       	ldd	r24, Y+1	; 0x01
     d04:	9a 81       	ldd	r25, Y+2	; 0x02
     d06:	ab 81       	ldd	r26, Y+3	; 0x03
     d08:	bc 81       	ldd	r27, Y+4	; 0x04
     d0a:	01 96       	adiw	r24, 0x01	; 1
     d0c:	a1 1d       	adc	r26, r1
     d0e:	b1 1d       	adc	r27, r1
     d10:	89 83       	std	Y+1, r24	; 0x01
     d12:	9a 83       	std	Y+2, r25	; 0x02
     d14:	ab 83       	std	Y+3, r26	; 0x03
     d16:	bc 83       	std	Y+4, r27	; 0x04
		ADMUX&=0b11100000;
		ADMUX|=Copy_u8ChannelNum;
		//Start Conversion
		SET_BIT(ADCSRA,ADCSRA_ADSC);
		//POLLING
		while((GET_BIT(ADCSRA,ADCSRA_ADIF)==0) && (Local_u32Counter < 50000)){
     d18:	e6 e2       	ldi	r30, 0x26	; 38
     d1a:	f0 e0       	ldi	r31, 0x00	; 0
     d1c:	80 81       	ld	r24, Z
     d1e:	82 95       	swap	r24
     d20:	8f 70       	andi	r24, 0x0F	; 15
     d22:	88 2f       	mov	r24, r24
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	81 70       	andi	r24, 0x01	; 1
     d28:	90 70       	andi	r25, 0x00	; 0
     d2a:	00 97       	sbiw	r24, 0x00	; 0
     d2c:	61 f4       	brne	.+24     	; 0xd46 <ADC_u16GetChannelReadingSunch+0xa0>
     d2e:	89 81       	ldd	r24, Y+1	; 0x01
     d30:	9a 81       	ldd	r25, Y+2	; 0x02
     d32:	ab 81       	ldd	r26, Y+3	; 0x03
     d34:	bc 81       	ldd	r27, Y+4	; 0x04
     d36:	80 35       	cpi	r24, 0x50	; 80
     d38:	23 ec       	ldi	r18, 0xC3	; 195
     d3a:	92 07       	cpc	r25, r18
     d3c:	20 e0       	ldi	r18, 0x00	; 0
     d3e:	a2 07       	cpc	r26, r18
     d40:	20 e0       	ldi	r18, 0x00	; 0
     d42:	b2 07       	cpc	r27, r18
     d44:	f0 f2       	brcs	.-68     	; 0xd02 <ADC_u16GetChannelReadingSunch+0x5c>
			Local_u32Counter++;
		}
		if(Local_u32Counter == 50000)
     d46:	89 81       	ldd	r24, Y+1	; 0x01
     d48:	9a 81       	ldd	r25, Y+2	; 0x02
     d4a:	ab 81       	ldd	r26, Y+3	; 0x03
     d4c:	bc 81       	ldd	r27, Y+4	; 0x04
     d4e:	80 35       	cpi	r24, 0x50	; 80
     d50:	23 ec       	ldi	r18, 0xC3	; 195
     d52:	92 07       	cpc	r25, r18
     d54:	20 e0       	ldi	r18, 0x00	; 0
     d56:	a2 07       	cpc	r26, r18
     d58:	20 e0       	ldi	r18, 0x00	; 0
     d5a:	b2 07       	cpc	r27, r18
     d5c:	19 f4       	brne	.+6      	; 0xd64 <ADC_u16GetChannelReadingSunch+0xbe>
		{
			Local_e_ErrStatus = 1;
     d5e:	81 e0       	ldi	r24, 0x01	; 1
     d60:	8d 83       	std	Y+5, r24	; 0x05
     d62:	12 c0       	rjmp	.+36     	; 0xd88 <ADC_u16GetChannelReadingSunch+0xe2>
		}
		else
		{
			SET_BIT(ADCSRA,ADCSRA_ADIF);
     d64:	a6 e2       	ldi	r26, 0x26	; 38
     d66:	b0 e0       	ldi	r27, 0x00	; 0
     d68:	e6 e2       	ldi	r30, 0x26	; 38
     d6a:	f0 e0       	ldi	r31, 0x00	; 0
     d6c:	80 81       	ld	r24, Z
     d6e:	80 61       	ori	r24, 0x10	; 16
     d70:	8c 93       	st	X, r24
            *Copy_u16Reading = ADC;
     d72:	e4 e2       	ldi	r30, 0x24	; 36
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	80 81       	ld	r24, Z
     d78:	91 81       	ldd	r25, Z+1	; 0x01
     d7a:	ef 81       	ldd	r30, Y+7	; 0x07
     d7c:	f8 85       	ldd	r31, Y+8	; 0x08
     d7e:	91 83       	std	Z+1, r25	; 0x01
     d80:	80 83       	st	Z, r24
     d82:	02 c0       	rjmp	.+4      	; 0xd88 <ADC_u16GetChannelReadingSunch+0xe2>
		}
	}
	else{
		Local_e_ErrStatus =NOK;
     d84:	81 e0       	ldi	r24, 0x01	; 1
     d86:	8d 83       	std	Y+5, r24	; 0x05
	}

	return Local_e_ErrStatus;
     d88:	8d 81       	ldd	r24, Y+5	; 0x05

}
     d8a:	28 96       	adiw	r28, 0x08	; 8
     d8c:	0f b6       	in	r0, 0x3f	; 63
     d8e:	f8 94       	cli
     d90:	de bf       	out	0x3e, r29	; 62
     d92:	0f be       	out	0x3f, r0	; 63
     d94:	cd bf       	out	0x3d, r28	; 61
     d96:	cf 91       	pop	r28
     d98:	df 91       	pop	r29
     d9a:	08 95       	ret

00000d9c <ADC_u16GetChannelReadingASunch>:
Std_err_e ADC_u16GetChannelReadingASunch(u8 Copy_u8ChannelNum , u16 *Copy_u16Reading ,void(*PtrFuncNot)(void))
{
     d9c:	df 93       	push	r29
     d9e:	cf 93       	push	r28
     da0:	00 d0       	rcall	.+0      	; 0xda2 <ADC_u16GetChannelReadingASunch+0x6>
     da2:	00 d0       	rcall	.+0      	; 0xda4 <ADC_u16GetChannelReadingASunch+0x8>
     da4:	00 d0       	rcall	.+0      	; 0xda6 <ADC_u16GetChannelReadingASunch+0xa>
     da6:	cd b7       	in	r28, 0x3d	; 61
     da8:	de b7       	in	r29, 0x3e	; 62
     daa:	8a 83       	std	Y+2, r24	; 0x02
     dac:	7c 83       	std	Y+4, r23	; 0x04
     dae:	6b 83       	std	Y+3, r22	; 0x03
     db0:	5e 83       	std	Y+6, r21	; 0x06
     db2:	4d 83       	std	Y+5, r20	; 0x05
	Std_err_e Local_e_ErrStatus = OK;
     db4:	19 82       	std	Y+1, r1	; 0x01
	if(ADC_State==IDLE){
     db6:	80 91 68 00 	lds	r24, 0x0068
     dba:	81 30       	cpi	r24, 0x01	; 1
     dbc:	b9 f5       	brne	.+110    	; 0xe2c <ADC_u16GetChannelReadingASunch+0x90>
		if((NULL != Copy_u16Reading) && (NULL != PtrFuncNot))
     dbe:	8b 81       	ldd	r24, Y+3	; 0x03
     dc0:	9c 81       	ldd	r25, Y+4	; 0x04
     dc2:	00 97       	sbiw	r24, 0x00	; 0
     dc4:	89 f1       	breq	.+98     	; 0xe28 <ADC_u16GetChannelReadingASunch+0x8c>
     dc6:	8d 81       	ldd	r24, Y+5	; 0x05
     dc8:	9e 81       	ldd	r25, Y+6	; 0x06
     dca:	00 97       	sbiw	r24, 0x00	; 0
     dcc:	69 f1       	breq	.+90     	; 0xe28 <ADC_u16GetChannelReadingASunch+0x8c>
		{
			ADC_State = BUSY;
     dce:	82 e0       	ldi	r24, 0x02	; 2
     dd0:	80 93 68 00 	sts	0x0068, r24
			Global_u16Ptr = Copy_u16Reading;
     dd4:	8b 81       	ldd	r24, Y+3	; 0x03
     dd6:	9c 81       	ldd	r25, Y+4	; 0x04
     dd8:	90 93 6b 00 	sts	0x006B, r25
     ddc:	80 93 6a 00 	sts	0x006A, r24
			Global_voidPtrFunc = PtrFuncNot;
     de0:	8d 81       	ldd	r24, Y+5	; 0x05
     de2:	9e 81       	ldd	r25, Y+6	; 0x06
     de4:	90 93 6d 00 	sts	0x006D, r25
     de8:	80 93 6c 00 	sts	0x006C, r24
			ADMUX&=0b11100000;
     dec:	a7 e2       	ldi	r26, 0x27	; 39
     dee:	b0 e0       	ldi	r27, 0x00	; 0
     df0:	e7 e2       	ldi	r30, 0x27	; 39
     df2:	f0 e0       	ldi	r31, 0x00	; 0
     df4:	80 81       	ld	r24, Z
     df6:	80 7e       	andi	r24, 0xE0	; 224
     df8:	8c 93       	st	X, r24
			ADMUX|=Copy_u8ChannelNum;
     dfa:	a7 e2       	ldi	r26, 0x27	; 39
     dfc:	b0 e0       	ldi	r27, 0x00	; 0
     dfe:	e7 e2       	ldi	r30, 0x27	; 39
     e00:	f0 e0       	ldi	r31, 0x00	; 0
     e02:	90 81       	ld	r25, Z
     e04:	8a 81       	ldd	r24, Y+2	; 0x02
     e06:	89 2b       	or	r24, r25
     e08:	8c 93       	st	X, r24
			//Start Conversion
			SET_BIT(ADCSRA,ADCSRA_ADSC);
     e0a:	a6 e2       	ldi	r26, 0x26	; 38
     e0c:	b0 e0       	ldi	r27, 0x00	; 0
     e0e:	e6 e2       	ldi	r30, 0x26	; 38
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	80 81       	ld	r24, Z
     e14:	80 64       	ori	r24, 0x40	; 64
     e16:	8c 93       	st	X, r24
			SET_BIT(ADCSRA,ADCSRA_ADIE);
     e18:	a6 e2       	ldi	r26, 0x26	; 38
     e1a:	b0 e0       	ldi	r27, 0x00	; 0
     e1c:	e6 e2       	ldi	r30, 0x26	; 38
     e1e:	f0 e0       	ldi	r31, 0x00	; 0
     e20:	80 81       	ld	r24, Z
     e22:	88 60       	ori	r24, 0x08	; 8
     e24:	8c 93       	st	X, r24
     e26:	02 c0       	rjmp	.+4      	; 0xe2c <ADC_u16GetChannelReadingASunch+0x90>
		}
		else{
			Local_e_ErrStatus = NOK;
     e28:	81 e0       	ldi	r24, 0x01	; 1
     e2a:	89 83       	std	Y+1, r24	; 0x01
		}
	}

	return Local_e_ErrStatus;
     e2c:	89 81       	ldd	r24, Y+1	; 0x01
}
     e2e:	26 96       	adiw	r28, 0x06	; 6
     e30:	0f b6       	in	r0, 0x3f	; 63
     e32:	f8 94       	cli
     e34:	de bf       	out	0x3e, r29	; 62
     e36:	0f be       	out	0x3f, r0	; 63
     e38:	cd bf       	out	0x3d, r28	; 61
     e3a:	cf 91       	pop	r28
     e3c:	df 91       	pop	r29
     e3e:	08 95       	ret

00000e40 <__vector_16>:
void __vector_16(void)  __attribute__((signal));
void __vector_16(void)
{
     e40:	1f 92       	push	r1
     e42:	0f 92       	push	r0
     e44:	0f b6       	in	r0, 0x3f	; 63
     e46:	0f 92       	push	r0
     e48:	11 24       	eor	r1, r1
     e4a:	2f 93       	push	r18
     e4c:	3f 93       	push	r19
     e4e:	4f 93       	push	r20
     e50:	5f 93       	push	r21
     e52:	6f 93       	push	r22
     e54:	7f 93       	push	r23
     e56:	8f 93       	push	r24
     e58:	9f 93       	push	r25
     e5a:	af 93       	push	r26
     e5c:	bf 93       	push	r27
     e5e:	ef 93       	push	r30
     e60:	ff 93       	push	r31
     e62:	df 93       	push	r29
     e64:	cf 93       	push	r28
     e66:	cd b7       	in	r28, 0x3d	; 61
     e68:	de b7       	in	r29, 0x3e	; 62
	ADC_State = IDLE;
     e6a:	81 e0       	ldi	r24, 0x01	; 1
     e6c:	80 93 68 00 	sts	0x0068, r24
	Global_u16Ptr =ADC;
     e70:	e4 e2       	ldi	r30, 0x24	; 36
     e72:	f0 e0       	ldi	r31, 0x00	; 0
     e74:	80 81       	ld	r24, Z
     e76:	91 81       	ldd	r25, Z+1	; 0x01
     e78:	90 93 6b 00 	sts	0x006B, r25
     e7c:	80 93 6a 00 	sts	0x006A, r24

	Global_voidPtrFunc();
     e80:	e0 91 6c 00 	lds	r30, 0x006C
     e84:	f0 91 6d 00 	lds	r31, 0x006D
     e88:	09 95       	icall

	CLR_BIT(ADCSRA ,ADCSRA_ADIE);
     e8a:	a6 e2       	ldi	r26, 0x26	; 38
     e8c:	b0 e0       	ldi	r27, 0x00	; 0
     e8e:	e6 e2       	ldi	r30, 0x26	; 38
     e90:	f0 e0       	ldi	r31, 0x00	; 0
     e92:	80 81       	ld	r24, Z
     e94:	87 7f       	andi	r24, 0xF7	; 247
     e96:	8c 93       	st	X, r24
}
     e98:	cf 91       	pop	r28
     e9a:	df 91       	pop	r29
     e9c:	ff 91       	pop	r31
     e9e:	ef 91       	pop	r30
     ea0:	bf 91       	pop	r27
     ea2:	af 91       	pop	r26
     ea4:	9f 91       	pop	r25
     ea6:	8f 91       	pop	r24
     ea8:	7f 91       	pop	r23
     eaa:	6f 91       	pop	r22
     eac:	5f 91       	pop	r21
     eae:	4f 91       	pop	r20
     eb0:	3f 91       	pop	r19
     eb2:	2f 91       	pop	r18
     eb4:	0f 90       	pop	r0
     eb6:	0f be       	out	0x3f, r0	; 63
     eb8:	0f 90       	pop	r0
     eba:	1f 90       	pop	r1
     ebc:	18 95       	reti

00000ebe <CLCD_voidSendData>:
#include "CLCD_config.h"

#include <util/delay.h>


static void CLCD_voidSendData(u8 Copy_u8Data){
     ebe:	df 93       	push	r29
     ec0:	cf 93       	push	r28
     ec2:	cd b7       	in	r28, 0x3d	; 61
     ec4:	de b7       	in	r29, 0x3e	; 62
     ec6:	2f 97       	sbiw	r28, 0x0f	; 15
     ec8:	0f b6       	in	r0, 0x3f	; 63
     eca:	f8 94       	cli
     ecc:	de bf       	out	0x3e, r29	; 62
     ece:	0f be       	out	0x3f, r0	; 63
     ed0:	cd bf       	out	0x3d, r28	; 61
     ed2:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_voidSetPinValue(CTRL_PORT,RS,PIN_HIGH);
     ed4:	83 e0       	ldi	r24, 0x03	; 3
     ed6:	63 e0       	ldi	r22, 0x03	; 3
     ed8:	41 e0       	ldi	r20, 0x01	; 1
     eda:	0e 94 a6 0c 	call	0x194c	; 0x194c <DIO_voidSetPinValue>
	DIO_voidSetPinValue(CTRL_PORT,RW,PIN_LOW);
     ede:	83 e0       	ldi	r24, 0x03	; 3
     ee0:	64 e0       	ldi	r22, 0x04	; 4
     ee2:	40 e0       	ldi	r20, 0x00	; 0
     ee4:	0e 94 a6 0c 	call	0x194c	; 0x194c <DIO_voidSetPinValue>
	DIO_voidSetPortValue(DATA_PORT,Copy_u8Data);
     ee8:	82 e0       	ldi	r24, 0x02	; 2
     eea:	6f 85       	ldd	r22, Y+15	; 0x0f
     eec:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <DIO_voidSetPortValue>
	DIO_voidSetPinValue(CTRL_PORT,EN, PIN_HIGH);
     ef0:	83 e0       	ldi	r24, 0x03	; 3
     ef2:	62 e0       	ldi	r22, 0x02	; 2
     ef4:	41 e0       	ldi	r20, 0x01	; 1
     ef6:	0e 94 a6 0c 	call	0x194c	; 0x194c <DIO_voidSetPinValue>
     efa:	80 e0       	ldi	r24, 0x00	; 0
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	a0 e8       	ldi	r26, 0x80	; 128
     f00:	bf e3       	ldi	r27, 0x3F	; 63
     f02:	8b 87       	std	Y+11, r24	; 0x0b
     f04:	9c 87       	std	Y+12, r25	; 0x0c
     f06:	ad 87       	std	Y+13, r26	; 0x0d
     f08:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f0a:	6b 85       	ldd	r22, Y+11	; 0x0b
     f0c:	7c 85       	ldd	r23, Y+12	; 0x0c
     f0e:	8d 85       	ldd	r24, Y+13	; 0x0d
     f10:	9e 85       	ldd	r25, Y+14	; 0x0e
     f12:	20 e0       	ldi	r18, 0x00	; 0
     f14:	30 e0       	ldi	r19, 0x00	; 0
     f16:	4a ef       	ldi	r20, 0xFA	; 250
     f18:	54 e4       	ldi	r21, 0x44	; 68
     f1a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f1e:	dc 01       	movw	r26, r24
     f20:	cb 01       	movw	r24, r22
     f22:	8f 83       	std	Y+7, r24	; 0x07
     f24:	98 87       	std	Y+8, r25	; 0x08
     f26:	a9 87       	std	Y+9, r26	; 0x09
     f28:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     f2a:	6f 81       	ldd	r22, Y+7	; 0x07
     f2c:	78 85       	ldd	r23, Y+8	; 0x08
     f2e:	89 85       	ldd	r24, Y+9	; 0x09
     f30:	9a 85       	ldd	r25, Y+10	; 0x0a
     f32:	20 e0       	ldi	r18, 0x00	; 0
     f34:	30 e0       	ldi	r19, 0x00	; 0
     f36:	40 e8       	ldi	r20, 0x80	; 128
     f38:	5f e3       	ldi	r21, 0x3F	; 63
     f3a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f3e:	88 23       	and	r24, r24
     f40:	2c f4       	brge	.+10     	; 0xf4c <CLCD_voidSendData+0x8e>
		__ticks = 1;
     f42:	81 e0       	ldi	r24, 0x01	; 1
     f44:	90 e0       	ldi	r25, 0x00	; 0
     f46:	9e 83       	std	Y+6, r25	; 0x06
     f48:	8d 83       	std	Y+5, r24	; 0x05
     f4a:	3f c0       	rjmp	.+126    	; 0xfca <CLCD_voidSendData+0x10c>
	else if (__tmp > 65535)
     f4c:	6f 81       	ldd	r22, Y+7	; 0x07
     f4e:	78 85       	ldd	r23, Y+8	; 0x08
     f50:	89 85       	ldd	r24, Y+9	; 0x09
     f52:	9a 85       	ldd	r25, Y+10	; 0x0a
     f54:	20 e0       	ldi	r18, 0x00	; 0
     f56:	3f ef       	ldi	r19, 0xFF	; 255
     f58:	4f e7       	ldi	r20, 0x7F	; 127
     f5a:	57 e4       	ldi	r21, 0x47	; 71
     f5c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     f60:	18 16       	cp	r1, r24
     f62:	4c f5       	brge	.+82     	; 0xfb6 <CLCD_voidSendData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f64:	6b 85       	ldd	r22, Y+11	; 0x0b
     f66:	7c 85       	ldd	r23, Y+12	; 0x0c
     f68:	8d 85       	ldd	r24, Y+13	; 0x0d
     f6a:	9e 85       	ldd	r25, Y+14	; 0x0e
     f6c:	20 e0       	ldi	r18, 0x00	; 0
     f6e:	30 e0       	ldi	r19, 0x00	; 0
     f70:	40 e2       	ldi	r20, 0x20	; 32
     f72:	51 e4       	ldi	r21, 0x41	; 65
     f74:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f78:	dc 01       	movw	r26, r24
     f7a:	cb 01       	movw	r24, r22
     f7c:	bc 01       	movw	r22, r24
     f7e:	cd 01       	movw	r24, r26
     f80:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f84:	dc 01       	movw	r26, r24
     f86:	cb 01       	movw	r24, r22
     f88:	9e 83       	std	Y+6, r25	; 0x06
     f8a:	8d 83       	std	Y+5, r24	; 0x05
     f8c:	0f c0       	rjmp	.+30     	; 0xfac <CLCD_voidSendData+0xee>
     f8e:	88 ec       	ldi	r24, 0xC8	; 200
     f90:	90 e0       	ldi	r25, 0x00	; 0
     f92:	9c 83       	std	Y+4, r25	; 0x04
     f94:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     f96:	8b 81       	ldd	r24, Y+3	; 0x03
     f98:	9c 81       	ldd	r25, Y+4	; 0x04
     f9a:	01 97       	sbiw	r24, 0x01	; 1
     f9c:	f1 f7       	brne	.-4      	; 0xf9a <CLCD_voidSendData+0xdc>
     f9e:	9c 83       	std	Y+4, r25	; 0x04
     fa0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     fa2:	8d 81       	ldd	r24, Y+5	; 0x05
     fa4:	9e 81       	ldd	r25, Y+6	; 0x06
     fa6:	01 97       	sbiw	r24, 0x01	; 1
     fa8:	9e 83       	std	Y+6, r25	; 0x06
     faa:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     fac:	8d 81       	ldd	r24, Y+5	; 0x05
     fae:	9e 81       	ldd	r25, Y+6	; 0x06
     fb0:	00 97       	sbiw	r24, 0x00	; 0
     fb2:	69 f7       	brne	.-38     	; 0xf8e <CLCD_voidSendData+0xd0>
     fb4:	14 c0       	rjmp	.+40     	; 0xfde <CLCD_voidSendData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fb6:	6f 81       	ldd	r22, Y+7	; 0x07
     fb8:	78 85       	ldd	r23, Y+8	; 0x08
     fba:	89 85       	ldd	r24, Y+9	; 0x09
     fbc:	9a 85       	ldd	r25, Y+10	; 0x0a
     fbe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fc2:	dc 01       	movw	r26, r24
     fc4:	cb 01       	movw	r24, r22
     fc6:	9e 83       	std	Y+6, r25	; 0x06
     fc8:	8d 83       	std	Y+5, r24	; 0x05
     fca:	8d 81       	ldd	r24, Y+5	; 0x05
     fcc:	9e 81       	ldd	r25, Y+6	; 0x06
     fce:	9a 83       	std	Y+2, r25	; 0x02
     fd0:	89 83       	std	Y+1, r24	; 0x01
     fd2:	89 81       	ldd	r24, Y+1	; 0x01
     fd4:	9a 81       	ldd	r25, Y+2	; 0x02
     fd6:	01 97       	sbiw	r24, 0x01	; 1
     fd8:	f1 f7       	brne	.-4      	; 0xfd6 <CLCD_voidSendData+0x118>
     fda:	9a 83       	std	Y+2, r25	; 0x02
     fdc:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	DIO_voidSetPinValue(CTRL_PORT,EN,PIN_LOW);
     fde:	83 e0       	ldi	r24, 0x03	; 3
     fe0:	62 e0       	ldi	r22, 0x02	; 2
     fe2:	40 e0       	ldi	r20, 0x00	; 0
     fe4:	0e 94 a6 0c 	call	0x194c	; 0x194c <DIO_voidSetPinValue>
}
     fe8:	2f 96       	adiw	r28, 0x0f	; 15
     fea:	0f b6       	in	r0, 0x3f	; 63
     fec:	f8 94       	cli
     fee:	de bf       	out	0x3e, r29	; 62
     ff0:	0f be       	out	0x3f, r0	; 63
     ff2:	cd bf       	out	0x3d, r28	; 61
     ff4:	cf 91       	pop	r28
     ff6:	df 91       	pop	r29
     ff8:	08 95       	ret

00000ffa <CLCD_voidSendCmd>:
static void CLCD_voidSendCmd(u8 Copy_u8Cmd){
     ffa:	df 93       	push	r29
     ffc:	cf 93       	push	r28
     ffe:	cd b7       	in	r28, 0x3d	; 61
    1000:	de b7       	in	r29, 0x3e	; 62
    1002:	2f 97       	sbiw	r28, 0x0f	; 15
    1004:	0f b6       	in	r0, 0x3f	; 63
    1006:	f8 94       	cli
    1008:	de bf       	out	0x3e, r29	; 62
    100a:	0f be       	out	0x3f, r0	; 63
    100c:	cd bf       	out	0x3d, r28	; 61
    100e:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_voidSetPinValue(CTRL_PORT,RS,PIN_LOW);
    1010:	83 e0       	ldi	r24, 0x03	; 3
    1012:	63 e0       	ldi	r22, 0x03	; 3
    1014:	40 e0       	ldi	r20, 0x00	; 0
    1016:	0e 94 a6 0c 	call	0x194c	; 0x194c <DIO_voidSetPinValue>
	DIO_voidSetPinValue(CTRL_PORT,RW,PIN_LOW);
    101a:	83 e0       	ldi	r24, 0x03	; 3
    101c:	64 e0       	ldi	r22, 0x04	; 4
    101e:	40 e0       	ldi	r20, 0x00	; 0
    1020:	0e 94 a6 0c 	call	0x194c	; 0x194c <DIO_voidSetPinValue>
	DIO_voidSetPortValue(DATA_PORT,Copy_u8Cmd);
    1024:	82 e0       	ldi	r24, 0x02	; 2
    1026:	6f 85       	ldd	r22, Y+15	; 0x0f
    1028:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <DIO_voidSetPortValue>
	DIO_voidSetPinValue(CTRL_PORT,EN, PIN_HIGH);
    102c:	83 e0       	ldi	r24, 0x03	; 3
    102e:	62 e0       	ldi	r22, 0x02	; 2
    1030:	41 e0       	ldi	r20, 0x01	; 1
    1032:	0e 94 a6 0c 	call	0x194c	; 0x194c <DIO_voidSetPinValue>
    1036:	80 e0       	ldi	r24, 0x00	; 0
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	a0 e8       	ldi	r26, 0x80	; 128
    103c:	bf e3       	ldi	r27, 0x3F	; 63
    103e:	8b 87       	std	Y+11, r24	; 0x0b
    1040:	9c 87       	std	Y+12, r25	; 0x0c
    1042:	ad 87       	std	Y+13, r26	; 0x0d
    1044:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1046:	6b 85       	ldd	r22, Y+11	; 0x0b
    1048:	7c 85       	ldd	r23, Y+12	; 0x0c
    104a:	8d 85       	ldd	r24, Y+13	; 0x0d
    104c:	9e 85       	ldd	r25, Y+14	; 0x0e
    104e:	20 e0       	ldi	r18, 0x00	; 0
    1050:	30 e0       	ldi	r19, 0x00	; 0
    1052:	4a ef       	ldi	r20, 0xFA	; 250
    1054:	54 e4       	ldi	r21, 0x44	; 68
    1056:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    105a:	dc 01       	movw	r26, r24
    105c:	cb 01       	movw	r24, r22
    105e:	8f 83       	std	Y+7, r24	; 0x07
    1060:	98 87       	std	Y+8, r25	; 0x08
    1062:	a9 87       	std	Y+9, r26	; 0x09
    1064:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1066:	6f 81       	ldd	r22, Y+7	; 0x07
    1068:	78 85       	ldd	r23, Y+8	; 0x08
    106a:	89 85       	ldd	r24, Y+9	; 0x09
    106c:	9a 85       	ldd	r25, Y+10	; 0x0a
    106e:	20 e0       	ldi	r18, 0x00	; 0
    1070:	30 e0       	ldi	r19, 0x00	; 0
    1072:	40 e8       	ldi	r20, 0x80	; 128
    1074:	5f e3       	ldi	r21, 0x3F	; 63
    1076:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    107a:	88 23       	and	r24, r24
    107c:	2c f4       	brge	.+10     	; 0x1088 <CLCD_voidSendCmd+0x8e>
		__ticks = 1;
    107e:	81 e0       	ldi	r24, 0x01	; 1
    1080:	90 e0       	ldi	r25, 0x00	; 0
    1082:	9e 83       	std	Y+6, r25	; 0x06
    1084:	8d 83       	std	Y+5, r24	; 0x05
    1086:	3f c0       	rjmp	.+126    	; 0x1106 <CLCD_voidSendCmd+0x10c>
	else if (__tmp > 65535)
    1088:	6f 81       	ldd	r22, Y+7	; 0x07
    108a:	78 85       	ldd	r23, Y+8	; 0x08
    108c:	89 85       	ldd	r24, Y+9	; 0x09
    108e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1090:	20 e0       	ldi	r18, 0x00	; 0
    1092:	3f ef       	ldi	r19, 0xFF	; 255
    1094:	4f e7       	ldi	r20, 0x7F	; 127
    1096:	57 e4       	ldi	r21, 0x47	; 71
    1098:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    109c:	18 16       	cp	r1, r24
    109e:	4c f5       	brge	.+82     	; 0x10f2 <CLCD_voidSendCmd+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10a0:	6b 85       	ldd	r22, Y+11	; 0x0b
    10a2:	7c 85       	ldd	r23, Y+12	; 0x0c
    10a4:	8d 85       	ldd	r24, Y+13	; 0x0d
    10a6:	9e 85       	ldd	r25, Y+14	; 0x0e
    10a8:	20 e0       	ldi	r18, 0x00	; 0
    10aa:	30 e0       	ldi	r19, 0x00	; 0
    10ac:	40 e2       	ldi	r20, 0x20	; 32
    10ae:	51 e4       	ldi	r21, 0x41	; 65
    10b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10b4:	dc 01       	movw	r26, r24
    10b6:	cb 01       	movw	r24, r22
    10b8:	bc 01       	movw	r22, r24
    10ba:	cd 01       	movw	r24, r26
    10bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10c0:	dc 01       	movw	r26, r24
    10c2:	cb 01       	movw	r24, r22
    10c4:	9e 83       	std	Y+6, r25	; 0x06
    10c6:	8d 83       	std	Y+5, r24	; 0x05
    10c8:	0f c0       	rjmp	.+30     	; 0x10e8 <CLCD_voidSendCmd+0xee>
    10ca:	88 ec       	ldi	r24, 0xC8	; 200
    10cc:	90 e0       	ldi	r25, 0x00	; 0
    10ce:	9c 83       	std	Y+4, r25	; 0x04
    10d0:	8b 83       	std	Y+3, r24	; 0x03
    10d2:	8b 81       	ldd	r24, Y+3	; 0x03
    10d4:	9c 81       	ldd	r25, Y+4	; 0x04
    10d6:	01 97       	sbiw	r24, 0x01	; 1
    10d8:	f1 f7       	brne	.-4      	; 0x10d6 <CLCD_voidSendCmd+0xdc>
    10da:	9c 83       	std	Y+4, r25	; 0x04
    10dc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    10de:	8d 81       	ldd	r24, Y+5	; 0x05
    10e0:	9e 81       	ldd	r25, Y+6	; 0x06
    10e2:	01 97       	sbiw	r24, 0x01	; 1
    10e4:	9e 83       	std	Y+6, r25	; 0x06
    10e6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    10e8:	8d 81       	ldd	r24, Y+5	; 0x05
    10ea:	9e 81       	ldd	r25, Y+6	; 0x06
    10ec:	00 97       	sbiw	r24, 0x00	; 0
    10ee:	69 f7       	brne	.-38     	; 0x10ca <CLCD_voidSendCmd+0xd0>
    10f0:	14 c0       	rjmp	.+40     	; 0x111a <CLCD_voidSendCmd+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    10f2:	6f 81       	ldd	r22, Y+7	; 0x07
    10f4:	78 85       	ldd	r23, Y+8	; 0x08
    10f6:	89 85       	ldd	r24, Y+9	; 0x09
    10f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    10fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10fe:	dc 01       	movw	r26, r24
    1100:	cb 01       	movw	r24, r22
    1102:	9e 83       	std	Y+6, r25	; 0x06
    1104:	8d 83       	std	Y+5, r24	; 0x05
    1106:	8d 81       	ldd	r24, Y+5	; 0x05
    1108:	9e 81       	ldd	r25, Y+6	; 0x06
    110a:	9a 83       	std	Y+2, r25	; 0x02
    110c:	89 83       	std	Y+1, r24	; 0x01
    110e:	89 81       	ldd	r24, Y+1	; 0x01
    1110:	9a 81       	ldd	r25, Y+2	; 0x02
    1112:	01 97       	sbiw	r24, 0x01	; 1
    1114:	f1 f7       	brne	.-4      	; 0x1112 <CLCD_voidSendCmd+0x118>
    1116:	9a 83       	std	Y+2, r25	; 0x02
    1118:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	DIO_voidSetPinValue(CTRL_PORT,EN,PIN_LOW);
    111a:	83 e0       	ldi	r24, 0x03	; 3
    111c:	62 e0       	ldi	r22, 0x02	; 2
    111e:	40 e0       	ldi	r20, 0x00	; 0
    1120:	0e 94 a6 0c 	call	0x194c	; 0x194c <DIO_voidSetPinValue>
}
    1124:	2f 96       	adiw	r28, 0x0f	; 15
    1126:	0f b6       	in	r0, 0x3f	; 63
    1128:	f8 94       	cli
    112a:	de bf       	out	0x3e, r29	; 62
    112c:	0f be       	out	0x3f, r0	; 63
    112e:	cd bf       	out	0x3d, r28	; 61
    1130:	cf 91       	pop	r28
    1132:	df 91       	pop	r29
    1134:	08 95       	ret

00001136 <CLCD_voidInit>:
void CLCD_voidInit(void){
    1136:	df 93       	push	r29
    1138:	cf 93       	push	r28
    113a:	cd b7       	in	r28, 0x3d	; 61
    113c:	de b7       	in	r29, 0x3e	; 62
    113e:	e8 97       	sbiw	r28, 0x38	; 56
    1140:	0f b6       	in	r0, 0x3f	; 63
    1142:	f8 94       	cli
    1144:	de bf       	out	0x3e, r29	; 62
    1146:	0f be       	out	0x3f, r0	; 63
    1148:	cd bf       	out	0x3d, r28	; 61
    114a:	80 e0       	ldi	r24, 0x00	; 0
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	a0 e2       	ldi	r26, 0x20	; 32
    1150:	b2 e4       	ldi	r27, 0x42	; 66
    1152:	8d ab       	std	Y+53, r24	; 0x35
    1154:	9e ab       	std	Y+54, r25	; 0x36
    1156:	af ab       	std	Y+55, r26	; 0x37
    1158:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    115a:	6d a9       	ldd	r22, Y+53	; 0x35
    115c:	7e a9       	ldd	r23, Y+54	; 0x36
    115e:	8f a9       	ldd	r24, Y+55	; 0x37
    1160:	98 ad       	ldd	r25, Y+56	; 0x38
    1162:	20 e0       	ldi	r18, 0x00	; 0
    1164:	30 e0       	ldi	r19, 0x00	; 0
    1166:	4a ef       	ldi	r20, 0xFA	; 250
    1168:	54 e4       	ldi	r21, 0x44	; 68
    116a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    116e:	dc 01       	movw	r26, r24
    1170:	cb 01       	movw	r24, r22
    1172:	89 ab       	std	Y+49, r24	; 0x31
    1174:	9a ab       	std	Y+50, r25	; 0x32
    1176:	ab ab       	std	Y+51, r26	; 0x33
    1178:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    117a:	69 a9       	ldd	r22, Y+49	; 0x31
    117c:	7a a9       	ldd	r23, Y+50	; 0x32
    117e:	8b a9       	ldd	r24, Y+51	; 0x33
    1180:	9c a9       	ldd	r25, Y+52	; 0x34
    1182:	20 e0       	ldi	r18, 0x00	; 0
    1184:	30 e0       	ldi	r19, 0x00	; 0
    1186:	40 e8       	ldi	r20, 0x80	; 128
    1188:	5f e3       	ldi	r21, 0x3F	; 63
    118a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    118e:	88 23       	and	r24, r24
    1190:	2c f4       	brge	.+10     	; 0x119c <CLCD_voidInit+0x66>
		__ticks = 1;
    1192:	81 e0       	ldi	r24, 0x01	; 1
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	98 ab       	std	Y+48, r25	; 0x30
    1198:	8f a7       	std	Y+47, r24	; 0x2f
    119a:	3f c0       	rjmp	.+126    	; 0x121a <CLCD_voidInit+0xe4>
	else if (__tmp > 65535)
    119c:	69 a9       	ldd	r22, Y+49	; 0x31
    119e:	7a a9       	ldd	r23, Y+50	; 0x32
    11a0:	8b a9       	ldd	r24, Y+51	; 0x33
    11a2:	9c a9       	ldd	r25, Y+52	; 0x34
    11a4:	20 e0       	ldi	r18, 0x00	; 0
    11a6:	3f ef       	ldi	r19, 0xFF	; 255
    11a8:	4f e7       	ldi	r20, 0x7F	; 127
    11aa:	57 e4       	ldi	r21, 0x47	; 71
    11ac:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    11b0:	18 16       	cp	r1, r24
    11b2:	4c f5       	brge	.+82     	; 0x1206 <CLCD_voidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    11b4:	6d a9       	ldd	r22, Y+53	; 0x35
    11b6:	7e a9       	ldd	r23, Y+54	; 0x36
    11b8:	8f a9       	ldd	r24, Y+55	; 0x37
    11ba:	98 ad       	ldd	r25, Y+56	; 0x38
    11bc:	20 e0       	ldi	r18, 0x00	; 0
    11be:	30 e0       	ldi	r19, 0x00	; 0
    11c0:	40 e2       	ldi	r20, 0x20	; 32
    11c2:	51 e4       	ldi	r21, 0x41	; 65
    11c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11c8:	dc 01       	movw	r26, r24
    11ca:	cb 01       	movw	r24, r22
    11cc:	bc 01       	movw	r22, r24
    11ce:	cd 01       	movw	r24, r26
    11d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11d4:	dc 01       	movw	r26, r24
    11d6:	cb 01       	movw	r24, r22
    11d8:	98 ab       	std	Y+48, r25	; 0x30
    11da:	8f a7       	std	Y+47, r24	; 0x2f
    11dc:	0f c0       	rjmp	.+30     	; 0x11fc <CLCD_voidInit+0xc6>
    11de:	88 ec       	ldi	r24, 0xC8	; 200
    11e0:	90 e0       	ldi	r25, 0x00	; 0
    11e2:	9e a7       	std	Y+46, r25	; 0x2e
    11e4:	8d a7       	std	Y+45, r24	; 0x2d
    11e6:	8d a5       	ldd	r24, Y+45	; 0x2d
    11e8:	9e a5       	ldd	r25, Y+46	; 0x2e
    11ea:	01 97       	sbiw	r24, 0x01	; 1
    11ec:	f1 f7       	brne	.-4      	; 0x11ea <CLCD_voidInit+0xb4>
    11ee:	9e a7       	std	Y+46, r25	; 0x2e
    11f0:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11f2:	8f a5       	ldd	r24, Y+47	; 0x2f
    11f4:	98 a9       	ldd	r25, Y+48	; 0x30
    11f6:	01 97       	sbiw	r24, 0x01	; 1
    11f8:	98 ab       	std	Y+48, r25	; 0x30
    11fa:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11fc:	8f a5       	ldd	r24, Y+47	; 0x2f
    11fe:	98 a9       	ldd	r25, Y+48	; 0x30
    1200:	00 97       	sbiw	r24, 0x00	; 0
    1202:	69 f7       	brne	.-38     	; 0x11de <CLCD_voidInit+0xa8>
    1204:	14 c0       	rjmp	.+40     	; 0x122e <CLCD_voidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1206:	69 a9       	ldd	r22, Y+49	; 0x31
    1208:	7a a9       	ldd	r23, Y+50	; 0x32
    120a:	8b a9       	ldd	r24, Y+51	; 0x33
    120c:	9c a9       	ldd	r25, Y+52	; 0x34
    120e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1212:	dc 01       	movw	r26, r24
    1214:	cb 01       	movw	r24, r22
    1216:	98 ab       	std	Y+48, r25	; 0x30
    1218:	8f a7       	std	Y+47, r24	; 0x2f
    121a:	8f a5       	ldd	r24, Y+47	; 0x2f
    121c:	98 a9       	ldd	r25, Y+48	; 0x30
    121e:	9c a7       	std	Y+44, r25	; 0x2c
    1220:	8b a7       	std	Y+43, r24	; 0x2b
    1222:	8b a5       	ldd	r24, Y+43	; 0x2b
    1224:	9c a5       	ldd	r25, Y+44	; 0x2c
    1226:	01 97       	sbiw	r24, 0x01	; 1
    1228:	f1 f7       	brne	.-4      	; 0x1226 <CLCD_voidInit+0xf0>
    122a:	9c a7       	std	Y+44, r25	; 0x2c
    122c:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(40);
	CLCD_voidSendCmd(0b00111000);
    122e:	88 e3       	ldi	r24, 0x38	; 56
    1230:	0e 94 fd 07 	call	0xffa	; 0xffa <CLCD_voidSendCmd>
    1234:	80 e0       	ldi	r24, 0x00	; 0
    1236:	90 e0       	ldi	r25, 0x00	; 0
    1238:	a0 e8       	ldi	r26, 0x80	; 128
    123a:	bf e3       	ldi	r27, 0x3F	; 63
    123c:	8f a3       	std	Y+39, r24	; 0x27
    123e:	98 a7       	std	Y+40, r25	; 0x28
    1240:	a9 a7       	std	Y+41, r26	; 0x29
    1242:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1244:	6f a1       	ldd	r22, Y+39	; 0x27
    1246:	78 a5       	ldd	r23, Y+40	; 0x28
    1248:	89 a5       	ldd	r24, Y+41	; 0x29
    124a:	9a a5       	ldd	r25, Y+42	; 0x2a
    124c:	20 e0       	ldi	r18, 0x00	; 0
    124e:	30 e0       	ldi	r19, 0x00	; 0
    1250:	4a ef       	ldi	r20, 0xFA	; 250
    1252:	54 e4       	ldi	r21, 0x44	; 68
    1254:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1258:	dc 01       	movw	r26, r24
    125a:	cb 01       	movw	r24, r22
    125c:	8b a3       	std	Y+35, r24	; 0x23
    125e:	9c a3       	std	Y+36, r25	; 0x24
    1260:	ad a3       	std	Y+37, r26	; 0x25
    1262:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1264:	6b a1       	ldd	r22, Y+35	; 0x23
    1266:	7c a1       	ldd	r23, Y+36	; 0x24
    1268:	8d a1       	ldd	r24, Y+37	; 0x25
    126a:	9e a1       	ldd	r25, Y+38	; 0x26
    126c:	20 e0       	ldi	r18, 0x00	; 0
    126e:	30 e0       	ldi	r19, 0x00	; 0
    1270:	40 e8       	ldi	r20, 0x80	; 128
    1272:	5f e3       	ldi	r21, 0x3F	; 63
    1274:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1278:	88 23       	and	r24, r24
    127a:	2c f4       	brge	.+10     	; 0x1286 <CLCD_voidInit+0x150>
		__ticks = 1;
    127c:	81 e0       	ldi	r24, 0x01	; 1
    127e:	90 e0       	ldi	r25, 0x00	; 0
    1280:	9a a3       	std	Y+34, r25	; 0x22
    1282:	89 a3       	std	Y+33, r24	; 0x21
    1284:	3f c0       	rjmp	.+126    	; 0x1304 <CLCD_voidInit+0x1ce>
	else if (__tmp > 65535)
    1286:	6b a1       	ldd	r22, Y+35	; 0x23
    1288:	7c a1       	ldd	r23, Y+36	; 0x24
    128a:	8d a1       	ldd	r24, Y+37	; 0x25
    128c:	9e a1       	ldd	r25, Y+38	; 0x26
    128e:	20 e0       	ldi	r18, 0x00	; 0
    1290:	3f ef       	ldi	r19, 0xFF	; 255
    1292:	4f e7       	ldi	r20, 0x7F	; 127
    1294:	57 e4       	ldi	r21, 0x47	; 71
    1296:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    129a:	18 16       	cp	r1, r24
    129c:	4c f5       	brge	.+82     	; 0x12f0 <CLCD_voidInit+0x1ba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    129e:	6f a1       	ldd	r22, Y+39	; 0x27
    12a0:	78 a5       	ldd	r23, Y+40	; 0x28
    12a2:	89 a5       	ldd	r24, Y+41	; 0x29
    12a4:	9a a5       	ldd	r25, Y+42	; 0x2a
    12a6:	20 e0       	ldi	r18, 0x00	; 0
    12a8:	30 e0       	ldi	r19, 0x00	; 0
    12aa:	40 e2       	ldi	r20, 0x20	; 32
    12ac:	51 e4       	ldi	r21, 0x41	; 65
    12ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12b2:	dc 01       	movw	r26, r24
    12b4:	cb 01       	movw	r24, r22
    12b6:	bc 01       	movw	r22, r24
    12b8:	cd 01       	movw	r24, r26
    12ba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12be:	dc 01       	movw	r26, r24
    12c0:	cb 01       	movw	r24, r22
    12c2:	9a a3       	std	Y+34, r25	; 0x22
    12c4:	89 a3       	std	Y+33, r24	; 0x21
    12c6:	0f c0       	rjmp	.+30     	; 0x12e6 <CLCD_voidInit+0x1b0>
    12c8:	88 ec       	ldi	r24, 0xC8	; 200
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	98 a3       	std	Y+32, r25	; 0x20
    12ce:	8f 8f       	std	Y+31, r24	; 0x1f
    12d0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    12d2:	98 a1       	ldd	r25, Y+32	; 0x20
    12d4:	01 97       	sbiw	r24, 0x01	; 1
    12d6:	f1 f7       	brne	.-4      	; 0x12d4 <CLCD_voidInit+0x19e>
    12d8:	98 a3       	std	Y+32, r25	; 0x20
    12da:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    12dc:	89 a1       	ldd	r24, Y+33	; 0x21
    12de:	9a a1       	ldd	r25, Y+34	; 0x22
    12e0:	01 97       	sbiw	r24, 0x01	; 1
    12e2:	9a a3       	std	Y+34, r25	; 0x22
    12e4:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    12e6:	89 a1       	ldd	r24, Y+33	; 0x21
    12e8:	9a a1       	ldd	r25, Y+34	; 0x22
    12ea:	00 97       	sbiw	r24, 0x00	; 0
    12ec:	69 f7       	brne	.-38     	; 0x12c8 <CLCD_voidInit+0x192>
    12ee:	14 c0       	rjmp	.+40     	; 0x1318 <CLCD_voidInit+0x1e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    12f0:	6b a1       	ldd	r22, Y+35	; 0x23
    12f2:	7c a1       	ldd	r23, Y+36	; 0x24
    12f4:	8d a1       	ldd	r24, Y+37	; 0x25
    12f6:	9e a1       	ldd	r25, Y+38	; 0x26
    12f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12fc:	dc 01       	movw	r26, r24
    12fe:	cb 01       	movw	r24, r22
    1300:	9a a3       	std	Y+34, r25	; 0x22
    1302:	89 a3       	std	Y+33, r24	; 0x21
    1304:	89 a1       	ldd	r24, Y+33	; 0x21
    1306:	9a a1       	ldd	r25, Y+34	; 0x22
    1308:	9e 8f       	std	Y+30, r25	; 0x1e
    130a:	8d 8f       	std	Y+29, r24	; 0x1d
    130c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    130e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1310:	01 97       	sbiw	r24, 0x01	; 1
    1312:	f1 f7       	brne	.-4      	; 0x1310 <CLCD_voidInit+0x1da>
    1314:	9e 8f       	std	Y+30, r25	; 0x1e
    1316:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
		CLCD_voidSendCmd(0b00001100);
    1318:	8c e0       	ldi	r24, 0x0C	; 12
    131a:	0e 94 fd 07 	call	0xffa	; 0xffa <CLCD_voidSendCmd>
    131e:	80 e0       	ldi	r24, 0x00	; 0
    1320:	90 e0       	ldi	r25, 0x00	; 0
    1322:	a0 e8       	ldi	r26, 0x80	; 128
    1324:	bf e3       	ldi	r27, 0x3F	; 63
    1326:	89 8f       	std	Y+25, r24	; 0x19
    1328:	9a 8f       	std	Y+26, r25	; 0x1a
    132a:	ab 8f       	std	Y+27, r26	; 0x1b
    132c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    132e:	69 8d       	ldd	r22, Y+25	; 0x19
    1330:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1332:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1334:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1336:	20 e0       	ldi	r18, 0x00	; 0
    1338:	30 e0       	ldi	r19, 0x00	; 0
    133a:	4a ef       	ldi	r20, 0xFA	; 250
    133c:	54 e4       	ldi	r21, 0x44	; 68
    133e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1342:	dc 01       	movw	r26, r24
    1344:	cb 01       	movw	r24, r22
    1346:	8d 8b       	std	Y+21, r24	; 0x15
    1348:	9e 8b       	std	Y+22, r25	; 0x16
    134a:	af 8b       	std	Y+23, r26	; 0x17
    134c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    134e:	6d 89       	ldd	r22, Y+21	; 0x15
    1350:	7e 89       	ldd	r23, Y+22	; 0x16
    1352:	8f 89       	ldd	r24, Y+23	; 0x17
    1354:	98 8d       	ldd	r25, Y+24	; 0x18
    1356:	20 e0       	ldi	r18, 0x00	; 0
    1358:	30 e0       	ldi	r19, 0x00	; 0
    135a:	40 e8       	ldi	r20, 0x80	; 128
    135c:	5f e3       	ldi	r21, 0x3F	; 63
    135e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1362:	88 23       	and	r24, r24
    1364:	2c f4       	brge	.+10     	; 0x1370 <CLCD_voidInit+0x23a>
		__ticks = 1;
    1366:	81 e0       	ldi	r24, 0x01	; 1
    1368:	90 e0       	ldi	r25, 0x00	; 0
    136a:	9c 8b       	std	Y+20, r25	; 0x14
    136c:	8b 8b       	std	Y+19, r24	; 0x13
    136e:	3f c0       	rjmp	.+126    	; 0x13ee <CLCD_voidInit+0x2b8>
	else if (__tmp > 65535)
    1370:	6d 89       	ldd	r22, Y+21	; 0x15
    1372:	7e 89       	ldd	r23, Y+22	; 0x16
    1374:	8f 89       	ldd	r24, Y+23	; 0x17
    1376:	98 8d       	ldd	r25, Y+24	; 0x18
    1378:	20 e0       	ldi	r18, 0x00	; 0
    137a:	3f ef       	ldi	r19, 0xFF	; 255
    137c:	4f e7       	ldi	r20, 0x7F	; 127
    137e:	57 e4       	ldi	r21, 0x47	; 71
    1380:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1384:	18 16       	cp	r1, r24
    1386:	4c f5       	brge	.+82     	; 0x13da <CLCD_voidInit+0x2a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1388:	69 8d       	ldd	r22, Y+25	; 0x19
    138a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    138c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    138e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1390:	20 e0       	ldi	r18, 0x00	; 0
    1392:	30 e0       	ldi	r19, 0x00	; 0
    1394:	40 e2       	ldi	r20, 0x20	; 32
    1396:	51 e4       	ldi	r21, 0x41	; 65
    1398:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    139c:	dc 01       	movw	r26, r24
    139e:	cb 01       	movw	r24, r22
    13a0:	bc 01       	movw	r22, r24
    13a2:	cd 01       	movw	r24, r26
    13a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13a8:	dc 01       	movw	r26, r24
    13aa:	cb 01       	movw	r24, r22
    13ac:	9c 8b       	std	Y+20, r25	; 0x14
    13ae:	8b 8b       	std	Y+19, r24	; 0x13
    13b0:	0f c0       	rjmp	.+30     	; 0x13d0 <CLCD_voidInit+0x29a>
    13b2:	88 ec       	ldi	r24, 0xC8	; 200
    13b4:	90 e0       	ldi	r25, 0x00	; 0
    13b6:	9a 8b       	std	Y+18, r25	; 0x12
    13b8:	89 8b       	std	Y+17, r24	; 0x11
    13ba:	89 89       	ldd	r24, Y+17	; 0x11
    13bc:	9a 89       	ldd	r25, Y+18	; 0x12
    13be:	01 97       	sbiw	r24, 0x01	; 1
    13c0:	f1 f7       	brne	.-4      	; 0x13be <CLCD_voidInit+0x288>
    13c2:	9a 8b       	std	Y+18, r25	; 0x12
    13c4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    13c6:	8b 89       	ldd	r24, Y+19	; 0x13
    13c8:	9c 89       	ldd	r25, Y+20	; 0x14
    13ca:	01 97       	sbiw	r24, 0x01	; 1
    13cc:	9c 8b       	std	Y+20, r25	; 0x14
    13ce:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    13d0:	8b 89       	ldd	r24, Y+19	; 0x13
    13d2:	9c 89       	ldd	r25, Y+20	; 0x14
    13d4:	00 97       	sbiw	r24, 0x00	; 0
    13d6:	69 f7       	brne	.-38     	; 0x13b2 <CLCD_voidInit+0x27c>
    13d8:	14 c0       	rjmp	.+40     	; 0x1402 <CLCD_voidInit+0x2cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    13da:	6d 89       	ldd	r22, Y+21	; 0x15
    13dc:	7e 89       	ldd	r23, Y+22	; 0x16
    13de:	8f 89       	ldd	r24, Y+23	; 0x17
    13e0:	98 8d       	ldd	r25, Y+24	; 0x18
    13e2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13e6:	dc 01       	movw	r26, r24
    13e8:	cb 01       	movw	r24, r22
    13ea:	9c 8b       	std	Y+20, r25	; 0x14
    13ec:	8b 8b       	std	Y+19, r24	; 0x13
    13ee:	8b 89       	ldd	r24, Y+19	; 0x13
    13f0:	9c 89       	ldd	r25, Y+20	; 0x14
    13f2:	98 8b       	std	Y+16, r25	; 0x10
    13f4:	8f 87       	std	Y+15, r24	; 0x0f
    13f6:	8f 85       	ldd	r24, Y+15	; 0x0f
    13f8:	98 89       	ldd	r25, Y+16	; 0x10
    13fa:	01 97       	sbiw	r24, 0x01	; 1
    13fc:	f1 f7       	brne	.-4      	; 0x13fa <CLCD_voidInit+0x2c4>
    13fe:	98 8b       	std	Y+16, r25	; 0x10
    1400:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(1);
			CLCD_voidSendCmd(1);
    1402:	81 e0       	ldi	r24, 0x01	; 1
    1404:	0e 94 fd 07 	call	0xffa	; 0xffa <CLCD_voidSendCmd>
    1408:	80 e0       	ldi	r24, 0x00	; 0
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	a0 e0       	ldi	r26, 0x00	; 0
    140e:	b0 e4       	ldi	r27, 0x40	; 64
    1410:	8b 87       	std	Y+11, r24	; 0x0b
    1412:	9c 87       	std	Y+12, r25	; 0x0c
    1414:	ad 87       	std	Y+13, r26	; 0x0d
    1416:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1418:	6b 85       	ldd	r22, Y+11	; 0x0b
    141a:	7c 85       	ldd	r23, Y+12	; 0x0c
    141c:	8d 85       	ldd	r24, Y+13	; 0x0d
    141e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1420:	20 e0       	ldi	r18, 0x00	; 0
    1422:	30 e0       	ldi	r19, 0x00	; 0
    1424:	4a ef       	ldi	r20, 0xFA	; 250
    1426:	54 e4       	ldi	r21, 0x44	; 68
    1428:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    142c:	dc 01       	movw	r26, r24
    142e:	cb 01       	movw	r24, r22
    1430:	8f 83       	std	Y+7, r24	; 0x07
    1432:	98 87       	std	Y+8, r25	; 0x08
    1434:	a9 87       	std	Y+9, r26	; 0x09
    1436:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1438:	6f 81       	ldd	r22, Y+7	; 0x07
    143a:	78 85       	ldd	r23, Y+8	; 0x08
    143c:	89 85       	ldd	r24, Y+9	; 0x09
    143e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1440:	20 e0       	ldi	r18, 0x00	; 0
    1442:	30 e0       	ldi	r19, 0x00	; 0
    1444:	40 e8       	ldi	r20, 0x80	; 128
    1446:	5f e3       	ldi	r21, 0x3F	; 63
    1448:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    144c:	88 23       	and	r24, r24
    144e:	2c f4       	brge	.+10     	; 0x145a <CLCD_voidInit+0x324>
		__ticks = 1;
    1450:	81 e0       	ldi	r24, 0x01	; 1
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	9e 83       	std	Y+6, r25	; 0x06
    1456:	8d 83       	std	Y+5, r24	; 0x05
    1458:	3f c0       	rjmp	.+126    	; 0x14d8 <CLCD_voidInit+0x3a2>
	else if (__tmp > 65535)
    145a:	6f 81       	ldd	r22, Y+7	; 0x07
    145c:	78 85       	ldd	r23, Y+8	; 0x08
    145e:	89 85       	ldd	r24, Y+9	; 0x09
    1460:	9a 85       	ldd	r25, Y+10	; 0x0a
    1462:	20 e0       	ldi	r18, 0x00	; 0
    1464:	3f ef       	ldi	r19, 0xFF	; 255
    1466:	4f e7       	ldi	r20, 0x7F	; 127
    1468:	57 e4       	ldi	r21, 0x47	; 71
    146a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    146e:	18 16       	cp	r1, r24
    1470:	4c f5       	brge	.+82     	; 0x14c4 <CLCD_voidInit+0x38e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1472:	6b 85       	ldd	r22, Y+11	; 0x0b
    1474:	7c 85       	ldd	r23, Y+12	; 0x0c
    1476:	8d 85       	ldd	r24, Y+13	; 0x0d
    1478:	9e 85       	ldd	r25, Y+14	; 0x0e
    147a:	20 e0       	ldi	r18, 0x00	; 0
    147c:	30 e0       	ldi	r19, 0x00	; 0
    147e:	40 e2       	ldi	r20, 0x20	; 32
    1480:	51 e4       	ldi	r21, 0x41	; 65
    1482:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1486:	dc 01       	movw	r26, r24
    1488:	cb 01       	movw	r24, r22
    148a:	bc 01       	movw	r22, r24
    148c:	cd 01       	movw	r24, r26
    148e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1492:	dc 01       	movw	r26, r24
    1494:	cb 01       	movw	r24, r22
    1496:	9e 83       	std	Y+6, r25	; 0x06
    1498:	8d 83       	std	Y+5, r24	; 0x05
    149a:	0f c0       	rjmp	.+30     	; 0x14ba <CLCD_voidInit+0x384>
    149c:	88 ec       	ldi	r24, 0xC8	; 200
    149e:	90 e0       	ldi	r25, 0x00	; 0
    14a0:	9c 83       	std	Y+4, r25	; 0x04
    14a2:	8b 83       	std	Y+3, r24	; 0x03
    14a4:	8b 81       	ldd	r24, Y+3	; 0x03
    14a6:	9c 81       	ldd	r25, Y+4	; 0x04
    14a8:	01 97       	sbiw	r24, 0x01	; 1
    14aa:	f1 f7       	brne	.-4      	; 0x14a8 <CLCD_voidInit+0x372>
    14ac:	9c 83       	std	Y+4, r25	; 0x04
    14ae:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    14b0:	8d 81       	ldd	r24, Y+5	; 0x05
    14b2:	9e 81       	ldd	r25, Y+6	; 0x06
    14b4:	01 97       	sbiw	r24, 0x01	; 1
    14b6:	9e 83       	std	Y+6, r25	; 0x06
    14b8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14ba:	8d 81       	ldd	r24, Y+5	; 0x05
    14bc:	9e 81       	ldd	r25, Y+6	; 0x06
    14be:	00 97       	sbiw	r24, 0x00	; 0
    14c0:	69 f7       	brne	.-38     	; 0x149c <CLCD_voidInit+0x366>
    14c2:	14 c0       	rjmp	.+40     	; 0x14ec <CLCD_voidInit+0x3b6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14c4:	6f 81       	ldd	r22, Y+7	; 0x07
    14c6:	78 85       	ldd	r23, Y+8	; 0x08
    14c8:	89 85       	ldd	r24, Y+9	; 0x09
    14ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    14cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14d0:	dc 01       	movw	r26, r24
    14d2:	cb 01       	movw	r24, r22
    14d4:	9e 83       	std	Y+6, r25	; 0x06
    14d6:	8d 83       	std	Y+5, r24	; 0x05
    14d8:	8d 81       	ldd	r24, Y+5	; 0x05
    14da:	9e 81       	ldd	r25, Y+6	; 0x06
    14dc:	9a 83       	std	Y+2, r25	; 0x02
    14de:	89 83       	std	Y+1, r24	; 0x01
    14e0:	89 81       	ldd	r24, Y+1	; 0x01
    14e2:	9a 81       	ldd	r25, Y+2	; 0x02
    14e4:	01 97       	sbiw	r24, 0x01	; 1
    14e6:	f1 f7       	brne	.-4      	; 0x14e4 <CLCD_voidInit+0x3ae>
    14e8:	9a 83       	std	Y+2, r25	; 0x02
    14ea:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(2);



}
    14ec:	e8 96       	adiw	r28, 0x38	; 56
    14ee:	0f b6       	in	r0, 0x3f	; 63
    14f0:	f8 94       	cli
    14f2:	de bf       	out	0x3e, r29	; 62
    14f4:	0f be       	out	0x3f, r0	; 63
    14f6:	cd bf       	out	0x3d, r28	; 61
    14f8:	cf 91       	pop	r28
    14fa:	df 91       	pop	r29
    14fc:	08 95       	ret

000014fe <CLCD_voidSendString>:
void CLCD_voidSendString(const char *PcString ){
    14fe:	df 93       	push	r29
    1500:	cf 93       	push	r28
    1502:	00 d0       	rcall	.+0      	; 0x1504 <CLCD_voidSendString+0x6>
    1504:	0f 92       	push	r0
    1506:	cd b7       	in	r28, 0x3d	; 61
    1508:	de b7       	in	r29, 0x3e	; 62
    150a:	9b 83       	std	Y+3, r25	; 0x03
    150c:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_iterator=0;
    150e:	19 82       	std	Y+1, r1	; 0x01
    1510:	0e c0       	rjmp	.+28     	; 0x152e <CLCD_voidSendString+0x30>
	while(PcString[Local_iterator]!='\0'){
		CLCD_voidSendData(PcString[Local_iterator]);
    1512:	89 81       	ldd	r24, Y+1	; 0x01
    1514:	28 2f       	mov	r18, r24
    1516:	30 e0       	ldi	r19, 0x00	; 0
    1518:	8a 81       	ldd	r24, Y+2	; 0x02
    151a:	9b 81       	ldd	r25, Y+3	; 0x03
    151c:	fc 01       	movw	r30, r24
    151e:	e2 0f       	add	r30, r18
    1520:	f3 1f       	adc	r31, r19
    1522:	80 81       	ld	r24, Z
    1524:	0e 94 5f 07 	call	0xebe	; 0xebe <CLCD_voidSendData>
		Local_iterator++;
    1528:	89 81       	ldd	r24, Y+1	; 0x01
    152a:	8f 5f       	subi	r24, 0xFF	; 255
    152c:	89 83       	std	Y+1, r24	; 0x01


}
void CLCD_voidSendString(const char *PcString ){
	u8 Local_iterator=0;
	while(PcString[Local_iterator]!='\0'){
    152e:	89 81       	ldd	r24, Y+1	; 0x01
    1530:	28 2f       	mov	r18, r24
    1532:	30 e0       	ldi	r19, 0x00	; 0
    1534:	8a 81       	ldd	r24, Y+2	; 0x02
    1536:	9b 81       	ldd	r25, Y+3	; 0x03
    1538:	fc 01       	movw	r30, r24
    153a:	e2 0f       	add	r30, r18
    153c:	f3 1f       	adc	r31, r19
    153e:	80 81       	ld	r24, Z
    1540:	88 23       	and	r24, r24
    1542:	39 f7       	brne	.-50     	; 0x1512 <CLCD_voidSendString+0x14>


	}


}
    1544:	0f 90       	pop	r0
    1546:	0f 90       	pop	r0
    1548:	0f 90       	pop	r0
    154a:	cf 91       	pop	r28
    154c:	df 91       	pop	r29
    154e:	08 95       	ret

00001550 <CLCD_voidSitPosition>:
void CLCD_voidSitPosition(u8 Copy_u8x,u8 Copy_u8y ){
    1550:	df 93       	push	r29
    1552:	cf 93       	push	r28
    1554:	00 d0       	rcall	.+0      	; 0x1556 <CLCD_voidSitPosition+0x6>
    1556:	00 d0       	rcall	.+0      	; 0x1558 <CLCD_voidSitPosition+0x8>
    1558:	0f 92       	push	r0
    155a:	cd b7       	in	r28, 0x3d	; 61
    155c:	de b7       	in	r29, 0x3e	; 62
    155e:	8a 83       	std	Y+2, r24	; 0x02
    1560:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Position;
	switch(Copy_u8x){
    1562:	8a 81       	ldd	r24, Y+2	; 0x02
    1564:	28 2f       	mov	r18, r24
    1566:	30 e0       	ldi	r19, 0x00	; 0
    1568:	3d 83       	std	Y+5, r19	; 0x05
    156a:	2c 83       	std	Y+4, r18	; 0x04
    156c:	8c 81       	ldd	r24, Y+4	; 0x04
    156e:	9d 81       	ldd	r25, Y+5	; 0x05
    1570:	00 97       	sbiw	r24, 0x00	; 0
    1572:	31 f0       	breq	.+12     	; 0x1580 <CLCD_voidSitPosition+0x30>
    1574:	2c 81       	ldd	r18, Y+4	; 0x04
    1576:	3d 81       	ldd	r19, Y+5	; 0x05
    1578:	21 30       	cpi	r18, 0x01	; 1
    157a:	31 05       	cpc	r19, r1
    157c:	21 f0       	breq	.+8      	; 0x1586 <CLCD_voidSitPosition+0x36>
    157e:	06 c0       	rjmp	.+12     	; 0x158c <CLCD_voidSitPosition+0x3c>
	case 0:Local_u8Position=Copy_u8y;break;
    1580:	8b 81       	ldd	r24, Y+3	; 0x03
    1582:	89 83       	std	Y+1, r24	; 0x01
    1584:	03 c0       	rjmp	.+6      	; 0x158c <CLCD_voidSitPosition+0x3c>
	case 1:Local_u8Position=Copy_u8y+LINE1_BASE;break;
    1586:	8b 81       	ldd	r24, Y+3	; 0x03
    1588:	80 5c       	subi	r24, 0xC0	; 192
    158a:	89 83       	std	Y+1, r24	; 0x01


	}
	CLCD_voidSendCmd(Local_u8Position+MSB);
    158c:	89 81       	ldd	r24, Y+1	; 0x01
    158e:	80 58       	subi	r24, 0x80	; 128
    1590:	0e 94 fd 07 	call	0xffa	; 0xffa <CLCD_voidSendCmd>
}
    1594:	0f 90       	pop	r0
    1596:	0f 90       	pop	r0
    1598:	0f 90       	pop	r0
    159a:	0f 90       	pop	r0
    159c:	0f 90       	pop	r0
    159e:	cf 91       	pop	r28
    15a0:	df 91       	pop	r29
    15a2:	08 95       	ret

000015a4 <CLCD_voidSendSpecialChar>:

void CLCD_voidSendSpecialChar(u8 *Pu8_arr,u8 Copy_u8BlockNum, u8 Copy_u8x,u8 Copy_u8y){
    15a4:	df 93       	push	r29
    15a6:	cf 93       	push	r28
    15a8:	cd b7       	in	r28, 0x3d	; 61
    15aa:	de b7       	in	r29, 0x3e	; 62
    15ac:	27 97       	sbiw	r28, 0x07	; 7
    15ae:	0f b6       	in	r0, 0x3f	; 63
    15b0:	f8 94       	cli
    15b2:	de bf       	out	0x3e, r29	; 62
    15b4:	0f be       	out	0x3f, r0	; 63
    15b6:	cd bf       	out	0x3d, r28	; 61
    15b8:	9c 83       	std	Y+4, r25	; 0x04
    15ba:	8b 83       	std	Y+3, r24	; 0x03
    15bc:	6d 83       	std	Y+5, r22	; 0x05
    15be:	4e 83       	std	Y+6, r20	; 0x06
    15c0:	2f 83       	std	Y+7, r18	; 0x07

	u8 Local_u8StartingAddress =Copy_u8BlockNum*8;
    15c2:	8d 81       	ldd	r24, Y+5	; 0x05
    15c4:	88 2f       	mov	r24, r24
    15c6:	90 e0       	ldi	r25, 0x00	; 0
    15c8:	88 0f       	add	r24, r24
    15ca:	99 1f       	adc	r25, r25
    15cc:	88 0f       	add	r24, r24
    15ce:	99 1f       	adc	r25, r25
    15d0:	88 0f       	add	r24, r24
    15d2:	99 1f       	adc	r25, r25
    15d4:	8a 83       	std	Y+2, r24	; 0x02
	CLCD_voidSendCmd(Local_u8StartingAddress+CGRAM_CONS);
    15d6:	8a 81       	ldd	r24, Y+2	; 0x02
    15d8:	80 5c       	subi	r24, 0xC0	; 192
    15da:	0e 94 fd 07 	call	0xffa	; 0xffa <CLCD_voidSendCmd>

	for(u8 Localu8Iterator=0;Localu8Iterator<8;Localu8Iterator++){
    15de:	19 82       	std	Y+1, r1	; 0x01
    15e0:	0e c0       	rjmp	.+28     	; 0x15fe <CLCD_voidSendSpecialChar+0x5a>
		CLCD_voidSendData(Pu8_arr[Localu8Iterator]);
    15e2:	89 81       	ldd	r24, Y+1	; 0x01
    15e4:	28 2f       	mov	r18, r24
    15e6:	30 e0       	ldi	r19, 0x00	; 0
    15e8:	8b 81       	ldd	r24, Y+3	; 0x03
    15ea:	9c 81       	ldd	r25, Y+4	; 0x04
    15ec:	fc 01       	movw	r30, r24
    15ee:	e2 0f       	add	r30, r18
    15f0:	f3 1f       	adc	r31, r19
    15f2:	80 81       	ld	r24, Z
    15f4:	0e 94 5f 07 	call	0xebe	; 0xebe <CLCD_voidSendData>
void CLCD_voidSendSpecialChar(u8 *Pu8_arr,u8 Copy_u8BlockNum, u8 Copy_u8x,u8 Copy_u8y){

	u8 Local_u8StartingAddress =Copy_u8BlockNum*8;
	CLCD_voidSendCmd(Local_u8StartingAddress+CGRAM_CONS);

	for(u8 Localu8Iterator=0;Localu8Iterator<8;Localu8Iterator++){
    15f8:	89 81       	ldd	r24, Y+1	; 0x01
    15fa:	8f 5f       	subi	r24, 0xFF	; 255
    15fc:	89 83       	std	Y+1, r24	; 0x01
    15fe:	89 81       	ldd	r24, Y+1	; 0x01
    1600:	88 30       	cpi	r24, 0x08	; 8
    1602:	78 f3       	brcs	.-34     	; 0x15e2 <CLCD_voidSendSpecialChar+0x3e>
		CLCD_voidSendData(Pu8_arr[Localu8Iterator]);
	}

	CLCD_voidSitPosition(Copy_u8x,Copy_u8y);
    1604:	8e 81       	ldd	r24, Y+6	; 0x06
    1606:	6f 81       	ldd	r22, Y+7	; 0x07
    1608:	0e 94 a8 0a 	call	0x1550	; 0x1550 <CLCD_voidSitPosition>

	CLCD_voidSendData(Copy_u8BlockNum);
    160c:	8d 81       	ldd	r24, Y+5	; 0x05
    160e:	0e 94 5f 07 	call	0xebe	; 0xebe <CLCD_voidSendData>


}
    1612:	27 96       	adiw	r28, 0x07	; 7
    1614:	0f b6       	in	r0, 0x3f	; 63
    1616:	f8 94       	cli
    1618:	de bf       	out	0x3e, r29	; 62
    161a:	0f be       	out	0x3f, r0	; 63
    161c:	cd bf       	out	0x3d, r28	; 61
    161e:	cf 91       	pop	r28
    1620:	df 91       	pop	r29
    1622:	08 95       	ret

00001624 <CLCD_voidClearDisplay>:

void CLCD_voidClearDisplay(void){
    1624:	df 93       	push	r29
    1626:	cf 93       	push	r28
    1628:	cd b7       	in	r28, 0x3d	; 61
    162a:	de b7       	in	r29, 0x3e	; 62

	CLCD_voidSendCmd(1);
    162c:	81 e0       	ldi	r24, 0x01	; 1
    162e:	0e 94 fd 07 	call	0xffa	; 0xffa <CLCD_voidSendCmd>
}
    1632:	cf 91       	pop	r28
    1634:	df 91       	pop	r29
    1636:	08 95       	ret

00001638 <DIO_voidSetPortDirection>:




void DIO_voidSetPortDirection(u8 Copy_u8PortNum,u8 Copy_u8PortDir)
{
    1638:	df 93       	push	r29
    163a:	cf 93       	push	r28
    163c:	00 d0       	rcall	.+0      	; 0x163e <DIO_voidSetPortDirection+0x6>
    163e:	00 d0       	rcall	.+0      	; 0x1640 <DIO_voidSetPortDirection+0x8>
    1640:	cd b7       	in	r28, 0x3d	; 61
    1642:	de b7       	in	r29, 0x3e	; 62
    1644:	89 83       	std	Y+1, r24	; 0x01
    1646:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortNum)
    1648:	89 81       	ldd	r24, Y+1	; 0x01
    164a:	28 2f       	mov	r18, r24
    164c:	30 e0       	ldi	r19, 0x00	; 0
    164e:	3c 83       	std	Y+4, r19	; 0x04
    1650:	2b 83       	std	Y+3, r18	; 0x03
    1652:	8b 81       	ldd	r24, Y+3	; 0x03
    1654:	9c 81       	ldd	r25, Y+4	; 0x04
    1656:	82 30       	cpi	r24, 0x02	; 2
    1658:	91 05       	cpc	r25, r1
    165a:	d9 f0       	breq	.+54     	; 0x1692 <DIO_voidSetPortDirection+0x5a>
    165c:	2b 81       	ldd	r18, Y+3	; 0x03
    165e:	3c 81       	ldd	r19, Y+4	; 0x04
    1660:	23 30       	cpi	r18, 0x03	; 3
    1662:	31 05       	cpc	r19, r1
    1664:	34 f4       	brge	.+12     	; 0x1672 <DIO_voidSetPortDirection+0x3a>
    1666:	8b 81       	ldd	r24, Y+3	; 0x03
    1668:	9c 81       	ldd	r25, Y+4	; 0x04
    166a:	81 30       	cpi	r24, 0x01	; 1
    166c:	91 05       	cpc	r25, r1
    166e:	61 f0       	breq	.+24     	; 0x1688 <DIO_voidSetPortDirection+0x50>
    1670:	1e c0       	rjmp	.+60     	; 0x16ae <DIO_voidSetPortDirection+0x76>
    1672:	2b 81       	ldd	r18, Y+3	; 0x03
    1674:	3c 81       	ldd	r19, Y+4	; 0x04
    1676:	23 30       	cpi	r18, 0x03	; 3
    1678:	31 05       	cpc	r19, r1
    167a:	81 f0       	breq	.+32     	; 0x169c <DIO_voidSetPortDirection+0x64>
    167c:	8b 81       	ldd	r24, Y+3	; 0x03
    167e:	9c 81       	ldd	r25, Y+4	; 0x04
    1680:	84 30       	cpi	r24, 0x04	; 4
    1682:	91 05       	cpc	r25, r1
    1684:	81 f0       	breq	.+32     	; 0x16a6 <DIO_voidSetPortDirection+0x6e>
    1686:	13 c0       	rjmp	.+38     	; 0x16ae <DIO_voidSetPortDirection+0x76>
	{
		case PORT_u8A : DDRA=Copy_u8PortDir;break;
    1688:	ea e3       	ldi	r30, 0x3A	; 58
    168a:	f0 e0       	ldi	r31, 0x00	; 0
    168c:	8a 81       	ldd	r24, Y+2	; 0x02
    168e:	80 83       	st	Z, r24
    1690:	0e c0       	rjmp	.+28     	; 0x16ae <DIO_voidSetPortDirection+0x76>
		case PORT_u8B : DDRB=Copy_u8PortDir;break;
    1692:	e7 e3       	ldi	r30, 0x37	; 55
    1694:	f0 e0       	ldi	r31, 0x00	; 0
    1696:	8a 81       	ldd	r24, Y+2	; 0x02
    1698:	80 83       	st	Z, r24
    169a:	09 c0       	rjmp	.+18     	; 0x16ae <DIO_voidSetPortDirection+0x76>
		case PORT_u8C : DDRC=Copy_u8PortDir;break;
    169c:	e4 e3       	ldi	r30, 0x34	; 52
    169e:	f0 e0       	ldi	r31, 0x00	; 0
    16a0:	8a 81       	ldd	r24, Y+2	; 0x02
    16a2:	80 83       	st	Z, r24
    16a4:	04 c0       	rjmp	.+8      	; 0x16ae <DIO_voidSetPortDirection+0x76>
		case PORT_u8D : DDRD=Copy_u8PortDir;break;
    16a6:	e1 e3       	ldi	r30, 0x31	; 49
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	8a 81       	ldd	r24, Y+2	; 0x02
    16ac:	80 83       	st	Z, r24
	}
	
}
    16ae:	0f 90       	pop	r0
    16b0:	0f 90       	pop	r0
    16b2:	0f 90       	pop	r0
    16b4:	0f 90       	pop	r0
    16b6:	cf 91       	pop	r28
    16b8:	df 91       	pop	r29
    16ba:	08 95       	ret

000016bc <DIO_voidSetPortValue>:
void DIO_voidSetPortValue(u8 Copy_u8PortNum,u8 Copy_u8PortValue)
{
    16bc:	df 93       	push	r29
    16be:	cf 93       	push	r28
    16c0:	00 d0       	rcall	.+0      	; 0x16c2 <DIO_voidSetPortValue+0x6>
    16c2:	00 d0       	rcall	.+0      	; 0x16c4 <DIO_voidSetPortValue+0x8>
    16c4:	cd b7       	in	r28, 0x3d	; 61
    16c6:	de b7       	in	r29, 0x3e	; 62
    16c8:	89 83       	std	Y+1, r24	; 0x01
    16ca:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortNum)
    16cc:	89 81       	ldd	r24, Y+1	; 0x01
    16ce:	28 2f       	mov	r18, r24
    16d0:	30 e0       	ldi	r19, 0x00	; 0
    16d2:	3c 83       	std	Y+4, r19	; 0x04
    16d4:	2b 83       	std	Y+3, r18	; 0x03
    16d6:	8b 81       	ldd	r24, Y+3	; 0x03
    16d8:	9c 81       	ldd	r25, Y+4	; 0x04
    16da:	82 30       	cpi	r24, 0x02	; 2
    16dc:	91 05       	cpc	r25, r1
    16de:	d9 f0       	breq	.+54     	; 0x1716 <DIO_voidSetPortValue+0x5a>
    16e0:	2b 81       	ldd	r18, Y+3	; 0x03
    16e2:	3c 81       	ldd	r19, Y+4	; 0x04
    16e4:	23 30       	cpi	r18, 0x03	; 3
    16e6:	31 05       	cpc	r19, r1
    16e8:	34 f4       	brge	.+12     	; 0x16f6 <DIO_voidSetPortValue+0x3a>
    16ea:	8b 81       	ldd	r24, Y+3	; 0x03
    16ec:	9c 81       	ldd	r25, Y+4	; 0x04
    16ee:	81 30       	cpi	r24, 0x01	; 1
    16f0:	91 05       	cpc	r25, r1
    16f2:	61 f0       	breq	.+24     	; 0x170c <DIO_voidSetPortValue+0x50>
    16f4:	1e c0       	rjmp	.+60     	; 0x1732 <DIO_voidSetPortValue+0x76>
    16f6:	2b 81       	ldd	r18, Y+3	; 0x03
    16f8:	3c 81       	ldd	r19, Y+4	; 0x04
    16fa:	23 30       	cpi	r18, 0x03	; 3
    16fc:	31 05       	cpc	r19, r1
    16fe:	81 f0       	breq	.+32     	; 0x1720 <DIO_voidSetPortValue+0x64>
    1700:	8b 81       	ldd	r24, Y+3	; 0x03
    1702:	9c 81       	ldd	r25, Y+4	; 0x04
    1704:	84 30       	cpi	r24, 0x04	; 4
    1706:	91 05       	cpc	r25, r1
    1708:	81 f0       	breq	.+32     	; 0x172a <DIO_voidSetPortValue+0x6e>
    170a:	13 c0       	rjmp	.+38     	; 0x1732 <DIO_voidSetPortValue+0x76>
	{
		case PORT_u8A : PORTA=Copy_u8PortValue;break;
    170c:	eb e3       	ldi	r30, 0x3B	; 59
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	8a 81       	ldd	r24, Y+2	; 0x02
    1712:	80 83       	st	Z, r24
    1714:	0e c0       	rjmp	.+28     	; 0x1732 <DIO_voidSetPortValue+0x76>
		case PORT_u8B : PORTB=Copy_u8PortValue;break;
    1716:	e8 e3       	ldi	r30, 0x38	; 56
    1718:	f0 e0       	ldi	r31, 0x00	; 0
    171a:	8a 81       	ldd	r24, Y+2	; 0x02
    171c:	80 83       	st	Z, r24
    171e:	09 c0       	rjmp	.+18     	; 0x1732 <DIO_voidSetPortValue+0x76>
		case PORT_u8C : PORTC=Copy_u8PortValue;break;
    1720:	e5 e3       	ldi	r30, 0x35	; 53
    1722:	f0 e0       	ldi	r31, 0x00	; 0
    1724:	8a 81       	ldd	r24, Y+2	; 0x02
    1726:	80 83       	st	Z, r24
    1728:	04 c0       	rjmp	.+8      	; 0x1732 <DIO_voidSetPortValue+0x76>
		case PORT_u8D : PORTD=Copy_u8PortValue;break;
    172a:	e2 e3       	ldi	r30, 0x32	; 50
    172c:	f0 e0       	ldi	r31, 0x00	; 0
    172e:	8a 81       	ldd	r24, Y+2	; 0x02
    1730:	80 83       	st	Z, r24
	}
}
    1732:	0f 90       	pop	r0
    1734:	0f 90       	pop	r0
    1736:	0f 90       	pop	r0
    1738:	0f 90       	pop	r0
    173a:	cf 91       	pop	r28
    173c:	df 91       	pop	r29
    173e:	08 95       	ret

00001740 <DIO_voidSetPinDirection>:

void DIO_voidSetPinDirection(u8 Copy_u8PortNum,u8 Copy_u8PinNum,u8 Copy_u8PinDir)
{
    1740:	df 93       	push	r29
    1742:	cf 93       	push	r28
    1744:	cd b7       	in	r28, 0x3d	; 61
    1746:	de b7       	in	r29, 0x3e	; 62
    1748:	27 97       	sbiw	r28, 0x07	; 7
    174a:	0f b6       	in	r0, 0x3f	; 63
    174c:	f8 94       	cli
    174e:	de bf       	out	0x3e, r29	; 62
    1750:	0f be       	out	0x3f, r0	; 63
    1752:	cd bf       	out	0x3d, r28	; 61
    1754:	89 83       	std	Y+1, r24	; 0x01
    1756:	6a 83       	std	Y+2, r22	; 0x02
    1758:	4b 83       	std	Y+3, r20	; 0x03
	if(Copy_u8PinNum <= MAX_PIN_NUM)
    175a:	8a 81       	ldd	r24, Y+2	; 0x02
    175c:	88 30       	cpi	r24, 0x08	; 8
    175e:	08 f0       	brcs	.+2      	; 0x1762 <DIO_voidSetPinDirection+0x22>
    1760:	ec c0       	rjmp	.+472    	; 0x193a <DIO_voidSetPinDirection+0x1fa>
	{
		if(Copy_u8PinDir == PIN_OUT)
    1762:	8b 81       	ldd	r24, Y+3	; 0x03
    1764:	81 30       	cpi	r24, 0x01	; 1
    1766:	09 f0       	breq	.+2      	; 0x176a <DIO_voidSetPinDirection+0x2a>
    1768:	70 c0       	rjmp	.+224    	; 0x184a <DIO_voidSetPinDirection+0x10a>
		{
			switch(Copy_u8PortNum)
    176a:	89 81       	ldd	r24, Y+1	; 0x01
    176c:	28 2f       	mov	r18, r24
    176e:	30 e0       	ldi	r19, 0x00	; 0
    1770:	3f 83       	std	Y+7, r19	; 0x07
    1772:	2e 83       	std	Y+6, r18	; 0x06
    1774:	8e 81       	ldd	r24, Y+6	; 0x06
    1776:	9f 81       	ldd	r25, Y+7	; 0x07
    1778:	82 30       	cpi	r24, 0x02	; 2
    177a:	91 05       	cpc	r25, r1
    177c:	51 f1       	breq	.+84     	; 0x17d2 <DIO_voidSetPinDirection+0x92>
    177e:	2e 81       	ldd	r18, Y+6	; 0x06
    1780:	3f 81       	ldd	r19, Y+7	; 0x07
    1782:	23 30       	cpi	r18, 0x03	; 3
    1784:	31 05       	cpc	r19, r1
    1786:	34 f4       	brge	.+12     	; 0x1794 <DIO_voidSetPinDirection+0x54>
    1788:	8e 81       	ldd	r24, Y+6	; 0x06
    178a:	9f 81       	ldd	r25, Y+7	; 0x07
    178c:	81 30       	cpi	r24, 0x01	; 1
    178e:	91 05       	cpc	r25, r1
    1790:	61 f0       	breq	.+24     	; 0x17aa <DIO_voidSetPinDirection+0x6a>
    1792:	d3 c0       	rjmp	.+422    	; 0x193a <DIO_voidSetPinDirection+0x1fa>
    1794:	2e 81       	ldd	r18, Y+6	; 0x06
    1796:	3f 81       	ldd	r19, Y+7	; 0x07
    1798:	23 30       	cpi	r18, 0x03	; 3
    179a:	31 05       	cpc	r19, r1
    179c:	71 f1       	breq	.+92     	; 0x17fa <DIO_voidSetPinDirection+0xba>
    179e:	8e 81       	ldd	r24, Y+6	; 0x06
    17a0:	9f 81       	ldd	r25, Y+7	; 0x07
    17a2:	84 30       	cpi	r24, 0x04	; 4
    17a4:	91 05       	cpc	r25, r1
    17a6:	e9 f1       	breq	.+122    	; 0x1822 <DIO_voidSetPinDirection+0xe2>
    17a8:	c8 c0       	rjmp	.+400    	; 0x193a <DIO_voidSetPinDirection+0x1fa>
			{
				case PORT_u8A:SET_BIT(DDRA,Copy_u8PinNum);break;
    17aa:	aa e3       	ldi	r26, 0x3A	; 58
    17ac:	b0 e0       	ldi	r27, 0x00	; 0
    17ae:	ea e3       	ldi	r30, 0x3A	; 58
    17b0:	f0 e0       	ldi	r31, 0x00	; 0
    17b2:	80 81       	ld	r24, Z
    17b4:	48 2f       	mov	r20, r24
    17b6:	8a 81       	ldd	r24, Y+2	; 0x02
    17b8:	28 2f       	mov	r18, r24
    17ba:	30 e0       	ldi	r19, 0x00	; 0
    17bc:	81 e0       	ldi	r24, 0x01	; 1
    17be:	90 e0       	ldi	r25, 0x00	; 0
    17c0:	02 2e       	mov	r0, r18
    17c2:	02 c0       	rjmp	.+4      	; 0x17c8 <DIO_voidSetPinDirection+0x88>
    17c4:	88 0f       	add	r24, r24
    17c6:	99 1f       	adc	r25, r25
    17c8:	0a 94       	dec	r0
    17ca:	e2 f7       	brpl	.-8      	; 0x17c4 <DIO_voidSetPinDirection+0x84>
    17cc:	84 2b       	or	r24, r20
    17ce:	8c 93       	st	X, r24
    17d0:	b4 c0       	rjmp	.+360    	; 0x193a <DIO_voidSetPinDirection+0x1fa>
				case PORT_u8B:SET_BIT(DDRB,Copy_u8PinNum);break;
    17d2:	a7 e3       	ldi	r26, 0x37	; 55
    17d4:	b0 e0       	ldi	r27, 0x00	; 0
    17d6:	e7 e3       	ldi	r30, 0x37	; 55
    17d8:	f0 e0       	ldi	r31, 0x00	; 0
    17da:	80 81       	ld	r24, Z
    17dc:	48 2f       	mov	r20, r24
    17de:	8a 81       	ldd	r24, Y+2	; 0x02
    17e0:	28 2f       	mov	r18, r24
    17e2:	30 e0       	ldi	r19, 0x00	; 0
    17e4:	81 e0       	ldi	r24, 0x01	; 1
    17e6:	90 e0       	ldi	r25, 0x00	; 0
    17e8:	02 2e       	mov	r0, r18
    17ea:	02 c0       	rjmp	.+4      	; 0x17f0 <DIO_voidSetPinDirection+0xb0>
    17ec:	88 0f       	add	r24, r24
    17ee:	99 1f       	adc	r25, r25
    17f0:	0a 94       	dec	r0
    17f2:	e2 f7       	brpl	.-8      	; 0x17ec <DIO_voidSetPinDirection+0xac>
    17f4:	84 2b       	or	r24, r20
    17f6:	8c 93       	st	X, r24
    17f8:	a0 c0       	rjmp	.+320    	; 0x193a <DIO_voidSetPinDirection+0x1fa>
				case PORT_u8C:SET_BIT(DDRC,Copy_u8PinNum);break;
    17fa:	a4 e3       	ldi	r26, 0x34	; 52
    17fc:	b0 e0       	ldi	r27, 0x00	; 0
    17fe:	e4 e3       	ldi	r30, 0x34	; 52
    1800:	f0 e0       	ldi	r31, 0x00	; 0
    1802:	80 81       	ld	r24, Z
    1804:	48 2f       	mov	r20, r24
    1806:	8a 81       	ldd	r24, Y+2	; 0x02
    1808:	28 2f       	mov	r18, r24
    180a:	30 e0       	ldi	r19, 0x00	; 0
    180c:	81 e0       	ldi	r24, 0x01	; 1
    180e:	90 e0       	ldi	r25, 0x00	; 0
    1810:	02 2e       	mov	r0, r18
    1812:	02 c0       	rjmp	.+4      	; 0x1818 <DIO_voidSetPinDirection+0xd8>
    1814:	88 0f       	add	r24, r24
    1816:	99 1f       	adc	r25, r25
    1818:	0a 94       	dec	r0
    181a:	e2 f7       	brpl	.-8      	; 0x1814 <DIO_voidSetPinDirection+0xd4>
    181c:	84 2b       	or	r24, r20
    181e:	8c 93       	st	X, r24
    1820:	8c c0       	rjmp	.+280    	; 0x193a <DIO_voidSetPinDirection+0x1fa>
				case PORT_u8D:SET_BIT(DDRD,Copy_u8PinNum);break;
    1822:	a1 e3       	ldi	r26, 0x31	; 49
    1824:	b0 e0       	ldi	r27, 0x00	; 0
    1826:	e1 e3       	ldi	r30, 0x31	; 49
    1828:	f0 e0       	ldi	r31, 0x00	; 0
    182a:	80 81       	ld	r24, Z
    182c:	48 2f       	mov	r20, r24
    182e:	8a 81       	ldd	r24, Y+2	; 0x02
    1830:	28 2f       	mov	r18, r24
    1832:	30 e0       	ldi	r19, 0x00	; 0
    1834:	81 e0       	ldi	r24, 0x01	; 1
    1836:	90 e0       	ldi	r25, 0x00	; 0
    1838:	02 2e       	mov	r0, r18
    183a:	02 c0       	rjmp	.+4      	; 0x1840 <DIO_voidSetPinDirection+0x100>
    183c:	88 0f       	add	r24, r24
    183e:	99 1f       	adc	r25, r25
    1840:	0a 94       	dec	r0
    1842:	e2 f7       	brpl	.-8      	; 0x183c <DIO_voidSetPinDirection+0xfc>
    1844:	84 2b       	or	r24, r20
    1846:	8c 93       	st	X, r24
    1848:	78 c0       	rjmp	.+240    	; 0x193a <DIO_voidSetPinDirection+0x1fa>
			}
		}
		else if(Copy_u8PinDir == PIN_IN)
    184a:	8b 81       	ldd	r24, Y+3	; 0x03
    184c:	88 23       	and	r24, r24
    184e:	09 f0       	breq	.+2      	; 0x1852 <DIO_voidSetPinDirection+0x112>
    1850:	74 c0       	rjmp	.+232    	; 0x193a <DIO_voidSetPinDirection+0x1fa>
		{
			switch(Copy_u8PortNum)
    1852:	89 81       	ldd	r24, Y+1	; 0x01
    1854:	28 2f       	mov	r18, r24
    1856:	30 e0       	ldi	r19, 0x00	; 0
    1858:	3d 83       	std	Y+5, r19	; 0x05
    185a:	2c 83       	std	Y+4, r18	; 0x04
    185c:	8c 81       	ldd	r24, Y+4	; 0x04
    185e:	9d 81       	ldd	r25, Y+5	; 0x05
    1860:	82 30       	cpi	r24, 0x02	; 2
    1862:	91 05       	cpc	r25, r1
    1864:	61 f1       	breq	.+88     	; 0x18be <DIO_voidSetPinDirection+0x17e>
    1866:	2c 81       	ldd	r18, Y+4	; 0x04
    1868:	3d 81       	ldd	r19, Y+5	; 0x05
    186a:	23 30       	cpi	r18, 0x03	; 3
    186c:	31 05       	cpc	r19, r1
    186e:	34 f4       	brge	.+12     	; 0x187c <DIO_voidSetPinDirection+0x13c>
    1870:	8c 81       	ldd	r24, Y+4	; 0x04
    1872:	9d 81       	ldd	r25, Y+5	; 0x05
    1874:	81 30       	cpi	r24, 0x01	; 1
    1876:	91 05       	cpc	r25, r1
    1878:	69 f0       	breq	.+26     	; 0x1894 <DIO_voidSetPinDirection+0x154>
    187a:	5f c0       	rjmp	.+190    	; 0x193a <DIO_voidSetPinDirection+0x1fa>
    187c:	2c 81       	ldd	r18, Y+4	; 0x04
    187e:	3d 81       	ldd	r19, Y+5	; 0x05
    1880:	23 30       	cpi	r18, 0x03	; 3
    1882:	31 05       	cpc	r19, r1
    1884:	89 f1       	breq	.+98     	; 0x18e8 <DIO_voidSetPinDirection+0x1a8>
    1886:	8c 81       	ldd	r24, Y+4	; 0x04
    1888:	9d 81       	ldd	r25, Y+5	; 0x05
    188a:	84 30       	cpi	r24, 0x04	; 4
    188c:	91 05       	cpc	r25, r1
    188e:	09 f4       	brne	.+2      	; 0x1892 <DIO_voidSetPinDirection+0x152>
    1890:	40 c0       	rjmp	.+128    	; 0x1912 <DIO_voidSetPinDirection+0x1d2>
    1892:	53 c0       	rjmp	.+166    	; 0x193a <DIO_voidSetPinDirection+0x1fa>
			{
				case PORT_u8A:CLR_BIT(DDRA,Copy_u8PinNum);break;
    1894:	aa e3       	ldi	r26, 0x3A	; 58
    1896:	b0 e0       	ldi	r27, 0x00	; 0
    1898:	ea e3       	ldi	r30, 0x3A	; 58
    189a:	f0 e0       	ldi	r31, 0x00	; 0
    189c:	80 81       	ld	r24, Z
    189e:	48 2f       	mov	r20, r24
    18a0:	8a 81       	ldd	r24, Y+2	; 0x02
    18a2:	28 2f       	mov	r18, r24
    18a4:	30 e0       	ldi	r19, 0x00	; 0
    18a6:	81 e0       	ldi	r24, 0x01	; 1
    18a8:	90 e0       	ldi	r25, 0x00	; 0
    18aa:	02 2e       	mov	r0, r18
    18ac:	02 c0       	rjmp	.+4      	; 0x18b2 <DIO_voidSetPinDirection+0x172>
    18ae:	88 0f       	add	r24, r24
    18b0:	99 1f       	adc	r25, r25
    18b2:	0a 94       	dec	r0
    18b4:	e2 f7       	brpl	.-8      	; 0x18ae <DIO_voidSetPinDirection+0x16e>
    18b6:	80 95       	com	r24
    18b8:	84 23       	and	r24, r20
    18ba:	8c 93       	st	X, r24
    18bc:	3e c0       	rjmp	.+124    	; 0x193a <DIO_voidSetPinDirection+0x1fa>
				case PORT_u8B:CLR_BIT(DDRB,Copy_u8PinNum);break;
    18be:	a7 e3       	ldi	r26, 0x37	; 55
    18c0:	b0 e0       	ldi	r27, 0x00	; 0
    18c2:	e7 e3       	ldi	r30, 0x37	; 55
    18c4:	f0 e0       	ldi	r31, 0x00	; 0
    18c6:	80 81       	ld	r24, Z
    18c8:	48 2f       	mov	r20, r24
    18ca:	8a 81       	ldd	r24, Y+2	; 0x02
    18cc:	28 2f       	mov	r18, r24
    18ce:	30 e0       	ldi	r19, 0x00	; 0
    18d0:	81 e0       	ldi	r24, 0x01	; 1
    18d2:	90 e0       	ldi	r25, 0x00	; 0
    18d4:	02 2e       	mov	r0, r18
    18d6:	02 c0       	rjmp	.+4      	; 0x18dc <DIO_voidSetPinDirection+0x19c>
    18d8:	88 0f       	add	r24, r24
    18da:	99 1f       	adc	r25, r25
    18dc:	0a 94       	dec	r0
    18de:	e2 f7       	brpl	.-8      	; 0x18d8 <DIO_voidSetPinDirection+0x198>
    18e0:	80 95       	com	r24
    18e2:	84 23       	and	r24, r20
    18e4:	8c 93       	st	X, r24
    18e6:	29 c0       	rjmp	.+82     	; 0x193a <DIO_voidSetPinDirection+0x1fa>
				case PORT_u8C:CLR_BIT(DDRC,Copy_u8PinNum);break;
    18e8:	a4 e3       	ldi	r26, 0x34	; 52
    18ea:	b0 e0       	ldi	r27, 0x00	; 0
    18ec:	e4 e3       	ldi	r30, 0x34	; 52
    18ee:	f0 e0       	ldi	r31, 0x00	; 0
    18f0:	80 81       	ld	r24, Z
    18f2:	48 2f       	mov	r20, r24
    18f4:	8a 81       	ldd	r24, Y+2	; 0x02
    18f6:	28 2f       	mov	r18, r24
    18f8:	30 e0       	ldi	r19, 0x00	; 0
    18fa:	81 e0       	ldi	r24, 0x01	; 1
    18fc:	90 e0       	ldi	r25, 0x00	; 0
    18fe:	02 2e       	mov	r0, r18
    1900:	02 c0       	rjmp	.+4      	; 0x1906 <DIO_voidSetPinDirection+0x1c6>
    1902:	88 0f       	add	r24, r24
    1904:	99 1f       	adc	r25, r25
    1906:	0a 94       	dec	r0
    1908:	e2 f7       	brpl	.-8      	; 0x1902 <DIO_voidSetPinDirection+0x1c2>
    190a:	80 95       	com	r24
    190c:	84 23       	and	r24, r20
    190e:	8c 93       	st	X, r24
    1910:	14 c0       	rjmp	.+40     	; 0x193a <DIO_voidSetPinDirection+0x1fa>
				case PORT_u8D:CLR_BIT(DDRD,Copy_u8PinNum);break;
    1912:	a1 e3       	ldi	r26, 0x31	; 49
    1914:	b0 e0       	ldi	r27, 0x00	; 0
    1916:	e1 e3       	ldi	r30, 0x31	; 49
    1918:	f0 e0       	ldi	r31, 0x00	; 0
    191a:	80 81       	ld	r24, Z
    191c:	48 2f       	mov	r20, r24
    191e:	8a 81       	ldd	r24, Y+2	; 0x02
    1920:	28 2f       	mov	r18, r24
    1922:	30 e0       	ldi	r19, 0x00	; 0
    1924:	81 e0       	ldi	r24, 0x01	; 1
    1926:	90 e0       	ldi	r25, 0x00	; 0
    1928:	02 2e       	mov	r0, r18
    192a:	02 c0       	rjmp	.+4      	; 0x1930 <DIO_voidSetPinDirection+0x1f0>
    192c:	88 0f       	add	r24, r24
    192e:	99 1f       	adc	r25, r25
    1930:	0a 94       	dec	r0
    1932:	e2 f7       	brpl	.-8      	; 0x192c <DIO_voidSetPinDirection+0x1ec>
    1934:	80 95       	com	r24
    1936:	84 23       	and	r24, r20
    1938:	8c 93       	st	X, r24
			}
		}
	}	
}
    193a:	27 96       	adiw	r28, 0x07	; 7
    193c:	0f b6       	in	r0, 0x3f	; 63
    193e:	f8 94       	cli
    1940:	de bf       	out	0x3e, r29	; 62
    1942:	0f be       	out	0x3f, r0	; 63
    1944:	cd bf       	out	0x3d, r28	; 61
    1946:	cf 91       	pop	r28
    1948:	df 91       	pop	r29
    194a:	08 95       	ret

0000194c <DIO_voidSetPinValue>:
void DIO_voidSetPinValue(u8 Copy_u8PortNum,u8 Copy_u8PinNum,u8 Copy_u8PinValue)
{
    194c:	df 93       	push	r29
    194e:	cf 93       	push	r28
    1950:	cd b7       	in	r28, 0x3d	; 61
    1952:	de b7       	in	r29, 0x3e	; 62
    1954:	27 97       	sbiw	r28, 0x07	; 7
    1956:	0f b6       	in	r0, 0x3f	; 63
    1958:	f8 94       	cli
    195a:	de bf       	out	0x3e, r29	; 62
    195c:	0f be       	out	0x3f, r0	; 63
    195e:	cd bf       	out	0x3d, r28	; 61
    1960:	89 83       	std	Y+1, r24	; 0x01
    1962:	6a 83       	std	Y+2, r22	; 0x02
    1964:	4b 83       	std	Y+3, r20	; 0x03
	if(Copy_u8PinNum <= MAX_PIN_NUM)
    1966:	8a 81       	ldd	r24, Y+2	; 0x02
    1968:	88 30       	cpi	r24, 0x08	; 8
    196a:	08 f0       	brcs	.+2      	; 0x196e <DIO_voidSetPinValue+0x22>
    196c:	ec c0       	rjmp	.+472    	; 0x1b46 <DIO_voidSetPinValue+0x1fa>
	{
		if(Copy_u8PinValue == PIN_HIGH)
    196e:	8b 81       	ldd	r24, Y+3	; 0x03
    1970:	81 30       	cpi	r24, 0x01	; 1
    1972:	09 f0       	breq	.+2      	; 0x1976 <DIO_voidSetPinValue+0x2a>
    1974:	70 c0       	rjmp	.+224    	; 0x1a56 <DIO_voidSetPinValue+0x10a>
		{
			switch(Copy_u8PortNum)
    1976:	89 81       	ldd	r24, Y+1	; 0x01
    1978:	28 2f       	mov	r18, r24
    197a:	30 e0       	ldi	r19, 0x00	; 0
    197c:	3f 83       	std	Y+7, r19	; 0x07
    197e:	2e 83       	std	Y+6, r18	; 0x06
    1980:	8e 81       	ldd	r24, Y+6	; 0x06
    1982:	9f 81       	ldd	r25, Y+7	; 0x07
    1984:	82 30       	cpi	r24, 0x02	; 2
    1986:	91 05       	cpc	r25, r1
    1988:	51 f1       	breq	.+84     	; 0x19de <DIO_voidSetPinValue+0x92>
    198a:	2e 81       	ldd	r18, Y+6	; 0x06
    198c:	3f 81       	ldd	r19, Y+7	; 0x07
    198e:	23 30       	cpi	r18, 0x03	; 3
    1990:	31 05       	cpc	r19, r1
    1992:	34 f4       	brge	.+12     	; 0x19a0 <DIO_voidSetPinValue+0x54>
    1994:	8e 81       	ldd	r24, Y+6	; 0x06
    1996:	9f 81       	ldd	r25, Y+7	; 0x07
    1998:	81 30       	cpi	r24, 0x01	; 1
    199a:	91 05       	cpc	r25, r1
    199c:	61 f0       	breq	.+24     	; 0x19b6 <DIO_voidSetPinValue+0x6a>
    199e:	d3 c0       	rjmp	.+422    	; 0x1b46 <DIO_voidSetPinValue+0x1fa>
    19a0:	2e 81       	ldd	r18, Y+6	; 0x06
    19a2:	3f 81       	ldd	r19, Y+7	; 0x07
    19a4:	23 30       	cpi	r18, 0x03	; 3
    19a6:	31 05       	cpc	r19, r1
    19a8:	71 f1       	breq	.+92     	; 0x1a06 <DIO_voidSetPinValue+0xba>
    19aa:	8e 81       	ldd	r24, Y+6	; 0x06
    19ac:	9f 81       	ldd	r25, Y+7	; 0x07
    19ae:	84 30       	cpi	r24, 0x04	; 4
    19b0:	91 05       	cpc	r25, r1
    19b2:	e9 f1       	breq	.+122    	; 0x1a2e <DIO_voidSetPinValue+0xe2>
    19b4:	c8 c0       	rjmp	.+400    	; 0x1b46 <DIO_voidSetPinValue+0x1fa>
			{
				case PORT_u8A:SET_BIT(PORTA,Copy_u8PinNum);break;
    19b6:	ab e3       	ldi	r26, 0x3B	; 59
    19b8:	b0 e0       	ldi	r27, 0x00	; 0
    19ba:	eb e3       	ldi	r30, 0x3B	; 59
    19bc:	f0 e0       	ldi	r31, 0x00	; 0
    19be:	80 81       	ld	r24, Z
    19c0:	48 2f       	mov	r20, r24
    19c2:	8a 81       	ldd	r24, Y+2	; 0x02
    19c4:	28 2f       	mov	r18, r24
    19c6:	30 e0       	ldi	r19, 0x00	; 0
    19c8:	81 e0       	ldi	r24, 0x01	; 1
    19ca:	90 e0       	ldi	r25, 0x00	; 0
    19cc:	02 2e       	mov	r0, r18
    19ce:	02 c0       	rjmp	.+4      	; 0x19d4 <DIO_voidSetPinValue+0x88>
    19d0:	88 0f       	add	r24, r24
    19d2:	99 1f       	adc	r25, r25
    19d4:	0a 94       	dec	r0
    19d6:	e2 f7       	brpl	.-8      	; 0x19d0 <DIO_voidSetPinValue+0x84>
    19d8:	84 2b       	or	r24, r20
    19da:	8c 93       	st	X, r24
    19dc:	b4 c0       	rjmp	.+360    	; 0x1b46 <DIO_voidSetPinValue+0x1fa>
				case PORT_u8B:SET_BIT(PORTB,Copy_u8PinNum);break;
    19de:	a8 e3       	ldi	r26, 0x38	; 56
    19e0:	b0 e0       	ldi	r27, 0x00	; 0
    19e2:	e8 e3       	ldi	r30, 0x38	; 56
    19e4:	f0 e0       	ldi	r31, 0x00	; 0
    19e6:	80 81       	ld	r24, Z
    19e8:	48 2f       	mov	r20, r24
    19ea:	8a 81       	ldd	r24, Y+2	; 0x02
    19ec:	28 2f       	mov	r18, r24
    19ee:	30 e0       	ldi	r19, 0x00	; 0
    19f0:	81 e0       	ldi	r24, 0x01	; 1
    19f2:	90 e0       	ldi	r25, 0x00	; 0
    19f4:	02 2e       	mov	r0, r18
    19f6:	02 c0       	rjmp	.+4      	; 0x19fc <DIO_voidSetPinValue+0xb0>
    19f8:	88 0f       	add	r24, r24
    19fa:	99 1f       	adc	r25, r25
    19fc:	0a 94       	dec	r0
    19fe:	e2 f7       	brpl	.-8      	; 0x19f8 <DIO_voidSetPinValue+0xac>
    1a00:	84 2b       	or	r24, r20
    1a02:	8c 93       	st	X, r24
    1a04:	a0 c0       	rjmp	.+320    	; 0x1b46 <DIO_voidSetPinValue+0x1fa>
				case PORT_u8C:SET_BIT(PORTC,Copy_u8PinNum);break;
    1a06:	a5 e3       	ldi	r26, 0x35	; 53
    1a08:	b0 e0       	ldi	r27, 0x00	; 0
    1a0a:	e5 e3       	ldi	r30, 0x35	; 53
    1a0c:	f0 e0       	ldi	r31, 0x00	; 0
    1a0e:	80 81       	ld	r24, Z
    1a10:	48 2f       	mov	r20, r24
    1a12:	8a 81       	ldd	r24, Y+2	; 0x02
    1a14:	28 2f       	mov	r18, r24
    1a16:	30 e0       	ldi	r19, 0x00	; 0
    1a18:	81 e0       	ldi	r24, 0x01	; 1
    1a1a:	90 e0       	ldi	r25, 0x00	; 0
    1a1c:	02 2e       	mov	r0, r18
    1a1e:	02 c0       	rjmp	.+4      	; 0x1a24 <DIO_voidSetPinValue+0xd8>
    1a20:	88 0f       	add	r24, r24
    1a22:	99 1f       	adc	r25, r25
    1a24:	0a 94       	dec	r0
    1a26:	e2 f7       	brpl	.-8      	; 0x1a20 <DIO_voidSetPinValue+0xd4>
    1a28:	84 2b       	or	r24, r20
    1a2a:	8c 93       	st	X, r24
    1a2c:	8c c0       	rjmp	.+280    	; 0x1b46 <DIO_voidSetPinValue+0x1fa>
				case PORT_u8D:SET_BIT(PORTD,Copy_u8PinNum);break;
    1a2e:	a2 e3       	ldi	r26, 0x32	; 50
    1a30:	b0 e0       	ldi	r27, 0x00	; 0
    1a32:	e2 e3       	ldi	r30, 0x32	; 50
    1a34:	f0 e0       	ldi	r31, 0x00	; 0
    1a36:	80 81       	ld	r24, Z
    1a38:	48 2f       	mov	r20, r24
    1a3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3c:	28 2f       	mov	r18, r24
    1a3e:	30 e0       	ldi	r19, 0x00	; 0
    1a40:	81 e0       	ldi	r24, 0x01	; 1
    1a42:	90 e0       	ldi	r25, 0x00	; 0
    1a44:	02 2e       	mov	r0, r18
    1a46:	02 c0       	rjmp	.+4      	; 0x1a4c <DIO_voidSetPinValue+0x100>
    1a48:	88 0f       	add	r24, r24
    1a4a:	99 1f       	adc	r25, r25
    1a4c:	0a 94       	dec	r0
    1a4e:	e2 f7       	brpl	.-8      	; 0x1a48 <DIO_voidSetPinValue+0xfc>
    1a50:	84 2b       	or	r24, r20
    1a52:	8c 93       	st	X, r24
    1a54:	78 c0       	rjmp	.+240    	; 0x1b46 <DIO_voidSetPinValue+0x1fa>
			}
		}
		else if(Copy_u8PinValue == PIN_LOW)
    1a56:	8b 81       	ldd	r24, Y+3	; 0x03
    1a58:	88 23       	and	r24, r24
    1a5a:	09 f0       	breq	.+2      	; 0x1a5e <DIO_voidSetPinValue+0x112>
    1a5c:	74 c0       	rjmp	.+232    	; 0x1b46 <DIO_voidSetPinValue+0x1fa>
		{
			switch(Copy_u8PortNum)
    1a5e:	89 81       	ldd	r24, Y+1	; 0x01
    1a60:	28 2f       	mov	r18, r24
    1a62:	30 e0       	ldi	r19, 0x00	; 0
    1a64:	3d 83       	std	Y+5, r19	; 0x05
    1a66:	2c 83       	std	Y+4, r18	; 0x04
    1a68:	8c 81       	ldd	r24, Y+4	; 0x04
    1a6a:	9d 81       	ldd	r25, Y+5	; 0x05
    1a6c:	82 30       	cpi	r24, 0x02	; 2
    1a6e:	91 05       	cpc	r25, r1
    1a70:	61 f1       	breq	.+88     	; 0x1aca <DIO_voidSetPinValue+0x17e>
    1a72:	2c 81       	ldd	r18, Y+4	; 0x04
    1a74:	3d 81       	ldd	r19, Y+5	; 0x05
    1a76:	23 30       	cpi	r18, 0x03	; 3
    1a78:	31 05       	cpc	r19, r1
    1a7a:	34 f4       	brge	.+12     	; 0x1a88 <DIO_voidSetPinValue+0x13c>
    1a7c:	8c 81       	ldd	r24, Y+4	; 0x04
    1a7e:	9d 81       	ldd	r25, Y+5	; 0x05
    1a80:	81 30       	cpi	r24, 0x01	; 1
    1a82:	91 05       	cpc	r25, r1
    1a84:	69 f0       	breq	.+26     	; 0x1aa0 <DIO_voidSetPinValue+0x154>
    1a86:	5f c0       	rjmp	.+190    	; 0x1b46 <DIO_voidSetPinValue+0x1fa>
    1a88:	2c 81       	ldd	r18, Y+4	; 0x04
    1a8a:	3d 81       	ldd	r19, Y+5	; 0x05
    1a8c:	23 30       	cpi	r18, 0x03	; 3
    1a8e:	31 05       	cpc	r19, r1
    1a90:	89 f1       	breq	.+98     	; 0x1af4 <DIO_voidSetPinValue+0x1a8>
    1a92:	8c 81       	ldd	r24, Y+4	; 0x04
    1a94:	9d 81       	ldd	r25, Y+5	; 0x05
    1a96:	84 30       	cpi	r24, 0x04	; 4
    1a98:	91 05       	cpc	r25, r1
    1a9a:	09 f4       	brne	.+2      	; 0x1a9e <DIO_voidSetPinValue+0x152>
    1a9c:	40 c0       	rjmp	.+128    	; 0x1b1e <DIO_voidSetPinValue+0x1d2>
    1a9e:	53 c0       	rjmp	.+166    	; 0x1b46 <DIO_voidSetPinValue+0x1fa>
			{
				case PORT_u8A:CLR_BIT(PORTA,Copy_u8PinNum);break;
    1aa0:	ab e3       	ldi	r26, 0x3B	; 59
    1aa2:	b0 e0       	ldi	r27, 0x00	; 0
    1aa4:	eb e3       	ldi	r30, 0x3B	; 59
    1aa6:	f0 e0       	ldi	r31, 0x00	; 0
    1aa8:	80 81       	ld	r24, Z
    1aaa:	48 2f       	mov	r20, r24
    1aac:	8a 81       	ldd	r24, Y+2	; 0x02
    1aae:	28 2f       	mov	r18, r24
    1ab0:	30 e0       	ldi	r19, 0x00	; 0
    1ab2:	81 e0       	ldi	r24, 0x01	; 1
    1ab4:	90 e0       	ldi	r25, 0x00	; 0
    1ab6:	02 2e       	mov	r0, r18
    1ab8:	02 c0       	rjmp	.+4      	; 0x1abe <DIO_voidSetPinValue+0x172>
    1aba:	88 0f       	add	r24, r24
    1abc:	99 1f       	adc	r25, r25
    1abe:	0a 94       	dec	r0
    1ac0:	e2 f7       	brpl	.-8      	; 0x1aba <DIO_voidSetPinValue+0x16e>
    1ac2:	80 95       	com	r24
    1ac4:	84 23       	and	r24, r20
    1ac6:	8c 93       	st	X, r24
    1ac8:	3e c0       	rjmp	.+124    	; 0x1b46 <DIO_voidSetPinValue+0x1fa>
				case PORT_u8B:CLR_BIT(PORTB,Copy_u8PinNum);break;
    1aca:	a8 e3       	ldi	r26, 0x38	; 56
    1acc:	b0 e0       	ldi	r27, 0x00	; 0
    1ace:	e8 e3       	ldi	r30, 0x38	; 56
    1ad0:	f0 e0       	ldi	r31, 0x00	; 0
    1ad2:	80 81       	ld	r24, Z
    1ad4:	48 2f       	mov	r20, r24
    1ad6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad8:	28 2f       	mov	r18, r24
    1ada:	30 e0       	ldi	r19, 0x00	; 0
    1adc:	81 e0       	ldi	r24, 0x01	; 1
    1ade:	90 e0       	ldi	r25, 0x00	; 0
    1ae0:	02 2e       	mov	r0, r18
    1ae2:	02 c0       	rjmp	.+4      	; 0x1ae8 <DIO_voidSetPinValue+0x19c>
    1ae4:	88 0f       	add	r24, r24
    1ae6:	99 1f       	adc	r25, r25
    1ae8:	0a 94       	dec	r0
    1aea:	e2 f7       	brpl	.-8      	; 0x1ae4 <DIO_voidSetPinValue+0x198>
    1aec:	80 95       	com	r24
    1aee:	84 23       	and	r24, r20
    1af0:	8c 93       	st	X, r24
    1af2:	29 c0       	rjmp	.+82     	; 0x1b46 <DIO_voidSetPinValue+0x1fa>
				case PORT_u8C:CLR_BIT(PORTC,Copy_u8PinNum);break;
    1af4:	a5 e3       	ldi	r26, 0x35	; 53
    1af6:	b0 e0       	ldi	r27, 0x00	; 0
    1af8:	e5 e3       	ldi	r30, 0x35	; 53
    1afa:	f0 e0       	ldi	r31, 0x00	; 0
    1afc:	80 81       	ld	r24, Z
    1afe:	48 2f       	mov	r20, r24
    1b00:	8a 81       	ldd	r24, Y+2	; 0x02
    1b02:	28 2f       	mov	r18, r24
    1b04:	30 e0       	ldi	r19, 0x00	; 0
    1b06:	81 e0       	ldi	r24, 0x01	; 1
    1b08:	90 e0       	ldi	r25, 0x00	; 0
    1b0a:	02 2e       	mov	r0, r18
    1b0c:	02 c0       	rjmp	.+4      	; 0x1b12 <DIO_voidSetPinValue+0x1c6>
    1b0e:	88 0f       	add	r24, r24
    1b10:	99 1f       	adc	r25, r25
    1b12:	0a 94       	dec	r0
    1b14:	e2 f7       	brpl	.-8      	; 0x1b0e <DIO_voidSetPinValue+0x1c2>
    1b16:	80 95       	com	r24
    1b18:	84 23       	and	r24, r20
    1b1a:	8c 93       	st	X, r24
    1b1c:	14 c0       	rjmp	.+40     	; 0x1b46 <DIO_voidSetPinValue+0x1fa>
				case PORT_u8D:CLR_BIT(PORTD,Copy_u8PinNum);break;
    1b1e:	a2 e3       	ldi	r26, 0x32	; 50
    1b20:	b0 e0       	ldi	r27, 0x00	; 0
    1b22:	e2 e3       	ldi	r30, 0x32	; 50
    1b24:	f0 e0       	ldi	r31, 0x00	; 0
    1b26:	80 81       	ld	r24, Z
    1b28:	48 2f       	mov	r20, r24
    1b2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b2c:	28 2f       	mov	r18, r24
    1b2e:	30 e0       	ldi	r19, 0x00	; 0
    1b30:	81 e0       	ldi	r24, 0x01	; 1
    1b32:	90 e0       	ldi	r25, 0x00	; 0
    1b34:	02 2e       	mov	r0, r18
    1b36:	02 c0       	rjmp	.+4      	; 0x1b3c <DIO_voidSetPinValue+0x1f0>
    1b38:	88 0f       	add	r24, r24
    1b3a:	99 1f       	adc	r25, r25
    1b3c:	0a 94       	dec	r0
    1b3e:	e2 f7       	brpl	.-8      	; 0x1b38 <DIO_voidSetPinValue+0x1ec>
    1b40:	80 95       	com	r24
    1b42:	84 23       	and	r24, r20
    1b44:	8c 93       	st	X, r24
			}
		}
	}	
}
    1b46:	27 96       	adiw	r28, 0x07	; 7
    1b48:	0f b6       	in	r0, 0x3f	; 63
    1b4a:	f8 94       	cli
    1b4c:	de bf       	out	0x3e, r29	; 62
    1b4e:	0f be       	out	0x3f, r0	; 63
    1b50:	cd bf       	out	0x3d, r28	; 61
    1b52:	cf 91       	pop	r28
    1b54:	df 91       	pop	r29
    1b56:	08 95       	ret

00001b58 <DIO_u8GetPinValue>:


u8 DIO_u8GetPinValue(u8 Copy_u8PortNum,u8 Copy_u8PinNum)
{
    1b58:	df 93       	push	r29
    1b5a:	cf 93       	push	r28
    1b5c:	00 d0       	rcall	.+0      	; 0x1b5e <DIO_u8GetPinValue+0x6>
    1b5e:	00 d0       	rcall	.+0      	; 0x1b60 <DIO_u8GetPinValue+0x8>
    1b60:	0f 92       	push	r0
    1b62:	cd b7       	in	r28, 0x3d	; 61
    1b64:	de b7       	in	r29, 0x3e	; 62
    1b66:	8a 83       	std	Y+2, r24	; 0x02
    1b68:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8PinState=0;
    1b6a:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8PortNum)
    1b6c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b6e:	28 2f       	mov	r18, r24
    1b70:	30 e0       	ldi	r19, 0x00	; 0
    1b72:	3d 83       	std	Y+5, r19	; 0x05
    1b74:	2c 83       	std	Y+4, r18	; 0x04
    1b76:	4c 81       	ldd	r20, Y+4	; 0x04
    1b78:	5d 81       	ldd	r21, Y+5	; 0x05
    1b7a:	42 30       	cpi	r20, 0x02	; 2
    1b7c:	51 05       	cpc	r21, r1
    1b7e:	41 f1       	breq	.+80     	; 0x1bd0 <DIO_u8GetPinValue+0x78>
    1b80:	8c 81       	ldd	r24, Y+4	; 0x04
    1b82:	9d 81       	ldd	r25, Y+5	; 0x05
    1b84:	83 30       	cpi	r24, 0x03	; 3
    1b86:	91 05       	cpc	r25, r1
    1b88:	34 f4       	brge	.+12     	; 0x1b96 <DIO_u8GetPinValue+0x3e>
    1b8a:	2c 81       	ldd	r18, Y+4	; 0x04
    1b8c:	3d 81       	ldd	r19, Y+5	; 0x05
    1b8e:	21 30       	cpi	r18, 0x01	; 1
    1b90:	31 05       	cpc	r19, r1
    1b92:	61 f0       	breq	.+24     	; 0x1bac <DIO_u8GetPinValue+0x54>
    1b94:	52 c0       	rjmp	.+164    	; 0x1c3a <DIO_u8GetPinValue+0xe2>
    1b96:	4c 81       	ldd	r20, Y+4	; 0x04
    1b98:	5d 81       	ldd	r21, Y+5	; 0x05
    1b9a:	43 30       	cpi	r20, 0x03	; 3
    1b9c:	51 05       	cpc	r21, r1
    1b9e:	51 f1       	breq	.+84     	; 0x1bf4 <DIO_u8GetPinValue+0x9c>
    1ba0:	8c 81       	ldd	r24, Y+4	; 0x04
    1ba2:	9d 81       	ldd	r25, Y+5	; 0x05
    1ba4:	84 30       	cpi	r24, 0x04	; 4
    1ba6:	91 05       	cpc	r25, r1
    1ba8:	b9 f1       	breq	.+110    	; 0x1c18 <DIO_u8GetPinValue+0xc0>
    1baa:	47 c0       	rjmp	.+142    	; 0x1c3a <DIO_u8GetPinValue+0xe2>
	{
		case PORT_u8A:Local_u8PinState=GET_BIT(PINA,Copy_u8PinNum);break;
    1bac:	e9 e3       	ldi	r30, 0x39	; 57
    1bae:	f0 e0       	ldi	r31, 0x00	; 0
    1bb0:	80 81       	ld	r24, Z
    1bb2:	28 2f       	mov	r18, r24
    1bb4:	30 e0       	ldi	r19, 0x00	; 0
    1bb6:	8b 81       	ldd	r24, Y+3	; 0x03
    1bb8:	88 2f       	mov	r24, r24
    1bba:	90 e0       	ldi	r25, 0x00	; 0
    1bbc:	a9 01       	movw	r20, r18
    1bbe:	02 c0       	rjmp	.+4      	; 0x1bc4 <DIO_u8GetPinValue+0x6c>
    1bc0:	55 95       	asr	r21
    1bc2:	47 95       	ror	r20
    1bc4:	8a 95       	dec	r24
    1bc6:	e2 f7       	brpl	.-8      	; 0x1bc0 <DIO_u8GetPinValue+0x68>
    1bc8:	ca 01       	movw	r24, r20
    1bca:	81 70       	andi	r24, 0x01	; 1
    1bcc:	89 83       	std	Y+1, r24	; 0x01
    1bce:	35 c0       	rjmp	.+106    	; 0x1c3a <DIO_u8GetPinValue+0xe2>
		case PORT_u8B:Local_u8PinState=GET_BIT(PINB,Copy_u8PinNum);break;
    1bd0:	e6 e3       	ldi	r30, 0x36	; 54
    1bd2:	f0 e0       	ldi	r31, 0x00	; 0
    1bd4:	80 81       	ld	r24, Z
    1bd6:	28 2f       	mov	r18, r24
    1bd8:	30 e0       	ldi	r19, 0x00	; 0
    1bda:	8b 81       	ldd	r24, Y+3	; 0x03
    1bdc:	88 2f       	mov	r24, r24
    1bde:	90 e0       	ldi	r25, 0x00	; 0
    1be0:	a9 01       	movw	r20, r18
    1be2:	02 c0       	rjmp	.+4      	; 0x1be8 <DIO_u8GetPinValue+0x90>
    1be4:	55 95       	asr	r21
    1be6:	47 95       	ror	r20
    1be8:	8a 95       	dec	r24
    1bea:	e2 f7       	brpl	.-8      	; 0x1be4 <DIO_u8GetPinValue+0x8c>
    1bec:	ca 01       	movw	r24, r20
    1bee:	81 70       	andi	r24, 0x01	; 1
    1bf0:	89 83       	std	Y+1, r24	; 0x01
    1bf2:	23 c0       	rjmp	.+70     	; 0x1c3a <DIO_u8GetPinValue+0xe2>
		case PORT_u8C:Local_u8PinState=GET_BIT(PINC,Copy_u8PinNum);break;
    1bf4:	e3 e3       	ldi	r30, 0x33	; 51
    1bf6:	f0 e0       	ldi	r31, 0x00	; 0
    1bf8:	80 81       	ld	r24, Z
    1bfa:	28 2f       	mov	r18, r24
    1bfc:	30 e0       	ldi	r19, 0x00	; 0
    1bfe:	8b 81       	ldd	r24, Y+3	; 0x03
    1c00:	88 2f       	mov	r24, r24
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	a9 01       	movw	r20, r18
    1c06:	02 c0       	rjmp	.+4      	; 0x1c0c <DIO_u8GetPinValue+0xb4>
    1c08:	55 95       	asr	r21
    1c0a:	47 95       	ror	r20
    1c0c:	8a 95       	dec	r24
    1c0e:	e2 f7       	brpl	.-8      	; 0x1c08 <DIO_u8GetPinValue+0xb0>
    1c10:	ca 01       	movw	r24, r20
    1c12:	81 70       	andi	r24, 0x01	; 1
    1c14:	89 83       	std	Y+1, r24	; 0x01
    1c16:	11 c0       	rjmp	.+34     	; 0x1c3a <DIO_u8GetPinValue+0xe2>
		case PORT_u8D:Local_u8PinState=GET_BIT(PIND,Copy_u8PinNum);break;
    1c18:	e0 e3       	ldi	r30, 0x30	; 48
    1c1a:	f0 e0       	ldi	r31, 0x00	; 0
    1c1c:	80 81       	ld	r24, Z
    1c1e:	28 2f       	mov	r18, r24
    1c20:	30 e0       	ldi	r19, 0x00	; 0
    1c22:	8b 81       	ldd	r24, Y+3	; 0x03
    1c24:	88 2f       	mov	r24, r24
    1c26:	90 e0       	ldi	r25, 0x00	; 0
    1c28:	a9 01       	movw	r20, r18
    1c2a:	02 c0       	rjmp	.+4      	; 0x1c30 <DIO_u8GetPinValue+0xd8>
    1c2c:	55 95       	asr	r21
    1c2e:	47 95       	ror	r20
    1c30:	8a 95       	dec	r24
    1c32:	e2 f7       	brpl	.-8      	; 0x1c2c <DIO_u8GetPinValue+0xd4>
    1c34:	ca 01       	movw	r24, r20
    1c36:	81 70       	andi	r24, 0x01	; 1
    1c38:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8PinState;
    1c3a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c3c:	0f 90       	pop	r0
    1c3e:	0f 90       	pop	r0
    1c40:	0f 90       	pop	r0
    1c42:	0f 90       	pop	r0
    1c44:	0f 90       	pop	r0
    1c46:	cf 91       	pop	r28
    1c48:	df 91       	pop	r29
    1c4a:	08 95       	ret

00001c4c <DIO_voidTogglePinValue>:
void DIO_voidTogglePinValue(u8 Copy_u8PortNum , u8 Copy_u8PinNum)
{
    1c4c:	df 93       	push	r29
    1c4e:	cf 93       	push	r28
    1c50:	00 d0       	rcall	.+0      	; 0x1c52 <DIO_voidTogglePinValue+0x6>
    1c52:	00 d0       	rcall	.+0      	; 0x1c54 <DIO_voidTogglePinValue+0x8>
    1c54:	cd b7       	in	r28, 0x3d	; 61
    1c56:	de b7       	in	r29, 0x3e	; 62
    1c58:	89 83       	std	Y+1, r24	; 0x01
    1c5a:	6a 83       	std	Y+2, r22	; 0x02
	if(Copy_u8PinNum < MAX_PIN_NUM)
    1c5c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c5e:	87 30       	cpi	r24, 0x07	; 7
    1c60:	08 f0       	brcs	.+2      	; 0x1c64 <DIO_voidTogglePinValue+0x18>
    1c62:	6f c0       	rjmp	.+222    	; 0x1d42 <DIO_voidTogglePinValue+0xf6>
	{
		switch(Copy_u8PortNum)
    1c64:	89 81       	ldd	r24, Y+1	; 0x01
    1c66:	28 2f       	mov	r18, r24
    1c68:	30 e0       	ldi	r19, 0x00	; 0
    1c6a:	3c 83       	std	Y+4, r19	; 0x04
    1c6c:	2b 83       	std	Y+3, r18	; 0x03
    1c6e:	8b 81       	ldd	r24, Y+3	; 0x03
    1c70:	9c 81       	ldd	r25, Y+4	; 0x04
    1c72:	82 30       	cpi	r24, 0x02	; 2
    1c74:	91 05       	cpc	r25, r1
    1c76:	51 f1       	breq	.+84     	; 0x1ccc <DIO_voidTogglePinValue+0x80>
    1c78:	2b 81       	ldd	r18, Y+3	; 0x03
    1c7a:	3c 81       	ldd	r19, Y+4	; 0x04
    1c7c:	23 30       	cpi	r18, 0x03	; 3
    1c7e:	31 05       	cpc	r19, r1
    1c80:	34 f4       	brge	.+12     	; 0x1c8e <DIO_voidTogglePinValue+0x42>
    1c82:	8b 81       	ldd	r24, Y+3	; 0x03
    1c84:	9c 81       	ldd	r25, Y+4	; 0x04
    1c86:	81 30       	cpi	r24, 0x01	; 1
    1c88:	91 05       	cpc	r25, r1
    1c8a:	61 f0       	breq	.+24     	; 0x1ca4 <DIO_voidTogglePinValue+0x58>
    1c8c:	5a c0       	rjmp	.+180    	; 0x1d42 <DIO_voidTogglePinValue+0xf6>
    1c8e:	2b 81       	ldd	r18, Y+3	; 0x03
    1c90:	3c 81       	ldd	r19, Y+4	; 0x04
    1c92:	23 30       	cpi	r18, 0x03	; 3
    1c94:	31 05       	cpc	r19, r1
    1c96:	71 f1       	breq	.+92     	; 0x1cf4 <DIO_voidTogglePinValue+0xa8>
    1c98:	8b 81       	ldd	r24, Y+3	; 0x03
    1c9a:	9c 81       	ldd	r25, Y+4	; 0x04
    1c9c:	84 30       	cpi	r24, 0x04	; 4
    1c9e:	91 05       	cpc	r25, r1
    1ca0:	e9 f1       	breq	.+122    	; 0x1d1c <DIO_voidTogglePinValue+0xd0>
    1ca2:	4f c0       	rjmp	.+158    	; 0x1d42 <DIO_voidTogglePinValue+0xf6>
	        {
		        case PORT_u8A:TOG_BIT(PORTA,Copy_u8PinNum);break;
    1ca4:	ab e3       	ldi	r26, 0x3B	; 59
    1ca6:	b0 e0       	ldi	r27, 0x00	; 0
    1ca8:	eb e3       	ldi	r30, 0x3B	; 59
    1caa:	f0 e0       	ldi	r31, 0x00	; 0
    1cac:	80 81       	ld	r24, Z
    1cae:	48 2f       	mov	r20, r24
    1cb0:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb2:	28 2f       	mov	r18, r24
    1cb4:	30 e0       	ldi	r19, 0x00	; 0
    1cb6:	81 e0       	ldi	r24, 0x01	; 1
    1cb8:	90 e0       	ldi	r25, 0x00	; 0
    1cba:	02 2e       	mov	r0, r18
    1cbc:	02 c0       	rjmp	.+4      	; 0x1cc2 <DIO_voidTogglePinValue+0x76>
    1cbe:	88 0f       	add	r24, r24
    1cc0:	99 1f       	adc	r25, r25
    1cc2:	0a 94       	dec	r0
    1cc4:	e2 f7       	brpl	.-8      	; 0x1cbe <DIO_voidTogglePinValue+0x72>
    1cc6:	84 27       	eor	r24, r20
    1cc8:	8c 93       	st	X, r24
    1cca:	3b c0       	rjmp	.+118    	; 0x1d42 <DIO_voidTogglePinValue+0xf6>
		        case PORT_u8B:TOG_BIT(PORTB,Copy_u8PinNum);break;
    1ccc:	a8 e3       	ldi	r26, 0x38	; 56
    1cce:	b0 e0       	ldi	r27, 0x00	; 0
    1cd0:	e8 e3       	ldi	r30, 0x38	; 56
    1cd2:	f0 e0       	ldi	r31, 0x00	; 0
    1cd4:	80 81       	ld	r24, Z
    1cd6:	48 2f       	mov	r20, r24
    1cd8:	8a 81       	ldd	r24, Y+2	; 0x02
    1cda:	28 2f       	mov	r18, r24
    1cdc:	30 e0       	ldi	r19, 0x00	; 0
    1cde:	81 e0       	ldi	r24, 0x01	; 1
    1ce0:	90 e0       	ldi	r25, 0x00	; 0
    1ce2:	02 2e       	mov	r0, r18
    1ce4:	02 c0       	rjmp	.+4      	; 0x1cea <DIO_voidTogglePinValue+0x9e>
    1ce6:	88 0f       	add	r24, r24
    1ce8:	99 1f       	adc	r25, r25
    1cea:	0a 94       	dec	r0
    1cec:	e2 f7       	brpl	.-8      	; 0x1ce6 <DIO_voidTogglePinValue+0x9a>
    1cee:	84 27       	eor	r24, r20
    1cf0:	8c 93       	st	X, r24
    1cf2:	27 c0       	rjmp	.+78     	; 0x1d42 <DIO_voidTogglePinValue+0xf6>
		        case PORT_u8C:TOG_BIT(PORTC,Copy_u8PinNum);break;
    1cf4:	a5 e3       	ldi	r26, 0x35	; 53
    1cf6:	b0 e0       	ldi	r27, 0x00	; 0
    1cf8:	e5 e3       	ldi	r30, 0x35	; 53
    1cfa:	f0 e0       	ldi	r31, 0x00	; 0
    1cfc:	80 81       	ld	r24, Z
    1cfe:	48 2f       	mov	r20, r24
    1d00:	8a 81       	ldd	r24, Y+2	; 0x02
    1d02:	28 2f       	mov	r18, r24
    1d04:	30 e0       	ldi	r19, 0x00	; 0
    1d06:	81 e0       	ldi	r24, 0x01	; 1
    1d08:	90 e0       	ldi	r25, 0x00	; 0
    1d0a:	02 2e       	mov	r0, r18
    1d0c:	02 c0       	rjmp	.+4      	; 0x1d12 <DIO_voidTogglePinValue+0xc6>
    1d0e:	88 0f       	add	r24, r24
    1d10:	99 1f       	adc	r25, r25
    1d12:	0a 94       	dec	r0
    1d14:	e2 f7       	brpl	.-8      	; 0x1d0e <DIO_voidTogglePinValue+0xc2>
    1d16:	84 27       	eor	r24, r20
    1d18:	8c 93       	st	X, r24
    1d1a:	13 c0       	rjmp	.+38     	; 0x1d42 <DIO_voidTogglePinValue+0xf6>
		        case PORT_u8D:TOG_BIT(PORTD,Copy_u8PinNum);break;
    1d1c:	a2 e3       	ldi	r26, 0x32	; 50
    1d1e:	b0 e0       	ldi	r27, 0x00	; 0
    1d20:	e2 e3       	ldi	r30, 0x32	; 50
    1d22:	f0 e0       	ldi	r31, 0x00	; 0
    1d24:	80 81       	ld	r24, Z
    1d26:	48 2f       	mov	r20, r24
    1d28:	8a 81       	ldd	r24, Y+2	; 0x02
    1d2a:	28 2f       	mov	r18, r24
    1d2c:	30 e0       	ldi	r19, 0x00	; 0
    1d2e:	81 e0       	ldi	r24, 0x01	; 1
    1d30:	90 e0       	ldi	r25, 0x00	; 0
    1d32:	02 2e       	mov	r0, r18
    1d34:	02 c0       	rjmp	.+4      	; 0x1d3a <DIO_voidTogglePinValue+0xee>
    1d36:	88 0f       	add	r24, r24
    1d38:	99 1f       	adc	r25, r25
    1d3a:	0a 94       	dec	r0
    1d3c:	e2 f7       	brpl	.-8      	; 0x1d36 <DIO_voidTogglePinValue+0xea>
    1d3e:	84 27       	eor	r24, r20
    1d40:	8c 93       	st	X, r24
	        }
	}

}
    1d42:	0f 90       	pop	r0
    1d44:	0f 90       	pop	r0
    1d46:	0f 90       	pop	r0
    1d48:	0f 90       	pop	r0
    1d4a:	cf 91       	pop	r28
    1d4c:	df 91       	pop	r29
    1d4e:	08 95       	ret

00001d50 <UART_voidInit>:
#include "UART_interface.h"
#include "UART_config.h"
#include "UART_private.h"

void UART_voidInit()
{
    1d50:	df 93       	push	r29
    1d52:	cf 93       	push	r28
    1d54:	0f 92       	push	r0
    1d56:	cd b7       	in	r28, 0x3d	; 61
    1d58:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8CtrlCvalue=0;
    1d5a:	19 82       	std	Y+1, r1	; 0x01
	SET_BIT(Local_u8CtrlCvalue,7);
    1d5c:	89 81       	ldd	r24, Y+1	; 0x01
    1d5e:	80 68       	ori	r24, 0x80	; 128
    1d60:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(Local_u8CtrlCvalue,1);
    1d62:	89 81       	ldd	r24, Y+1	; 0x01
    1d64:	82 60       	ori	r24, 0x02	; 2
    1d66:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(Local_u8CtrlCvalue,2);
    1d68:	89 81       	ldd	r24, Y+1	; 0x01
    1d6a:	84 60       	ori	r24, 0x04	; 4
    1d6c:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(Local_u8CtrlCvalue,3);
    1d6e:	89 81       	ldd	r24, Y+1	; 0x01
    1d70:	87 7f       	andi	r24, 0xF7	; 247
    1d72:	89 83       	std	Y+1, r24	; 0x01
	UCSRC=Local_u8CtrlCvalue;
    1d74:	e0 e4       	ldi	r30, 0x40	; 64
    1d76:	f0 e0       	ldi	r31, 0x00	; 0
    1d78:	89 81       	ldd	r24, Y+1	; 0x01
    1d7a:	80 83       	st	Z, r24
	//NO INT
	//NO PARITY
	//UART
	//9600 BaudRate
	UBRRL=51;
    1d7c:	e9 e2       	ldi	r30, 0x29	; 41
    1d7e:	f0 e0       	ldi	r31, 0x00	; 0
    1d80:	83 e3       	ldi	r24, 0x33	; 51
    1d82:	80 83       	st	Z, r24
	//Ch size -> 8 bits
	CLR_BIT(UCSRB,2);
    1d84:	aa e2       	ldi	r26, 0x2A	; 42
    1d86:	b0 e0       	ldi	r27, 0x00	; 0
    1d88:	ea e2       	ldi	r30, 0x2A	; 42
    1d8a:	f0 e0       	ldi	r31, 0x00	; 0
    1d8c:	80 81       	ld	r24, Z
    1d8e:	8b 7f       	andi	r24, 0xFB	; 251
    1d90:	8c 93       	st	X, r24
	//full duplex
	SET_BIT(UCSRB,3);
    1d92:	aa e2       	ldi	r26, 0x2A	; 42
    1d94:	b0 e0       	ldi	r27, 0x00	; 0
    1d96:	ea e2       	ldi	r30, 0x2A	; 42
    1d98:	f0 e0       	ldi	r31, 0x00	; 0
    1d9a:	80 81       	ld	r24, Z
    1d9c:	88 60       	ori	r24, 0x08	; 8
    1d9e:	8c 93       	st	X, r24
	SET_BIT(UCSRB,4);
    1da0:	aa e2       	ldi	r26, 0x2A	; 42
    1da2:	b0 e0       	ldi	r27, 0x00	; 0
    1da4:	ea e2       	ldi	r30, 0x2A	; 42
    1da6:	f0 e0       	ldi	r31, 0x00	; 0
    1da8:	80 81       	ld	r24, Z
    1daa:	80 61       	ori	r24, 0x10	; 16
    1dac:	8c 93       	st	X, r24
}
    1dae:	0f 90       	pop	r0
    1db0:	cf 91       	pop	r28
    1db2:	df 91       	pop	r29
    1db4:	08 95       	ret

00001db6 <UART_voidSendData>:
void UART_voidSendData(u8 Copy_u8Data)
{
    1db6:	df 93       	push	r29
    1db8:	cf 93       	push	r28
    1dba:	0f 92       	push	r0
    1dbc:	cd b7       	in	r28, 0x3d	; 61
    1dbe:	de b7       	in	r29, 0x3e	; 62
    1dc0:	89 83       	std	Y+1, r24	; 0x01
	//Polling UDRE -> Send Data
	while(!GET_BIT(UCSRA,5));
    1dc2:	eb e2       	ldi	r30, 0x2B	; 43
    1dc4:	f0 e0       	ldi	r31, 0x00	; 0
    1dc6:	80 81       	ld	r24, Z
    1dc8:	82 95       	swap	r24
    1dca:	86 95       	lsr	r24
    1dcc:	87 70       	andi	r24, 0x07	; 7
    1dce:	88 2f       	mov	r24, r24
    1dd0:	90 e0       	ldi	r25, 0x00	; 0
    1dd2:	81 70       	andi	r24, 0x01	; 1
    1dd4:	90 70       	andi	r25, 0x00	; 0
    1dd6:	00 97       	sbiw	r24, 0x00	; 0
    1dd8:	a1 f3       	breq	.-24     	; 0x1dc2 <UART_voidSendData+0xc>
	UDR=Copy_u8Data;
    1dda:	ec e2       	ldi	r30, 0x2C	; 44
    1ddc:	f0 e0       	ldi	r31, 0x00	; 0
    1dde:	89 81       	ldd	r24, Y+1	; 0x01
    1de0:	80 83       	st	Z, r24
}
    1de2:	0f 90       	pop	r0
    1de4:	cf 91       	pop	r28
    1de6:	df 91       	pop	r29
    1de8:	08 95       	ret

00001dea <UART_u8ReceiveData>:
u8 UART_u8ReceiveData()
{
    1dea:	df 93       	push	r29
    1dec:	cf 93       	push	r28
    1dee:	cd b7       	in	r28, 0x3d	; 61
    1df0:	de b7       	in	r29, 0x3e	; 62
	while(!GET_BIT(UCSRA,7));
    1df2:	eb e2       	ldi	r30, 0x2B	; 43
    1df4:	f0 e0       	ldi	r31, 0x00	; 0
    1df6:	80 81       	ld	r24, Z
    1df8:	88 23       	and	r24, r24
    1dfa:	dc f7       	brge	.-10     	; 0x1df2 <UART_u8ReceiveData+0x8>
	return UDR;
    1dfc:	ec e2       	ldi	r30, 0x2C	; 44
    1dfe:	f0 e0       	ldi	r31, 0x00	; 0
    1e00:	80 81       	ld	r24, Z
}
    1e02:	cf 91       	pop	r28
    1e04:	df 91       	pop	r29
    1e06:	08 95       	ret

00001e08 <main>:




int main(void)
{
    1e08:	df 93       	push	r29
    1e0a:	cf 93       	push	r28
    1e0c:	cd b7       	in	r28, 0x3d	; 61
    1e0e:	de b7       	in	r29, 0x3e	; 62
    1e10:	ff cf       	rjmp	.-2      	; 0x1e10 <main+0x8>

00001e12 <__mulsi3>:
    1e12:	62 9f       	mul	r22, r18
    1e14:	d0 01       	movw	r26, r0
    1e16:	73 9f       	mul	r23, r19
    1e18:	f0 01       	movw	r30, r0
    1e1a:	82 9f       	mul	r24, r18
    1e1c:	e0 0d       	add	r30, r0
    1e1e:	f1 1d       	adc	r31, r1
    1e20:	64 9f       	mul	r22, r20
    1e22:	e0 0d       	add	r30, r0
    1e24:	f1 1d       	adc	r31, r1
    1e26:	92 9f       	mul	r25, r18
    1e28:	f0 0d       	add	r31, r0
    1e2a:	83 9f       	mul	r24, r19
    1e2c:	f0 0d       	add	r31, r0
    1e2e:	74 9f       	mul	r23, r20
    1e30:	f0 0d       	add	r31, r0
    1e32:	65 9f       	mul	r22, r21
    1e34:	f0 0d       	add	r31, r0
    1e36:	99 27       	eor	r25, r25
    1e38:	72 9f       	mul	r23, r18
    1e3a:	b0 0d       	add	r27, r0
    1e3c:	e1 1d       	adc	r30, r1
    1e3e:	f9 1f       	adc	r31, r25
    1e40:	63 9f       	mul	r22, r19
    1e42:	b0 0d       	add	r27, r0
    1e44:	e1 1d       	adc	r30, r1
    1e46:	f9 1f       	adc	r31, r25
    1e48:	bd 01       	movw	r22, r26
    1e4a:	cf 01       	movw	r24, r30
    1e4c:	11 24       	eor	r1, r1
    1e4e:	08 95       	ret

00001e50 <__udivmodsi4>:
    1e50:	a1 e2       	ldi	r26, 0x21	; 33
    1e52:	1a 2e       	mov	r1, r26
    1e54:	aa 1b       	sub	r26, r26
    1e56:	bb 1b       	sub	r27, r27
    1e58:	fd 01       	movw	r30, r26
    1e5a:	0d c0       	rjmp	.+26     	; 0x1e76 <__udivmodsi4_ep>

00001e5c <__udivmodsi4_loop>:
    1e5c:	aa 1f       	adc	r26, r26
    1e5e:	bb 1f       	adc	r27, r27
    1e60:	ee 1f       	adc	r30, r30
    1e62:	ff 1f       	adc	r31, r31
    1e64:	a2 17       	cp	r26, r18
    1e66:	b3 07       	cpc	r27, r19
    1e68:	e4 07       	cpc	r30, r20
    1e6a:	f5 07       	cpc	r31, r21
    1e6c:	20 f0       	brcs	.+8      	; 0x1e76 <__udivmodsi4_ep>
    1e6e:	a2 1b       	sub	r26, r18
    1e70:	b3 0b       	sbc	r27, r19
    1e72:	e4 0b       	sbc	r30, r20
    1e74:	f5 0b       	sbc	r31, r21

00001e76 <__udivmodsi4_ep>:
    1e76:	66 1f       	adc	r22, r22
    1e78:	77 1f       	adc	r23, r23
    1e7a:	88 1f       	adc	r24, r24
    1e7c:	99 1f       	adc	r25, r25
    1e7e:	1a 94       	dec	r1
    1e80:	69 f7       	brne	.-38     	; 0x1e5c <__udivmodsi4_loop>
    1e82:	60 95       	com	r22
    1e84:	70 95       	com	r23
    1e86:	80 95       	com	r24
    1e88:	90 95       	com	r25
    1e8a:	9b 01       	movw	r18, r22
    1e8c:	ac 01       	movw	r20, r24
    1e8e:	bd 01       	movw	r22, r26
    1e90:	cf 01       	movw	r24, r30
    1e92:	08 95       	ret

00001e94 <__prologue_saves__>:
    1e94:	2f 92       	push	r2
    1e96:	3f 92       	push	r3
    1e98:	4f 92       	push	r4
    1e9a:	5f 92       	push	r5
    1e9c:	6f 92       	push	r6
    1e9e:	7f 92       	push	r7
    1ea0:	8f 92       	push	r8
    1ea2:	9f 92       	push	r9
    1ea4:	af 92       	push	r10
    1ea6:	bf 92       	push	r11
    1ea8:	cf 92       	push	r12
    1eaa:	df 92       	push	r13
    1eac:	ef 92       	push	r14
    1eae:	ff 92       	push	r15
    1eb0:	0f 93       	push	r16
    1eb2:	1f 93       	push	r17
    1eb4:	cf 93       	push	r28
    1eb6:	df 93       	push	r29
    1eb8:	cd b7       	in	r28, 0x3d	; 61
    1eba:	de b7       	in	r29, 0x3e	; 62
    1ebc:	ca 1b       	sub	r28, r26
    1ebe:	db 0b       	sbc	r29, r27
    1ec0:	0f b6       	in	r0, 0x3f	; 63
    1ec2:	f8 94       	cli
    1ec4:	de bf       	out	0x3e, r29	; 62
    1ec6:	0f be       	out	0x3f, r0	; 63
    1ec8:	cd bf       	out	0x3d, r28	; 61
    1eca:	09 94       	ijmp

00001ecc <__epilogue_restores__>:
    1ecc:	2a 88       	ldd	r2, Y+18	; 0x12
    1ece:	39 88       	ldd	r3, Y+17	; 0x11
    1ed0:	48 88       	ldd	r4, Y+16	; 0x10
    1ed2:	5f 84       	ldd	r5, Y+15	; 0x0f
    1ed4:	6e 84       	ldd	r6, Y+14	; 0x0e
    1ed6:	7d 84       	ldd	r7, Y+13	; 0x0d
    1ed8:	8c 84       	ldd	r8, Y+12	; 0x0c
    1eda:	9b 84       	ldd	r9, Y+11	; 0x0b
    1edc:	aa 84       	ldd	r10, Y+10	; 0x0a
    1ede:	b9 84       	ldd	r11, Y+9	; 0x09
    1ee0:	c8 84       	ldd	r12, Y+8	; 0x08
    1ee2:	df 80       	ldd	r13, Y+7	; 0x07
    1ee4:	ee 80       	ldd	r14, Y+6	; 0x06
    1ee6:	fd 80       	ldd	r15, Y+5	; 0x05
    1ee8:	0c 81       	ldd	r16, Y+4	; 0x04
    1eea:	1b 81       	ldd	r17, Y+3	; 0x03
    1eec:	aa 81       	ldd	r26, Y+2	; 0x02
    1eee:	b9 81       	ldd	r27, Y+1	; 0x01
    1ef0:	ce 0f       	add	r28, r30
    1ef2:	d1 1d       	adc	r29, r1
    1ef4:	0f b6       	in	r0, 0x3f	; 63
    1ef6:	f8 94       	cli
    1ef8:	de bf       	out	0x3e, r29	; 62
    1efa:	0f be       	out	0x3f, r0	; 63
    1efc:	cd bf       	out	0x3d, r28	; 61
    1efe:	ed 01       	movw	r28, r26
    1f00:	08 95       	ret

00001f02 <_exit>:
    1f02:	f8 94       	cli

00001f04 <__stop_program>:
    1f04:	ff cf       	rjmp	.-2      	; 0x1f04 <__stop_program>
