#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Nov 30 01:46:21 2018
# Process ID: 9604
# Current directory: D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1224 D:\Xilinx\Projects\ECE-253-Final-Project\ECE 253 Final Project\ECE 253 Final Project.xpr
# Log file: D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/vivado.log
# Journal file: D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.xpr}
INFO: [Project 1-313] Project file moved from 'D:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_microblaze_0_0' generated file not found 'd:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_microblaze_0_0' generated file not found 'd:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 911.613 ; gain = 206.051
update_compile_order -fileset sources_1
open_bd_design {D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - LEDs
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - btns
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <system> from BD file <D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 986.121 ; gain = 62.996
validate_bd_design -force
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
validate_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1053.398 ; gain = 64.820
save_bd_design
Wrote  : <D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/system.bd> 
Wrote  : <D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_microblaze_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LEDs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
Exporting to file D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_mig_7series_0_0, cache-ID = de5b52397d94fc7f; cache size = 27.300 MB.
config_ip_cache: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1182.109 ; gain = 9.035
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_microblaze_0_0, cache-ID = bc7ad03e54c41eac; cache size = 27.300 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b65ebb527f797037; cache size = 27.300 MB.
[Fri Nov 30 01:50:00 2018] Launched synth_1...
Run output will be captured here: D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.runs/synth_1/runme.log
[Fri Nov 30 01:50:00 2018] Launched impl_1...
Run output will be captured here: D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:01:33 . Memory (MB): peak = 1183.172 ; gain = 120.523
open_run impl_1
INFO: [Netlist 29-17] Analyzing 746 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/.Xil/Vivado-9604-MY-LAPTOP/dcp19/system_wrapper_board.xdc]
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/.Xil/Vivado-9604-MY-LAPTOP/dcp19/system_wrapper_board.xdc]
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/.Xil/Vivado-9604-MY-LAPTOP/dcp19/system_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2106.680 ; gain = 546.605
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/.Xil/Vivado-9604-MY-LAPTOP/dcp19/system_wrapper_early.xdc]
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/.Xil/Vivado-9604-MY-LAPTOP/dcp19/system_wrapper.xdc]
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/.Xil/Vivado-9604-MY-LAPTOP/dcp19/system_wrapper.xdc]
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/.Xil/Vivado-9604-MY-LAPTOP/dcp19/system_wrapper_late.xdc]
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/.Xil/Vivado-9604-MY-LAPTOP/dcp19/system_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2110.051 ; gain = 3.371
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2110.051 ; gain = 3.371
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 89 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 104 instances
  SRLC16E => SRL16E: 2 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2189.344 ; gain = 1006.172
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2226.992 ; gain = 35.758
