// Seed: 3036074062
module module_0 (
    input wor id_0
    , id_6,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    input tri0 id_4
);
  assign id_6 = 1 == 1;
  id_7(
      .id_0(id_0), .id_1(id_4)
  );
  wire id_8;
  id_9(
      .id_0(1), .id_1((id_0)), .id_2(1'b0)
  );
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    output tri0 id_5,
    input logic id_6,
    input uwire id_7,
    output wire id_8,
    output tri1 id_9
);
  initial begin
    id_5 = id_7;
  end
  module_0(
      id_2, id_2, id_1, id_1, id_1
  );
  logic id_11, id_12;
  initial begin
    id_0 <= (id_6);
    if (1) begin
      id_0 <= id_1 ==? 1;
    end else begin
      disable id_13;
    end
  end
  assign id_9 = 1;
  wire id_14;
  assign id_11 = id_6;
  assign id_0  = id_6;
endmodule
