{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1865, "design__instance__area": 15509.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 13, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.001367175136692822, "power__switching__total": 0.0007134135812520981, "power__leakage__total": 1.3829489553529584e-08, "power__total": 0.002080602338537574, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.6891898358191042, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 2.2684563758389262, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3252993522181535, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.8018689272880504, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.325299, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.059433, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 17, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 13, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.5742330107284184, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 4.246660920892277, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8854661698936596, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.5728576664066156, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -70.03811417955792, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.5728576664066156, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.899204, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 43, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.69841, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 13, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.3411108436707127, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.5388991627696913, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11682227738057081, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.9272106678224827, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.116822, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.463462, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 17, "design__max_fanout_violation__count": 13, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.605582046094463, "clock__skew__worst_setup": 1.5228554404093881, "timing__hold__ws": 0.1151850314398516, "timing__setup__ws": -3.818801383204701, "timing__hold__tns": 0, "timing__setup__tns": -77.54487049747652, "timing__hold__wns": 0, "timing__setup__wns": -3.818801383204701, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.115185, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 136, "timing__setup_r2r__ws": 1.591354, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.0 161.72", "design__core__bbox": "5.52 10.88 145.36 149.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 213, "design__die__area": 24419.7, "design__core__area": 19398.6, "design__instance__count__stdcell": 1865, "design__instance__area__stdcell": 15509.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.799536, "design__instance__utilization__stdcell": 0.799536, "floorplan__design__io": 211, "design__io__hpwl": 7606126, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 34797.2, "design__violations": 0, "design__instance__count__setup_buffer": 37, "design__instance__count__hold_buffer": 41, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1697, "route__net__special": 2, "route__drc_errors__iter:1": 701, "route__wirelength__iter:1": 40501, "route__drc_errors__iter:2": 491, "route__wirelength__iter:2": 40134, "route__drc_errors__iter:3": 385, "route__wirelength__iter:3": 40091, "route__drc_errors__iter:4": 4, "route__wirelength__iter:4": 40009, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 40010, "route__drc_errors": 0, "route__wirelength": 40010, "route__vias": 10989, "route__vias__singlecut": 10989, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 350.895, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 13, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.6725029612424461, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 2.244738680693077, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3233215453549988, "timing__setup__ws__corner:min_tt_025C_1v80": 1.939796822519409, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.323322, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.129236, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 17, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 13, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.5409447487504162, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 4.2052353900474495, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8901046818217295, "timing__setup__ws__corner:min_ss_100C_1v60": -3.3787222864732978, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -63.67754859196516, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.3787222864732978, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.896934, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 40, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 1.8014, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 13, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.3367689278320597, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.5228554404093881, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1151850314398516, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.018263613360824, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.115185, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.509698, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 13, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.6964149454230999, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 2.2948152916350577, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32730763470419605, "timing__setup__ws__corner:max_tt_025C_1v80": 1.6568227259106854, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.327308, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.988707, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 17, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 13, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.605582046094463, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 4.2923243951865615, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8801137845405659, "timing__setup__ws__corner:max_ss_100C_1v60": -3.818801383204701, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -77.54487049747652, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -3.818801383204701, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.9025, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 53, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.591354, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 13, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.3457119410817947, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.5559775019959035, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11839618509594381, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.827280822817393, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.118396, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.415356, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7985, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79963, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.0014989, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00139463, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000352312, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00139463, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000371, "ir__drop__worst": 0.0015, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}