#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Dec 29 18:18:27 2022
# Process ID: 2132
# Current directory: D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.runs/synth_1
# Command line: vivado.exe -log omega_network_4_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source omega_network_4_4.tcl
# Log file: D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.runs/synth_1/omega_network_4_4.vds
# Journal file: D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.runs/synth_1\vivado.jou
# Running On: DESKTOP-1RVA572, OS: Windows, CPU Frequency: 3312 MHz, CPU Physical cores: 4, Host memory: 17124 MB
#-----------------------------------------------------------
source omega_network_4_4.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1275.664 ; gain = 23.922
Command: synth_design -top omega_network_4_4 -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16196
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'omega_network_4_4' [D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.srcs/sources_1/new/omega_network_4_4.vhd:41]
INFO: [Synth 8-638] synthesizing module 'parte_di_controllo' [D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.srcs/sources_1/new/parte_di_controllo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'arbitro_logico' [D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.srcs/sources_1/new/arbitro_logico.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'arbitro_logico' (0#1) [D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.srcs/sources_1/new/arbitro_logico.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'parte_di_controllo' (0#1) [D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.srcs/sources_1/new/parte_di_controllo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'parte_operativa' [D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.srcs/sources_1/new/parte_operativa.vhd:41]
INFO: [Synth 8-638] synthesizing module 'switch_2_2' [D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.srcs/sources_1/new/switch_2_2.vhd:44]
INFO: [Synth 8-638] synthesizing module 'mux_2_1' [D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.srcs/sources_1/new/mux_2_1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux_2_1' (0#1) [D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.srcs/sources_1/new/mux_2_1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'demux_1_2' [D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.srcs/sources_1/new/demux_1_2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'demux_1_2' (0#1) [D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.srcs/sources_1/new/demux_1_2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'switch_2_2' (0#1) [D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.srcs/sources_1/new/switch_2_2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'parte_operativa' (0#1) [D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.srcs/sources_1/new/parte_operativa.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'omega_network_4_4' (0#1) [D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.srcs/sources_1/new/omega_network_4_4.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    6 Bit        Muxes := 16    
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT4 |     2|
|3     |LUT5 |    24|
|4     |LUT6 |    15|
|5     |IBUF |    28|
|6     |OBUF |    24|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    95|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.664 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.664 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.664 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1275.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1275.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3d228b54
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1275.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Progetti_Xilinx/10_switch_multistadio/10_switch_multistadio.runs/synth_1/omega_network_4_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file omega_network_4_4_utilization_synth.rpt -pb omega_network_4_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 18:19:16 2022...
