// Seed: 938491917
module module_0 (
    output tri0 id_0,
    input  tri  id_1
);
  wire id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1,
    input  tri   id_2,
    output wor   id_3,
    input  wor   id_4,
    output tri   id_5
);
  assign id_5 = 1 == id_2;
  module_0 modCall_1 (
      id_3,
      id_4
  );
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    input wor id_2,
    inout tri id_3,
    input tri0 id_4,
    output supply0 id_5
);
  wire id_7;
  or primCall (id_5, id_2, id_4, id_0, id_3, id_7);
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.type_1 = 0;
endmodule
