// Seed: 2988651512
module module_0 (
    id_1
);
  output wire id_1;
  tri0 id_3;
  assign id_2 = id_3;
  assign id_2 = {id_3};
  module_2 modCall_1 ();
  always if (1'd0);
  always do id_2 = -1'b0; while (~id_2);
endmodule
module module_1;
  id_1(
      .id_0(1 == -1), .id_1(id_2[1]), .id_2(id_3), .id_3(1), .sum(1)
  );
  wire id_4;
  module_0 modCall_1 (id_4);
endmodule
program module_2;
  parameter id_1 = id_1 != id_1;
  assign module_0.id_3 = 0;
  assign id_2 = id_1;
  wire id_3;
  logic [7:0][-1] id_4;
endmodule
