library verilog;
use verilog.vl_types.all;
entity ALU is
    port(
        x               : in     vl_logic_vector(15 downto 0);
        y               : in     vl_logic_vector(15 downto 0);
        \select\        : in     vl_logic_vector(3 downto 0);
        ans             : out    vl_logic_vector(15 downto 0);
        zero            : out    vl_logic;
        carry           : out    vl_logic;
        negative        : out    vl_logic;
        overflow        : out    vl_logic
    );
end ALU;
