//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	simd_batch_build_cell_list

.visible .entry simd_batch_build_cell_list(
	.param .u64 .ptr .align 1 simd_batch_build_cell_list_param_0,
	.param .u64 .ptr .align 1 simd_batch_build_cell_list_param_1,
	.param .u64 .ptr .align 1 simd_batch_build_cell_list_param_2,
	.param .u64 .ptr .align 1 simd_batch_build_cell_list_param_3,
	.param .f32 simd_batch_build_cell_list_param_4,
	.param .f32 simd_batch_build_cell_list_param_5,
	.param .f32 simd_batch_build_cell_list_param_6,
	.param .u32 simd_batch_build_cell_list_param_7
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<17>;

	ld.param.b64 	%rd1, [simd_batch_build_cell_list_param_0];
	ld.param.b64 	%rd2, [simd_batch_build_cell_list_param_1];
	ld.param.b64 	%rd3, [simd_batch_build_cell_list_param_2];
	ld.param.b64 	%rd4, [simd_batch_build_cell_list_param_3];
	ld.param.b32 	%r4, [simd_batch_build_cell_list_param_4];
	ld.param.b32 	%r5, [simd_batch_build_cell_list_param_5];
	ld.param.b32 	%r6, [simd_batch_build_cell_list_param_6];
	ld.param.b32 	%r7, [simd_batch_build_cell_list_param_7];
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r1, %r8, %r9, %r10;
	setp.ge.s32 	%p1, %r1, %r7;
	@%p1 bra 	$L__BB0_3;
	cvta.to.global.u64 	%rd5, %rd1;
	cvta.to.global.u64 	%rd6, %rd4;
	cvta.to.global.u64 	%rd7, %rd3;
	mul.lo.s32 	%r11, %r1, 3;
	mul.wide.s32 	%rd8, %r11, 4;
	add.s64 	%rd9, %rd5, %rd8;
	ld.global.nc.b32 	%r12, [%rd9];
	ld.global.nc.b32 	%r13, [%rd9+4];
	ld.global.nc.b32 	%r14, [%rd9+8];
	sub.ftz.f32 	%r15, %r12, %r4;
	mul.ftz.f32 	%r16, %r15, 0f3DCCCCCD;
	cvt.rzi.ftz.s32.f32 	%r17, %r16;
	sub.ftz.f32 	%r18, %r13, %r5;
	mul.ftz.f32 	%r19, %r18, 0f3DCCCCCD;
	cvt.rzi.ftz.s32.f32 	%r20, %r19;
	sub.ftz.f32 	%r21, %r14, %r6;
	mul.ftz.f32 	%r22, %r21, 0f3DCCCCCD;
	cvt.rzi.ftz.s32.f32 	%r23, %r22;
	max.s32 	%r24, %r17, 0;
	min.s32 	%r25, %r24, 127;
	max.s32 	%r26, %r20, 0;
	min.s32 	%r27, %r26, 15;
	max.s32 	%r28, %r23, 0;
	min.s32 	%r29, %r28, 15;
	shl.b32 	%r30, %r27, 7;
	or.b32 	%r31, %r30, %r25;
	shl.b32 	%r32, %r29, 11;
	or.b32 	%r2, %r31, %r32;
	mul.wide.s32 	%rd10, %r1, 4;
	add.s64 	%rd11, %rd6, %rd10;
	st.global.b32 	[%rd11], %r2;
	mul.wide.u32 	%rd12, %r2, 4;
	add.s64 	%rd13, %rd7, %rd12;
	atom.global.add.u32 	%r3, [%rd13], 1;
	setp.gt.s32 	%p2, %r3, 127;
	@%p2 bra 	$L__BB0_3;
	shl.b32 	%r33, %r2, 7;
	add.s32 	%r34, %r33, %r3;
	cvta.to.global.u64 	%rd14, %rd2;
	mul.wide.s32 	%rd15, %r34, 4;
	add.s64 	%rd16, %rd14, %rd15;
	st.global.b32 	[%rd16], %r1;
$L__BB0_3:
	ret;

}
	// .globl	simd_batch_zero_cell_counts
.visible .entry simd_batch_zero_cell_counts(
	.param .u64 .ptr .align 1 simd_batch_zero_cell_counts_param_0,
	.param .u32 simd_batch_zero_cell_counts_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	ld.param.b64 	%rd1, [simd_batch_zero_cell_counts_param_0];
	ld.param.b32 	%r2, [simd_batch_zero_cell_counts_param_1];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB1_2;
	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	st.global.b32 	[%rd4], 0;
$L__BB1_2:
	ret;

}
	// .globl	simd_batch_md_step
.visible .entry simd_batch_md_step(
	.param .u64 .ptr .align 1 simd_batch_md_step_param_0,
	.param .u32 simd_batch_md_step_param_1,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_2,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_3,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_4,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_5,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_6,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_7,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_8,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_9,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_10,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_11,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_12,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_13,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_14,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_15,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_16,
	.param .u32 simd_batch_md_step_param_17,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_18,
	.param .u32 simd_batch_md_step_param_19,
	.param .u64 .ptr .align 1 simd_batch_md_step_param_20,
	.param .f32 simd_batch_md_step_param_21,
	.param .f32 simd_batch_md_step_param_22,
	.param .f32 simd_batch_md_step_param_23,
	.param .f32 simd_batch_md_step_param_24,
	.param .u32 simd_batch_md_step_param_25
)
.maxntid 256
.minnctapersm 4
{
	.reg .pred 	%p<84>;
	.reg .b32 	%r<822>;
	.reg .b64 	%rd<172>;

	ld.param.b64 	%rd46, [simd_batch_md_step_param_0];
	ld.param.b32 	%r213, [simd_batch_md_step_param_1];
	ld.param.b64 	%rd47, [simd_batch_md_step_param_2];
	ld.param.b64 	%rd48, [simd_batch_md_step_param_3];
	ld.param.b64 	%rd49, [simd_batch_md_step_param_4];
	ld.param.b64 	%rd50, [simd_batch_md_step_param_11];
	ld.param.b64 	%rd51, [simd_batch_md_step_param_12];
	ld.param.b64 	%rd52, [simd_batch_md_step_param_13];
	ld.param.b64 	%rd53, [simd_batch_md_step_param_14];
	ld.param.b32 	%r214, [simd_batch_md_step_param_17];
	ld.param.b64 	%rd54, [simd_batch_md_step_param_18];
	ld.param.b32 	%r215, [simd_batch_md_step_param_19];
	ld.param.b32 	%r216, [simd_batch_md_step_param_21];
	ld.param.b32 	%r217, [simd_batch_md_step_param_22];
	ld.param.b32 	%r218, [simd_batch_md_step_param_23];
	cvta.to.global.u64 	%rd1, %rd52;
	cvta.to.global.u64 	%rd2, %rd51;
	cvta.to.global.u64 	%rd3, %rd50;
	cvta.to.global.u64 	%rd4, %rd47;
	cvta.to.global.u64 	%rd5, %rd54;
	cvta.to.global.u64 	%rd6, %rd53;
	cvta.to.global.u64 	%rd7, %rd49;
	cvta.to.global.u64 	%rd8, %rd48;
	cvta.to.global.u64 	%rd9, %rd46;
	mov.u32 	%r221, %ctaid.x;
	mov.u32 	%r222, %ntid.x;
	mov.u32 	%r223, %tid.x;
	mad.lo.s32 	%r1, %r221, %r222, %r223;
	mov.u32 	%r224, %nctaid.x;
	mul.lo.s32 	%r2, %r222, %r224;
	setp.lt.s32 	%p2, %r213, 1;
	@%p2 bra 	$L__BB2_6;
	mov.b32 	%r776, 0;
$L__BB2_2:
	mul.wide.u32 	%rd55, %r776, 64;
	add.s64 	%rd10, %rd9, %rd55;
	ld.global.nc.b32 	%r4, [%rd10+4];
	setp.ge.s32 	%p3, %r1, %r4;
	@%p3 bra 	$L__BB2_5;
	ld.global.nc.b32 	%r5, [%rd10];
	mov.b32 	%r777, %r1;
$L__BB2_4:
	add.s32 	%r226, %r5, %r777;
	mul.lo.s32 	%r227, %r226, 3;
	mul.wide.s32 	%rd56, %r227, 4;
	add.s64 	%rd57, %rd7, %rd56;
	st.global.b32 	[%rd57], 0;
	st.global.b32 	[%rd57+4], 0;
	st.global.b32 	[%rd57+8], 0;
	add.s32 	%r777, %r777, %r2;
	setp.lt.s32 	%p4, %r777, %r4;
	@%p4 bra 	$L__BB2_4;
$L__BB2_5:
	add.s32 	%r776, %r776, 1;
	setp.ne.s32 	%p5, %r776, %r213;
	@%p5 bra 	$L__BB2_2;
$L__BB2_6:
	setp.lt.s32 	%p6, %r213, 1;
	bar.sync 	0;
	@%p6 bra 	$L__BB2_16;
	ld.param.b64 	%rd163, [simd_batch_md_step_param_6];
	ld.param.b64 	%rd162, [simd_batch_md_step_param_5];
	cvta.to.global.u64 	%rd11, %rd162;
	cvta.to.global.u64 	%rd12, %rd163;
	mov.b32 	%r778, 0;
$L__BB2_8:
	mul.wide.u32 	%rd58, %r778, 64;
	add.s64 	%rd13, %rd9, %rd58;
	ld.global.nc.b32 	%r10, [%rd13+12];
	setp.ge.s32 	%p7, %r1, %r10;
	@%p7 bra 	$L__BB2_15;
	ld.global.nc.b32 	%r11, [%rd13+8];
	add.s32 	%r229, %r778, %r215;
	mul.wide.s32 	%rd59, %r229, 8;
	add.s64 	%rd14, %rd5, %rd59;
	mov.b32 	%r779, %r1;
$L__BB2_10:
	add.s32 	%r230, %r11, %r779;
	shl.b32 	%r231, %r230, 1;
	mul.wide.s32 	%rd60, %r231, 4;
	add.s64 	%rd61, %rd11, %rd60;
	ld.global.nc.b32 	%r232, [%rd61];
	ld.global.nc.b32 	%r233, [%rd61+4];
	add.s64 	%rd62, %rd12, %rd60;
	ld.global.nc.b32 	%r13, [%rd62];
	ld.global.nc.b32 	%r14, [%rd62+4];
	mul.lo.s32 	%r15, %r232, 3;
	mul.wide.s32 	%rd63, %r15, 4;
	add.s64 	%rd64, %rd4, %rd63;
	ld.global.b32 	%r234, [%rd64];
	ld.global.b32 	%r235, [%rd64+4];
	ld.global.b32 	%r236, [%rd64+8];
	mul.lo.s32 	%r16, %r233, 3;
	mul.wide.s32 	%rd65, %r16, 4;
	add.s64 	%rd66, %rd4, %rd65;
	ld.global.b32 	%r237, [%rd66];
	ld.global.b32 	%r238, [%rd66+4];
	ld.global.b32 	%r239, [%rd66+8];
	sub.ftz.f32 	%r17, %r237, %r234;
	sub.ftz.f32 	%r18, %r238, %r235;
	sub.ftz.f32 	%r19, %r239, %r236;
	mul.ftz.f32 	%r240, %r18, %r18;
	fma.rn.ftz.f32 	%r241, %r17, %r17, %r240;
	fma.rn.ftz.f32 	%r242, %r19, %r19, %r241;
	sqrt.approx.ftz.f32 	%r20, %r242;
	setp.lt.ftz.f32 	%p8, %r20, 0f358637BD;
	@%p8 bra 	$L__BB2_14;
	sub.ftz.f32 	%r21, %r20, %r14;
	neg.ftz.f32 	%r243, %r13;
	mul.ftz.f32 	%r244, %r21, %r243;
	div.approx.ftz.f32 	%r780, %r244, %r20;
	mul.ftz.f32 	%r245, %r13, %r21;
	abs.ftz.f32 	%r23, %r245;
	setp.leu.ftz.f32 	%p9, %r23, 0f42A00000;
	@%p9 bra 	$L__BB2_13;
	mov.b32 	%r246, 0f42A00000;
	div.approx.ftz.f32 	%r247, %r246, %r23;
	mul.ftz.f32 	%r780, %r780, %r247;
$L__BB2_13:
	mul.ftz.f32 	%r248, %r17, %r780;
	mul.ftz.f32 	%r249, %r18, %r780;
	mul.ftz.f32 	%r250, %r19, %r780;
	add.s64 	%rd68, %rd7, %rd63;
	neg.ftz.f32 	%r251, %r248;
	atom.global.add.f32 	%r252, [%rd68], %r251;
	neg.ftz.f32 	%r253, %r249;
	atom.global.add.f32 	%r254, [%rd68+4], %r253;
	neg.ftz.f32 	%r255, %r250;
	atom.global.add.f32 	%r256, [%rd68+8], %r255;
	add.s64 	%rd70, %rd7, %rd65;
	atom.global.add.f32 	%r257, [%rd70], %r248;
	atom.global.add.f32 	%r258, [%rd70+4], %r249;
	atom.global.add.f32 	%r259, [%rd70+8], %r250;
	mul.ftz.f32 	%r260, %r13, 0f3F000000;
	mul.ftz.f32 	%r261, %r260, %r21;
	mul.ftz.f32 	%r262, %r21, %r261;
	atom.global.add.f32 	%r263, [%rd14], %r262;
$L__BB2_14:
	add.s32 	%r779, %r779, %r2;
	setp.lt.s32 	%p10, %r779, %r10;
	@%p10 bra 	$L__BB2_10;
$L__BB2_15:
	add.s32 	%r778, %r778, 1;
	setp.ne.s32 	%p11, %r778, %r213;
	@%p11 bra 	$L__BB2_8;
$L__BB2_16:
	setp.lt.s32 	%p12, %r213, 1;
	bar.sync 	0;
	@%p12 bra 	$L__BB2_28;
	ld.param.b64 	%rd165, [simd_batch_md_step_param_8];
	ld.param.b64 	%rd164, [simd_batch_md_step_param_7];
	cvta.to.global.u64 	%rd15, %rd164;
	cvta.to.global.u64 	%rd16, %rd165;
	mov.b32 	%r781, 0;
$L__BB2_18:
	mul.wide.u32 	%rd71, %r781, 64;
	add.s64 	%rd17, %rd9, %rd71;
	ld.global.nc.b32 	%r29, [%rd17+20];
	setp.ge.s32 	%p13, %r1, %r29;
	@%p13 bra 	$L__BB2_27;
	ld.global.nc.b32 	%r30, [%rd17+16];
	add.s32 	%r265, %r781, %r215;
	mul.wide.s32 	%rd72, %r265, 8;
	add.s64 	%rd18, %rd5, %rd72;
	mov.b32 	%r782, %r1;
$L__BB2_20:
	add.s32 	%r266, %r30, %r782;
	shl.b32 	%r267, %r266, 2;
	mul.wide.s32 	%rd73, %r267, 4;
	add.s64 	%rd74, %rd15, %rd73;
	ld.global.nc.b32 	%r268, [%rd74];
	ld.global.nc.b32 	%r269, [%rd74+4];
	ld.global.nc.b32 	%r270, [%rd74+8];
	shl.b32 	%r271, %r266, 1;
	mul.wide.s32 	%rd75, %r271, 4;
	add.s64 	%rd76, %rd16, %rd75;
	ld.global.nc.b32 	%r32, [%rd76];
	ld.global.nc.b32 	%r33, [%rd76+4];
	mul.lo.s32 	%r34, %r268, 3;
	mul.wide.s32 	%rd77, %r34, 4;
	add.s64 	%rd78, %rd4, %rd77;
	ld.global.b32 	%r272, [%rd78];
	ld.global.b32 	%r273, [%rd78+4];
	ld.global.b32 	%r274, [%rd78+8];
	mul.lo.s32 	%r35, %r269, 3;
	mul.wide.s32 	%rd79, %r35, 4;
	add.s64 	%rd80, %rd4, %rd79;
	ld.global.b32 	%r275, [%rd80];
	ld.global.b32 	%r276, [%rd80+4];
	ld.global.b32 	%r277, [%rd80+8];
	mul.lo.s32 	%r36, %r270, 3;
	mul.wide.s32 	%rd81, %r36, 4;
	add.s64 	%rd82, %rd4, %rd81;
	ld.global.b32 	%r278, [%rd82];
	ld.global.b32 	%r279, [%rd82+4];
	ld.global.b32 	%r280, [%rd82+8];
	sub.ftz.f32 	%r37, %r272, %r275;
	sub.ftz.f32 	%r38, %r273, %r276;
	sub.ftz.f32 	%r39, %r274, %r277;
	sub.ftz.f32 	%r40, %r278, %r275;
	sub.ftz.f32 	%r41, %r279, %r276;
	sub.ftz.f32 	%r42, %r280, %r277;
	mul.ftz.f32 	%r281, %r38, %r38;
	fma.rn.ftz.f32 	%r282, %r37, %r37, %r281;
	fma.rn.ftz.f32 	%r283, %r39, %r39, %r282;
	sqrt.approx.ftz.f32 	%r43, %r283;
	mul.ftz.f32 	%r284, %r41, %r41;
	fma.rn.ftz.f32 	%r285, %r40, %r40, %r284;
	fma.rn.ftz.f32 	%r286, %r42, %r42, %r285;
	sqrt.approx.ftz.f32 	%r287, %r286;
	min.ftz.f32 	%r288, %r43, %r287;
	setp.lt.ftz.f32 	%p14, %r288, 0f358637BD;
	@%p14 bra 	$L__BB2_26;
	mul.ftz.f32 	%r289, %r38, %r41;
	fma.rn.ftz.f32 	%r290, %r37, %r40, %r289;
	fma.rn.ftz.f32 	%r291, %r39, %r42, %r290;
	mul.ftz.f32 	%r292, %r43, %r287;
	div.approx.ftz.f32 	%r293, %r291, %r292;
	min.ftz.f32 	%r294, %r293, 0f3F7FF972;
	max.ftz.f32 	%r295, %r294, 0fBF7FF972;
	abs.ftz.f32 	%r296, %r295;
	fma.rn.ftz.f32 	%r297, %r296, 0fBF000000, 0f3F000000;
	rsqrt.approx.ftz.f32 	%r298, %r297;
	mul.ftz.f32 	%r299, %r298, %r297;
	mul.ftz.f32 	%r300, %r298, 0fBF000000;
	fma.rn.ftz.f32 	%r301, %r299, %r300, 0f3F000000;
	fma.rn.ftz.f32 	%r302, %r299, %r301, %r299;
	setp.eq.ftz.f32 	%p15, %r296, 0f3F800000;
	selp.f32 	%r303, 0f00000000, %r302, %p15;
	setp.gt.ftz.f32 	%p16, %r296, 0f3F0F5C29;
	selp.f32 	%r304, %r303, %r296, %p16;
	copysign.f32 	%r305, %r295, %r304;
	mul.ftz.f32 	%r306, %r305, %r305;
	fma.rn.ftz.f32 	%r307, %r306, 0f3D10ECEF, 0f3C8B1ABB;
	fma.rn.ftz.f32 	%r308, %r307, %r306, 0f3CFC028C;
	fma.rn.ftz.f32 	%r309, %r308, %r306, 0f3D372139;
	fma.rn.ftz.f32 	%r310, %r309, %r306, 0f3D9993DB;
	fma.rn.ftz.f32 	%r311, %r310, %r306, 0f3E2AAAC6;
	mul.ftz.f32 	%r312, %r306, %r311;
	fma.rn.ftz.f32 	%r313, %r312, %r305, %r305;
	neg.ftz.f32 	%r314, %r313;
	selp.f32 	%r315, %r313, %r314, %p16;
	fma.rn.ftz.f32 	%r316, 0f3F6EE581, 0f3FD774EB, %r315;
	setp.gt.ftz.f32 	%p17, %r295, 0f3F0F5C29;
	selp.f32 	%r317, %r313, %r316, %p17;
	add.ftz.f32 	%r318, %r317, %r317;
	selp.f32 	%r319, %r318, %r317, %p16;
	sub.ftz.f32 	%r45, %r319, %r33;
	mul.ftz.f32 	%r320, %r295, %r295;
	mov.b32 	%r321, 0f3F800000;
	sub.ftz.f32 	%r322, %r321, %r320;
	sqrt.approx.ftz.f32 	%r323, %r322;
	setp.lt.ftz.f32 	%p18, %r323, 0f358637BD;
	selp.f32 	%r324, 0f358637BD, %r323, %p18;
	neg.ftz.f32 	%r325, %r32;
	mul.ftz.f32 	%r326, %r45, %r325;
	div.approx.ftz.f32 	%r327, %r326, %r324;
	mul.ftz.f32 	%r329, %r288, 0f42A00000;
	abs.ftz.f32 	%r330, %r327;
	setp.gt.ftz.f32 	%p19, %r330, %r329;
	copysign.f32 	%r331, %r327, %r329;
	selp.f32 	%r332, %r331, %r327, %p19;
	rcp.approx.ftz.f32 	%r333, %r43;
	rcp.approx.ftz.f32 	%r334, %r287;
	mul.ftz.f32 	%r335, %r333, %r332;
	mul.ftz.f32 	%r336, %r40, %r334;
	mul.ftz.f32 	%r337, %r37, %r295;
	mul.ftz.f32 	%r338, %r333, %r337;
	sub.ftz.f32 	%r339, %r336, %r338;
	mul.ftz.f32 	%r783, %r339, %r335;
	mul.ftz.f32 	%r340, %r41, %r334;
	mul.ftz.f32 	%r341, %r38, %r295;
	mul.ftz.f32 	%r342, %r333, %r341;
	sub.ftz.f32 	%r343, %r340, %r342;
	mul.ftz.f32 	%r784, %r343, %r335;
	mul.ftz.f32 	%r344, %r42, %r334;
	mul.ftz.f32 	%r345, %r39, %r295;
	mul.ftz.f32 	%r346, %r333, %r345;
	sub.ftz.f32 	%r347, %r344, %r346;
	mul.ftz.f32 	%r785, %r347, %r335;
	mul.ftz.f32 	%r348, %r334, %r332;
	mul.ftz.f32 	%r349, %r37, %r333;
	mul.ftz.f32 	%r350, %r40, %r295;
	mul.ftz.f32 	%r351, %r334, %r350;
	sub.ftz.f32 	%r352, %r349, %r351;
	mul.ftz.f32 	%r788, %r352, %r348;
	mul.ftz.f32 	%r353, %r38, %r333;
	mul.ftz.f32 	%r354, %r41, %r295;
	mul.ftz.f32 	%r355, %r334, %r354;
	sub.ftz.f32 	%r356, %r353, %r355;
	mul.ftz.f32 	%r787, %r356, %r348;
	mul.ftz.f32 	%r357, %r39, %r333;
	mul.ftz.f32 	%r358, %r42, %r295;
	mul.ftz.f32 	%r359, %r334, %r358;
	sub.ftz.f32 	%r360, %r357, %r359;
	mul.ftz.f32 	%r786, %r360, %r348;
	mul.ftz.f32 	%r361, %r784, %r784;
	fma.rn.ftz.f32 	%r362, %r783, %r783, %r361;
	fma.rn.ftz.f32 	%r363, %r785, %r785, %r362;
	sqrt.approx.ftz.f32 	%r52, %r363;
	setp.leu.ftz.f32 	%p20, %r52, 0f42A00000;
	@%p20 bra 	$L__BB2_23;
	mov.b32 	%r364, 0f42A00000;
	div.approx.ftz.f32 	%r365, %r364, %r52;
	mul.ftz.f32 	%r783, %r783, %r365;
	mul.ftz.f32 	%r784, %r784, %r365;
	mul.ftz.f32 	%r785, %r785, %r365;
$L__BB2_23:
	mul.ftz.f32 	%r366, %r787, %r787;
	fma.rn.ftz.f32 	%r367, %r788, %r788, %r366;
	fma.rn.ftz.f32 	%r368, %r786, %r786, %r367;
	sqrt.approx.ftz.f32 	%r59, %r368;
	setp.leu.ftz.f32 	%p21, %r59, 0f42A00000;
	@%p21 bra 	$L__BB2_25;
	mov.b32 	%r369, 0f42A00000;
	div.approx.ftz.f32 	%r370, %r369, %r59;
	mul.ftz.f32 	%r788, %r788, %r370;
	mul.ftz.f32 	%r787, %r787, %r370;
	mul.ftz.f32 	%r786, %r786, %r370;
$L__BB2_25:
	add.s64 	%rd84, %rd7, %rd77;
	atom.global.add.f32 	%r371, [%rd84], %r783;
	atom.global.add.f32 	%r372, [%rd84+4], %r784;
	atom.global.add.f32 	%r373, [%rd84+8], %r785;
	add.s64 	%rd86, %rd7, %rd81;
	atom.global.add.f32 	%r374, [%rd86], %r788;
	atom.global.add.f32 	%r375, [%rd86+4], %r787;
	atom.global.add.f32 	%r376, [%rd86+8], %r786;
	add.s64 	%rd88, %rd7, %rd79;
	neg.ftz.f32 	%r377, %r783;
	sub.ftz.f32 	%r378, %r377, %r788;
	atom.global.add.f32 	%r379, [%rd88], %r378;
	neg.ftz.f32 	%r380, %r784;
	sub.ftz.f32 	%r381, %r380, %r787;
	atom.global.add.f32 	%r382, [%rd88+4], %r381;
	neg.ftz.f32 	%r383, %r785;
	sub.ftz.f32 	%r384, %r383, %r786;
	atom.global.add.f32 	%r385, [%rd88+8], %r384;
	mul.ftz.f32 	%r386, %r32, 0f3F000000;
	mul.ftz.f32 	%r387, %r386, %r45;
	mul.ftz.f32 	%r388, %r45, %r387;
	atom.global.add.f32 	%r389, [%rd18], %r388;
$L__BB2_26:
	add.s32 	%r782, %r782, %r2;
	setp.lt.s32 	%p22, %r782, %r29;
	@%p22 bra 	$L__BB2_20;
$L__BB2_27:
	add.s32 	%r781, %r781, 1;
	setp.ne.s32 	%p23, %r781, %r213;
	@%p23 bra 	$L__BB2_18;
$L__BB2_28:
	setp.lt.s32 	%p24, %r213, 1;
	bar.sync 	0;
	@%p24 bra 	$L__BB2_38;
	ld.param.b64 	%rd167, [simd_batch_md_step_param_10];
	ld.param.b64 	%rd166, [simd_batch_md_step_param_9];
	cvta.to.global.u64 	%rd19, %rd166;
	cvta.to.global.u64 	%rd20, %rd167;
	mov.b32 	%r789, 0;
$L__BB2_30:
	mul.wide.u32 	%rd89, %r789, 64;
	add.s64 	%rd21, %rd9, %rd89;
	ld.global.nc.b32 	%r69, [%rd21+28];
	setp.ge.s32 	%p25, %r1, %r69;
	@%p25 bra 	$L__BB2_37;
	ld.global.nc.b32 	%r70, [%rd21+24];
	mov.b32 	%r790, %r1;
$L__BB2_32:
	add.s32 	%r391, %r70, %r790;
	shl.b32 	%r392, %r391, 2;
	mul.wide.s32 	%rd90, %r392, 4;
	add.s64 	%rd91, %rd19, %rd90;
	ld.global.nc.b32 	%r393, [%rd91];
	ld.global.nc.b32 	%r394, [%rd91+4];
	ld.global.nc.b32 	%r395, [%rd91+8];
	ld.global.nc.b32 	%r396, [%rd91+12];
	add.s64 	%rd92, %rd20, %rd90;
	ld.global.nc.b32 	%r72, [%rd92];
	ld.global.nc.b32 	%r73, [%rd92+4];
	ld.global.nc.b32 	%r74, [%rd92+8];
	mul.lo.s32 	%r75, %r393, 3;
	mul.wide.s32 	%rd93, %r75, 4;
	add.s64 	%rd94, %rd4, %rd93;
	ld.global.b32 	%r397, [%rd94];
	ld.global.b32 	%r398, [%rd94+4];
	ld.global.b32 	%r399, [%rd94+8];
	mul.lo.s32 	%r76, %r394, 3;
	mul.wide.s32 	%rd95, %r76, 4;
	add.s64 	%rd96, %rd4, %rd95;
	ld.global.b32 	%r400, [%rd96];
	ld.global.b32 	%r401, [%rd96+4];
	ld.global.b32 	%r402, [%rd96+8];
	mul.lo.s32 	%r77, %r395, 3;
	mul.wide.s32 	%rd97, %r77, 4;
	add.s64 	%rd98, %rd4, %rd97;
	ld.global.b32 	%r403, [%rd98];
	ld.global.b32 	%r404, [%rd98+4];
	ld.global.b32 	%r405, [%rd98+8];
	mul.lo.s32 	%r78, %r396, 3;
	mul.wide.s32 	%rd99, %r78, 4;
	add.s64 	%rd100, %rd4, %rd99;
	ld.global.b32 	%r406, [%rd100];
	ld.global.b32 	%r407, [%rd100+4];
	ld.global.b32 	%r408, [%rd100+8];
	sub.ftz.f32 	%r409, %r400, %r397;
	sub.ftz.f32 	%r410, %r401, %r398;
	sub.ftz.f32 	%r411, %r402, %r399;
	sub.ftz.f32 	%r79, %r403, %r400;
	sub.ftz.f32 	%r80, %r404, %r401;
	sub.ftz.f32 	%r81, %r405, %r402;
	sub.ftz.f32 	%r412, %r406, %r403;
	sub.ftz.f32 	%r413, %r407, %r404;
	sub.ftz.f32 	%r414, %r408, %r405;
	mul.ftz.f32 	%r415, %r410, %r81;
	mul.ftz.f32 	%r416, %r411, %r80;
	sub.ftz.f32 	%r82, %r415, %r416;
	mul.ftz.f32 	%r417, %r411, %r79;
	mul.ftz.f32 	%r418, %r409, %r81;
	sub.ftz.f32 	%r83, %r417, %r418;
	mul.ftz.f32 	%r419, %r409, %r80;
	mul.ftz.f32 	%r420, %r410, %r79;
	sub.ftz.f32 	%r84, %r419, %r420;
	mul.ftz.f32 	%r421, %r80, %r414;
	mul.ftz.f32 	%r422, %r81, %r413;
	sub.ftz.f32 	%r85, %r421, %r422;
	mul.ftz.f32 	%r423, %r81, %r412;
	mul.ftz.f32 	%r424, %r79, %r414;
	sub.ftz.f32 	%r86, %r423, %r424;
	mul.ftz.f32 	%r425, %r79, %r413;
	mul.ftz.f32 	%r426, %r80, %r412;
	sub.ftz.f32 	%r87, %r425, %r426;
	mul.ftz.f32 	%r427, %r83, %r83;
	fma.rn.ftz.f32 	%r428, %r82, %r82, %r427;
	fma.rn.ftz.f32 	%r429, %r84, %r84, %r428;
	sqrt.approx.ftz.f32 	%r88, %r429;
	mul.ftz.f32 	%r430, %r86, %r86;
	fma.rn.ftz.f32 	%r431, %r85, %r85, %r430;
	fma.rn.ftz.f32 	%r432, %r87, %r87, %r431;
	sqrt.approx.ftz.f32 	%r433, %r432;
	min.ftz.f32 	%r434, %r88, %r433;
	setp.lt.ftz.f32 	%p26, %r434, 0f358637BD;
	@%p26 bra 	$L__BB2_36;
	div.approx.ftz.f32 	%r90, %r82, %r88;
	div.approx.ftz.f32 	%r91, %r83, %r88;
	div.approx.ftz.f32 	%r92, %r84, %r88;
	div.approx.ftz.f32 	%r93, %r85, %r433;
	div.approx.ftz.f32 	%r94, %r86, %r433;
	div.approx.ftz.f32 	%r95, %r87, %r433;
	mul.ftz.f32 	%r435, %r91, %r94;
	fma.rn.ftz.f32 	%r436, %r90, %r93, %r435;
	fma.rn.ftz.f32 	%r437, %r92, %r95, %r436;
	min.ftz.f32 	%r96, %r437, 0f3F800000;
	mul.ftz.f32 	%r438, %r81, %r91;
	mul.ftz.f32 	%r439, %r80, %r92;
	sub.ftz.f32 	%r791, %r438, %r439;
	mul.ftz.f32 	%r440, %r79, %r92;
	mul.ftz.f32 	%r441, %r81, %r90;
	sub.ftz.f32 	%r792, %r440, %r441;
	mul.ftz.f32 	%r442, %r80, %r90;
	mul.ftz.f32 	%r443, %r79, %r91;
	sub.ftz.f32 	%r793, %r442, %r443;
	mul.ftz.f32 	%r444, %r80, %r80;
	fma.rn.ftz.f32 	%r445, %r79, %r79, %r444;
	fma.rn.ftz.f32 	%r446, %r81, %r81, %r445;
	sqrt.approx.ftz.f32 	%r100, %r446;
	setp.leu.ftz.f32 	%p27, %r100, 0f358637BD;
	@%p27 bra 	$L__BB2_35;
	div.approx.ftz.f32 	%r791, %r791, %r100;
	div.approx.ftz.f32 	%r792, %r792, %r100;
	div.approx.ftz.f32 	%r793, %r793, %r100;
$L__BB2_35:
	max.ftz.f32 	%r447, %r96, 0fBF800000;
	mul.ftz.f32 	%r448, %r94, %r792;
	fma.rn.ftz.f32 	%r449, %r93, %r791, %r448;
	fma.rn.ftz.f32 	%r450, %r95, %r793, %r449;
	abs.ftz.f32 	%r451, %r447;
	abs.ftz.f32 	%r452, %r450;
	setp.gt.ftz.f32 	%p28, %r452, %r451;
	selp.f32 	%r453, %r452, %r451, %p28;
	selp.f32 	%r454, %r451, %r452, %p28;
	div.rn.ftz.f32 	%r455, %r454, %r453;
	mul.ftz.f32 	%r456, %r455, %r455;
	fma.rn.ftz.f32 	%r457, %r456, 0f3B33710B, 0fBC807748;
	fma.rn.ftz.f32 	%r458, %r457, %r456, 0f3D2CDAB2;
	fma.rn.ftz.f32 	%r459, %r458, %r456, 0fBD992D10;
	fma.rn.ftz.f32 	%r460, %r459, %r456, 0f3DD9EA6C;
	fma.rn.ftz.f32 	%r461, %r460, %r456, 0fBE117CB1;
	fma.rn.ftz.f32 	%r462, %r461, %r456, 0f3E4CBCE0;
	fma.rn.ftz.f32 	%r463, %r462, %r456, 0fBEAAAA7D;
	mul.ftz.f32 	%r464, %r456, %r463;
	fma.rn.ftz.f32 	%r465, %r464, %r455, %r455;
	neg.ftz.f32 	%r466, %r465;
	fma.rn.ftz.f32 	%r467, 0f3F6EE581, 0f3FD774EB, %r466;
	selp.f32 	%r468, %r467, %r465, %p28;
	selp.f32 	%r469, 0f3F6EE581, 0f3FEEE581, %p28;
	selp.f32 	%r470, %r465, %r466, %p28;
	fma.rn.ftz.f32 	%r471, %r469, 0f3FD774EB, %r470;
	setp.lt.s32 	%p29, %r447, 0;
	selp.f32 	%r472, %r471, %r468, %p29;
	add.ftz.f32 	%r473, %r451, %r452;
	setp.eq.ftz.f32 	%p30, %r453, 0f00000000;
	selp.f32 	%r474, 0f40490FDB, 0f00000000, %p29;
	setp.eq.ftz.f32 	%p31, %r451, %r452;
	selp.f32 	%r475, 0f4016CBE4, 0f3F490FDB, %p29;
	selp.f32 	%r476, %r475, %r472, %p31;
	selp.f32 	%r477, %r474, %r476, %p30;
	abs.ftz.f32 	%r478, %r473;
	setp.nan.ftz.f32 	%p32, %r478, %r478;
	copysign.f32 	%r479, %r450, %r477;
	selp.f32 	%r480, %r473, %r479, %p32;
	cvt.rni.ftz.s32.f32 	%r481, %r73;
	cvt.rn.f32.s32 	%r482, %r481;
	mul.ftz.f32 	%r483, %r72, %r482;
	mul.ftz.f32 	%r484, %r480, %r482;
	sub.ftz.f32 	%r485, %r484, %r74;
	sin.approx.ftz.f32 	%r486, %r485;
	mul.ftz.f32 	%r487, %r483, %r486;
	cos.approx.ftz.f32 	%r488, %r485;
	add.ftz.f32 	%r489, %r488, 0f3F800000;
	mul.ftz.f32 	%r490, %r72, %r489;
	add.s32 	%r491, %r789, %r215;
	mul.wide.s32 	%rd101, %r491, 8;
	add.s64 	%rd102, %rd5, %rd101;
	atom.global.add.f32 	%r492, [%rd102], %r490;
	neg.ftz.f32 	%r493, %r487;
	add.ftz.f32 	%r494, %r88, 0f2EDBE6FF;
	div.approx.ftz.f32 	%r495, %r493, %r494;
	add.ftz.f32 	%r496, %r433, 0f2EDBE6FF;
	div.approx.ftz.f32 	%r497, %r487, %r496;
	abs.ftz.f32 	%r498, %r495;
	setp.gt.ftz.f32 	%p33, %r498, 0f42200000;
	mov.b32 	%r499, 0f42200000;
	copysign.f32 	%r500, %r495, %r499;
	selp.f32 	%r501, %r500, %r495, %p33;
	abs.ftz.f32 	%r502, %r497;
	setp.gt.ftz.f32 	%p34, %r502, 0f42200000;
	copysign.f32 	%r503, %r497, %r499;
	selp.f32 	%r504, %r503, %r497, %p34;
	mul.ftz.f32 	%r505, %r90, %r501;
	mul.ftz.f32 	%r506, %r91, %r501;
	mul.ftz.f32 	%r507, %r92, %r501;
	mul.ftz.f32 	%r508, %r93, %r504;
	mul.ftz.f32 	%r509, %r94, %r504;
	mul.ftz.f32 	%r510, %r95, %r504;
	add.s64 	%rd104, %rd7, %rd93;
	atom.global.add.f32 	%r511, [%rd104], %r505;
	atom.global.add.f32 	%r512, [%rd104+4], %r506;
	atom.global.add.f32 	%r513, [%rd104+8], %r507;
	add.s64 	%rd106, %rd7, %rd99;
	atom.global.add.f32 	%r514, [%rd106], %r508;
	atom.global.add.f32 	%r515, [%rd106+4], %r509;
	atom.global.add.f32 	%r516, [%rd106+8], %r510;
	add.ftz.f32 	%r517, %r505, %r508;
	mul.ftz.f32 	%r518, %r517, 0fBF000000;
	add.ftz.f32 	%r519, %r506, %r509;
	mul.ftz.f32 	%r520, %r519, 0fBF000000;
	add.ftz.f32 	%r521, %r507, %r510;
	mul.ftz.f32 	%r522, %r521, 0fBF000000;
	add.s64 	%rd108, %rd7, %rd95;
	atom.global.add.f32 	%r523, [%rd108], %r518;
	atom.global.add.f32 	%r524, [%rd108+4], %r520;
	atom.global.add.f32 	%r525, [%rd108+8], %r522;
	add.s64 	%rd110, %rd7, %rd97;
	atom.global.add.f32 	%r526, [%rd110], %r518;
	atom.global.add.f32 	%r527, [%rd110+4], %r520;
	atom.global.add.f32 	%r528, [%rd110+8], %r522;
$L__BB2_36:
	add.s32 	%r790, %r790, %r2;
	setp.lt.s32 	%p35, %r790, %r69;
	@%p35 bra 	$L__BB2_32;
$L__BB2_37:
	add.s32 	%r789, %r789, 1;
	setp.ne.s32 	%p36, %r789, %r213;
	@%p36 bra 	$L__BB2_30;
$L__BB2_38:
	setp.lt.s32 	%p37, %r213, 1;
	bar.sync 	0;
	@%p37 bra 	$L__BB2_58;
	ld.param.b64 	%rd169, [simd_batch_md_step_param_16];
	ld.param.b64 	%rd168, [simd_batch_md_step_param_15];
	cvta.to.global.u64 	%rd22, %rd169;
	cvta.to.global.u64 	%rd23, %rd168;
	mov.b32 	%r794, 0;
$L__BB2_40:
	mul.wide.u32 	%rd111, %r794, 64;
	add.s64 	%rd24, %rd9, %rd111;
	ld.global.nc.b32 	%r110, [%rd24+4];
	setp.ge.s32 	%p38, %r1, %r110;
	@%p38 bra 	$L__BB2_57;
	add.s32 	%r530, %r794, %r215;
	mul.wide.s32 	%rd112, %r530, 8;
	add.s64 	%rd25, %rd5, %rd112;
	ld.global.nc.b32 	%r111, [%rd24];
	setp.gt.s32 	%p39, %r110, 0;
	@%p39 bra 	$L__BB2_44;
	add.s32 	%r531, %r1, %r111;
	mul.lo.s32 	%r807, %r531, 3;
	mov.b32 	%r808, %r1;
$L__BB2_43:
	mul.wide.s32 	%rd113, %r807, 4;
	add.s64 	%rd114, %rd7, %rd113;
	atom.global.add.f32 	%r532, [%rd114], 0f00000000;
	atom.global.add.f32 	%r533, [%rd114+4], 0f00000000;
	atom.global.add.f32 	%r534, [%rd114+8], 0f00000000;
	atom.global.add.f32 	%r535, [%rd25], 0f00000000;
	add.s32 	%r808, %r808, %r2;
	mad.lo.s32 	%r807, %r2, 3, %r807;
	setp.lt.s32 	%p40, %r808, %r110;
	@%p40 bra 	$L__BB2_43;
	bra.uni 	$L__BB2_57;
$L__BB2_44:
	mov.b32 	%r795, %r1;
$L__BB2_45:
	add.s32 	%r538, %r111, %r795;
	mul.lo.s32 	%r114, %r538, 3;
	mul.wide.s32 	%rd115, %r114, 4;
	add.s64 	%rd116, %rd4, %rd115;
	ld.global.b32 	%r115, [%rd116];
	ld.global.b32 	%r116, [%rd116+4];
	ld.global.b32 	%r117, [%rd116+8];
	mul.wide.s32 	%rd117, %r538, 4;
	add.s64 	%rd118, %rd3, %rd117;
	ld.global.nc.b32 	%r118, [%rd118];
	add.s64 	%rd119, %rd2, %rd117;
	ld.global.nc.b32 	%r119, [%rd119];
	add.s64 	%rd120, %rd1, %rd117;
	add.s64 	%rd121, %rd22, %rd117;
	ld.global.nc.b32 	%r539, [%rd121];
	ld.global.nc.b32 	%r540, [%rd120];
	min.s32 	%r121, %r539, %r214;
	setp.lt.s32 	%p1, %r121, 1;
	mul.lo.s32 	%r120, %r538, %r214;
	mul.ftz.f32 	%r122, %r540, 0f43A60824;
	mov.b32 	%r797, 0f00000000;
	mov.b32 	%r796, 0;
	mov.b32 	%r798, %r797;
	mov.b32 	%r799, %r797;
	mov.b32 	%r800, %r797;
$L__BB2_46:
	setp.eq.s32 	%p41, %r796, %r795;
	@%p41 bra 	$L__BB2_55;
	add.s32 	%r128, %r796, %r111;
	@%p1 bra 	$L__BB2_51;
	mov.b32 	%r801, 0;
$L__BB2_49:
	add.s32 	%r542, %r801, %r120;
	mul.wide.s32 	%rd122, %r542, 4;
	add.s64 	%rd123, %rd23, %rd122;
	ld.global.nc.b32 	%r543, [%rd123];
	setp.eq.s32 	%p42, %r543, %r128;
	@%p42 bra 	$L__BB2_55;
	add.s32 	%r801, %r801, 1;
	setp.ne.s32 	%p43, %r801, %r121;
	@%p43 bra 	$L__BB2_49;
$L__BB2_51:
	mul.lo.s32 	%r544, %r128, 3;
	mul.wide.s32 	%rd124, %r544, 4;
	add.s64 	%rd125, %rd4, %rd124;
	ld.global.b32 	%r545, [%rd125];
	ld.global.b32 	%r546, [%rd125+4];
	ld.global.b32 	%r547, [%rd125+8];
	sub.ftz.f32 	%r131, %r545, %r115;
	sub.ftz.f32 	%r132, %r546, %r116;
	sub.ftz.f32 	%r133, %r547, %r117;
	mul.ftz.f32 	%r548, %r132, %r132;
	fma.rn.ftz.f32 	%r549, %r131, %r131, %r548;
	fma.rn.ftz.f32 	%r134, %r133, %r133, %r549;
	setp.gt.ftz.f32 	%p44, %r134, 0f42C80000;
	setp.lt.ftz.f32 	%p45, %r134, 0f2EDBE6FF;
	or.pred 	%p46, %p44, %p45;
	@%p46 bra 	$L__BB2_55;
	sqrt.approx.ftz.f32 	%r550, %r134;
	add.ftz.f32 	%r551, %r550, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r552, %r551;
	mul.ftz.f32 	%r553, %r552, %r552;
	mul.ftz.f32 	%r554, %r553, %r553;
	mul.ftz.f32 	%r555, %r553, %r554;
	mul.wide.s32 	%rd126, %r128, 4;
	add.s64 	%rd127, %rd3, %rd126;
	ld.global.nc.b32 	%r556, [%rd127];
	add.s64 	%rd128, %rd2, %rd126;
	ld.global.nc.b32 	%r557, [%rd128];
	add.ftz.f32 	%r558, %r118, %r556;
	mul.ftz.f32 	%r559, %r558, 0f3F000000;
	mul.ftz.f32 	%r560, %r119, %r557;
	sqrt.approx.ftz.f32 	%r561, %r560;
	mul.ftz.f32 	%r562, %r559, %r559;
	mul.ftz.f32 	%r563, %r559, %r562;
	mul.ftz.f32 	%r564, %r563, %r563;
	mul.ftz.f32 	%r565, %r564, %r564;
	mul.ftz.f32 	%r566, %r561, 0f40800000;
	mul.ftz.f32 	%r567, %r555, %r565;
	mul.ftz.f32 	%r568, %r555, %r567;
	mul.ftz.f32 	%r569, %r555, %r564;
	sub.ftz.f32 	%r570, %r568, %r569;
	mul.ftz.f32 	%r135, %r566, %r570;
	mul.ftz.f32 	%r571, %r561, 0f41C00000;
	add.ftz.f32 	%r572, %r565, %r565;
	mul.ftz.f32 	%r573, %r555, %r572;
	mul.ftz.f32 	%r574, %r555, %r573;
	sub.ftz.f32 	%r575, %r574, %r569;
	mul.ftz.f32 	%r576, %r571, %r575;
	mul.ftz.f32 	%r577, %r553, %r576;
	add.s64 	%rd129, %rd1, %rd126;
	ld.global.nc.b32 	%r578, [%rd129];
	mul.ftz.f32 	%r579, %r122, %r578;
	mul.ftz.f32 	%r580, %r579, 0f3E800000;
	mul.ftz.f32 	%r136, %r553, %r580;
	add.ftz.f32 	%r581, %r136, %r136;
	fma.rn.ftz.f32 	%r802, %r552, %r581, %r577;
	abs.ftz.f32 	%r582, %r802;
	mul.ftz.f32 	%r138, %r550, %r582;
	setp.leu.ftz.f32 	%p47, %r138, 0f42A00000;
	@%p47 bra 	$L__BB2_54;
	mov.b32 	%r583, 0f42A00000;
	div.approx.ftz.f32 	%r584, %r583, %r138;
	mul.ftz.f32 	%r802, %r802, %r584;
$L__BB2_54:
	mul.ftz.f32 	%r585, %r131, %r802;
	sub.ftz.f32 	%r800, %r800, %r585;
	mul.ftz.f32 	%r586, %r132, %r802;
	sub.ftz.f32 	%r799, %r799, %r586;
	mul.ftz.f32 	%r587, %r133, %r802;
	sub.ftz.f32 	%r798, %r798, %r587;
	setp.gt.s32 	%p48, %r796, %r795;
	add.ftz.f32 	%r588, %r136, %r135;
	add.ftz.f32 	%r589, %r797, %r588;
	selp.f32 	%r797, %r589, %r797, %p48;
$L__BB2_55:
	add.s32 	%r796, %r796, 1;
	setp.ne.s32 	%p49, %r796, %r110;
	@%p49 bra 	$L__BB2_46;
	mul.wide.s32 	%rd130, %r114, 4;
	add.s64 	%rd131, %rd7, %rd130;
	atom.global.add.f32 	%r590, [%rd131], %r800;
	atom.global.add.f32 	%r591, [%rd131+4], %r799;
	atom.global.add.f32 	%r592, [%rd131+8], %r798;
	atom.global.add.f32 	%r593, [%rd25], %r797;
	add.s32 	%r795, %r795, %r2;
	setp.lt.s32 	%p50, %r795, %r110;
	@%p50 bra 	$L__BB2_45;
$L__BB2_57:
	add.s32 	%r794, %r794, 1;
	setp.ne.s32 	%p51, %r794, %r213;
	@%p51 bra 	$L__BB2_40;
$L__BB2_58:
	ld.param.b64 	%rd170, [simd_batch_md_step_param_20];
	setp.lt.s32 	%p52, %r213, 1;
	bar.sync 	0;
	setp.eq.s64 	%p53, %rd170, 0;
	setp.leu.ftz.f32 	%p54, %r216, 0f00000000;
	or.pred 	%p55, %p53, %p54;
	or.pred 	%p56, %p55, %p52;
	@%p56 bra 	$L__BB2_66;
	ld.param.b64 	%rd171, [simd_batch_md_step_param_20];
	neg.ftz.f32 	%r156, %r216;
	cvta.to.global.u64 	%rd26, %rd171;
	mov.b32 	%r809, 0;
$L__BB2_60:
	mul.wide.u32 	%rd132, %r809, 64;
	add.s64 	%rd27, %rd9, %rd132;
	ld.global.nc.b32 	%r158, [%rd27+4];
	setp.ge.s32 	%p57, %r1, %r158;
	@%p57 bra 	$L__BB2_65;
	ld.global.nc.b32 	%r159, [%rd27];
	mov.b32 	%r810, %r1;
$L__BB2_62:
	add.s32 	%r161, %r159, %r810;
	mul.wide.s32 	%rd133, %r161, 4;
	add.s64 	%rd134, %rd6, %rd133;
	ld.global.nc.b32 	%r595, [%rd134];
	setp.leu.ftz.f32 	%p58, %r595, 0f40000000;
	@%p58 bra 	$L__BB2_64;
	mul.lo.s32 	%r596, %r161, 3;
	mul.wide.s32 	%rd135, %r596, 4;
	add.s64 	%rd136, %rd4, %rd135;
	ld.global.b32 	%r597, [%rd136];
	ld.global.b32 	%r598, [%rd136+4];
	ld.global.b32 	%r599, [%rd136+8];
	add.s64 	%rd137, %rd26, %rd135;
	ld.global.nc.b32 	%r600, [%rd137];
	ld.global.nc.b32 	%r601, [%rd137+4];
	ld.global.nc.b32 	%r602, [%rd137+8];
	sub.ftz.f32 	%r603, %r597, %r600;
	mul.ftz.f32 	%r604, %r603, %r156;
	sub.ftz.f32 	%r605, %r598, %r601;
	mul.ftz.f32 	%r606, %r605, %r156;
	sub.ftz.f32 	%r607, %r599, %r602;
	mul.ftz.f32 	%r608, %r607, %r156;
	add.s64 	%rd138, %rd7, %rd135;
	atom.global.add.f32 	%r609, [%rd138], %r604;
	atom.global.add.f32 	%r610, [%rd138+4], %r606;
	atom.global.add.f32 	%r611, [%rd138+8], %r608;
$L__BB2_64:
	add.s32 	%r810, %r810, %r2;
	setp.lt.s32 	%p59, %r810, %r158;
	@%p59 bra 	$L__BB2_62;
$L__BB2_65:
	add.s32 	%r809, %r809, 1;
	setp.ne.s32 	%p60, %r809, %r213;
	@%p60 bra 	$L__BB2_60;
$L__BB2_66:
	setp.lt.s32 	%p61, %r213, 1;
	bar.sync 	0;
	@%p61 bra 	$L__BB2_74;
	mov.b32 	%r811, 0;
$L__BB2_68:
	mul.wide.u32 	%rd139, %r811, 64;
	add.s64 	%rd28, %rd9, %rd139;
	ld.global.nc.b32 	%r165, [%rd28+4];
	setp.ge.s32 	%p62, %r1, %r165;
	@%p62 bra 	$L__BB2_73;
	ld.global.nc.b32 	%r166, [%rd28];
	mov.b32 	%r812, %r1;
$L__BB2_70:
	add.s32 	%r613, %r166, %r812;
	mul.lo.s32 	%r614, %r613, 3;
	mul.wide.s32 	%rd140, %r614, 4;
	add.s64 	%rd29, %rd7, %rd140;
	ld.global.b32 	%r168, [%rd29];
	ld.global.b32 	%r169, [%rd29+4];
	ld.global.b32 	%r170, [%rd29+8];
	mul.ftz.f32 	%r615, %r169, %r169;
	fma.rn.ftz.f32 	%r616, %r168, %r168, %r615;
	fma.rn.ftz.f32 	%r617, %r170, %r170, %r616;
	sqrt.approx.ftz.f32 	%r171, %r617;
	setp.leu.ftz.f32 	%p63, %r171, 0f42A00000;
	@%p63 bra 	$L__BB2_72;
	mov.b32 	%r618, 0f42A00000;
	div.approx.ftz.f32 	%r619, %r618, %r171;
	mul.ftz.f32 	%r620, %r168, %r619;
	st.global.b32 	[%rd29], %r620;
	mul.ftz.f32 	%r621, %r169, %r619;
	st.global.b32 	[%rd29+4], %r621;
	mul.ftz.f32 	%r622, %r170, %r619;
	st.global.b32 	[%rd29+8], %r622;
$L__BB2_72:
	add.s32 	%r812, %r812, %r2;
	setp.lt.s32 	%p64, %r812, %r165;
	@%p64 bra 	$L__BB2_70;
$L__BB2_73:
	add.s32 	%r811, %r811, 1;
	setp.ne.s32 	%p65, %r811, %r213;
	@%p65 bra 	$L__BB2_68;
$L__BB2_74:
	setp.lt.s32 	%p66, %r213, 1;
	bar.sync 	0;
	@%p66 bra 	$L__BB2_82;
	mul.ftz.f32 	%r174, %r217, 0f3F000000;
	mov.b32 	%r813, 0;
$L__BB2_76:
	mul.wide.u32 	%rd141, %r813, 64;
	add.s64 	%rd30, %rd9, %rd141;
	ld.global.nc.b32 	%r176, [%rd30+4];
	setp.ge.s32 	%p67, %r1, %r176;
	@%p67 bra 	$L__BB2_81;
	ld.global.nc.b32 	%r177, [%rd30];
	mov.b32 	%r814, %r1;
$L__BB2_78:
	add.s32 	%r624, %r177, %r814;
	mul.lo.s32 	%r625, %r624, 3;
	mul.wide.s32 	%rd142, %r625, 4;
	add.s64 	%rd31, %rd4, %rd142;
	ld.global.b32 	%r179, [%rd31];
	ld.global.b32 	%r180, [%rd31+4];
	ld.global.b32 	%r181, [%rd31+8];
	add.s64 	%rd32, %rd8, %rd142;
	ld.global.b32 	%r626, [%rd32];
	ld.global.b32 	%r627, [%rd32+4];
	ld.global.b32 	%r628, [%rd32+8];
	add.s64 	%rd143, %rd7, %rd142;
	ld.global.b32 	%r629, [%rd143];
	ld.global.b32 	%r630, [%rd143+4];
	ld.global.b32 	%r631, [%rd143+8];
	mul.wide.s32 	%rd144, %r624, 4;
	add.s64 	%rd145, %rd6, %rd144;
	ld.global.nc.b32 	%r632, [%rd145];
	setp.gt.ftz.f32 	%p68, %r632, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r633, %r632;
	mul.ftz.f32 	%r634, %r633, 0f39DB5CB3;
	selp.f32 	%r635, %r634, 0f00000000, %p68;
	mul.ftz.f32 	%r636, %r174, %r629;
	fma.rn.ftz.f32 	%r815, %r636, %r635, %r626;
	mul.ftz.f32 	%r637, %r174, %r630;
	fma.rn.ftz.f32 	%r816, %r637, %r635, %r627;
	mul.ftz.f32 	%r638, %r174, %r631;
	fma.rn.ftz.f32 	%r817, %r638, %r635, %r628;
	mul.ftz.f32 	%r639, %r816, %r816;
	fma.rn.ftz.f32 	%r640, %r815, %r815, %r639;
	fma.rn.ftz.f32 	%r641, %r817, %r817, %r640;
	sqrt.approx.ftz.f32 	%r185, %r641;
	setp.leu.ftz.f32 	%p69, %r185, 0f3E19999A;
	@%p69 bra 	$L__BB2_80;
	mov.b32 	%r642, 0f3E19999A;
	div.approx.ftz.f32 	%r643, %r642, %r185;
	mul.ftz.f32 	%r815, %r815, %r643;
	mul.ftz.f32 	%r816, %r816, %r643;
	mul.ftz.f32 	%r817, %r817, %r643;
$L__BB2_80:
	fma.rn.ftz.f32 	%r644, %r217, %r815, %r179;
	fma.rn.ftz.f32 	%r645, %r217, %r816, %r180;
	fma.rn.ftz.f32 	%r646, %r217, %r817, %r181;
	st.global.b32 	[%rd31], %r644;
	st.global.b32 	[%rd31+4], %r645;
	st.global.b32 	[%rd31+8], %r646;
	st.global.b32 	[%rd32], %r815;
	st.global.b32 	[%rd32+4], %r816;
	st.global.b32 	[%rd32+8], %r817;
	add.s32 	%r814, %r814, %r2;
	setp.lt.s32 	%p70, %r814, %r176;
	@%p70 bra 	$L__BB2_78;
$L__BB2_81:
	add.s32 	%r813, %r813, 1;
	setp.ne.s32 	%p71, %r813, %r213;
	@%p71 bra 	$L__BB2_76;
$L__BB2_82:
	setp.lt.s32 	%p72, %r213, 1;
	bar.sync 	0;
	@%p72 bra 	$L__BB2_94;
	ld.param.b32 	%r775, [simd_batch_md_step_param_25];
	ld.param.b32 	%r774, [simd_batch_md_step_param_24];
	mul.ftz.f32 	%r194, %r217, 0f3F000000;
	setp.gt.ftz.f32 	%p73, %r774, 0f2EDBE6FF;
	setp.gt.ftz.f32 	%p74, %r218, 0f00000000;
	and.pred 	%p75, %p74, %p73;
	neg.ftz.f32 	%r647, %r774;
	mul.ftz.f32 	%r195, %r217, %r647;
	mul.lo.s32 	%r196, %r775, -1640531527;
	@%p75 bra 	$L__BB2_89;
	mov.b32 	%r820, 0;
$L__BB2_85:
	mul.wide.u32 	%rd146, %r820, 64;
	add.s64 	%rd35, %rd9, %rd146;
	ld.global.nc.b32 	%r208, [%rd35+4];
	setp.ge.s32 	%p76, %r1, %r208;
	@%p76 bra 	$L__BB2_88;
	ld.global.nc.b32 	%r209, [%rd35];
	add.s32 	%r649, %r820, %r215;
	mul.wide.s32 	%rd147, %r649, 8;
	add.s64 	%rd148, %rd5, %rd147;
	add.s64 	%rd36, %rd148, 4;
	mov.b32 	%r821, %r1;
$L__BB2_87:
	add.s32 	%r650, %r209, %r821;
	mul.lo.s32 	%r651, %r650, 3;
	mul.wide.s32 	%rd149, %r651, 4;
	add.s64 	%rd150, %rd8, %rd149;
	ld.global.b32 	%r652, [%rd150];
	ld.global.b32 	%r653, [%rd150+4];
	ld.global.b32 	%r654, [%rd150+8];
	add.s64 	%rd151, %rd7, %rd149;
	ld.global.b32 	%r655, [%rd151];
	ld.global.b32 	%r656, [%rd151+4];
	ld.global.b32 	%r657, [%rd151+8];
	mul.wide.s32 	%rd152, %r650, 4;
	add.s64 	%rd153, %rd6, %rd152;
	ld.global.nc.b32 	%r658, [%rd153];
	setp.gt.ftz.f32 	%p77, %r658, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r659, %r658;
	mul.ftz.f32 	%r660, %r659, 0f39DB5CB3;
	selp.f32 	%r661, %r660, 0f00000000, %p77;
	mul.ftz.f32 	%r662, %r194, %r655;
	fma.rn.ftz.f32 	%r663, %r662, %r661, %r652;
	mul.ftz.f32 	%r664, %r194, %r656;
	fma.rn.ftz.f32 	%r665, %r664, %r661, %r653;
	mul.ftz.f32 	%r666, %r194, %r657;
	fma.rn.ftz.f32 	%r667, %r666, %r661, %r654;
	mul.ftz.f32 	%r668, %r665, %r665;
	fma.rn.ftz.f32 	%r669, %r663, %r663, %r668;
	fma.rn.ftz.f32 	%r670, %r667, %r667, %r669;
	sqrt.approx.ftz.f32 	%r671, %r670;
	mul.ftz.f32 	%r672, %r658, 0f3F000000;
	mul.ftz.f32 	%r673, %r672, %r671;
	mul.ftz.f32 	%r674, %r671, %r673;
	mov.b32 	%r675, 0f39DB5CB3;
	div.approx.ftz.f32 	%r676, %r674, %r675;
	st.global.b32 	[%rd150], %r663;
	st.global.b32 	[%rd150+4], %r665;
	st.global.b32 	[%rd150+8], %r667;
	atom.global.add.f32 	%r677, [%rd36], %r676;
	add.s32 	%r821, %r821, %r2;
	setp.lt.s32 	%p78, %r821, %r208;
	@%p78 bra 	$L__BB2_87;
$L__BB2_88:
	add.s32 	%r820, %r820, 1;
	setp.ne.s32 	%p79, %r820, %r213;
	@%p79 bra 	$L__BB2_85;
	bra.uni 	$L__BB2_94;
$L__BB2_89:
	add.s32 	%r197, %r196, -1265770134;
	mul.ftz.f32 	%r198, %r195, 0f3FB8AA3B;
	mov.b32 	%r818, 0;
	ex2.approx.ftz.f32 	%r202, %r198;
$L__BB2_90:
	mul.wide.u32 	%rd154, %r818, 64;
	add.s64 	%rd33, %rd9, %rd154;
	ld.global.nc.b32 	%r200, [%rd33+4];
	setp.ge.s32 	%p80, %r1, %r200;
	@%p80 bra 	$L__BB2_93;
	ld.global.nc.b32 	%r201, [%rd33];
	add.s32 	%r679, %r818, %r215;
	mul.wide.s32 	%rd155, %r679, 8;
	add.s64 	%rd156, %rd5, %rd155;
	add.s64 	%rd34, %rd156, 4;
	mul.ftz.f32 	%r680, %r202, %r202;
	mov.b32 	%r681, 0f3F800000;
	sub.ftz.f32 	%r682, %r681, %r680;
	mul.ftz.f32 	%r683, %r682, 0f3B023BC0;
	mul.ftz.f32 	%r684, %r218, %r683;
	mul.ftz.f32 	%r203, %r684, 0f39DB5CB3;
	mov.b32 	%r819, %r1;
$L__BB2_92:
	add.s32 	%r685, %r201, %r819;
	mul.lo.s32 	%r686, %r685, 3;
	mul.wide.s32 	%rd157, %r686, 4;
	add.s64 	%rd158, %rd8, %rd157;
	ld.global.b32 	%r687, [%rd158];
	ld.global.b32 	%r688, [%rd158+4];
	ld.global.b32 	%r689, [%rd158+8];
	add.s64 	%rd159, %rd7, %rd157;
	ld.global.b32 	%r690, [%rd159];
	ld.global.b32 	%r691, [%rd159+4];
	ld.global.b32 	%r692, [%rd159+8];
	mul.wide.s32 	%rd160, %r685, 4;
	add.s64 	%rd161, %rd6, %rd160;
	ld.global.nc.b32 	%r693, [%rd161];
	setp.gt.ftz.f32 	%p81, %r693, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r694, %r693;
	selp.f32 	%r695, %r694, 0f00000000, %p81;
	mul.ftz.f32 	%r696, %r695, 0f39DB5CB3;
	mul.ftz.f32 	%r697, %r194, %r690;
	fma.rn.ftz.f32 	%r698, %r697, %r696, %r687;
	mul.ftz.f32 	%r699, %r194, %r691;
	fma.rn.ftz.f32 	%r700, %r699, %r696, %r688;
	mul.ftz.f32 	%r701, %r194, %r692;
	fma.rn.ftz.f32 	%r702, %r701, %r696, %r689;
	mul.ftz.f32 	%r703, %r695, %r203;
	sqrt.approx.ftz.f32 	%r704, %r703;
	mul.ftz.f32 	%r705, %r704, 0f3F983127;
	mad.lo.s32 	%r706, %r685, 1664525, %r197;
	shr.u32 	%r707, %r706, 17;
	xor.b32 	%r708, %r707, %r706;
	shl.b32 	%r709, %r708, 13;
	xor.b32 	%r710, %r709, %r708;
	shr.u32 	%r711, %r710, 5;
	xor.b32 	%r712, %r711, %r710;
	cvt.rn.f32.u32 	%r713, %r712;
	mov.b32 	%r714, 0f4F800000;
	div.approx.ftz.f32 	%r715, %r713, %r714;
	max.ftz.f32 	%r716, %r715, 0f2EDBE6FF;
	shr.u32 	%r717, %r712, 17;
	xor.b32 	%r718, %r717, %r712;
	shl.b32 	%r719, %r718, 13;
	xor.b32 	%r720, %r719, %r718;
	shr.u32 	%r721, %r720, 5;
	xor.b32 	%r722, %r721, %r720;
	cvt.rn.f32.u32 	%r723, %r722;
	div.approx.ftz.f32 	%r724, %r723, %r714;
	shr.u32 	%r725, %r722, 17;
	xor.b32 	%r726, %r725, %r722;
	shl.b32 	%r727, %r726, 13;
	xor.b32 	%r728, %r727, %r726;
	shr.u32 	%r729, %r728, 5;
	xor.b32 	%r730, %r729, %r728;
	cvt.rn.f32.u32 	%r731, %r730;
	div.approx.ftz.f32 	%r732, %r731, %r714;
	max.ftz.f32 	%r733, %r732, 0f2EDBE6FF;
	shr.u32 	%r734, %r730, 17;
	xor.b32 	%r735, %r734, %r730;
	shl.b32 	%r736, %r735, 13;
	xor.b32 	%r737, %r736, %r735;
	shr.u32 	%r738, %r737, 5;
	xor.b32 	%r739, %r738, %r737;
	cvt.rn.f32.u32 	%r740, %r739;
	div.approx.ftz.f32 	%r741, %r740, %r714;
	lg2.approx.ftz.f32 	%r742, %r716;
	mul.ftz.f32 	%r743, %r742, 0f3F317218;
	mul.ftz.f32 	%r744, %r743, 0fC0000000;
	sqrt.approx.ftz.f32 	%r745, %r744;
	lg2.approx.ftz.f32 	%r746, %r733;
	mul.ftz.f32 	%r747, %r746, 0f3F317218;
	mul.ftz.f32 	%r748, %r747, 0fC0000000;
	sqrt.approx.ftz.f32 	%r749, %r748;
	mul.ftz.f32 	%r750, %r724, 0f40C90FDB;
	cos.approx.ftz.f32 	%r751, %r750;
	mul.ftz.f32 	%r752, %r745, %r751;
	sin.approx.ftz.f32 	%r753, %r750;
	mul.ftz.f32 	%r754, %r745, %r753;
	mul.ftz.f32 	%r755, %r741, 0f40C90FDB;
	cos.approx.ftz.f32 	%r756, %r755;
	mul.ftz.f32 	%r757, %r749, %r756;
	mul.ftz.f32 	%r758, %r705, %r752;
	fma.rn.ftz.f32 	%r759, %r698, %r202, %r758;
	mul.ftz.f32 	%r760, %r705, %r754;
	fma.rn.ftz.f32 	%r761, %r700, %r202, %r760;
	mul.ftz.f32 	%r762, %r705, %r757;
	fma.rn.ftz.f32 	%r763, %r702, %r202, %r762;
	mul.ftz.f32 	%r764, %r761, %r761;
	fma.rn.ftz.f32 	%r765, %r759, %r759, %r764;
	fma.rn.ftz.f32 	%r766, %r763, %r763, %r765;
	sqrt.approx.ftz.f32 	%r767, %r766;
	mul.ftz.f32 	%r768, %r693, 0f3F000000;
	mul.ftz.f32 	%r769, %r768, %r767;
	mul.ftz.f32 	%r770, %r767, %r769;
	mov.b32 	%r771, 0f39DB5CB3;
	div.approx.ftz.f32 	%r772, %r770, %r771;
	st.global.b32 	[%rd158], %r759;
	st.global.b32 	[%rd158+4], %r761;
	st.global.b32 	[%rd158+8], %r763;
	atom.global.add.f32 	%r773, [%rd34], %r772;
	add.s32 	%r819, %r819, %r2;
	setp.lt.s32 	%p82, %r819, %r200;
	@%p82 bra 	$L__BB2_92;
$L__BB2_93:
	add.s32 	%r818, %r818, 1;
	setp.eq.s32 	%p83, %r818, %r213;
	@%p83 bra 	$L__BB2_94;
	bra.uni 	$L__BB2_90;
$L__BB2_94:
	ret;

}
	// .globl	simd_batch_md_step_cell_list
.visible .entry simd_batch_md_step_cell_list(
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_0,
	.param .u32 simd_batch_md_step_cell_list_param_1,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_2,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_3,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_4,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_5,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_6,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_7,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_8,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_9,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_10,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_11,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_12,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_13,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_14,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_15,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_16,
	.param .u32 simd_batch_md_step_cell_list_param_17,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_18,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_19,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_20,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_21,
	.param .u32 simd_batch_md_step_cell_list_param_22,
	.param .u64 .ptr .align 1 simd_batch_md_step_cell_list_param_23,
	.param .f32 simd_batch_md_step_cell_list_param_24,
	.param .f32 simd_batch_md_step_cell_list_param_25,
	.param .f32 simd_batch_md_step_cell_list_param_26,
	.param .f32 simd_batch_md_step_cell_list_param_27,
	.param .u32 simd_batch_md_step_cell_list_param_28,
	.param .u32 simd_batch_md_step_cell_list_param_29
)
.maxntid 256
.minnctapersm 4
{
	.reg .pred 	%p<113>;
	.reg .b32 	%r<1100>;
	.reg .b64 	%rd<219>;

	ld.param.b64 	%rd36, [simd_batch_md_step_cell_list_param_0];
	ld.param.b32 	%r314, [simd_batch_md_step_cell_list_param_1];
	ld.param.b64 	%rd49, [simd_batch_md_step_cell_list_param_2];
	ld.param.b64 	%rd50, [simd_batch_md_step_cell_list_param_4];
	ld.param.b64 	%rd51, [simd_batch_md_step_cell_list_param_11];
	ld.param.b64 	%rd52, [simd_batch_md_step_cell_list_param_12];
	ld.param.b64 	%rd53, [simd_batch_md_step_cell_list_param_13];
	ld.param.b64 	%rd54, [simd_batch_md_step_cell_list_param_15];
	ld.param.b64 	%rd55, [simd_batch_md_step_cell_list_param_18];
	ld.param.b64 	%rd56, [simd_batch_md_step_cell_list_param_19];
	ld.param.b64 	%rd47, [simd_batch_md_step_cell_list_param_21];
	ld.param.b32 	%r322, [simd_batch_md_step_cell_list_param_29];
	cvta.to.global.u64 	%rd1, %rd54;
	cvta.to.global.u64 	%rd2, %rd55;
	cvta.to.global.u64 	%rd3, %rd56;
	cvta.to.global.u64 	%rd4, %rd53;
	cvta.to.global.u64 	%rd5, %rd52;
	cvta.to.global.u64 	%rd6, %rd51;
	cvta.to.global.u64 	%rd7, %rd49;
	cvta.to.global.u64 	%rd8, %rd47;
	cvta.to.global.u64 	%rd9, %rd50;
	cvta.to.global.u64 	%rd10, %rd36;
	mov.u32 	%r323, %ctaid.x;
	mov.u32 	%r324, %ntid.x;
	mov.u32 	%r325, %tid.x;
	mad.lo.s32 	%r1, %r323, %r324, %r325;
	mov.u32 	%r326, %nctaid.x;
	mul.lo.s32 	%r2, %r324, %r326;
	setp.gt.u32 	%p2, %r322, 2;
	@%p2 bra 	$L__BB3_106;
	setp.lt.s32 	%p3, %r314, 1;
	@%p3 bra 	$L__BB3_7;
	mov.b32 	%r1007, 0;
$L__BB3_3:
	mul.wide.u32 	%rd57, %r1007, 64;
	add.s64 	%rd11, %rd10, %rd57;
	ld.global.nc.b32 	%r4, [%rd11+4];
	setp.ge.s32 	%p4, %r1, %r4;
	@%p4 bra 	$L__BB3_6;
	ld.global.nc.b32 	%r5, [%rd11];
	mov.b32 	%r1008, %r1;
$L__BB3_5:
	add.s32 	%r328, %r5, %r1008;
	mul.lo.s32 	%r329, %r328, 3;
	mul.wide.s32 	%rd58, %r329, 4;
	add.s64 	%rd59, %rd9, %rd58;
	st.global.b32 	[%rd59], 0;
	st.global.b32 	[%rd59+4], 0;
	st.global.b32 	[%rd59+8], 0;
	add.s32 	%r1008, %r1008, %r2;
	setp.lt.s32 	%p5, %r1008, %r4;
	@%p5 bra 	$L__BB3_5;
$L__BB3_6:
	add.s32 	%r1007, %r1007, 1;
	setp.ne.s32 	%p6, %r1007, %r314;
	@%p6 bra 	$L__BB3_3;
$L__BB3_7:
	setp.lt.s32 	%p7, %r314, 1;
	bar.sync 	0;
	@%p7 bra 	$L__BB3_17;
	ld.param.b64 	%rd206, [simd_batch_md_step_cell_list_param_6];
	ld.param.b64 	%rd205, [simd_batch_md_step_cell_list_param_5];
	cvta.to.global.u64 	%rd12, %rd205;
	cvta.to.global.u64 	%rd13, %rd206;
	mov.b32 	%r1009, 0;
$L__BB3_9:
	mul.wide.u32 	%rd60, %r1009, 64;
	add.s64 	%rd14, %rd10, %rd60;
	ld.global.nc.b32 	%r10, [%rd14+12];
	setp.ge.s32 	%p8, %r1, %r10;
	@%p8 bra 	$L__BB3_16;
	ld.param.b32 	%r990, [simd_batch_md_step_cell_list_param_22];
	ld.global.nc.b32 	%r11, [%rd14+8];
	add.s32 	%r331, %r1009, %r990;
	mul.wide.s32 	%rd61, %r331, 8;
	add.s64 	%rd15, %rd8, %rd61;
	mov.b32 	%r1010, %r1;
$L__BB3_11:
	add.s32 	%r332, %r11, %r1010;
	shl.b32 	%r333, %r332, 1;
	mul.wide.s32 	%rd62, %r333, 4;
	add.s64 	%rd63, %rd12, %rd62;
	ld.global.nc.b32 	%r334, [%rd63];
	ld.global.nc.b32 	%r335, [%rd63+4];
	add.s64 	%rd64, %rd13, %rd62;
	ld.global.nc.b32 	%r13, [%rd64];
	ld.global.nc.b32 	%r14, [%rd64+4];
	mul.lo.s32 	%r15, %r334, 3;
	mul.wide.s32 	%rd65, %r15, 4;
	add.s64 	%rd66, %rd7, %rd65;
	ld.global.b32 	%r336, [%rd66];
	ld.global.b32 	%r337, [%rd66+4];
	ld.global.b32 	%r338, [%rd66+8];
	mul.lo.s32 	%r16, %r335, 3;
	mul.wide.s32 	%rd67, %r16, 4;
	add.s64 	%rd68, %rd7, %rd67;
	ld.global.b32 	%r339, [%rd68];
	ld.global.b32 	%r340, [%rd68+4];
	ld.global.b32 	%r341, [%rd68+8];
	sub.ftz.f32 	%r17, %r339, %r336;
	sub.ftz.f32 	%r18, %r340, %r337;
	sub.ftz.f32 	%r19, %r341, %r338;
	mul.ftz.f32 	%r342, %r18, %r18;
	fma.rn.ftz.f32 	%r343, %r17, %r17, %r342;
	fma.rn.ftz.f32 	%r344, %r19, %r19, %r343;
	sqrt.approx.ftz.f32 	%r20, %r344;
	setp.lt.ftz.f32 	%p9, %r20, 0f358637BD;
	@%p9 bra 	$L__BB3_15;
	sub.ftz.f32 	%r21, %r20, %r14;
	neg.ftz.f32 	%r345, %r13;
	mul.ftz.f32 	%r346, %r21, %r345;
	div.approx.ftz.f32 	%r1011, %r346, %r20;
	mul.ftz.f32 	%r347, %r13, %r21;
	abs.ftz.f32 	%r23, %r347;
	setp.leu.ftz.f32 	%p10, %r23, 0f42A00000;
	@%p10 bra 	$L__BB3_14;
	mov.b32 	%r348, 0f42A00000;
	div.approx.ftz.f32 	%r349, %r348, %r23;
	mul.ftz.f32 	%r1011, %r1011, %r349;
$L__BB3_14:
	mul.ftz.f32 	%r350, %r17, %r1011;
	mul.ftz.f32 	%r351, %r18, %r1011;
	mul.ftz.f32 	%r352, %r19, %r1011;
	add.s64 	%rd70, %rd9, %rd65;
	neg.ftz.f32 	%r353, %r350;
	atom.global.add.f32 	%r354, [%rd70], %r353;
	neg.ftz.f32 	%r355, %r351;
	atom.global.add.f32 	%r356, [%rd70+4], %r355;
	neg.ftz.f32 	%r357, %r352;
	atom.global.add.f32 	%r358, [%rd70+8], %r357;
	add.s64 	%rd72, %rd9, %rd67;
	atom.global.add.f32 	%r359, [%rd72], %r350;
	atom.global.add.f32 	%r360, [%rd72+4], %r351;
	atom.global.add.f32 	%r361, [%rd72+8], %r352;
	mul.ftz.f32 	%r362, %r13, 0f3F000000;
	mul.ftz.f32 	%r363, %r362, %r21;
	mul.ftz.f32 	%r364, %r21, %r363;
	atom.global.add.f32 	%r365, [%rd15], %r364;
$L__BB3_15:
	add.s32 	%r1010, %r1010, %r2;
	setp.lt.s32 	%p11, %r1010, %r10;
	@%p11 bra 	$L__BB3_11;
$L__BB3_16:
	add.s32 	%r1009, %r1009, 1;
	setp.ne.s32 	%p12, %r1009, %r314;
	@%p12 bra 	$L__BB3_9;
$L__BB3_17:
	setp.lt.s32 	%p13, %r314, 1;
	bar.sync 	0;
	@%p13 bra 	$L__BB3_29;
	mov.b32 	%r1012, 0;
$L__BB3_19:
	mul.wide.u32 	%rd73, %r1012, 64;
	add.s64 	%rd16, %rd10, %rd73;
	ld.global.nc.b32 	%r29, [%rd16+20];
	setp.ge.s32 	%p14, %r1, %r29;
	@%p14 bra 	$L__BB3_28;
	ld.param.b32 	%r991, [simd_batch_md_step_cell_list_param_22];
	ld.global.nc.b32 	%r30, [%rd16+16];
	add.s32 	%r367, %r1012, %r991;
	mul.wide.s32 	%rd74, %r367, 8;
	add.s64 	%rd17, %rd8, %rd74;
	mov.b32 	%r1013, %r1;
$L__BB3_21:
	ld.param.b64 	%rd208, [simd_batch_md_step_cell_list_param_8];
	ld.param.b64 	%rd207, [simd_batch_md_step_cell_list_param_7];
	add.s32 	%r368, %r30, %r1013;
	shl.b32 	%r369, %r368, 2;
	cvta.to.global.u64 	%rd75, %rd207;
	mul.wide.s32 	%rd76, %r369, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.nc.b32 	%r370, [%rd77];
	ld.global.nc.b32 	%r371, [%rd77+4];
	ld.global.nc.b32 	%r372, [%rd77+8];
	shl.b32 	%r373, %r368, 1;
	cvta.to.global.u64 	%rd78, %rd208;
	mul.wide.s32 	%rd79, %r373, 4;
	add.s64 	%rd80, %rd78, %rd79;
	ld.global.nc.b32 	%r32, [%rd80];
	ld.global.nc.b32 	%r33, [%rd80+4];
	mul.lo.s32 	%r34, %r370, 3;
	mul.wide.s32 	%rd81, %r34, 4;
	add.s64 	%rd82, %rd7, %rd81;
	ld.global.b32 	%r374, [%rd82];
	ld.global.b32 	%r375, [%rd82+4];
	ld.global.b32 	%r376, [%rd82+8];
	mul.lo.s32 	%r35, %r371, 3;
	mul.wide.s32 	%rd83, %r35, 4;
	add.s64 	%rd84, %rd7, %rd83;
	ld.global.b32 	%r377, [%rd84];
	ld.global.b32 	%r378, [%rd84+4];
	ld.global.b32 	%r379, [%rd84+8];
	mul.lo.s32 	%r36, %r372, 3;
	mul.wide.s32 	%rd85, %r36, 4;
	add.s64 	%rd86, %rd7, %rd85;
	ld.global.b32 	%r380, [%rd86];
	ld.global.b32 	%r381, [%rd86+4];
	ld.global.b32 	%r382, [%rd86+8];
	sub.ftz.f32 	%r37, %r374, %r377;
	sub.ftz.f32 	%r38, %r375, %r378;
	sub.ftz.f32 	%r39, %r376, %r379;
	sub.ftz.f32 	%r40, %r380, %r377;
	sub.ftz.f32 	%r41, %r381, %r378;
	sub.ftz.f32 	%r42, %r382, %r379;
	mul.ftz.f32 	%r383, %r38, %r38;
	fma.rn.ftz.f32 	%r384, %r37, %r37, %r383;
	fma.rn.ftz.f32 	%r385, %r39, %r39, %r384;
	sqrt.approx.ftz.f32 	%r43, %r385;
	mul.ftz.f32 	%r386, %r41, %r41;
	fma.rn.ftz.f32 	%r387, %r40, %r40, %r386;
	fma.rn.ftz.f32 	%r388, %r42, %r42, %r387;
	sqrt.approx.ftz.f32 	%r389, %r388;
	min.ftz.f32 	%r390, %r43, %r389;
	setp.lt.ftz.f32 	%p15, %r390, 0f358637BD;
	@%p15 bra 	$L__BB3_27;
	mul.ftz.f32 	%r391, %r38, %r41;
	fma.rn.ftz.f32 	%r392, %r37, %r40, %r391;
	fma.rn.ftz.f32 	%r393, %r39, %r42, %r392;
	mul.ftz.f32 	%r394, %r43, %r389;
	div.approx.ftz.f32 	%r395, %r393, %r394;
	min.ftz.f32 	%r396, %r395, 0f3F7FF972;
	max.ftz.f32 	%r397, %r396, 0fBF7FF972;
	abs.ftz.f32 	%r398, %r397;
	fma.rn.ftz.f32 	%r399, %r398, 0fBF000000, 0f3F000000;
	rsqrt.approx.ftz.f32 	%r400, %r399;
	mul.ftz.f32 	%r401, %r400, %r399;
	mul.ftz.f32 	%r402, %r400, 0fBF000000;
	fma.rn.ftz.f32 	%r403, %r401, %r402, 0f3F000000;
	fma.rn.ftz.f32 	%r404, %r401, %r403, %r401;
	setp.eq.ftz.f32 	%p16, %r398, 0f3F800000;
	selp.f32 	%r405, 0f00000000, %r404, %p16;
	setp.gt.ftz.f32 	%p17, %r398, 0f3F0F5C29;
	selp.f32 	%r406, %r405, %r398, %p17;
	copysign.f32 	%r407, %r397, %r406;
	mul.ftz.f32 	%r408, %r407, %r407;
	fma.rn.ftz.f32 	%r409, %r408, 0f3D10ECEF, 0f3C8B1ABB;
	fma.rn.ftz.f32 	%r410, %r409, %r408, 0f3CFC028C;
	fma.rn.ftz.f32 	%r411, %r410, %r408, 0f3D372139;
	fma.rn.ftz.f32 	%r412, %r411, %r408, 0f3D9993DB;
	fma.rn.ftz.f32 	%r413, %r412, %r408, 0f3E2AAAC6;
	mul.ftz.f32 	%r414, %r408, %r413;
	fma.rn.ftz.f32 	%r415, %r414, %r407, %r407;
	neg.ftz.f32 	%r416, %r415;
	selp.f32 	%r417, %r415, %r416, %p17;
	fma.rn.ftz.f32 	%r418, 0f3F6EE581, 0f3FD774EB, %r417;
	setp.gt.ftz.f32 	%p18, %r397, 0f3F0F5C29;
	selp.f32 	%r419, %r415, %r418, %p18;
	add.ftz.f32 	%r420, %r419, %r419;
	selp.f32 	%r421, %r420, %r419, %p17;
	sub.ftz.f32 	%r45, %r421, %r33;
	mul.ftz.f32 	%r422, %r397, %r397;
	mov.b32 	%r423, 0f3F800000;
	sub.ftz.f32 	%r424, %r423, %r422;
	sqrt.approx.ftz.f32 	%r425, %r424;
	setp.lt.ftz.f32 	%p19, %r425, 0f358637BD;
	selp.f32 	%r426, 0f358637BD, %r425, %p19;
	neg.ftz.f32 	%r427, %r32;
	mul.ftz.f32 	%r428, %r45, %r427;
	div.approx.ftz.f32 	%r429, %r428, %r426;
	mul.ftz.f32 	%r431, %r390, 0f42A00000;
	abs.ftz.f32 	%r432, %r429;
	setp.gt.ftz.f32 	%p20, %r432, %r431;
	copysign.f32 	%r433, %r429, %r431;
	selp.f32 	%r434, %r433, %r429, %p20;
	rcp.approx.ftz.f32 	%r435, %r43;
	rcp.approx.ftz.f32 	%r436, %r389;
	mul.ftz.f32 	%r437, %r435, %r434;
	mul.ftz.f32 	%r438, %r40, %r436;
	mul.ftz.f32 	%r439, %r37, %r397;
	mul.ftz.f32 	%r440, %r435, %r439;
	sub.ftz.f32 	%r441, %r438, %r440;
	mul.ftz.f32 	%r1014, %r441, %r437;
	mul.ftz.f32 	%r442, %r41, %r436;
	mul.ftz.f32 	%r443, %r38, %r397;
	mul.ftz.f32 	%r444, %r435, %r443;
	sub.ftz.f32 	%r445, %r442, %r444;
	mul.ftz.f32 	%r1015, %r445, %r437;
	mul.ftz.f32 	%r446, %r42, %r436;
	mul.ftz.f32 	%r447, %r39, %r397;
	mul.ftz.f32 	%r448, %r435, %r447;
	sub.ftz.f32 	%r449, %r446, %r448;
	mul.ftz.f32 	%r1016, %r449, %r437;
	mul.ftz.f32 	%r450, %r436, %r434;
	mul.ftz.f32 	%r451, %r37, %r435;
	mul.ftz.f32 	%r452, %r40, %r397;
	mul.ftz.f32 	%r453, %r436, %r452;
	sub.ftz.f32 	%r454, %r451, %r453;
	mul.ftz.f32 	%r1019, %r454, %r450;
	mul.ftz.f32 	%r455, %r38, %r435;
	mul.ftz.f32 	%r456, %r41, %r397;
	mul.ftz.f32 	%r457, %r436, %r456;
	sub.ftz.f32 	%r458, %r455, %r457;
	mul.ftz.f32 	%r1018, %r458, %r450;
	mul.ftz.f32 	%r459, %r39, %r435;
	mul.ftz.f32 	%r460, %r42, %r397;
	mul.ftz.f32 	%r461, %r436, %r460;
	sub.ftz.f32 	%r462, %r459, %r461;
	mul.ftz.f32 	%r1017, %r462, %r450;
	mul.ftz.f32 	%r463, %r1015, %r1015;
	fma.rn.ftz.f32 	%r464, %r1014, %r1014, %r463;
	fma.rn.ftz.f32 	%r465, %r1016, %r1016, %r464;
	sqrt.approx.ftz.f32 	%r52, %r465;
	setp.leu.ftz.f32 	%p21, %r52, 0f42A00000;
	@%p21 bra 	$L__BB3_24;
	mov.b32 	%r466, 0f42A00000;
	div.approx.ftz.f32 	%r467, %r466, %r52;
	mul.ftz.f32 	%r1014, %r1014, %r467;
	mul.ftz.f32 	%r1015, %r1015, %r467;
	mul.ftz.f32 	%r1016, %r1016, %r467;
$L__BB3_24:
	mul.ftz.f32 	%r468, %r1018, %r1018;
	fma.rn.ftz.f32 	%r469, %r1019, %r1019, %r468;
	fma.rn.ftz.f32 	%r470, %r1017, %r1017, %r469;
	sqrt.approx.ftz.f32 	%r59, %r470;
	setp.leu.ftz.f32 	%p22, %r59, 0f42A00000;
	@%p22 bra 	$L__BB3_26;
	mov.b32 	%r471, 0f42A00000;
	div.approx.ftz.f32 	%r472, %r471, %r59;
	mul.ftz.f32 	%r1019, %r1019, %r472;
	mul.ftz.f32 	%r1018, %r1018, %r472;
	mul.ftz.f32 	%r1017, %r1017, %r472;
$L__BB3_26:
	add.s64 	%rd88, %rd9, %rd81;
	atom.global.add.f32 	%r473, [%rd88], %r1014;
	atom.global.add.f32 	%r474, [%rd88+4], %r1015;
	atom.global.add.f32 	%r475, [%rd88+8], %r1016;
	add.s64 	%rd90, %rd9, %rd85;
	atom.global.add.f32 	%r476, [%rd90], %r1019;
	atom.global.add.f32 	%r477, [%rd90+4], %r1018;
	atom.global.add.f32 	%r478, [%rd90+8], %r1017;
	add.s64 	%rd92, %rd9, %rd83;
	neg.ftz.f32 	%r479, %r1014;
	sub.ftz.f32 	%r480, %r479, %r1019;
	atom.global.add.f32 	%r481, [%rd92], %r480;
	neg.ftz.f32 	%r482, %r1015;
	sub.ftz.f32 	%r483, %r482, %r1018;
	atom.global.add.f32 	%r484, [%rd92+4], %r483;
	neg.ftz.f32 	%r485, %r1016;
	sub.ftz.f32 	%r486, %r485, %r1017;
	atom.global.add.f32 	%r487, [%rd92+8], %r486;
	mul.ftz.f32 	%r488, %r32, 0f3F000000;
	mul.ftz.f32 	%r489, %r488, %r45;
	mul.ftz.f32 	%r490, %r45, %r489;
	atom.global.add.f32 	%r491, [%rd17], %r490;
$L__BB3_27:
	add.s32 	%r1013, %r1013, %r2;
	setp.lt.s32 	%p23, %r1013, %r29;
	@%p23 bra 	$L__BB3_21;
$L__BB3_28:
	add.s32 	%r1012, %r1012, 1;
	setp.ne.s32 	%p24, %r1012, %r314;
	@%p24 bra 	$L__BB3_19;
$L__BB3_29:
	setp.lt.s32 	%p25, %r314, 1;
	bar.sync 	0;
	@%p25 bra 	$L__BB3_39;
	mov.b32 	%r1020, 0;
$L__BB3_31:
	mul.wide.u32 	%rd93, %r1020, 64;
	add.s64 	%rd18, %rd10, %rd93;
	ld.global.nc.b32 	%r69, [%rd18+28];
	setp.ge.s32 	%p26, %r1, %r69;
	@%p26 bra 	$L__BB3_38;
	ld.global.nc.b32 	%r70, [%rd18+24];
	mov.b32 	%r1021, %r1;
$L__BB3_33:
	ld.param.b64 	%rd210, [simd_batch_md_step_cell_list_param_10];
	ld.param.b64 	%rd209, [simd_batch_md_step_cell_list_param_9];
	add.s32 	%r493, %r70, %r1021;
	shl.b32 	%r494, %r493, 2;
	cvta.to.global.u64 	%rd94, %rd209;
	mul.wide.s32 	%rd95, %r494, 4;
	add.s64 	%rd96, %rd94, %rd95;
	ld.global.nc.b32 	%r495, [%rd96];
	ld.global.nc.b32 	%r496, [%rd96+4];
	ld.global.nc.b32 	%r497, [%rd96+8];
	ld.global.nc.b32 	%r498, [%rd96+12];
	cvta.to.global.u64 	%rd97, %rd210;
	add.s64 	%rd98, %rd97, %rd95;
	ld.global.nc.b32 	%r72, [%rd98];
	ld.global.nc.b32 	%r73, [%rd98+4];
	ld.global.nc.b32 	%r74, [%rd98+8];
	mul.lo.s32 	%r75, %r495, 3;
	mul.wide.s32 	%rd99, %r75, 4;
	add.s64 	%rd100, %rd7, %rd99;
	ld.global.b32 	%r499, [%rd100];
	ld.global.b32 	%r500, [%rd100+4];
	ld.global.b32 	%r501, [%rd100+8];
	mul.lo.s32 	%r76, %r496, 3;
	mul.wide.s32 	%rd101, %r76, 4;
	add.s64 	%rd102, %rd7, %rd101;
	ld.global.b32 	%r502, [%rd102];
	ld.global.b32 	%r503, [%rd102+4];
	ld.global.b32 	%r504, [%rd102+8];
	mul.lo.s32 	%r77, %r497, 3;
	mul.wide.s32 	%rd103, %r77, 4;
	add.s64 	%rd104, %rd7, %rd103;
	ld.global.b32 	%r505, [%rd104];
	ld.global.b32 	%r506, [%rd104+4];
	ld.global.b32 	%r507, [%rd104+8];
	mul.lo.s32 	%r78, %r498, 3;
	mul.wide.s32 	%rd105, %r78, 4;
	add.s64 	%rd106, %rd7, %rd105;
	ld.global.b32 	%r508, [%rd106];
	ld.global.b32 	%r509, [%rd106+4];
	ld.global.b32 	%r510, [%rd106+8];
	sub.ftz.f32 	%r511, %r502, %r499;
	sub.ftz.f32 	%r512, %r503, %r500;
	sub.ftz.f32 	%r513, %r504, %r501;
	sub.ftz.f32 	%r79, %r505, %r502;
	sub.ftz.f32 	%r80, %r506, %r503;
	sub.ftz.f32 	%r81, %r507, %r504;
	sub.ftz.f32 	%r514, %r508, %r505;
	sub.ftz.f32 	%r515, %r509, %r506;
	sub.ftz.f32 	%r516, %r510, %r507;
	mul.ftz.f32 	%r517, %r512, %r81;
	mul.ftz.f32 	%r518, %r513, %r80;
	sub.ftz.f32 	%r82, %r517, %r518;
	mul.ftz.f32 	%r519, %r513, %r79;
	mul.ftz.f32 	%r520, %r511, %r81;
	sub.ftz.f32 	%r83, %r519, %r520;
	mul.ftz.f32 	%r521, %r511, %r80;
	mul.ftz.f32 	%r522, %r512, %r79;
	sub.ftz.f32 	%r84, %r521, %r522;
	mul.ftz.f32 	%r523, %r80, %r516;
	mul.ftz.f32 	%r524, %r81, %r515;
	sub.ftz.f32 	%r85, %r523, %r524;
	mul.ftz.f32 	%r525, %r81, %r514;
	mul.ftz.f32 	%r526, %r79, %r516;
	sub.ftz.f32 	%r86, %r525, %r526;
	mul.ftz.f32 	%r527, %r79, %r515;
	mul.ftz.f32 	%r528, %r80, %r514;
	sub.ftz.f32 	%r87, %r527, %r528;
	mul.ftz.f32 	%r529, %r83, %r83;
	fma.rn.ftz.f32 	%r530, %r82, %r82, %r529;
	fma.rn.ftz.f32 	%r531, %r84, %r84, %r530;
	sqrt.approx.ftz.f32 	%r88, %r531;
	mul.ftz.f32 	%r532, %r86, %r86;
	fma.rn.ftz.f32 	%r533, %r85, %r85, %r532;
	fma.rn.ftz.f32 	%r534, %r87, %r87, %r533;
	sqrt.approx.ftz.f32 	%r535, %r534;
	min.ftz.f32 	%r536, %r88, %r535;
	setp.lt.ftz.f32 	%p27, %r536, 0f358637BD;
	@%p27 bra 	$L__BB3_37;
	div.approx.ftz.f32 	%r90, %r82, %r88;
	div.approx.ftz.f32 	%r91, %r83, %r88;
	div.approx.ftz.f32 	%r92, %r84, %r88;
	div.approx.ftz.f32 	%r93, %r85, %r535;
	div.approx.ftz.f32 	%r94, %r86, %r535;
	div.approx.ftz.f32 	%r95, %r87, %r535;
	mul.ftz.f32 	%r537, %r91, %r94;
	fma.rn.ftz.f32 	%r538, %r90, %r93, %r537;
	fma.rn.ftz.f32 	%r539, %r92, %r95, %r538;
	min.ftz.f32 	%r96, %r539, 0f3F800000;
	mul.ftz.f32 	%r540, %r81, %r91;
	mul.ftz.f32 	%r541, %r80, %r92;
	sub.ftz.f32 	%r1022, %r540, %r541;
	mul.ftz.f32 	%r542, %r79, %r92;
	mul.ftz.f32 	%r543, %r81, %r90;
	sub.ftz.f32 	%r1023, %r542, %r543;
	mul.ftz.f32 	%r544, %r80, %r90;
	mul.ftz.f32 	%r545, %r79, %r91;
	sub.ftz.f32 	%r1024, %r544, %r545;
	mul.ftz.f32 	%r546, %r80, %r80;
	fma.rn.ftz.f32 	%r547, %r79, %r79, %r546;
	fma.rn.ftz.f32 	%r548, %r81, %r81, %r547;
	sqrt.approx.ftz.f32 	%r100, %r548;
	setp.leu.ftz.f32 	%p28, %r100, 0f358637BD;
	@%p28 bra 	$L__BB3_36;
	div.approx.ftz.f32 	%r1022, %r1022, %r100;
	div.approx.ftz.f32 	%r1023, %r1023, %r100;
	div.approx.ftz.f32 	%r1024, %r1024, %r100;
$L__BB3_36:
	ld.param.b32 	%r992, [simd_batch_md_step_cell_list_param_22];
	max.ftz.f32 	%r549, %r96, 0fBF800000;
	mul.ftz.f32 	%r550, %r94, %r1023;
	fma.rn.ftz.f32 	%r551, %r93, %r1022, %r550;
	fma.rn.ftz.f32 	%r552, %r95, %r1024, %r551;
	abs.ftz.f32 	%r553, %r549;
	abs.ftz.f32 	%r554, %r552;
	setp.gt.ftz.f32 	%p29, %r554, %r553;
	selp.f32 	%r555, %r554, %r553, %p29;
	selp.f32 	%r556, %r553, %r554, %p29;
	div.rn.ftz.f32 	%r557, %r556, %r555;
	mul.ftz.f32 	%r558, %r557, %r557;
	fma.rn.ftz.f32 	%r559, %r558, 0f3B33710B, 0fBC807748;
	fma.rn.ftz.f32 	%r560, %r559, %r558, 0f3D2CDAB2;
	fma.rn.ftz.f32 	%r561, %r560, %r558, 0fBD992D10;
	fma.rn.ftz.f32 	%r562, %r561, %r558, 0f3DD9EA6C;
	fma.rn.ftz.f32 	%r563, %r562, %r558, 0fBE117CB1;
	fma.rn.ftz.f32 	%r564, %r563, %r558, 0f3E4CBCE0;
	fma.rn.ftz.f32 	%r565, %r564, %r558, 0fBEAAAA7D;
	mul.ftz.f32 	%r566, %r558, %r565;
	fma.rn.ftz.f32 	%r567, %r566, %r557, %r557;
	neg.ftz.f32 	%r568, %r567;
	fma.rn.ftz.f32 	%r569, 0f3F6EE581, 0f3FD774EB, %r568;
	selp.f32 	%r570, %r569, %r567, %p29;
	selp.f32 	%r571, 0f3F6EE581, 0f3FEEE581, %p29;
	selp.f32 	%r572, %r567, %r568, %p29;
	fma.rn.ftz.f32 	%r573, %r571, 0f3FD774EB, %r572;
	setp.lt.s32 	%p30, %r549, 0;
	selp.f32 	%r574, %r573, %r570, %p30;
	add.ftz.f32 	%r575, %r553, %r554;
	setp.eq.ftz.f32 	%p31, %r555, 0f00000000;
	selp.f32 	%r576, 0f40490FDB, 0f00000000, %p30;
	setp.eq.ftz.f32 	%p32, %r553, %r554;
	selp.f32 	%r577, 0f4016CBE4, 0f3F490FDB, %p30;
	selp.f32 	%r578, %r577, %r574, %p32;
	selp.f32 	%r579, %r576, %r578, %p31;
	abs.ftz.f32 	%r580, %r575;
	setp.nan.ftz.f32 	%p33, %r580, %r580;
	copysign.f32 	%r581, %r552, %r579;
	selp.f32 	%r582, %r575, %r581, %p33;
	cvt.rni.ftz.s32.f32 	%r583, %r73;
	cvt.rn.f32.s32 	%r584, %r583;
	mul.ftz.f32 	%r585, %r72, %r584;
	mul.ftz.f32 	%r586, %r582, %r584;
	sub.ftz.f32 	%r587, %r586, %r74;
	sin.approx.ftz.f32 	%r588, %r587;
	mul.ftz.f32 	%r589, %r585, %r588;
	cos.approx.ftz.f32 	%r590, %r587;
	add.ftz.f32 	%r591, %r590, 0f3F800000;
	mul.ftz.f32 	%r592, %r72, %r591;
	add.s32 	%r593, %r1020, %r992;
	mul.wide.s32 	%rd107, %r593, 8;
	add.s64 	%rd108, %rd8, %rd107;
	atom.global.add.f32 	%r594, [%rd108], %r592;
	neg.ftz.f32 	%r595, %r589;
	add.ftz.f32 	%r596, %r88, 0f2EDBE6FF;
	div.approx.ftz.f32 	%r597, %r595, %r596;
	add.ftz.f32 	%r598, %r535, 0f2EDBE6FF;
	div.approx.ftz.f32 	%r599, %r589, %r598;
	abs.ftz.f32 	%r600, %r597;
	setp.gt.ftz.f32 	%p34, %r600, 0f42200000;
	mov.b32 	%r601, 0f42200000;
	copysign.f32 	%r602, %r597, %r601;
	selp.f32 	%r603, %r602, %r597, %p34;
	abs.ftz.f32 	%r604, %r599;
	setp.gt.ftz.f32 	%p35, %r604, 0f42200000;
	copysign.f32 	%r605, %r599, %r601;
	selp.f32 	%r606, %r605, %r599, %p35;
	mul.ftz.f32 	%r607, %r90, %r603;
	mul.ftz.f32 	%r608, %r91, %r603;
	mul.ftz.f32 	%r609, %r92, %r603;
	mul.ftz.f32 	%r610, %r93, %r606;
	mul.ftz.f32 	%r611, %r94, %r606;
	mul.ftz.f32 	%r612, %r95, %r606;
	add.s64 	%rd110, %rd9, %rd99;
	atom.global.add.f32 	%r613, [%rd110], %r607;
	atom.global.add.f32 	%r614, [%rd110+4], %r608;
	atom.global.add.f32 	%r615, [%rd110+8], %r609;
	add.s64 	%rd112, %rd9, %rd105;
	atom.global.add.f32 	%r616, [%rd112], %r610;
	atom.global.add.f32 	%r617, [%rd112+4], %r611;
	atom.global.add.f32 	%r618, [%rd112+8], %r612;
	add.ftz.f32 	%r619, %r607, %r610;
	mul.ftz.f32 	%r620, %r619, 0fBF000000;
	add.ftz.f32 	%r621, %r608, %r611;
	mul.ftz.f32 	%r622, %r621, 0fBF000000;
	add.ftz.f32 	%r623, %r609, %r612;
	mul.ftz.f32 	%r624, %r623, 0fBF000000;
	add.s64 	%rd114, %rd9, %rd101;
	atom.global.add.f32 	%r625, [%rd114], %r620;
	atom.global.add.f32 	%r626, [%rd114+4], %r622;
	atom.global.add.f32 	%r627, [%rd114+8], %r624;
	add.s64 	%rd116, %rd9, %rd103;
	atom.global.add.f32 	%r628, [%rd116], %r620;
	atom.global.add.f32 	%r629, [%rd116+4], %r622;
	atom.global.add.f32 	%r630, [%rd116+8], %r624;
$L__BB3_37:
	add.s32 	%r1021, %r1021, %r2;
	setp.lt.s32 	%p36, %r1021, %r69;
	@%p36 bra 	$L__BB3_33;
$L__BB3_38:
	add.s32 	%r1020, %r1020, 1;
	setp.ne.s32 	%p37, %r1020, %r314;
	@%p37 bra 	$L__BB3_31;
$L__BB3_39:
	setp.lt.s32 	%p38, %r314, 1;
	bar.sync 	0;
	@%p38 bra 	$L__BB3_89;
	mov.b32 	%r1025, 0;
$L__BB3_41:
	ld.param.b64 	%rd201, [simd_batch_md_step_cell_list_param_0];
	cvta.to.global.u64 	%rd117, %rd201;
	mul.wide.u32 	%rd118, %r1025, 64;
	add.s64 	%rd19, %rd117, %rd118;
	ld.global.nc.b32 	%r110, [%rd19+4];
	setp.ge.s32 	%p39, %r1, %r110;
	@%p39 bra 	$L__BB3_88;
	ld.global.nc.b32 	%r111, [%rd19];
	mov.b32 	%r1026, %r1;
$L__BB3_43:
	ld.param.b64 	%rd214, [simd_batch_md_step_cell_list_param_20];
	ld.param.b32 	%r989, [simd_batch_md_step_cell_list_param_17];
	ld.param.b64 	%rd213, [simd_batch_md_step_cell_list_param_16];
	add.s32 	%r113, %r111, %r1026;
	mul.lo.s32 	%r634, %r113, 3;
	mul.wide.s32 	%rd119, %r634, 4;
	add.s64 	%rd120, %rd7, %rd119;
	ld.global.b32 	%r114, [%rd120];
	ld.global.b32 	%r115, [%rd120+4];
	ld.global.b32 	%r116, [%rd120+8];
	mul.wide.s32 	%rd121, %r113, 4;
	add.s64 	%rd122, %rd6, %rd121;
	ld.global.nc.b32 	%r117, [%rd122];
	add.s64 	%rd123, %rd5, %rd121;
	ld.global.nc.b32 	%r118, [%rd123];
	add.s64 	%rd124, %rd4, %rd121;
	ld.global.nc.b32 	%r635, [%rd124];
	cvta.to.global.u64 	%rd125, %rd213;
	add.s64 	%rd126, %rd125, %rd121;
	ld.global.nc.b32 	%r636, [%rd126];
	cvta.to.global.u64 	%rd127, %rd214;
	add.s64 	%rd128, %rd127, %rd121;
	ld.global.nc.b32 	%r637, [%rd128];
	shr.s32 	%r638, %r637, 31;
	shr.u32 	%r639, %r638, 25;
	add.s32 	%r640, %r637, %r639;
	and.b32 	%r641, %r640, -128;
	sub.s32 	%r119, %r637, %r641;
	shr.s32 	%r642, %r640, 7;
	shr.u32 	%r643, %r642, 28;
	add.s32 	%r644, %r642, %r643;
	and.b32 	%r645, %r644, -16;
	sub.s32 	%r120, %r642, %r645;
	shr.u32 	%r646, %r638, 21;
	add.s32 	%r647, %r637, %r646;
	shr.s32 	%r121, %r647, 11;
	min.s32 	%r123, %r636, %r989;
	setp.lt.s32 	%p1, %r123, 1;
	mul.lo.s32 	%r122, %r113, %r989;
	mul.ftz.f32 	%r124, %r635, 0f43A60824;
	add.s32 	%r125, %r119, -1;
	add.s32 	%r126, %r119, 1;
	neg.s32 	%r127, %r123;
	mov.b32 	%r1082, 0f00000000;
	mov.b32 	%r1027, -1;
	mov.b32 	%r1081, %r1082;
	mov.b32 	%r1080, %r1082;
	mov.b32 	%r1079, %r1082;
$L__BB3_44:
	add.s32 	%r133, %r1027, %r121;
	setp.gt.u32 	%p40, %r133, 15;
	@%p40 bra 	$L__BB3_86;
	shl.b32 	%r134, %r133, 11;
	mov.b32 	%r1032, -1;
$L__BB3_46:
	add.s32 	%r140, %r1032, %r120;
	setp.gt.u32 	%p41, %r140, 15;
	@%p41 bra 	$L__BB3_85;
	setp.gt.u32 	%p42, %r125, 127;
	shl.b32 	%r649, %r140, 7;
	add.s32 	%r141, %r649, %r134;
	@%p42 bra 	$L__BB3_59;
	add.s32 	%r142, %r141, %r125;
	mul.wide.u32 	%rd129, %r142, 4;
	add.s64 	%rd130, %rd3, %rd129;
	ld.global.nc.b32 	%r143, [%rd130];
	setp.lt.s32 	%p43, %r143, 1;
	@%p43 bra 	$L__BB3_59;
	shl.b32 	%r144, %r142, 7;
	min.s32 	%r145, %r143, 128;
	mov.b32 	%r1037, 0;
$L__BB3_50:
	add.s32 	%r651, %r144, %r1037;
	mul.wide.u32 	%rd131, %r651, 4;
	add.s64 	%rd132, %rd2, %rd131;
	ld.global.nc.b32 	%r151, [%rd132];
	setp.eq.s32 	%p44, %r151, %r113;
	@%p44 bra 	$L__BB3_58;
	mov.b32 	%r1042, %r122;
	mov.b32 	%r1043, %r127;
	@%p1 bra 	$L__BB3_52;
	bra.uni 	$L__BB3_57;
$L__BB3_52:
	mul.lo.s32 	%r653, %r151, 3;
	mul.wide.s32 	%rd135, %r653, 4;
	add.s64 	%rd136, %rd7, %rd135;
	ld.global.b32 	%r654, [%rd136];
	ld.global.b32 	%r655, [%rd136+4];
	ld.global.b32 	%r656, [%rd136+8];
	sub.ftz.f32 	%r156, %r654, %r114;
	sub.ftz.f32 	%r157, %r655, %r115;
	sub.ftz.f32 	%r158, %r656, %r116;
	mul.ftz.f32 	%r657, %r157, %r157;
	fma.rn.ftz.f32 	%r658, %r156, %r156, %r657;
	fma.rn.ftz.f32 	%r159, %r158, %r158, %r658;
	setp.gt.ftz.f32 	%p47, %r159, 0f42C80000;
	setp.lt.ftz.f32 	%p48, %r159, 0f2EDBE6FF;
	or.pred 	%p49, %p47, %p48;
	@%p49 bra 	$L__BB3_58;
	sqrt.approx.ftz.f32 	%r659, %r159;
	add.ftz.f32 	%r660, %r659, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r661, %r660;
	mul.ftz.f32 	%r662, %r661, %r661;
	mul.ftz.f32 	%r663, %r662, %r662;
	mul.ftz.f32 	%r664, %r662, %r663;
	mul.wide.s32 	%rd137, %r151, 4;
	add.s64 	%rd138, %rd6, %rd137;
	ld.global.nc.b32 	%r665, [%rd138];
	add.s64 	%rd139, %rd5, %rd137;
	ld.global.nc.b32 	%r666, [%rd139];
	add.ftz.f32 	%r667, %r117, %r665;
	mul.ftz.f32 	%r668, %r667, 0f3F000000;
	mul.ftz.f32 	%r669, %r118, %r666;
	sqrt.approx.ftz.f32 	%r670, %r669;
	mul.ftz.f32 	%r671, %r668, %r668;
	mul.ftz.f32 	%r672, %r668, %r671;
	mul.ftz.f32 	%r673, %r672, %r672;
	mul.ftz.f32 	%r674, %r673, %r673;
	mul.ftz.f32 	%r675, %r670, 0f40800000;
	mul.ftz.f32 	%r676, %r664, %r674;
	mul.ftz.f32 	%r677, %r664, %r676;
	mul.ftz.f32 	%r678, %r664, %r673;
	sub.ftz.f32 	%r679, %r677, %r678;
	mul.ftz.f32 	%r160, %r675, %r679;
	mul.ftz.f32 	%r680, %r670, 0f41C00000;
	add.ftz.f32 	%r681, %r674, %r674;
	mul.ftz.f32 	%r682, %r664, %r681;
	mul.ftz.f32 	%r683, %r664, %r682;
	sub.ftz.f32 	%r684, %r683, %r678;
	mul.ftz.f32 	%r685, %r680, %r684;
	mul.ftz.f32 	%r686, %r662, %r685;
	add.s64 	%rd140, %rd4, %rd137;
	ld.global.nc.b32 	%r687, [%rd140];
	mul.ftz.f32 	%r688, %r124, %r687;
	mul.ftz.f32 	%r689, %r688, 0f3E800000;
	mul.ftz.f32 	%r161, %r662, %r689;
	add.ftz.f32 	%r690, %r161, %r161;
	fma.rn.ftz.f32 	%r1044, %r661, %r690, %r686;
	abs.ftz.f32 	%r691, %r1044;
	mul.ftz.f32 	%r163, %r659, %r691;
	setp.leu.ftz.f32 	%p50, %r163, 0f42A00000;
	@%p50 bra 	$L__BB3_55;
	mov.b32 	%r692, 0f42A00000;
	div.approx.ftz.f32 	%r693, %r692, %r163;
	mul.ftz.f32 	%r1044, %r1044, %r693;
$L__BB3_55:
	mul.ftz.f32 	%r694, %r156, %r1044;
	sub.ftz.f32 	%r1079, %r1079, %r694;
	mul.ftz.f32 	%r695, %r157, %r1044;
	sub.ftz.f32 	%r1080, %r1080, %r695;
	mul.ftz.f32 	%r696, %r158, %r1044;
	sub.ftz.f32 	%r1081, %r1081, %r696;
	setp.gt.s32 	%p51, %r151, %r113;
	add.ftz.f32 	%r697, %r161, %r160;
	add.ftz.f32 	%r698, %r1082, %r697;
	selp.f32 	%r1082, %r698, %r1082, %p51;
	bra.uni 	$L__BB3_58;
$L__BB3_56:
	add.s32 	%r1043, %r1043, 1;
	setp.eq.s32 	%p46, %r1043, 0;
	add.s32 	%r1042, %r1042, 1;
	@%p46 bra 	$L__BB3_52;
$L__BB3_57:
	mul.wide.s32 	%rd133, %r1042, 4;
	add.s64 	%rd134, %rd1, %rd133;
	ld.global.nc.b32 	%r652, [%rd134];
	setp.eq.s32 	%p45, %r652, %r151;
	@%p45 bra 	$L__BB3_58;
	bra.uni 	$L__BB3_56;
$L__BB3_58:
	add.s32 	%r1037, %r1037, 1;
	setp.ne.s32 	%p52, %r1037, %r145;
	@%p52 bra 	$L__BB3_50;
$L__BB3_59:
	setp.lt.s32 	%p53, %r119, 0;
	@%p53 bra 	$L__BB3_72;
	add.s32 	%r179, %r141, %r119;
	mul.wide.u32 	%rd141, %r179, 4;
	add.s64 	%rd142, %rd3, %rd141;
	ld.global.nc.b32 	%r180, [%rd142];
	setp.lt.s32 	%p54, %r180, 1;
	@%p54 bra 	$L__BB3_72;
	shl.b32 	%r181, %r179, 7;
	min.s32 	%r182, %r180, 128;
	mov.b32 	%r1053, 0;
$L__BB3_62:
	add.s32 	%r700, %r181, %r1053;
	mul.wide.u32 	%rd143, %r700, 4;
	add.s64 	%rd144, %rd2, %rd143;
	ld.global.nc.b32 	%r188, [%rd144];
	setp.eq.s32 	%p55, %r188, %r113;
	@%p55 bra 	$L__BB3_71;
	@%p1 bra 	$L__BB3_67;
	mov.b32 	%r1058, 0;
$L__BB3_65:
	add.s32 	%r702, %r1058, %r122;
	mul.wide.s32 	%rd145, %r702, 4;
	add.s64 	%rd146, %rd1, %rd145;
	ld.global.nc.b32 	%r703, [%rd146];
	setp.eq.s32 	%p56, %r703, %r188;
	@%p56 bra 	$L__BB3_71;
	add.s32 	%r1058, %r1058, 1;
	setp.ne.s32 	%p57, %r1058, %r123;
	@%p57 bra 	$L__BB3_65;
$L__BB3_67:
	mul.lo.s32 	%r704, %r188, 3;
	mul.wide.s32 	%rd147, %r704, 4;
	add.s64 	%rd148, %rd7, %rd147;
	ld.global.b32 	%r705, [%rd148];
	ld.global.b32 	%r706, [%rd148+4];
	ld.global.b32 	%r707, [%rd148+8];
	sub.ftz.f32 	%r191, %r705, %r114;
	sub.ftz.f32 	%r192, %r706, %r115;
	sub.ftz.f32 	%r193, %r707, %r116;
	mul.ftz.f32 	%r708, %r192, %r192;
	fma.rn.ftz.f32 	%r709, %r191, %r191, %r708;
	fma.rn.ftz.f32 	%r194, %r193, %r193, %r709;
	setp.gt.ftz.f32 	%p58, %r194, 0f42C80000;
	setp.lt.ftz.f32 	%p59, %r194, 0f2EDBE6FF;
	or.pred 	%p60, %p58, %p59;
	@%p60 bra 	$L__BB3_71;
	sqrt.approx.ftz.f32 	%r710, %r194;
	add.ftz.f32 	%r711, %r710, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r712, %r711;
	mul.ftz.f32 	%r713, %r712, %r712;
	mul.ftz.f32 	%r714, %r713, %r713;
	mul.ftz.f32 	%r715, %r713, %r714;
	mul.wide.s32 	%rd149, %r188, 4;
	add.s64 	%rd150, %rd6, %rd149;
	ld.global.nc.b32 	%r716, [%rd150];
	add.s64 	%rd151, %rd5, %rd149;
	ld.global.nc.b32 	%r717, [%rd151];
	add.ftz.f32 	%r718, %r117, %r716;
	mul.ftz.f32 	%r719, %r718, 0f3F000000;
	mul.ftz.f32 	%r720, %r118, %r717;
	sqrt.approx.ftz.f32 	%r721, %r720;
	mul.ftz.f32 	%r722, %r719, %r719;
	mul.ftz.f32 	%r723, %r719, %r722;
	mul.ftz.f32 	%r724, %r723, %r723;
	mul.ftz.f32 	%r725, %r724, %r724;
	mul.ftz.f32 	%r726, %r721, 0f40800000;
	mul.ftz.f32 	%r727, %r715, %r725;
	mul.ftz.f32 	%r728, %r715, %r727;
	mul.ftz.f32 	%r729, %r715, %r724;
	sub.ftz.f32 	%r730, %r728, %r729;
	mul.ftz.f32 	%r195, %r726, %r730;
	mul.ftz.f32 	%r731, %r721, 0f41C00000;
	add.ftz.f32 	%r732, %r725, %r725;
	mul.ftz.f32 	%r733, %r715, %r732;
	mul.ftz.f32 	%r734, %r715, %r733;
	sub.ftz.f32 	%r735, %r734, %r729;
	mul.ftz.f32 	%r736, %r731, %r735;
	mul.ftz.f32 	%r737, %r713, %r736;
	add.s64 	%rd152, %rd4, %rd149;
	ld.global.nc.b32 	%r738, [%rd152];
	mul.ftz.f32 	%r739, %r124, %r738;
	mul.ftz.f32 	%r740, %r739, 0f3E800000;
	mul.ftz.f32 	%r196, %r713, %r740;
	add.ftz.f32 	%r741, %r196, %r196;
	fma.rn.ftz.f32 	%r1059, %r712, %r741, %r737;
	abs.ftz.f32 	%r742, %r1059;
	mul.ftz.f32 	%r198, %r710, %r742;
	setp.leu.ftz.f32 	%p61, %r198, 0f42A00000;
	@%p61 bra 	$L__BB3_70;
	mov.b32 	%r743, 0f42A00000;
	div.approx.ftz.f32 	%r744, %r743, %r198;
	mul.ftz.f32 	%r1059, %r1059, %r744;
$L__BB3_70:
	mul.ftz.f32 	%r745, %r191, %r1059;
	sub.ftz.f32 	%r1079, %r1079, %r745;
	mul.ftz.f32 	%r746, %r192, %r1059;
	sub.ftz.f32 	%r1080, %r1080, %r746;
	mul.ftz.f32 	%r747, %r193, %r1059;
	sub.ftz.f32 	%r1081, %r1081, %r747;
	setp.gt.s32 	%p62, %r188, %r113;
	add.ftz.f32 	%r748, %r196, %r195;
	add.ftz.f32 	%r749, %r1082, %r748;
	selp.f32 	%r1082, %r749, %r1082, %p62;
$L__BB3_71:
	add.s32 	%r1053, %r1053, 1;
	setp.ne.s32 	%p63, %r1053, %r182;
	@%p63 bra 	$L__BB3_62;
$L__BB3_72:
	setp.gt.u32 	%p64, %r126, 127;
	@%p64 bra 	$L__BB3_85;
	add.s32 	%r214, %r141, %r126;
	mul.wide.u32 	%rd153, %r214, 4;
	add.s64 	%rd154, %rd3, %rd153;
	ld.global.nc.b32 	%r215, [%rd154];
	setp.lt.s32 	%p65, %r215, 1;
	@%p65 bra 	$L__BB3_85;
	shl.b32 	%r216, %r214, 7;
	min.s32 	%r217, %r215, 128;
	mov.b32 	%r1068, 0;
$L__BB3_75:
	add.s32 	%r751, %r216, %r1068;
	mul.wide.u32 	%rd155, %r751, 4;
	add.s64 	%rd156, %rd2, %rd155;
	ld.global.nc.b32 	%r223, [%rd156];
	setp.eq.s32 	%p66, %r223, %r113;
	@%p66 bra 	$L__BB3_84;
	@%p1 bra 	$L__BB3_80;
	mov.b32 	%r1073, 0;
$L__BB3_78:
	add.s32 	%r753, %r1073, %r122;
	mul.wide.s32 	%rd157, %r753, 4;
	add.s64 	%rd158, %rd1, %rd157;
	ld.global.nc.b32 	%r754, [%rd158];
	setp.eq.s32 	%p67, %r754, %r223;
	@%p67 bra 	$L__BB3_84;
	add.s32 	%r1073, %r1073, 1;
	setp.ne.s32 	%p68, %r1073, %r123;
	@%p68 bra 	$L__BB3_78;
$L__BB3_80:
	mul.lo.s32 	%r755, %r223, 3;
	mul.wide.s32 	%rd159, %r755, 4;
	add.s64 	%rd160, %rd7, %rd159;
	ld.global.b32 	%r756, [%rd160];
	ld.global.b32 	%r757, [%rd160+4];
	ld.global.b32 	%r758, [%rd160+8];
	sub.ftz.f32 	%r226, %r756, %r114;
	sub.ftz.f32 	%r227, %r757, %r115;
	sub.ftz.f32 	%r228, %r758, %r116;
	mul.ftz.f32 	%r759, %r227, %r227;
	fma.rn.ftz.f32 	%r760, %r226, %r226, %r759;
	fma.rn.ftz.f32 	%r229, %r228, %r228, %r760;
	setp.gt.ftz.f32 	%p69, %r229, 0f42C80000;
	setp.lt.ftz.f32 	%p70, %r229, 0f2EDBE6FF;
	or.pred 	%p71, %p69, %p70;
	@%p71 bra 	$L__BB3_84;
	sqrt.approx.ftz.f32 	%r761, %r229;
	add.ftz.f32 	%r762, %r761, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r763, %r762;
	mul.ftz.f32 	%r764, %r763, %r763;
	mul.ftz.f32 	%r765, %r764, %r764;
	mul.ftz.f32 	%r766, %r764, %r765;
	mul.wide.s32 	%rd161, %r223, 4;
	add.s64 	%rd162, %rd6, %rd161;
	ld.global.nc.b32 	%r767, [%rd162];
	add.s64 	%rd163, %rd5, %rd161;
	ld.global.nc.b32 	%r768, [%rd163];
	add.ftz.f32 	%r769, %r117, %r767;
	mul.ftz.f32 	%r770, %r769, 0f3F000000;
	mul.ftz.f32 	%r771, %r118, %r768;
	sqrt.approx.ftz.f32 	%r772, %r771;
	mul.ftz.f32 	%r773, %r770, %r770;
	mul.ftz.f32 	%r774, %r770, %r773;
	mul.ftz.f32 	%r775, %r774, %r774;
	mul.ftz.f32 	%r776, %r775, %r775;
	mul.ftz.f32 	%r777, %r772, 0f40800000;
	mul.ftz.f32 	%r778, %r766, %r776;
	mul.ftz.f32 	%r779, %r766, %r778;
	mul.ftz.f32 	%r780, %r766, %r775;
	sub.ftz.f32 	%r781, %r779, %r780;
	mul.ftz.f32 	%r230, %r777, %r781;
	mul.ftz.f32 	%r782, %r772, 0f41C00000;
	add.ftz.f32 	%r783, %r776, %r776;
	mul.ftz.f32 	%r784, %r766, %r783;
	mul.ftz.f32 	%r785, %r766, %r784;
	sub.ftz.f32 	%r786, %r785, %r780;
	mul.ftz.f32 	%r787, %r782, %r786;
	mul.ftz.f32 	%r788, %r764, %r787;
	add.s64 	%rd164, %rd4, %rd161;
	ld.global.nc.b32 	%r789, [%rd164];
	mul.ftz.f32 	%r790, %r124, %r789;
	mul.ftz.f32 	%r791, %r790, 0f3E800000;
	mul.ftz.f32 	%r231, %r764, %r791;
	add.ftz.f32 	%r792, %r231, %r231;
	fma.rn.ftz.f32 	%r1074, %r763, %r792, %r788;
	abs.ftz.f32 	%r793, %r1074;
	mul.ftz.f32 	%r233, %r761, %r793;
	setp.leu.ftz.f32 	%p72, %r233, 0f42A00000;
	@%p72 bra 	$L__BB3_83;
	mov.b32 	%r794, 0f42A00000;
	div.approx.ftz.f32 	%r795, %r794, %r233;
	mul.ftz.f32 	%r1074, %r1074, %r795;
$L__BB3_83:
	mul.ftz.f32 	%r796, %r226, %r1074;
	sub.ftz.f32 	%r1079, %r1079, %r796;
	mul.ftz.f32 	%r797, %r227, %r1074;
	sub.ftz.f32 	%r1080, %r1080, %r797;
	mul.ftz.f32 	%r798, %r228, %r1074;
	sub.ftz.f32 	%r1081, %r1081, %r798;
	setp.gt.s32 	%p73, %r223, %r113;
	add.ftz.f32 	%r799, %r231, %r230;
	add.ftz.f32 	%r800, %r1082, %r799;
	selp.f32 	%r1082, %r800, %r1082, %p73;
$L__BB3_84:
	add.s32 	%r1068, %r1068, 1;
	setp.ne.s32 	%p74, %r1068, %r217;
	@%p74 bra 	$L__BB3_75;
$L__BB3_85:
	add.s32 	%r1032, %r1032, 1;
	setp.ne.s32 	%p75, %r1032, 2;
	@%p75 bra 	$L__BB3_46;
$L__BB3_86:
	add.s32 	%r1027, %r1027, 1;
	setp.ne.s32 	%p76, %r1027, 2;
	@%p76 bra 	$L__BB3_44;
	ld.param.b32 	%r993, [simd_batch_md_step_cell_list_param_22];
	ld.param.b64 	%rd215, [simd_batch_md_step_cell_list_param_21];
	mul.lo.s32 	%r802, %r113, 3;
	mul.wide.s32 	%rd165, %r802, 4;
	add.s64 	%rd166, %rd9, %rd165;
	atom.global.add.f32 	%r803, [%rd166], %r1079;
	atom.global.add.f32 	%r804, [%rd166+4], %r1080;
	atom.global.add.f32 	%r805, [%rd166+8], %r1081;
	add.s32 	%r806, %r1025, %r993;
	cvta.to.global.u64 	%rd167, %rd215;
	mul.wide.s32 	%rd168, %r806, 8;
	add.s64 	%rd169, %rd167, %rd168;
	atom.global.add.f32 	%r807, [%rd169], %r1082;
	add.s32 	%r1026, %r1026, %r2;
	setp.lt.s32 	%p77, %r1026, %r110;
	@%p77 bra 	$L__BB3_43;
$L__BB3_88:
	add.s32 	%r1025, %r1025, 1;
	setp.ne.s32 	%p78, %r1025, %r314;
	@%p78 bra 	$L__BB3_41;
$L__BB3_89:
	ld.param.b32 	%r996, [simd_batch_md_step_cell_list_param_24];
	ld.param.b64 	%rd217, [simd_batch_md_step_cell_list_param_23];
	ld.param.b64 	%rd202, [simd_batch_md_step_cell_list_param_0];
	cvta.to.global.u64 	%rd20, %rd202;
	setp.lt.s32 	%p79, %r314, 1;
	bar.sync 	0;
	setp.eq.s64 	%p80, %rd217, 0;
	setp.leu.ftz.f32 	%p81, %r996, 0f00000000;
	or.pred 	%p82, %p80, %p81;
	or.pred 	%p83, %p82, %p79;
	@%p83 bra 	$L__BB3_97;
	ld.param.b32 	%r997, [simd_batch_md_step_cell_list_param_24];
	ld.param.b64 	%rd218, [simd_batch_md_step_cell_list_param_23];
	neg.ftz.f32 	%r257, %r997;
	cvta.to.global.u64 	%rd21, %rd218;
	mov.b32 	%r1087, 0;
$L__BB3_91:
	mul.wide.u32 	%rd170, %r1087, 64;
	add.s64 	%rd22, %rd20, %rd170;
	ld.global.nc.b32 	%r259, [%rd22+4];
	setp.ge.s32 	%p84, %r1, %r259;
	@%p84 bra 	$L__BB3_96;
	ld.global.nc.b32 	%r260, [%rd22];
	mov.b32 	%r1088, %r1;
$L__BB3_93:
	ld.param.b64 	%rd211, [simd_batch_md_step_cell_list_param_14];
	add.s32 	%r262, %r260, %r1088;
	cvta.to.global.u64 	%rd171, %rd211;
	mul.wide.s32 	%rd172, %r262, 4;
	add.s64 	%rd173, %rd171, %rd172;
	ld.global.nc.b32 	%r809, [%rd173];
	setp.leu.ftz.f32 	%p85, %r809, 0f40000000;
	@%p85 bra 	$L__BB3_95;
	mul.lo.s32 	%r810, %r262, 3;
	mul.wide.s32 	%rd174, %r810, 4;
	add.s64 	%rd175, %rd7, %rd174;
	ld.global.b32 	%r811, [%rd175];
	ld.global.b32 	%r812, [%rd175+4];
	ld.global.b32 	%r813, [%rd175+8];
	add.s64 	%rd176, %rd21, %rd174;
	ld.global.nc.b32 	%r814, [%rd176];
	ld.global.nc.b32 	%r815, [%rd176+4];
	ld.global.nc.b32 	%r816, [%rd176+8];
	sub.ftz.f32 	%r817, %r811, %r814;
	mul.ftz.f32 	%r818, %r817, %r257;
	sub.ftz.f32 	%r819, %r812, %r815;
	mul.ftz.f32 	%r820, %r819, %r257;
	sub.ftz.f32 	%r821, %r813, %r816;
	mul.ftz.f32 	%r822, %r821, %r257;
	add.s64 	%rd177, %rd9, %rd174;
	atom.global.add.f32 	%r823, [%rd177], %r818;
	atom.global.add.f32 	%r824, [%rd177+4], %r820;
	atom.global.add.f32 	%r825, [%rd177+8], %r822;
$L__BB3_95:
	add.s32 	%r1088, %r1088, %r2;
	setp.lt.s32 	%p86, %r1088, %r259;
	@%p86 bra 	$L__BB3_93;
$L__BB3_96:
	add.s32 	%r1087, %r1087, 1;
	setp.ne.s32 	%p87, %r1087, %r314;
	@%p87 bra 	$L__BB3_91;
$L__BB3_97:
	setp.lt.s32 	%p88, %r314, 1;
	bar.sync 	0;
	@%p88 bra 	$L__BB3_105;
	mov.b32 	%r1089, 0;
$L__BB3_99:
	mul.wide.u32 	%rd178, %r1089, 64;
	add.s64 	%rd23, %rd20, %rd178;
	ld.global.nc.b32 	%r266, [%rd23+4];
	setp.ge.s32 	%p89, %r1, %r266;
	@%p89 bra 	$L__BB3_104;
	ld.global.nc.b32 	%r267, [%rd23];
	mov.b32 	%r1090, %r1;
$L__BB3_101:
	add.s32 	%r827, %r267, %r1090;
	mul.lo.s32 	%r828, %r827, 3;
	mul.wide.s32 	%rd179, %r828, 4;
	add.s64 	%rd24, %rd9, %rd179;
	ld.global.b32 	%r269, [%rd24];
	ld.global.b32 	%r270, [%rd24+4];
	ld.global.b32 	%r271, [%rd24+8];
	mul.ftz.f32 	%r829, %r270, %r270;
	fma.rn.ftz.f32 	%r830, %r269, %r269, %r829;
	fma.rn.ftz.f32 	%r831, %r271, %r271, %r830;
	sqrt.approx.ftz.f32 	%r272, %r831;
	setp.leu.ftz.f32 	%p90, %r272, 0f42A00000;
	@%p90 bra 	$L__BB3_103;
	mov.b32 	%r832, 0f42A00000;
	div.approx.ftz.f32 	%r833, %r832, %r272;
	mul.ftz.f32 	%r834, %r269, %r833;
	st.global.b32 	[%rd24], %r834;
	mul.ftz.f32 	%r835, %r270, %r833;
	st.global.b32 	[%rd24+4], %r835;
	mul.ftz.f32 	%r836, %r271, %r833;
	st.global.b32 	[%rd24+8], %r836;
$L__BB3_103:
	add.s32 	%r1090, %r1090, %r2;
	setp.lt.s32 	%p91, %r1090, %r266;
	@%p91 bra 	$L__BB3_101;
$L__BB3_104:
	add.s32 	%r1089, %r1089, 1;
	setp.ne.s32 	%p92, %r1089, %r314;
	@%p92 bra 	$L__BB3_99;
$L__BB3_105:
	bar.sync 	0;
$L__BB3_106:
	ld.param.b32 	%r1005, [simd_batch_md_step_cell_list_param_29];
	ld.param.b64 	%rd212, [simd_batch_md_step_cell_list_param_14];
	ld.param.b64 	%rd204, [simd_batch_md_step_cell_list_param_3];
	ld.param.b64 	%rd203, [simd_batch_md_step_cell_list_param_0];
	cvta.to.global.u64 	%rd25, %rd203;
	cvta.to.global.u64 	%rd26, %rd212;
	cvta.to.global.u64 	%rd27, %rd204;
	setp.gt.u32 	%p93, %r1005, 1;
	@%p93 bra 	$L__BB3_116;
	setp.lt.s32 	%p94, %r314, 1;
	@%p94 bra 	$L__BB3_115;
	ld.param.b32 	%r998, [simd_batch_md_step_cell_list_param_25];
	mul.ftz.f32 	%r275, %r998, 0f3F000000;
	mov.b32 	%r1091, 0;
$L__BB3_109:
	mul.wide.u32 	%rd180, %r1091, 64;
	add.s64 	%rd28, %rd25, %rd180;
	ld.global.nc.b32 	%r277, [%rd28+4];
	setp.ge.s32 	%p95, %r1, %r277;
	@%p95 bra 	$L__BB3_114;
	ld.global.nc.b32 	%r278, [%rd28];
	mov.b32 	%r1092, %r1;
$L__BB3_111:
	add.s32 	%r838, %r278, %r1092;
	mul.lo.s32 	%r839, %r838, 3;
	mul.wide.s32 	%rd181, %r839, 4;
	add.s64 	%rd29, %rd7, %rd181;
	ld.global.b32 	%r280, [%rd29];
	ld.global.b32 	%r281, [%rd29+4];
	ld.global.b32 	%r282, [%rd29+8];
	add.s64 	%rd30, %rd27, %rd181;
	ld.global.b32 	%r840, [%rd30];
	ld.global.b32 	%r841, [%rd30+4];
	ld.global.b32 	%r842, [%rd30+8];
	add.s64 	%rd182, %rd9, %rd181;
	ld.global.b32 	%r843, [%rd182];
	ld.global.b32 	%r844, [%rd182+4];
	ld.global.b32 	%r845, [%rd182+8];
	mul.wide.s32 	%rd183, %r838, 4;
	add.s64 	%rd184, %rd26, %rd183;
	ld.global.nc.b32 	%r846, [%rd184];
	setp.gt.ftz.f32 	%p96, %r846, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r847, %r846;
	mul.ftz.f32 	%r848, %r847, 0f39DB5CB3;
	selp.f32 	%r849, %r848, 0f00000000, %p96;
	mul.ftz.f32 	%r850, %r275, %r843;
	fma.rn.ftz.f32 	%r1093, %r850, %r849, %r840;
	mul.ftz.f32 	%r851, %r275, %r844;
	fma.rn.ftz.f32 	%r1094, %r851, %r849, %r841;
	mul.ftz.f32 	%r852, %r275, %r845;
	fma.rn.ftz.f32 	%r1095, %r852, %r849, %r842;
	mul.ftz.f32 	%r853, %r1094, %r1094;
	fma.rn.ftz.f32 	%r854, %r1093, %r1093, %r853;
	fma.rn.ftz.f32 	%r855, %r1095, %r1095, %r854;
	sqrt.approx.ftz.f32 	%r286, %r855;
	setp.leu.ftz.f32 	%p97, %r286, 0f3E19999A;
	@%p97 bra 	$L__BB3_113;
	mov.b32 	%r856, 0f3E19999A;
	div.approx.ftz.f32 	%r857, %r856, %r286;
	mul.ftz.f32 	%r1093, %r1093, %r857;
	mul.ftz.f32 	%r1094, %r1094, %r857;
	mul.ftz.f32 	%r1095, %r1095, %r857;
$L__BB3_113:
	ld.param.b32 	%r999, [simd_batch_md_step_cell_list_param_25];
	fma.rn.ftz.f32 	%r858, %r999, %r1093, %r280;
	fma.rn.ftz.f32 	%r859, %r999, %r1094, %r281;
	fma.rn.ftz.f32 	%r860, %r999, %r1095, %r282;
	st.global.b32 	[%rd29], %r858;
	st.global.b32 	[%rd29+4], %r859;
	st.global.b32 	[%rd29+8], %r860;
	st.global.b32 	[%rd30], %r1093;
	st.global.b32 	[%rd30+4], %r1094;
	st.global.b32 	[%rd30+8], %r1095;
	add.s32 	%r1092, %r1092, %r2;
	setp.lt.s32 	%p98, %r1092, %r277;
	@%p98 bra 	$L__BB3_111;
$L__BB3_114:
	add.s32 	%r1091, %r1091, 1;
	setp.ne.s32 	%p99, %r1091, %r314;
	@%p99 bra 	$L__BB3_109;
$L__BB3_115:
	bar.sync 	0;
$L__BB3_116:
	ld.param.b32 	%r1006, [simd_batch_md_step_cell_list_param_29];
	and.b32 	%r861, %r1006, -3;
	setp.ne.s32 	%p100, %r861, 0;
	@%p100 bra 	$L__BB3_130;
	setp.lt.s32 	%p101, %r314, 1;
	@%p101 bra 	$L__BB3_129;
	ld.param.b32 	%r1004, [simd_batch_md_step_cell_list_param_28];
	ld.param.b32 	%r1003, [simd_batch_md_step_cell_list_param_27];
	ld.param.b32 	%r1001, [simd_batch_md_step_cell_list_param_26];
	ld.param.b32 	%r1000, [simd_batch_md_step_cell_list_param_25];
	ld.param.b64 	%rd216, [simd_batch_md_step_cell_list_param_21];
	cvta.to.global.u64 	%rd31, %rd216;
	mul.ftz.f32 	%r295, %r1000, 0f3F000000;
	setp.gt.ftz.f32 	%p102, %r1003, 0f2EDBE6FF;
	setp.gt.ftz.f32 	%p103, %r1001, 0f00000000;
	and.pred 	%p104, %p103, %p102;
	neg.ftz.f32 	%r862, %r1003;
	mul.ftz.f32 	%r296, %r1000, %r862;
	mul.lo.s32 	%r297, %r1004, -1640531527;
	@%p104 bra 	$L__BB3_124;
	mov.b32 	%r1098, 0;
$L__BB3_120:
	mul.wide.u32 	%rd185, %r1098, 64;
	add.s64 	%rd34, %rd25, %rd185;
	ld.global.nc.b32 	%r309, [%rd34+4];
	setp.ge.s32 	%p105, %r1, %r309;
	@%p105 bra 	$L__BB3_123;
	ld.param.b32 	%r994, [simd_batch_md_step_cell_list_param_22];
	ld.global.nc.b32 	%r310, [%rd34];
	add.s32 	%r864, %r1098, %r994;
	mul.wide.s32 	%rd186, %r864, 8;
	add.s64 	%rd187, %rd31, %rd186;
	add.s64 	%rd35, %rd187, 4;
	mov.b32 	%r1099, %r1;
$L__BB3_122:
	add.s32 	%r865, %r310, %r1099;
	mul.lo.s32 	%r866, %r865, 3;
	mul.wide.s32 	%rd188, %r866, 4;
	add.s64 	%rd189, %rd27, %rd188;
	ld.global.b32 	%r867, [%rd189];
	ld.global.b32 	%r868, [%rd189+4];
	ld.global.b32 	%r869, [%rd189+8];
	add.s64 	%rd190, %rd9, %rd188;
	ld.global.b32 	%r870, [%rd190];
	ld.global.b32 	%r871, [%rd190+4];
	ld.global.b32 	%r872, [%rd190+8];
	mul.wide.s32 	%rd191, %r865, 4;
	add.s64 	%rd192, %rd26, %rd191;
	ld.global.nc.b32 	%r873, [%rd192];
	setp.gt.ftz.f32 	%p106, %r873, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r874, %r873;
	mul.ftz.f32 	%r875, %r874, 0f39DB5CB3;
	selp.f32 	%r876, %r875, 0f00000000, %p106;
	mul.ftz.f32 	%r877, %r295, %r870;
	fma.rn.ftz.f32 	%r878, %r877, %r876, %r867;
	mul.ftz.f32 	%r879, %r295, %r871;
	fma.rn.ftz.f32 	%r880, %r879, %r876, %r868;
	mul.ftz.f32 	%r881, %r295, %r872;
	fma.rn.ftz.f32 	%r882, %r881, %r876, %r869;
	mul.ftz.f32 	%r883, %r880, %r880;
	fma.rn.ftz.f32 	%r884, %r878, %r878, %r883;
	fma.rn.ftz.f32 	%r885, %r882, %r882, %r884;
	sqrt.approx.ftz.f32 	%r886, %r885;
	mul.ftz.f32 	%r887, %r873, 0f3F000000;
	mul.ftz.f32 	%r888, %r887, %r886;
	mul.ftz.f32 	%r889, %r886, %r888;
	mov.b32 	%r890, 0f39DB5CB3;
	div.approx.ftz.f32 	%r891, %r889, %r890;
	st.global.b32 	[%rd189], %r878;
	st.global.b32 	[%rd189+4], %r880;
	st.global.b32 	[%rd189+8], %r882;
	atom.global.add.f32 	%r892, [%rd35], %r891;
	add.s32 	%r1099, %r1099, %r2;
	setp.lt.s32 	%p107, %r1099, %r309;
	@%p107 bra 	$L__BB3_122;
$L__BB3_123:
	add.s32 	%r1098, %r1098, 1;
	setp.ne.s32 	%p108, %r1098, %r314;
	@%p108 bra 	$L__BB3_120;
	bra.uni 	$L__BB3_129;
$L__BB3_124:
	add.s32 	%r298, %r297, -1265770134;
	mul.ftz.f32 	%r299, %r296, 0f3FB8AA3B;
	mov.b32 	%r1096, 0;
	ex2.approx.ftz.f32 	%r303, %r299;
$L__BB3_125:
	mul.wide.u32 	%rd193, %r1096, 64;
	add.s64 	%rd32, %rd25, %rd193;
	ld.global.nc.b32 	%r301, [%rd32+4];
	setp.ge.s32 	%p109, %r1, %r301;
	@%p109 bra 	$L__BB3_128;
	ld.param.b32 	%r1002, [simd_batch_md_step_cell_list_param_26];
	ld.param.b32 	%r995, [simd_batch_md_step_cell_list_param_22];
	ld.global.nc.b32 	%r302, [%rd32];
	add.s32 	%r894, %r1096, %r995;
	mul.wide.s32 	%rd194, %r894, 8;
	add.s64 	%rd195, %rd31, %rd194;
	add.s64 	%rd33, %rd195, 4;
	mul.ftz.f32 	%r895, %r303, %r303;
	mov.b32 	%r896, 0f3F800000;
	sub.ftz.f32 	%r897, %r896, %r895;
	mul.ftz.f32 	%r898, %r897, 0f3B023BC0;
	mul.ftz.f32 	%r899, %r1002, %r898;
	mul.ftz.f32 	%r304, %r899, 0f39DB5CB3;
	mov.b32 	%r1097, %r1;
$L__BB3_127:
	add.s32 	%r900, %r302, %r1097;
	mul.lo.s32 	%r901, %r900, 3;
	mul.wide.s32 	%rd196, %r901, 4;
	add.s64 	%rd197, %rd27, %rd196;
	ld.global.b32 	%r902, [%rd197];
	ld.global.b32 	%r903, [%rd197+4];
	ld.global.b32 	%r904, [%rd197+8];
	add.s64 	%rd198, %rd9, %rd196;
	ld.global.b32 	%r905, [%rd198];
	ld.global.b32 	%r906, [%rd198+4];
	ld.global.b32 	%r907, [%rd198+8];
	mul.wide.s32 	%rd199, %r900, 4;
	add.s64 	%rd200, %rd26, %rd199;
	ld.global.nc.b32 	%r908, [%rd200];
	setp.gt.ftz.f32 	%p110, %r908, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r909, %r908;
	selp.f32 	%r910, %r909, 0f00000000, %p110;
	mul.ftz.f32 	%r911, %r910, 0f39DB5CB3;
	mul.ftz.f32 	%r912, %r295, %r905;
	fma.rn.ftz.f32 	%r913, %r912, %r911, %r902;
	mul.ftz.f32 	%r914, %r295, %r906;
	fma.rn.ftz.f32 	%r915, %r914, %r911, %r903;
	mul.ftz.f32 	%r916, %r295, %r907;
	fma.rn.ftz.f32 	%r917, %r916, %r911, %r904;
	mul.ftz.f32 	%r918, %r910, %r304;
	sqrt.approx.ftz.f32 	%r919, %r918;
	mul.ftz.f32 	%r920, %r919, 0f3F983127;
	mad.lo.s32 	%r921, %r900, 1664525, %r298;
	shr.u32 	%r922, %r921, 17;
	xor.b32 	%r923, %r922, %r921;
	shl.b32 	%r924, %r923, 13;
	xor.b32 	%r925, %r924, %r923;
	shr.u32 	%r926, %r925, 5;
	xor.b32 	%r927, %r926, %r925;
	cvt.rn.f32.u32 	%r928, %r927;
	mov.b32 	%r929, 0f4F800000;
	div.approx.ftz.f32 	%r930, %r928, %r929;
	max.ftz.f32 	%r931, %r930, 0f2EDBE6FF;
	shr.u32 	%r932, %r927, 17;
	xor.b32 	%r933, %r932, %r927;
	shl.b32 	%r934, %r933, 13;
	xor.b32 	%r935, %r934, %r933;
	shr.u32 	%r936, %r935, 5;
	xor.b32 	%r937, %r936, %r935;
	cvt.rn.f32.u32 	%r938, %r937;
	div.approx.ftz.f32 	%r939, %r938, %r929;
	shr.u32 	%r940, %r937, 17;
	xor.b32 	%r941, %r940, %r937;
	shl.b32 	%r942, %r941, 13;
	xor.b32 	%r943, %r942, %r941;
	shr.u32 	%r944, %r943, 5;
	xor.b32 	%r945, %r944, %r943;
	cvt.rn.f32.u32 	%r946, %r945;
	div.approx.ftz.f32 	%r947, %r946, %r929;
	max.ftz.f32 	%r948, %r947, 0f2EDBE6FF;
	shr.u32 	%r949, %r945, 17;
	xor.b32 	%r950, %r949, %r945;
	shl.b32 	%r951, %r950, 13;
	xor.b32 	%r952, %r951, %r950;
	shr.u32 	%r953, %r952, 5;
	xor.b32 	%r954, %r953, %r952;
	cvt.rn.f32.u32 	%r955, %r954;
	div.approx.ftz.f32 	%r956, %r955, %r929;
	lg2.approx.ftz.f32 	%r957, %r931;
	mul.ftz.f32 	%r958, %r957, 0f3F317218;
	mul.ftz.f32 	%r959, %r958, 0fC0000000;
	sqrt.approx.ftz.f32 	%r960, %r959;
	lg2.approx.ftz.f32 	%r961, %r948;
	mul.ftz.f32 	%r962, %r961, 0f3F317218;
	mul.ftz.f32 	%r963, %r962, 0fC0000000;
	sqrt.approx.ftz.f32 	%r964, %r963;
	mul.ftz.f32 	%r965, %r939, 0f40C90FDB;
	cos.approx.ftz.f32 	%r966, %r965;
	mul.ftz.f32 	%r967, %r960, %r966;
	sin.approx.ftz.f32 	%r968, %r965;
	mul.ftz.f32 	%r969, %r960, %r968;
	mul.ftz.f32 	%r970, %r956, 0f40C90FDB;
	cos.approx.ftz.f32 	%r971, %r970;
	mul.ftz.f32 	%r972, %r964, %r971;
	mul.ftz.f32 	%r973, %r920, %r967;
	fma.rn.ftz.f32 	%r974, %r913, %r303, %r973;
	mul.ftz.f32 	%r975, %r920, %r969;
	fma.rn.ftz.f32 	%r976, %r915, %r303, %r975;
	mul.ftz.f32 	%r977, %r920, %r972;
	fma.rn.ftz.f32 	%r978, %r917, %r303, %r977;
	mul.ftz.f32 	%r979, %r976, %r976;
	fma.rn.ftz.f32 	%r980, %r974, %r974, %r979;
	fma.rn.ftz.f32 	%r981, %r978, %r978, %r980;
	sqrt.approx.ftz.f32 	%r982, %r981;
	mul.ftz.f32 	%r983, %r908, 0f3F000000;
	mul.ftz.f32 	%r984, %r983, %r982;
	mul.ftz.f32 	%r985, %r982, %r984;
	mov.b32 	%r986, 0f39DB5CB3;
	div.approx.ftz.f32 	%r987, %r985, %r986;
	st.global.b32 	[%rd197], %r974;
	st.global.b32 	[%rd197+4], %r976;
	st.global.b32 	[%rd197+8], %r978;
	atom.global.add.f32 	%r988, [%rd33], %r987;
	add.s32 	%r1097, %r1097, %r2;
	setp.lt.s32 	%p111, %r1097, %r301;
	@%p111 bra 	$L__BB3_127;
$L__BB3_128:
	add.s32 	%r1096, %r1096, 1;
	setp.eq.s32 	%p112, %r1096, %r314;
	@%p112 bra 	$L__BB3_129;
	bra.uni 	$L__BB3_125;
$L__BB3_129:
	bar.sync 	0;
$L__BB3_130:
	ret;

}
	// .globl	simd_batch_init_velocities
.visible .entry simd_batch_init_velocities(
	.param .u64 .ptr .align 1 simd_batch_init_velocities_param_0,
	.param .u32 simd_batch_init_velocities_param_1,
	.param .u64 .ptr .align 1 simd_batch_init_velocities_param_2,
	.param .u64 .ptr .align 1 simd_batch_init_velocities_param_3,
	.param .f32 simd_batch_init_velocities_param_4,
	.param .u32 simd_batch_init_velocities_param_5
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<67>;
	.reg .b64 	%rd<15>;

	ld.param.b64 	%rd5, [simd_batch_init_velocities_param_0];
	ld.param.b32 	%r14, [simd_batch_init_velocities_param_1];
	ld.param.b64 	%rd7, [simd_batch_init_velocities_param_2];
	ld.param.b64 	%rd6, [simd_batch_init_velocities_param_3];
	ld.param.b32 	%r15, [simd_batch_init_velocities_param_4];
	ld.param.b32 	%r16, [simd_batch_init_velocities_param_5];
	cvta.to.global.u64 	%rd1, %rd7;
	mov.u32 	%r17, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r2, %r17, %r1, %r18;
	setp.lt.s32 	%p1, %r14, 1;
	@%p1 bra 	$L__BB4_9;
	mul.ftz.f32 	%r20, %r15, 0f3B023BC0;
	mul.ftz.f32 	%r3, %r20, 0f39DB5CB3;
	mov.u32 	%r21, %nctaid.x;
	mul.lo.s32 	%r4, %r1, %r21;
	cvta.to.global.u64 	%rd2, %rd5;
	cvta.to.global.u64 	%rd3, %rd6;
	mov.b32 	%r65, 0;
$L__BB4_2:
	mul.wide.u32 	%rd8, %r65, 64;
	add.s64 	%rd4, %rd2, %rd8;
	ld.global.nc.b32 	%r6, [%rd4+4];
	setp.ge.s32 	%p2, %r2, %r6;
	@%p2 bra 	$L__BB4_8;
	ld.global.nc.b32 	%r7, [%rd4];
	mad.lo.s32 	%r8, %r65, 1013904223, %r16;
	mov.b32 	%r66, %r2;
$L__BB4_4:
	add.s32 	%r10, %r7, %r66;
	mul.wide.s32 	%rd9, %r10, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.b32 	%r11, [%rd10];
	setp.geu.ftz.f32 	%p3, %r11, 0f3DCCCCCD;
	@%p3 bra 	$L__BB4_6;
	mul.lo.s32 	%r64, %r10, 3;
	mul.wide.s32 	%rd13, %r64, 4;
	add.s64 	%rd14, %rd1, %rd13;
	st.global.b32 	[%rd14], 0;
	st.global.b32 	[%rd14+4], 0;
	st.global.b32 	[%rd14+8], 0;
	bra.uni 	$L__BB4_7;
$L__BB4_6:
	div.approx.ftz.f32 	%r22, %r3, %r11;
	sqrt.approx.ftz.f32 	%r23, %r22;
	mad.lo.s32 	%r24, %r10, 1664525, %r8;
	mad.lo.s32 	%r25, %r24, 1664525, 1013904223;
	and.b32 	%r26, %r25, 16777215;
	cvt.rn.f32.u32 	%r27, %r26;
	mov.b32 	%r28, 0f4B800000;
	div.approx.ftz.f32 	%r29, %r27, %r28;
	mad.lo.s32 	%r30, %r24, 389569705, 1196435762;
	and.b32 	%r31, %r30, 16777215;
	cvt.rn.f32.u32 	%r32, %r31;
	div.approx.ftz.f32 	%r33, %r32, %r28;
	mad.lo.s32 	%r34, %r24, -1354167659, -775096599;
	and.b32 	%r35, %r34, 16777215;
	cvt.rn.f32.u32 	%r36, %r35;
	div.approx.ftz.f32 	%r37, %r36, %r28;
	mad.lo.s32 	%r38, %r24, 158984081, 1861833524;
	and.b32 	%r39, %r38, 16777215;
	cvt.rn.f32.u32 	%r40, %r39;
	div.approx.ftz.f32 	%r41, %r40, %r28;
	max.ftz.f32 	%r42, %r29, 0f2EDBE6FF;
	max.ftz.f32 	%r43, %r37, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r44, %r42;
	mul.ftz.f32 	%r45, %r44, 0f3F317218;
	mul.ftz.f32 	%r46, %r45, 0fC0000000;
	sqrt.approx.ftz.f32 	%r47, %r46;
	mul.ftz.f32 	%r48, %r33, 0f40C90FDB;
	cos.approx.ftz.f32 	%r49, %r48;
	mul.ftz.f32 	%r50, %r47, %r49;
	sin.approx.ftz.f32 	%r51, %r48;
	mul.ftz.f32 	%r52, %r47, %r51;
	lg2.approx.ftz.f32 	%r53, %r43;
	mul.ftz.f32 	%r54, %r53, 0f3F317218;
	mul.ftz.f32 	%r55, %r54, 0fC0000000;
	sqrt.approx.ftz.f32 	%r56, %r55;
	mul.ftz.f32 	%r57, %r41, 0f40C90FDB;
	cos.approx.ftz.f32 	%r58, %r57;
	mul.ftz.f32 	%r59, %r56, %r58;
	mul.ftz.f32 	%r60, %r23, %r50;
	mul.lo.s32 	%r61, %r10, 3;
	mul.wide.s32 	%rd11, %r61, 4;
	add.s64 	%rd12, %rd1, %rd11;
	st.global.b32 	[%rd12], %r60;
	mul.ftz.f32 	%r62, %r23, %r52;
	st.global.b32 	[%rd12+4], %r62;
	mul.ftz.f32 	%r63, %r23, %r59;
	st.global.b32 	[%rd12+8], %r63;
$L__BB4_7:
	add.s32 	%r66, %r66, %r4;
	setp.lt.s32 	%p4, %r66, %r6;
	@%p4 bra 	$L__BB4_4;
$L__BB4_8:
	add.s32 	%r65, %r65, 1;
	setp.ne.s32 	%p5, %r65, %r14;
	@%p5 bra 	$L__BB4_2;
$L__BB4_9:
	ret;

}
	// .globl	simd_batch_minimize_step
.visible .entry simd_batch_minimize_step(
	.param .u64 .ptr .align 1 simd_batch_minimize_step_param_0,
	.param .u32 simd_batch_minimize_step_param_1,
	.param .u64 .ptr .align 1 simd_batch_minimize_step_param_2,
	.param .u64 .ptr .align 1 simd_batch_minimize_step_param_3,
	.param .f32 simd_batch_minimize_step_param_4
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<12>;

	ld.param.b64 	%rd5, [simd_batch_minimize_step_param_0];
	ld.param.b32 	%r12, [simd_batch_minimize_step_param_1];
	ld.param.b64 	%rd6, [simd_batch_minimize_step_param_2];
	ld.param.b64 	%rd7, [simd_batch_minimize_step_param_3];
	ld.param.b32 	%r13, [simd_batch_minimize_step_param_4];
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r14, %r15, %r16;
	mov.u32 	%r17, %nctaid.x;
	mul.lo.s32 	%r2, %r15, %r17;
	setp.lt.s32 	%p1, %r12, 1;
	@%p1 bra 	$L__BB5_6;
	mul.lo.s32 	%r3, %r2, 3;
	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd7;
	cvta.to.global.u64 	%rd3, %rd6;
	mov.b32 	%r30, 0;
$L__BB5_2:
	mul.wide.u32 	%rd8, %r30, 64;
	add.s64 	%rd4, %rd1, %rd8;
	ld.global.nc.b32 	%r5, [%rd4+4];
	setp.ge.s32 	%p2, %r1, %r5;
	@%p2 bra 	$L__BB5_5;
	ld.global.nc.b32 	%r19, [%rd4];
	add.s32 	%r20, %r1, %r19;
	mul.lo.s32 	%r31, %r20, 3;
	mov.b32 	%r32, %r1;
$L__BB5_4:
	mul.wide.s32 	%rd9, %r31, 4;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.nc.b32 	%r21, [%rd10];
	ld.global.nc.b32 	%r22, [%rd10+4];
	ld.global.nc.b32 	%r23, [%rd10+8];
	add.s64 	%rd11, %rd3, %rd9;
	ld.global.b32 	%r24, [%rd11];
	fma.rn.ftz.f32 	%r25, %r13, %r21, %r24;
	st.global.b32 	[%rd11], %r25;
	ld.global.b32 	%r26, [%rd11+4];
	fma.rn.ftz.f32 	%r27, %r13, %r22, %r26;
	st.global.b32 	[%rd11+4], %r27;
	ld.global.b32 	%r28, [%rd11+8];
	fma.rn.ftz.f32 	%r29, %r13, %r23, %r28;
	st.global.b32 	[%rd11+8], %r29;
	add.s32 	%r32, %r32, %r2;
	add.s32 	%r31, %r31, %r3;
	setp.lt.s32 	%p3, %r32, %r5;
	@%p3 bra 	$L__BB5_4;
$L__BB5_5:
	add.s32 	%r30, %r30, 1;
	setp.ne.s32 	%p4, %r30, %r12;
	@%p4 bra 	$L__BB5_2;
$L__BB5_6:
	ret;

}
	// .globl	simd_batch_apply_offsets
.visible .entry simd_batch_apply_offsets(
	.param .u64 .ptr .align 1 simd_batch_apply_offsets_param_0,
	.param .u32 simd_batch_apply_offsets_param_1,
	.param .u64 .ptr .align 1 simd_batch_apply_offsets_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<9>;

	ld.param.b64 	%rd4, [simd_batch_apply_offsets_param_0];
	ld.param.b32 	%r15, [simd_batch_apply_offsets_param_1];
	ld.param.b64 	%rd5, [simd_batch_apply_offsets_param_2];
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r17, %ntid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r1, %r16, %r17, %r18;
	mov.u32 	%r19, %nctaid.x;
	mul.lo.s32 	%r2, %r17, %r19;
	setp.lt.s32 	%p1, %r15, 1;
	@%p1 bra 	$L__BB6_6;
	mul.lo.s32 	%r3, %r2, 3;
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.b32 	%r29, 0;
$L__BB6_2:
	mul.wide.u32 	%rd6, %r29, 64;
	add.s64 	%rd3, %rd1, %rd6;
	ld.global.nc.b32 	%r5, [%rd3+4];
	setp.ge.s32 	%p2, %r1, %r5;
	@%p2 bra 	$L__BB6_5;
	ld.global.nc.b32 	%r21, [%rd3];
	ld.global.nc.v2.b32 	{%r6, %r7}, [%rd3+40];
	ld.global.nc.b32 	%r8, [%rd3+48];
	add.s32 	%r22, %r1, %r21;
	mul.lo.s32 	%r30, %r22, 3;
	mov.b32 	%r31, %r1;
$L__BB6_4:
	mul.wide.s32 	%rd7, %r30, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.b32 	%r23, [%rd8];
	add.ftz.f32 	%r24, %r6, %r23;
	st.global.b32 	[%rd8], %r24;
	ld.global.b32 	%r25, [%rd8+4];
	add.ftz.f32 	%r26, %r7, %r25;
	st.global.b32 	[%rd8+4], %r26;
	ld.global.b32 	%r27, [%rd8+8];
	add.ftz.f32 	%r28, %r8, %r27;
	st.global.b32 	[%rd8+8], %r28;
	add.s32 	%r31, %r31, %r2;
	add.s32 	%r30, %r30, %r3;
	setp.lt.s32 	%p3, %r31, %r5;
	@%p3 bra 	$L__BB6_4;
$L__BB6_5:
	add.s32 	%r29, %r29, 1;
	setp.ne.s32 	%p4, %r29, %r15;
	@%p4 bra 	$L__BB6_2;
$L__BB6_6:
	ret;

}
	// .globl	simd_batch_remove_offsets
.visible .entry simd_batch_remove_offsets(
	.param .u64 .ptr .align 1 simd_batch_remove_offsets_param_0,
	.param .u32 simd_batch_remove_offsets_param_1,
	.param .u64 .ptr .align 1 simd_batch_remove_offsets_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<9>;

	ld.param.b64 	%rd4, [simd_batch_remove_offsets_param_0];
	ld.param.b32 	%r15, [simd_batch_remove_offsets_param_1];
	ld.param.b64 	%rd5, [simd_batch_remove_offsets_param_2];
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r17, %ntid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r1, %r16, %r17, %r18;
	mov.u32 	%r19, %nctaid.x;
	mul.lo.s32 	%r2, %r17, %r19;
	setp.lt.s32 	%p1, %r15, 1;
	@%p1 bra 	$L__BB7_6;
	mul.lo.s32 	%r3, %r2, 3;
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.b32 	%r29, 0;
$L__BB7_2:
	mul.wide.u32 	%rd6, %r29, 64;
	add.s64 	%rd3, %rd1, %rd6;
	ld.global.nc.b32 	%r5, [%rd3+4];
	setp.ge.s32 	%p2, %r1, %r5;
	@%p2 bra 	$L__BB7_5;
	ld.global.nc.b32 	%r21, [%rd3];
	ld.global.nc.v2.b32 	{%r6, %r7}, [%rd3+40];
	ld.global.nc.b32 	%r8, [%rd3+48];
	add.s32 	%r22, %r1, %r21;
	mul.lo.s32 	%r30, %r22, 3;
	mov.b32 	%r31, %r1;
$L__BB7_4:
	mul.wide.s32 	%rd7, %r30, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.b32 	%r23, [%rd8];
	sub.ftz.f32 	%r24, %r23, %r6;
	st.global.b32 	[%rd8], %r24;
	ld.global.b32 	%r25, [%rd8+4];
	sub.ftz.f32 	%r26, %r25, %r7;
	st.global.b32 	[%rd8+4], %r26;
	ld.global.b32 	%r27, [%rd8+8];
	sub.ftz.f32 	%r28, %r27, %r8;
	st.global.b32 	[%rd8+8], %r28;
	add.s32 	%r31, %r31, %r2;
	add.s32 	%r30, %r30, %r3;
	setp.lt.s32 	%p3, %r31, %r5;
	@%p3 bra 	$L__BB7_4;
$L__BB7_5:
	add.s32 	%r29, %r29, 1;
	setp.ne.s32 	%p4, %r29, %r15;
	@%p4 bra 	$L__BB7_2;
$L__BB7_6:
	ret;

}
	// .globl	simd_batch_md_step_deterministic
.visible .entry simd_batch_md_step_deterministic(
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_0,
	.param .u32 simd_batch_md_step_deterministic_param_1,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_2,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_3,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_4,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_5,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_6,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_7,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_8,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_9,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_10,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_11,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_12,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_13,
	.param .u32 simd_batch_md_step_deterministic_param_14,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_15,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_16,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_17,
	.param .u32 simd_batch_md_step_deterministic_param_18,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_19,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_20,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_21,
	.param .u32 simd_batch_md_step_deterministic_param_22,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_23,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_24,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_25,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_26,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_27,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_28,
	.param .u32 simd_batch_md_step_deterministic_param_29,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_30,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_31,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_32,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_33,
	.param .u32 simd_batch_md_step_deterministic_param_34,
	.param .u64 .ptr .align 1 simd_batch_md_step_deterministic_param_35,
	.param .f32 simd_batch_md_step_deterministic_param_36,
	.param .f32 simd_batch_md_step_deterministic_param_37,
	.param .f32 simd_batch_md_step_deterministic_param_38,
	.param .f32 simd_batch_md_step_deterministic_param_39,
	.param .u32 simd_batch_md_step_deterministic_param_40,
	.param .u32 simd_batch_md_step_deterministic_param_41
)
.maxntid 256
.minnctapersm 4
{
	.reg .pred 	%p<130>;
	.reg .b32 	%r<1348>;
	.reg .b64 	%rd<263>;

	ld.param.b64 	%rd46, [simd_batch_md_step_deterministic_param_0];
	ld.param.b64 	%rd67, [simd_batch_md_step_deterministic_param_2];
	ld.param.b64 	%rd48, [simd_batch_md_step_deterministic_param_4];
	ld.param.b64 	%rd68, [simd_batch_md_step_deterministic_param_5];
	ld.param.b64 	%rd69, [simd_batch_md_step_deterministic_param_6];
	ld.param.b64 	%rd70, [simd_batch_md_step_deterministic_param_23];
	ld.param.b64 	%rd71, [simd_batch_md_step_deterministic_param_24];
	ld.param.b64 	%rd72, [simd_batch_md_step_deterministic_param_25];
	ld.param.b64 	%rd73, [simd_batch_md_step_deterministic_param_27];
	ld.param.b64 	%rd74, [simd_batch_md_step_deterministic_param_30];
	ld.param.b64 	%rd75, [simd_batch_md_step_deterministic_param_31];
	ld.param.b32 	%r446, [simd_batch_md_step_deterministic_param_41];
	cvta.to.global.u64 	%rd1, %rd69;
	cvta.to.global.u64 	%rd2, %rd68;
	cvta.to.global.u64 	%rd3, %rd73;
	cvta.to.global.u64 	%rd4, %rd74;
	cvta.to.global.u64 	%rd5, %rd75;
	cvta.to.global.u64 	%rd6, %rd72;
	cvta.to.global.u64 	%rd7, %rd71;
	cvta.to.global.u64 	%rd8, %rd70;
	cvta.to.global.u64 	%rd9, %rd67;
	cvta.to.global.u64 	%rd10, %rd48;
	cvta.to.global.u64 	%rd11, %rd46;
	mov.u32 	%r447, %ctaid.x;
	mov.u32 	%r448, %ntid.x;
	mov.u32 	%r449, %tid.x;
	mad.lo.s32 	%r1, %r447, %r448, %r449;
	mov.u32 	%r450, %nctaid.x;
	mul.lo.s32 	%r2, %r448, %r450;
	setp.gt.u32 	%p2, %r446, 2;
	@%p2 bra 	$L__BB8_122;
	ld.param.b32 	%r1165, [simd_batch_md_step_deterministic_param_1];
	setp.lt.s32 	%p3, %r1165, 1;
	@%p3 bra 	$L__BB8_7;
	mov.b32 	%r1200, 0;
$L__BB8_3:
	mul.wide.u32 	%rd76, %r1200, 64;
	add.s64 	%rd12, %rd11, %rd76;
	ld.global.nc.b32 	%r4, [%rd12+4];
	setp.ge.s32 	%p4, %r1, %r4;
	@%p4 bra 	$L__BB8_6;
	ld.global.nc.b32 	%r5, [%rd12];
	mov.b32 	%r1201, %r1;
$L__BB8_5:
	add.s32 	%r452, %r5, %r1201;
	mul.lo.s32 	%r453, %r452, 3;
	mul.wide.s32 	%rd77, %r453, 4;
	add.s64 	%rd78, %rd10, %rd77;
	st.global.b32 	[%rd78], 0;
	st.global.b32 	[%rd78+4], 0;
	st.global.b32 	[%rd78+8], 0;
	add.s32 	%r1201, %r1201, %r2;
	setp.lt.s32 	%p5, %r1201, %r4;
	@%p5 bra 	$L__BB8_5;
$L__BB8_6:
	ld.param.b32 	%r1166, [simd_batch_md_step_deterministic_param_1];
	add.s32 	%r1200, %r1200, 1;
	setp.ne.s32 	%p6, %r1200, %r1166;
	@%p6 bra 	$L__BB8_3;
$L__BB8_7:
	ld.param.b32 	%r1167, [simd_batch_md_step_deterministic_param_1];
	setp.lt.s32 	%p7, %r1167, 1;
	bar.sync 	0;
	@%p7 bra 	$L__BB8_54;
	ld.param.b64 	%rd253, [simd_batch_md_step_deterministic_param_21];
	ld.param.b64 	%rd251, [simd_batch_md_step_deterministic_param_19];
	ld.param.b64 	%rd250, [simd_batch_md_step_deterministic_param_17];
	ld.param.b64 	%rd248, [simd_batch_md_step_deterministic_param_15];
	ld.param.b64 	%rd240, [simd_batch_md_step_deterministic_param_8];
	ld.param.b64 	%rd239, [simd_batch_md_step_deterministic_param_7];
	cvta.to.global.u64 	%rd13, %rd251;
	cvta.to.global.u64 	%rd14, %rd253;
	cvta.to.global.u64 	%rd15, %rd248;
	cvta.to.global.u64 	%rd16, %rd250;
	cvta.to.global.u64 	%rd17, %rd239;
	cvta.to.global.u64 	%rd18, %rd240;
	mov.b32 	%r1202, 0;
$L__BB8_9:
	ld.param.b64 	%rd230, [simd_batch_md_step_deterministic_param_0];
	cvta.to.global.u64 	%rd79, %rd230;
	mul.wide.u32 	%rd80, %r1202, 64;
	add.s64 	%rd19, %rd79, %rd80;
	ld.global.nc.b32 	%r10, [%rd19+4];
	setp.ge.s32 	%p8, %r1, %r10;
	@%p8 bra 	$L__BB8_53;
	ld.global.nc.b32 	%r11, [%rd19];
	mov.b32 	%r1203, %r1;
$L__BB8_11:
	ld.param.b64 	%rd245, [simd_batch_md_step_deterministic_param_12];
	add.s32 	%r13, %r11, %r1203;
	cvta.to.global.u64 	%rd81, %rd245;
	mul.wide.s32 	%rd82, %r13, 4;
	add.s64 	%rd83, %rd81, %rd82;
	ld.global.nc.b32 	%r14, [%rd83];
	setp.lt.s32 	%p9, %r14, 1;
	mov.b32 	%r1252, 0f00000000;
	mov.b32 	%r1253, %r1252;
	mov.b32 	%r1254, %r1252;
	mov.b32 	%r1255, %r1252;
	@%p9 bra 	$L__BB8_29;
	mul.lo.s32 	%r459, %r13, 3;
	mul.wide.s32 	%rd84, %r459, 4;
	add.s64 	%rd85, %rd9, %rd84;
	ld.global.b32 	%r15, [%rd85];
	ld.global.b32 	%r16, [%rd85+4];
	ld.global.b32 	%r17, [%rd85+8];
	setp.eq.s32 	%p10, %r14, 1;
	mov.b32 	%r1255, 0f00000000;
	mov.b32 	%r1223, 0;
	mov.b32 	%r1254, %r1255;
	mov.b32 	%r1253, %r1255;
	mov.b32 	%r1252, %r1255;
	@%p10 bra 	$L__BB8_23;
	mov.b32 	%r1255, 0f00000000;
	mov.b32 	%r1204, 0;
$L__BB8_14:
	ld.param.b32 	%r1180, [simd_batch_md_step_deterministic_param_14];
	ld.param.b64 	%rd246, [simd_batch_md_step_deterministic_param_13];
	ld.param.b64 	%rd243, [simd_batch_md_step_deterministic_param_11];
	mad.lo.s32 	%r467, %r13, %r1180, %r1204;
	cvta.to.global.u64 	%rd86, %rd243;
	mul.wide.s32 	%rd87, %r467, 4;
	add.s64 	%rd20, %rd86, %rd87;
	ld.global.nc.b32 	%r468, [%rd20];
	cvta.to.global.u64 	%rd88, %rd246;
	add.s64 	%rd21, %rd88, %rd87;
	ld.global.nc.b32 	%r23, [%rd21];
	shl.b32 	%r469, %r468, 1;
	mul.wide.s32 	%rd89, %r469, 4;
	add.s64 	%rd90, %rd2, %rd89;
	ld.global.nc.b32 	%r470, [%rd90];
	ld.global.nc.b32 	%r471, [%rd90+4];
	setp.eq.s32 	%p11, %r23, 0;
	selp.b32 	%r472, %r471, %r470, %p11;
	add.s64 	%rd22, %rd1, %rd89;
	ld.global.nc.b32 	%r24, [%rd22];
	mul.lo.s32 	%r473, %r472, 3;
	mul.wide.s32 	%rd91, %r473, 4;
	add.s64 	%rd92, %rd9, %rd91;
	ld.global.b32 	%r474, [%rd92];
	ld.global.b32 	%r475, [%rd92+4];
	ld.global.b32 	%r476, [%rd92+8];
	sub.ftz.f32 	%r25, %r474, %r15;
	sub.ftz.f32 	%r26, %r475, %r16;
	sub.ftz.f32 	%r27, %r476, %r17;
	mul.ftz.f32 	%r477, %r26, %r26;
	fma.rn.ftz.f32 	%r478, %r25, %r25, %r477;
	fma.rn.ftz.f32 	%r479, %r27, %r27, %r478;
	sqrt.approx.ftz.f32 	%r28, %r479;
	setp.lt.ftz.f32 	%p12, %r28, 0f322BCC77;
	mov.b32 	%r1210, 0f00000000;
	mov.b32 	%r1211, %r1210;
	mov.b32 	%r1212, %r1210;
	mov.b32 	%r1213, %r1210;
	@%p12 bra 	$L__BB8_18;
	ld.global.nc.b32 	%r480, [%rd22+4];
	sub.ftz.f32 	%r29, %r28, %r480;
	neg.ftz.f32 	%r481, %r24;
	mul.ftz.f32 	%r482, %r29, %r481;
	div.approx.ftz.f32 	%r1209, %r482, %r28;
	mul.ftz.f32 	%r483, %r24, %r29;
	abs.ftz.f32 	%r484, %r483;
	setp.leu.ftz.f32 	%p13, %r484, 0f42A00000;
	@%p13 bra 	$L__BB8_17;
	mov.b32 	%r487, 0f42A00000;
	div.approx.ftz.f32 	%r488, %r487, %r484;
	mul.ftz.f32 	%r1209, %r1209, %r488;
$L__BB8_17:
	mul.ftz.f32 	%r489, %r24, 0f3F000000;
	mul.ftz.f32 	%r490, %r489, %r29;
	mul.ftz.f32 	%r491, %r29, %r490;
	selp.f32 	%r1213, %r491, 0f00000000, %p11;
	neg.ftz.f32 	%r492, %r1209;
	selp.f32 	%r493, %r492, %r1209, %p11;
	mul.ftz.f32 	%r1210, %r25, %r493;
	mul.ftz.f32 	%r1211, %r26, %r493;
	mul.ftz.f32 	%r1212, %r27, %r493;
$L__BB8_18:
	add.ftz.f32 	%r41, %r1254, %r1210;
	add.ftz.f32 	%r42, %r1253, %r1211;
	add.ftz.f32 	%r43, %r1252, %r1212;
	add.ftz.f32 	%r44, %r1255, %r1213;
	ld.global.nc.b32 	%r498, [%rd20+4];
	ld.global.nc.b32 	%r45, [%rd21+4];
	shl.b32 	%r499, %r498, 1;
	mul.wide.s32 	%rd93, %r499, 4;
	add.s64 	%rd94, %rd2, %rd93;
	ld.global.nc.b32 	%r500, [%rd94];
	ld.global.nc.b32 	%r501, [%rd94+4];
	setp.eq.s32 	%p15, %r45, 0;
	selp.b32 	%r502, %r501, %r500, %p15;
	add.s64 	%rd23, %rd1, %rd93;
	ld.global.nc.b32 	%r46, [%rd23];
	mul.lo.s32 	%r503, %r502, 3;
	mul.wide.s32 	%rd95, %r503, 4;
	add.s64 	%rd96, %rd9, %rd95;
	ld.global.b32 	%r504, [%rd96];
	ld.global.b32 	%r505, [%rd96+4];
	ld.global.b32 	%r506, [%rd96+8];
	sub.ftz.f32 	%r47, %r504, %r15;
	sub.ftz.f32 	%r48, %r505, %r16;
	sub.ftz.f32 	%r49, %r506, %r17;
	mul.ftz.f32 	%r507, %r48, %r48;
	fma.rn.ftz.f32 	%r508, %r47, %r47, %r507;
	fma.rn.ftz.f32 	%r509, %r49, %r49, %r508;
	sqrt.approx.ftz.f32 	%r50, %r509;
	setp.lt.ftz.f32 	%p16, %r50, 0f322BCC77;
	mov.b32 	%r1215, 0f00000000;
	mov.b32 	%r1216, %r1215;
	mov.b32 	%r1217, %r1215;
	mov.b32 	%r1218, %r1215;
	@%p16 bra 	$L__BB8_22;
	ld.global.nc.b32 	%r510, [%rd23+4];
	sub.ftz.f32 	%r51, %r50, %r510;
	neg.ftz.f32 	%r511, %r46;
	mul.ftz.f32 	%r512, %r51, %r511;
	div.approx.ftz.f32 	%r1214, %r512, %r50;
	mul.ftz.f32 	%r513, %r46, %r51;
	abs.ftz.f32 	%r53, %r513;
	setp.leu.ftz.f32 	%p17, %r53, 0f42A00000;
	@%p17 bra 	$L__BB8_21;
	mov.b32 	%r514, 0f42A00000;
	div.approx.ftz.f32 	%r515, %r514, %r53;
	mul.ftz.f32 	%r1214, %r1214, %r515;
$L__BB8_21:
	mul.ftz.f32 	%r516, %r46, 0f3F000000;
	mul.ftz.f32 	%r517, %r516, %r51;
	mul.ftz.f32 	%r518, %r51, %r517;
	selp.f32 	%r1218, %r518, 0f00000000, %p15;
	neg.ftz.f32 	%r519, %r1214;
	selp.f32 	%r520, %r519, %r1214, %p15;
	mul.ftz.f32 	%r1215, %r47, %r520;
	mul.ftz.f32 	%r1216, %r48, %r520;
	mul.ftz.f32 	%r1217, %r49, %r520;
$L__BB8_22:
	add.ftz.f32 	%r1254, %r41, %r1215;
	add.ftz.f32 	%r1253, %r42, %r1216;
	add.ftz.f32 	%r1252, %r43, %r1217;
	add.ftz.f32 	%r1255, %r44, %r1218;
	add.s32 	%r1204, %r1204, 2;
	and.b32 	%r1223, %r14, 2147483646;
	setp.ne.s32 	%p19, %r1204, %r1223;
	@%p19 bra 	$L__BB8_14;
$L__BB8_23:
	and.b32 	%r521, %r14, 1;
	setp.ne.b32 	%p20, %r521, 0;
	not.pred 	%p21, %p20;
	@%p21 bra 	$L__BB8_29;
	ld.param.b32 	%r1181, [simd_batch_md_step_deterministic_param_14];
	ld.param.b64 	%rd247, [simd_batch_md_step_deterministic_param_13];
	ld.param.b64 	%rd244, [simd_batch_md_step_deterministic_param_11];
	mad.lo.s32 	%r527, %r13, %r1181, %r1223;
	cvta.to.global.u64 	%rd97, %rd244;
	mul.wide.s32 	%rd98, %r527, 4;
	add.s64 	%rd99, %rd97, %rd98;
	ld.global.nc.b32 	%r528, [%rd99];
	cvta.to.global.u64 	%rd100, %rd247;
	add.s64 	%rd101, %rd100, %rd98;
	ld.global.nc.b32 	%r79, [%rd101];
	shl.b32 	%r529, %r528, 1;
	mul.wide.s32 	%rd102, %r529, 4;
	add.s64 	%rd103, %rd2, %rd102;
	ld.global.nc.b32 	%r530, [%rd103];
	ld.global.nc.b32 	%r531, [%rd103+4];
	setp.eq.s32 	%p22, %r79, 0;
	selp.b32 	%r532, %r531, %r530, %p22;
	add.s64 	%rd24, %rd1, %rd102;
	ld.global.nc.b32 	%r80, [%rd24];
	mul.lo.s32 	%r533, %r532, 3;
	mul.wide.s32 	%rd104, %r533, 4;
	add.s64 	%rd105, %rd9, %rd104;
	ld.global.b32 	%r534, [%rd105];
	ld.global.b32 	%r535, [%rd105+4];
	ld.global.b32 	%r536, [%rd105+8];
	sub.ftz.f32 	%r81, %r534, %r15;
	sub.ftz.f32 	%r82, %r535, %r16;
	sub.ftz.f32 	%r83, %r536, %r17;
	mul.ftz.f32 	%r537, %r82, %r82;
	fma.rn.ftz.f32 	%r538, %r81, %r81, %r537;
	fma.rn.ftz.f32 	%r539, %r83, %r83, %r538;
	sqrt.approx.ftz.f32 	%r84, %r539;
	setp.lt.ftz.f32 	%p23, %r84, 0f322BCC77;
	mov.b32 	%r1229, 0f00000000;
	mov.b32 	%r1230, %r1229;
	mov.b32 	%r1231, %r1229;
	mov.b32 	%r1232, %r1229;
	@%p23 bra 	$L__BB8_28;
	ld.global.nc.b32 	%r540, [%rd24+4];
	sub.ftz.f32 	%r85, %r84, %r540;
	neg.ftz.f32 	%r541, %r80;
	mul.ftz.f32 	%r542, %r85, %r541;
	div.approx.ftz.f32 	%r1228, %r542, %r84;
	mul.ftz.f32 	%r543, %r80, %r85;
	abs.ftz.f32 	%r87, %r543;
	setp.leu.ftz.f32 	%p24, %r87, 0f42A00000;
	@%p24 bra 	$L__BB8_27;
	mov.b32 	%r544, 0f42A00000;
	div.approx.ftz.f32 	%r545, %r544, %r87;
	mul.ftz.f32 	%r1228, %r1228, %r545;
$L__BB8_27:
	setp.eq.s32 	%p25, %r79, 0;
	mul.ftz.f32 	%r546, %r80, 0f3F000000;
	mul.ftz.f32 	%r547, %r546, %r85;
	mul.ftz.f32 	%r548, %r85, %r547;
	selp.f32 	%r1232, %r548, 0f00000000, %p25;
	neg.ftz.f32 	%r549, %r1228;
	selp.f32 	%r550, %r549, %r1228, %p25;
	mul.ftz.f32 	%r1229, %r81, %r550;
	mul.ftz.f32 	%r1230, %r82, %r550;
	mul.ftz.f32 	%r1231, %r83, %r550;
$L__BB8_28:
	add.ftz.f32 	%r1254, %r1254, %r1229;
	add.ftz.f32 	%r1253, %r1253, %r1230;
	add.ftz.f32 	%r1252, %r1252, %r1231;
	add.ftz.f32 	%r1255, %r1255, %r1232;
$L__BB8_29:
	ld.param.b64 	%rd249, [simd_batch_md_step_deterministic_param_16];
	cvta.to.global.u64 	%rd106, %rd249;
	add.s64 	%rd108, %rd106, %rd82;
	ld.global.nc.b32 	%r107, [%rd108];
	setp.lt.s32 	%p26, %r107, 1;
	@%p26 bra 	$L__BB8_41;
	ld.param.b32 	%r1182, [simd_batch_md_step_deterministic_param_18];
	mul.lo.s32 	%r108, %r13, %r1182;
	mov.b32 	%r1237, 0;
$L__BB8_31:
	add.s32 	%r553, %r1237, %r108;
	mul.wide.s32 	%rd109, %r553, 4;
	add.s64 	%rd110, %rd15, %rd109;
	ld.global.nc.b32 	%r554, [%rd110];
	add.s64 	%rd111, %rd16, %rd109;
	ld.global.nc.b32 	%r114, [%rd111];
	shl.b32 	%r555, %r554, 2;
	mul.wide.s32 	%rd112, %r555, 4;
	add.s64 	%rd113, %rd17, %rd112;
	ld.global.nc.b32 	%r556, [%rd113];
	ld.global.nc.b32 	%r557, [%rd113+4];
	ld.global.nc.b32 	%r558, [%rd113+8];
	shl.b32 	%r559, %r554, 1;
	mul.wide.s32 	%rd114, %r559, 4;
	add.s64 	%rd25, %rd18, %rd114;
	ld.global.nc.b32 	%r115, [%rd25];
	mul.lo.s32 	%r560, %r556, 3;
	mul.wide.s32 	%rd115, %r560, 4;
	add.s64 	%rd116, %rd9, %rd115;
	ld.global.b32 	%r561, [%rd116];
	ld.global.b32 	%r562, [%rd116+4];
	ld.global.b32 	%r563, [%rd116+8];
	mul.lo.s32 	%r564, %r557, 3;
	mul.wide.s32 	%rd117, %r564, 4;
	add.s64 	%rd118, %rd9, %rd117;
	ld.global.b32 	%r565, [%rd118];
	ld.global.b32 	%r566, [%rd118+4];
	ld.global.b32 	%r567, [%rd118+8];
	mul.lo.s32 	%r568, %r558, 3;
	mul.wide.s32 	%rd119, %r568, 4;
	add.s64 	%rd120, %rd9, %rd119;
	ld.global.b32 	%r569, [%rd120];
	ld.global.b32 	%r570, [%rd120+4];
	ld.global.b32 	%r571, [%rd120+8];
	sub.ftz.f32 	%r116, %r561, %r565;
	sub.ftz.f32 	%r117, %r562, %r566;
	sub.ftz.f32 	%r118, %r563, %r567;
	sub.ftz.f32 	%r119, %r569, %r565;
	sub.ftz.f32 	%r120, %r570, %r566;
	sub.ftz.f32 	%r121, %r571, %r567;
	mul.ftz.f32 	%r572, %r117, %r117;
	fma.rn.ftz.f32 	%r573, %r116, %r116, %r572;
	fma.rn.ftz.f32 	%r574, %r118, %r118, %r573;
	sqrt.approx.ftz.f32 	%r122, %r574;
	mul.ftz.f32 	%r575, %r120, %r120;
	fma.rn.ftz.f32 	%r576, %r119, %r119, %r575;
	fma.rn.ftz.f32 	%r577, %r121, %r121, %r576;
	sqrt.approx.ftz.f32 	%r578, %r577;
	min.ftz.f32 	%r579, %r122, %r578;
	setp.lt.ftz.f32 	%p27, %r579, 0f358637BD;
	mov.b32 	%r1248, 0f00000000;
	mov.b32 	%r1249, %r1248;
	mov.b32 	%r1250, %r1248;
	mov.b32 	%r1251, %r1248;
	@%p27 bra 	$L__BB8_40;
	ld.global.nc.b32 	%r580, [%rd25+4];
	mul.ftz.f32 	%r581, %r117, %r120;
	fma.rn.ftz.f32 	%r582, %r116, %r119, %r581;
	fma.rn.ftz.f32 	%r583, %r118, %r121, %r582;
	mul.ftz.f32 	%r584, %r122, %r578;
	div.approx.ftz.f32 	%r585, %r583, %r584;
	min.ftz.f32 	%r586, %r585, 0f3F7FF972;
	max.ftz.f32 	%r587, %r586, 0fBF7FF972;
	abs.ftz.f32 	%r588, %r587;
	fma.rn.ftz.f32 	%r589, %r588, 0fBF000000, 0f3F000000;
	rsqrt.approx.ftz.f32 	%r590, %r589;
	mul.ftz.f32 	%r591, %r590, %r589;
	mul.ftz.f32 	%r592, %r590, 0fBF000000;
	fma.rn.ftz.f32 	%r593, %r591, %r592, 0f3F000000;
	fma.rn.ftz.f32 	%r594, %r591, %r593, %r591;
	setp.eq.ftz.f32 	%p28, %r588, 0f3F800000;
	selp.f32 	%r595, 0f00000000, %r594, %p28;
	setp.gt.ftz.f32 	%p29, %r588, 0f3F0F5C29;
	selp.f32 	%r596, %r595, %r588, %p29;
	copysign.f32 	%r597, %r587, %r596;
	mul.ftz.f32 	%r598, %r597, %r597;
	fma.rn.ftz.f32 	%r599, %r598, 0f3D10ECEF, 0f3C8B1ABB;
	fma.rn.ftz.f32 	%r600, %r599, %r598, 0f3CFC028C;
	fma.rn.ftz.f32 	%r601, %r600, %r598, 0f3D372139;
	fma.rn.ftz.f32 	%r602, %r601, %r598, 0f3D9993DB;
	fma.rn.ftz.f32 	%r603, %r602, %r598, 0f3E2AAAC6;
	mul.ftz.f32 	%r604, %r598, %r603;
	fma.rn.ftz.f32 	%r605, %r604, %r597, %r597;
	neg.ftz.f32 	%r606, %r605;
	selp.f32 	%r607, %r605, %r606, %p29;
	fma.rn.ftz.f32 	%r608, 0f3F6EE581, 0f3FD774EB, %r607;
	setp.gt.ftz.f32 	%p30, %r587, 0f3F0F5C29;
	selp.f32 	%r609, %r605, %r608, %p30;
	add.ftz.f32 	%r610, %r609, %r609;
	selp.f32 	%r611, %r610, %r609, %p29;
	sub.ftz.f32 	%r124, %r611, %r580;
	mul.ftz.f32 	%r612, %r587, %r587;
	mov.b32 	%r613, 0f3F800000;
	sub.ftz.f32 	%r614, %r613, %r612;
	sqrt.approx.ftz.f32 	%r615, %r614;
	setp.lt.ftz.f32 	%p31, %r615, 0f358637BD;
	selp.f32 	%r616, 0f358637BD, %r615, %p31;
	neg.ftz.f32 	%r617, %r115;
	mul.ftz.f32 	%r618, %r124, %r617;
	div.approx.ftz.f32 	%r619, %r618, %r616;
	mul.ftz.f32 	%r621, %r579, 0f42A00000;
	abs.ftz.f32 	%r622, %r619;
	setp.gt.ftz.f32 	%p32, %r622, %r621;
	copysign.f32 	%r623, %r619, %r621;
	selp.f32 	%r624, %r623, %r619, %p32;
	rcp.approx.ftz.f32 	%r625, %r122;
	rcp.approx.ftz.f32 	%r626, %r578;
	mul.ftz.f32 	%r627, %r625, %r624;
	mul.ftz.f32 	%r628, %r119, %r626;
	mul.ftz.f32 	%r629, %r116, %r587;
	mul.ftz.f32 	%r630, %r625, %r629;
	sub.ftz.f32 	%r631, %r628, %r630;
	mul.ftz.f32 	%r1248, %r631, %r627;
	mul.ftz.f32 	%r632, %r120, %r626;
	mul.ftz.f32 	%r633, %r117, %r587;
	mul.ftz.f32 	%r634, %r625, %r633;
	sub.ftz.f32 	%r635, %r632, %r634;
	mul.ftz.f32 	%r1249, %r635, %r627;
	mul.ftz.f32 	%r636, %r121, %r626;
	mul.ftz.f32 	%r637, %r118, %r587;
	mul.ftz.f32 	%r638, %r625, %r637;
	sub.ftz.f32 	%r639, %r636, %r638;
	mul.ftz.f32 	%r1250, %r639, %r627;
	mul.ftz.f32 	%r640, %r626, %r624;
	mul.ftz.f32 	%r641, %r116, %r625;
	mul.ftz.f32 	%r642, %r119, %r587;
	mul.ftz.f32 	%r643, %r626, %r642;
	sub.ftz.f32 	%r644, %r641, %r643;
	mul.ftz.f32 	%r1245, %r644, %r640;
	mul.ftz.f32 	%r645, %r117, %r625;
	mul.ftz.f32 	%r646, %r120, %r587;
	mul.ftz.f32 	%r647, %r626, %r646;
	sub.ftz.f32 	%r648, %r645, %r647;
	mul.ftz.f32 	%r1246, %r648, %r640;
	mul.ftz.f32 	%r649, %r118, %r625;
	mul.ftz.f32 	%r650, %r121, %r587;
	mul.ftz.f32 	%r651, %r626, %r650;
	sub.ftz.f32 	%r652, %r649, %r651;
	mul.ftz.f32 	%r1247, %r652, %r640;
	mul.ftz.f32 	%r653, %r1249, %r1249;
	fma.rn.ftz.f32 	%r654, %r1248, %r1248, %r653;
	fma.rn.ftz.f32 	%r655, %r1250, %r1250, %r654;
	sqrt.approx.ftz.f32 	%r131, %r655;
	setp.leu.ftz.f32 	%p33, %r131, 0f42A00000;
	@%p33 bra 	$L__BB8_34;
	mov.b32 	%r656, 0f42A00000;
	div.approx.ftz.f32 	%r657, %r656, %r131;
	mul.ftz.f32 	%r1248, %r1248, %r657;
	mul.ftz.f32 	%r1249, %r1249, %r657;
	mul.ftz.f32 	%r1250, %r1250, %r657;
$L__BB8_34:
	mul.ftz.f32 	%r658, %r1246, %r1246;
	fma.rn.ftz.f32 	%r659, %r1245, %r1245, %r658;
	fma.rn.ftz.f32 	%r660, %r1247, %r1247, %r659;
	sqrt.approx.ftz.f32 	%r138, %r660;
	setp.leu.ftz.f32 	%p34, %r138, 0f42A00000;
	@%p34 bra 	$L__BB8_36;
	mov.b32 	%r661, 0f42A00000;
	div.approx.ftz.f32 	%r662, %r661, %r138;
	mul.ftz.f32 	%r1245, %r1245, %r662;
	mul.ftz.f32 	%r1246, %r1246, %r662;
	mul.ftz.f32 	%r1247, %r1247, %r662;
$L__BB8_36:
	setp.eq.s32 	%p35, %r114, 0;
	mul.ftz.f32 	%r663, %r115, 0f3F000000;
	mul.ftz.f32 	%r664, %r663, %r124;
	mul.ftz.f32 	%r665, %r124, %r664;
	selp.f32 	%r1251, %r665, 0f00000000, %p35;
	@%p35 bra 	$L__BB8_40;
	setp.ne.s32 	%p36, %r114, 1;
	@%p36 bra 	$L__BB8_39;
	neg.ftz.f32 	%r666, %r1250;
	sub.ftz.f32 	%r1250, %r666, %r1247;
	neg.ftz.f32 	%r667, %r1249;
	sub.ftz.f32 	%r1249, %r667, %r1246;
	neg.ftz.f32 	%r668, %r1248;
	sub.ftz.f32 	%r1248, %r668, %r1245;
	bra.uni 	$L__BB8_40;
$L__BB8_39:
	mov.b32 	%r1248, %r1245;
	mov.b32 	%r1249, %r1246;
	mov.b32 	%r1250, %r1247;
$L__BB8_40:
	add.ftz.f32 	%r1254, %r1254, %r1248;
	add.ftz.f32 	%r1253, %r1253, %r1249;
	add.ftz.f32 	%r1252, %r1252, %r1250;
	add.ftz.f32 	%r1255, %r1255, %r1251;
	add.s32 	%r1237, %r1237, 1;
	setp.ne.s32 	%p37, %r1237, %r107;
	@%p37 bra 	$L__BB8_31;
$L__BB8_41:
	ld.param.b64 	%rd252, [simd_batch_md_step_deterministic_param_20];
	cvta.to.global.u64 	%rd121, %rd252;
	add.s64 	%rd123, %rd121, %rd82;
	ld.global.nc.b32 	%r163, [%rd123];
	setp.lt.s32 	%p38, %r163, 1;
	@%p38 bra 	$L__BB8_52;
	ld.param.b32 	%r1183, [simd_batch_md_step_deterministic_param_22];
	mul.lo.s32 	%r164, %r13, %r1183;
	mov.b32 	%r1256, 0;
$L__BB8_43:
	ld.param.b64 	%rd242, [simd_batch_md_step_deterministic_param_10];
	ld.param.b64 	%rd241, [simd_batch_md_step_deterministic_param_9];
	add.s32 	%r671, %r1256, %r164;
	mul.wide.s32 	%rd124, %r671, 4;
	add.s64 	%rd125, %rd13, %rd124;
	ld.global.nc.b32 	%r672, [%rd125];
	add.s64 	%rd126, %rd14, %rd124;
	ld.global.nc.b32 	%r170, [%rd126];
	shl.b32 	%r673, %r672, 2;
	cvta.to.global.u64 	%rd127, %rd241;
	mul.wide.s32 	%rd128, %r673, 4;
	add.s64 	%rd129, %rd127, %rd128;
	ld.global.nc.b32 	%r674, [%rd129];
	ld.global.nc.b32 	%r675, [%rd129+4];
	ld.global.nc.b32 	%r676, [%rd129+8];
	ld.global.nc.b32 	%r677, [%rd129+12];
	cvta.to.global.u64 	%rd130, %rd242;
	add.s64 	%rd26, %rd130, %rd128;
	ld.global.nc.b32 	%r171, [%rd26];
	mul.lo.s32 	%r678, %r674, 3;
	mul.wide.s32 	%rd131, %r678, 4;
	add.s64 	%rd132, %rd9, %rd131;
	ld.global.b32 	%r679, [%rd132];
	ld.global.b32 	%r680, [%rd132+4];
	ld.global.b32 	%r681, [%rd132+8];
	mul.lo.s32 	%r682, %r675, 3;
	mul.wide.s32 	%rd133, %r682, 4;
	add.s64 	%rd134, %rd9, %rd133;
	ld.global.b32 	%r683, [%rd134];
	ld.global.b32 	%r684, [%rd134+4];
	ld.global.b32 	%r685, [%rd134+8];
	mul.lo.s32 	%r686, %r676, 3;
	mul.wide.s32 	%rd135, %r686, 4;
	add.s64 	%rd136, %rd9, %rd135;
	ld.global.b32 	%r687, [%rd136];
	ld.global.b32 	%r688, [%rd136+4];
	ld.global.b32 	%r689, [%rd136+8];
	mul.lo.s32 	%r690, %r677, 3;
	mul.wide.s32 	%rd137, %r690, 4;
	add.s64 	%rd138, %rd9, %rd137;
	ld.global.b32 	%r691, [%rd138];
	ld.global.b32 	%r692, [%rd138+4];
	ld.global.b32 	%r693, [%rd138+8];
	sub.ftz.f32 	%r694, %r683, %r679;
	sub.ftz.f32 	%r695, %r684, %r680;
	sub.ftz.f32 	%r696, %r685, %r681;
	sub.ftz.f32 	%r172, %r687, %r683;
	sub.ftz.f32 	%r173, %r688, %r684;
	sub.ftz.f32 	%r174, %r689, %r685;
	sub.ftz.f32 	%r697, %r691, %r687;
	sub.ftz.f32 	%r698, %r692, %r688;
	sub.ftz.f32 	%r699, %r693, %r689;
	mul.ftz.f32 	%r700, %r695, %r174;
	mul.ftz.f32 	%r701, %r696, %r173;
	sub.ftz.f32 	%r175, %r700, %r701;
	mul.ftz.f32 	%r702, %r696, %r172;
	mul.ftz.f32 	%r703, %r694, %r174;
	sub.ftz.f32 	%r176, %r702, %r703;
	mul.ftz.f32 	%r704, %r694, %r173;
	mul.ftz.f32 	%r705, %r695, %r172;
	sub.ftz.f32 	%r177, %r704, %r705;
	mul.ftz.f32 	%r706, %r173, %r699;
	mul.ftz.f32 	%r707, %r174, %r698;
	sub.ftz.f32 	%r178, %r706, %r707;
	mul.ftz.f32 	%r708, %r174, %r697;
	mul.ftz.f32 	%r709, %r172, %r699;
	sub.ftz.f32 	%r179, %r708, %r709;
	mul.ftz.f32 	%r710, %r172, %r698;
	mul.ftz.f32 	%r711, %r173, %r697;
	sub.ftz.f32 	%r180, %r710, %r711;
	mul.ftz.f32 	%r712, %r176, %r176;
	fma.rn.ftz.f32 	%r713, %r175, %r175, %r712;
	fma.rn.ftz.f32 	%r714, %r177, %r177, %r713;
	sqrt.approx.ftz.f32 	%r181, %r714;
	mul.ftz.f32 	%r715, %r179, %r179;
	fma.rn.ftz.f32 	%r716, %r178, %r178, %r715;
	fma.rn.ftz.f32 	%r717, %r180, %r180, %r716;
	sqrt.approx.ftz.f32 	%r718, %r717;
	min.ftz.f32 	%r719, %r181, %r718;
	setp.lt.ftz.f32 	%p39, %r719, 0f358637BD;
	mov.b32 	%r1265, 0f00000000;
	mov.b32 	%r1266, %r1265;
	mov.b32 	%r1267, %r1265;
	mov.b32 	%r1268, %r1265;
	@%p39 bra 	$L__BB8_51;
	div.approx.ftz.f32 	%r183, %r175, %r181;
	div.approx.ftz.f32 	%r184, %r176, %r181;
	div.approx.ftz.f32 	%r185, %r177, %r181;
	div.approx.ftz.f32 	%r186, %r178, %r718;
	div.approx.ftz.f32 	%r187, %r179, %r718;
	div.approx.ftz.f32 	%r188, %r180, %r718;
	mul.ftz.f32 	%r720, %r184, %r187;
	fma.rn.ftz.f32 	%r721, %r183, %r186, %r720;
	fma.rn.ftz.f32 	%r722, %r185, %r188, %r721;
	min.ftz.f32 	%r189, %r722, 0f3F800000;
	mul.ftz.f32 	%r723, %r174, %r184;
	mul.ftz.f32 	%r724, %r173, %r185;
	sub.ftz.f32 	%r1261, %r723, %r724;
	mul.ftz.f32 	%r725, %r172, %r185;
	mul.ftz.f32 	%r726, %r174, %r183;
	sub.ftz.f32 	%r1262, %r725, %r726;
	mul.ftz.f32 	%r727, %r173, %r183;
	mul.ftz.f32 	%r728, %r172, %r184;
	sub.ftz.f32 	%r1263, %r727, %r728;
	mul.ftz.f32 	%r729, %r173, %r173;
	fma.rn.ftz.f32 	%r730, %r172, %r172, %r729;
	fma.rn.ftz.f32 	%r731, %r174, %r174, %r730;
	sqrt.approx.ftz.f32 	%r193, %r731;
	setp.leu.ftz.f32 	%p40, %r193, 0f358637BD;
	@%p40 bra 	$L__BB8_46;
	div.approx.ftz.f32 	%r1261, %r1261, %r193;
	div.approx.ftz.f32 	%r1262, %r1262, %r193;
	div.approx.ftz.f32 	%r1263, %r1263, %r193;
$L__BB8_46:
	max.ftz.f32 	%r733, %r189, 0fBF800000;
	ld.global.nc.b32 	%r734, [%rd26+4];
	ld.global.nc.b32 	%r735, [%rd26+8];
	mul.ftz.f32 	%r736, %r187, %r1262;
	fma.rn.ftz.f32 	%r737, %r186, %r1261, %r736;
	fma.rn.ftz.f32 	%r738, %r188, %r1263, %r737;
	abs.ftz.f32 	%r739, %r733;
	abs.ftz.f32 	%r740, %r738;
	setp.gt.ftz.f32 	%p41, %r740, %r739;
	selp.f32 	%r741, %r740, %r739, %p41;
	selp.f32 	%r742, %r739, %r740, %p41;
	div.rn.ftz.f32 	%r743, %r742, %r741;
	mul.ftz.f32 	%r744, %r743, %r743;
	fma.rn.ftz.f32 	%r745, %r744, 0f3B33710B, 0fBC807748;
	fma.rn.ftz.f32 	%r746, %r745, %r744, 0f3D2CDAB2;
	fma.rn.ftz.f32 	%r747, %r746, %r744, 0fBD992D10;
	fma.rn.ftz.f32 	%r748, %r747, %r744, 0f3DD9EA6C;
	fma.rn.ftz.f32 	%r749, %r748, %r744, 0fBE117CB1;
	fma.rn.ftz.f32 	%r750, %r749, %r744, 0f3E4CBCE0;
	fma.rn.ftz.f32 	%r751, %r750, %r744, 0fBEAAAA7D;
	mul.ftz.f32 	%r752, %r744, %r751;
	fma.rn.ftz.f32 	%r753, %r752, %r743, %r743;
	neg.ftz.f32 	%r754, %r753;
	fma.rn.ftz.f32 	%r755, 0f3F6EE581, 0f3FD774EB, %r754;
	selp.f32 	%r756, %r755, %r753, %p41;
	selp.f32 	%r757, 0f3F6EE581, 0f3FEEE581, %p41;
	selp.f32 	%r758, %r753, %r754, %p41;
	fma.rn.ftz.f32 	%r759, %r757, 0f3FD774EB, %r758;
	setp.lt.s32 	%p42, %r733, 0;
	selp.f32 	%r760, %r759, %r756, %p42;
	add.ftz.f32 	%r761, %r739, %r740;
	setp.eq.ftz.f32 	%p43, %r741, 0f00000000;
	selp.f32 	%r762, 0f40490FDB, 0f00000000, %p42;
	setp.eq.ftz.f32 	%p44, %r739, %r740;
	selp.f32 	%r763, 0f4016CBE4, 0f3F490FDB, %p42;
	selp.f32 	%r764, %r763, %r760, %p44;
	selp.f32 	%r765, %r762, %r764, %p43;
	abs.ftz.f32 	%r766, %r761;
	setp.nan.ftz.f32 	%p45, %r766, %r766;
	copysign.f32 	%r767, %r738, %r765;
	selp.f32 	%r768, %r761, %r767, %p45;
	cvt.rni.ftz.s32.f32 	%r769, %r734;
	cvt.rn.f32.s32 	%r770, %r769;
	mul.ftz.f32 	%r200, %r171, %r770;
	mul.ftz.f32 	%r771, %r768, %r770;
	sub.ftz.f32 	%r201, %r771, %r735;
	setp.ne.s32 	%p46, %r170, 0;
	mov.b32 	%r1265, 0f00000000;
	@%p46 bra 	$L__BB8_48;
	cos.approx.ftz.f32 	%r772, %r201;
	add.ftz.f32 	%r773, %r772, 0f3F800000;
	mul.ftz.f32 	%r1265, %r171, %r773;
$L__BB8_48:
	sin.approx.ftz.f32 	%r774, %r201;
	mul.ftz.f32 	%r775, %r200, %r774;
	neg.ftz.f32 	%r776, %r775;
	add.ftz.f32 	%r777, %r181, 0f2EDBE6FF;
	div.approx.ftz.f32 	%r778, %r776, %r777;
	add.ftz.f32 	%r779, %r718, 0f2EDBE6FF;
	div.approx.ftz.f32 	%r780, %r775, %r779;
	abs.ftz.f32 	%r781, %r778;
	setp.gt.ftz.f32 	%p47, %r781, 0f42200000;
	mov.b32 	%r782, 0f42200000;
	copysign.f32 	%r783, %r778, %r782;
	selp.f32 	%r784, %r783, %r778, %p47;
	abs.ftz.f32 	%r785, %r780;
	setp.gt.ftz.f32 	%p48, %r785, 0f42200000;
	copysign.f32 	%r786, %r780, %r782;
	selp.f32 	%r787, %r786, %r780, %p48;
	mul.ftz.f32 	%r1266, %r183, %r784;
	mul.ftz.f32 	%r1267, %r184, %r784;
	mul.ftz.f32 	%r1268, %r185, %r784;
	mul.ftz.f32 	%r207, %r186, %r787;
	mul.ftz.f32 	%r208, %r187, %r787;
	mul.ftz.f32 	%r209, %r188, %r787;
	add.ftz.f32 	%r210, %r1266, %r207;
	add.ftz.f32 	%r211, %r1267, %r208;
	add.ftz.f32 	%r212, %r1268, %r209;
	add.s32 	%r788, %r170, -1;
	setp.lt.u32 	%p49, %r788, 2;
	@%p49 bra 	$L__BB8_145;
	setp.eq.s32 	%p50, %r170, 0;
	@%p50 bra 	$L__BB8_51;
	mov.b32 	%r1266, %r207;
	mov.b32 	%r1267, %r208;
	mov.b32 	%r1268, %r209;
$L__BB8_51:
	add.ftz.f32 	%r1254, %r1254, %r1266;
	add.ftz.f32 	%r1253, %r1253, %r1267;
	add.ftz.f32 	%r1252, %r1252, %r1268;
	add.ftz.f32 	%r1255, %r1255, %r1265;
	add.s32 	%r1256, %r1256, 1;
	setp.ne.s32 	%p51, %r1256, %r163;
	@%p51 bra 	$L__BB8_43;
$L__BB8_52:
	ld.param.b32 	%r1185, [simd_batch_md_step_deterministic_param_34];
	ld.param.b64 	%rd258, [simd_batch_md_step_deterministic_param_33];
	ld.param.b64 	%rd235, [simd_batch_md_step_deterministic_param_4];
	mul.lo.s32 	%r790, %r13, 3;
	cvta.to.global.u64 	%rd139, %rd235;
	mul.wide.s32 	%rd140, %r790, 4;
	add.s64 	%rd141, %rd139, %rd140;
	st.global.b32 	[%rd141], %r1254;
	st.global.b32 	[%rd141+4], %r1253;
	st.global.b32 	[%rd141+8], %r1252;
	add.s32 	%r791, %r1202, %r1185;
	cvta.to.global.u64 	%rd142, %rd258;
	mul.wide.s32 	%rd143, %r791, 8;
	add.s64 	%rd144, %rd142, %rd143;
	atom.global.add.f32 	%r792, [%rd144], %r1255;
	mov.u32 	%r793, %ntid.x;
	mov.u32 	%r794, %nctaid.x;
	mad.lo.s32 	%r1203, %r793, %r794, %r1203;
	setp.lt.s32 	%p52, %r1203, %r10;
	@%p52 bra 	$L__BB8_11;
$L__BB8_53:
	ld.param.b32 	%r1168, [simd_batch_md_step_deterministic_param_1];
	add.s32 	%r1202, %r1202, 1;
	setp.ne.s32 	%p53, %r1202, %r1168;
	@%p53 bra 	$L__BB8_9;
$L__BB8_54:
	ld.param.b32 	%r1169, [simd_batch_md_step_deterministic_param_1];
	setp.lt.s32 	%p54, %r1169, 1;
	bar.sync 	0;
	@%p54 bra 	$L__BB8_105;
	mov.b32 	%r1273, 0;
$L__BB8_56:
	ld.param.b64 	%rd231, [simd_batch_md_step_deterministic_param_0];
	cvta.to.global.u64 	%rd145, %rd231;
	mul.wide.u32 	%rd146, %r1273, 64;
	add.s64 	%rd27, %rd145, %rd146;
	ld.global.nc.b32 	%r232, [%rd27+4];
	setp.ge.s32 	%p55, %r1, %r232;
	@%p55 bra 	$L__BB8_104;
	ld.global.nc.b32 	%r233, [%rd27];
	mov.b32 	%r1274, %r1;
$L__BB8_58:
	ld.param.b64 	%rd257, [simd_batch_md_step_deterministic_param_32];
	ld.param.b32 	%r1184, [simd_batch_md_step_deterministic_param_29];
	ld.param.b64 	%rd256, [simd_batch_md_step_deterministic_param_28];
	add.s32 	%r235, %r233, %r1274;
	mul.lo.s32 	%r798, %r235, 3;
	mul.wide.s32 	%rd147, %r798, 4;
	add.s64 	%rd148, %rd9, %rd147;
	ld.global.b32 	%r236, [%rd148];
	ld.global.b32 	%r237, [%rd148+4];
	ld.global.b32 	%r238, [%rd148+8];
	mul.wide.s32 	%rd149, %r235, 4;
	add.s64 	%rd150, %rd8, %rd149;
	ld.global.nc.b32 	%r239, [%rd150];
	add.s64 	%rd151, %rd7, %rd149;
	ld.global.nc.b32 	%r240, [%rd151];
	add.s64 	%rd152, %rd6, %rd149;
	ld.global.nc.b32 	%r799, [%rd152];
	cvta.to.global.u64 	%rd153, %rd256;
	add.s64 	%rd154, %rd153, %rd149;
	ld.global.nc.b32 	%r800, [%rd154];
	cvta.to.global.u64 	%rd155, %rd257;
	add.s64 	%rd156, %rd155, %rd149;
	ld.global.nc.b32 	%r801, [%rd156];
	shr.s32 	%r802, %r801, 31;
	shr.u32 	%r803, %r802, 25;
	add.s32 	%r804, %r801, %r803;
	and.b32 	%r805, %r804, -128;
	sub.s32 	%r241, %r801, %r805;
	shr.s32 	%r806, %r804, 7;
	shr.u32 	%r807, %r806, 28;
	add.s32 	%r808, %r806, %r807;
	and.b32 	%r809, %r808, -16;
	sub.s32 	%r242, %r806, %r809;
	shr.u32 	%r810, %r802, 21;
	add.s32 	%r811, %r801, %r810;
	shr.s32 	%r243, %r811, 11;
	min.s32 	%r245, %r800, %r1184;
	setp.lt.s32 	%p1, %r245, 1;
	mul.lo.s32 	%r244, %r235, %r1184;
	mul.ftz.f32 	%r246, %r799, 0f43A60824;
	add.s32 	%r247, %r241, -1;
	mov.b32 	%r1330, 0f00000000;
	mov.b32 	%r1275, -1;
	mov.b32 	%r1329, %r1330;
	mov.b32 	%r1328, %r1330;
	mov.b32 	%r1327, %r1330;
$L__BB8_59:
	add.s32 	%r812, %r1275, %r243;
	setp.gt.u32 	%p56, %r812, 15;
	@%p56 bra 	$L__BB8_102;
	mov.b32 	%r1280, -1;
$L__BB8_61:
	add.s32 	%r258, %r1280, %r242;
	setp.gt.u32 	%p57, %r258, 15;
	@%p57 bra 	$L__BB8_101;
	setp.gt.u32 	%p58, %r247, 127;
	shl.b32 	%r814, %r258, 7;
	shl.b32 	%r816, %r812, 11;
	add.s32 	%r259, %r814, %r816;
	@%p58 bra 	$L__BB8_75;
	add.s32 	%r260, %r259, %r247;
	mul.wide.u32 	%rd157, %r260, 4;
	add.s64 	%rd158, %rd5, %rd157;
	ld.global.nc.b32 	%r261, [%rd158];
	setp.lt.s32 	%p59, %r261, 1;
	@%p59 bra 	$L__BB8_75;
	shl.b32 	%r262, %r260, 7;
	min.s32 	%r263, %r261, 128;
	mov.b32 	%r1285, 0;
$L__BB8_65:
	add.s32 	%r818, %r262, %r1285;
	mul.wide.u32 	%rd159, %r818, 4;
	add.s64 	%rd160, %rd4, %rd159;
	ld.global.nc.b32 	%r269, [%rd160];
	setp.eq.s32 	%p60, %r269, %r235;
	@%p60 bra 	$L__BB8_74;
	@%p1 bra 	$L__BB8_70;
	neg.s32 	%r1291, %r245;
	mov.b32 	%r1290, %r244;
	bra.uni 	$L__BB8_69;
$L__BB8_68:
	add.s32 	%r1291, %r1291, 1;
	setp.eq.s32 	%p62, %r1291, 0;
	add.s32 	%r1290, %r1290, 1;
	@%p62 bra 	$L__BB8_70;
$L__BB8_69:
	mul.wide.s32 	%rd161, %r1290, 4;
	add.s64 	%rd162, %rd3, %rd161;
	ld.global.nc.b32 	%r819, [%rd162];
	setp.eq.s32 	%p61, %r819, %r269;
	@%p61 bra 	$L__BB8_74;
	bra.uni 	$L__BB8_68;
$L__BB8_70:
	mul.lo.s32 	%r820, %r269, 3;
	mul.wide.s32 	%rd163, %r820, 4;
	add.s64 	%rd164, %rd9, %rd163;
	ld.global.b32 	%r821, [%rd164];
	ld.global.b32 	%r822, [%rd164+4];
	ld.global.b32 	%r823, [%rd164+8];
	sub.ftz.f32 	%r275, %r821, %r236;
	sub.ftz.f32 	%r276, %r822, %r237;
	sub.ftz.f32 	%r277, %r823, %r238;
	mul.ftz.f32 	%r824, %r276, %r276;
	fma.rn.ftz.f32 	%r825, %r275, %r275, %r824;
	fma.rn.ftz.f32 	%r278, %r277, %r277, %r825;
	setp.gt.ftz.f32 	%p63, %r278, 0f42C80000;
	setp.lt.ftz.f32 	%p64, %r278, 0f2EDBE6FF;
	or.pred 	%p65, %p63, %p64;
	@%p65 bra 	$L__BB8_74;
	sqrt.approx.ftz.f32 	%r826, %r278;
	add.ftz.f32 	%r827, %r826, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r828, %r827;
	mul.ftz.f32 	%r829, %r828, %r828;
	mul.ftz.f32 	%r830, %r829, %r829;
	mul.ftz.f32 	%r831, %r829, %r830;
	mul.wide.s32 	%rd165, %r269, 4;
	add.s64 	%rd166, %rd8, %rd165;
	ld.global.nc.b32 	%r832, [%rd166];
	add.s64 	%rd167, %rd7, %rd165;
	ld.global.nc.b32 	%r833, [%rd167];
	add.ftz.f32 	%r834, %r239, %r832;
	mul.ftz.f32 	%r835, %r834, 0f3F000000;
	mul.ftz.f32 	%r836, %r240, %r833;
	sqrt.approx.ftz.f32 	%r837, %r836;
	mul.ftz.f32 	%r838, %r835, %r835;
	mul.ftz.f32 	%r839, %r835, %r838;
	mul.ftz.f32 	%r840, %r839, %r839;
	mul.ftz.f32 	%r841, %r840, %r840;
	mul.ftz.f32 	%r842, %r837, 0f40800000;
	mul.ftz.f32 	%r843, %r831, %r841;
	mul.ftz.f32 	%r844, %r831, %r843;
	mul.ftz.f32 	%r845, %r831, %r840;
	sub.ftz.f32 	%r846, %r844, %r845;
	mul.ftz.f32 	%r279, %r842, %r846;
	mul.ftz.f32 	%r847, %r837, 0f41C00000;
	add.ftz.f32 	%r848, %r841, %r841;
	mul.ftz.f32 	%r849, %r831, %r848;
	mul.ftz.f32 	%r850, %r831, %r849;
	sub.ftz.f32 	%r851, %r850, %r845;
	mul.ftz.f32 	%r852, %r847, %r851;
	mul.ftz.f32 	%r853, %r829, %r852;
	add.s64 	%rd168, %rd6, %rd165;
	ld.global.nc.b32 	%r854, [%rd168];
	mul.ftz.f32 	%r855, %r246, %r854;
	mul.ftz.f32 	%r856, %r855, 0f3E800000;
	mul.ftz.f32 	%r280, %r829, %r856;
	add.ftz.f32 	%r857, %r280, %r280;
	fma.rn.ftz.f32 	%r1292, %r828, %r857, %r853;
	abs.ftz.f32 	%r858, %r1292;
	mul.ftz.f32 	%r282, %r826, %r858;
	setp.leu.ftz.f32 	%p66, %r282, 0f42A00000;
	@%p66 bra 	$L__BB8_73;
	mov.b32 	%r859, 0f42A00000;
	div.approx.ftz.f32 	%r860, %r859, %r282;
	mul.ftz.f32 	%r1292, %r1292, %r860;
$L__BB8_73:
	mul.ftz.f32 	%r861, %r275, %r1292;
	sub.ftz.f32 	%r1327, %r1327, %r861;
	mul.ftz.f32 	%r862, %r276, %r1292;
	sub.ftz.f32 	%r1328, %r1328, %r862;
	mul.ftz.f32 	%r863, %r277, %r1292;
	sub.ftz.f32 	%r1329, %r1329, %r863;
	setp.gt.s32 	%p67, %r269, %r235;
	add.ftz.f32 	%r864, %r280, %r279;
	add.ftz.f32 	%r865, %r1330, %r864;
	selp.f32 	%r1330, %r865, %r1330, %p67;
$L__BB8_74:
	add.s32 	%r1285, %r1285, 1;
	setp.ne.s32 	%p68, %r1285, %r263;
	@%p68 bra 	$L__BB8_65;
$L__BB8_75:
	setp.lt.s32 	%p69, %r241, 0;
	@%p69 bra 	$L__BB8_88;
	add.s32 	%r298, %r259, %r241;
	mul.wide.u32 	%rd169, %r298, 4;
	add.s64 	%rd170, %rd5, %rd169;
	ld.global.nc.b32 	%r299, [%rd170];
	setp.lt.s32 	%p70, %r299, 1;
	@%p70 bra 	$L__BB8_88;
	shl.b32 	%r300, %r298, 7;
	min.s32 	%r301, %r299, 128;
	mov.b32 	%r1301, 0;
$L__BB8_78:
	add.s32 	%r867, %r300, %r1301;
	mul.wide.u32 	%rd171, %r867, 4;
	add.s64 	%rd172, %rd4, %rd171;
	ld.global.nc.b32 	%r307, [%rd172];
	setp.eq.s32 	%p71, %r307, %r235;
	@%p71 bra 	$L__BB8_87;
	@%p1 bra 	$L__BB8_83;
	mov.b32 	%r1306, 0;
$L__BB8_81:
	add.s32 	%r869, %r1306, %r244;
	mul.wide.s32 	%rd173, %r869, 4;
	add.s64 	%rd174, %rd3, %rd173;
	ld.global.nc.b32 	%r870, [%rd174];
	setp.eq.s32 	%p72, %r870, %r307;
	@%p72 bra 	$L__BB8_87;
	add.s32 	%r1306, %r1306, 1;
	setp.ne.s32 	%p73, %r1306, %r245;
	@%p73 bra 	$L__BB8_81;
$L__BB8_83:
	mul.lo.s32 	%r871, %r307, 3;
	mul.wide.s32 	%rd175, %r871, 4;
	add.s64 	%rd176, %rd9, %rd175;
	ld.global.b32 	%r872, [%rd176];
	ld.global.b32 	%r873, [%rd176+4];
	ld.global.b32 	%r874, [%rd176+8];
	sub.ftz.f32 	%r310, %r872, %r236;
	sub.ftz.f32 	%r311, %r873, %r237;
	sub.ftz.f32 	%r312, %r874, %r238;
	mul.ftz.f32 	%r875, %r311, %r311;
	fma.rn.ftz.f32 	%r876, %r310, %r310, %r875;
	fma.rn.ftz.f32 	%r313, %r312, %r312, %r876;
	setp.gt.ftz.f32 	%p74, %r313, 0f42C80000;
	setp.lt.ftz.f32 	%p75, %r313, 0f2EDBE6FF;
	or.pred 	%p76, %p74, %p75;
	@%p76 bra 	$L__BB8_87;
	sqrt.approx.ftz.f32 	%r877, %r313;
	add.ftz.f32 	%r878, %r877, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r879, %r878;
	mul.ftz.f32 	%r880, %r879, %r879;
	mul.ftz.f32 	%r881, %r880, %r880;
	mul.ftz.f32 	%r882, %r880, %r881;
	mul.wide.s32 	%rd177, %r307, 4;
	add.s64 	%rd178, %rd8, %rd177;
	ld.global.nc.b32 	%r883, [%rd178];
	add.s64 	%rd179, %rd7, %rd177;
	ld.global.nc.b32 	%r884, [%rd179];
	add.ftz.f32 	%r885, %r239, %r883;
	mul.ftz.f32 	%r886, %r885, 0f3F000000;
	mul.ftz.f32 	%r887, %r240, %r884;
	sqrt.approx.ftz.f32 	%r888, %r887;
	mul.ftz.f32 	%r889, %r886, %r886;
	mul.ftz.f32 	%r890, %r886, %r889;
	mul.ftz.f32 	%r891, %r890, %r890;
	mul.ftz.f32 	%r892, %r891, %r891;
	mul.ftz.f32 	%r893, %r888, 0f40800000;
	mul.ftz.f32 	%r894, %r882, %r892;
	mul.ftz.f32 	%r895, %r882, %r894;
	mul.ftz.f32 	%r896, %r882, %r891;
	sub.ftz.f32 	%r897, %r895, %r896;
	mul.ftz.f32 	%r314, %r893, %r897;
	mul.ftz.f32 	%r898, %r888, 0f41C00000;
	add.ftz.f32 	%r899, %r892, %r892;
	mul.ftz.f32 	%r900, %r882, %r899;
	mul.ftz.f32 	%r901, %r882, %r900;
	sub.ftz.f32 	%r902, %r901, %r896;
	mul.ftz.f32 	%r903, %r898, %r902;
	mul.ftz.f32 	%r904, %r880, %r903;
	add.s64 	%rd180, %rd6, %rd177;
	ld.global.nc.b32 	%r905, [%rd180];
	mul.ftz.f32 	%r906, %r246, %r905;
	mul.ftz.f32 	%r907, %r906, 0f3E800000;
	mul.ftz.f32 	%r315, %r880, %r907;
	add.ftz.f32 	%r908, %r315, %r315;
	fma.rn.ftz.f32 	%r1307, %r879, %r908, %r904;
	abs.ftz.f32 	%r909, %r1307;
	mul.ftz.f32 	%r317, %r877, %r909;
	setp.leu.ftz.f32 	%p77, %r317, 0f42A00000;
	@%p77 bra 	$L__BB8_86;
	mov.b32 	%r910, 0f42A00000;
	div.approx.ftz.f32 	%r911, %r910, %r317;
	mul.ftz.f32 	%r1307, %r1307, %r911;
$L__BB8_86:
	mul.ftz.f32 	%r912, %r310, %r1307;
	sub.ftz.f32 	%r1327, %r1327, %r912;
	mul.ftz.f32 	%r913, %r311, %r1307;
	sub.ftz.f32 	%r1328, %r1328, %r913;
	mul.ftz.f32 	%r914, %r312, %r1307;
	sub.ftz.f32 	%r1329, %r1329, %r914;
	setp.gt.s32 	%p78, %r307, %r235;
	add.ftz.f32 	%r915, %r315, %r314;
	add.ftz.f32 	%r916, %r1330, %r915;
	selp.f32 	%r1330, %r916, %r1330, %p78;
$L__BB8_87:
	add.s32 	%r1301, %r1301, 1;
	setp.ne.s32 	%p79, %r1301, %r301;
	@%p79 bra 	$L__BB8_78;
$L__BB8_88:
	add.s32 	%r333, %r247, 2;
	setp.gt.u32 	%p80, %r333, 127;
	@%p80 bra 	$L__BB8_101;
	add.s32 	%r334, %r259, %r333;
	mul.wide.u32 	%rd181, %r334, 4;
	add.s64 	%rd182, %rd5, %rd181;
	ld.global.nc.b32 	%r335, [%rd182];
	setp.lt.s32 	%p81, %r335, 1;
	@%p81 bra 	$L__BB8_101;
	shl.b32 	%r336, %r334, 7;
	min.s32 	%r337, %r335, 128;
	mov.b32 	%r1316, 0;
$L__BB8_91:
	add.s32 	%r918, %r336, %r1316;
	mul.wide.u32 	%rd183, %r918, 4;
	add.s64 	%rd184, %rd4, %rd183;
	ld.global.nc.b32 	%r343, [%rd184];
	setp.eq.s32 	%p82, %r343, %r235;
	@%p82 bra 	$L__BB8_100;
	@%p1 bra 	$L__BB8_96;
	mov.b32 	%r1321, 0;
$L__BB8_94:
	add.s32 	%r920, %r1321, %r244;
	mul.wide.s32 	%rd185, %r920, 4;
	add.s64 	%rd186, %rd3, %rd185;
	ld.global.nc.b32 	%r921, [%rd186];
	setp.eq.s32 	%p83, %r921, %r343;
	@%p83 bra 	$L__BB8_100;
	add.s32 	%r1321, %r1321, 1;
	setp.ne.s32 	%p84, %r1321, %r245;
	@%p84 bra 	$L__BB8_94;
$L__BB8_96:
	mul.lo.s32 	%r922, %r343, 3;
	mul.wide.s32 	%rd187, %r922, 4;
	add.s64 	%rd188, %rd9, %rd187;
	ld.global.b32 	%r923, [%rd188];
	ld.global.b32 	%r924, [%rd188+4];
	ld.global.b32 	%r925, [%rd188+8];
	sub.ftz.f32 	%r346, %r923, %r236;
	sub.ftz.f32 	%r347, %r924, %r237;
	sub.ftz.f32 	%r348, %r925, %r238;
	mul.ftz.f32 	%r926, %r347, %r347;
	fma.rn.ftz.f32 	%r927, %r346, %r346, %r926;
	fma.rn.ftz.f32 	%r349, %r348, %r348, %r927;
	setp.gt.ftz.f32 	%p85, %r349, 0f42C80000;
	setp.lt.ftz.f32 	%p86, %r349, 0f2EDBE6FF;
	or.pred 	%p87, %p85, %p86;
	@%p87 bra 	$L__BB8_100;
	sqrt.approx.ftz.f32 	%r928, %r349;
	add.ftz.f32 	%r929, %r928, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r930, %r929;
	mul.ftz.f32 	%r931, %r930, %r930;
	mul.ftz.f32 	%r932, %r931, %r931;
	mul.ftz.f32 	%r933, %r931, %r932;
	mul.wide.s32 	%rd189, %r343, 4;
	add.s64 	%rd190, %rd8, %rd189;
	ld.global.nc.b32 	%r934, [%rd190];
	add.s64 	%rd191, %rd7, %rd189;
	ld.global.nc.b32 	%r935, [%rd191];
	add.ftz.f32 	%r936, %r239, %r934;
	mul.ftz.f32 	%r937, %r936, 0f3F000000;
	mul.ftz.f32 	%r938, %r240, %r935;
	sqrt.approx.ftz.f32 	%r939, %r938;
	mul.ftz.f32 	%r940, %r937, %r937;
	mul.ftz.f32 	%r941, %r937, %r940;
	mul.ftz.f32 	%r942, %r941, %r941;
	mul.ftz.f32 	%r943, %r942, %r942;
	mul.ftz.f32 	%r944, %r939, 0f40800000;
	mul.ftz.f32 	%r945, %r933, %r943;
	mul.ftz.f32 	%r946, %r933, %r945;
	mul.ftz.f32 	%r947, %r933, %r942;
	sub.ftz.f32 	%r948, %r946, %r947;
	mul.ftz.f32 	%r350, %r944, %r948;
	mul.ftz.f32 	%r949, %r939, 0f41C00000;
	add.ftz.f32 	%r950, %r943, %r943;
	mul.ftz.f32 	%r951, %r933, %r950;
	mul.ftz.f32 	%r952, %r933, %r951;
	sub.ftz.f32 	%r953, %r952, %r947;
	mul.ftz.f32 	%r954, %r949, %r953;
	mul.ftz.f32 	%r955, %r931, %r954;
	add.s64 	%rd192, %rd6, %rd189;
	ld.global.nc.b32 	%r956, [%rd192];
	mul.ftz.f32 	%r957, %r246, %r956;
	mul.ftz.f32 	%r958, %r957, 0f3E800000;
	mul.ftz.f32 	%r351, %r931, %r958;
	add.ftz.f32 	%r959, %r351, %r351;
	fma.rn.ftz.f32 	%r1322, %r930, %r959, %r955;
	abs.ftz.f32 	%r960, %r1322;
	mul.ftz.f32 	%r353, %r928, %r960;
	setp.leu.ftz.f32 	%p88, %r353, 0f42A00000;
	@%p88 bra 	$L__BB8_99;
	mov.b32 	%r961, 0f42A00000;
	div.approx.ftz.f32 	%r962, %r961, %r353;
	mul.ftz.f32 	%r1322, %r1322, %r962;
$L__BB8_99:
	mul.ftz.f32 	%r963, %r346, %r1322;
	sub.ftz.f32 	%r1327, %r1327, %r963;
	mul.ftz.f32 	%r964, %r347, %r1322;
	sub.ftz.f32 	%r1328, %r1328, %r964;
	mul.ftz.f32 	%r965, %r348, %r1322;
	sub.ftz.f32 	%r1329, %r1329, %r965;
	setp.gt.s32 	%p89, %r343, %r235;
	add.ftz.f32 	%r966, %r351, %r350;
	add.ftz.f32 	%r967, %r1330, %r966;
	selp.f32 	%r1330, %r967, %r1330, %p89;
$L__BB8_100:
	add.s32 	%r1316, %r1316, 1;
	setp.ne.s32 	%p90, %r1316, %r337;
	@%p90 bra 	$L__BB8_91;
$L__BB8_101:
	add.s32 	%r1280, %r1280, 1;
	setp.ne.s32 	%p91, %r1280, 2;
	@%p91 bra 	$L__BB8_61;
$L__BB8_102:
	add.s32 	%r1275, %r1275, 1;
	setp.ne.s32 	%p92, %r1275, 2;
	@%p92 bra 	$L__BB8_59;
	ld.param.b32 	%r1186, [simd_batch_md_step_deterministic_param_34];
	ld.param.b64 	%rd259, [simd_batch_md_step_deterministic_param_33];
	ld.param.b64 	%rd236, [simd_batch_md_step_deterministic_param_4];
	cvta.to.global.u64 	%rd193, %rd236;
	add.s64 	%rd195, %rd193, %rd147;
	atom.global.add.f32 	%r970, [%rd195], %r1327;
	atom.global.add.f32 	%r971, [%rd195+4], %r1328;
	atom.global.add.f32 	%r972, [%rd195+8], %r1329;
	add.s32 	%r973, %r1273, %r1186;
	cvta.to.global.u64 	%rd196, %rd259;
	mul.wide.s32 	%rd197, %r973, 8;
	add.s64 	%rd198, %rd196, %rd197;
	atom.global.add.f32 	%r974, [%rd198], %r1330;
	mov.u32 	%r976, %nctaid.x;
	mad.lo.s32 	%r1274, %r448, %r976, %r1274;
	setp.lt.s32 	%p93, %r1274, %r232;
	@%p93 bra 	$L__BB8_58;
$L__BB8_104:
	ld.param.b32 	%r1170, [simd_batch_md_step_deterministic_param_1];
	add.s32 	%r1273, %r1273, 1;
	setp.ne.s32 	%p94, %r1273, %r1170;
	@%p94 bra 	$L__BB8_56;
$L__BB8_105:
	ld.param.b32 	%r1189, [simd_batch_md_step_deterministic_param_36];
	ld.param.b64 	%rd261, [simd_batch_md_step_deterministic_param_35];
	ld.param.b64 	%rd237, [simd_batch_md_step_deterministic_param_4];
	ld.param.b32 	%r1171, [simd_batch_md_step_deterministic_param_1];
	ld.param.b64 	%rd232, [simd_batch_md_step_deterministic_param_0];
	mov.u32 	%r978, %nctaid.x;
	mul.lo.s32 	%r377, %r448, %r978;
	cvta.to.global.u64 	%rd28, %rd237;
	cvta.to.global.u64 	%rd29, %rd232;
	setp.lt.s32 	%p95, %r1171, 1;
	bar.sync 	0;
	setp.eq.s64 	%p96, %rd261, 0;
	setp.leu.ftz.f32 	%p97, %r1189, 0f00000000;
	or.pred 	%p98, %p96, %p97;
	or.pred 	%p99, %p98, %p95;
	@%p99 bra 	$L__BB8_113;
	ld.param.b64 	%rd262, [simd_batch_md_step_deterministic_param_35];
	cvta.to.global.u64 	%rd30, %rd262;
	mov.b32 	%r1335, 0;
$L__BB8_107:
	mul.wide.u32 	%rd199, %r1335, 64;
	add.s64 	%rd31, %rd29, %rd199;
	ld.global.nc.b32 	%r379, [%rd31+4];
	setp.ge.s32 	%p100, %r1, %r379;
	@%p100 bra 	$L__BB8_112;
	ld.global.nc.b32 	%r380, [%rd31];
	mov.b32 	%r1336, %r1;
$L__BB8_109:
	ld.param.b64 	%rd254, [simd_batch_md_step_deterministic_param_26];
	add.s32 	%r382, %r380, %r1336;
	cvta.to.global.u64 	%rd200, %rd254;
	mul.wide.s32 	%rd201, %r382, 4;
	add.s64 	%rd202, %rd200, %rd201;
	ld.global.nc.b32 	%r980, [%rd202];
	setp.leu.ftz.f32 	%p101, %r980, 0f40000000;
	@%p101 bra 	$L__BB8_111;
	ld.param.b32 	%r1190, [simd_batch_md_step_deterministic_param_36];
	mul.lo.s32 	%r981, %r382, 3;
	mul.wide.s32 	%rd203, %r981, 4;
	add.s64 	%rd204, %rd9, %rd203;
	ld.global.b32 	%r982, [%rd204];
	ld.global.b32 	%r983, [%rd204+4];
	ld.global.b32 	%r984, [%rd204+8];
	add.s64 	%rd205, %rd30, %rd203;
	ld.global.nc.b32 	%r985, [%rd205];
	ld.global.nc.b32 	%r986, [%rd205+4];
	ld.global.nc.b32 	%r987, [%rd205+8];
	sub.ftz.f32 	%r988, %r982, %r985;
	add.s64 	%rd206, %rd28, %rd203;
	ld.global.b32 	%r989, [%rd206];
	mul.ftz.f32 	%r990, %r1190, %r988;
	sub.ftz.f32 	%r991, %r989, %r990;
	st.global.b32 	[%rd206], %r991;
	sub.ftz.f32 	%r992, %r983, %r986;
	ld.global.b32 	%r993, [%rd206+4];
	mul.ftz.f32 	%r994, %r1190, %r992;
	sub.ftz.f32 	%r995, %r993, %r994;
	st.global.b32 	[%rd206+4], %r995;
	sub.ftz.f32 	%r996, %r984, %r987;
	ld.global.b32 	%r997, [%rd206+8];
	mul.ftz.f32 	%r998, %r1190, %r996;
	sub.ftz.f32 	%r999, %r997, %r998;
	st.global.b32 	[%rd206+8], %r999;
$L__BB8_111:
	add.s32 	%r1336, %r1336, %r377;
	setp.lt.s32 	%p102, %r1336, %r379;
	@%p102 bra 	$L__BB8_109;
$L__BB8_112:
	ld.param.b32 	%r1172, [simd_batch_md_step_deterministic_param_1];
	add.s32 	%r1335, %r1335, 1;
	setp.ne.s32 	%p103, %r1335, %r1172;
	@%p103 bra 	$L__BB8_107;
$L__BB8_113:
	ld.param.b32 	%r1173, [simd_batch_md_step_deterministic_param_1];
	setp.lt.s32 	%p104, %r1173, 1;
	bar.sync 	0;
	@%p104 bra 	$L__BB8_121;
	mov.b32 	%r1337, 0;
$L__BB8_115:
	mul.wide.u32 	%rd207, %r1337, 64;
	add.s64 	%rd32, %rd29, %rd207;
	ld.global.nc.b32 	%r386, [%rd32+4];
	setp.ge.s32 	%p105, %r1, %r386;
	@%p105 bra 	$L__BB8_120;
	ld.global.nc.b32 	%r387, [%rd32];
	mov.b32 	%r1338, %r1;
$L__BB8_117:
	add.s32 	%r1001, %r387, %r1338;
	mul.lo.s32 	%r1002, %r1001, 3;
	mul.wide.s32 	%rd208, %r1002, 4;
	add.s64 	%rd33, %rd28, %rd208;
	ld.global.b32 	%r389, [%rd33];
	ld.global.b32 	%r390, [%rd33+4];
	ld.global.b32 	%r391, [%rd33+8];
	mul.ftz.f32 	%r1003, %r390, %r390;
	fma.rn.ftz.f32 	%r1004, %r389, %r389, %r1003;
	fma.rn.ftz.f32 	%r1005, %r391, %r391, %r1004;
	sqrt.approx.ftz.f32 	%r392, %r1005;
	setp.leu.ftz.f32 	%p106, %r392, 0f42A00000;
	@%p106 bra 	$L__BB8_119;
	mov.b32 	%r1006, 0f42A00000;
	div.approx.ftz.f32 	%r1007, %r1006, %r392;
	mul.ftz.f32 	%r1008, %r389, %r1007;
	st.global.b32 	[%rd33], %r1008;
	mul.ftz.f32 	%r1009, %r390, %r1007;
	st.global.b32 	[%rd33+4], %r1009;
	mul.ftz.f32 	%r1010, %r391, %r1007;
	st.global.b32 	[%rd33+8], %r1010;
$L__BB8_119:
	add.s32 	%r1338, %r1338, %r377;
	setp.lt.s32 	%p107, %r1338, %r386;
	@%p107 bra 	$L__BB8_117;
$L__BB8_120:
	ld.param.b32 	%r1174, [simd_batch_md_step_deterministic_param_1];
	add.s32 	%r1337, %r1337, 1;
	setp.ne.s32 	%p108, %r1337, %r1174;
	@%p108 bra 	$L__BB8_115;
$L__BB8_121:
	bar.sync 	0;
$L__BB8_122:
	ld.param.b32 	%r1198, [simd_batch_md_step_deterministic_param_41];
	ld.param.b64 	%rd255, [simd_batch_md_step_deterministic_param_26];
	ld.param.b64 	%rd238, [simd_batch_md_step_deterministic_param_4];
	ld.param.b64 	%rd234, [simd_batch_md_step_deterministic_param_3];
	ld.param.b64 	%rd233, [simd_batch_md_step_deterministic_param_0];
	mov.u32 	%r1012, %nctaid.x;
	mul.lo.s32 	%r395, %r448, %r1012;
	cvta.to.global.u64 	%rd34, %rd238;
	cvta.to.global.u64 	%rd35, %rd233;
	cvta.to.global.u64 	%rd36, %rd255;
	cvta.to.global.u64 	%rd37, %rd234;
	setp.gt.u32 	%p109, %r1198, 1;
	@%p109 bra 	$L__BB8_132;
	ld.param.b32 	%r1175, [simd_batch_md_step_deterministic_param_1];
	setp.lt.s32 	%p110, %r1175, 1;
	@%p110 bra 	$L__BB8_131;
	ld.param.b32 	%r1191, [simd_batch_md_step_deterministic_param_37];
	mul.ftz.f32 	%r396, %r1191, 0f3F000000;
	mov.b32 	%r1339, 0;
$L__BB8_125:
	mul.wide.u32 	%rd209, %r1339, 64;
	add.s64 	%rd38, %rd35, %rd209;
	ld.global.nc.b32 	%r398, [%rd38+4];
	setp.ge.s32 	%p111, %r1, %r398;
	@%p111 bra 	$L__BB8_130;
	ld.global.nc.b32 	%r399, [%rd38];
	mov.b32 	%r1340, %r1;
$L__BB8_127:
	add.s32 	%r1014, %r399, %r1340;
	mul.lo.s32 	%r1015, %r1014, 3;
	mul.wide.s32 	%rd210, %r1015, 4;
	add.s64 	%rd39, %rd9, %rd210;
	ld.global.b32 	%r401, [%rd39];
	ld.global.b32 	%r402, [%rd39+4];
	ld.global.b32 	%r403, [%rd39+8];
	add.s64 	%rd40, %rd37, %rd210;
	ld.global.b32 	%r1016, [%rd40];
	ld.global.b32 	%r1017, [%rd40+4];
	ld.global.b32 	%r1018, [%rd40+8];
	add.s64 	%rd211, %rd34, %rd210;
	ld.global.b32 	%r1019, [%rd211];
	ld.global.b32 	%r1020, [%rd211+4];
	ld.global.b32 	%r1021, [%rd211+8];
	mul.wide.s32 	%rd212, %r1014, 4;
	add.s64 	%rd213, %rd36, %rd212;
	ld.global.nc.b32 	%r1022, [%rd213];
	setp.gt.ftz.f32 	%p112, %r1022, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r1023, %r1022;
	mul.ftz.f32 	%r1024, %r1023, 0f39DB5CB3;
	selp.f32 	%r1025, %r1024, 0f00000000, %p112;
	mul.ftz.f32 	%r1026, %r396, %r1019;
	fma.rn.ftz.f32 	%r1341, %r1026, %r1025, %r1016;
	mul.ftz.f32 	%r1027, %r396, %r1020;
	fma.rn.ftz.f32 	%r1342, %r1027, %r1025, %r1017;
	mul.ftz.f32 	%r1028, %r396, %r1021;
	fma.rn.ftz.f32 	%r1343, %r1028, %r1025, %r1018;
	mul.ftz.f32 	%r1029, %r1342, %r1342;
	fma.rn.ftz.f32 	%r1030, %r1341, %r1341, %r1029;
	fma.rn.ftz.f32 	%r1031, %r1343, %r1343, %r1030;
	sqrt.approx.ftz.f32 	%r407, %r1031;
	setp.leu.ftz.f32 	%p113, %r407, 0f3E19999A;
	@%p113 bra 	$L__BB8_129;
	mov.b32 	%r1032, 0f3E19999A;
	div.approx.ftz.f32 	%r1033, %r1032, %r407;
	mul.ftz.f32 	%r1341, %r1341, %r1033;
	mul.ftz.f32 	%r1342, %r1342, %r1033;
	mul.ftz.f32 	%r1343, %r1343, %r1033;
$L__BB8_129:
	ld.param.b32 	%r1192, [simd_batch_md_step_deterministic_param_37];
	fma.rn.ftz.f32 	%r1034, %r1192, %r1341, %r401;
	fma.rn.ftz.f32 	%r1035, %r1192, %r1342, %r402;
	fma.rn.ftz.f32 	%r1036, %r1192, %r1343, %r403;
	st.global.b32 	[%rd39], %r1034;
	st.global.b32 	[%rd39+4], %r1035;
	st.global.b32 	[%rd39+8], %r1036;
	st.global.b32 	[%rd40], %r1341;
	st.global.b32 	[%rd40+4], %r1342;
	st.global.b32 	[%rd40+8], %r1343;
	add.s32 	%r1340, %r1340, %r395;
	setp.lt.s32 	%p114, %r1340, %r398;
	@%p114 bra 	$L__BB8_127;
$L__BB8_130:
	ld.param.b32 	%r1176, [simd_batch_md_step_deterministic_param_1];
	add.s32 	%r1339, %r1339, 1;
	setp.ne.s32 	%p115, %r1339, %r1176;
	@%p115 bra 	$L__BB8_125;
$L__BB8_131:
	bar.sync 	0;
$L__BB8_132:
	ld.param.b32 	%r1199, [simd_batch_md_step_deterministic_param_41];
	ld.param.b32 	%r1177, [simd_batch_md_step_deterministic_param_1];
	and.b32 	%r1037, %r1199, -3;
	setp.ne.s32 	%p116, %r1037, 0;
	setp.lt.s32 	%p117, %r1177, 1;
	or.pred 	%p118, %p116, %p117;
	@%p118 bra 	$L__BB8_144;
	ld.param.b32 	%r1197, [simd_batch_md_step_deterministic_param_40];
	ld.param.b32 	%r1196, [simd_batch_md_step_deterministic_param_39];
	ld.param.b32 	%r1194, [simd_batch_md_step_deterministic_param_38];
	ld.param.b32 	%r1193, [simd_batch_md_step_deterministic_param_37];
	ld.param.b64 	%rd260, [simd_batch_md_step_deterministic_param_33];
	cvta.to.global.u64 	%rd41, %rd260;
	mul.ftz.f32 	%r416, %r1193, 0f3F000000;
	setp.gt.ftz.f32 	%p119, %r1196, 0f2EDBE6FF;
	setp.gt.ftz.f32 	%p120, %r1194, 0f00000000;
	and.pred 	%p121, %p120, %p119;
	neg.ftz.f32 	%r1038, %r1196;
	mul.ftz.f32 	%r417, %r1193, %r1038;
	mul.lo.s32 	%r418, %r1197, -1640531527;
	@%p121 bra 	$L__BB8_139;
	mov.b32 	%r1346, 0;
$L__BB8_135:
	mul.wide.u32 	%rd214, %r1346, 64;
	add.s64 	%rd44, %rd35, %rd214;
	ld.global.nc.b32 	%r430, [%rd44+4];
	setp.ge.s32 	%p122, %r1, %r430;
	@%p122 bra 	$L__BB8_138;
	ld.param.b32 	%r1187, [simd_batch_md_step_deterministic_param_34];
	ld.global.nc.b32 	%r431, [%rd44];
	add.s32 	%r1040, %r1346, %r1187;
	mul.wide.s32 	%rd215, %r1040, 8;
	add.s64 	%rd216, %rd41, %rd215;
	add.s64 	%rd45, %rd216, 4;
	mov.b32 	%r1347, %r1;
$L__BB8_137:
	add.s32 	%r1041, %r431, %r1347;
	mul.lo.s32 	%r1042, %r1041, 3;
	mul.wide.s32 	%rd217, %r1042, 4;
	add.s64 	%rd218, %rd37, %rd217;
	ld.global.b32 	%r1043, [%rd218];
	ld.global.b32 	%r1044, [%rd218+4];
	ld.global.b32 	%r1045, [%rd218+8];
	add.s64 	%rd219, %rd34, %rd217;
	ld.global.b32 	%r1046, [%rd219];
	ld.global.b32 	%r1047, [%rd219+4];
	ld.global.b32 	%r1048, [%rd219+8];
	mul.wide.s32 	%rd220, %r1041, 4;
	add.s64 	%rd221, %rd36, %rd220;
	ld.global.nc.b32 	%r1049, [%rd221];
	setp.gt.ftz.f32 	%p123, %r1049, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r1050, %r1049;
	mul.ftz.f32 	%r1051, %r1050, 0f39DB5CB3;
	selp.f32 	%r1052, %r1051, 0f00000000, %p123;
	mul.ftz.f32 	%r1053, %r416, %r1046;
	fma.rn.ftz.f32 	%r1054, %r1053, %r1052, %r1043;
	mul.ftz.f32 	%r1055, %r416, %r1047;
	fma.rn.ftz.f32 	%r1056, %r1055, %r1052, %r1044;
	mul.ftz.f32 	%r1057, %r416, %r1048;
	fma.rn.ftz.f32 	%r1058, %r1057, %r1052, %r1045;
	mul.ftz.f32 	%r1059, %r1056, %r1056;
	fma.rn.ftz.f32 	%r1060, %r1054, %r1054, %r1059;
	fma.rn.ftz.f32 	%r1061, %r1058, %r1058, %r1060;
	sqrt.approx.ftz.f32 	%r1062, %r1061;
	mul.ftz.f32 	%r1063, %r1049, 0f3F000000;
	mul.ftz.f32 	%r1064, %r1063, %r1062;
	mul.ftz.f32 	%r1065, %r1062, %r1064;
	mov.b32 	%r1066, 0f39DB5CB3;
	div.approx.ftz.f32 	%r1067, %r1065, %r1066;
	st.global.b32 	[%rd218], %r1054;
	st.global.b32 	[%rd218+4], %r1056;
	st.global.b32 	[%rd218+8], %r1058;
	atom.global.add.f32 	%r1068, [%rd45], %r1067;
	add.s32 	%r1347, %r1347, %r395;
	setp.lt.s32 	%p124, %r1347, %r430;
	@%p124 bra 	$L__BB8_137;
$L__BB8_138:
	ld.param.b32 	%r1178, [simd_batch_md_step_deterministic_param_1];
	add.s32 	%r1346, %r1346, 1;
	setp.ne.s32 	%p125, %r1346, %r1178;
	@%p125 bra 	$L__BB8_135;
	bra.uni 	$L__BB8_144;
$L__BB8_139:
	add.s32 	%r419, %r418, -1265770134;
	mul.ftz.f32 	%r420, %r417, 0f3FB8AA3B;
	mov.b32 	%r1344, 0;
	ex2.approx.ftz.f32 	%r424, %r420;
$L__BB8_140:
	mul.wide.u32 	%rd222, %r1344, 64;
	add.s64 	%rd42, %rd35, %rd222;
	ld.global.nc.b32 	%r422, [%rd42+4];
	setp.ge.s32 	%p126, %r1, %r422;
	@%p126 bra 	$L__BB8_143;
	ld.param.b32 	%r1195, [simd_batch_md_step_deterministic_param_38];
	ld.param.b32 	%r1188, [simd_batch_md_step_deterministic_param_34];
	ld.global.nc.b32 	%r423, [%rd42];
	add.s32 	%r1070, %r1344, %r1188;
	mul.wide.s32 	%rd223, %r1070, 8;
	add.s64 	%rd224, %rd41, %rd223;
	add.s64 	%rd43, %rd224, 4;
	mul.ftz.f32 	%r1071, %r424, %r424;
	mov.b32 	%r1072, 0f3F800000;
	sub.ftz.f32 	%r1073, %r1072, %r1071;
	mul.ftz.f32 	%r1074, %r1073, 0f3B023BC0;
	mul.ftz.f32 	%r1075, %r1195, %r1074;
	mul.ftz.f32 	%r425, %r1075, 0f39DB5CB3;
	mov.b32 	%r1345, %r1;
$L__BB8_142:
	add.s32 	%r1076, %r423, %r1345;
	mul.lo.s32 	%r1077, %r1076, 3;
	mul.wide.s32 	%rd225, %r1077, 4;
	add.s64 	%rd226, %rd37, %rd225;
	ld.global.b32 	%r1078, [%rd226];
	ld.global.b32 	%r1079, [%rd226+4];
	ld.global.b32 	%r1080, [%rd226+8];
	add.s64 	%rd227, %rd34, %rd225;
	ld.global.b32 	%r1081, [%rd227];
	ld.global.b32 	%r1082, [%rd227+4];
	ld.global.b32 	%r1083, [%rd227+8];
	mul.wide.s32 	%rd228, %r1076, 4;
	add.s64 	%rd229, %rd36, %rd228;
	ld.global.nc.b32 	%r1084, [%rd229];
	setp.gt.ftz.f32 	%p127, %r1084, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r1085, %r1084;
	selp.f32 	%r1086, %r1085, 0f00000000, %p127;
	mul.ftz.f32 	%r1087, %r1086, 0f39DB5CB3;
	mul.ftz.f32 	%r1088, %r416, %r1081;
	fma.rn.ftz.f32 	%r1089, %r1088, %r1087, %r1078;
	mul.ftz.f32 	%r1090, %r416, %r1082;
	fma.rn.ftz.f32 	%r1091, %r1090, %r1087, %r1079;
	mul.ftz.f32 	%r1092, %r416, %r1083;
	fma.rn.ftz.f32 	%r1093, %r1092, %r1087, %r1080;
	mul.ftz.f32 	%r1094, %r1086, %r425;
	sqrt.approx.ftz.f32 	%r1095, %r1094;
	mul.ftz.f32 	%r1096, %r1095, 0f3F983127;
	mad.lo.s32 	%r1097, %r1076, 1664525, %r419;
	shr.u32 	%r1098, %r1097, 17;
	xor.b32 	%r1099, %r1098, %r1097;
	shl.b32 	%r1100, %r1099, 13;
	xor.b32 	%r1101, %r1100, %r1099;
	shr.u32 	%r1102, %r1101, 5;
	xor.b32 	%r1103, %r1102, %r1101;
	cvt.rn.f32.u32 	%r1104, %r1103;
	mov.b32 	%r1105, 0f4F800000;
	div.approx.ftz.f32 	%r1106, %r1104, %r1105;
	max.ftz.f32 	%r1107, %r1106, 0f2EDBE6FF;
	shr.u32 	%r1108, %r1103, 17;
	xor.b32 	%r1109, %r1108, %r1103;
	shl.b32 	%r1110, %r1109, 13;
	xor.b32 	%r1111, %r1110, %r1109;
	shr.u32 	%r1112, %r1111, 5;
	xor.b32 	%r1113, %r1112, %r1111;
	cvt.rn.f32.u32 	%r1114, %r1113;
	div.approx.ftz.f32 	%r1115, %r1114, %r1105;
	shr.u32 	%r1116, %r1113, 17;
	xor.b32 	%r1117, %r1116, %r1113;
	shl.b32 	%r1118, %r1117, 13;
	xor.b32 	%r1119, %r1118, %r1117;
	shr.u32 	%r1120, %r1119, 5;
	xor.b32 	%r1121, %r1120, %r1119;
	cvt.rn.f32.u32 	%r1122, %r1121;
	div.approx.ftz.f32 	%r1123, %r1122, %r1105;
	max.ftz.f32 	%r1124, %r1123, 0f2EDBE6FF;
	shr.u32 	%r1125, %r1121, 17;
	xor.b32 	%r1126, %r1125, %r1121;
	shl.b32 	%r1127, %r1126, 13;
	xor.b32 	%r1128, %r1127, %r1126;
	shr.u32 	%r1129, %r1128, 5;
	xor.b32 	%r1130, %r1129, %r1128;
	cvt.rn.f32.u32 	%r1131, %r1130;
	div.approx.ftz.f32 	%r1132, %r1131, %r1105;
	lg2.approx.ftz.f32 	%r1133, %r1107;
	mul.ftz.f32 	%r1134, %r1133, 0f3F317218;
	mul.ftz.f32 	%r1135, %r1134, 0fC0000000;
	sqrt.approx.ftz.f32 	%r1136, %r1135;
	lg2.approx.ftz.f32 	%r1137, %r1124;
	mul.ftz.f32 	%r1138, %r1137, 0f3F317218;
	mul.ftz.f32 	%r1139, %r1138, 0fC0000000;
	sqrt.approx.ftz.f32 	%r1140, %r1139;
	mul.ftz.f32 	%r1141, %r1115, 0f40C90FDB;
	cos.approx.ftz.f32 	%r1142, %r1141;
	mul.ftz.f32 	%r1143, %r1136, %r1142;
	sin.approx.ftz.f32 	%r1144, %r1141;
	mul.ftz.f32 	%r1145, %r1136, %r1144;
	mul.ftz.f32 	%r1146, %r1132, 0f40C90FDB;
	cos.approx.ftz.f32 	%r1147, %r1146;
	mul.ftz.f32 	%r1148, %r1140, %r1147;
	mul.ftz.f32 	%r1149, %r1096, %r1143;
	fma.rn.ftz.f32 	%r1150, %r1089, %r424, %r1149;
	mul.ftz.f32 	%r1151, %r1096, %r1145;
	fma.rn.ftz.f32 	%r1152, %r1091, %r424, %r1151;
	mul.ftz.f32 	%r1153, %r1096, %r1148;
	fma.rn.ftz.f32 	%r1154, %r1093, %r424, %r1153;
	mul.ftz.f32 	%r1155, %r1152, %r1152;
	fma.rn.ftz.f32 	%r1156, %r1150, %r1150, %r1155;
	fma.rn.ftz.f32 	%r1157, %r1154, %r1154, %r1156;
	sqrt.approx.ftz.f32 	%r1158, %r1157;
	mul.ftz.f32 	%r1159, %r1084, 0f3F000000;
	mul.ftz.f32 	%r1160, %r1159, %r1158;
	mul.ftz.f32 	%r1161, %r1158, %r1160;
	mov.b32 	%r1162, 0f39DB5CB3;
	div.approx.ftz.f32 	%r1163, %r1161, %r1162;
	st.global.b32 	[%rd226], %r1150;
	st.global.b32 	[%rd226+4], %r1152;
	st.global.b32 	[%rd226+8], %r1154;
	atom.global.add.f32 	%r1164, [%rd43], %r1163;
	add.s32 	%r1345, %r1345, %r395;
	setp.lt.s32 	%p128, %r1345, %r422;
	@%p128 bra 	$L__BB8_142;
$L__BB8_143:
	ld.param.b32 	%r1179, [simd_batch_md_step_deterministic_param_1];
	add.s32 	%r1344, %r1344, 1;
	setp.eq.s32 	%p129, %r1344, %r1179;
	@%p129 bra 	$L__BB8_144;
	bra.uni 	$L__BB8_140;
$L__BB8_144:
	ret;
$L__BB8_145:
	mul.ftz.f32 	%r1268, %r212, 0fBF000000;
	mul.ftz.f32 	%r1267, %r211, 0fBF000000;
	mul.ftz.f32 	%r1266, %r210, 0fBF000000;
	bra.uni 	$L__BB8_51;

}
