static inline unsigned int F_1 ( int V_1 )\r\n{\r\nreturn F_2 ( V_2 + V_1 ) ;\r\n}\r\nstatic inline void F_3 ( int V_1 , int V_3 )\r\n{\r\nF_4 ( V_3 , V_2 + V_1 ) ;\r\n}\r\nstatic void F_5 ( unsigned long V_4 )\r\n{\r\nwhile ( V_4 > V_5 ) {\r\nF_6 ( V_5 ) ;\r\nV_4 -= V_5 ;\r\n}\r\nF_6 ( V_4 ) ;\r\n}\r\nstatic unsigned int F_7 ( struct V_6 * V_6 , T_1 * V_7 )\r\n{\r\nF_8 ( V_6 , & V_8 , V_7 ) ;\r\nif ( V_9 != V_10 )\r\nreturn V_11 | V_12 ;\r\nreturn 0 ;\r\n}\r\nstatic T_2 F_9 ( struct V_6 * V_6 , char T_3 * V_13 , T_4 V_14 ,\r\nT_5 * V_15 )\r\n{\r\nint V_16 = 0 ;\r\nint V_17 = 0 ;\r\nF_10 ( V_7 , V_18 ) ;\r\nif ( V_14 % sizeof( int ) )\r\nreturn - V_19 ;\r\nF_11 ( & V_8 , & V_7 ) ;\r\nF_12 ( V_20 ) ;\r\nwhile ( V_16 < V_14 ) {\r\nif ( V_9 != V_10 ) {\r\nif ( F_13 ( V_13 + V_16 ,\r\nV_21 + V_9 ,\r\nsizeof( int ) ) ) {\r\nV_17 = - V_22 ;\r\nbreak;\r\n}\r\nV_9 = ( V_9 + 1 ) & ( V_23 - 1 ) ;\r\nV_16 += sizeof( int ) ;\r\n} else {\r\nif ( V_6 -> V_24 & V_25 ) {\r\nV_17 = - V_26 ;\r\nbreak;\r\n}\r\nif ( F_14 ( V_18 ) ) {\r\nV_17 = - V_27 ;\r\nbreak;\r\n}\r\nF_15 () ;\r\nF_12 ( V_20 ) ;\r\n}\r\n}\r\nF_16 ( & V_8 , & V_7 ) ;\r\nF_12 ( V_28 ) ;\r\nreturn V_16 ? V_16 : V_17 ;\r\n}\r\nstatic T_2 F_17 ( struct V_6 * V_6 , const char T_3 * V_13 , T_4 V_16 ,\r\nT_5 * V_29 )\r\n{\r\nunsigned long V_30 ;\r\nint V_31 , V_14 ;\r\nint * V_32 ;\r\nV_14 = V_16 / sizeof( int ) ;\r\nif ( V_16 % sizeof( int ) || V_14 % 2 == 0 )\r\nreturn - V_19 ;\r\nV_32 = F_18 ( V_13 , V_16 ) ;\r\nif ( F_19 ( V_32 ) )\r\nreturn F_20 ( V_32 ) ;\r\nV_31 = 0 ;\r\nF_21 ( V_30 ) ;\r\nwhile ( 1 ) {\r\nif ( V_31 >= V_14 )\r\nbreak;\r\nif ( V_32 [ V_31 ] )\r\nF_22 ( V_32 [ V_31 ] ) ;\r\nV_31 ++ ;\r\nif ( V_31 >= V_14 )\r\nbreak;\r\nif ( V_32 [ V_31 ] )\r\nF_23 ( V_32 [ V_31 ] ) ;\r\nV_31 ++ ;\r\n}\r\nF_24 ( V_30 ) ;\r\nF_25 ( V_32 ) ;\r\nreturn V_14 ;\r\n}\r\nstatic long F_26 ( struct V_6 * V_33 , unsigned int V_34 , unsigned long V_35 )\r\n{\r\nT_6 T_3 * V_36 = ( T_6 T_3 * ) V_35 ;\r\nint V_17 = 0 ;\r\nT_6 V_3 = 0 ;\r\nif ( V_34 == V_37 )\r\nV_3 = V_38 | V_39 ;\r\nelse if ( V_34 == V_40 )\r\nV_3 = V_41 ;\r\nelse if ( V_34 == V_42 )\r\nV_3 = V_43 ;\r\nswitch ( V_34 ) {\r\ncase V_37 :\r\ncase V_40 :\r\ncase V_42 :\r\nV_17 = F_27 ( V_3 , V_36 ) ;\r\nbreak;\r\ncase V_44 :\r\ncase V_45 :\r\nV_17 = F_28 ( V_3 , V_36 ) ;\r\nbreak;\r\ndefault:\r\nV_17 = - V_46 ;\r\n}\r\nif ( V_17 )\r\nreturn V_17 ;\r\nif ( V_34 == V_45 ) {\r\nif ( V_3 != V_43 )\r\nV_17 = - V_47 ;\r\n} else if ( V_34 == V_44 ) {\r\nif ( V_3 != V_41 )\r\nV_17 = - V_47 ;\r\n}\r\nreturn V_17 ;\r\n}\r\nstatic void F_29 ( int V_48 , unsigned long V_49 )\r\n{\r\nunsigned int V_50 ;\r\nint V_51 ;\r\nF_30 ( L_1 , V_48 , V_49 ) ;\r\nV_51 = V_49 & V_52 ;\r\nif ( V_48 ) {\r\nif ( V_51 > V_53 / 2 )\r\nV_51 -= V_53 / 2 ;\r\nelse\r\nV_51 = 1 ;\r\nV_51 |= V_54 ;\r\n} else {\r\nV_51 += V_53 / 2 ;\r\n}\r\nV_50 = ( V_10 + 1 ) & ( V_23 - 1 ) ;\r\nif ( V_50 == V_9 ) {\r\nF_30 ( L_2 ) ;\r\nreturn;\r\n}\r\nV_21 [ V_10 ] = V_51 ;\r\nV_10 = V_50 ;\r\nF_31 ( & V_8 ) ;\r\n}\r\nstatic int F_32 ( void * V_55 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic void F_33 ( void * V_55 )\r\n{\r\n}\r\nstatic int F_34 ( void )\r\n{\r\nV_56 . V_57 = & V_58 -> V_57 ;\r\nV_56 . V_59 = F_35 ( & V_56 ) ;\r\nif ( V_56 . V_59 < 0 ) {\r\nF_36 ( L_3 ) ;\r\nreturn - V_60 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_37 ( void )\r\n{\r\nF_38 ( V_56 . V_59 ) ;\r\n}\r\nstatic void F_39 ( unsigned long V_55 )\r\n{\r\nunsigned long V_30 ;\r\nunsigned long V_61 ;\r\nF_40 ( & V_62 , V_30 ) ;\r\nif ( V_63 ) {\r\nF_4 ( V_64 , V_2 + V_65 ) ;\r\nV_61 = F_41 (unsigned long,\r\nktime_us_delta(last, last_intr_time),\r\nPULSE_MASK) ;\r\nF_42 ( V_56 . V_57 , L_4 ,\r\nV_63 , V_61 ) ;\r\nF_29 ( V_63 , V_61 ) ;\r\nV_63 = 0 ;\r\nV_66 = V_67 ;\r\n}\r\nF_43 ( & V_62 , V_30 ) ;\r\n}\r\nstatic T_7 F_44 ( int V_68 , void * V_69 )\r\n{\r\nunsigned char V_55 ;\r\nT_8 V_70 ;\r\nstatic unsigned long V_71 ;\r\nunsigned long V_72 ;\r\nunsigned long V_30 ;\r\nint V_73 , V_74 ;\r\nwhile ( ( V_73 = F_2 ( V_2 + V_75 ) & V_76 ) ) {\r\nswitch ( V_73 & V_76 ) {\r\ncase V_77 :\r\n( void ) F_2 ( V_2 + V_78 ) ;\r\nbreak;\r\ncase V_79 :\r\n( void ) F_2 ( V_2 + V_80 ) ;\r\nbreak;\r\ncase V_81 :\r\n#if 0\r\nif (lsr & UART_LSR_THRE)\r\noutb(data, io + UART_TX)\r\n#endif\r\nbreak;\r\ncase V_82 :\r\nF_40 ( & V_62 , V_30 ) ;\r\ndo {\r\nF_45 ( & V_83 ) ;\r\nV_55 = F_2 ( V_2 + V_84 ) ;\r\nV_70 = F_46 () ;\r\nV_71 = F_41 (unsigned long,\r\nktime_us_delta(last, curr_time),\r\nPULSE_MASK) ;\r\nV_72 = F_41 (unsigned long,\r\nktime_us_delta(last_intr_time,\r\ncurr_time),\r\nPULSE_MASK) ;\r\nF_42 ( V_56 . V_57 , L_5 ,\r\nV_72 , ( int ) V_55 ) ;\r\nif ( V_72 > V_53 * V_85 ) {\r\nif ( V_63 ) {\r\nF_42 ( V_56 . V_57 , L_6 ) ;\r\nF_29 ( V_63 ,\r\nV_71 -\r\nV_72 ) ;\r\nV_63 = 0 ;\r\nV_66 = V_67 ;\r\nV_71 = V_72 ;\r\n}\r\n}\r\nV_55 = 1 ;\r\nif ( V_55 ^ V_63 ) {\r\nF_29 ( V_63 ,\r\nV_71 - V_53 ) ;\r\nV_63 = V_55 ;\r\nV_66 = V_70 ;\r\nV_66 = F_47 ( V_66 ,\r\nV_53 ) ;\r\n}\r\nV_67 = V_70 ;\r\nif ( V_55 ) {\r\nV_83 . V_86 = V_87 +\r\nV_88 ;\r\nF_48 ( & V_83 ) ;\r\n}\r\nV_74 = F_2 ( V_2 + V_80 ) ;\r\n} while ( V_74 & V_89 );\r\nF_43 ( & V_62 , V_30 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nreturn F_49 ( V_90 ) ;\r\n}\r\nstatic void F_23 ( unsigned long V_91 )\r\n{\r\nF_5 ( V_91 ) ;\r\n}\r\nstatic void F_22 ( unsigned long V_91 )\r\n{\r\nlong V_92 = V_91 / V_53 ;\r\nif ( V_92 == 0 )\r\nV_92 ++ ;\r\nwhile ( V_92 -- ) {\r\nF_4 ( V_93 , V_2 + V_94 ) ;\r\nwhile ( ! ( F_2 ( V_2 + V_80 ) & V_95 ) )\r\n;\r\n}\r\n}\r\nstatic int F_50 ( void )\r\n{\r\nunsigned long V_30 ;\r\nF_40 ( & V_96 , V_30 ) ;\r\n#if F_51 ( V_97 )\r\nF_3 ( V_65 ,\r\nV_64 |\r\nV_98 |\r\nV_99 ) ;\r\nF_3 ( V_100 , F_1 ( V_100 ) & ( ~ V_101 ) ) ;\r\nF_3 ( V_102 , F_1 ( V_102 ) &\r\n( ~ ( V_103 | V_104 | V_105 | V_106 ) ) ) ;\r\nF_3 ( V_100 , F_1 ( V_100 ) | V_101 ) ;\r\nF_3 ( V_107 , 0 ) ;\r\nF_3 ( V_108 , 12 ) ;\r\nF_3 ( V_100 , F_1 ( V_100 ) & ( ~ V_101 ) ) ;\r\nF_3 ( V_109 , V_110 | V_111 | V_112 ) ;\r\nF_5 ( 50 * 1000 ) ;\r\nF_3 ( V_109 , V_110 | V_112 ) ;\r\nF_6 ( 1 * 1000 ) ;\r\nF_3 ( V_109 , V_110 | V_111 | V_112 ) ;\r\nF_6 ( 100 ) ;\r\nF_3 ( V_109 , V_111 | V_112 ) ;\r\nF_6 ( 7 ) ;\r\nF_3 ( V_94 , V_113 | V_114 ) ;\r\nF_6 ( 1500 ) ;\r\nF_3 ( V_109 , V_110 | V_111 | V_112 ) ;\r\nF_6 ( 50 ) ;\r\nF_6 ( 1500 ) ;\r\nF_52 ( L_7 , F_1 ( V_84 ) ) ;\r\nF_3 ( V_100 , F_1 ( V_100 ) | V_101 ) ;\r\nF_3 ( V_107 , 0 ) ;\r\nF_3 ( V_108 , 1 ) ;\r\nF_3 ( V_100 , V_115 ) ;\r\nF_3 ( V_102 , F_1 ( V_102 ) | V_106 ) ;\r\n#else\r\nF_4 ( 0 , V_2 + V_109 ) ;\r\nF_4 ( 0 , V_2 + V_102 ) ;\r\nF_4 ( V_101 | V_116 , V_2 + V_100 ) ;\r\nF_4 ( 1 , V_2 + V_108 ) ; F_4 ( 0 , V_2 + V_107 ) ;\r\nF_4 ( V_116 , V_2 + V_100 ) ;\r\nF_4 ( V_117 , V_2 + V_65 ) ;\r\nF_4 ( V_106 , V_2 + V_102 ) ;\r\nF_4 ( V_111 | V_110 | V_112 , V_2 + V_109 ) ;\r\n#ifdef F_53\r\nF_54 () ;\r\n#elif F_51 ( V_118 )\r\nF_55 () ;\r\n#endif\r\n#endif\r\nF_43 ( & V_96 , V_30 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_56 ( void )\r\n{\r\nunsigned long V_30 ;\r\nF_40 ( & V_96 , V_30 ) ;\r\nF_4 ( 0 , V_2 + V_102 ) ;\r\nF_43 ( & V_96 , V_30 ) ;\r\n}\r\nstatic int F_57 ( void )\r\n{\r\nint V_17 ;\r\nif ( F_58 ( V_2 , 8 , V_119 ) == NULL ) {\r\nF_36 ( L_8 , V_2 ) ;\r\nreturn - V_120 ;\r\n}\r\nV_17 = F_59 ( V_68 , F_44 , 0 ,\r\nV_119 , NULL ) ;\r\nif ( V_17 < 0 ) {\r\nF_60 ( V_2 , 8 ) ;\r\nF_36 ( L_9 , V_68 ) ;\r\nreturn V_17 ;\r\n}\r\nF_52 ( L_10 , V_2 , V_68 ) ;\r\nF_61 ( & V_83 , F_39 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_62 ( void )\r\n{\r\nF_63 ( V_68 , NULL ) ;\r\nF_64 ( & V_83 ) ;\r\nF_60 ( V_2 , 8 ) ;\r\n}\r\nstatic void F_54 ( void )\r\n{\r\nint V_31 ;\r\nT_9 V_121 [] = {\r\nV_122 ,\r\nV_123 | V_124 ,\r\nV_125 | V_126 | V_127 ,\r\nV_123 ,\r\nV_128 | V_129 ,\r\nV_130 | V_131 | V_132 ,\r\nV_133 | V_134 ,\r\nV_135 | V_136 | V_137 | V_138 ,\r\nV_139 | V_140 ,\r\nV_141 | V_142 | V_143 ,\r\nV_144 | ( V_145 & 0x0f ) ,\r\nV_146 | ( ( V_145 >> 4 ) & 0x0f ) ,\r\nV_147 | V_148 | V_149\r\n} ;\r\nF_3 ( V_100 , V_101 | V_115 ) ;\r\nF_3 ( V_107 , 0 ) ;\r\nF_3 ( V_108 , 12 ) ;\r\nF_3 ( V_100 , V_115 ) ;\r\nF_3 ( V_109 , V_110 | V_111 | V_112 ) ;\r\nfor ( V_31 = 0 ; V_31 < 50 ; V_31 ++ )\r\nF_5 ( 1000 ) ;\r\nF_3 ( V_109 , V_111 | V_112 ) ;\r\nfor ( V_31 = 0 ; V_31 < 25 ; V_31 ++ )\r\nF_6 ( 1000 ) ;\r\nF_3 ( V_109 , V_110 | V_111 | V_112 ) ;\r\nF_6 ( 100 ) ;\r\nF_3 ( V_109 , V_110 | V_112 ) ;\r\nF_6 ( 7 ) ;\r\nfor ( V_31 = 0 ; V_31 < sizeof( V_121 ) ; V_31 ++ ) {\r\nF_3 ( V_94 , V_121 [ V_31 ] ) ;\r\nF_6 ( 1500 ) ;\r\n}\r\nF_3 ( V_109 , V_110 | V_111 | V_112 ) ;\r\nF_6 ( 50 ) ;\r\nF_6 ( 1500 ) ;\r\nF_3 ( V_100 , F_1 ( V_100 ) | V_101 ) ;\r\nF_3 ( V_100 , V_101 | V_116 ) ;\r\nF_3 ( V_107 , 0 ) ;\r\nF_3 ( V_108 , 1 ) ;\r\nF_3 ( V_100 , F_1 ( V_100 ) & ( ~ V_101 ) ) ;\r\nF_3 ( V_100 , V_116 ) ;\r\nF_3 ( V_102 , F_1 ( V_102 ) | V_106 ) ;\r\n}\r\nvoid F_55 ( void )\r\n{\r\nint V_31 ;\r\nF_3 ( V_100 , V_101 | V_116 ) ;\r\nF_3 ( V_107 , 0 ) ;\r\nF_3 ( V_108 , 12 ) ;\r\nF_3 ( V_100 , V_116 ) ;\r\nF_3 ( V_109 , V_110 | V_112 ) ;\r\nF_6 ( 10 ) ;\r\nF_3 ( V_109 , V_111 | V_110 | V_112 ) ;\r\nfor ( V_31 = 0 ; V_31 < 3 ; V_31 ++ ) {\r\nF_6 ( 10 ) ;\r\nF_3 ( V_109 , V_111 | V_112 ) ;\r\nF_6 ( 10 ) ;\r\nF_3 ( V_109 , V_110 | V_111 | V_112 ) ;\r\n}\r\nF_6 ( 1500 ) ;\r\nF_3 ( V_100 , V_101 | V_116 ) ;\r\nF_3 ( V_107 , 0 ) ;\r\nF_3 ( V_108 , 1 ) ;\r\nF_3 ( V_100 , V_116 ) ;\r\nF_3 ( V_102 , V_106 ) ;\r\n}\r\nstatic int F_65 ( void )\r\n{\r\nint V_17 ;\r\nF_66 ( & V_8 ) ;\r\nV_17 = F_57 () ;\r\nif ( V_17 < 0 )\r\nreturn V_17 ;\r\nF_50 () ;\r\nF_52 ( L_11 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_67 ( struct V_150 * V_57 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int F_68 ( struct V_150 * V_57 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int T_10 F_69 ( void )\r\n{\r\nint V_17 ;\r\nV_17 = F_70 ( & V_151 ) ;\r\nif ( V_17 ) {\r\nF_36 ( L_12 ) ;\r\nreturn - V_152 ;\r\n}\r\nV_58 = F_71 ( L_13 , 0 ) ;\r\nif ( ! V_58 ) {\r\nF_36 ( L_14 ) ;\r\nV_17 = - V_153 ;\r\ngoto V_154;\r\n}\r\nV_17 = F_72 ( V_58 ) ;\r\nif ( V_17 ) {\r\nF_36 ( L_15 ) ;\r\nV_17 = - V_152 ;\r\ngoto V_155;\r\n}\r\nV_17 = F_34 () ;\r\nif ( V_17 < 0 )\r\ngoto V_156;\r\nV_17 = F_65 () ;\r\nif ( V_17 ) {\r\nF_37 () ;\r\ngoto V_156;\r\n}\r\nreturn 0 ;\r\nV_156:\r\nF_73 ( V_58 ) ;\r\nV_155:\r\nF_74 ( V_58 ) ;\r\nV_154:\r\nF_75 ( & V_151 ) ;\r\nreturn V_17 ;\r\n}\r\nstatic void T_11 F_76 ( void )\r\n{\r\nF_56 () ;\r\nF_37 () ;\r\nF_62 () ;\r\nF_77 ( V_58 ) ;\r\nF_75 ( & V_151 ) ;\r\nF_52 ( L_16 ) ;\r\n}
