cd sequential
;s
# ambiguous command name "s": scaleTime scan sccom scgenmod sdfcom searchlog see seek set setenv shift show simstats snapshot_time socket source split status step stop string subTime subst suppress switch
do run/run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# ** Error: (vlog-7) Failed to open design unit file "../alu_top.v" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: /home/brad/Desktop/projects/8-bit-ALU/modelsim/linuxaloem/vlog failed.
# Error in macro ./run/run_tb_alu_top.do line 12
# /home/brad/Desktop/projects/8-bit-ALU/modelsim/linuxaloem/vlog failed.
#     while executing
# "vlog ../alu_top.v"
do run/run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# ** Error: (vlog-7) Failed to open design unit file "../src/alu_top.v" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: /home/brad/Desktop/projects/8-bit-ALU/modelsim/linuxaloem/vlog failed.
# Error in macro ./run/run_tb_alu_top.do line 12
# /home/brad/Desktop/projects/8-bit-ALU/modelsim/linuxaloem/vlog failed.
#     while executing
# "vlog ../src/alu_top.v"
cd run
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module regn
# 
# Top level modules:
# 	regn
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.alu_sub
# Loading work.alu_mul
# Loading work.alu_div
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=150000 | ADD  | A=25, B=17 => Result=42 | Done=0
# T=260000 | SUB  | A=42, B=15 => Result=27 | Done=0
# T=370000 | MUL  | A=6, B=9 => Result=54 | Done=0
# T=480000 | DIV  | A=100, B=4 => Result=25 | Done=0
# T=590000 | DIV0 | A=10, B=0 => Result=255 | Done=0
# T=700000 | AND  | A=170, B=204 => Result=136 | Done=0
# T=810000 | OR   | A=170, B=204 => Result=238 | Done=0
# T=920000 | XOR  | A=170, B=204 => Result=102 | Done=0
# ==== ALU TESTBENCH COMPLETE ====
# Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 86
# Simulation Breakpoint: Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 86
# MACRO ./run_tb_alu_top.do PAUSED at line 23
