{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682090238759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682090238760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 17:17:18 2023 " "Processing started: Fri Apr 21 17:17:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682090238760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682090238760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AvalonMM_to_hyperRamS27KL0641 -c AvalonMM_to_hyperRamS27KL0641 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AvalonMM_to_hyperRamS27KL0641 -c AvalonMM_to_hyperRamS27KL0641" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682090238760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682090238933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682090238933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/AvalonMM_to_SSRAM_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/AvalonMM_to_SSRAM_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_to_SSRAM_driver-behavior " "Found design unit 1: AvalonMM_to_SSRAM_driver-behavior" {  } { { "tb/AvalonMM_to_SSRAM_driver.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_to_SSRAM_driver.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248443 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_to_SSRAM_driver " "Found entity 1: AvalonMM_to_SSRAM_driver" {  } { { "tb/AvalonMM_to_SSRAM_driver.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_to_SSRAM_driver.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682090248443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/AvalonMM_to_SSRAM_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/AvalonMM_to_SSRAM_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_to_SSRAM_testbench-behavior " "Found design unit 1: AvalonMM_to_SSRAM_testbench-behavior" {  } { { "tb/AvalonMM_to_SSRAM_testbench.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_to_SSRAM_testbench.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248445 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_to_SSRAM_testbench " "Found entity 1: AvalonMM_to_SSRAM_testbench" {  } { { "tb/AvalonMM_to_SSRAM_testbench.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_to_SSRAM_testbench.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682090248445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/clk_rst_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/clk_rst_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_rst_generator-behavior " "Found design unit 1: clk_rst_generator-behavior" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/clk_rst_generator.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248446 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_rst_generator " "Found entity 1: clk_rst_generator" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/clk_rst_generator.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682090248446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AvalonMM_to_SSRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/AvalonMM_to_SSRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_to_SSRAM-rtl " "Found design unit 1: AvalonMM_to_SSRAM-rtl" {  } { { "src/AvalonMM_to_SSRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248448 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_to_SSRAM " "Found entity 1: AvalonMM_to_SSRAM" {  } { { "src/AvalonMM_to_SSRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682090248448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AvalonMM_to_SSRAM_controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/AvalonMM_to_SSRAM_controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_to_SSRAM_controlUnit-fsm " "Found design unit 1: AvalonMM_to_SSRAM_controlUnit-fsm" {  } { { "src/AvalonMM_to_SSRAM_controlUnit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM_controlUnit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248449 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_to_SSRAM_controlUnit " "Found entity 1: AvalonMM_to_SSRAM_controlUnit" {  } { { "src/AvalonMM_to_SSRAM_controlUnit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM_controlUnit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682090248449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AvalonMM_to_SSRAM_executionUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/AvalonMM_to_SSRAM_executionUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_to_SSRAM_executionUnit-rtl " "Found design unit 1: AvalonMM_to_SSRAM_executionUnit-rtl" {  } { { "src/AvalonMM_to_SSRAM_executionUnit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM_executionUnit.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248450 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_to_SSRAM_executionUnit " "Found entity 1: AvalonMM_to_SSRAM_executionUnit" {  } { { "src/AvalonMM_to_SSRAM_executionUnit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM_executionUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682090248450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/mux_2to1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248451 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/mux_2to1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682090248451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248452 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682090248452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sr_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sr_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_flipflop-behavior " "Found design unit 1: sr_flipflop-behavior" {  } { { "src/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/sr_flipflop.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248452 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "src/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/sr_flipflop.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682090248452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ssram32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ssram32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssram32-behavior " "Found design unit 1: ssram32-behavior" {  } { { "src/ssram32.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/ssram32.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248453 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssram32 " "Found entity 1: ssram32" {  } { { "src/ssram32.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/ssram32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682090248453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/AvalonMM_to_SSRAM_monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/AvalonMM_to_SSRAM_monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_to_SSRAM_monitor-behavior " "Found design unit 1: AvalonMM_to_SSRAM_monitor-behavior" {  } { { "tb/AvalonMM_to_SSRAM_monitor.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_to_SSRAM_monitor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248454 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_to_SSRAM_monitor " "Found entity 1: AvalonMM_to_SSRAM_monitor" {  } { { "tb/AvalonMM_to_SSRAM_monitor.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_to_SSRAM_monitor.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682090248454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682090248454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AvalonMM_to_SSRAM " "Elaborating entity \"AvalonMM_to_SSRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682090248501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AvalonMM_to_SSRAM_executionUnit AvalonMM_to_SSRAM_executionUnit:EU " "Elaborating entity \"AvalonMM_to_SSRAM_executionUnit\" for hierarchy \"AvalonMM_to_SSRAM_executionUnit:EU\"" {  } { { "src/AvalonMM_to_SSRAM.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682090248503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg AvalonMM_to_SSRAM_executionUnit:EU\|reg:command " "Elaborating entity \"reg\" for hierarchy \"AvalonMM_to_SSRAM_executionUnit:EU\|reg:command\"" {  } { { "src/AvalonMM_to_SSRAM_executionUnit.vhd" "command" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM_executionUnit.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682090248505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 AvalonMM_to_SSRAM_executionUnit:EU\|mux_2to1:mux2 " "Elaborating entity \"mux_2to1\" for hierarchy \"AvalonMM_to_SSRAM_executionUnit:EU\|mux_2to1:mux2\"" {  } { { "src/AvalonMM_to_SSRAM_executionUnit.vhd" "mux2" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM_executionUnit.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682090248508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_flipflop AvalonMM_to_SSRAM_executionUnit:EU\|sr_flipflop:sr3 " "Elaborating entity \"sr_flipflop\" for hierarchy \"AvalonMM_to_SSRAM_executionUnit:EU\|sr_flipflop:sr3\"" {  } { { "src/AvalonMM_to_SSRAM_executionUnit.vhd" "sr3" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM_executionUnit.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682090248509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg AvalonMM_to_SSRAM_executionUnit:EU\|reg:readdata " "Elaborating entity \"reg\" for hierarchy \"AvalonMM_to_SSRAM_executionUnit:EU\|reg:readdata\"" {  } { { "src/AvalonMM_to_SSRAM_executionUnit.vhd" "readdata" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM_executionUnit.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682090248511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AvalonMM_to_SSRAM_controlUnit AvalonMM_to_SSRAM_controlUnit:CU " "Elaborating entity \"AvalonMM_to_SSRAM_controlUnit\" for hierarchy \"AvalonMM_to_SSRAM_controlUnit:CU\"" {  } { { "src/AvalonMM_to_SSRAM.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_to_SSRAM.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682090248512 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682090249398 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682090249946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682090250087 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682090250087 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682090250168 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682090250168 ""} { "Info" "ICUT_CUT_TM_LCELLS" "399 " "Implemented 399 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682090250168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682090250168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682090250176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 17:17:30 2023 " "Processing ended: Fri Apr 21 17:17:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682090250176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682090250176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682090250176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682090250176 ""}
