<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="44" Path="/home/ysyx/LoogArch/work_catagory/func-submit-master/soc_verify/soc_axi/run_vivado/project/loongson.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="9ab648d5698749a3a9e34fec6d11f9b4"/>
    <Option Name="Part" Val="xc7a200tfbg676-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="5"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="5"/>
    <Option Name="WTModelSimExportSim" Val="5"/>
    <Option Name="WTQuestaExportSim" Val="5"/>
    <Option Name="WTIesExportSim" Val="5"/>
    <Option Name="WTVcsExportSim" Val="5"/>
    <Option Name="WTRivieraExportSim" Val="5"/>
    <Option Name="WTActivehdlExportSim" Val="5"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineConfg.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineConfg.h"/>
          <Attr Name="ImportTime" Val="1691215779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineAluOp.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineAluOp.h"/>
          <Attr Name="ImportTime" Val="1691206181"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/define.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/define.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineLoogLenWidth.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineLoogLenWidth.h"/>
          <Attr Name="ImportTime" Val="1691196459"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineError.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineError.h"/>
          <Attr Name="ImportTime" Val="1691196459"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineModuleBus.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineModuleBus.h"/>
          <Attr Name="ImportTime" Val="1691196459"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineTestConfg.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineTestConfg.h"/>
          <Attr Name="ImportTime" Val="1691196459"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineBJSign.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineBJSign.h"/>
          <Attr Name="ImportTime" Val="1691196459"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineMemSign.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineMemSign.h"/>
          <Attr Name="ImportTime" Val="1691196459"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineSignLocation.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineSignLocation.h"/>
          <Attr Name="ImportTime" Val="1691196459"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineInstSign.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineInstSign.h"/>
          <Attr Name="ImportTime" Val="1691196459"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineCache.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineCache.h"/>
          <Attr Name="ImportTime" Val="1691196459"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineIdSign.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineIdSign.h"/>
          <Attr Name="ImportTime" Val="1691196459"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineExSign.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineExSign.h"/>
          <Attr Name="ImportTime" Val="1691196459"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineExcepSign.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineExcepSign.h"/>
          <Attr Name="ImportTime" Val="1691196459"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineCsrAddr.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineCsrAddr.h"/>
          <Attr Name="ImportTime" Val="1691196459"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/DefineWbSign.h">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/DefineWbSign.h"/>
          <Attr Name="ImportTime" Val="1691196459"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Arith_Logic_Unit.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Arith_Logic_Unit.v"/>
          <Attr Name="ImportTime" Val="1691209843"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Branch_Unit.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Branch_Unit.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/CacheRdataQueue.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/CacheRdataQueue.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Cdo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Cdo.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/CdoCb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/CdoCb.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/CdoSq.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/CdoSq.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/CountReg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/CountReg.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Csr.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Csr.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Data_Relevant.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Data_Relevant.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Div.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Div.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/EX.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/EX.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/EX_MEM.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/EX_MEM.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Error.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Error.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/ExStage.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/ExStage.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/ID.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/ID.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/ID_EX.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/ID_EX.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/IF.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/IF.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/IF_ID.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/IF_ID.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/IdCb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/IdCb.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/IdSq.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/IdSq.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/IdStage.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/IdStage.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/IfStage.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/IfStage.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/IfTCb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/IfTCb.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/IfTSq.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/IfTSq.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/IfTStage.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/IfTStage.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/IndetifyInstType.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/IndetifyInstType.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Lanuch.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Lanuch.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Loog.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Loog.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/MEM.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/MEM.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/MEM_WB.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/MEM_WB.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/MMCb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/MMCb.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/MMSq.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/MMSq.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/MMStage.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/MMStage.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/MemStage.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/MemStage.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Mmu.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Mmu.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/OpDecoder.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/OpDecoder.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/PreIF.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/PreIF.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Predactor.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Predactor.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Predactor_Btb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Predactor_Btb.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Predactor_PUC.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Predactor_PUC.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Predactor_Pht.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Predactor_Pht.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/PreifReg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/PreifReg.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Preif_IF.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Preif_IF.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Queue.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Queue.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Reg_File.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Reg_File.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/Reg_File_Box.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/Reg_File_Box.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/SignProduce.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/SignProduce.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/TlbGroup.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/TlbGroup.v"/>
          <Attr Name="ImportTime" Val="1691209776"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/WB.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/WB.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/WbStage.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/WbStage.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../rtl/axi_wrap/axi_wrap.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../rtl/ram_wrap/axi_wrap_ram.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/cache_table.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/cache_table.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/cache_way.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/cache_way.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../rtl/CONFREG/confreg.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/mycpu_cache_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/mycpu_cache_top.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/mycpu_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/mycpu_top.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/simple_sram_aix_bridge.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/simple_sram_aix_bridge.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/temp_cache.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/temp_cache.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/tlb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/tlb.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/tools.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/tools.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/wallace_mul.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/wallace_mul.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../rtl/soc_lite_top.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../func/obj/inst_ram.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/diff_bridge.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/diff_bridge.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/diff_cache.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/diff_cache.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mycpu/diff.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/diff.v"/>
          <Attr Name="ImportTime" Val="1691196466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="soc_lite_top"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../constraints/soc_lite_top.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../../testbench/mycpu_tb.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="tb_top"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="xsim.simulate.log_all_signals" Val="true"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="clk_pll" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_pll">
      <File Path="$PPRDIR/../../rtl/xilinx_ip/clk_pll/clk_pll.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="clk_pll"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="pht_ram" Type="BlockSrcs" RelSrcDir="$PSRCDIR/pht_ram">
      <File Path="$PSRCDIR/sources_1/ip/pht_ram/pht_ram.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/pht_ram.xci"/>
          <Attr Name="ImportTime" Val="1691196587"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="pht_ram"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="tagv_ram" Type="BlockSrcs" RelSrcDir="$PSRCDIR/tagv_ram">
      <File Path="$PSRCDIR/sources_1/ip/tagv_ram/tagv_ram.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/tagv_ram.xci"/>
          <Attr Name="ImportTime" Val="1691196563"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="tagv_ram"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="data_bank" Type="BlockSrcs" RelSrcDir="$PSRCDIR/data_bank">
      <File Path="$PSRCDIR/sources_1/ip/data_bank/data_bank.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/data_bank.xci"/>
          <Attr Name="ImportTime" Val="1691196553"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="data_bank"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="axi_crossbar_1x2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/axi_crossbar_1x2">
      <File Path="$PPRDIR/../../rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="axi_crossbar_1x2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="btb_ram" Type="BlockSrcs" RelSrcDir="$PSRCDIR/btb_ram">
      <File Path="$PSRCDIR/sources_1/ip/btb_ram/btb_ram.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../ahu-nscscc2023-submit/LoongArch_AHU_1_zhengzhongqiang/src/mycpu/btb_ram.xci"/>
          <Attr Name="ImportTime" Val="1691196543"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="btb_ram"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="axi_ram" Type="BlockSrcs" RelSrcDir="$PSRCDIR/axi_ram">
      <File Path="$PPRDIR/../../rtl/xilinx_ip/axi_ram/axi_ram.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="axi_ram"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="11">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a200tfbg676-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="clk_pll_synth_1" Type="Ft3:Synth" SrcSet="clk_pll" Part="xc7a200tfbg676-2" ConstrsSet="clk_pll" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/clk_pll_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="pht_ram_synth_1" Type="Ft3:Synth" SrcSet="pht_ram" Part="xc7a200tfbg676-2" ConstrsSet="pht_ram" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/pht_ram_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="tagv_ram_synth_1" Type="Ft3:Synth" SrcSet="tagv_ram" Part="xc7a200tfbg676-2" ConstrsSet="tagv_ram" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/tagv_ram_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="data_bank_synth_1" Type="Ft3:Synth" SrcSet="data_bank" Part="xc7a200tfbg676-2" ConstrsSet="data_bank" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/data_bank_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="axi_crossbar_1x2_synth_1" Type="Ft3:Synth" SrcSet="axi_crossbar_1x2" Part="xc7a200tfbg676-2" ConstrsSet="axi_crossbar_1x2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/axi_crossbar_1x2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="btb_ram_synth_1" Type="Ft3:Synth" SrcSet="btb_ram" Part="xc7a200tfbg676-2" ConstrsSet="btb_ram" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/btb_ram_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="axi_ram_synth_1" Type="Ft3:Synth" SrcSet="axi_ram" Part="xc7a200tfbg676-2" ConstrsSet="axi_ram" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/axi_ram_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="clk_pll_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-2" ConstrsSet="clk_pll" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="clk_pll_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="pht_ram_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-2" ConstrsSet="pht_ram" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="pht_ram_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="tagv_ram_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-2" ConstrsSet="tagv_ram" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="tagv_ram_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="data_bank_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-2" ConstrsSet="data_bank" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="data_bank_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="axi_crossbar_1x2_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-2" ConstrsSet="axi_crossbar_1x2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="axi_crossbar_1x2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="btb_ram_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-2" ConstrsSet="btb_ram" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="btb_ram_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="axi_ram_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg676-2" ConstrsSet="axi_ram" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="axi_ram_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <Board/>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
