// Seed: 4142099404
module module_0;
  assign id_1 = 1;
  assign module_3.type_1 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    inout  logic id_2,
    output wor   id_3
);
  id_5(
      1'b0, 1 + 1'd0, 1, (1), 1, 1
  );
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always id_2 <= 1;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  final id_1 <= 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    input supply0 id_0,
    input supply0 id_1,
    output tri id_2,
    output supply1 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6
);
  assign id_6 = 1 == 1;
  wire id_8;
  supply0 id_9;
  id_10 :
  assert property (@(negedge 1 ? 1 : 1) id_9 - id_9);
  wire id_11;
  module_0 modCall_1 ();
endmodule
