#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Nov 18 17:50:42 2024
# Process ID: 11464
# Current directory: C:/Xilinx/Vivado/EE415/projectTest23Combined
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43436 C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.xpr
# Log file: C:/Xilinx/Vivado/EE415/projectTest23Combined/vivado.log
# Journal file: C:/Xilinx/Vivado/EE415/projectTest23Combined\vivado.jou
# Running On        :Marlofst
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16542 MB
# Swap memory       :27854 MB
# Total Virtual     :44397 MB
# Available Virtual :7711 MB
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/NoahG/Downloads/ttte2/ttte/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1785.836 ; gain = 566.363
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_riscv_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_riscv_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_riscv_0_xlconcat
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- user.org:user:axi_vga:1.0 - axi_vga_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- realdigital.org:realdigital:hdmi_tx:1.0 - hdmi_tx_0
Adding component instance block -- xilinx.com:module_ref:VGA:1.0 - VGA_0
Adding component instance block -- xilinx.com:module_ref:combinedAudio:1.0 - combinedAudio_0
Successfully read diagram <design_1> from block design file <C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1863.895 ; gain = 27.258
set_property name axi_Custom [get_bd_cells axi_vga_0]
save_bd_design
Wrote  : <C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3
endgroup
save_bd_design
Wrote  : <C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property name axisw_1 [get_bd_cells axi_gpio_1]
set_property name axiSW [get_bd_cells axisw_1]
set_property name axiLED [get_bd_cells axi_gpio_0]
set_property name axiRGB [get_bd_cells axi_gpio_2]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO2_WIDTH {3} \
  CONFIG.C_GPIO_WIDTH {3} \
  CONFIG.C_IS_DUAL {1} \
] [get_bd_cells axiRGB]
startgroup
make_bd_pins_external  [get_bd_pins axiRGB/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axiRGB/gpio_io_i> is being overridden by the user with net <gpio_io_i_0_1>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
startgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {1} \
] [get_bd_cells axiRGB]
WARNING: [BD 41-1684] Pin /axiRGB/gpio_io_i is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets gpio_io_i_0_1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axiRGB/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin </axiRGB/gpio_io_o> is being overridden by the user with net <axiRGB_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axiRGB/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin </axiRGB/gpio2_io_o> is being overridden by the user with net <axiRGB_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
endgroup
set_property name RGB0 [get_bd_ports gpio_io_o_0]
set_property name RGB1 [get_bd_ports gpio2_io_o_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name axiAnode [get_bd_cells axi_gpio_3]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {1} \
  CONFIG.C_GPIO2_WIDTH {4} \
  CONFIG.C_GPIO_WIDTH {4} \
  CONFIG.C_IS_DUAL {1} \
] [get_bd_cells axiAnode]
startgroup
make_bd_pins_external  [get_bd_pins axiAnode/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin </axiAnode/gpio_io_o> is being overridden by the user with net <axiAnode_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axiAnode/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin </axiAnode/gpio2_io_o> is being overridden by the user with net <axiAnode_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
endgroup
set_property name D0_AN [get_bd_ports gpio_io_o_0]
set_property name D1_AN [get_bd_ports gpio2_io_o_0]
set_property name axiCathode [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {1} \
  CONFIG.C_GPIO2_WIDTH {8} \
  CONFIG.C_GPIO_WIDTH {8} \
  CONFIG.C_IS_DUAL {1} \
] [get_bd_cells axiCathode]
startgroup
make_bd_pins_external  [get_bd_pins axiCathode/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin </axiCathode/gpio_io_o> is being overridden by the user with net <axiCathode_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axiCathode/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin </axiCathode/gpio2_io_o> is being overridden by the user with net <axiCathode_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
endgroup
set_property name D0_SEG [get_bd_ports gpio_io_o_0]
set_property name D1_SEG [get_bd_ports gpio2_io_o_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_clk (83 MHz)} Clk_slave {Auto} Clk_xbar {/mig_7series_0/ui_clk (83 MHz)} Master {/microblaze_riscv_0 (Periph)} Slave {/axiAnode/S_AXI} ddr_seg {Auto} intc_ip {/smartconnect_1} master_apm {0}}  [get_bd_intf_pins axiAnode/S_AXI]
Slave segment '/axiAnode/S_AXI/Reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x4002_0000 [ 64K ]>.
Slave segment '/axiAnode/S_AXI/Reg' is being assigned into address space '/microblaze_riscv_0/Instruction' at <0x4002_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_clk (83 MHz)} Clk_slave {Auto} Clk_xbar {/mig_7series_0/ui_clk (83 MHz)} Master {/microblaze_riscv_0 (Periph)} Slave {/axiCathode/S_AXI} ddr_seg {Auto} intc_ip {/smartconnect_1} master_apm {0}}  [get_bd_intf_pins axiCathode/S_AXI]
Slave segment '/axiCathode/S_AXI/Reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x4003_0000 [ 64K ]>.
Slave segment '/axiCathode/S_AXI/Reg' is being assigned into address space '/microblaze_riscv_0/Instruction' at <0x4003_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_clk (83 MHz)} Clk_slave {Auto} Clk_xbar {/mig_7series_0/ui_clk (83 MHz)} Master {/microblaze_riscv_0 (Periph)} Slave {/axiRGB/S_AXI} ddr_seg {Auto} intc_ip {/smartconnect_1} master_apm {0}}  [get_bd_intf_pins axiRGB/S_AXI]
Slave segment '/axiRGB/S_AXI/Reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x4004_0000 [ 64K ]>.
Slave segment '/axiRGB/S_AXI/Reg' is being assigned into address space '/microblaze_riscv_0/Instruction' at <0x4004_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {4} \
] [get_bd_cells axi_gpio_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <gpio_io_i_1_1>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
set_property name axiBTN [get_bd_cells axi_gpio_0]
set_property name axiBTN [get_bd_ports gpio_io_i_1]
set_property name BTN [get_bd_ports axiBTN]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_clk (83 MHz)} Clk_slave {Auto} Clk_xbar {/mig_7series_0/ui_clk (83 MHz)} Master {/microblaze_riscv_0 (Periph)} Slave {/axiBTN/S_AXI} ddr_seg {Auto} intc_ip {/smartconnect_1} master_apm {0}}  [get_bd_intf_pins axiBTN/S_AXI]
Slave segment '/axiBTN/S_AXI/Reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x4005_0000 [ 64K ]>.
Slave segment '/axiBTN/S_AXI/Reg' is being assigned into address space '/microblaze_riscv_0/Instruction' at <0x4005_0000 [ 64K ]>.
delete_bd_objs [get_bd_ports gpio_io_i_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'C_S_AXI4_ID_WIDTH' of cell '/axi_quad_spi_0' is ignored
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/io0_o]
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_0/io0_o> is being overridden by the user with net <axi_quad_spi_0_io0_o>. This pin will not be connected as a part of interface connection <SPI_0>.
endgroup
set_property name USB_SPI_MOSI [get_bd_ports io0_o_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/io1_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_0/io1_i> is being overridden by the user with net <io1_i_0_1>. This pin will not be connected as a part of interface connection <SPI_0>.
endgroup
set_property name USB_SPI_MISO [get_bd_ports io1_i_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/ss_o]
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_0/ss_o> is being overridden by the user with net <axi_quad_spi_0_ss_o>. This pin will not be connected as a part of interface connection <SPI_0>.
endgroup
set_property name USB_SS_B [get_bd_ports ss_o_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/cfgclk]
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_0/cfgclk> is being overridden by the user with net <axi_quad_spi_0_cfgclk>. This pin will not be connected as a part of interface connection <STARTUP_IO>.
endgroup
set_property name USB_SPI_CCLK [get_bd_ports cfgclk_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_clk (83 MHz)} Clk_slave {Auto} Clk_xbar {/mig_7series_0/ui_clk (83 MHz)} Master {/microblaze_riscv_0 (Periph)} Slave {/axi_quad_spi_0/AXI_LITE} ddr_seg {Auto} intc_ip {/smartconnect_1} master_apm {0}}  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
Slave segment '/axi_quad_spi_0/AXI_LITE/Reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x44A1_0000 [ 64K ]>.
Slave segment '/axi_quad_spi_0/AXI_LITE/Reg' is being assigned into address space '/microblaze_riscv_0/Instruction' at <0x44A1_0000 [ 64K ]>.
connect_bd_net [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins axi_quad_spi_0/ext_spi_clk]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_mig_7series_0_0_synth_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /smartconnect_1/aclk'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /smartconnect_1/aclk'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /smartconnect_1/aclk'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /smartconnect_1/aclk'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /smartconnect_1/aclk'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /smartconnect_1/aclk'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /smartconnect_1/aclk'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /smartconnect_1/aclk'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /smartconnect_1/aclk'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /smartconnect_1/aclk'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /smartconnect_1/aclk'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /smartconnect_1/aclk'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /smartconnect_1/aclk'
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 128M ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4001_0000 [ 64K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 4K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4002_0000 [ 64K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M06_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4003_0000 [ 64K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M07_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4004_0000 [ 64K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M08_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4005_0000 [ 64K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M09_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M10_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 128M ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4001_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4002_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M06_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4003_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M07_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4004_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M08_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4005_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M09_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M10_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 128M ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4001_0000 [ 64K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 4K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4002_0000 [ 64K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M06_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4003_0000 [ 64K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M07_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4004_0000 [ 64K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M08_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4005_0000 [ 64K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M09_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M10_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_1_0: SmartConnect design_1_smartconnect_1_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2105.734 ; gain = 76.520
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2130.598 ; gain = 24.863
CRITICAL WARNING: [BD 41-1343] Reset pin /VGA_0/rst (associated clock /VGA_0/clk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_reset (synchronous to clock source /mig_7series_0/ui_clk).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk125MHz.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_riscv_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_riscv_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_riscv_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-16] /microblaze_riscv_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x00000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-16] /microblaze_riscv_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 27.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
Exporting to file c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/hw_handoff/design_1_smartconnect_1_0.hwh
Generated Hardware Definition File c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/design_1_smartconnect_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axiRGB .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axiAnode .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axiCathode .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axiBTN .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
Exporting to file c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_quad_spi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_smartconnect_1_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_quad_spi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_smartconnect_1_0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
[Mon Nov 18 21:54:45 2024] Launched design_1_mig_7series_0_0_synth_1, design_1_axi_quad_spi_0_0_synth_1, design_1_smartconnect_1_0_synth_1, design_1_axi_gpio_0_2_synth_1, design_1_axi_gpio_0_1_synth_1, design_1_axi_gpio_2_0_synth_1, design_1_axi_gpio_3_0_synth_1, synth_1...
Run output will be captured here:
design_1_mig_7series_0_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/design_1_mig_7series_0_0_synth_1/runme.log
design_1_axi_quad_spi_0_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/design_1_axi_quad_spi_0_0_synth_1/runme.log
design_1_smartconnect_1_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/design_1_smartconnect_1_0_synth_1/runme.log
design_1_axi_gpio_0_2_synth_1: C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/design_1_axi_gpio_0_2_synth_1/runme.log
design_1_axi_gpio_0_1_synth_1: C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/design_1_axi_gpio_0_1_synth_1/runme.log
design_1_axi_gpio_2_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/design_1_axi_gpio_2_0_synth_1/runme.log
design_1_axi_gpio_3_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/design_1_axi_gpio_3_0_synth_1/runme.log
synth_1: C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
[Mon Nov 18 21:54:46 2024] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:54 ; elapsed = 00:01:34 . Memory (MB): peak = 2947.039 ; gain = 918.297
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\new\combinedAudio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\imports\new\pwmOut.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 22:05:47 2024...
