

================================================================
== Vitis HLS Report for 'mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j'
================================================================
* Date:           Wed Jan 14 15:08:58 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k_l_S_j_0_j  |     4101|     4101|         7|          1|          1|  4096|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      125|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      305|      306|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      206|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|      511|      535|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U21  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U22   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  305|  306|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln29_1_fu_196_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln29_2_fu_140_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln29_fu_152_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln33_fu_227_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln35_fu_216_p2       |         +|   0|  0|  19|          12|          12|
    |icmp_ln29_fu_134_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln33_fu_158_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln29_1_fu_172_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln29_fu_164_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 125|          74|          59|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_k_load               |   9|          2|    7|         14|
    |indvar_flatten_fu_54                  |   9|          2|   13|         26|
    |j_fu_46                               |   9|          2|    7|         14|
    |k_fu_50                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   56|        112|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_54              |  13|   0|   13|          0|
    |j_fu_46                           |   7|   0|    7|          0|
    |k_fu_50                           |   7|   0|    7|          0|
    |t_row_addr_reg_283                |   6|   0|    6|          0|
    |v12_reg_299                       |  32|   0|   32|          0|
    |v13_reg_304                       |  32|   0|   32|          0|
    |v14_reg_309                       |  32|   0|   32|          0|
    |t_row_addr_reg_283                |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 206|  32|  148|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j|  return value|
|zext_ln30       |   in|   12|     ap_none|                                   zext_ln30|        scalar|
|v0_address0     |  out|   12|   ap_memory|                                          v0|         array|
|v0_ce0          |  out|    1|   ap_memory|                                          v0|         array|
|v0_q0           |   in|   32|   ap_memory|                                          v0|         array|
|v1_address0     |  out|   12|   ap_memory|                                          v1|         array|
|v1_ce0          |  out|    1|   ap_memory|                                          v1|         array|
|v1_q0           |   in|   32|   ap_memory|                                          v1|         array|
|t_row_address0  |  out|    6|   ap_memory|                                       t_row|         array|
|t_row_ce0       |  out|    1|   ap_memory|                                       t_row|         array|
|t_row_we0       |  out|    1|   ap_memory|                                       t_row|         array|
|t_row_d0        |  out|   32|   ap_memory|                                       t_row|         array|
|t_row_address1  |  out|    6|   ap_memory|                                       t_row|         array|
|t_row_ce1       |  out|    1|   ap_memory|                                       t_row|         array|
|t_row_q1        |   in|   32|   ap_memory|                                       t_row|         array|
+----------------+-----+-----+------------+--------------------------------------------+--------------+

