<!-- Compiled by morty-0.9.0 / 2025-10-23 18:03:46.439440149 -05:00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">stream_demux</a></h1>
<div class="docblock">
<p>Connects the input stream (valid-ready) handshake to one of <code>N_OUP</code> output stream handshakes.</p>
<p>This module has no data ports because stream data does not need to be demultiplexed: the data of</p>
<p>the input stream can just be applied at all output streams.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.N_OUP" class="impl"><code class="in-band"><a href="#parameter.N_OUP">N_OUP</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Number of connected outputs.</p>
</div><h3 id="parameter.LOG_N_OUP" class="impl"><code class="in-band"><a href="#parameter.LOG_N_OUP">LOG_N_OUP</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Dependent parameters, DO NOT OVERRIDE!</p>
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.inp_valid_i" class="impl"><code class="in-band"><a href="#port.inp_valid_i">inp_valid_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.inp_ready_o" class="impl"><code class="in-band"><a href="#port.inp_ready_o">inp_ready_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
</div><h3 id="port.oup_sel_i" class="impl"><code class="in-band"><a href="#port.oup_sel_i">oup_sel_i</a><span class="type-annotation">: input  logic [LOG_N_OUP-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.oup_valid_o" class="impl"><code class="in-band"><a href="#port.oup_valid_o">oup_valid_o</a><span class="type-annotation">: output logic [N_OUP-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.oup_ready_i" class="impl"><code class="in-band"><a href="#port.oup_ready_i">oup_ready_i</a><span class="type-annotation">: input  logic [N_OUP-1:0]</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
