


ARM Macro Assembler    Page 1 


    1 00000000         ;*********************************
    2 00000000         ;*********************************
    3 00000000         ;**–°‘¬‘¬§ŒºÚªØ∆Ù∂Ø¥˙¬Î+µ„“ª∏ˆµ∆**
    4 00000000         ;**          2015/1/16          **
    5 00000000         ;**        ∆ΩÃ®: mini2440       **
    6 00000000         ;**       Œ™¡À∏¸√¿∫√µƒ√˜ÃÏ      **
    7 00000000         ;**           bitmen            **
    8 00000000         ;**      ø¥√≈π∑≥ı ºªØ   !! **
    9 00000000         ;**       ±÷”≥ı ºªØ    !! **
   10 00000000         ;**      ¥Ê¥¢øÿ÷∆∆˜≥ı ºªØ !! **
   11 00000000         ;**       GPIOø⁄≥ı ºªØ   XX **
   12 00000000         ;**     ÷–∂œ≈‰÷√   
   13 00000000         ;**     ±ÿ–Î∂—’ª≥ı ºªØ±ÿ–Î
   14 00000000         ;**    Ã¯◊™µΩCŒƒº˛µƒmain∫Ø ˝÷¥––
   15 00000000         ;**√ª”–÷–∂œ ∂—’ª≤ª∂Æ SDRAM≤ª«Â≥˛**
   16 00000000         ;*********************************
   17 00000000         ;*********************************
   18 00000000         
   19 00000000         ;*************************** define ********************
                       *******
   20 00000000         
   21 00000000         ;œµÕ≥ ±÷”∫Í∂®“Â
   22 00000000 0FFF0FFF 
                       LOCKTIME_Val
                               EQU              0x0FFF0FFF
   23 00000000 00043011 
                       MPLLCON_Val
                               EQU              0x00043011
   24 00000000 00038021 
                       UPLLCON_Val
                               EQU              0x00038021
   25 00000000 00006010 
                       CLKCON_Val
                               EQU              0x00006010
   26 00000000 00000004 
                       CLKSLOW_Val
                               EQU              0x00000004
   27 00000000 0000000F 
                       CLKDIVN_Val
                               EQU              0x0000000F
   28 00000000 4C00000C 
                       CLKCON  EQU              0x4C00000C
   29 00000000         ;PLLµÿ÷∑
   30 00000000 4C000000 
                       CLOCK_BASE
                               EQU              0x4C000000
   31 00000000 00000000 
                       LOCKTIME_OFS
                               EQU              0x00
   32 00000000 00000004 
                       MPLLCON_OFS
                               EQU              0x04
   33 00000000 00000008 
                       UPLLCON_OFS
                               EQU              0x08
   34 00000000 0000000C 
                       CLKCON_OFS
                               EQU              0x0C
   35 00000000 00000010 



ARM Macro Assembler    Page 2 


                       CLKSLOW_OFS
                               EQU              0x10
   36 00000000 00000014 
                       CLKDIVN_OFS
                               EQU              0x14
   37 00000000         
   38 00000000         
   39 00000000         ;ƒ⁄¥Êπ‹¿Ì∫Í∂®“Â
   40 00000000         ;ƒ⁄¥Êπ‹¿Ì ˝÷µ
   41 00000000 00000001 
                       MC_SETUP
                               EQU              1
   42 00000000 22000000 
                       BWSCON_Val
                               EQU              0x22000000  ;bank7 32Œª  bank6 
                                                            32Œª  bank6,7 ±ÿ–Îœ
                                                            ‡Õ¨¥Û–°  bank1-5∂º 
                                                            «8Œª
   43 00000000 00000700 
                       BANKCON0_Val
                               EQU              0x00000700  ;∑√Œ ÷‹∆⁄  14∏ˆ ±÷”
                                                            
   44 00000000 00000700 
                       BANKCON1_Val
                               EQU              0x00000700
   45 00000000 00000700 
                       BANKCON2_Val
                               EQU              0x00000700
   46 00000000 00000700 
                       BANKCON3_Val
                               EQU              0x00000700
   47 00000000 00000700 
                       BANKCON4_Val
                               EQU              0x00000700
   48 00000000 00000700 
                       BANKCON5_Val
                               EQU              0x00000700
   49 00000000 00018005 
                       BANKCON6_Val
                               EQU              0x00018005
   50 00000000 00018005 
                       BANKCON7_Val
                               EQU              0x00018005
   51 00000000 008404F3 
                       REFRESH_Val
                               EQU              0x008404F3  ;À¢–¬ πƒ‹ 6∏ˆ ±÷” À
                                                            ¢–¬º∆ ˝÷µ
   52 00000000 00000002 
                       BANKSIZE_Val
                               EQU              0x00000002
   53 00000000 00000020 
                       MRSRB6_Val
                               EQU              0x00000020  ;¡Ω∏ˆ ±÷”
   54 00000000 00000020 
                       MRSRB7_Val
                               EQU              0x00000020  ;¡Ω∏ˆ ±÷”
   55 00000000         ;ƒ⁄¥Êπ‹¿Ìµÿ÷∑
   56 00000000 48000000 
                       MC_BASE EQU              0x48000000  ; Memory Controller



ARM Macro Assembler    Page 3 


                                                             Base Address
   57 00000000 00000000 
                       BWSCON_OFS
                               EQU              0x00        ; Bus Width and Wai
                                                            t Status Ctrl Offse
                                                            t
   58 00000000 00000004 
                       BANKCON0_OFS
                               EQU              0x04        ; Bank 0 Control Re
                                                            gister        Offse
                                                            t
   59 00000000 00000008 
                       BANKCON1_OFS
                               EQU              0x08        ; Bank 1 Control Re
                                                            gister        Offse
                                                            t
   60 00000000 0000000C 
                       BANKCON2_OFS
                               EQU              0x0C        ; Bank 2 Control Re
                                                            gister        Offse
                                                            t
   61 00000000 00000010 
                       BANKCON3_OFS
                               EQU              0x10        ; Bank 3 Control Re
                                                            gister        Offse
                                                            t
   62 00000000 00000014 
                       BANKCON4_OFS
                               EQU              0x14        ; Bank 4 Control Re
                                                            gister        Offse
                                                            t
   63 00000000 00000018 
                       BANKCON5_OFS
                               EQU              0x18        ; Bank 5 Control Re
                                                            gister        Offse
                                                            t
   64 00000000 0000001C 
                       BANKCON6_OFS
                               EQU              0x1C        ; Bank 6 Control Re
                                                            gister        Offse
                                                            t
   65 00000000 00000020 
                       BANKCON7_OFS
                               EQU              0x20        ; Bank 7 Control Re
                                                            gister        Offse
                                                            t
   66 00000000 00000024 
                       REFRESH_OFS
                               EQU              0x24        ; SDRAM Refresh Con
                                                            trol Register Offse
                                                            t
   67 00000000 00000028 
                       BANKSIZE_OFS
                               EQU              0x28        ; Flexible Bank Siz
                                                            e Register    Offse
                                                            t
   68 00000000 0000002C 
                       MRSRB6_OFS
                               EQU              0x2C        ; Bank 6 Mode Regis



ARM Macro Assembler    Page 4 


                                                            ter           Offse
                                                            t
   69 00000000 00000030 
                       MRSRB7_OFS
                               EQU              0x30        ; Bank 7 Mode Regis
                                                            ter           Offse
                                                            t
   70 00000000         
   71 00000000         
   72 00000000         ;∂—’ªƒ£ Ω…Ë÷√
   73 00000000 00000010 
                       Mode_USR
                               EQU              0x10        ;”√ªßƒ£ Ω
   74 00000000 00000011 
                       Mode_FIQ
                               EQU              0x11        ;øÏ÷–∂œƒ£ Ω
   75 00000000 00000012 
                       Mode_IRQ
                               EQU              0x12        ;÷–∂œƒ£ Ω
   76 00000000 00000013 
                       Mode_SVC
                               EQU              0x13        ;π‹¿Ìƒ£ Ω
   77 00000000 00000017 
                       Mode_ABT
                               EQU              0x17        ; ˝æ›∑√Œ ÷–÷πƒ£ Ω
   78 00000000 0000001B 
                       Mode_UND
                               EQU              0x1B        ;Œ¥∂®“Â÷∏¡Ó÷–÷πƒ£ Ω
                                                            
   79 00000000 0000001F 
                       Mode_SYS
                               EQU              0x1F        ;œµÕ≥ƒ£ Ω
   80 00000000 00000080 
                       I_Bit   EQU              0x80        ; when I bit is set
                                                            , IRQ is disabled
   81 00000000 00000040 
                       F_Bit   EQU              0x40        ; when F bit is set
                                                            , FIQ is disabled
   82 00000000         ;…Ë÷√’ªø’º‰
   83 00000000 00000000 
                       UND_Stack_Size
                               EQU              0x00000000  ;Œ¥∂®“Âƒ£ Ω
   84 00000000 00000008 
                       SVC_Stack_Size
                               EQU              0x00000008  ;π‹¿Ìƒ£ Ω’ª≥§∂»
   85 00000000 00000000 
                       ABT_Stack_Size
                               EQU              0x00000000  ; ˝æ›∑√Œ ÷–÷πƒ£ Ω’ª
                                                            ≥§∂»
   86 00000000 00000000 
                       FIQ_Stack_Size
                               EQU              0x00000000  ;øÏ÷–∂œƒ£ Ω’ª≥§∂»
   87 00000000 00000080 
                       IRQ_Stack_Size
                               EQU              0x00000080  ;÷–∂œƒ£ Ω’ª≥§∂»
   88 00000000 00000400 
                       USR_Stack_Size
                               EQU              0x00000400  ;”√ªßƒ£ Ω’ª≥§∂»
   89 00000000 00000088 



ARM Macro Assembler    Page 5 


                       ISR_Stack_Size
                               EQU              (UND_Stack_Size + SVC_Stack_Siz
e + ABT_Stack_Size + FIQ_Stack_Size + IRQ_Stack_Size) 
                                                            ;À˘”–µƒ∂—’ª¥Û–°Ω¯––
                                                            œ‡º”£¨µ√µΩ◊‹∂—’ª¥Û–
                                                            °
   90 00000000         
   91 00000000                 AREA             STACK, NOINIT, READWRITE, ALIGN
=3
   92 00000000         
   93 00000000         Stack_Mem
                               SPACE            USR_Stack_Size ;SPACE÷∏¡Ó”√”⁄∑÷
                                                            ≈‰“ªøÈƒ⁄¥Êµ•‘™°£’‚¿
                                                            Ô∑÷±Œ™’‚¡Ω∏ˆ’ª∑÷≈‰
                                                            ∂‘”¶
   94 00000400         __initial_sp
                               SPACE            ISR_Stack_Size ;≥§∂»µƒƒ⁄¥Êø’º‰
   95 00000488         Stack_Top
   96 00000488         
   97 00000488 00000000 
                       Heap_Size
                               EQU              0x00000000
   98 00000488         
   99 00000488                 AREA             HEAP, NOINIT, READWRITE, ALIGN=
3
  100 00000000         __heap_base
  101 00000000         Heap_Mem
                               SPACE            Heap_Size
  102 00000000         __heap_limit
  103 00000000         
  104 00000000         ;*************************** code **********************
                       *****
  105 00000000                 PRESERVE8
  106 00000000                 AREA             RESET, CODE, READONLY
  107 00000000                 ARM
  108 00000000                 ENTRY
  109 00000000         
  110 00000000         
  111 00000000         
  112 00000000         ;πÿ±’watching dog
  113 00000000 E3A00453        ldr              r0, =0x53000000
  114 00000004 E3A01000        mov              r1, #0
  115 00000008 E5801000        str              r1, [r0]
  116 0000000C         
  117 0000000C         
  118 0000000C         
  119 0000000C         ;πÿ±’»´≤ø÷–∂œ
  120 0000000C         ;÷˜“™÷–∂œ
  121 0000000C E59F0128        ldr              r0, =0x4A000008
  122 00000010 E59F1128        ldr              r1, =0xffffffff
  123 00000014 E5801000        str              r1, [r0]
  124 00000018         ;¥Œº∂÷–∂œ  
  125 00000018 E59F0124        ldr              r0, =0x4A00001C
  126 0000001C E59F1124        ldr              r1, =0x7fff
  127 00000020 E5801000        str              r1, [r0]
  128 00000024         
  129 00000024         
  130 00000024         
  131 00000024         ;…Ë÷√À¯œ‡ª∑PPL



ARM Macro Assembler    Page 6 


  132 00000024         ;À¯∂® ±÷”
  133 00000024 E3A00313        ldr              r0, =CLOCK_BASE
  134 00000028 E59F111C        ldr              r1, =LOCKTIME_Val
  135 0000002C E5801000        str              r1, [r0, #LOCKTIME_OFS]
  136 00000030         ;∑÷∆µ…Ë÷√
  137 00000030 E3A0100F        mov              r1, #CLKDIVN_Val
  138 00000034 E5801014        str              r1, [r0, #CLKDIVN_OFS]
  139 00000038         ;÷˜∆µ…Ë÷√
  140 00000038 E59F1110        ldr              r1, =MPLLCON_Val
  141 0000003C E5801004        str              r1, [r0, #MPLLCON_OFS]
  142 00000040 E59F110C        ldr              r1, =UPLLCON_Val
  143 00000044 E5801008        str              r1, [r0, #UPLLCON_OFS]
  144 00000048         ;¬˝ÀŸ ±÷”
  145 00000048 E3A01004        mov              r1, #CLKSLOW_Val
  146 0000004C E5801010        str              r1, [r0, #CLKSLOW_OFS]
  147 00000050         ; ±÷”øÿ÷∆ºƒ¥Ê∆˜
  148 00000050 E59F1100        ldr              r1, =CLKCON_Val
  149 00000054 E580100C        str              r1, [r0, #CLKCON_OFS]
  150 00000058         
  151 00000058         
  152 00000058         
  153 00000058         ;¥¢¥Êøÿ÷∆
  154 00000058         ;º”‘ÿª˘µÿ÷∑
  155 00000058 E3A00312        ldr              r0,      =MC_BASE
  156 0000005C         ;bank1-7–¥ŒªøÌ≤¢«“Ω˚÷πµ»¥˝
  157 0000005C E3A01422        ldr              r1,      =BWSCON_Val
  158 00000060 E5801000        str              r1, [r0, #BWSCON_OFS]
  159 00000064         ;≈‰÷√bank0-7ºƒ¥Ê∆˜
  160 00000064 E3A01C07        ldr              r1,      =BANKCON0_Val
  161 00000068 E5801004        str              r1, [r0, #BANKCON0_OFS]
  162 0000006C E3A01C07        ldr              r1,      =BANKCON1_Val
  163 00000070 E5801008        str              r1, [r0, #BANKCON1_OFS]
  164 00000074 E3A01C07        ldr              r1,      =BANKCON2_Val
  165 00000078 E580100C        str              r1, [r0, #BANKCON2_OFS]
  166 0000007C E3A01C07        ldr              r1,      =BANKCON3_Val
  167 00000080 E5801010        str              r1, [r0, #BANKCON3_OFS]
  168 00000084 E3A01C07        ldr              r1,      =BANKCON4_Val
  169 00000088 E5801014        str              r1, [r0, #BANKCON4_OFS]
  170 0000008C E3A01C07        ldr              r1,      =BANKCON5_Val
  171 00000090 E5801018        str              r1, [r0, #BANKCON5_OFS]
  172 00000094 E59F10C0        ldr              r1,      =BANKCON6_Val
  173 00000098 E580101C        str              r1, [r0, #BANKCON6_OFS]
  174 0000009C E59F10B8        ldr              r1,      =BANKCON7_Val
  175 000000A0 E5801020        str              r1, [r0, #BANKCON7_OFS]
  176 000000A4         ;≈‰÷√∆‰À˚µƒºƒ¥Ê∆˜
  177 000000A4 E59F10B4        ldr              r1,      =REFRESH_Val
  178 000000A8 E5801024        str              r1, [r0, #REFRESH_OFS]
  179 000000AC E3A01002        mov              r1,      #BANKSIZE_Val
  180 000000B0 E5801028        str              r1, [r0, #BANKSIZE_OFS]
  181 000000B4 E3A01020        mov              r1,      #MRSRB6_Val
  182 000000B8 E580102C        str              r1, [r0, #MRSRB6_OFS]
  183 000000BC E3A01020        mov              r1,      #MRSRB7_Val
  184 000000C0 E5801030        str              r1, [r0, #MRSRB7_OFS]
  185 000000C4         
  186 000000C4         
  187 000000C4         
  188 000000C4         ;¬„∞Âµ„µ∆
  189 000000C4         ;≈‰÷√“ª∏ˆGPIO         
  190 000000C4 E59F0098        ldr              r0, =0x56000010



ARM Macro Assembler    Page 7 


  191 000000C8 E59F1098        ldr              r1, =0x155555
  192 000000CC E5801000        str              r1, [r0]
  193 000000D0         ;µ„¡¡µ⁄»˝∏ˆµ∆
  194 000000D0 E59F0094        ldr              r0, =0x56000014
  195 000000D4 E3A01080        ldr              r1, =0x80
  196 000000D8 E5801000        str              r1, [r0]
  197 000000DC         
  198 000000DC         
  199 000000DC         
  200 000000DC         ;∂—’ª
  201 000000DC E59F008C        LDR              R0, =Stack_Top ;º”‘ÿ’ª∂•÷∏’Îµÿ÷
                                                            ∑£¨‘⁄«∞±ﬂ“—æ≠∂®“Â
  202 000000E0         
  203 000000E0         ;Ω¯»ÎŒ¥∂®“Âƒ£ Ω£¨≤¢…Ë∂®∆‰’ª÷∏’Î£¨Ω´(Mode_UND | I_Bit | F
                       _Bit)∏≥÷µ∏¯CPSR_cº¥CPSR_cº¥CPSR[7:0]
  204 000000E0 E321F0DB        MSR              CPSR_c, #Mode_UND:OR:I_Bit:OR:F
_Bit
  205 000000E4 E1A0D000        MOV              SP, R0      ;’ª∂•÷∏’Î∏≥÷µ∏¯SP÷∏
                                                            ’Î
  206 000000E8 E2400000        SUB              R0, R0, #UND_Stack_Size ;’ª∂•÷∏
                                                            ’Îºı»•Œ¥∂®“Â’ªµƒ¥Û–
                                                            °æÕµ»”⁄œ¬“ª∏ˆƒ£ Ωµƒ
                                                            SP÷∏’ÎŒª÷√
  207 000000EC         ;Ω¯»Î ˝æ›“Ï≥£÷–∂œƒ£ Ω£¨≤¢…Ë∂®∆‰’ª÷∏’Î
  208 000000EC E321F0D7        MSR              CPSR_c, #Mode_ABT:OR:I_Bit:OR:F
_Bit
  209 000000F0 E1A0D000        MOV              SP, R0
  210 000000F4 E2400000        SUB              R0, R0, #ABT_Stack_Size
  211 000000F8         ;Ω¯»ÎFIQ÷–∂œƒ£ Ω£¨≤¢…Ë∂®∆‰’ª÷∏’Î
  212 000000F8 E321F0D1        MSR              CPSR_c, #Mode_FIQ:OR:I_Bit:OR:F
_Bit
  213 000000FC E1A0D000        MOV              SP, R0
  214 00000100 E2400000        SUB              R0, R0, #FIQ_Stack_Size
  215 00000104         ;Ω¯»ÎIRQ÷–∂œƒ£ Ω£¨≤¢…Ë∂®∆‰’ª÷∏’Î
  216 00000104 E321F0D2        MSR              CPSR_c, #Mode_IRQ:OR:I_Bit:OR:F
_Bit
  217 00000108 E1A0D000        MOV              SP, R0
  218 0000010C E2400080        SUB              R0, R0, #IRQ_Stack_Size
  219 00000110         ;Ω¯»Îπ‹¿Ìƒ£ Ω£¨≤¢…Ë∂®∆‰’ª÷∏’Î
  220 00000110 E321F0D3        MSR              CPSR_c, #Mode_SVC:OR:I_Bit:OR:F
_Bit
  221 00000114 E1A0D000        MOV              SP, R0
  222 00000118 E2400008        SUB              R0, R0, #SVC_Stack_Size
  223 0000011C         ;Ω¯»Î”√ªßƒ£ Ω£¨≤¢…Ë∂®∆‰’ª÷∏’Î
  224 0000011C E321F010        MSR              CPSR_c, #Mode_USR
  225 00000120 E1A0D000        MOV              SP, R0
  226 00000124 E24DAB01        SUB              SL, SP, #USR_Stack_Size
  227 00000128         ;Ω¯»Î”√ªßƒ£ Ω
  228 00000128 E321F010        MSR              CPSR_c, #Mode_USR
  229 0000012C                 IF               :DEF:__MICROLIB ;»Áπ˚∂®“Â¡À__MI
                                                            CROLIB
  232 0000012C E1A0D000        MOV              SP, R0      ;∑Ò‘ÚæÕ…Ë∂®”√ªßƒ£ Ω
                                                            ’ª÷∏’Î
  233 00000130 E24DAB01        SUB              SL, SP, #USR_Stack_Size
  234 00000134                 ENDIF
  235 00000134         
  236 00000134         
  237 00000134         ;C”Ô—‘ø™ º     
  238 00000134                 IMPORT           __main



ARM Macro Assembler    Page 8 


  239 00000134 E59F0038        LDR              R0, =__main
  240 00000138 E12FFF10        BX               R0
  241 0000013C         
  242 0000013C                 IF               :DEF:__MICROLIB
  248 0000013C         ; User Initial Stack & Heap
  249 0000013C 4A000008 
              FFFFFFFF 
              4A00001C 
              00007FFF 
              0FFF0FFF 
              00043011 
              00038021 
              00006010 
              00018005 
              008404F3 
              56000010 
              00155555 
              56000014 
              00000000 
              00000000         AREA             |.text|, CODE, READONLY
  250 00000000         
  251 00000000                 IMPORT           __use_two_region_memory
  252 00000000                 EXPORT           __user_initial_stackheap
  253 00000000         __user_initial_stackheap
  254 00000000         
  255 00000000 E59F000C        LDR              R0, =  Heap_Mem
  256 00000004 E59F100C        LDR              R1, =(Stack_Mem + USR_Stack_Siz
e)
  257 00000008 E59F2004        LDR              R2, = (Heap_Mem +      Heap_Siz
e)
  258 0000000C E59F3008        LDR              R3, = Stack_Mem
  259 00000010 E12FFF1E        BX               LR
  260 00000014                 ENDIF
  261 00000014         
  262 00000014         
  263 00000014         
  264 00000014         
  265 00000014                 END
              00000000 
              00000400 
              00000000 
Command Line: --debug --xref --cpu=ARM920T --apcs=interwork --depend=S3C2440.d 
-oS3C2440.o -IE:\KeilForARM\ARM\INC -IE:\KeilForARM\ARM\INC\Samsung --predefine
="__EVAL SETA 1" --list=S3C2440.lst S3C2440.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

STACK 00000000

Symbol: STACK
   Definitions
      At line 91 in file S3C2440.s
   Uses
      None
Comment: STACK unused
Stack_Mem 00000000

Symbol: Stack_Mem
   Definitions
      At line 93 in file S3C2440.s
   Uses
      At line 256 in file S3C2440.s
      At line 258 in file S3C2440.s

Stack_Top 00000488

Symbol: Stack_Top
   Definitions
      At line 95 in file S3C2440.s
   Uses
      At line 201 in file S3C2440.s
Comment: Stack_Top used once
__initial_sp 00000400

Symbol: __initial_sp
   Definitions
      At line 94 in file S3C2440.s
   Uses
      None
Comment: __initial_sp unused
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

HEAP 00000000

Symbol: HEAP
   Definitions
      At line 99 in file S3C2440.s
   Uses
      None
Comment: HEAP unused
Heap_Mem 00000000

Symbol: Heap_Mem
   Definitions
      At line 101 in file S3C2440.s
   Uses
      At line 255 in file S3C2440.s
      At line 257 in file S3C2440.s

__heap_base 00000000

Symbol: __heap_base
   Definitions
      At line 100 in file S3C2440.s
   Uses
      None
Comment: __heap_base unused
__heap_limit 00000000

Symbol: __heap_limit
   Definitions
      At line 102 in file S3C2440.s
   Uses
      None
Comment: __heap_limit unused
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

RESET 00000000

Symbol: RESET
   Definitions
      At line 106 in file S3C2440.s
   Uses
      None
Comment: RESET unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 249 in file S3C2440.s
   Uses
      None
Comment: .text unused
__user_initial_stackheap 00000000

Symbol: __user_initial_stackheap
   Definitions
      At line 253 in file S3C2440.s
   Uses
      At line 252 in file S3C2440.s
Comment: __user_initial_stackheap used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ABT_Stack_Size 00000000

Symbol: ABT_Stack_Size
   Definitions
      At line 85 in file S3C2440.s
   Uses
      At line 89 in file S3C2440.s
      At line 210 in file S3C2440.s

BANKCON0_OFS 00000004

Symbol: BANKCON0_OFS
   Definitions
      At line 58 in file S3C2440.s
   Uses
      At line 161 in file S3C2440.s
Comment: BANKCON0_OFS used once
BANKCON0_Val 00000700

Symbol: BANKCON0_Val
   Definitions
      At line 43 in file S3C2440.s
   Uses
      At line 160 in file S3C2440.s
Comment: BANKCON0_Val used once
BANKCON1_OFS 00000008

Symbol: BANKCON1_OFS
   Definitions
      At line 59 in file S3C2440.s
   Uses
      At line 163 in file S3C2440.s
Comment: BANKCON1_OFS used once
BANKCON1_Val 00000700

Symbol: BANKCON1_Val
   Definitions
      At line 44 in file S3C2440.s
   Uses
      At line 162 in file S3C2440.s
Comment: BANKCON1_Val used once
BANKCON2_OFS 0000000C

Symbol: BANKCON2_OFS
   Definitions
      At line 60 in file S3C2440.s
   Uses
      At line 165 in file S3C2440.s
Comment: BANKCON2_OFS used once
BANKCON2_Val 00000700

Symbol: BANKCON2_Val
   Definitions
      At line 45 in file S3C2440.s
   Uses
      At line 164 in file S3C2440.s
Comment: BANKCON2_Val used once
BANKCON3_OFS 00000010




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: BANKCON3_OFS
   Definitions
      At line 61 in file S3C2440.s
   Uses
      At line 167 in file S3C2440.s
Comment: BANKCON3_OFS used once
BANKCON3_Val 00000700

Symbol: BANKCON3_Val
   Definitions
      At line 46 in file S3C2440.s
   Uses
      At line 166 in file S3C2440.s
Comment: BANKCON3_Val used once
BANKCON4_OFS 00000014

Symbol: BANKCON4_OFS
   Definitions
      At line 62 in file S3C2440.s
   Uses
      At line 169 in file S3C2440.s
Comment: BANKCON4_OFS used once
BANKCON4_Val 00000700

Symbol: BANKCON4_Val
   Definitions
      At line 47 in file S3C2440.s
   Uses
      At line 168 in file S3C2440.s
Comment: BANKCON4_Val used once
BANKCON5_OFS 00000018

Symbol: BANKCON5_OFS
   Definitions
      At line 63 in file S3C2440.s
   Uses
      At line 171 in file S3C2440.s
Comment: BANKCON5_OFS used once
BANKCON5_Val 00000700

Symbol: BANKCON5_Val
   Definitions
      At line 48 in file S3C2440.s
   Uses
      At line 170 in file S3C2440.s
Comment: BANKCON5_Val used once
BANKCON6_OFS 0000001C

Symbol: BANKCON6_OFS
   Definitions
      At line 64 in file S3C2440.s
   Uses
      At line 173 in file S3C2440.s
Comment: BANKCON6_OFS used once
BANKCON6_Val 00018005

Symbol: BANKCON6_Val
   Definitions
      At line 49 in file S3C2440.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 172 in file S3C2440.s
Comment: BANKCON6_Val used once
BANKCON7_OFS 00000020

Symbol: BANKCON7_OFS
   Definitions
      At line 65 in file S3C2440.s
   Uses
      At line 175 in file S3C2440.s
Comment: BANKCON7_OFS used once
BANKCON7_Val 00018005

Symbol: BANKCON7_Val
   Definitions
      At line 50 in file S3C2440.s
   Uses
      At line 174 in file S3C2440.s
Comment: BANKCON7_Val used once
BANKSIZE_OFS 00000028

Symbol: BANKSIZE_OFS
   Definitions
      At line 67 in file S3C2440.s
   Uses
      At line 180 in file S3C2440.s
Comment: BANKSIZE_OFS used once
BANKSIZE_Val 00000002

Symbol: BANKSIZE_Val
   Definitions
      At line 52 in file S3C2440.s
   Uses
      At line 179 in file S3C2440.s
Comment: BANKSIZE_Val used once
BWSCON_OFS 00000000

Symbol: BWSCON_OFS
   Definitions
      At line 57 in file S3C2440.s
   Uses
      At line 158 in file S3C2440.s
Comment: BWSCON_OFS used once
BWSCON_Val 22000000

Symbol: BWSCON_Val
   Definitions
      At line 42 in file S3C2440.s
   Uses
      At line 157 in file S3C2440.s
Comment: BWSCON_Val used once
CLKCON 4C00000C

Symbol: CLKCON
   Definitions
      At line 28 in file S3C2440.s
   Uses
      None
Comment: CLKCON unused



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

CLKCON_OFS 0000000C

Symbol: CLKCON_OFS
   Definitions
      At line 34 in file S3C2440.s
   Uses
      At line 149 in file S3C2440.s
Comment: CLKCON_OFS used once
CLKCON_Val 00006010

Symbol: CLKCON_Val
   Definitions
      At line 25 in file S3C2440.s
   Uses
      At line 148 in file S3C2440.s
Comment: CLKCON_Val used once
CLKDIVN_OFS 00000014

Symbol: CLKDIVN_OFS
   Definitions
      At line 36 in file S3C2440.s
   Uses
      At line 138 in file S3C2440.s
Comment: CLKDIVN_OFS used once
CLKDIVN_Val 0000000F

Symbol: CLKDIVN_Val
   Definitions
      At line 27 in file S3C2440.s
   Uses
      At line 137 in file S3C2440.s
Comment: CLKDIVN_Val used once
CLKSLOW_OFS 00000010

Symbol: CLKSLOW_OFS
   Definitions
      At line 35 in file S3C2440.s
   Uses
      At line 146 in file S3C2440.s
Comment: CLKSLOW_OFS used once
CLKSLOW_Val 00000004

Symbol: CLKSLOW_Val
   Definitions
      At line 26 in file S3C2440.s
   Uses
      At line 145 in file S3C2440.s
Comment: CLKSLOW_Val used once
CLOCK_BASE 4C000000

Symbol: CLOCK_BASE
   Definitions
      At line 30 in file S3C2440.s
   Uses
      At line 133 in file S3C2440.s
Comment: CLOCK_BASE used once
FIQ_Stack_Size 00000000

Symbol: FIQ_Stack_Size



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 86 in file S3C2440.s
   Uses
      At line 89 in file S3C2440.s
      At line 214 in file S3C2440.s

F_Bit 00000040

Symbol: F_Bit
   Definitions
      At line 81 in file S3C2440.s
   Uses
      At line 204 in file S3C2440.s
      At line 208 in file S3C2440.s
      At line 212 in file S3C2440.s
      At line 216 in file S3C2440.s
      At line 220 in file S3C2440.s

Heap_Size 00000000

Symbol: Heap_Size
   Definitions
      At line 97 in file S3C2440.s
   Uses
      At line 101 in file S3C2440.s
      At line 257 in file S3C2440.s

IRQ_Stack_Size 00000080

Symbol: IRQ_Stack_Size
   Definitions
      At line 87 in file S3C2440.s
   Uses
      At line 89 in file S3C2440.s
      At line 218 in file S3C2440.s

ISR_Stack_Size 00000088

Symbol: ISR_Stack_Size
   Definitions
      At line 89 in file S3C2440.s
   Uses
      At line 94 in file S3C2440.s
Comment: ISR_Stack_Size used once
I_Bit 00000080

Symbol: I_Bit
   Definitions
      At line 80 in file S3C2440.s
   Uses
      At line 204 in file S3C2440.s
      At line 208 in file S3C2440.s
      At line 212 in file S3C2440.s
      At line 216 in file S3C2440.s
      At line 220 in file S3C2440.s

LOCKTIME_OFS 00000000

Symbol: LOCKTIME_OFS



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 31 in file S3C2440.s
   Uses
      At line 135 in file S3C2440.s
Comment: LOCKTIME_OFS used once
LOCKTIME_Val 0FFF0FFF

Symbol: LOCKTIME_Val
   Definitions
      At line 22 in file S3C2440.s
   Uses
      At line 134 in file S3C2440.s
Comment: LOCKTIME_Val used once
MC_BASE 48000000

Symbol: MC_BASE
   Definitions
      At line 56 in file S3C2440.s
   Uses
      At line 155 in file S3C2440.s
Comment: MC_BASE used once
MC_SETUP 00000001

Symbol: MC_SETUP
   Definitions
      At line 41 in file S3C2440.s
   Uses
      None
Comment: MC_SETUP unused
MPLLCON_OFS 00000004

Symbol: MPLLCON_OFS
   Definitions
      At line 32 in file S3C2440.s
   Uses
      At line 141 in file S3C2440.s
Comment: MPLLCON_OFS used once
MPLLCON_Val 00043011

Symbol: MPLLCON_Val
   Definitions
      At line 23 in file S3C2440.s
   Uses
      At line 140 in file S3C2440.s
Comment: MPLLCON_Val used once
MRSRB6_OFS 0000002C

Symbol: MRSRB6_OFS
   Definitions
      At line 68 in file S3C2440.s
   Uses
      At line 182 in file S3C2440.s
Comment: MRSRB6_OFS used once
MRSRB6_Val 00000020

Symbol: MRSRB6_Val
   Definitions
      At line 53 in file S3C2440.s
   Uses



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

      At line 181 in file S3C2440.s
Comment: MRSRB6_Val used once
MRSRB7_OFS 00000030

Symbol: MRSRB7_OFS
   Definitions
      At line 69 in file S3C2440.s
   Uses
      At line 184 in file S3C2440.s
Comment: MRSRB7_OFS used once
MRSRB7_Val 00000020

Symbol: MRSRB7_Val
   Definitions
      At line 54 in file S3C2440.s
   Uses
      At line 183 in file S3C2440.s
Comment: MRSRB7_Val used once
Mode_ABT 00000017

Symbol: Mode_ABT
   Definitions
      At line 77 in file S3C2440.s
   Uses
      At line 208 in file S3C2440.s
Comment: Mode_ABT used once
Mode_FIQ 00000011

Symbol: Mode_FIQ
   Definitions
      At line 74 in file S3C2440.s
   Uses
      At line 212 in file S3C2440.s
Comment: Mode_FIQ used once
Mode_IRQ 00000012

Symbol: Mode_IRQ
   Definitions
      At line 75 in file S3C2440.s
   Uses
      At line 216 in file S3C2440.s
Comment: Mode_IRQ used once
Mode_SVC 00000013

Symbol: Mode_SVC
   Definitions
      At line 76 in file S3C2440.s
   Uses
      At line 220 in file S3C2440.s
Comment: Mode_SVC used once
Mode_SYS 0000001F

Symbol: Mode_SYS
   Definitions
      At line 79 in file S3C2440.s
   Uses
      None
Comment: Mode_SYS unused
Mode_UND 0000001B



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols


Symbol: Mode_UND
   Definitions
      At line 78 in file S3C2440.s
   Uses
      At line 204 in file S3C2440.s
Comment: Mode_UND used once
Mode_USR 00000010

Symbol: Mode_USR
   Definitions
      At line 73 in file S3C2440.s
   Uses
      At line 224 in file S3C2440.s
      At line 228 in file S3C2440.s

REFRESH_OFS 00000024

Symbol: REFRESH_OFS
   Definitions
      At line 66 in file S3C2440.s
   Uses
      At line 178 in file S3C2440.s
Comment: REFRESH_OFS used once
REFRESH_Val 008404F3

Symbol: REFRESH_Val
   Definitions
      At line 51 in file S3C2440.s
   Uses
      At line 177 in file S3C2440.s
Comment: REFRESH_Val used once
SVC_Stack_Size 00000008

Symbol: SVC_Stack_Size
   Definitions
      At line 84 in file S3C2440.s
   Uses
      At line 89 in file S3C2440.s
      At line 222 in file S3C2440.s

UND_Stack_Size 00000000

Symbol: UND_Stack_Size
   Definitions
      At line 83 in file S3C2440.s
   Uses
      At line 89 in file S3C2440.s
      At line 206 in file S3C2440.s

UPLLCON_OFS 00000008

Symbol: UPLLCON_OFS
   Definitions
      At line 33 in file S3C2440.s
   Uses
      At line 143 in file S3C2440.s
Comment: UPLLCON_OFS used once
UPLLCON_Val 00038021



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols


Symbol: UPLLCON_Val
   Definitions
      At line 24 in file S3C2440.s
   Uses
      At line 142 in file S3C2440.s
Comment: UPLLCON_Val used once
USR_Stack_Size 00000400

Symbol: USR_Stack_Size
   Definitions
      At line 88 in file S3C2440.s
   Uses
      At line 93 in file S3C2440.s
      At line 226 in file S3C2440.s
      At line 233 in file S3C2440.s
      At line 256 in file S3C2440.s

59 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

__main 00000000

Symbol: __main
   Definitions
      At line 238 in file S3C2440.s
   Uses
      At line 239 in file S3C2440.s
Comment: __main used once
__use_two_region_memory 00000000

Symbol: __use_two_region_memory
   Definitions
      At line 251 in file S3C2440.s
   Uses
      None
Comment: __use_two_region_memory unused
2 symbols
405 symbols in table
