PPA Report for hierarchical_clock_gate.v (Module: hierarchical_clock_gate)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 3
IO Count: 4
Cell Count: 22

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 165.10 MHz
End-to-End Path Delay: 4.877 ns
Reg-to-Reg Critical Path Delay: 0.682 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
