library ieee;
	use ieee.std_logic_1164.all;
	--use ieee.numeric_std.all;

entity mux_two is

	port(
		i0, i1 : in std_logic_vector(15 downto 0);
		sel : in std_logic;
		output : out std_logic_vector(15 downto 0)
	);

end entity;

architecture behav of mux_four is

begin
	
	process (i0, i1, i2, i3, svec)
	
	begin

		case svec is

			when '0' => output <= i0;
		
			when '1' => output <= i1;
				
		end case;
	
	end process;

end architecture;