# Day 9: 4-bit Binary Divider Design and Verification

## Objective
Design and verify a 4-bit binary divider using Verilog.  
The divider should perform unsigned division and provide both quotient and remainder.

## Tools
- Icarus Verilog (iverilog)
- GTKWave

## Files
- `divider_4bit.v` - RTL Design
- `tb_divider_4bit.v` - Testbench
- `run.sh` - Compilation and Simulation script

## Output
- Generates `output.vcd` for waveform analysis in GTKWave.
