=====
SETUP
-8.072
9.072
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n303_s9
5.579
5.950
SPI_MCP3202/n292_s6
6.382
6.753
SPI_MCP3202/n294_s6
7.181
7.634
SPI_MCP3202/n294_s5
7.887
8.349
SPI_MCP3202/r_DATA_7_s0
9.072
=====
SETUP
-7.787
8.787
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n303_s9
5.579
5.950
SPI_MCP3202/n292_s6
6.382
6.753
SPI_MCP3202/n293_s7
6.942
7.512
SPI_MCP3202/n293_s5
7.514
8.063
SPI_MCP3202/r_DATA_8_s0
8.787
=====
SETUP
-7.493
8.493
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n303_s9
5.579
5.950
SPI_MCP3202/n292_s6
6.382
6.753
SPI_MCP3202/n294_s6
7.181
7.634
SPI_MCP3202/n295_s5
7.887
8.349
SPI_MCP3202/r_DATA_6_s0
8.493
=====
SETUP
-7.474
8.473
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n303_s9
5.579
5.950
SPI_MCP3202/n292_s6
6.382
6.753
SPI_MCP3202/n298_s6
7.181
7.643
SPI_MCP3202/n299_s5
7.819
8.146
SPI_MCP3202/r_DATA_2_s0
8.473
=====
SETUP
-7.290
8.290
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n303_s9
5.579
5.950
SPI_MCP3202/n292_s6
6.382
6.753
SPI_MCP3202/n298_s6
7.181
7.643
SPI_MCP3202/n298_s5
7.819
8.146
SPI_MCP3202/r_DATA_3_s0
8.290
=====
SETUP
-7.235
8.235
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n303_s9
5.579
5.950
SPI_MCP3202/n292_s6
6.382
6.753
SPI_MCP3202/n292_s5
6.942
7.512
SPI_MCP3202/r_DATA_9_s0
8.235
=====
SETUP
-7.208
8.207
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n303_s9
5.579
5.950
SPI_MCP3202/n292_s6
6.382
6.753
SPI_MCP3202/n293_s7
6.942
7.512
SPI_MCP3202/n297_s5
7.514
8.063
SPI_MCP3202/r_DATA_4_s0
8.207
=====
SETUP
-6.720
7.720
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n303_s9
5.579
5.950
SPI_MCP3202/n290_s6
6.382
6.753
SPI_MCP3202/n291_s5
7.006
7.576
SPI_MCP3202/r_DATA_10_s0
7.720
=====
SETUP
-6.720
7.720
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n303_s9
5.579
5.950
SPI_MCP3202/n290_s6
6.382
6.753
SPI_MCP3202/n290_s5
7.006
7.576
SPI_MCP3202/r_DATA_11_s0
7.720
=====
SETUP
-6.664
7.663
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n257_s6
5.579
5.950
SPI_MCP3202/n303_s10
6.369
6.918
SPI_MCP3202/n304_s6
7.093
7.663
SPI_MCP3202/r_STATE_0_s2
7.663
=====
SETUP
-6.664
7.663
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n257_s6
5.579
5.950
SPI_MCP3202/n303_s10
6.369
6.918
SPI_MCP3202/n303_s6
7.093
7.663
SPI_MCP3202/r_STATE_1_s1
7.663
=====
SETUP
-6.601
7.601
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n302_s8
5.822
6.284
SPI_MCP3202/n257_s7
6.459
7.029
SPI_MCP3202/n257_s5
7.031
7.601
SPI_MCP3202/r_MOSI_s1
7.601
=====
SETUP
-6.238
7.238
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n303_s9
5.579
5.950
SPI_MCP3202/n292_s6
6.382
6.753
SPI_MCP3202/n296_s5
6.766
7.093
SPI_MCP3202/r_DATA_5_s0
7.238
=====
SETUP
-6.174
7.174
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n302_s8
5.822
6.284
SPI_MCP3202/n302_s5
6.459
7.029
SPI_MCP3202/r_DV_s1
7.174
=====
SETUP
-5.918
6.918
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n257_s6
5.579
5.950
SPI_MCP3202/r_CS_s14
6.369
6.918
SPI_MCP3202/r_CS_s10
6.918
=====
SETUP
-5.771
6.771
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n32_s1
5.579
6.041
SPI_MCP3202/sample_counter_3_s0
6.771
=====
SETUP
-5.771
6.771
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n32_s1
5.579
6.041
SPI_MCP3202/sample_counter_4_s0
6.771
=====
SETUP
-5.721
6.721
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/r_STATE_1_s9
5.579
5.950
SPI_MCP3202/r_STATE_1_s3
6.109
6.571
SPI_MCP3202/r_STATE_0_s2
6.721
=====
SETUP
-5.721
6.721
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/r_STATE_1_s9
5.579
5.950
SPI_MCP3202/r_STATE_1_s3
6.109
6.571
SPI_MCP3202/r_STATE_1_s1
6.721
=====
SETUP
-5.529
6.529
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n303_s9
5.579
5.950
SPI_MCP3202/n256_s6
5.959
6.529
SPI_MCP3202/r_SCK_enable_s1
6.529
=====
SETUP
-5.383
6.383
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n32_s1
5.579
6.041
SPI_MCP3202/sample_counter_11_s0
6.383
=====
SETUP
-5.383
6.383
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n32_s1
5.579
6.041
SPI_MCP3202/sample_counter_2_s0
6.383
=====
SETUP
-5.383
6.383
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n32_s1
5.579
6.041
SPI_MCP3202/sample_counter_6_s0
6.383
=====
SETUP
-5.383
6.383
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n32_s1
5.579
6.041
SPI_MCP3202/sample_counter_9_s0
6.383
=====
SETUP
-5.383
6.383
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.925
3.296
SPI_MCP3202/n32_s1
5.579
6.041
SPI_MCP3202/sample_counter_10_s0
6.383
=====
HOLD
-0.837
0.748
1.585
csrn_sdram_r_s0
0.184
0.385
cs_latch_1_s0
0.748
=====
HOLD
-0.716
0.870
1.585
csrn_sdram_r_s0
0.184
0.385
n288_s1
0.506
0.870
CpuReq_s0
0.870
=====
HOLD
-0.386
1.200
1.585
cswn_sdram_r_s0
0.184
0.386
cs_latch_0_s0
1.200
=====
HOLD
-0.278
1.308
1.585
cswn_sdram_r_s0
0.184
0.386
n289_s1
0.964
1.308
CpuWrt_s0
1.308
=====
HOLD
-0.145
1.439
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_12_s0
1.439
=====
HOLD
-0.145
1.439
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_13_s0
1.439
=====
HOLD
-0.134
1.451
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_4_s0
1.451
=====
HOLD
-0.134
1.451
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_5_s0
1.451
=====
HOLD
-0.133
1.452
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_9_s0
1.452
=====
HOLD
-0.133
1.452
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_10_s0
1.452
=====
HOLD
-0.133
1.452
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_11_s0
1.452
=====
HOLD
-0.118
1.705
1.823
vram/data_7_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_7_s0
0.510
0.820
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.705
=====
HOLD
-0.049
1.536
1.585
vram/data_15_s0
0.184
0.385
u_v9958/PRAMDAT_7_s1
0.510
0.800
u_v9958/PRAMDAT_7_s0
0.804
1.168
u_v9958/VDPCMDVRAMRDDATA_7_s0
1.536
=====
HOLD
-0.049
1.536
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DATA_7_s0
0.986
1.187
sample_9_s0
1.536
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DATA_5_s0
0.986
1.187
sample_7_s0
1.541
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DATA_11_s0
0.986
1.187
sample_13_s0
1.541
=====
HOLD
-0.038
1.546
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DATA_9_s0
0.986
1.188
sample_11_s0
1.546
=====
HOLD
-0.038
1.546
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DATA_10_s0
0.986
1.188
sample_12_s0
1.546
=====
HOLD
-0.009
1.576
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_6_s0
1.576
=====
HOLD
-0.009
1.576
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_8_s0
1.576
=====
HOLD
0.004
0.234
0.230
n454_s0
0.002
0.234
clk_cpu_s0
0.234
=====
HOLD
0.010
1.595
1.585
csrn_sdram_r_s0
0.184
0.385
io_state_r_s4
0.516
0.880
io_state_r_s6
0.884
1.248
CpuDbo_7_s4
1.251
1.595
io_state_r_s5
1.595
=====
HOLD
0.010
1.833
1.823
vram/data_4_s0
0.184
0.386
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_4_s0
0.638
0.948
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.833
=====
HOLD
0.060
1.740
1.680
clk_ibuf
0.000
0.675
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.539
1.740
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.740
=====
HOLD
0.060
1.740
1.680
clk_ibuf
0.000
0.675
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.539
1.740
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.740
