$date
	Sun Oct 23 02:12:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#916598
b11010 &
b11010 %
1$
b11010 !
1"
#916599
0"
#916602
b1101 &
b1101 %
#916606
b101000 &
b101000 %
#916610
b10100 &
b10100 %
#916614
b1010 &
b1010 %
#916618
b101 &
b101 %
#916622
b10000 &
b10000 %
#916626
b1000 &
b1000 %
#916630
b100 &
b100 %
#916634
b10 &
b10 %
#916638
b1 &
1#
b1 %
#916642
b0 &
b0 %
0#
0$
#1995355
b10100 !
1"
#1995358
b10100 &
b10100 %
1$
#1995359
0"
#1995362
b1010 &
b1010 %
#1995366
b101 &
b101 %
#1995370
b10000 &
b10000 %
#1995374
b1000 &
b1000 %
#1995378
b100 &
b100 %
#1995382
b10 &
b10 %
#1995386
b1 &
b1 %
1#
#1995390
b0 &
0#
b0 %
0$
#2976533
b1011 !
1"
#2976534
b1011 &
b1011 %
1$
#2976535
0"
#2976538
b100010 &
b100010 %
#2976542
b10001 &
b10001 %
#2976546
b110100 &
b110100 %
#2976550
b11010 &
b11010 %
#2976554
b1101 &
b1101 %
#2976558
b101000 &
b101000 %
#2976562
b10100 &
b10100 %
#2976566
b1010 &
b1010 %
#2976570
b101 &
b101 %
#2976574
b10000 &
b10000 %
#2976578
b1000 &
b1000 %
#2976582
b100 &
b100 %
#2976586
b10 &
b10 %
#2976590
b1 &
1#
b1 %
#2976594
b0 &
b0 %
0#
0$
#4500012
