// Seed: 3500769623
module module_0 (
    input wire id_0,
    output tri1 id_1,
    input uwire id_2
    , id_14,
    input supply1 id_3,
    input wor id_4,
    input supply1 id_5,
    output wor id_6,
    output wor id_7,
    input supply1 id_8,
    output tri0 id_9,
    input wor id_10,
    input tri id_11,
    input supply1 id_12
);
  id_15(
      .id_0(id_9),
      .id_1(1),
      .id_2((1)),
      .id_3(1),
      .id_4(id_2),
      .id_5(),
      .id_6(id_4),
      .id_7(id_12),
      .id_8(id_3)
  );
  wire id_16;
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    input logic id_2,
    input wire id_3,
    input uwire id_4,
    output supply0 id_5,
    output wand id_6,
    input tri0 id_7,
    input supply0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wor id_11,
    input supply0 id_12,
    input tri id_13,
    output tri id_14,
    output tri0 id_15
);
  always id_0 <= id_2;
  nand (id_6, id_7, id_13, id_12, id_10, id_11, id_4, id_8, id_2, id_3);
  module_0(
      id_12, id_5, id_10, id_10, id_13, id_3, id_14, id_5, id_12, id_15, id_12, id_8, id_7
  );
endmodule
