Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 23:16:00 2024
| Host         : DESKTOP-PI9AKPV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.862        0.000                      0               109051        0.009        0.000                      0               109051        8.750        0.000                       0                 55464  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.862        0.000                      0               109051        0.009        0.000                      0               109051        8.750        0.000                       0                 55464  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_173_reg_12204_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.398ns  (logic 7.213ns (43.988%)  route 9.185ns (56.012%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 22.787 - 20.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.795     3.089    design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     3.971 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/DOBDO[0]
                         net (fo=2, routed)           2.178     6.149    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[8]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.000 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.056    10.056    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PATTERNDETECT)
                                                      2.084    12.140 f  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT
                         net (fo=2, routed)           1.160    13.300    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/zero_detect_rnd[1]
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.124    13.424 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=23, routed)          1.251    14.675    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2_n_3
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.799 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.225    16.024    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0_i_1_n_3
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.148    16.172 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0/O
                         net (fo=197, routed)         3.315    19.487    design_1_i/cnn_0/inst/grp_dense_1_fu_437/grp_fu_5319_p2[8]
    SLICE_X103Y58        FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_173_reg_12204_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.608    22.787    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X103Y58        FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_173_reg_12204_reg[8]/C
                         clock pessimism              0.115    22.902    
                         clock uncertainty           -0.302    22.600    
    SLICE_X103Y58        FDRE (Setup_fdre_C_D)       -0.251    22.349    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_173_reg_12204_reg[8]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                         -19.487    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_171_reg_12184_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.467ns  (logic 7.213ns (43.803%)  route 9.254ns (56.197%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 22.861 - 20.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.795     3.089    design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     3.971 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/DOBDO[0]
                         net (fo=2, routed)           2.178     6.149    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[8]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.000 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.056    10.056    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PATTERNDETECT)
                                                      2.084    12.140 f  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT
                         net (fo=2, routed)           1.160    13.300    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/zero_detect_rnd[1]
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.124    13.424 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=23, routed)          1.251    14.675    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2_n_3
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.799 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.225    16.024    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0_i_1_n_3
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.148    16.172 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0/O
                         net (fo=197, routed)         3.384    19.556    design_1_i/cnn_0/inst/grp_dense_1_fu_437/grp_fu_5319_p2[8]
    SLICE_X109Y58        FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_171_reg_12184_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.682    22.861    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X109Y58        FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_171_reg_12184_reg[8]/C
                         clock pessimism              0.115    22.976    
                         clock uncertainty           -0.302    22.674    
    SLICE_X109Y58        FDRE (Setup_fdre_C_D)       -0.247    22.427    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_171_reg_12184_reg[8]
  -------------------------------------------------------------------
                         required time                         22.427    
                         arrival time                         -19.556    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_44_reg_10746_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.260ns  (logic 7.213ns (44.360%)  route 9.047ns (55.640%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.798     3.092    design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/ap_clk
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     3.974 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_2/DOADO[0]
                         net (fo=2, routed)           2.683     6.657    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[2]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    10.508 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.510    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PATTERNDETECT)
                                                      2.084    12.594 f  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT
                         net (fo=2, routed)           1.119    13.714    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/zero_detect_rnd[1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.838 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=23, routed)          1.190    15.027    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2_n_3
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124    15.151 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    16.022    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_3
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.148    16.170 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=197, routed)         3.183    19.353    design_1_i/cnn_0/inst/grp_dense_1_fu_437/grp_fu_5325_p2[4]
    SLICE_X86Y68         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_44_reg_10746_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.536    22.715    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X86Y68         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_44_reg_10746_reg[4]/C
                         clock pessimism              0.115    22.830    
                         clock uncertainty           -0.302    22.528    
    SLICE_X86Y68         FDRE (Setup_fdre_C_D)       -0.234    22.294    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_44_reg_10746_reg[4]
  -------------------------------------------------------------------
                         required time                         22.294    
                         arrival time                         -19.353    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_185_reg_12324_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.289ns  (logic 7.213ns (44.281%)  route 9.076ns (55.719%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 22.779 - 20.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.795     3.089    design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     3.971 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/DOBDO[0]
                         net (fo=2, routed)           2.178     6.149    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[8]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.000 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.056    10.056    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PATTERNDETECT)
                                                      2.084    12.140 f  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT
                         net (fo=2, routed)           1.160    13.300    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/zero_detect_rnd[1]
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.124    13.424 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=23, routed)          1.251    14.675    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2_n_3
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.799 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.225    16.024    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0_i_1_n_3
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.148    16.172 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0/O
                         net (fo=197, routed)         3.206    19.379    design_1_i/cnn_0/inst/grp_dense_1_fu_437/grp_fu_5319_p2[8]
    SLICE_X95Y67         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_185_reg_12324_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.600    22.779    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X95Y67         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_185_reg_12324_reg[8]/C
                         clock pessimism              0.115    22.894    
                         clock uncertainty           -0.302    22.592    
    SLICE_X95Y67         FDRE (Setup_fdre_C_D)       -0.265    22.327    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_185_reg_12324_reg[8]
  -------------------------------------------------------------------
                         required time                         22.327    
                         arrival time                         -19.379    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_179_reg_12264_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.284ns  (logic 7.213ns (44.295%)  route 9.071ns (55.705%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 22.782 - 20.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.795     3.089    design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     3.971 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/DOBDO[0]
                         net (fo=2, routed)           2.178     6.149    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[8]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.000 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.056    10.056    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PATTERNDETECT)
                                                      2.084    12.140 f  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT
                         net (fo=2, routed)           1.160    13.300    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/zero_detect_rnd[1]
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.124    13.424 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=23, routed)          1.251    14.675    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2_n_3
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.799 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.225    16.024    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0_i_1_n_3
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.148    16.172 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0/O
                         net (fo=197, routed)         3.201    19.374    design_1_i/cnn_0/inst/grp_dense_1_fu_437/grp_fu_5319_p2[8]
    SLICE_X95Y63         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_179_reg_12264_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.603    22.782    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X95Y63         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_179_reg_12264_reg[8]/C
                         clock pessimism              0.115    22.897    
                         clock uncertainty           -0.302    22.595    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)       -0.265    22.330    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_179_reg_12264_reg[8]
  -------------------------------------------------------------------
                         required time                         22.330    
                         arrival time                         -19.374    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_82_reg_11205_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.392ns  (logic 7.213ns (44.003%)  route 9.179ns (55.997%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 22.881 - 20.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.798     3.092    design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/ap_clk
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     3.974 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_2/DOADO[0]
                         net (fo=2, routed)           2.683     6.657    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[2]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    10.508 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.510    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PATTERNDETECT)
                                                      2.084    12.594 f  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT
                         net (fo=2, routed)           1.119    13.714    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/zero_detect_rnd[1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.838 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=23, routed)          1.190    15.027    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2_n_3
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124    15.151 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    16.022    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_3
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.148    16.170 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=197, routed)         3.315    19.484    design_1_i/cnn_0/inst/grp_dense_1_fu_437/grp_fu_5325_p2[4]
    SLICE_X113Y7         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_82_reg_11205_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.701    22.881    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X113Y7         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_82_reg_11205_reg[4]/C
                         clock pessimism              0.129    23.009    
                         clock uncertainty           -0.302    22.707    
    SLICE_X113Y7         FDRE (Setup_fdre_C_D)       -0.262    22.445    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_82_reg_11205_reg[4]
  -------------------------------------------------------------------
                         required time                         22.445    
                         arrival time                         -19.484    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fadd_32ns_32ncud_U141/din0_buf1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.767ns  (logic 9.816ns (58.542%)  route 6.951ns (41.458%))
  Logic Levels:           44  (CARRY4=39 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.647     2.941    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fadd_32ns_32ncud_U141/ap_clk
    SLICE_X38Y64         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fadd_32ns_32ncud_U141/din0_buf1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fadd_32ns_32ncud_U141/din0_buf1_reg[8]/Q
                         net (fo=12, routed)          1.473     4.892    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[8]
    SLICE_X28Y76         LUT2 (Prop_lut2_I1_O)        0.298     5.190 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     5.190    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1__4_n_3
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.722 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.722    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.836    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.950    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.064    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.286 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=31, routed)          1.088     7.374    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X30Y75         LUT3 (Prop_lut3_I0_O)        0.299     7.673 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.673    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][5]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.206 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.206    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.323 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.323    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.440 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.440    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.557    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.674    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.893 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.074     9.967    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.295    10.262 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    10.262    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][0]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.794 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.794    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.908    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.022    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    11.145    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.259 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.259    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.373 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.373    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.595 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.263    12.858    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_0[23]
    SLICE_X32Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770    13.628 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.628    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.745 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.745    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.862 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.862    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.979 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.979    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.096 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.096    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.213 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.213    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.432 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.970    15.402    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X30Y67         LUT2 (Prop_lut2_I1_O)        0.295    15.697 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    15.697    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[0]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.210 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.210    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.327 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.327    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.444 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.444    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.561 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.561    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.678 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.678    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.795 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.795    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.014 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.075    18.088    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X29Y67         LUT2 (Prop_lut2_I1_O)        0.295    18.383 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    18.383    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.915 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.915    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.029    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.143 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.143    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.257 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.257    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.371 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.371    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.485 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.485    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.708 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.000    19.708    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_0_out
    SLICE_X29Y73         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.510    22.689    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X29Y73         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.229    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X29Y73         FDRE (Setup_fdre_C_D)        0.062    22.678    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         22.678    
                         arrival time                         -19.708    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fadd_32ns_32ncud_U141/din0_buf1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.764ns  (logic 9.813ns (58.535%)  route 6.951ns (41.465%))
  Logic Levels:           43  (CARRY4=38 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.647     2.941    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fadd_32ns_32ncud_U141/ap_clk
    SLICE_X38Y64         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fadd_32ns_32ncud_U141/din0_buf1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fadd_32ns_32ncud_U141/din0_buf1_reg[8]/Q
                         net (fo=12, routed)          1.473     4.892    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[8]
    SLICE_X28Y76         LUT2 (Prop_lut2_I1_O)        0.298     5.190 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     5.190    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1__4_n_3
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.722 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.722    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.836    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.950    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.064    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.286 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=31, routed)          1.088     7.374    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X30Y75         LUT3 (Prop_lut3_I0_O)        0.299     7.673 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.673    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][5]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.206 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.206    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.323 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.323    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.440 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.440    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.557    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.674    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.893 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.074     9.967    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.295    10.262 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    10.262    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][0]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.794 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.794    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.908    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.022    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    11.145    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.259 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.259    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.373 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.373    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.595 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.263    12.858    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_0[23]
    SLICE_X32Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770    13.628 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.628    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.745 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.745    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.862 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.862    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.979 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.979    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.096 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.096    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.213 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.213    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.432 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.970    15.402    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X30Y67         LUT2 (Prop_lut2_I1_O)        0.295    15.697 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    15.697    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[0]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.210 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.210    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.327 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.327    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.444 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.444    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.561 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.561    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.678 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.678    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.795 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.795    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.014 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.075    18.088    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X29Y67         LUT2 (Prop_lut2_I1_O)        0.295    18.383 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    18.383    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.915 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.915    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.029 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.029    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.143 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.143    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.257 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.257    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.371 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.371    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.705 r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    19.705    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_3_out
    SLICE_X29Y72         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.511    22.690    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X29Y72         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.229    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)        0.062    22.679    design_1_i/cnn_0/inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         22.679    
                         arrival time                         -19.705    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_76_reg_11145_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.372ns  (logic 7.213ns (44.056%)  route 9.159ns (55.944%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.798     3.092    design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/ap_clk
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     3.974 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_2/DOADO[0]
                         net (fo=2, routed)           2.683     6.657    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[2]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    10.508 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.510    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PATTERNDETECT)
                                                      2.084    12.594 f  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT
                         net (fo=2, routed)           1.119    13.714    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/zero_detect_rnd[1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.838 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=23, routed)          1.190    15.027    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2_n_3
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124    15.151 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    16.022    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_3
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.148    16.170 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U135/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=197, routed)         3.295    19.465    design_1_i/cnn_0/inst/grp_dense_1_fu_437/grp_fu_5325_p2[4]
    SLICE_X106Y6         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_76_reg_11145_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.700    22.879    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X106Y6         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_76_reg_11145_reg[4]/C
                         clock pessimism              0.129    23.008    
                         clock uncertainty           -0.302    22.706    
    SLICE_X106Y6         FDRE (Setup_fdre_C_D)       -0.262    22.444    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_76_reg_11145_reg[4]
  -------------------------------------------------------------------
                         required time                         22.444    
                         arrival time                         -19.465    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_183_reg_12304_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.260ns  (logic 7.213ns (44.361%)  route 9.047ns (55.639%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 22.781 - 20.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.795     3.089    design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     3.971 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8/DOBDO[0]
                         net (fo=2, routed)           2.178     6.149    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[8]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.000 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.056    10.056    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PATTERNDETECT)
                                                      2.084    12.140 f  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT
                         net (fo=2, routed)           1.160    13.300    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/zero_detect_rnd[1]
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.124    13.424 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=23, routed)          1.251    14.675    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2_n_3
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.799 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.225    16.024    design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0_i_1_n_3
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.148    16.172 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/cnn_fmul_32ns_32ndEe_U134/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[8]_INST_0/O
                         net (fo=197, routed)         3.177    19.349    design_1_i/cnn_0/inst/grp_dense_1_fu_437/grp_fu_5319_p2[8]
    SLICE_X97Y65         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_183_reg_12304_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       1.602    22.781    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X97Y65         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_183_reg_12304_reg[8]/C
                         clock pessimism              0.115    22.896    
                         clock uncertainty           -0.302    22.594    
    SLICE_X97Y65         FDRE (Setup_fdre_C_D)       -0.265    22.329    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_183_reg_12304_reg[8]
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                         -19.349    
  -------------------------------------------------------------------
                         slack                                  2.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_122_reg_11605_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_122_reg_11605_pp0_iter1_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.317%)  route 0.200ns (58.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.557     0.893    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X52Y42         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_122_reg_11605_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_122_reg_11605_reg[30]/Q
                         net (fo=1, routed)           0.200     1.234    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_122_reg_11605[30]
    SLICE_X48Y41         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_122_reg_11605_pp0_iter1_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.828     1.194    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X48Y41         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_122_reg_11605_pp0_iter1_reg_reg[30]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y41         FDRE (Hold_fdre_C_D)         0.066     1.225    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_122_reg_11605_pp0_iter1_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/tmp_7_i_reg_990_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U153/din1_buf1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.223%)  route 0.143ns (38.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.563     0.899    design_1_i/cnn_0/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  design_1_i/cnn_0/inst/tmp_7_i_reg_990_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  design_1_i/cnn_0/inst/tmp_7_i_reg_990_reg[2]/Q
                         net (fo=1, routed)           0.143     1.170    design_1_i/cnn_0/inst/dense_2_bias_U/cnn_dense_2_bias_rom_U/Q[2]
    SLICE_X45Y50         LUT4 (Prop_lut4_I1_O)        0.098     1.268 r  design_1_i/cnn_0/inst/dense_2_bias_U/cnn_dense_2_bias_rom_U/din1_buf1[2]_i_1__23/O
                         net (fo=1, routed)           0.000     1.268    design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U153/grp_fu_642_p1[2]
    SLICE_X45Y50         FDRE                                         r  design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U153/din1_buf1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.825     1.191    design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U153/ap_clk
    SLICE_X45Y50         FDRE                                         r  design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U153/din1_buf1_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U153/din1_buf1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/dense_2_bias_U/cnn_dense_2_bias_rom_U/q0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U153/din1_buf1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.703%)  route 0.146ns (39.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.563     0.899    design_1_i/cnn_0/inst/dense_2_bias_U/cnn_dense_2_bias_rom_U/ap_clk
    SLICE_X47Y49         FDRE                                         r  design_1_i/cnn_0/inst/dense_2_bias_U/cnn_dense_2_bias_rom_U/q0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  design_1_i/cnn_0/inst/dense_2_bias_U/cnn_dense_2_bias_rom_U/q0_reg[18]/Q
                         net (fo=1, routed)           0.146     1.173    design_1_i/cnn_0/inst/dense_2_bias_U/cnn_dense_2_bias_rom_U/q0_reg_n_3_[18]
    SLICE_X47Y50         LUT4 (Prop_lut4_I0_O)        0.098     1.271 r  design_1_i/cnn_0/inst/dense_2_bias_U/cnn_dense_2_bias_rom_U/din1_buf1[18]_i_1__23/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U153/grp_fu_642_p1[18]
    SLICE_X47Y50         FDRE                                         r  design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U153/din1_buf1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.825     1.191    design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U153/ap_clk
    SLICE_X47Y50         FDRE                                         r  design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U153/din1_buf1_reg[18]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.091     1.252    design_1_i/cnn_0/inst/cnn_fadd_32ns_32ncud_U153/din1_buf1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_114_reg_11525_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_114_reg_11525_pp0_iter1_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.410%)  route 0.208ns (59.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.561     0.896    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X49Y44         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_114_reg_11525_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_114_reg_11525_reg[23]/Q
                         net (fo=1, routed)           0.208     1.245    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_114_reg_11525[23]
    SLICE_X52Y44         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_114_reg_11525_pp0_iter1_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.825     1.191    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X52Y44         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_114_reg_11525_pp0_iter1_reg_reg[23]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X52Y44         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_114_reg_11525_pp0_iter1_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_120_reg_11585_pp0_iter1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_120_reg_11585_pp0_iter2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.973%)  route 0.212ns (60.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.558     0.894    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X48Y37         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_120_reg_11585_pp0_iter1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_120_reg_11585_pp0_iter1_reg_reg[7]/Q
                         net (fo=1, routed)           0.212     1.246    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_120_reg_11585_pp0_iter1_reg[7]
    SLICE_X51Y39         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_120_reg_11585_pp0_iter2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.823     1.189    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X51Y39         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_120_reg_11585_pp0_iter2_reg_reg[7]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X51Y39         FDRE (Hold_fdre_C_D)         0.071     1.225    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_120_reg_11585_pp0_iter2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U44/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U44/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.249ns (52.162%)  route 0.228ns (47.838%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.557     0.893    design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U44/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X44Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U44/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U44/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.228     1.262    design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U44/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_del[3]
    SLICE_X44Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.307 r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U44/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[3].mux_lut/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U44/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/A[3]
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.370 r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U44/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.370    design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U44/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/Q[3]
    SLICE_X44Y100        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U44/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.911     1.277    design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U44/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X44Y100        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U44/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U44/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_449/conv_2_weights_2_2_5_U/conv_2_conv_2_wei8jQ_rom_U/q0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_449/conv_2_weights_2_2_5_2_reg_3018_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.544%)  route 0.225ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.553     0.889    design_1_i/cnn_0/inst/grp_conv_2_fu_449/conv_2_weights_2_2_5_U/conv_2_conv_2_wei8jQ_rom_U/ap_clk
    SLICE_X53Y97         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/conv_2_weights_2_2_5_U/conv_2_conv_2_wei8jQ_rom_U/q0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/conv_2_weights_2_2_5_U/conv_2_conv_2_wei8jQ_rom_U/q0_reg[13]/Q
                         net (fo=1, routed)           0.225     1.254    design_1_i/cnn_0/inst/grp_conv_2_fu_449/conv_2_weights_2_2_5_U_n_21
    SLICE_X47Y96         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/conv_2_weights_2_2_5_2_reg_3018_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.824     1.190    design_1_i/cnn_0/inst/grp_conv_2_fu_449/ap_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/conv_2_weights_2_2_5_2_reg_3018_reg[13]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.075     1.230    design_1_i/cnn_0/inst/grp_conv_2_fu_449/conv_2_weights_2_2_5_2_reg_3018_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_579/cnn_fadd_32ns_32ncud_U3/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_1_fu_579/cnn_fadd_32ns_32ncud_U3/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.077%)  route 0.211ns (59.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.631     0.967    design_1_i/cnn_0/inst/grp_conv_1_fu_579/cnn_fadd_32ns_32ncud_U3/ap_clk
    SLICE_X48Y132        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_579/cnn_fadd_32ns_32ncud_U3/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y132        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/cnn_0/inst/grp_conv_1_fu_579/cnn_fadd_32ns_32ncud_U3/din1_buf1_reg[3]/Q
                         net (fo=4, routed)           0.211     1.319    design_1_i/cnn_0/inst/grp_conv_1_fu_579/cnn_fadd_32ns_32ncud_U3/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[3]
    SLICE_X53Y131        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_579/cnn_fadd_32ns_32ncud_U3/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.897     1.263    design_1_i/cnn_0/inst/grp_conv_1_fu_579/cnn_fadd_32ns_32ncud_U3/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X53Y131        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_579/cnn_fadd_32ns_32ncud_U3/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X53Y131        FDRE (Hold_fdre_C_D)         0.070     1.294    design_1_i/cnn_0/inst/grp_conv_1_fu_579/cnn_fadd_32ns_32ncud_U3/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_449/tmp_1_1_3_reg_3328_pp0_iter21_reg_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.254ns (54.244%)  route 0.214ns (45.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.609     0.945    design_1_i/cnn_0/inst/grp_conv_2_fu_449/ap_clk
    SLICE_X98Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/tmp_1_1_3_reg_3328_pp0_iter21_reg_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/tmp_1_1_3_reg_3328_pp0_iter21_reg_reg[7]__0/Q
                         net (fo=1, routed)           0.111     1.219    design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U39/tmp_1_1_3_reg_3328_pp0_iter21_reg[7]
    SLICE_X99Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.264 r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U39/din1_buf1[7]_i_2__4/O
                         net (fo=1, routed)           0.103     1.368    design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U39/din1_buf1[7]_i_2__4_n_3
    SLICE_X99Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.413 r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U39/din1_buf1[7]_i_1__3/O
                         net (fo=1, routed)           0.000     1.413    design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U39/din1_buf1[7]_i_1__3_n_3
    SLICE_X99Y101        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.965     1.331    design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U39/ap_clk
    SLICE_X99Y101        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[7]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X99Y101        FDRE (Hold_fdre_C_D)         0.092     1.388    design_1_i/cnn_0/inst/grp_conv_2_fu_449/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_149_reg_11880_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_149_reg_11880_pp0_iter1_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.899%)  route 0.157ns (55.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.562     0.898    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X49Y48         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_149_reg_11880_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_149_reg_11880_reg[29]/Q
                         net (fo=1, routed)           0.157     1.183    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_149_reg_11880[29]
    SLICE_X50Y49         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_149_reg_11880_pp0_iter1_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55512, routed)       0.826     1.192    design_1_i/cnn_0/inst/grp_dense_1_fu_437/ap_clk
    SLICE_X50Y49         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_149_reg_11880_pp0_iter1_reg_reg[29]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)        -0.002     1.155    design_1_i/cnn_0/inst/grp_dense_1_fu_437/tmp_149_reg_11880_pp0_iter1_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y23  design_1_i/cnn_0/inst/conv_1_input_U/cnn_conv_1_input_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y25  design_1_i/cnn_0/inst/conv_1_out_0_U/cnn_conv_1_out_0_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y26  design_1_i/cnn_0/inst/conv_1_out_0_U/cnn_conv_1_out_0_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y24  design_1_i/cnn_0/inst/conv_1_out_1_U/cnn_conv_1_out_0_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y23  design_1_i/cnn_0/inst/conv_1_out_1_U/cnn_conv_1_out_0_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y15  design_1_i/cnn_0/inst/conv_2_out_0_U/cnn_conv_2_out_0_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y16  design_1_i/cnn_0/inst/conv_2_out_0_U/cnn_conv_2_out_0_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y14  design_1_i/cnn_0/inst/conv_2_out_1_U/cnn_conv_2_out_1_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y14  design_1_i/cnn_0/inst/dense_1_out_U/cnn_dense_1_out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y14  design_1_i/cnn_0/inst/dense_1_out_U/cnn_dense_1_out_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y45  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y45  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y45  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y45  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y48  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y48  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y48  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y48  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y45  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y45  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y45  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y45  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y45  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y45  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y48  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y48  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y48  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y48  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y46  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_20_20/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y46  design_1_i/cnn_0/inst/grp_dense_out_fu_592/dense_array_U/dense_out_dense_abgk_ram_U/ram_reg_0_15_21_21/SP/CLK



