#--  Synopsys, Inc.
#--  Version I-2014.03M-SP1
#--  Project file C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\scratchproject.prs

#project files
add_file -vhdl -lib work "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/work/mss_top_sb/CCC_0/mss_top_sb_CCC_0_FCCC.vhd"
add_file -vhdl -lib work "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd"
add_file -vhdl -lib work "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd"
add_file -vhdl -lib work "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/SgCore/OSC/1.0.103/osc_comps.vhd"
add_file -vhdl -lib work "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/work/mss_top_sb/FABOSC_0/mss_top_sb_FABOSC_0_OSC.vhd"
add_file -vhdl -lib work "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/work/mss_top_sb_MSS/mss_top_sb_MSS_syn.vhd"
add_file -vhdl -lib work "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/work/mss_top_sb_MSS/mss_top_sb_MSS.vhd"
add_file -vhdl -lib COREAPB3_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd"
add_file -vhdl -lib COREAPB3_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd"
add_file -vhdl -lib COREAPB3_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd"
add_file -vhdl -lib COREI2C_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/DirectCore/COREI2C/7.0.102/rtl/vhdl/core/corei2creal.vhd"
add_file -vhdl -lib COREI2C_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/DirectCore/COREI2C/7.0.102/rtl/vhdl/core/corei2c.vhd"
add_file -vhdl -lib COREPWM_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/DirectCore/corepwm/4.1.106/rtl/vhdl/core/reg_if.vhd"
add_file -vhdl -lib COREPWM_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/DirectCore/corepwm/4.1.106/rtl/vhdl/core/timebase.vhd"
add_file -vhdl -lib COREPWM_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/DirectCore/corepwm/4.1.106/rtl/vhdl/core/tach_if.vhd"
add_file -vhdl -lib COREPWM_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/DirectCore/corepwm/4.1.106/rtl/vhdl/core/pwm_gen.vhd"
add_file -vhdl -lib COREPWM_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/DirectCore/corepwm/4.1.106/rtl/vhdl/core/corepwm.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/work/mss_top_sb/CoreUARTapb_0_0/rtl/vhdl/core/Clock_gen.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/work/mss_top_sb/CoreUARTapb_0_0/rtl/vhdl/core/Tx_async.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/work/mss_top_sb/CoreUARTapb_0_0/rtl/vhdl/core/Rx_async.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/work/mss_top_sb/CoreUARTapb_0_0/rtl/vhdl/core/fifo_256x8_smartfusion2.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/work/mss_top_sb/CoreUARTapb_0_0/rtl/vhdl/core/CoreUART.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/work/mss_top_sb/CoreUARTapb_0_0/rtl/vhdl/core/CoreUARTapb.vhd"
add_file -vhdl -lib COREAPB3_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd"
add_file -vhdl -lib COREPWM_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/Actel/DirectCore/corepwm/4.1.106/rtl/vhdl/core/components.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/work/mss_top_sb/CoreUARTapb_0_0/rtl/vhdl/core/components.vhd"
add_file -vhdl -lib work "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/work/mss_top_sb/mss_top_sb.vhd"
add_file -vhdl -lib work "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/hdl/PWM_separator.vhd"
add_file -vhdl -lib work "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/component/work/mss_top/mss_top.vhd"



#implementation: "synthesis"
impl -add C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis -type fpga

#device options
set_option -technology SmartFusion2
set_option -part M2S010
set_option -package TQ144
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "work.mss_top"

# mapper_options
set_option -frequency 100.000
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# actel_options
set_option -RWCheckOnRam 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -disable_io_insertion 0
set_option -opcond COMWC
set_option -retiming 0
set_option -report_path 0
set_option -update_models_cp 0
set_option -preserve_registers 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/Users/kruci_000/Desktop/SoC/git/Astraeus/mss_example/synthesis/mss_top.edn"
impl -active "synthesis"
