#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14de09640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14de076e0 .scope module, "A1_1_tb" "A1_1_tb" 3 1;
 .timescale 0 0;
v0x14de216f0_0 .var "in", 3 0;
v0x14de217a0_0 .net "out", 1 0, v0x14de21540_0;  1 drivers
v0x14de21850_0 .net "valid", 0 0, v0x14de215f0_0;  1 drivers
S_0x14de07850 .scope module, "uut" "A1_1" 3 7, 4 1 0, S_0x14de076e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "valid";
v0x14de097b0_0 .net "in", 3 0, v0x14de216f0_0;  1 drivers
v0x14de21540_0 .var "out", 1 0;
v0x14de215f0_0 .var "valid", 0 0;
E_0x14de08070 .event anyedge, v0x14de097b0_0;
    .scope S_0x14de07850;
T_0 ;
    %wait E_0x14de08070;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14de215f0_0, 0, 1;
    %load/vec4 v0x14de097b0_0;
    %dup/vec4;
    %pushi/vec4 8, 7, 4;
    %cmp/z;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 4;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 4;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14de21540_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14de215f0_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x14de21540_0, 0, 2;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14de21540_0, 0, 2;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14de21540_0, 0, 2;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14de21540_0, 0, 2;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14de076e0;
T_1 ;
    %vpi_call/w 3 14 "$dumpfile", "A1_1/A1_1.vcd" {0 0 0};
    %vpi_call/w 3 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14de076e0 {0 0 0};
    %vpi_call/w 3 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14de07850 {0 0 0};
    %vpi_call/w 3 18 "$display", "Time\011in\011out\011valid" {0 0 0};
    %vpi_call/w 3 19 "$monitor", "%0t\011%b\011%b\011%b", $time, v0x14de216f0_0, v0x14de217a0_0, v0x14de21850_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x14de216f0_0, 0, 4;
    %delay 10, 0;
    %vpi_call/w 3 39 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/rohith/Documents/Coding/Verilog/A1_1/A1_1_tb.v";
    "/Users/rohith/Documents/Coding/Verilog/A1_1/A1_1.v";
