
open MipsAst
open Ustring.Op
open Printf

exception Function_not_found of string
exception Out_of_Bound of string

type machinestate = 
{
  registers  : int32 array;
  data       : bytes;
  sdata      : bytes;
  bss        : bytes;
  sbss       : bytes;
  rodata     : bytes;
  stack      : bytes;
  mutable pc : int;
  mutable hi : int32;
  mutable lo : int32;
}


(* ---------------------------------------------------------------------*)
let getmemptr state prog addr size =
  let check sec =  
     (addr >= sec.addr && addr + size <= sec.addr + sec.size) 
    in
  let res stbytes sec = (stbytes, addr - sec.addr, sec.addr + sec.size - addr) in
  if check prog.data_sec then res state.data prog.data_sec else
  if check prog.sdata_sec then res state.sdata prog.sdata_sec else
  if check prog.bss_sec then res state.bss prog.bss_sec else
  if check prog.sbss_sec then res state.sbss prog.sbss_sec else
  if check prog.stack_sec then res state.stack prog.stack_sec else
  if check prog.rodata_sec then res state.rodata prog.rodata_sec else
    raise (Out_of_Bound (sprintf 
    "%d bytes memory access at address 0x%x is outside memory." size addr))
  

(* ---------------------------------------------------------------------*)
let getaddr prog varid =
  (* Get address from symbol using the symbol table *)
  let addr = MipsAst.Sym2Addr.find (Ustring.to_utf8 (ustring_of_sid varid)) 
     prog.sym2addr  in
  addr

  
(* ---------------------------------------------------------------------*)
let getval bigendian state prog addr =
  (* Get the memory pointer *)
  let (mem,i,_) = getmemptr state prog addr 4 in

  (* Load the value *)
  MipsUtils.get_32_bits bigendian mem i 




(* Functions not implemented 
   - 'add' and sub do not trigger integer overflow exceptions
   - 'addi' does not trigger a arithmetic overflow exception
   - Conditional trap 'teq' is implemented as NOP
   - 'beql' and 'bnel' might get wrong information for tick count. Should not jump over inst.
   - 'swl' is implemented but not tested.
*)
(* ---------------------------------------------------------------------*)
let rec step bigendian prog state hookfunc hookval is_a_delay_slot =
  let reg r = if r = 0 then Int32.zero else state.registers.(r) in
  let wreg r v = if r = 0 then () else state.registers.(r) <- v in
  let pc pc = state.pc <- state.pc + pc in
  let inst = prog.code.((state.pc - prog.text_sec.addr)/4) in
  let thispc = state.pc in
  let hook() = hookfunc inst thispc prog state is_a_delay_slot None hookval in
  let branch dst = 
    let (hookval1,term1) = hookfunc inst thispc prog state false None hookval in 
    pc 4;
    if term1 then (hookval1,term1) else
    let (hookval2, term2) = step bigendian prog state hookfunc hookval1 true in
    state.pc <- dst;
    (hookval2, term2)
  in
  let sethi_lo v =
    state.lo <- Int64.to_int32 (Int64.shift_right_logical (Int64.shift_left v 32) 32);
    state.hi <- Int64.to_int32 (Int64.shift_right_logical v 32)
  in    
  let to64sig v =  Int64.of_int32 (reg v) in
  let to64unsig v =  Int64.shift_right_logical (Int64.shift_left 
                    (Int64.of_int32 (reg v)) 32) 32 in
  let fint x = (Int32.to_int (reg x)) land 0xffffffff in
  let jta addr = ((state.pc + 4) land 0xf0000000) lor (addr lsl 2) in
  match inst  with 
  | MipsADD(rd,rs,rt) -> 
       wreg rd (Int32.add (reg rs) (reg rt)); pc 4; hook()
  | MipsADDI(rt,rs,imm) -> 
       wreg rt (Int32.add (reg rs) (Int32.of_int imm)); pc 4; hook()
  | MipsADDIU(rt,rs,imm) -> 
       wreg rt (Int32.add (reg rs) (Int32.of_int imm)); pc 4; hook()
  | MipsADDU(rd,rs,rt) -> 
       wreg rd (Int32.add (reg rs) (reg rt)); pc 4; hook()
  | MipsAND(rd,rs,rt) -> 
       wreg rd (Int32.logand (reg rs) (reg rt)); pc 4; hook()
  | MipsANDI(rt,rs,imm) -> 
       wreg rt (Int32.logand (reg rs) (Int32.of_int imm)); pc 4; hook()
  | MipsBEQ(rs,rt,imm,s) ->
       if Int32.compare (reg rs) (reg rt) = 0 then branch (imm*4 + 4 + state.pc)
       else (pc 4; hook())
  | MipsBEQL(rs,rt,imm,s) ->
       if Int32.compare (reg rs) (reg rt) = 0 then branch (imm*4 + 4 + state.pc)
       else (pc 8; hook())
  | MipsBGEZ(rs,imm,s) -> 
       if Int32.compare (reg rs) (Int32.zero) >= 0 then branch (imm*4 + 4 + state.pc)
       else (pc 4; hook())
  | MipsBGEZL(rs,imm,s) -> 
       if Int32.compare (reg rs) (Int32.zero) >= 0 then branch (imm*4 + 4 + state.pc)
       else (pc 8; hook())
  | MipsBGTZ(rs,imm,s) -> 
       if Int32.compare (reg rs) (Int32.zero) > 0 then branch (imm*4 + 4 + state.pc)
       else (pc 4; hook())
  | MipsBGTZL(rs,imm,s) -> 
       if Int32.compare (reg rs) (Int32.zero) > 0 then branch (imm*4 + 4 + state.pc)
       else (pc 8; hook())
  | MipsBLEZ(rs,imm,s) -> 
       if Int32.compare (reg rs) (Int32.zero) <= 0 then branch (imm*4 + 4 + state.pc)
       else (pc 4; hook())
  | MipsBLEZL(rs,imm,s) -> 
       if Int32.compare (reg rs) (Int32.zero) <= 0 then branch (imm*4 + 4 + state.pc)
       else (pc 8; hook())
  | MipsBLTZ(rs,imm,s) -> 
       if Int32.compare (reg rs) (Int32.zero) < 0 then branch (imm*4 + 4 + state.pc)
       else (pc 4; hook())
  | MipsBLTZL(rs,imm,s) -> 
       if Int32.compare (reg rs) (Int32.zero) < 0 then branch (imm*4 + 4 + state.pc)
       else (pc 8; hook())
  | MipsBNE(rs,rt,imm,s) ->
       if Int32.compare (reg rs) (reg rt) <> 0 then branch (imm*4 + 4 + state.pc)
       else (pc 4; hook())
  | MipsBNEL(rs,rt,imm,s) ->
       if Int32.compare (reg rs) (reg rt) <> 0 then branch (imm*4 + 4 + state.pc)
       else (pc 8; hook())
  | MipsDIV(rs,rt) -> 
       state.lo <- Int64.to_int32 (Int64.div (to64sig rs) (to64sig rt));
       state.hi <- Int64.to_int32 (Int64.rem (to64sig rs) (to64sig rt));
       pc 4; hook()
  | MipsDIVU(rs,rt) -> 
       state.lo <- Int64.to_int32 (Int64.div (to64unsig rs) (to64unsig rt));
       state.hi <- Int64.to_int32 (Int64.rem (to64unsig rs) (to64unsig rt));
       pc 4; hook()
  | MipsJALR(rs) -> failwith "JALR is not implemented"     
  | MipsJR(rs) -> 
       branch (Int32.to_int state.registers.(rs))
  | MipsJ(addr,_) ->
       branch (jta addr)
  | MipsJAL(addr,_) -> 
       wreg (reg_ra) (Int32.of_int (state.pc + 8)); 
       branch (jta addr)
  | MipsLB(rt,imm,rs) -> 
       let (mem,i,_) = getmemptr state prog ((Int32.to_int (reg rs)) + imm) 1 in
       wreg rt (Int32.of_int (Utils.sign_extension 
                             (int_of_char (Bytes.get mem i)) 8));
       pc 4; hook() 
  | MipsLBU(rt,imm,rs) -> 
       let (mem,i,_) = getmemptr state prog ((Int32.to_int (reg rs)) + imm) 1 in
       wreg rt (Int32.of_int (int_of_char (Bytes.get mem i)));
       pc 4; hook() 
  | MipsLH(rt,imm,rs) -> 
     let (mem,i,_) = getmemptr state prog ((Int32.to_int (reg rs)) + imm) 2 in
     wreg rt (MipsUtils.get_16_bits bigendian mem
                                    (Utils.sign_extension i 16));
     pc 4; hook()

  | MipsLHU(rt,imm,rs) -> 
       let (mem,i,_) = getmemptr state prog ((Int32.to_int (reg rs)) + imm) 2 in
       wreg rt (MipsUtils.get_16_bits bigendian mem
                                    (i land 0xff));
       pc 4; hook()

  | MipsLUI(rt,imm) ->
       wreg rt (Int32.shift_left (Int32.of_int imm) 16); pc 4; hook()
  | MipsLW(rt,imm,rs) -> 
       let (mem,i,_) = getmemptr state prog ((Int32.to_int (reg rs)) + imm) 4 in
       wreg rt (MipsUtils.get_32_bits bigendian mem i);
       pc 4; hook()
  | MipsMFHI(rd) -> 
       wreg rd (state.hi); pc 4; hook()
  | MipsMFLO(rd) -> 
       wreg rd (state.lo); pc 4; hook()
  | MipsMTHI(rs) -> 
       state.hi <- reg rs; pc 4; hook()
  | MipsMTLO(rs) -> 
       state.lo <- reg rs; pc 4; hook()
  | MipsMUL(rd,rs,rt) -> 
       wreg rd (Int32.mul (reg rs) (reg rt)); pc 4; hook()
  | MipsMULT(rs,rt) -> 
       sethi_lo (Int64.mul (Int64.of_int32 (reg rs)) (Int64.of_int32 (reg rt)));
       pc 4; hook()
  | MipsMULTU(rs,rt) -> 
       sethi_lo (Int64.mul (to64unsig rs) (to64unsig rt));
       pc 4; hook()
  | MipsNOR(rd,rs,rt) -> 
       wreg rd (Int32.lognot (Int32.logor (reg rs) (reg rt))); pc 4; hook()
  | MipsOR(rd,rs,rt) -> 
       wreg rd (Int32.logor (reg rs) (reg rt)); pc 4; hook()
  | MipsORI(rt,rs,imm) -> 
       wreg rt (Int32.logor (reg rs) (Int32.of_int imm)); pc 4; hook()
  | MipsSLT(rd,rs,rt) ->
       wreg rd (Int32.shift_right_logical (Int32.sub (reg rs) (reg rt)) 31); 
       pc 4; hook() 
  | MipsSLTU(rd,rs,rt) -> 
       wreg rd (Int32.of_int ((((fint rs) - (fint rt)) lsr 32) land 1));
       pc 4; hook() 
  | MipsSLTI(rt,rs,imm) -> 
       wreg rt (Int32.shift_right_logical (Int32.sub (reg rs) (Int32.of_int imm)) 31); 
       pc 4; hook() 
  | MipsSLTIU(rt,rs,imm) -> 
       wreg rt (Int32.of_int ((((fint rs) - (imm land 0xffffffff)) lsr 32) land 1));
       pc 4; hook() 
  | MipsSLL(rd,rt,shamt) -> 
       wreg rd (Int32.shift_left (reg rt) shamt); pc 4; hook() 
  | MipsSLLV(rd,rt,rs) ->
       wreg rd (Int32.shift_left (reg rt) (Int32.to_int (reg rs))); pc 4; hook() 
  | MipsSRA(rd,rt,shamt) -> 
       wreg rd (Int32.shift_right (reg rt) shamt); pc 4; hook() 
  | MipsSRAV(rd,rt,rs) -> 
       wreg rd (Int32.shift_right (reg rt) (Int32.to_int (reg rs))); pc 4; hook() 
  | MipsSRL(rd,rt,shamt) -> 
       wreg rd (Int32.shift_right_logical (reg rt) shamt); pc 4; hook() 
  | MipsSRLV(rd,rt,rs) -> 
       wreg rd (Int32.shift_right_logical (reg rt) (Int32.to_int (reg rs))); pc 4; hook() 
  | MipsSB(rt,imm,rs) ->
      let (mem,i,_) = getmemptr state prog ((Int32.to_int (reg rs)) + imm) 1 in
      Bytes.set mem i (char_of_int ((Int32.to_int (reg rt)) land 0xff));
      pc 4; hook()    
  | MipsSH(rt,imm,rs) ->
      let (mem,i,_) = getmemptr state prog ((Int32.to_int (reg rs)) + imm) 2 in
      MipsUtils.set_16_bits bigendian mem i (Int32.of_int ((Int32.to_int (reg rt)) land 0xffff));
      pc 4; hook()    
  | MipsSW(rt,imm,rs) ->
      let (mem,i,_) = getmemptr state prog ((Int32.to_int (reg rs)) + imm) 4 in
      MipsUtils.set_32_bits bigendian mem i (reg rt);
      pc 4; hook()    
  | MipsSWL(rt,imm,rs) -> 
      let addr = (Int32.to_int (reg rs)) + imm in
      let i4 = if bigendian then addr mod 4 else 3-(addr mod 4) in
      let (mem,i,_) = getmemptr state prog ((addr / 4)*4) 4 in
      let vm = MipsUtils.get_32_bits bigendian mem i in
      let msk = Int32.lognot (Int32.shift_right_logical (Int32.minus_one) (i4*8)) in
      let v = Int32.logor (Int32.logand vm msk) 
                          (Int32.shift_right_logical (reg rt) (i4*8)) in
      MipsUtils.set_32_bits bigendian mem i v;
      pc 4; hook()    
  | MipsSUB(rd,rs,rt) -> 
       wreg rd (Int32.sub (reg rs) (reg rt)); pc 4; hook()
  | MipsSUBU(rd,rs,rt) -> 
       wreg rd (Int32.sub (reg rs) (reg rt)); pc 4; hook()
  | MipsXOR(rd,rs,rt) -> 
       wreg rd (Int32.logxor (reg rs) (reg rt)); pc 4; hook()
  | MipsXORI(rt,rs,imm) -> 
       wreg rt (Int32.logxor (reg rs) (Int32.of_int imm)); pc 4; hook()
  | MipsEXT(_)
    | MipsTEQ(_)
    | MipsLWL(_)
    | MipsLWR(_)
    | MipsINS(_)
    | MipsMADD(_)
    | MipsMOVZ(_)
    | MipsMOVN(_)
    | MipsCLZ(_)
    | MipsB(_)
    | MipsUnknown(_) -> failwith ("Unknown instruction: " ^
                                    Ustring.to_utf8 (MipsUtils.pprint_inst inst))
   



(* ---------------------------------------------------------------------*)
(* TODO: Update with correct handling for a 5 stage pipeline *)
let cycle_count inst pc prog state is_a_delay_slot terminate (count,_) =
  ((count + 1,terminate), false )


(* ---------------------------------------------------------------------*)
let debug_print inst pc prog state is_a_delay_slot terminate (acc,prev_regfile) =
  let (dreg,sreg1,sreg2) = 
    match inst with
    | MipsADD(rd,rs,rt) -> (rd,rs,rt)
    | MipsADDI(rt,rs,_) -> (rt,rs,0)
    | MipsADDIU(rt,rs,_) -> (rt,rs,0)
    | MipsADDU(rd,rs,rt) -> (rd,rs,rt)   
    | MipsAND(rd,rs,rt) -> (rd,rs,rt)
    | MipsANDI(rt,rs,_) -> (rt,rs,0)
    | MipsBEQ(rs,rt,_,_) -> (0,rs,rt)
    | MipsBEQL(rs,rt,_,_) -> (0,rs,rt)
    | MipsBGEZ(rs,_,_) -> (0,rs,0)
    | MipsBGEZL(rs,_,_) -> (0,rs,0)
    | MipsBGTZ(rs,_,_) -> (0,rs,0)
    | MipsBGTZL(rs,_,_) -> (0,rs,0)
    | MipsBLEZ(rs,_,_) -> (0,rs,0)
    | MipsBLEZL(rs,_,_) -> (0,rs,0)
    | MipsBLTZ(rs,_,_) -> (0,rs,0)
    | MipsBLTZL(rs,_,_) -> (0,rs,0)
    | MipsBNE(rs,rt,_,_) -> (0,rs,rt)
    | MipsBNEL(rs,rt,_,_) -> (0,rs,rt)
    | MipsJALR(rs) -> (0,rs,0)
    | MipsJR(rs) -> (0,rs,0)
    | MipsJ(_,_) -> (0,0,0)
    | MipsJAL(_,_) -> (0,0,0)
    | MipsLB(rt,imm,rs) -> (rt,rs,0)
    | MipsLBU(rt,_,rs) -> (rt,rs,0)
    | MipsLH(rt,imm,rs) -> (rt,rs,0)
    | MipsLHU(rt,_,rs) -> (rt,rs,0)
    | MipsLUI(rt,_) -> (rt,0,0)
    | MipsLW(rt,_,rs) -> (rt,rs,0)
    | MipsMFHI(rd) -> (rd,0,0)
    | MipsMFLO(rd) -> (rd,0,0)
    | MipsMTHI(rs) -> (0,rs,0)
    | MipsMTLO(rs) -> (0,rs,0)
    | MipsMUL(rd,rs,rt) -> (rd,rs,rt)
    | MipsMULT(rs,rt) -> (0,rs,rt)
    | MipsMULTU(rs,rt) -> (0,rs,rt)
    | MipsDIV(rs,rt) -> (0,rs,rt)
    | MipsDIVU(rs,rt) -> (0,rs,rt)
    | MipsNOR(rd,rs,rt) -> (rd,rs,rt)
    | MipsOR(rd,rs,rt) -> (rd,rs,rt) 
    | MipsORI(rt,rs,_) -> (rt,rs,0)
    | MipsSLT(rd,rs,rt) -> (rd,rs,rt) 
    | MipsSLTU(rd,rs,rt) -> (rd,rs,rt)  
    | MipsSLTI(rt,rs,_) -> (rt,rs,0)   
    | MipsSLTIU(rt,rs,_) -> (rt,rs,0) 
    | MipsSLL(rd,rt,_) -> (rd,rt,0)
    | MipsSLLV(rd,rs,rt) -> (rd,rs,rt)
    | MipsSRA(rd,rt,_) -> (rd,rt,0)    
    | MipsSRAV(rd,rs,rt) -> (rd,rs,rt)  
    | MipsSRL(rd,rt,_) -> (rd,rt,0)  
    | MipsSRLV(rd,rs,rt) -> (rd,rs,rt)  
    | MipsSB(rt,_,rs) -> (rt,rs,0)
    | MipsSH(rt,_,rs) -> (rt,rs,0) 
    | MipsSW(rt,_,rs) -> (rt,rs,0)    
    | MipsSWL(rt,_,rs) -> (rt,rs,0)    
    | MipsSUB(rd,rs,rt) -> (rd,rs,rt) 
    | MipsSUBU(rd,rs,rt) -> (rd,rs,rt)  
    | MipsXOR(rd,rs,rt) -> (rd,rs,rt)   
    | MipsXORI(rt,rs,_) -> (rt,rs,0)   
    | MipsINS(_)
      | MipsTEQ(_)
      | MipsEXT(_)
      | MipsLWL(_)
      | MipsLWR(_)
      | MipsMADD(_)
      | MipsMOVZ(_)
      | MipsMOVN(_)
      | MipsCLZ(_)
      | MipsB(_)
      | MipsUnknown(_) -> (0,0,0)
  in
  let pad_right str int =
    Ustring.concat (us"\n") 
      (match List.rev (Ustring.split str (us"\n")) with
        | x::xs -> List.rev ((Ustring.spaces_after x 36)::xs)
        | [] -> [])
  in
  let preg reg sign regfile = 
    if reg = 0 then us"" else
      Ustring.spaces_after (MipsUtils.pprint_reg reg ^. 
      us(sprintf "%s%d" sign (Int32.to_int regfile.(reg)))) 16
  in
  let str = 
    acc ^. pad_right (MipsUtils.pprint_inst_ext inst prog pc true) 36 ^. 
    us"   " ^.
    preg dreg " := " state.registers ^.
    preg sreg1 " = " prev_regfile ^.
    preg sreg2 " = " prev_regfile ^.
    us"\n" ^.    
    (if pc + 4 <> state.pc then us"\n" else us"") ^.
      (match terminate with
       | None -> us""
       | Some(s) -> us s)
    
  in
   ((str,Array.copy state.registers),false)        





(* ---------------------------------------------------------------------*)
let pprint_state state =
  let p_no no = let x = MipsUtils.pprint_reg no in 
                if (Ustring.length x) < 3 then x ^. us" " else x in
  let p_reg r = us(sprintf " 0x%08x      " (0xffffffff land (Int32.to_int r))) in
  let rec regs no str =
    if no >= 8 then str else
      regs (no+1) (str ^.
      p_no no      ^. p_reg state.registers.(no) ^.
      p_no (no+8)  ^. p_reg state.registers.(no+8) ^.
      p_no (no+16) ^. p_reg state.registers.(no+16) ^.
      p_no (no+24) ^. p_reg state.registers.(no+24) ^. us"\n")
  in
    us (sprintf "PC  0x%08x \n" state.pc) ^.
    regs 0 (us"")

  

(* ---------------------------------------------------------------------*)
let init prog func args = 
  let state = {
    registers = Array.make 32 Int32.zero;
    data = Bytes.copy (prog.data_sec.d);
    sdata = Bytes.copy (prog.sdata_sec.d);
    bss = Bytes.make prog.bss_sec.size (char_of_int 0);
    sbss = Bytes.make prog.sbss_sec.size (char_of_int 0);
    rodata = Bytes.copy (prog.rodata_sec.d);
    stack = Bytes.make prog.stack_sec.size (char_of_int 0);
    pc = 0;
    hi = Int32.zero;
    lo = Int32.zero;
  } 
  in 

  (* Set the PC address to the address given by the func parameter *)
  state.pc <- 
    (try List.assoc func prog.symbols 
     with Not_found -> 0);

  (* Set return address to 0. Used for checking termination. *)
  state.registers.(reg_ra) <- Int32.zero; 

  (* Setup the global pointer *)
  state.registers.(reg_gp) <- Int32.of_int prog.gp;

  (* Setup the stack pointer *)
  state.registers.(reg_sp) <- Int32.of_int prog.sp;
  
  (* Set the arguments. For now, max 4 arguments. *)
  List.iteri (fun i x ->
    if i < 4 then state.registers.(i + 4) <- x else () 
  ) args;
  
  (* Return the state *)
  state




(* ---------------------------------------------------------------------*)
(* Evaluate a program *)
let eval ?(bigendian=false) prog state hookfunc hookinit = 
  
  (* Call the step function *)
  let rec multistep hookval =
     try 
     let (hookval',terminate) = 
       step bigendian prog state hookfunc hookval false in
     if state.pc = 0 || terminate then hookval'
     else multistep hookval'
     with
      Out_of_Bound(s) ->
      let (v,_) = hookfunc (MipsUnknown(0)) 0 prog state false (Some(s)) hookval in v 
  in
     let hookval = multistep hookinit in
     (state,hookval)










