
set_part xc7z020clg400-2
set_property target_language VHDL [current_project]
set_property default_lib work [current_project]

read_xdc $TclPath/../../common/Z7_LITE.xdc
read_xdc $TclPath/../../common/Z7_LITE_timings.xdc
