Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep  5 16:02:45 2023
| Host         : HUX-Y7000P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file openmips_min_sopc_control_sets_placed.rpt
| Design       : openmips_min_sopc
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |             277 |          121 |
| Yes          | No                    | No                     |             480 |          245 |
| Yes          | No                    | Yes                    |              34 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                 |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG | seg_cnt0/sel[1]_i_1_n_3                       | openmips0/ex0/SR[0]     |                1 |              2 |
|  clk_IBUF_BUFG | seg_cnt0/seg_code[7]_i_1_n_3                  | openmips0/ex0/SR[0]     |                5 |              8 |
|  clk_IBUF_BUFG |                                               |                         |                4 |              9 |
|  clk_IBUF_BUFG |                                               | openmips0/pc_reg0/clear |                3 |             11 |
|  clk_IBUF_BUFG | seg_cnt0/cnt_0                                | openmips0/ex0/SR[0]     |                7 |             24 |
|  n_2_1208_BUFG |                                               | openmips0/ex0/SR[0]     |               15 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/wb_wDestRegAddr_reg[3]_6[0] |                         |               30 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/E[0]                        |                         |                9 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/wb_wDestRegAddr_reg[0]_3[0] |                         |                9 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/wb_wDestRegAddr_reg[2]_0[0] |                         |               12 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/wb_wDestRegAddr_reg[3]_2[0] |                         |               31 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/wb_wDestRegAddr_reg[0]_1[0] |                         |               12 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/wb_wDestRegAddr_reg[0]_0[0] |                         |               15 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/wb_wDestRegAddr_reg[4]_1[0] |                         |               11 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/wb_wDestRegAddr_reg[3]_3[0] |                         |               12 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/wb_wDestRegAddr_reg[2]_4[0] |                         |               11 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/wb_wDestRegAddr_reg[1]_4[0] |                         |               10 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/wb_wDestRegAddr_reg[3]_1[0] |                         |               31 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/wb_wDestRegAddr_reg[3]_4[0] |                         |               12 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/wb_wDestRegAddr_reg[1]_0[0] |                         |               28 |             32 |
|  clk_IBUF_BUFG | openmips0/mem_wb0/wb_wDestRegAddr_reg[1]_1[0] |                         |               12 |             32 |
|  n_1_1210_BUFG |                                               | openmips0/ex0/SR[0]     |               19 |             32 |
|  n_0_1212_BUFG |                                               | openmips0/ex0/SR[0]     |               22 |             32 |
|  clk_IBUF_BUFG |                                               | openmips0/ex0/SR[0]     |               64 |            173 |
+----------------+-----------------------------------------------+-------------------------+------------------+----------------+


