# Core simulation logic (Model 1)
