m255
K4
z2
!s11f vlog 2021.2_1 2021.05, May 15 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado
vv_vid_sdi_tx_bridge_v2_0_0
Z1 !s110 1689215653
!i10b 1
!s100 A9:kL4]n`IQkzV_c]@G:[1
I30OC?jWz3;NTfQa[@ZHJ90
R0
Z2 w1665757285
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0.v
!i122 0
L0 57 253
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2021.2_1;73
r1
!s85 0
31
Z5 !s108 1689215653.000000
!s107 /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_embedder.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_converter.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_ce_gen.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_formatter.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_fifo.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_embedder.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_converter.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_clamp.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_ce_gen.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_lib.v|
Z6 !s90 -64|+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl|-work|v_vid_sdi_tx_bridge_v2_0_0|-f|/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vid_sdi_tx_bridge_v2_0_0/.cxl.verilog.v_vid_sdi_tx_bridge_v2_0_0.v_vid_sdi_tx_bridge_v2_0_0.lin64.cmf|
!i113 0
Z7 o-64 -work v_vid_sdi_tx_bridge_v2_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -64 +incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl -work v_vid_sdi_tx_bridge_v2_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 tCvgOpt 0
vv_vid_sdi_tx_bridge_v2_0_0_12g
R1
!i10b 1
!s100 JXYK]cR00iNDf60feR[g63
IBo06oKJ[eloO;`Udb;J@T2
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g.v
!i122 0
L0 66 185
R3
R4
r1
!s85 0
31
R5
Z10 !s107 /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_embedder.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_converter.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_ce_gen.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_formatter.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_fifo.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_embedder.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_converter.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_clamp.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_ce_gen.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_lib.v|
R6
!i113 0
R7
R8
R9
vv_vid_sdi_tx_bridge_v2_0_0_12g_ce_gen
R1
!i10b 1
!s100 _Xz89>CTe242S`KBb9eej3
I;nm@8Eh;jfHznO:hNY;hC3
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_ce_gen.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_ce_gen.v
!i122 0
L0 53 92
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vv_vid_sdi_tx_bridge_v2_0_0_12g_clamp
R1
!i10b 1
!s100 1@BozOZFoWFcU3M73>HT<0
IJOeW;R3eE:MWfM=I0kGSE1
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_clamp.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_clamp.v
!i122 0
L0 53 93
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vv_vid_sdi_tx_bridge_v2_0_0_12g_converter
R1
!i10b 1
!s100 d=F7LYe5;2`dVAf;iV9Mi0
IFNHMO`57Pc=[c6NhinW923
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_converter.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_converter.v
!i122 0
L0 53 164
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vv_vid_sdi_tx_bridge_v2_0_0_12g_embedder
R1
!i10b 1
!s100 AFae7bO;GQLZIbifF8>zZ0
I@j?S?SU^BNMLBRfacQ_@L2
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_embedder.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_embedder.v
!i122 0
L0 53 564
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vv_vid_sdi_tx_bridge_v2_0_0_12g_fifo
R1
!i10b 1
!s100 aNib?M8d2>5iGo[LDnDoE0
ImVBYP7bA=30Zk`H:ck<`a2
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_fifo.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_fifo.v
!i122 0
L0 53 82
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vv_vid_sdi_tx_bridge_v2_0_0_12g_formatter
R1
!i10b 1
!s100 cfOWc<^N0GIaf^C65:lea1
I2;f`RLl8Y7C;WSl2n@^Za0
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_formatter.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_12g_formatter.v
!i122 0
L0 53 980
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vv_vid_sdi_tx_bridge_v2_0_0_3g
R1
!i10b 1
!s100 5aOPSh@cOgfRX>0B3@KoL1
I7^_3iIhOdo26@lGIc7jDB0
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g.v
!i122 0
L0 60 146
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vv_vid_sdi_tx_bridge_v2_0_0_3g_ce_gen
R1
!i10b 1
!s100 SVP^AQJ_A=LFGR50N0F7]1
IY[2ZEh:;Wj`faBekiRAc>2
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_ce_gen.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_ce_gen.v
!i122 0
L0 59 114
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vv_vid_sdi_tx_bridge_v2_0_0_3g_converter
R1
!i10b 1
!s100 QeF[908?M6G]S8z75]aie2
IQoZN<_M]aO_N]NPkRA^1V2
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_converter.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_converter.v
!i122 0
L0 59 304
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vv_vid_sdi_tx_bridge_v2_0_0_3g_embeddder
R1
!i10b 1
!s100 CbUTG?g6_CBW85n;]YhIH3
IKTW6Ri]GZ82KjXYkWT4UH0
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_embedder.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_embedder.v
!i122 0
L0 57 427
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vv_vid_sdi_tx_bridge_v2_0_0_3g_fifo
R1
!i10b 1
!s100 kEaaY?zfFGO]P]C5O7=bg0
Iemkg6LPV1diD@@RYP0C^`2
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_fifo.v
!i122 0
L0 63 226
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vv_vid_sdi_tx_bridge_v2_0_0_3g_formatter
R1
!i10b 1
!s100 kl<33ALIX:TD<[SY<aY5_2
IP4:<N7c99<`RlAIALMK540
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_3g_formatter.v
!i122 0
L0 61 816
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vv_vid_sdi_tx_bridge_v2_0_0_lib_sync_bus
R1
!i10b 1
!s100 <9V?hHaaok7kZ2W14dMPj3
IMSVkonKPTSfNJiILS^hjm0
R0
R2
Z11 8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_lib.v
Z12 F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_sdi_tx_bridge_v2_0/hdl/verilog/v_vid_sdi_tx_bridge_v2_0_lib.v
!i122 0
L0 130 40
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vv_vid_sdi_tx_bridge_v2_0_0_lib_sync_fifo
R1
!i10b 1
!s100 :I>_i><YKHc[oDm9`mGWM1
I=LiMf0L9Pd@f7[m;@hT]m0
R0
R2
R11
R12
!i122 0
L0 53 76
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
