<stg><name>vscale_core_polyphase_Pipeline_loop_width_for_procpix</name>


<trans_list>

<trans id="359" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %cmp119_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp119

]]></Node>
<StgValue><ssdm name="cmp119_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %cmp159_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp159

]]></Node>
<StgValue><ssdm name="cmp159_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %brmerge_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge

]]></Node>
<StgValue><ssdm name="brmerge_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %OutputWriteEn_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %OutputWriteEn_1

]]></Node>
<StgValue><ssdm name="OutputWriteEn_1_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:5 %InPixels_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %InPixels

]]></Node>
<StgValue><ssdm name="InPixels_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %idxprom11_i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %idxprom11_i

]]></Node>
<StgValue><ssdm name="idxprom11_i_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="6">
<![CDATA[
newFuncRoot:7 %idxprom11_i_cast = zext i6 %idxprom11_i_read

]]></Node>
<StgValue><ssdm name="idxprom11_i_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_4, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_5, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %SrcYUV, void @empty_5, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %OutYUV, void @empty_5, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i11 0, i11 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.body63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body63:0 %x_1 = load i11 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body63:8 %icmp_ln252 = icmp_eq  i11 %x_1, i11 %InPixels_read

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body63:9 %x_2 = add i11 %x_1, i11 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body63:10 %br_ln252 = br i1 %icmp_ln252, void %for.body63.split, void %for.inc209.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="11">
<![CDATA[
for.body63.split:2 %idxprom6_i = zext i11 %x_1

]]></Node>
<StgValue><ssdm name="idxprom6_i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body63.split:3 %LineBuf_val_V_addr = getelementptr i24 %LineBuf_val_V, i64 0, i64 %idxprom6_i

]]></Node>
<StgValue><ssdm name="LineBuf_val_V_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="11">
<![CDATA[
for.body63.split:4 %LineBufVal_V_1 = load i11 %LineBuf_val_V_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_V_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body63.split:8 %LineBuf_val_V_1_addr = getelementptr i24 %LineBuf_val_V_1, i64 0, i64 %idxprom6_i

]]></Node>
<StgValue><ssdm name="LineBuf_val_V_1_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body63.split:13 %LineBuf_val_V_2_addr = getelementptr i24 %LineBuf_val_V_2, i64 0, i64 %idxprom6_i

]]></Node>
<StgValue><ssdm name="LineBuf_val_V_2_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body63.split:18 %LineBuf_val_V_3_addr = getelementptr i24 %LineBuf_val_V_3, i64 0, i64 %idxprom6_i

]]></Node>
<StgValue><ssdm name="LineBuf_val_V_3_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body63.split:23 %LineBuf_val_V_4_addr = getelementptr i24 %LineBuf_val_V_4, i64 0, i64 %idxprom6_i

]]></Node>
<StgValue><ssdm name="LineBuf_val_V_4_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body63.split:28 %LineBuf_val_V_5_addr = getelementptr i24 %LineBuf_val_V_5, i64 0, i64 %idxprom6_i

]]></Node>
<StgValue><ssdm name="LineBuf_val_V_5_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end202:18 %br_ln324 = br i1 %OutputWriteEn_1_read, void %for.inc206, void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc206:0 %store_ln252 = store i11 %x_2, i11 %x

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
for.inc206:1 %br_ln252 = br void %for.body63

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="11">
<![CDATA[
for.body63.split:4 %LineBufVal_V_1 = load i11 %LineBuf_val_V_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_V_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="24">
<![CDATA[
for.body63.split:5 %PixArrayVal_val_V_18 = trunc i24 %LineBufVal_V_1

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_18"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body63.split:6 %PixArrayVal_val_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_19"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body63.split:7 %PixArrayVal_val_V_20 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_1, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_20"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="11">
<![CDATA[
for.body63.split:9 %LineBufVal_V_2 = load i11 %LineBuf_val_V_1_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_V_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="11">
<![CDATA[
for.body63.split:14 %LineBufVal_V_3 = load i11 %LineBuf_val_V_2_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_V_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="11">
<![CDATA[
for.body63.split:19 %LineBufVal_V_4 = load i11 %LineBuf_val_V_3_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_V_4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="11">
<![CDATA[
for.body63.split:24 %LineBufVal_V_5 = load i11 %LineBuf_val_V_4_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_V_5"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="11">
<![CDATA[
for.body63.split:29 %LineBufVal_V_6 = load i11 %LineBuf_val_V_5_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_V_6"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
<literal name="cmp119_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc143:0 %p_Result_2 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %SrcYUV

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
<literal name="cmp119_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="24">
<![CDATA[
for.inc143:1 %PixArray_val_V_20 = trunc i24 %p_Result_2

]]></Node>
<StgValue><ssdm name="PixArray_val_V_20"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
<literal name="cmp119_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc143:2 %PixArray_val_V_21 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Result_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="PixArray_val_V_21"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
<literal name="cmp119_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc143:3 %PixArray_val_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Result_2, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="PixArray_val_V_19"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
<literal name="cmp119_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
for.inc143:5 %br_ln296 = br void %arrayctor.loop.i14

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body63:6 %FiltCoeff_addr = getelementptr i16 %FiltCoeff, i64 0, i64 %idxprom11_i_cast

]]></Node>
<StgValue><ssdm name="FiltCoeff_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="11">
<![CDATA[
for.body63.split:9 %LineBufVal_V_2 = load i11 %LineBuf_val_V_1_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_V_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="24">
<![CDATA[
for.body63.split:10 %PixArrayVal_val_V_21 = trunc i24 %LineBufVal_V_2

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_21"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body63.split:11 %PixArrayVal_val_V_22 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_22"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body63.split:12 %PixArrayVal_val_V_23 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_2, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_23"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="11">
<![CDATA[
for.body63.split:14 %LineBufVal_V_3 = load i11 %LineBuf_val_V_2_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_V_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="24">
<![CDATA[
for.body63.split:15 %PixArrayVal_val_V_24 = trunc i24 %LineBufVal_V_3

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_24"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body63.split:16 %PixArrayVal_val_V_25 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_25"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body63.split:17 %PixArrayVal_val_V_26 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_3, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_26"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="11">
<![CDATA[
for.body63.split:19 %LineBufVal_V_4 = load i11 %LineBuf_val_V_3_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_V_4"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="24">
<![CDATA[
for.body63.split:20 %PixArrayVal_val_V_27 = trunc i24 %LineBufVal_V_4

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_27"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body63.split:21 %PixArrayVal_val_V_28 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_4, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_28"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body63.split:22 %PixArrayVal_val_V_29 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_4, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_29"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="11">
<![CDATA[
for.body63.split:24 %LineBufVal_V_5 = load i11 %LineBuf_val_V_4_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_V_5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="24">
<![CDATA[
for.body63.split:25 %PixArray_val_V_13 = trunc i24 %LineBufVal_V_5

]]></Node>
<StgValue><ssdm name="PixArray_val_V_13"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body63.split:26 %PixArray_val_V_14 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_5, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="PixArray_val_V_14"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body63.split:27 %PixArray_val_V_15 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_5, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="PixArray_val_V_15"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="11">
<![CDATA[
for.body63.split:29 %LineBufVal_V_6 = load i11 %LineBuf_val_V_5_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_V_6"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="24">
<![CDATA[
for.body63.split:30 %PixArray_val_V_16 = trunc i24 %LineBufVal_V_6

]]></Node>
<StgValue><ssdm name="PixArray_val_V_16"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body63.split:31 %PixArray_val_V_17 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_6, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="PixArray_val_V_17"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body63.split:32 %PixArray_val_V_18 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_6, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="PixArray_val_V_18"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc113:0 %br_ln282 = br i1 %cmp119_read, void %arrayctor.loop.i14, void %for.inc143

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
<literal name="cmp119_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc143:4 %store_ln798 = store i24 %p_Result_2, i11 %LineBuf_val_V_addr

]]></Node>
<StgValue><ssdm name="store_ln798"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop.i14:0 %PixArrayVal_val_V_30 = phi i8 %PixArray_val_V_19, void %for.inc143, i8 %PixArrayVal_val_V_20, void %for.inc113

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_30"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop.i14:1 %PixArrayVal_val_V_31 = phi i8 %PixArray_val_V_21, void %for.inc143, i8 %PixArrayVal_val_V_19, void %for.inc113

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_31"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop.i14:2 %PixArrayVal_val_V_32 = phi i8 %PixArray_val_V_20, void %for.inc143, i8 %PixArrayVal_val_V_18, void %for.inc113

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_32"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
arrayctor.loop.i14:3 %LineBufVal_V_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %PixArrayVal_val_V_30, i8 %PixArrayVal_val_V_31, i8 %PixArrayVal_val_V_32

]]></Node>
<StgValue><ssdm name="LineBufVal_V_7"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayctor.loop.i14:4 %select_ln302 = select i1 %cmp159_read, i24 %LineBufVal_V_7, i24 %LineBufVal_V_5

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayctor.loop.i14:5 %select_ln302_1 = select i1 %cmp159_read, i24 %LineBufVal_V_7, i24 %LineBufVal_V_4

]]></Node>
<StgValue><ssdm name="select_ln302_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayctor.loop.i14:6 %select_ln302_2 = select i1 %cmp159_read, i24 %LineBufVal_V_7, i24 %LineBufVal_V_3

]]></Node>
<StgValue><ssdm name="select_ln302_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayctor.loop.i14:7 %select_ln302_3 = select i1 %cmp159_read, i24 %LineBufVal_V_7, i24 %LineBufVal_V_2

]]></Node>
<StgValue><ssdm name="select_ln302_3"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop.i14:8 %PixArrayVal_val_V_17 = select i1 %cmp159_read, i8 %PixArrayVal_val_V_30, i8 %PixArrayVal_val_V_20

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_17"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop.i14:9 %PixArrayVal_val_V_16 = select i1 %cmp159_read, i8 %PixArrayVal_val_V_31, i8 %PixArrayVal_val_V_19

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V_16"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop.i14:10 %PixArrayVal_val_V = select i1 %cmp159_read, i8 %PixArrayVal_val_V_32, i8 %PixArrayVal_val_V_18

]]></Node>
<StgValue><ssdm name="PixArrayVal_val_V"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="6">
<![CDATA[
for.body8.i:0 %FiltCoeff_load = load i6 %FiltCoeff_addr

]]></Node>
<StgValue><ssdm name="FiltCoeff_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body63.split:0 %specpipeline_ln255 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15

]]></Node>
<StgValue><ssdm name="specpipeline_ln255"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body63.split:1 %specloopname_ln252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln252"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body63.split:33 %br_ln276 = br i1 %brmerge_read, void %if.end202, void %for.inc113

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayctor.loop.i14:11 %store_ln315 = store i24 %select_ln302, i11 %LineBuf_val_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayctor.loop.i14:12 %store_ln315 = store i24 %select_ln302_1, i11 %LineBuf_val_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayctor.loop.i14:13 %store_ln315 = store i24 %select_ln302_2, i11 %LineBuf_val_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayctor.loop.i14:14 %store_ln315 = store i24 %select_ln302_3, i11 %LineBuf_val_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
arrayctor.loop.i14:15 %p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %PixArrayVal_val_V_17, i8 %PixArrayVal_val_V_16, i8 %PixArrayVal_val_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayctor.loop.i14:16 %store_ln315 = store i24 %p_Result_s, i11 %LineBuf_val_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="brmerge_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i14:17 %br_ln317 = br void %if.end202

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:15 %PixArray_val_V_25 = phi i8 %PixArray_val_V_15, void %arrayctor.loop.i14, i8 %PixArray_val_V_18, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_25"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:16 %PixArray_val_V_24 = phi i8 %PixArray_val_V_14, void %arrayctor.loop.i14, i8 %PixArray_val_V_17, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_24"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:17 %PixArray_val_V = phi i8 %PixArray_val_V_13, void %arrayctor.loop.i14, i8 %PixArray_val_V_16, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="6">
<![CDATA[
for.body8.i:0 %FiltCoeff_load = load i6 %FiltCoeff_addr

]]></Node>
<StgValue><ssdm name="FiltCoeff_load"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:1 %zext_ln232 = zext i8 %PixArray_val_V

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="16">
<![CDATA[
for.body8.i:2 %sext_ln1540 = sext i16 %FiltCoeff_load

]]></Node>
<StgValue><ssdm name="sext_ln1540"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:3 %ret_V = mul i24 %sext_ln1540, i24 %zext_ln232

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:46 %zext_ln1540 = zext i8 %PixArray_val_V_24

]]></Node>
<StgValue><ssdm name="zext_ln1540"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:47 %ret_V_6 = mul i24 %sext_ln1540, i24 %zext_ln1540

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:80 %zext_ln1540_6 = zext i8 %PixArray_val_V_25

]]></Node>
<StgValue><ssdm name="zext_ln1540_6"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:81 %ret_V_12 = mul i24 %sext_ln1540, i24 %zext_ln1540_6

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body63:5 %FiltCoeff_1_addr = getelementptr i16 %FiltCoeff_1, i64 0, i64 %idxprom11_i_cast

]]></Node>
<StgValue><ssdm name="FiltCoeff_1_addr"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:0 %PixArray_val_V_40 = phi i8 %PixArrayVal_val_V_30, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_20, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_40"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:1 %PixArray_val_V_39 = phi i8 %PixArrayVal_val_V_31, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_19, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_39"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:2 %PixArray_val_V_46 = phi i8 %PixArrayVal_val_V_32, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_18, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_46"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:3 %PixArray_val_V_37 = phi i8 %PixArrayVal_val_V_20, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_23, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_37"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:4 %PixArray_val_V_36 = phi i8 %PixArrayVal_val_V_19, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_22, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_36"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:5 %PixArray_val_V_45 = phi i8 %PixArrayVal_val_V_18, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_21, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_45"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:6 %PixArray_val_V_34 = phi i8 %PixArrayVal_val_V_23, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_26, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_34"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:7 %PixArray_val_V_33 = phi i8 %PixArrayVal_val_V_22, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_25, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_33"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:8 %PixArray_val_V_44 = phi i8 %PixArrayVal_val_V_21, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_24, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_44"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:9 %PixArray_val_V_31 = phi i8 %PixArrayVal_val_V_26, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_29, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_31"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:10 %PixArray_val_V_30 = phi i8 %PixArrayVal_val_V_25, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_28, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_30"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:11 %PixArray_val_V_43 = phi i8 %PixArrayVal_val_V_24, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_27, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_43"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:12 %PixArray_val_V_28 = phi i8 %PixArrayVal_val_V_29, void %arrayctor.loop.i14, i8 %PixArray_val_V_15, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_28"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:13 %PixArray_val_V_27 = phi i8 %PixArrayVal_val_V_28, void %arrayctor.loop.i14, i8 %PixArray_val_V_14, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_27"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end202:14 %PixArray_val_V_42 = phi i8 %PixArrayVal_val_V_27, void %arrayctor.loop.i14, i8 %PixArray_val_V_13, void %for.body63.split

]]></Node>
<StgValue><ssdm name="PixArray_val_V_42"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:3 %ret_V = mul i24 %sext_ln1540, i24 %zext_ln232

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="6">
<![CDATA[
for.body8.i:4 %FiltCoeff_1_load = load i6 %FiltCoeff_1_addr

]]></Node>
<StgValue><ssdm name="FiltCoeff_1_load"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:47 %ret_V_6 = mul i24 %sext_ln1540, i24 %zext_ln1540

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:81 %ret_V_12 = mul i24 %sext_ln1540, i24 %zext_ln1540_6

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="144" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:3 %ret_V = mul i24 %sext_ln1540, i24 %zext_ln232

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="6">
<![CDATA[
for.body8.i:4 %FiltCoeff_1_load = load i6 %FiltCoeff_1_addr

]]></Node>
<StgValue><ssdm name="FiltCoeff_1_load"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:5 %zext_ln232_1 = zext i8 %PixArray_val_V_42

]]></Node>
<StgValue><ssdm name="zext_ln232_1"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="16">
<![CDATA[
for.body8.i:6 %sext_ln1540_1 = sext i16 %FiltCoeff_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1540_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:7 %ret_V_1 = mul i24 %sext_ln1540_1, i24 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:29 %sum_18 = add i24 %ret_V, i24 2048

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:47 %ret_V_6 = mul i24 %sext_ln1540, i24 %zext_ln1540

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:48 %zext_ln1540_1 = zext i8 %PixArray_val_V_27

]]></Node>
<StgValue><ssdm name="zext_ln1540_1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:49 %ret_V_7 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_1

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:63 %sum_23 = add i24 %ret_V_6, i24 2048

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:81 %ret_V_12 = mul i24 %sext_ln1540, i24 %zext_ln1540_6

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:82 %zext_ln1540_7 = zext i8 %PixArray_val_V_28

]]></Node>
<StgValue><ssdm name="zext_ln1540_7"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:83 %ret_V_13 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_7

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:97 %sum_28 = add i24 %ret_V_12, i24 2048

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body63:4 %FiltCoeff_2_addr = getelementptr i16 %FiltCoeff_2, i64 0, i64 %idxprom11_i_cast

]]></Node>
<StgValue><ssdm name="FiltCoeff_2_addr"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:7 %ret_V_1 = mul i24 %sext_ln1540_1, i24 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="6">
<![CDATA[
for.body8.i:9 %FiltCoeff_2_load = load i6 %FiltCoeff_2_addr

]]></Node>
<StgValue><ssdm name="FiltCoeff_2_load"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:29 %sum_18 = add i24 %ret_V, i24 2048

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:49 %ret_V_7 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_1

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:63 %sum_23 = add i24 %ret_V_6, i24 2048

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:83 %ret_V_13 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_7

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:97 %sum_28 = add i24 %ret_V_12, i24 2048

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="166" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:7 %ret_V_1 = mul i24 %sext_ln1540_1, i24 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="25" op_0_bw="24">
<![CDATA[
for.body8.i:8 %sext_ln343 = sext i24 %ret_V_1

]]></Node>
<StgValue><ssdm name="sext_ln343"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="6">
<![CDATA[
for.body8.i:9 %FiltCoeff_2_load = load i6 %FiltCoeff_2_addr

]]></Node>
<StgValue><ssdm name="FiltCoeff_2_load"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:10 %zext_ln232_2 = zext i8 %PixArray_val_V_43

]]></Node>
<StgValue><ssdm name="zext_ln232_2"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="16">
<![CDATA[
for.body8.i:11 %sext_ln1540_2 = sext i16 %FiltCoeff_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1540_2"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:12 %ret_V_2 = mul i24 %sext_ln1540_2, i24 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="25" op_0_bw="24">
<![CDATA[
for.body8.i:30 %sext_ln349_1 = sext i24 %sum_18

]]></Node>
<StgValue><ssdm name="sext_ln349_1"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body8.i:31 %sum_19 = add i25 %sext_ln349_1, i25 %sext_ln343

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:49 %ret_V_7 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_1

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="25" op_0_bw="24">
<![CDATA[
for.body8.i:50 %sext_ln343_4 = sext i24 %ret_V_7

]]></Node>
<StgValue><ssdm name="sext_ln343_4"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:51 %zext_ln1540_2 = zext i8 %PixArray_val_V_30

]]></Node>
<StgValue><ssdm name="zext_ln1540_2"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:52 %ret_V_8 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_2

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="25" op_0_bw="24">
<![CDATA[
for.body8.i:64 %sext_ln349_5 = sext i24 %sum_23

]]></Node>
<StgValue><ssdm name="sext_ln349_5"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body8.i:65 %sum_24 = add i25 %sext_ln349_5, i25 %sext_ln343_4

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:83 %ret_V_13 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_7

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="25" op_0_bw="24">
<![CDATA[
for.body8.i:84 %sext_ln343_8 = sext i24 %ret_V_13

]]></Node>
<StgValue><ssdm name="sext_ln343_8"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:85 %zext_ln1540_8 = zext i8 %PixArray_val_V_31

]]></Node>
<StgValue><ssdm name="zext_ln1540_8"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:86 %ret_V_14 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_8

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="25" op_0_bw="24">
<![CDATA[
for.body8.i:98 %sext_ln349_9 = sext i24 %sum_28

]]></Node>
<StgValue><ssdm name="sext_ln349_9"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body8.i:99 %sum_29 = add i25 %sext_ln349_9, i25 %sext_ln343_8

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body63:3 %FiltCoeff_3_addr = getelementptr i16 %FiltCoeff_3, i64 0, i64 %idxprom11_i_cast

]]></Node>
<StgValue><ssdm name="FiltCoeff_3_addr"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:12 %ret_V_2 = mul i24 %sext_ln1540_2, i24 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="6">
<![CDATA[
for.body8.i:14 %FiltCoeff_3_load = load i6 %FiltCoeff_3_addr

]]></Node>
<StgValue><ssdm name="FiltCoeff_3_load"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body8.i:31 %sum_19 = add i25 %sext_ln349_1, i25 %sext_ln343

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:52 %ret_V_8 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_2

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body8.i:65 %sum_24 = add i25 %sext_ln349_5, i25 %sext_ln343_4

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:86 %ret_V_14 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_8

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body8.i:99 %sum_29 = add i25 %sext_ln349_9, i25 %sext_ln343_8

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="194" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:12 %ret_V_2 = mul i24 %sext_ln1540_2, i24 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="26" op_0_bw="24">
<![CDATA[
for.body8.i:13 %sext_ln343_1 = sext i24 %ret_V_2

]]></Node>
<StgValue><ssdm name="sext_ln343_1"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="6">
<![CDATA[
for.body8.i:14 %FiltCoeff_3_load = load i6 %FiltCoeff_3_addr

]]></Node>
<StgValue><ssdm name="FiltCoeff_3_load"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:15 %zext_ln232_3 = zext i8 %PixArray_val_V_44

]]></Node>
<StgValue><ssdm name="zext_ln232_3"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="16">
<![CDATA[
for.body8.i:16 %sext_ln1540_3 = sext i16 %FiltCoeff_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1540_3"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:17 %ret_V_3 = mul i24 %sext_ln1540_3, i24 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="26" op_0_bw="25">
<![CDATA[
for.body8.i:32 %sext_ln349_2 = sext i25 %sum_19

]]></Node>
<StgValue><ssdm name="sext_ln349_2"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body8.i:33 %sum_20 = add i26 %sext_ln349_2, i26 %sext_ln343_1

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:52 %ret_V_8 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_2

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="26" op_0_bw="24">
<![CDATA[
for.body8.i:53 %sext_ln343_5 = sext i24 %ret_V_8

]]></Node>
<StgValue><ssdm name="sext_ln343_5"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:54 %zext_ln1540_3 = zext i8 %PixArray_val_V_33

]]></Node>
<StgValue><ssdm name="zext_ln1540_3"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:55 %ret_V_9 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_3

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="26" op_0_bw="25">
<![CDATA[
for.body8.i:66 %sext_ln349_6 = sext i25 %sum_24

]]></Node>
<StgValue><ssdm name="sext_ln349_6"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body8.i:67 %sum_25 = add i26 %sext_ln349_6, i26 %sext_ln343_5

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:86 %ret_V_14 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_8

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="26" op_0_bw="24">
<![CDATA[
for.body8.i:87 %sext_ln343_9 = sext i24 %ret_V_14

]]></Node>
<StgValue><ssdm name="sext_ln343_9"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:88 %zext_ln1540_9 = zext i8 %PixArray_val_V_34

]]></Node>
<StgValue><ssdm name="zext_ln1540_9"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:89 %ret_V_15 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_9

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="26" op_0_bw="25">
<![CDATA[
for.body8.i:100 %sext_ln349_10 = sext i25 %sum_29

]]></Node>
<StgValue><ssdm name="sext_ln349_10"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body8.i:101 %sum_30 = add i26 %sext_ln349_10, i26 %sext_ln343_9

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body63:2 %FiltCoeff_4_addr = getelementptr i16 %FiltCoeff_4, i64 0, i64 %idxprom11_i_cast

]]></Node>
<StgValue><ssdm name="FiltCoeff_4_addr"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:17 %ret_V_3 = mul i24 %sext_ln1540_3, i24 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="6">
<![CDATA[
for.body8.i:19 %FiltCoeff_4_load = load i6 %FiltCoeff_4_addr

]]></Node>
<StgValue><ssdm name="FiltCoeff_4_load"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body8.i:33 %sum_20 = add i26 %sext_ln349_2, i26 %sext_ln343_1

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:55 %ret_V_9 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_3

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body8.i:67 %sum_25 = add i26 %sext_ln349_6, i26 %sext_ln343_5

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:89 %ret_V_15 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_9

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body8.i:101 %sum_30 = add i26 %sext_ln349_10, i26 %sext_ln343_9

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="222" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:17 %ret_V_3 = mul i24 %sext_ln1540_3, i24 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="26" op_0_bw="24">
<![CDATA[
for.body8.i:18 %sext_ln343_2 = sext i24 %ret_V_3

]]></Node>
<StgValue><ssdm name="sext_ln343_2"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="6">
<![CDATA[
for.body8.i:19 %FiltCoeff_4_load = load i6 %FiltCoeff_4_addr

]]></Node>
<StgValue><ssdm name="FiltCoeff_4_load"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:20 %zext_ln232_4 = zext i8 %PixArray_val_V_45

]]></Node>
<StgValue><ssdm name="zext_ln232_4"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="16">
<![CDATA[
for.body8.i:21 %sext_ln1540_4 = sext i16 %FiltCoeff_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1540_4"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:22 %ret_V_4 = mul i24 %sext_ln1540_4, i24 %zext_ln232_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body8.i:34 %sum_21 = add i26 %sum_20, i26 %sext_ln343_2

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:55 %ret_V_9 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_3

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="26" op_0_bw="24">
<![CDATA[
for.body8.i:56 %sext_ln343_6 = sext i24 %ret_V_9

]]></Node>
<StgValue><ssdm name="sext_ln343_6"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:57 %zext_ln1540_4 = zext i8 %PixArray_val_V_36

]]></Node>
<StgValue><ssdm name="zext_ln1540_4"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:58 %ret_V_10 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_4

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body8.i:68 %sum_26 = add i26 %sum_25, i26 %sext_ln343_6

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:89 %ret_V_15 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_9

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="26" op_0_bw="24">
<![CDATA[
for.body8.i:90 %sext_ln343_10 = sext i24 %ret_V_15

]]></Node>
<StgValue><ssdm name="sext_ln343_10"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:91 %zext_ln1540_10 = zext i8 %PixArray_val_V_37

]]></Node>
<StgValue><ssdm name="zext_ln1540_10"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:92 %ret_V_16 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_10

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body8.i:102 %sum_31 = add i26 %sum_30, i26 %sext_ln343_10

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body63:1 %FiltCoeff_5_addr = getelementptr i16 %FiltCoeff_5, i64 0, i64 %idxprom11_i_cast

]]></Node>
<StgValue><ssdm name="FiltCoeff_5_addr"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body63:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:22 %ret_V_4 = mul i24 %sext_ln1540_4, i24 %zext_ln232_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="6">
<![CDATA[
for.body8.i:24 %FiltCoeff_5_load = load i6 %FiltCoeff_5_addr

]]></Node>
<StgValue><ssdm name="FiltCoeff_5_load"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body8.i:34 %sum_21 = add i26 %sum_20, i26 %sext_ln343_2

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:58 %ret_V_10 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_4

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body8.i:68 %sum_26 = add i26 %sum_25, i26 %sext_ln343_6

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:92 %ret_V_16 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_10

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body8.i:102 %sum_31 = add i26 %sum_30, i26 %sext_ln343_10

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="248" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:22 %ret_V_4 = mul i24 %sext_ln1540_4, i24 %zext_ln232_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="27" op_0_bw="24">
<![CDATA[
for.body8.i:23 %sext_ln343_3 = sext i24 %ret_V_4

]]></Node>
<StgValue><ssdm name="sext_ln343_3"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="6">
<![CDATA[
for.body8.i:24 %FiltCoeff_5_load = load i6 %FiltCoeff_5_addr

]]></Node>
<StgValue><ssdm name="FiltCoeff_5_load"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:25 %zext_ln232_5 = zext i8 %PixArray_val_V_46

]]></Node>
<StgValue><ssdm name="zext_ln232_5"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="16">
<![CDATA[
for.body8.i:26 %sext_ln1540_5 = sext i16 %FiltCoeff_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1540_5"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:27 %ret_V_5 = mul i24 %sext_ln1540_5, i24 %zext_ln232_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="27" op_0_bw="26">
<![CDATA[
for.body8.i:35 %sext_ln349_3 = sext i26 %sum_21

]]></Node>
<StgValue><ssdm name="sext_ln349_3"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body8.i:36 %sum_22 = add i27 %sext_ln349_3, i27 %sext_ln343_3

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:58 %ret_V_10 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_4

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="27" op_0_bw="24">
<![CDATA[
for.body8.i:59 %sext_ln343_7 = sext i24 %ret_V_10

]]></Node>
<StgValue><ssdm name="sext_ln343_7"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:60 %zext_ln1540_5 = zext i8 %PixArray_val_V_39

]]></Node>
<StgValue><ssdm name="zext_ln1540_5"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:61 %ret_V_11 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_5

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="27" op_0_bw="26">
<![CDATA[
for.body8.i:69 %sext_ln349_7 = sext i26 %sum_26

]]></Node>
<StgValue><ssdm name="sext_ln349_7"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body8.i:70 %sum_27 = add i27 %sext_ln349_7, i27 %sext_ln343_7

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:92 %ret_V_16 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_10

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="27" op_0_bw="24">
<![CDATA[
for.body8.i:93 %sext_ln343_11 = sext i24 %ret_V_16

]]></Node>
<StgValue><ssdm name="sext_ln343_11"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="8">
<![CDATA[
for.body8.i:94 %zext_ln1540_11 = zext i8 %PixArray_val_V_40

]]></Node>
<StgValue><ssdm name="zext_ln1540_11"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:95 %ret_V_17 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_11

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="27" op_0_bw="26">
<![CDATA[
for.body8.i:103 %sext_ln349_11 = sext i26 %sum_31

]]></Node>
<StgValue><ssdm name="sext_ln349_11"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body8.i:104 %sum_32 = add i27 %sext_ln349_11, i27 %sext_ln343_11

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="268" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:27 %ret_V_5 = mul i24 %sext_ln1540_5, i24 %zext_ln232_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body8.i:36 %sum_22 = add i27 %sext_ln349_3, i27 %sext_ln343_3

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:61 %ret_V_11 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_5

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body8.i:70 %sum_27 = add i27 %sext_ln349_7, i27 %sext_ln343_7

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:95 %ret_V_17 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_11

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body8.i:104 %sum_32 = add i27 %sext_ln349_11, i27 %sext_ln343_11

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="274" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:27 %ret_V_5 = mul i24 %sext_ln1540_5, i24 %zext_ln232_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="27" op_0_bw="24">
<![CDATA[
for.body8.i:28 %sext_ln349 = sext i24 %ret_V_5

]]></Node>
<StgValue><ssdm name="sext_ln349"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body8.i:37 %sum = add i27 %sum_22, i27 %sext_ln349

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:61 %ret_V_11 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_5

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="27" op_0_bw="24">
<![CDATA[
for.body8.i:62 %sext_ln349_4 = sext i24 %ret_V_11

]]></Node>
<StgValue><ssdm name="sext_ln349_4"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body8.i:71 %sum_11 = add i27 %sum_27, i27 %sext_ln349_4

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body8.i:95 %ret_V_17 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_11

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="27" op_0_bw="24">
<![CDATA[
for.body8.i:96 %sext_ln349_8 = sext i24 %ret_V_17

]]></Node>
<StgValue><ssdm name="sext_ln349_8"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body8.i:105 %sum_17 = add i27 %sum_32, i27 %sext_ln349_8

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="283" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body8.i:37 %sum = add i27 %sum_22, i27 %sext_ln349

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
for.body8.i:38 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum, i32 26

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="7" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i:39 %tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum, i32 20, i32 26

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body8.i:40 %icmp_ln352 = icmp_sgt  i7 %tmp_1, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln352"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body8.i:71 %sum_11 = add i27 %sum_27, i27 %sext_ln349_4

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
for.body8.i:72 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum_11, i32 26

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="7" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i:73 %tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum_11, i32 20, i32 26

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body8.i:74 %icmp_ln352_1 = icmp_sgt  i7 %tmp_3, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln352_1"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body8.i:105 %sum_17 = add i27 %sum_32, i27 %sext_ln349_8

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
for.body8.i:106 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum_17, i32 26

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="7" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i:107 %tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum_17, i32 20, i32 26

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body8.i:108 %icmp_ln352_2 = icmp_sgt  i7 %tmp_5, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln352_2"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0">
<![CDATA[
for.inc209.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i:41 %trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i:42 %xor_ln260 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln260"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body8.i:43 %select_ln260_3 = select i1 %xor_ln260, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln260_3"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i:44 %or_ln260 = or i1 %tmp, i1 %icmp_ln352

]]></Node>
<StgValue><ssdm name="or_ln260"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body8.i:45 %select_ln260 = select i1 %or_ln260, i8 %select_ln260_3, i8 %trunc_ln2

]]></Node>
<StgValue><ssdm name="select_ln260"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i:75 %trunc_ln260_1 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum_11, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln260_1"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i:76 %xor_ln260_1 = xor i1 %tmp_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln260_1"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body8.i:77 %select_ln260_4 = select i1 %xor_ln260_1, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln260_4"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i:78 %or_ln260_1 = or i1 %tmp_2, i1 %icmp_ln352_1

]]></Node>
<StgValue><ssdm name="or_ln260_1"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body8.i:79 %select_ln260_1 = select i1 %or_ln260_1, i8 %select_ln260_4, i8 %trunc_ln260_1

]]></Node>
<StgValue><ssdm name="select_ln260_1"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i:109 %trunc_ln260_2 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum_17, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln260_2"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i:110 %xor_ln260_2 = xor i1 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln260_2"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body8.i:111 %select_ln260_5 = select i1 %xor_ln260_2, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln260_5"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i:112 %or_ln260_2 = or i1 %tmp_4, i1 %icmp_ln352_2

]]></Node>
<StgValue><ssdm name="or_ln260_2"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body8.i:113 %select_ln260_2 = select i1 %or_ln260_2, i8 %select_ln260_5, i8 %trunc_ln260_2

]]></Node>
<StgValue><ssdm name="select_ln260_2"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
for.body8.i:114 %p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln260_2, i8 %select_ln260_1, i8 %select_ln260

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body8.i:115 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %OutYUV, i24 %p_0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OutputWriteEn_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
for.body8.i:116 %br_ln328 = br void %for.inc206

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
