git clone --depth 1 --no-tags https://github.com/chinmaySwami/CSV_to_Verilog_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262390563
git clone --depth 1 --no-tags https://github.com/HereBefore/simple-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262459493
git clone --depth 1 --no-tags https://github.com/h2ozrw/vexriscv_verilog_xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262496740
git clone --depth 1 --no-tags https://github.com/Turux/FPGA-asgmt4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262045662
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/Lab06-Grupo2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262177272
git clone --depth 1 --no-tags https://github.com/souvicksaha95/8-bit-SIPO-Shift-Register-Right-Shift---Verilog-code-Smulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262267238
git clone --depth 1 --no-tags https://github.com/Kiran760043/Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260808164
git clone --depth 1 --no-tags https://github.com/zamanimatin/ComputerArchitecture-CA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263368023
git clone --depth 1 --no-tags https://github.com/vutkarsh01/16-Bit-Reversible-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263032456
git clone --depth 1 --no-tags https://github.com/JavierBZ/Exp2_digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258239301
git clone --depth 1 --no-tags https://github.com/n4o847/3s52_hwdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258387400
git clone --depth 1 --no-tags https://github.com/smk417/AES-Encryption-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256833936
git clone --depth 1 --no-tags https://github.com/LIU-WEICHUN/messy-desk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258694547
git clone --depth 1 --no-tags https://github.com/helloworld1983/OpenROAD-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258649189
git clone --depth 1 --no-tags https://github.com/maxrepko/Verilog_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263760334
git clone --depth 1 --no-tags https://github.com/chpmk98/multi-stage_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265694996
git clone --depth 1 --no-tags https://github.com/Aria39/32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257601496
git clone --depth 1 --no-tags https://github.com/surajbidnur/Project_Lift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257544893
git clone --depth 1 --no-tags https://github.com/amikha33/Verilog-FlipFlop-Decoder-Signals-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258043621
git clone --depth 1 --no-tags https://github.com/souvicksaha95/PWM-Generator-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257980277
git clone --depth 1 --no-tags https://github.com/Ravinderkr1102/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258079472
git clone --depth 1 --no-tags https://github.com/tzyLee/108-2-DICD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257017024
git clone --depth 1 --no-tags https://github.com/wonjunchun/2020_SoCDesign_Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256774827
git clone --depth 1 --no-tags https://github.com/marimigliorini/ThresholdScan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257304059
git clone --depth 1 --no-tags https://github.com/sebasJO2012/grupo-14-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257094917
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab05-grupo_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257148907
git clone --depth 1 --no-tags https://github.com/hussain-wahab/cse401.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257770153
git clone --depth 1 --no-tags https://github.com/Divya2030/sv_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258499422
git clone --depth 1 --no-tags https://github.com/Kiran760043/Blocking-vs-Non-Blocking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265433353
git clone --depth 1 --no-tags https://github.com/SMahdiHosseini/CA_CA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264418404
git clone --depth 1 --no-tags https://github.com/toconn22/convolute.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265658285
git clone --depth 1 --no-tags https://github.com/PedroHS137/MipsPipeLine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262713924
git clone --depth 1 --no-tags https://github.com/hereisjayant/TicTacToe-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263124801
git clone --depth 1 --no-tags https://github.com/masrurm/De1-SoC-Speech-Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263312270
git clone --depth 1 --no-tags https://github.com/Turux/FPGA-asgmt6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262046232
git clone --depth 1 --no-tags https://github.com/Shivani-Madan/soc_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262356724
git clone --depth 1 --no-tags https://github.com/NengzhiWang/Digital_Circuit_Experiment_HUST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258910362
git clone --depth 1 --no-tags https://github.com/Kiran760043/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258914850
git clone --depth 1 --no-tags https://github.com/JorgeDong/-AC-Practica3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261067912
git clone --depth 1 --no-tags https://github.com/accole/Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261132133
git clone --depth 1 --no-tags https://github.com/hm1217/study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261370333
git clone --depth 1 --no-tags https://github.com/HepoH3/MIET_FPGA_practicum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261470423
git clone --depth 1 --no-tags https://github.com/weixr18/SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261649749
git clone --depth 1 --no-tags https://github.com/XuezhiTeng/Neural_Cache_P.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260791032
git clone --depth 1 --no-tags https://github.com/mingweisoo/50.002-Computation-Structures-SUTD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261699616
git clone --depth 1 --no-tags https://github.com/KadaleTejas1995/RISCV_validation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261699137
git clone --depth 1 --no-tags https://github.com/linkf206/CO_LAB2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262600754
git clone --depth 1 --no-tags https://github.com/hamsboy/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262939632
git clone --depth 1 --no-tags https://github.com/o-theo-s/Direct-Digital-Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259686370
git clone --depth 1 --no-tags https://github.com/AashinShazar/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259538058
git clone --depth 1 --no-tags https://github.com/frank870622/DIGITAL-IC-DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259497077
git clone --depth 1 --no-tags https://github.com/onkarchoudhari/Two-Bit-Dynamic-Branch-Predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263978295
git clone --depth 1 --no-tags https://github.com/akamboj2/DigitalLogic_ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264524531
git clone --depth 1 --no-tags https://github.com/Tsurbhi/Faster-finger-first.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264504057
git clone --depth 1 --no-tags https://github.com/peruraj/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264627073
git clone --depth 1 --no-tags https://github.com/ziadshebl/CNNTeam3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264754887
git clone --depth 1 --no-tags https://github.com/cankeceoglu/HDL-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264669866
git clone --depth 1 --no-tags https://github.com/LLUVV/Hardware-Design-and-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263811209
git clone --depth 1 --no-tags https://github.com/Humblefool14/Revision-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264101389
git clone --depth 1 --no-tags https://github.com/Kiran760043/Carry-LookAhead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258645471
git clone --depth 1 --no-tags https://github.com/Ang-Andrew/uart_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258702296
git clone --depth 1 --no-tags https://github.com/sinciura/DSSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257319218
git clone --depth 1 --no-tags https://github.com/PrzemekRychter/ak2-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259594393
git clone --depth 1 --no-tags https://github.com/Crimsonninja/elen127.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261911953
git clone --depth 1 --no-tags https://github.com/aadarshk81/MIPS-Single-cycle-16-bit-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261131308
git clone --depth 1 --no-tags https://github.com/Gsruhj/reWorkCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260947412
git clone --depth 1 --no-tags https://github.com/baby123456/pr_led_tcl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260734448
git clone --depth 1 --no-tags https://github.com/jackerickson/fpga_starter_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262168537
git clone --depth 1 --no-tags https://github.com/oscar86hsu/NCTU_BCD_ALU_Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260126820
git clone --depth 1 --no-tags https://github.com/meijingzhao/FPGA_Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260134590
git clone --depth 1 --no-tags https://github.com/MalakSadek/ClapDetector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264010083
git clone --depth 1 --no-tags https://github.com/TheChecopa/Proyecto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263182662
git clone --depth 1 --no-tags https://github.com/nbutta/ComputerAchitecture612Spring2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263668041
git clone --depth 1 --no-tags https://github.com/madca03/coe113-lab-checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264610398
git clone --depth 1 --no-tags https://github.com/Alan5142/Pong-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264784391
git clone --depth 1 --no-tags https://github.com/Omanshu840/MIPS-uPower-Datapath-Components-and-ALU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265674836
git clone --depth 1 --no-tags https://github.com/abdurrafaykhan/Verilog-Labs-ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265403588
git clone --depth 1 --no-tags https://github.com/mariacarolinaj/cc-ac1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257611368
git clone --depth 1 --no-tags https://github.com/rodrigowra/8bit-carry-lookahead-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258053795
git clone --depth 1 --no-tags https://github.com/kakaricardo2008/GitExample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258070675
git clone --depth 1 --no-tags https://github.com/MyskYko/xeq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257779676
git clone --depth 1 --no-tags https://github.com/msishuvo/Universal-Asynchronous-Receiver-and-Transmitter-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257058514
git clone --depth 1 --no-tags https://github.com/uKarol/FPGA_GPU_REPO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264454485
git clone --depth 1 --no-tags https://github.com/VarunGorti/PA-Shared.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260607680
git clone --depth 1 --no-tags https://github.com/Cadmium-CD/FT_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259472732
git clone --depth 1 --no-tags https://github.com/pablogtzgileta/practica3_arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264106885
git clone --depth 1 --no-tags https://github.com/cianjinks/DLD-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263910024
git clone --depth 1 --no-tags https://github.com/anlowee/SCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260097672
git clone --depth 1 --no-tags https://github.com/mhl0116/vivadoProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263595966
git clone --depth 1 --no-tags https://github.com/Kaomsos/single_cycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263011879
git clone --depth 1 --no-tags https://github.com/mgomez0/cpu_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263027705
git clone --depth 1 --no-tags https://github.com/chankjc/Digital_System_Design-19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263079113
git clone --depth 1 --no-tags https://github.com/c00k1ez/PLD_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265659034
git clone --depth 1 --no-tags https://github.com/haniyehnasseri/asynchronousFifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265536406
git clone --depth 1 --no-tags https://github.com/saengGarlic/RSAen_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264474590
