xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../SinewaveGen.srcs/sources_1/ip/ila_sine/hdl/verilog"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../SinewaveGen.srcs/sources_1/ip/ila_sine/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../SinewaveGen.srcs/sources_1/ip/ila_sine/hdl/verilog"
ila_sine.vhd,vhdl,xil_defaultlib,../../../../Sinewave Gen.srcs/sources_1/ip/ila_sine/sim/ila_sine.vhd,incdir="../../../../SinewaveGen.srcs/sources_1/ip/ila_sine/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
