0.6
2017.4
Dec 15 2017
21:07:18
D:/vivado_project/project_demo/project_demo.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sim_1/new/test_i_ins.v,1575098883,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sim_1/new/test_u_ins.v,,test_i_ins,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sim_1/new/test_ls_ins.v,1575106444,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sim_1/new/test_mem_file.v,,test_ls_ins,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sim_1/new/test_mem_file.v,1575108852,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sim_1/new/test_next_pc.v,,test_mem_file,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sim_1/new/test_next_pc.v,1575116751,verilog,,,,test_next_pc,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sim_1/new/test_r_ins.v,1575098883,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sim_1/new/test_i_ins.v,,test_r_ins,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sim_1/new/test_u_ins.v,1575099556,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sim_1/new/test_ls_ins.v,,test_u_ins,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/imports/new/test_32add.v,1574998486,verilog,,,,test_32add,,,,,,,,
