Arun Kannan , Aviral Shrivastava , Amit Pabalkar , Jong-eun Lee, A software solution for dynamic stack management on scratch pad memory, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Aviral Shrivastava , Arun Kannan , Jongeun Lee, A software-only solution to use scratch pads for stack data, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.11, p.1719-1727, November 2009
Isao Kotera , Kenta Abe , Ryusuke Egawa , Hiroyuki Takizawa , Hiroaki Kobayashi, Power-aware dynamic cache partitioning for CMPs, Transactions on high-performance embedded architectures and compilers III, Springer-Verlag, Berlin, Heidelberg, 2011
Vijayalakshmi Saravanan , S. Kaushik , P. Sai Krishna , D. P. Kothari, Performance analysis of multi-threaded multi-core CPUs, Proceedings of the First International Workshop on Many-core Embedded Systems, p.49-53, June 24-24, 2013, Tel-Aviv, Israel
Roberto Giorgi , Paolo Bennati, Reducing leakage in power-saving capable caches for embedded systems by using a filter cache, Proceedings of the 2007 workshop on MEmory performance: DEaling with Applications, systems and architecture, p.97-104, September 16-16, 2007, Brasov, Romania
A. Bardine , P. Foglia , G. Gabrielli , C. A. Prete , P. Stenstr√∂m, Improving power efficiency of D-NUCA caches, ACM SIGARCH Computer Architecture News, v.35 n.4, September 2007
Guangyu Sun , Huazhong Yang , Yuan Xie, Performance/Thermal-Aware Design of 3D-Stacked L2 Caches for CMPs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.2, p.1-20, April 2012
Saket Gupta , Sachin S. Sapatnekar, Employing circadian rhythms to enhance power and reliability, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.3, p.1-23, July 2013
Ismail Kadayif , Ayhan Zorlubas , Selcuk Koyuncu , Olcay Kabal , Davut Akcicek , Yucel Sahin , Mahmut Kandemir, Capturing and optimizing the interactions between prefetching and cache line turnoff, Microprocessors & Microsystems, v.32 n.7, p.394-404, October, 2008
Alessandro Bardine , Manuel Comparetti , Pierfrancesco Foglia , Giacomo Gabrielli , Cosimo Antonio Prete, Way adaptable D-NUCA caches, International Journal of High Performance Systems Architecture, v.2 n.3/4, p.215-228, August 2010
Alessandro Bardine , Pierfrancesco Foglia , Giacomo Gabrielli , Cosimo Antonio Prete, Analysis of static and dynamic energy consumption in NUCA caches: initial results, Proceedings of the 2007 workshop on MEmory performance: DEaling with Applications, systems and architecture, p.105-112, September 16-16, 2007, Brasov, Romania
Pierfrancesco Foglia , Manuel Comparetti, A workload independent energy reduction strategy for D-NUCA caches, The Journal of Supercomputing, v.68 n.1, p.157-182, April     2014
Vasanth Venkatachalam , Michael Franz, Power reduction techniques for microprocessor systems, ACM Computing Surveys (CSUR), v.37 n.3, p.195-237, September 2005
Wei Zang , Ann Gordon-Ross, A survey on cache tuning from a power/energy perspective, ACM Computing Surveys (CSUR), v.45 n.3, p.1-49, June 2013
