
*** Running vivado
    with args -log Fpga_and_MCU_Test1_TM_packet_sender_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Fpga_and_MCU_Test1_TM_packet_sender_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Sep 19 09:52:38 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Fpga_and_MCU_Test1_TM_packet_sender_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 458.188 ; gain = 138.559
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.cache/ip 
Command: synth_design -top Fpga_and_MCU_Test1_TM_packet_sender_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26444
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 946.645 ; gain = 473.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Fpga_and_MCU_Test1_TM_packet_sender_0_0' [c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_TM_packet_sender_0_0/synth/Fpga_and_MCU_Test1_TM_packet_sender_0_0.vhd:78]
	Parameter Clockfrequency bound to: 12000000 - type: integer 
	Parameter Baud_Rate bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'TM_packet_sender' declared at 'C:/GitHub/GLITCH-Software/FPGA/Code/TM_packet_sender.vhd:13' bound to instance 'U0' of component 'TM_packet_sender' [c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_TM_packet_sender_0_0/synth/Fpga_and_MCU_Test1_TM_packet_sender_0_0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'TM_packet_sender' [C:/GitHub/GLITCH-Software/FPGA/Code/TM_packet_sender.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'TM_packet_sender' (0#1) [C:/GitHub/GLITCH-Software/FPGA/Code/TM_packet_sender.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Fpga_and_MCU_Test1_TM_packet_sender_0_0' (0#1) [c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_TM_packet_sender_0_0/synth/Fpga_and_MCU_Test1_TM_packet_sender_0_0.vhd:78]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1067.051 ; gain = 593.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1067.051 ; gain = 593.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1067.051 ; gain = 593.801
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TM_packet_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
         s_send_hk_first |                              001 |                              001
               s_send_hk |                              010 |                              010
         s_send_bf_first |                              011 |                              011
               s_send_bf |                              100 |                              100
        s_send_rad_first |                              101 |                              101
              s_send_rad |                              110 |                              110
                 s_clean |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'TM_packet_sender'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1090.164 ; gain = 616.914
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	            10008 Bit    Registers := 1     
	              472 Bit    Registers := 1     
	              224 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input 10008 Bit        Muxes := 1     
	   8 Input  472 Bit        Muxes := 1     
	   8 Input  224 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   8 Input    1 Bit        Muxes := 19    
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:10 . Memory (MB): peak = 1290.500 ; gain = 817.250
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1300.648 ; gain = 827.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:15 . Memory (MB): peak = 1300.648 ; gain = 827.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:27 . Memory (MB): peak = 1478.805 ; gain = 1005.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:27 . Memory (MB): peak = 1478.805 ; gain = 1005.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:30 . Memory (MB): peak = 1478.805 ; gain = 1005.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:30 . Memory (MB): peak = 1478.805 ; gain = 1005.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:32 . Memory (MB): peak = 1478.805 ; gain = 1005.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:32 . Memory (MB): peak = 1478.805 ; gain = 1005.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |    59|
|3     |LUT2   | 10745|
|4     |LUT3   |    55|
|5     |LUT4   |    27|
|6     |LUT5   |   236|
|7     |LUT6   |  4332|
|8     |MUXF7  |   883|
|9     |MUXF8  |   405|
|10    |FDRE   | 10757|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 | 27519|
|2     |  U0     |TM_packet_sender | 27519|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:32 . Memory (MB): peak = 1478.805 ; gain = 1005.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:34 . Memory (MB): peak = 1478.805 ; gain = 1005.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:34 . Memory (MB): peak = 1478.805 ; gain = 1005.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.849 . Memory (MB): peak = 1531.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Fpga_and_MCU_Test1_TM_packet_sender_0_0' is not ideal for floorplanning, since the cellview 'TM_packet_sender' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1665.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 41a3a8a
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:56 . Memory (MB): peak = 1665.375 ; gain = 1192.195
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1919.836 ; gain = 0.113
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.runs/Fpga_and_MCU_Test1_TM_packet_sender_0_0_synth_1/Fpga_and_MCU_Test1_TM_packet_sender_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1924.371 ; gain = 258.996
INFO: [Vivado 12-24828] Executing command : report_utilization -file Fpga_and_MCU_Test1_TM_packet_sender_0_0_utilization_synth.rpt -pb Fpga_and_MCU_Test1_TM_packet_sender_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.539 ; gain = 27.168
INFO: [Common 17-206] Exiting Vivado at Fri Sep 19 09:55:40 2025...
