; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
; RUN: llc -march=amdgcn -mcpu=gfx950 -global-isel=0 < %s | FileCheck -enable-var-scope --check-prefix=GCN %s
; RUN: llc -march=amdgcn -mcpu=gfx950 -global-isel=1 < %s | FileCheck -enable-var-scope --check-prefix=GCN %s

declare <4 x float> @llvm.amdgcn.mfma.f32.16x16x32.f16(<8 x half>, <8 x half>, <4 x float>, i32 immarg, i32 immarg, i32 immarg)
declare <16 x float> @llvm.amdgcn.mfma.f32.32x32x16.f16(<8 x half>, <8 x half>, <16 x float>, i32 immarg, i32 immarg, i32 immarg)

; --------------------------------------------------------------------
; llvm.amdgcn.mfma.f32.16x16x32.f16
; --------------------------------------------------------------------

define <4 x float> @test_mfma_f32_16x16x32_f16(<8 x half> %arg0, <8 x half> %arg1, <4 x float> %arg2) {
; GCN-LABEL: test_mfma_f32_16x16x32_f16:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_accvgpr_write_b32 a0, v8
; GCN-NEXT:    v_accvgpr_write_b32 a1, v9
; GCN-NEXT:    v_accvgpr_write_b32 a2, v10
; GCN-NEXT:    v_accvgpr_write_b32 a3, v11
; GCN-NEXT:    s_nop 1
; GCN-NEXT:    v_mfma_f32_16x16x32_f16 a[0:3], v[0:3], v[4:7], a[0:3]
; GCN-NEXT:    s_nop 6
; GCN-NEXT:    v_accvgpr_read_b32 v0, a0
; GCN-NEXT:    v_accvgpr_read_b32 v1, a1
; GCN-NEXT:    v_accvgpr_read_b32 v2, a2
; GCN-NEXT:    v_accvgpr_read_b32 v3, a3
; GCN-NEXT:    s_setpc_b64 s[30:31]
  %result = call <4 x float> @llvm.amdgcn.mfma.f32.16x16x32.f16(<8 x half> %arg0, <8 x half> %arg1, <4 x float> %arg2, i32 0, i32 0, i32 0)
  ret <4 x float> %result
}

define <4 x float> @test_mfma_f32_16x16x32_f16__flags(<8 x half> %arg0, <8 x half> %arg1, <4 x float> %arg2) {
; GCN-LABEL: test_mfma_f32_16x16x32_f16__flags:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_accvgpr_write_b32 a0, v8
; GCN-NEXT:    v_accvgpr_write_b32 a1, v9
; GCN-NEXT:    v_accvgpr_write_b32 a2, v10
; GCN-NEXT:    v_accvgpr_write_b32 a3, v11
; GCN-NEXT:    s_nop 1
; GCN-NEXT:    v_mfma_f32_16x16x32_f16 a[0:3], v[0:3], v[4:7], a[0:3] cbsz:1 abid:1 blgp:1
; GCN-NEXT:    s_nop 6
; GCN-NEXT:    v_accvgpr_read_b32 v0, a0
; GCN-NEXT:    v_accvgpr_read_b32 v1, a1
; GCN-NEXT:    v_accvgpr_read_b32 v2, a2
; GCN-NEXT:    v_accvgpr_read_b32 v3, a3
; GCN-NEXT:    s_setpc_b64 s[30:31]
  %result = call <4 x float> @llvm.amdgcn.mfma.f32.16x16x32.f16(<8 x half> %arg0, <8 x half> %arg1, <4 x float> %arg2, i32 1, i32 1, i32 1)
  ret <4 x float> %result
}

define <4 x float> @test_mfma_f32_16x16x32_f16__mac(<4 x float> %arg2, <8 x half> %arg0, <8 x half> %arg1) {
; GCN-LABEL: test_mfma_f32_16x16x32_f16__mac:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_accvgpr_write_b32 a0, v0
; GCN-NEXT:    v_accvgpr_write_b32 a1, v1
; GCN-NEXT:    v_accvgpr_write_b32 a2, v2
; GCN-NEXT:    v_accvgpr_write_b32 a3, v3
; GCN-NEXT:    s_nop 1
; GCN-NEXT:    v_mfma_f32_16x16x32_f16 a[0:3], v[4:7], v[8:11], a[0:3]
; GCN-NEXT:    s_nop 6
; GCN-NEXT:    v_accvgpr_read_b32 v0, a0
; GCN-NEXT:    v_accvgpr_read_b32 v1, a1
; GCN-NEXT:    v_accvgpr_read_b32 v2, a2
; GCN-NEXT:    v_accvgpr_read_b32 v3, a3
; GCN-NEXT:    s_setpc_b64 s[30:31]
  %result = call <4 x float> @llvm.amdgcn.mfma.f32.16x16x32.f16(<8 x half> %arg0, <8 x half> %arg1, <4 x float> %arg2, i32 0, i32 0, i32 0)
  ret <4 x float> %result
}

define <4 x float> @test_mfma_f32_16x16x32_f16___flags__mac(<4 x float> %arg2, <8 x half> %arg0, <8 x half> %arg1) {
; GCN-LABEL: test_mfma_f32_16x16x32_f16___flags__mac:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_accvgpr_write_b32 a0, v0
; GCN-NEXT:    v_accvgpr_write_b32 a1, v1
; GCN-NEXT:    v_accvgpr_write_b32 a2, v2
; GCN-NEXT:    v_accvgpr_write_b32 a3, v3
; GCN-NEXT:    s_nop 1
; GCN-NEXT:    v_mfma_f32_16x16x32_f16 a[0:3], v[4:7], v[8:11], a[0:3] cbsz:1 abid:1 blgp:1
; GCN-NEXT:    s_nop 6
; GCN-NEXT:    v_accvgpr_read_b32 v0, a0
; GCN-NEXT:    v_accvgpr_read_b32 v1, a1
; GCN-NEXT:    v_accvgpr_read_b32 v2, a2
; GCN-NEXT:    v_accvgpr_read_b32 v3, a3
; GCN-NEXT:    s_setpc_b64 s[30:31]
  %result = call <4 x float> @llvm.amdgcn.mfma.f32.16x16x32.f16(<8 x half> %arg0, <8 x half> %arg1, <4 x float> %arg2, i32 1, i32 1, i32 1)
  ret <4 x float> %result
}

; --------------------------------------------------------------------
; llvm.amdgcn.mfma.f32.32x32x16.f16
; --------------------------------------------------------------------

define <16 x float> @test_mfma_f32_32x32x16_f16(<8 x half> %arg0, <8 x half> %arg1, <16 x float> %arg2) {
; GCN-LABEL: test_mfma_f32_32x32x16_f16:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_accvgpr_write_b32 a0, v8
; GCN-NEXT:    v_accvgpr_write_b32 a1, v9
; GCN-NEXT:    v_accvgpr_write_b32 a2, v10
; GCN-NEXT:    v_accvgpr_write_b32 a3, v11
; GCN-NEXT:    v_accvgpr_write_b32 a4, v12
; GCN-NEXT:    v_accvgpr_write_b32 a5, v13
; GCN-NEXT:    v_accvgpr_write_b32 a6, v14
; GCN-NEXT:    v_accvgpr_write_b32 a7, v15
; GCN-NEXT:    v_accvgpr_write_b32 a8, v16
; GCN-NEXT:    v_accvgpr_write_b32 a9, v17
; GCN-NEXT:    v_accvgpr_write_b32 a10, v18
; GCN-NEXT:    v_accvgpr_write_b32 a11, v19
; GCN-NEXT:    v_accvgpr_write_b32 a12, v20
; GCN-NEXT:    v_accvgpr_write_b32 a13, v21
; GCN-NEXT:    v_accvgpr_write_b32 a14, v22
; GCN-NEXT:    v_accvgpr_write_b32 a15, v23
; GCN-NEXT:    s_nop 1
; GCN-NEXT:    v_mfma_f32_32x32x16_f16 a[0:15], v[0:3], v[4:7], a[0:15]
; GCN-NEXT:    s_nop 7
; GCN-NEXT:    s_nop 2
; GCN-NEXT:    v_accvgpr_read_b32 v0, a0
; GCN-NEXT:    v_accvgpr_read_b32 v1, a1
; GCN-NEXT:    v_accvgpr_read_b32 v2, a2
; GCN-NEXT:    v_accvgpr_read_b32 v3, a3
; GCN-NEXT:    v_accvgpr_read_b32 v4, a4
; GCN-NEXT:    v_accvgpr_read_b32 v5, a5
; GCN-NEXT:    v_accvgpr_read_b32 v6, a6
; GCN-NEXT:    v_accvgpr_read_b32 v7, a7
; GCN-NEXT:    v_accvgpr_read_b32 v8, a8
; GCN-NEXT:    v_accvgpr_read_b32 v9, a9
; GCN-NEXT:    v_accvgpr_read_b32 v10, a10
; GCN-NEXT:    v_accvgpr_read_b32 v11, a11
; GCN-NEXT:    v_accvgpr_read_b32 v12, a12
; GCN-NEXT:    v_accvgpr_read_b32 v13, a13
; GCN-NEXT:    v_accvgpr_read_b32 v14, a14
; GCN-NEXT:    v_accvgpr_read_b32 v15, a15
; GCN-NEXT:    s_setpc_b64 s[30:31]
  %result = call <16 x float> @llvm.amdgcn.mfma.f32.32x32x16.f16(<8 x half> %arg0, <8 x half> %arg1, <16 x float> %arg2, i32 0, i32 0, i32 0)
  ret <16 x float> %result
}

define <16 x float> @test_mfma_f32_32x32x16_f16__flags(<8 x half> %arg0, <8 x half> %arg1, <16 x float> %arg2) {
; GCN-LABEL: test_mfma_f32_32x32x16_f16__flags:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_accvgpr_write_b32 a0, v8
; GCN-NEXT:    v_accvgpr_write_b32 a1, v9
; GCN-NEXT:    v_accvgpr_write_b32 a2, v10
; GCN-NEXT:    v_accvgpr_write_b32 a3, v11
; GCN-NEXT:    v_accvgpr_write_b32 a4, v12
; GCN-NEXT:    v_accvgpr_write_b32 a5, v13
; GCN-NEXT:    v_accvgpr_write_b32 a6, v14
; GCN-NEXT:    v_accvgpr_write_b32 a7, v15
; GCN-NEXT:    v_accvgpr_write_b32 a8, v16
; GCN-NEXT:    v_accvgpr_write_b32 a9, v17
; GCN-NEXT:    v_accvgpr_write_b32 a10, v18
; GCN-NEXT:    v_accvgpr_write_b32 a11, v19
; GCN-NEXT:    v_accvgpr_write_b32 a12, v20
; GCN-NEXT:    v_accvgpr_write_b32 a13, v21
; GCN-NEXT:    v_accvgpr_write_b32 a14, v22
; GCN-NEXT:    v_accvgpr_write_b32 a15, v23
; GCN-NEXT:    s_nop 1
; GCN-NEXT:    v_mfma_f32_32x32x16_f16 a[0:15], v[0:3], v[4:7], a[0:15] cbsz:1 abid:1 blgp:1
; GCN-NEXT:    s_nop 7
; GCN-NEXT:    s_nop 2
; GCN-NEXT:    v_accvgpr_read_b32 v0, a0
; GCN-NEXT:    v_accvgpr_read_b32 v1, a1
; GCN-NEXT:    v_accvgpr_read_b32 v2, a2
; GCN-NEXT:    v_accvgpr_read_b32 v3, a3
; GCN-NEXT:    v_accvgpr_read_b32 v4, a4
; GCN-NEXT:    v_accvgpr_read_b32 v5, a5
; GCN-NEXT:    v_accvgpr_read_b32 v6, a6
; GCN-NEXT:    v_accvgpr_read_b32 v7, a7
; GCN-NEXT:    v_accvgpr_read_b32 v8, a8
; GCN-NEXT:    v_accvgpr_read_b32 v9, a9
; GCN-NEXT:    v_accvgpr_read_b32 v10, a10
; GCN-NEXT:    v_accvgpr_read_b32 v11, a11
; GCN-NEXT:    v_accvgpr_read_b32 v12, a12
; GCN-NEXT:    v_accvgpr_read_b32 v13, a13
; GCN-NEXT:    v_accvgpr_read_b32 v14, a14
; GCN-NEXT:    v_accvgpr_read_b32 v15, a15
; GCN-NEXT:    s_setpc_b64 s[30:31]
  %result = call <16 x float> @llvm.amdgcn.mfma.f32.32x32x16.f16(<8 x half> %arg0, <8 x half> %arg1, <16 x float> %arg2, i32 1, i32 1, i32 1)
  ret <16 x float> %result
}

define <16 x float> @test_mfma_f32_32x32x16_f16__mac(<16 x float> %arg2, <8 x half> %arg0, <8 x half> %arg1) {
; GCN-LABEL: test_mfma_f32_32x32x16_f16__mac:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_accvgpr_write_b32 a0, v0
; GCN-NEXT:    v_accvgpr_write_b32 a1, v1
; GCN-NEXT:    v_accvgpr_write_b32 a2, v2
; GCN-NEXT:    v_accvgpr_write_b32 a3, v3
; GCN-NEXT:    v_accvgpr_write_b32 a4, v4
; GCN-NEXT:    v_accvgpr_write_b32 a5, v5
; GCN-NEXT:    v_accvgpr_write_b32 a6, v6
; GCN-NEXT:    v_accvgpr_write_b32 a7, v7
; GCN-NEXT:    v_accvgpr_write_b32 a8, v8
; GCN-NEXT:    v_accvgpr_write_b32 a9, v9
; GCN-NEXT:    v_accvgpr_write_b32 a10, v10
; GCN-NEXT:    v_accvgpr_write_b32 a11, v11
; GCN-NEXT:    v_accvgpr_write_b32 a12, v12
; GCN-NEXT:    v_accvgpr_write_b32 a13, v13
; GCN-NEXT:    v_accvgpr_write_b32 a14, v14
; GCN-NEXT:    v_accvgpr_write_b32 a15, v15
; GCN-NEXT:    s_nop 1
; GCN-NEXT:    v_mfma_f32_32x32x16_f16 a[0:15], v[16:19], v[20:23], a[0:15]
; GCN-NEXT:    s_nop 7
; GCN-NEXT:    s_nop 2
; GCN-NEXT:    v_accvgpr_read_b32 v0, a0
; GCN-NEXT:    v_accvgpr_read_b32 v1, a1
; GCN-NEXT:    v_accvgpr_read_b32 v2, a2
; GCN-NEXT:    v_accvgpr_read_b32 v3, a3
; GCN-NEXT:    v_accvgpr_read_b32 v4, a4
; GCN-NEXT:    v_accvgpr_read_b32 v5, a5
; GCN-NEXT:    v_accvgpr_read_b32 v6, a6
; GCN-NEXT:    v_accvgpr_read_b32 v7, a7
; GCN-NEXT:    v_accvgpr_read_b32 v8, a8
; GCN-NEXT:    v_accvgpr_read_b32 v9, a9
; GCN-NEXT:    v_accvgpr_read_b32 v10, a10
; GCN-NEXT:    v_accvgpr_read_b32 v11, a11
; GCN-NEXT:    v_accvgpr_read_b32 v12, a12
; GCN-NEXT:    v_accvgpr_read_b32 v13, a13
; GCN-NEXT:    v_accvgpr_read_b32 v14, a14
; GCN-NEXT:    v_accvgpr_read_b32 v15, a15
; GCN-NEXT:    s_setpc_b64 s[30:31]
  %result = call <16 x float> @llvm.amdgcn.mfma.f32.32x32x16.f16(<8 x half> %arg0, <8 x half> %arg1, <16 x float> %arg2, i32 0, i32 0, i32 0)
  ret <16 x float> %result
}

define <16 x float> @test_mfma_f32_32x32x16_f16__flags__mac(<16 x float> %arg2, <8 x half> %arg0, <8 x half> %arg1) {
; GCN-LABEL: test_mfma_f32_32x32x16_f16__flags__mac:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_accvgpr_write_b32 a0, v0
; GCN-NEXT:    v_accvgpr_write_b32 a1, v1
; GCN-NEXT:    v_accvgpr_write_b32 a2, v2
; GCN-NEXT:    v_accvgpr_write_b32 a3, v3
; GCN-NEXT:    v_accvgpr_write_b32 a4, v4
; GCN-NEXT:    v_accvgpr_write_b32 a5, v5
; GCN-NEXT:    v_accvgpr_write_b32 a6, v6
; GCN-NEXT:    v_accvgpr_write_b32 a7, v7
; GCN-NEXT:    v_accvgpr_write_b32 a8, v8
; GCN-NEXT:    v_accvgpr_write_b32 a9, v9
; GCN-NEXT:    v_accvgpr_write_b32 a10, v10
; GCN-NEXT:    v_accvgpr_write_b32 a11, v11
; GCN-NEXT:    v_accvgpr_write_b32 a12, v12
; GCN-NEXT:    v_accvgpr_write_b32 a13, v13
; GCN-NEXT:    v_accvgpr_write_b32 a14, v14
; GCN-NEXT:    v_accvgpr_write_b32 a15, v15
; GCN-NEXT:    s_nop 1
; GCN-NEXT:    v_mfma_f32_32x32x16_f16 a[0:15], v[16:19], v[20:23], a[0:15] cbsz:1 abid:1 blgp:1
; GCN-NEXT:    s_nop 7
; GCN-NEXT:    s_nop 2
; GCN-NEXT:    v_accvgpr_read_b32 v0, a0
; GCN-NEXT:    v_accvgpr_read_b32 v1, a1
; GCN-NEXT:    v_accvgpr_read_b32 v2, a2
; GCN-NEXT:    v_accvgpr_read_b32 v3, a3
; GCN-NEXT:    v_accvgpr_read_b32 v4, a4
; GCN-NEXT:    v_accvgpr_read_b32 v5, a5
; GCN-NEXT:    v_accvgpr_read_b32 v6, a6
; GCN-NEXT:    v_accvgpr_read_b32 v7, a7
; GCN-NEXT:    v_accvgpr_read_b32 v8, a8
; GCN-NEXT:    v_accvgpr_read_b32 v9, a9
; GCN-NEXT:    v_accvgpr_read_b32 v10, a10
; GCN-NEXT:    v_accvgpr_read_b32 v11, a11
; GCN-NEXT:    v_accvgpr_read_b32 v12, a12
; GCN-NEXT:    v_accvgpr_read_b32 v13, a13
; GCN-NEXT:    v_accvgpr_read_b32 v14, a14
; GCN-NEXT:    v_accvgpr_read_b32 v15, a15
; GCN-NEXT:    s_setpc_b64 s[30:31]
  %result = call <16 x float> @llvm.amdgcn.mfma.f32.32x32x16.f16(<8 x half> %arg0, <8 x half> %arg1, <16 x float> %arg2, i32 1, i32 1, i32 1)
  ret <16 x float> %result
}

define amdgpu_kernel void @test_mfma_f32_32x32x16_f16__vgprcd_mac(<8 x half> %arg0, <8 x half> %arg1, <16 x float> %arg2, ptr addrspace(1) %out) #0 {
; SDAG-LABEL: test_mfma_f32_32x32x16_f16__vgprcd_mac:
; SDAG:       ; %bb.0:
; SDAG-NEXT:    s_load_dwordx8 s[20:27], s[0:1], 0x24
; SDAG-NEXT:    s_load_dwordx16 s[4:19], s[0:1], 0x64
; SDAG-NEXT:    s_waitcnt lgkmcnt(0)
; SDAG-NEXT:    v_mov_b64_e32 v[16:17], s[20:21]
; SDAG-NEXT:    v_mov_b64_e32 v[18:19], s[22:23]
; SDAG-NEXT:    v_mov_b64_e32 v[20:21], s[24:25]
; SDAG-NEXT:    v_mov_b64_e32 v[0:1], s[4:5]
; SDAG-NEXT:    v_mov_b64_e32 v[22:23], s[26:27]
; SDAG-NEXT:    v_mov_b64_e32 v[2:3], s[6:7]
; SDAG-NEXT:    v_mov_b64_e32 v[4:5], s[8:9]
; SDAG-NEXT:    v_mov_b64_e32 v[6:7], s[10:11]
; SDAG-NEXT:    v_mov_b64_e32 v[8:9], s[12:13]
; SDAG-NEXT:    v_mov_b64_e32 v[10:11], s[14:15]
; SDAG-NEXT:    v_mov_b64_e32 v[12:13], s[16:17]
; SDAG-NEXT:    v_mov_b64_e32 v[14:15], s[18:19]
; SDAG-NEXT:    s_load_dwordx2 s[0:1], s[0:1], 0xa4
; SDAG-NEXT:    s_nop 0
; SDAG-NEXT:    v_mfma_f32_32x32x16_f16 v[0:15], v[16:19], v[20:23], v[0:15]
; SDAG-NEXT:    v_mov_b32_e32 v16, 0
; SDAG-NEXT:    s_waitcnt lgkmcnt(0)
; SDAG-NEXT:    s_nop 7
; SDAG-NEXT:    s_nop 0
; SDAG-NEXT:    global_store_dwordx4 v16, v[12:15], s[0:1] offset:48
; SDAG-NEXT:    global_store_dwordx4 v16, v[8:11], s[0:1] offset:32
; SDAG-NEXT:    global_store_dwordx4 v16, v[4:7], s[0:1] offset:16
; SDAG-NEXT:    global_store_dwordx4 v16, v[0:3], s[0:1]
; SDAG-NEXT:    s_endpgm
;
; GISEL-LABEL: test_mfma_f32_32x32x16_f16__vgprcd_mac:
; GISEL:       ; %bb.0:
; GISEL-NEXT:    s_load_dwordx8 s[20:27], s[0:1], 0x24
; GISEL-NEXT:    s_load_dwordx16 s[4:19], s[0:1], 0x64
; GISEL-NEXT:    s_waitcnt lgkmcnt(0)
; GISEL-NEXT:    v_mov_b64_e32 v[16:17], s[20:21]
; GISEL-NEXT:    v_mov_b64_e32 v[18:19], s[22:23]
; GISEL-NEXT:    v_mov_b64_e32 v[20:21], s[24:25]
; GISEL-NEXT:    v_mov_b64_e32 v[0:1], s[4:5]
; GISEL-NEXT:    v_mov_b64_e32 v[22:23], s[26:27]
; GISEL-NEXT:    v_mov_b64_e32 v[2:3], s[6:7]
; GISEL-NEXT:    v_mov_b64_e32 v[4:5], s[8:9]
; GISEL-NEXT:    v_mov_b64_e32 v[6:7], s[10:11]
; GISEL-NEXT:    v_mov_b64_e32 v[8:9], s[12:13]
; GISEL-NEXT:    v_mov_b64_e32 v[10:11], s[14:15]
; GISEL-NEXT:    v_mov_b64_e32 v[12:13], s[16:17]
; GISEL-NEXT:    v_mov_b64_e32 v[14:15], s[18:19]
; GISEL-NEXT:    s_load_dwordx2 s[0:1], s[0:1], 0xa4
; GISEL-NEXT:    s_nop 0
; GISEL-NEXT:    v_mfma_f32_32x32x16_f16 v[0:15], v[16:19], v[20:23], v[0:15]
; GISEL-NEXT:    v_mov_b32_e32 v16, 0
; GISEL-NEXT:    s_waitcnt lgkmcnt(0)
; GISEL-NEXT:    s_nop 7
; GISEL-NEXT:    s_nop 0
; GISEL-NEXT:    global_store_dwordx4 v16, v[0:3], s[0:1]
; GISEL-NEXT:    global_store_dwordx4 v16, v[4:7], s[0:1] offset:16
; GISEL-NEXT:    global_store_dwordx4 v16, v[8:11], s[0:1] offset:32
; GISEL-NEXT:    global_store_dwordx4 v16, v[12:15], s[0:1] offset:48
; GISEL-NEXT:    s_endpgm
  %result = call <16 x float> @llvm.amdgcn.mfma.f32.32x32x16.f16(<8 x half> %arg0, <8 x half> %arg1, <16 x float> %arg2, i32 0, i32 0, i32 0)
  store <16 x float> %result, ptr addrspace(1) %out
  ret void
}

define amdgpu_kernel void @test_mfma_f32_32x32x16_f16__vgprcd_mac_flags(<8 x half> %arg0, <8 x half> %arg1, <16 x float> %arg2, ptr addrspace(1) %out) #0 {
; SDAG-LABEL: test_mfma_f32_32x32x16_f16__vgprcd_mac_flags:
; SDAG:       ; %bb.0:
; SDAG-NEXT:    s_load_dwordx8 s[20:27], s[0:1], 0x24
; SDAG-NEXT:    s_load_dwordx16 s[4:19], s[0:1], 0x64
; SDAG-NEXT:    s_waitcnt lgkmcnt(0)
; SDAG-NEXT:    v_mov_b64_e32 v[16:17], s[20:21]
; SDAG-NEXT:    v_mov_b64_e32 v[18:19], s[22:23]
; SDAG-NEXT:    v_mov_b64_e32 v[20:21], s[24:25]
; SDAG-NEXT:    v_mov_b64_e32 v[0:1], s[4:5]
; SDAG-NEXT:    v_mov_b64_e32 v[22:23], s[26:27]
; SDAG-NEXT:    v_mov_b64_e32 v[2:3], s[6:7]
; SDAG-NEXT:    v_mov_b64_e32 v[4:5], s[8:9]
; SDAG-NEXT:    v_mov_b64_e32 v[6:7], s[10:11]
; SDAG-NEXT:    v_mov_b64_e32 v[8:9], s[12:13]
; SDAG-NEXT:    v_mov_b64_e32 v[10:11], s[14:15]
; SDAG-NEXT:    v_mov_b64_e32 v[12:13], s[16:17]
; SDAG-NEXT:    v_mov_b64_e32 v[14:15], s[18:19]
; SDAG-NEXT:    s_load_dwordx2 s[0:1], s[0:1], 0xa4
; SDAG-NEXT:    s_nop 0
; SDAG-NEXT:    v_mfma_f32_32x32x16_f16 v[0:15], v[16:19], v[20:23], v[0:15] cbsz:3 abid:2 blgp:1
; SDAG-NEXT:    v_mov_b32_e32 v16, 0
; SDAG-NEXT:    s_waitcnt lgkmcnt(0)
; SDAG-NEXT:    s_nop 7
; SDAG-NEXT:    s_nop 0
; SDAG-NEXT:    global_store_dwordx4 v16, v[12:15], s[0:1] offset:48
; SDAG-NEXT:    global_store_dwordx4 v16, v[8:11], s[0:1] offset:32
; SDAG-NEXT:    global_store_dwordx4 v16, v[4:7], s[0:1] offset:16
; SDAG-NEXT:    global_store_dwordx4 v16, v[0:3], s[0:1]
; SDAG-NEXT:    s_endpgm
;
; GISEL-LABEL: test_mfma_f32_32x32x16_f16__vgprcd_mac_flags:
; GISEL:       ; %bb.0:
; GISEL-NEXT:    s_load_dwordx8 s[20:27], s[0:1], 0x24
; GISEL-NEXT:    s_load_dwordx16 s[4:19], s[0:1], 0x64
; GISEL-NEXT:    s_waitcnt lgkmcnt(0)
; GISEL-NEXT:    v_mov_b64_e32 v[16:17], s[20:21]
; GISEL-NEXT:    v_mov_b64_e32 v[18:19], s[22:23]
; GISEL-NEXT:    v_mov_b64_e32 v[20:21], s[24:25]
; GISEL-NEXT:    v_mov_b64_e32 v[0:1], s[4:5]
; GISEL-NEXT:    v_mov_b64_e32 v[22:23], s[26:27]
; GISEL-NEXT:    v_mov_b64_e32 v[2:3], s[6:7]
; GISEL-NEXT:    v_mov_b64_e32 v[4:5], s[8:9]
; GISEL-NEXT:    v_mov_b64_e32 v[6:7], s[10:11]
; GISEL-NEXT:    v_mov_b64_e32 v[8:9], s[12:13]
; GISEL-NEXT:    v_mov_b64_e32 v[10:11], s[14:15]
; GISEL-NEXT:    v_mov_b64_e32 v[12:13], s[16:17]
; GISEL-NEXT:    v_mov_b64_e32 v[14:15], s[18:19]
; GISEL-NEXT:    s_load_dwordx2 s[0:1], s[0:1], 0xa4
; GISEL-NEXT:    s_nop 0
; GISEL-NEXT:    v_mfma_f32_32x32x16_f16 v[0:15], v[16:19], v[20:23], v[0:15] cbsz:3 abid:2 blgp:1
; GISEL-NEXT:    v_mov_b32_e32 v16, 0
; GISEL-NEXT:    s_waitcnt lgkmcnt(0)
; GISEL-NEXT:    s_nop 7
; GISEL-NEXT:    s_nop 0
; GISEL-NEXT:    global_store_dwordx4 v16, v[0:3], s[0:1]
; GISEL-NEXT:    global_store_dwordx4 v16, v[4:7], s[0:1] offset:16
; GISEL-NEXT:    global_store_dwordx4 v16, v[8:11], s[0:1] offset:32
; GISEL-NEXT:    global_store_dwordx4 v16, v[12:15], s[0:1] offset:48
; GISEL-NEXT:    s_endpgm
  %result = call <16 x float> @llvm.amdgcn.mfma.f32.32x32x16.f16(<8 x half> %arg0, <8 x half> %arg1, <16 x float> %arg2, i32 3, i32 2, i32 1)
  store <16 x float> %result, ptr addrspace(1) %out
  ret void
}

; --------------------------------------------------------------------
; llvm.amdgcn.mfma.i32.16x16x64.i8
; --------------------------------------------------------------------

declare <4 x i32> @llvm.amdgcn.mfma.i32.16x16x64.i8(<4 x i32>, <4 x i32>, <4 x i32>, i32 immarg, i32 immarg, i32 immarg)

define <4 x i32> @test_mfma_i32_16x16x64_i8(<4 x i32> %arg0, <4 x i32> %arg1, <4 x i32> %arg2) {
; GCN-LABEL: test_mfma_i32_16x16x64_i8:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_accvgpr_write_b32 a0, v8
; GCN-NEXT:    v_accvgpr_write_b32 a1, v9
; GCN-NEXT:    v_accvgpr_write_b32 a2, v10
; GCN-NEXT:    v_accvgpr_write_b32 a3, v11
; GCN-NEXT:    s_nop 1
; GCN-NEXT:    v_mfma_i32_16x16x64_i8 a[0:3], v[0:3], v[4:7], a[0:3]
; GCN-NEXT:    s_nop 3
; GCN-NEXT:    v_accvgpr_read_b32 v0, a0
; GCN-NEXT:    v_accvgpr_read_b32 v1, a1
; GCN-NEXT:    v_accvgpr_read_b32 v2, a2
; GCN-NEXT:    v_accvgpr_read_b32 v3, a3
; GCN-NEXT:    s_setpc_b64 s[30:31]
  %result = call <4 x i32> @llvm.amdgcn.mfma.i32.16x16x64.i8(<4 x i32> %arg0, <4 x i32> %arg1, <4 x i32> %arg2, i32 0, i32 0, i32 0)
  ret <4 x i32> %result
}

define <4 x i32> @test_mfma_i32_16x16x64_i8__flags(<4 x i32> %arg0, <4 x i32> %arg1, <4 x i32> %arg2) {
; GCN-LABEL: test_mfma_i32_16x16x64_i8__flags:
; GCN:       ; %bb.0:
; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT:    v_accvgpr_write_b32 a0, v8
; GCN-NEXT:    v_accvgpr_write_b32 a1, v9
; GCN-NEXT:    v_accvgpr_write_b32 a2, v10
; GCN-NEXT:    v_accvgpr_write_b32 a3, v11
; GCN-NEXT:    s_nop 1
; GCN-NEXT:    v_mfma_i32_16x16x64_i8 a[0:3], v[0:3], v[4:7], a[0:3] cbsz:1 abid:1 blgp:1
; GCN-NEXT:    s_nop 3
; GCN-NEXT:    v_accvgpr_read_b32 v0, a0
; GCN-NEXT:    v_accvgpr_read_b32 v1, a1
; GCN-NEXT:    v_accvgpr_read_b32 v2, a2
; GCN-NEXT:    v_accvgpr_read_b32 v3, a3
; GCN-NEXT:    s_setpc_b64 s[30:31]
  %result = call <4 x i32> @llvm.amdgcn.mfma.i32.16x16x64.i8(<4 x i32> %arg0, <4 x i32> %arg1, <4 x i32> %arg2, i32 1, i32 1, i32 1)
  ret <4 x i32> %result
}

define amdgpu_kernel void @test_mfma_i32_16x16x64_i8_no_agpr__vgprcd(ptr addrspace(1) %out, <4 x i32> %arg0, <4 x i32> %arg1, <4 x i32> %arg2) #0 {
; SDAG-LABEL: test_mfma_i32_16x16x64_i8_no_agpr__vgprcd:
; SDAG:       ; %bb.0:
; SDAG-NEXT:    s_load_dwordx8 s[4:11], s[0:1], 0x34
; SDAG-NEXT:    s_load_dwordx2 s[2:3], s[0:1], 0x24
; SDAG-NEXT:    s_load_dwordx4 s[12:15], s[0:1], 0x54
; SDAG-NEXT:    v_mov_b32_e32 v12, 0
; SDAG-NEXT:    s_waitcnt lgkmcnt(0)
; SDAG-NEXT:    v_mov_b32_e32 v0, s4
; SDAG-NEXT:    v_mov_b32_e32 v1, s5
; SDAG-NEXT:    v_mov_b32_e32 v2, s6
; SDAG-NEXT:    v_mov_b32_e32 v3, s7
; SDAG-NEXT:    v_mov_b32_e32 v4, s8
; SDAG-NEXT:    v_mov_b32_e32 v5, s9
; SDAG-NEXT:    v_mov_b32_e32 v6, s10
; SDAG-NEXT:    v_mov_b32_e32 v7, s11
; SDAG-NEXT:    v_mov_b32_e32 v8, s12
; SDAG-NEXT:    v_mov_b32_e32 v9, s13
; SDAG-NEXT:    v_mov_b32_e32 v10, s14
; SDAG-NEXT:    v_mov_b32_e32 v11, s15
; SDAG-NEXT:    s_nop 1
; SDAG-NEXT:    v_mfma_i32_16x16x64_i8 v[0:3], v[0:3], v[4:7], v[8:11]
; SDAG-NEXT:    s_nop 7
; SDAG-NEXT:    s_nop 7
; SDAG-NEXT:    s_nop 2
; SDAG-NEXT:    global_store_dwordx4 v12, v[0:3], s[2:3]
; SDAG-NEXT:    s_endpgm
;
; GISEL-LABEL: test_mfma_i32_16x16x64_i8_no_agpr__vgprcd:
; GISEL:       ; %bb.0:
; GISEL-NEXT:    s_load_dwordx8 s[4:11], s[0:1], 0x34
; GISEL-NEXT:    s_load_dwordx4 s[12:15], s[0:1], 0x54
; GISEL-NEXT:    s_load_dwordx2 s[2:3], s[0:1], 0x24
; GISEL-NEXT:    s_waitcnt lgkmcnt(0)
; GISEL-NEXT:    v_mov_b64_e32 v[0:1], s[4:5]
; GISEL-NEXT:    v_mov_b64_e32 v[4:5], s[8:9]
; GISEL-NEXT:    v_mov_b64_e32 v[8:9], s[12:13]
; GISEL-NEXT:    v_mov_b64_e32 v[2:3], s[6:7]
; GISEL-NEXT:    v_mov_b64_e32 v[6:7], s[10:11]
; GISEL-NEXT:    v_mov_b64_e32 v[10:11], s[14:15]
; GISEL-NEXT:    s_nop 1
; GISEL-NEXT:    v_mfma_i32_16x16x64_i8 v[0:3], v[0:3], v[4:7], v[8:11]
; GISEL-NEXT:    v_mov_b32_e32 v4, 0
; GISEL-NEXT:    s_nop 7
; GISEL-NEXT:    s_nop 7
; GISEL-NEXT:    s_nop 1
; GISEL-NEXT:    global_store_dwordx4 v4, v[0:3], s[2:3]
; GISEL-NEXT:    s_endpgm
  %result = call <4 x i32> @llvm.amdgcn.mfma.i32.16x16x64.i8(<4 x i32> %arg0, <4 x i32> %arg1, <4 x i32> %arg2, i32 0, i32 0, i32 0)
  store <4 x i32> %result, ptr addrspace(1) %out
  ret void
}

define amdgpu_kernel void @test_mfma_i32_16x16x64_i8_no_agpr__vgprcd__flags(ptr addrspace(1) %out, <4 x i32> %arg0, <4 x i32> %arg1, <4 x i32> %arg2) #0 {
; SDAG-LABEL: test_mfma_i32_16x16x64_i8_no_agpr__vgprcd__flags:
; SDAG:       ; %bb.0:
; SDAG-NEXT:    s_load_dwordx8 s[4:11], s[0:1], 0x34
; SDAG-NEXT:    s_load_dwordx2 s[2:3], s[0:1], 0x24
; SDAG-NEXT:    s_load_dwordx4 s[12:15], s[0:1], 0x54
; SDAG-NEXT:    v_mov_b32_e32 v12, 0
; SDAG-NEXT:    s_waitcnt lgkmcnt(0)
; SDAG-NEXT:    v_mov_b32_e32 v0, s4
; SDAG-NEXT:    v_mov_b32_e32 v1, s5
; SDAG-NEXT:    v_mov_b32_e32 v2, s6
; SDAG-NEXT:    v_mov_b32_e32 v3, s7
; SDAG-NEXT:    v_mov_b32_e32 v4, s8
; SDAG-NEXT:    v_mov_b32_e32 v5, s9
; SDAG-NEXT:    v_mov_b32_e32 v6, s10
; SDAG-NEXT:    v_mov_b32_e32 v7, s11
; SDAG-NEXT:    v_mov_b32_e32 v8, s12
; SDAG-NEXT:    v_mov_b32_e32 v9, s13
; SDAG-NEXT:    v_mov_b32_e32 v10, s14
; SDAG-NEXT:    v_mov_b32_e32 v11, s15
; SDAG-NEXT:    s_nop 1
; SDAG-NEXT:    v_mfma_i32_16x16x64_i8 v[0:3], v[0:3], v[4:7], v[8:11] cbsz:3 abid:2 blgp:1
; SDAG-NEXT:    s_nop 7
; SDAG-NEXT:    s_nop 7
; SDAG-NEXT:    s_nop 2
; SDAG-NEXT:    global_store_dwordx4 v12, v[0:3], s[2:3]
; SDAG-NEXT:    s_endpgm
;
; GISEL-LABEL: test_mfma_i32_16x16x64_i8_no_agpr__vgprcd__flags:
; GISEL:       ; %bb.0:
; GISEL-NEXT:    s_load_dwordx8 s[4:11], s[0:1], 0x34
; GISEL-NEXT:    s_load_dwordx4 s[12:15], s[0:1], 0x54
; GISEL-NEXT:    s_load_dwordx2 s[2:3], s[0:1], 0x24
; GISEL-NEXT:    s_waitcnt lgkmcnt(0)
; GISEL-NEXT:    v_mov_b64_e32 v[0:1], s[4:5]
; GISEL-NEXT:    v_mov_b64_e32 v[4:5], s[8:9]
; GISEL-NEXT:    v_mov_b64_e32 v[8:9], s[12:13]
; GISEL-NEXT:    v_mov_b64_e32 v[2:3], s[6:7]
; GISEL-NEXT:    v_mov_b64_e32 v[6:7], s[10:11]
; GISEL-NEXT:    v_mov_b64_e32 v[10:11], s[14:15]
; GISEL-NEXT:    s_nop 1
; GISEL-NEXT:    v_mfma_i32_16x16x64_i8 v[0:3], v[0:3], v[4:7], v[8:11] cbsz:3 abid:2 blgp:1
; GISEL-NEXT:    v_mov_b32_e32 v4, 0
; GISEL-NEXT:    s_nop 7
; GISEL-NEXT:    s_nop 7
; GISEL-NEXT:    s_nop 1
; GISEL-NEXT:    global_store_dwordx4 v4, v[0:3], s[2:3]
; GISEL-NEXT:    s_endpgm
  %result = call <4 x i32> @llvm.amdgcn.mfma.i32.16x16x64.i8(<4 x i32> %arg0, <4 x i32> %arg1, <4 x i32> %arg2, i32 3, i32 2, i32 1)
  store <4 x i32> %result, ptr addrspace(1) %out
  ret void
}

attributes #0 = { "amdgpu-flat-work-group-size"="512,512" }
attributes #1 = { "amdgpu-flat-work-group-size"="1,64" }
