# compile verilog/system verilog design source files
verilog tri_mode_ethernet_mac_v9_0_13  --include "../../../../Uncommented_old_verison.srcs/sources_1/new" --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.ip_user_files/ipstatic/hdl/tri_mode_ethernet_mac_v9_0_rfs.v" \

verilog xil_defaultlib  --include "../../../../Uncommented_old_verison.srcs/sources_1/new" --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/eth_mac/synth/common/eth_mac_block_reset_sync.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/eth_mac/synth/common/eth_mac_block_sync_block.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/eth_mac/synth/eth_mac_clk_en_gen.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/eth_mac/synth/physical/eth_mac_rgmii_v2_0_if.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/eth_mac/synth/eth_mac_block.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/eth_mac/synth/eth_mac_support.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/eth_mac/synth/eth_mac_support_clocking.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/eth_mac/synth/eth_mac_support_resets.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/eth_mac/synth/eth_mac.v" \

verilog fifo_generator_v13_2_3  --include "../../../../Uncommented_old_verison.srcs/sources_1/new" --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v" \
"../../../../Uncommented_old_verison.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib  --include "../../../../Uncommented_old_verison.srcs/sources_1/new" --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/jgnb_axis_fifo24/sim/jgnb_axis_fifo24.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/jgnb_axis_fifo/sim/jgnb_axis_fifo.v" \

verilog blk_mem_gen_v8_4_2  --include "../../../../Uncommented_old_verison.srcs/sources_1/new" --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  --include "../../../../Uncommented_old_verison.srcs/sources_1/new" --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/blk_mem_gen_0_3/sim/blk_mem_gen_0.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example/pll_example.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/28F640P30.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/LLbit_reg.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/SEG7_LUT.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/clock.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/cpld_model.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/eth_conf.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/flag_sync_cpld.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/sram_model.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/vga.v" \

sv xil_defaultlib  --include "../../../../Uncommented_old_verison.srcs/sources_1/new" --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/arp_table.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cp0_reg.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/ctrl.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/div.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/eth_handler.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/ex.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/ex_mem.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/hilo_reg.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/id.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/id_ex.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/if_id.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/mem.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/mem_wb.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/mmu_tlb.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/openmips.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/pc_reg.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/regfile.sv" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/rgmii_model.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/router_top.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/routing_table.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/rram.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/thinpad_top.sv" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
