Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: encoder_main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "encoder_main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "encoder_main"
Output Format                      : NGC
Target Device                      : xc6vlx240t-3-ff784

---- Source Options
Top Module Name                    : encoder_main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Yes
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"C:\Users\RSPC\Dropbox\ConstantWeightCoding\hardware\10-38\encoder\ipcore_dir\mul_11bits.v\" into library work
Parsing module <mul_11bits>.
Analyzing Verilog file \"C:\Users\RSPC\Dropbox\ConstantWeightCoding\hardware\10-38\encoder\best_d.v\" into library work
Parsing module <best_d>.
Analyzing Verilog file \"C:\Users\RSPC\Dropbox\ConstantWeightCoding\hardware\10-38\encoder\encoder_main.v\" into library work
Parsing module <encoder_main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <encoder_main>.

Elaborating module <best_d>.

Elaborating module <mul_11bits>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <encoder_main>.
    Related source file is "c:/users/rspc/dropbox/constantweightcoding/hardware/10-38/encoder/encoder_main.v".
        init = 3'b000
        n_leq_t = 3'b001
        best_d = 3'b010
        read_1 = 3'b011
        decodefd = 3'b100
        read_0 = 3'b101
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <clr>.
    Found 11-bit register for signal <n>.
    Found 6-bit register for signal <t>.
    Found 10-bit register for signal <cw_word>.
    Found 1-bit register for signal <ready>.
    Found 2-bit register for signal <n_relate_t>.
    Found 1-bit register for signal <done>.
    Found 9-bit register for signal <i>.
    Found 380-bit register for signal <msg_buffer>.
    Found 1-bit register for signal <read_one>.
    Found 1-bit register for signal <read_zero>.
    Found 3-bit register for signal <cnt>.
    Found 11-bit subtractor for signal <n[10]_GND_1_o_sub_35_OUT> created at line 159.
    Found 11-bit subtractor for signal <n[10]_GND_1_o_sub_59_OUT> created at line 224.
    Found 11-bit subtractor for signal <n[10]_GND_1_o_sub_60_OUT> created at line 224.
    Found 6-bit subtractor for signal <t[5]_GND_1_o_sub_61_OUT> created at line 225.
    Found 11-bit subtractor for signal <n[10]_GND_1_o_sub_74_OUT> created at line 258.
    Found 3-bit adder for signal <cnt[2]_GND_1_o_add_1_OUT> created at line 38.
    Found 10-bit adder for signal <cw_word[9]_d[9]_add_35_OUT> created at line 160.
    Found 10-bit adder for signal <cw_word[9]_GND_1_o_add_61_OUT> created at line 226.
    Found 8x1-bit Read Only RAM for signal <state[2]_GND_2_o_Mux_21_o>
    Found 1-bit 6-to-1 multiplexer for signal <state[2]_next_state[1]_Mux_22_o> created at line 70.
    Found 1-bit 6-to-1 multiplexer for signal <state[2]_next_state[0]_Mux_24_o> created at line 70.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 11-bit comparator greater for signal <n[10]_GND_1_o_LessThan_40_o> created at line 169
    Found 11-bit comparator equal for signal <n[10]_GND_1_o_equal_41_o> created at line 169
    Found 11-bit comparator greater for signal <GND_1_o_n[10]_LessThan_65_o> created at line 242
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 429 D-type flip-flop(s).
	inferred   3 Latch(s).
	inferred   3 Comparator(s).
	inferred  52 Multiplexer(s).
Unit <encoder_main> synthesized.

Synthesizing Unit <best_d>.
    Related source file is "c:/users/rspc/dropbox/constantweightcoding/hardware/10-38/encoder/best_d.v".
    Found 4-bit register for signal <u>.
    Found 10-bit register for signal <d>.
    Found 6-bit comparator lessequal for signal <n0000> created at line 33
    Found 6-bit comparator lessequal for signal <n0002> created at line 35
    Found 6-bit comparator lessequal for signal <n0004> created at line 37
    Found 6-bit comparator lessequal for signal <n0006> created at line 39
    Found 11-bit comparator greater for signal <GND_5_o_p[15]_LessThan_18_o> created at line 54
    Found 11-bit comparator greater for signal <GND_5_o_p[15]_LessThan_19_o> created at line 58
    Found 11-bit comparator greater for signal <GND_5_o_p[15]_LessThan_20_o> created at line 62
    Found 11-bit comparator greater for signal <GND_5_o_p[15]_LessThan_21_o> created at line 66
    Found 11-bit comparator greater for signal <GND_5_o_p[15]_LessThan_22_o> created at line 70
    Found 11-bit comparator greater for signal <GND_5_o_p[15]_LessThan_23_o> created at line 74
    Found 11-bit comparator greater for signal <GND_5_o_p[15]_LessThan_24_o> created at line 78
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <best_d> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 11-bit subtractor                                     : 2
 3-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Registers                                            : 15
 1-bit register                                        : 5
 10-bit register                                       : 2
 11-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 2
 380-bit register                                      : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 14
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 9
 6-bit comparator lessequal                            : 4
# Multiplexers                                         : 69
 1-bit 2-to-1 multiplexer                              : 32
 1-bit 6-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 9
 11-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/mul_11bits.ngc>.
Loading core <mul_11bits> for timing and area information for instance <multiplier>.

Synthesizing (advanced) Unit <encoder_main>.
The following registers are absorbed into accumulator <cnt>: 1 register on signal <cnt>.
	Found registered addsub on signal <cw_word[9]_GND_1_o_add_61_OUT>:
	 - 1 register level(s) found in a register on signal <cw_word>
	  Pushing register(s) into the addsub macro.
	 - 1 register level(s) found in a register on signal <i>
	  Pushing register(s) into the addsub macro.
	Found registered addsub on signal <state[2]_n[10]_wide_mux_82_OUT>:
	 - 1 register level(s) found in a register connected to the addsub macro output.
	  Pushing register(s) into the addsub macro.
	Found registered addsub on signal <n[10]_GND_1_o_sub_59_OUT>:
	 - 1 register level(s) found in a register on signal <i>
	  Pushing register(s) into the addsub macro.
	Found registered addsub on signal <t[5]_GND_1_o_sub_61_OUT>:
	 - 1 register level(s) found in a register on signal <t>
	  Pushing register(s) into the addsub macro.
	Found registered addsub on signal <cw_word[9]_d[9]_add_35_OUT>:
	 - 1 register level(s) found in a register on signal <cw_word>
	  Pushing register(s) into the addsub macro.
	 - 1 register level(s) found in a register on signal <d>
	  Pushing register(s) into the addsub macro.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[2]_GND_2_o_Mux_21_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <encoder_main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 5
 10-bit registered adder                               : 2
 11-bit registered subtractor                          : 2
 6-bit registered subtractor                           : 1
# Accumulators                                         : 1
 3-bit up accumulator                                  : 1
# Registers                                            : 429
 Flip-Flops                                            : 429
# Comparators                                          : 14
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 9
 6-bit comparator lessequal                            : 4
# Multiplexers                                         : 69
 1-bit 2-to-1 multiplexer                              : 32
 1-bit 6-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 9
 11-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <uut/d_0> (without init value) has a constant value of 0 in block <encoder_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uut/d_1> (without init value) has a constant value of 0 in block <encoder_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2016 - Found a loop when searching source clock on port 'Mram_state[2]_GND_2_o_Mux_21_o:O'
Last warning will be issued only once.

Optimizing unit <encoder_main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block encoder_main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 427
 Flip-Flops                                            : 427

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : encoder_main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1649
#      GND                         : 2
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 31
#      LUT4                        : 5
#      LUT5                        : 42
#      LUT6                        : 1555
#      MUXF7                       : 9
#      VCC                         : 2
# FlipFlops/Latches                : 430
#      FD                          : 12
#      FDC                         : 3
#      FDE                         : 412
#      LD                          : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 394
#      IBUF                        : 382
#      OBUF                        : 12
# DSPs                             : 7
#      DSP48E1                     : 7

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff784-3 


Slice Logic Utilization: 
 Number of Slice Registers:             430  out of  301440     0%  
 Number of Slice LUTs:                 1636  out of  150720     1%  
    Number used as Logic:              1636  out of  150720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1638
   Number with an unused Flip Flop:    1208  out of   1638    73%  
   Number with an unused LUT:             2  out of   1638     0%  
   Number of fully used LUT-FF pairs:   428  out of   1638    26%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                         395
 Number of bonded IOBs:                 395  out of    400    98%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      7  out of    768     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------+------------------------+-------+
clk                                                              | BUFGP                  | 434   |
Mram_state[2]_GND_2_o_Mux_21_o(Mram_state[2]_GND_2_o_Mux_21_o1:O)| NONE(*)(next_state_0)  | 3     |
-----------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.496ns (Maximum Frequency: 286.074MHz)
   Minimum input arrival time before clock: 1.247ns
   Maximum output required time after clock: 0.585ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.496ns (frequency: 286.074MHz)
  Total number of paths / destination ports: 14309 / 927
-------------------------------------------------------------------------
Delay:               3.496ns (Levels of Logic = 1)
  Source:            Msub_n[10]_GND_1_o_sub_59_OUT1 (DSP)
  Destination:       Mmux_state[2]_n[10]_wide_mux_82_OUT_rs1 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Msub_n[10]_GND_1_o_sub_59_OUT1 to Mmux_state[2]_n[10]_wide_mux_82_OUT_rs1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->P10      1   1.698   0.296  Msub_n[10]_GND_1_o_sub_59_OUT1 (n[10]_GND_1_o_sub_59_OUT<10>)
     LUT5:I4->O            1   0.053   0.279  Mmux_state[2]_n[10]_wide_mux_82_OUT_A21 (Mmux_state[2]_n[10]_wide_mux_82_OUT_rs_A<10>)
     DSP48E1:C10               1.169          Mmux_state[2]_n[10]_wide_mux_82_OUT_rs1
    ----------------------------------------
    Total                      3.496ns (2.920ns logic, 0.576ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 383 / 383
-------------------------------------------------------------------------
Offset:              0.961ns (Levels of Logic = 2)
  Source:            rst_b (PAD)
  Destination:       state_0 (FF)
  Destination Clock: clk rising

  Data Path: rst_b to state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.279  rst_b_IBUF (rst_b_IBUF)
     INV:I->O              3   0.070   0.289  rst_b_inv1_INV_0 (rst_b_inv)
     FDC:CLR                   0.320          state_0
    ----------------------------------------
    Total                      0.961ns (0.393ns logic, 0.568ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Mram_state[2]_GND_2_o_Mux_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.247ns (Levels of Logic = 4)
  Source:            start (PAD)
  Destination:       next_state_1 (LATCH)
  Destination Clock: Mram_state[2]_GND_2_o_Mux_21_o falling

  Data Path: start to next_state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.357  start_IBUF (start_IBUF)
     LUT5:I3->O            1   0.053   0.000  state[2]_next_state[1]_Mux_22_o3_F (N34)
     MUXF7:I0->O           1   0.186   0.594  state[2]_next_state[1]_Mux_22_o3 (state[2]_next_state[1]_Mux_22_o3)
     LUT6:I0->O            1   0.053   0.000  state[2]_next_state[1]_Mux_22_o4 (state[2]_next_state[1]_Mux_22_o)
     LD:D                     -0.043          next_state_1
    ----------------------------------------
    Total                      1.247ns (0.295ns logic, 0.952ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.585ns (Levels of Logic = 1)
  Source:            done (FF)
  Destination:       done (PAD)
  Source Clock:      clk rising

  Data Path: done to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.280   0.302  done (done_OBUF)
     OBUF:I->O                 0.003          done_OBUF (done)
    ----------------------------------------
    Total                      0.585ns (0.283ns logic, 0.302ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Mram_state[2]_GND_2_o_Mux_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.930|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
Mram_state[2]_GND_2_o_Mux_21_o|         |    0.561|         |         |
clk                           |    3.496|         |         |         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.39 secs
 
--> 

Total memory usage is 272592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    3 (   0 filtered)

