$date
	Sat Nov  9 13:14:29 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module icarus_tb $end
$var reg 8 ! D [7:0] $end
$upscope $end
$scope module icarus_tb $end
$var wire 8 " Q [7:0] $end
$upscope $end
$scope module icarus_tb $end
$var reg 1 # LE $end
$upscope $end
$scope module icarus_tb $end
$var reg 1 $ OE_N $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
bx "
b0 !
$end
#300
1#
1$
#450
bz "
#460
0$
#640
b0 "
#650
b10101010 !
#820
b10101010 "
#830
b0 !
0#
#1330
1#
#1480
b0 "
#1490
1$
#1670
bz "
#1680
