<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Task2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="alu_schematic.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="one_bit_alu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="one_bit_alu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="one_bit_alu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="one_bit_alu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_bit_alu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="one_bit_alu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="one_bit_alu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="one_bit_alu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="one_bit_alu_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="one_bit_alu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_bit_alu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1718299154" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1718299154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1718302521" xil_pn:in_ck="1196960986572182647" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1718302521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Task1/mux.vhd"/>
      <outfile xil_pn:name="alu_testbench.vhd"/>
      <outfile xil_pn:name="mux21.vhd"/>
      <outfile xil_pn:name="one_bit_alu.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1718302525" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="268161243873469207" xil_pn:start_ts="1718302525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1718676303" xil_pn:in_ck="5555517656287809790" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6062174815645879157" xil_pn:start_ts="1718676302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu_schematic.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1718299156" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2963093383789064246" xil_pn:start_ts="1718299156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1718302527" xil_pn:in_ck="6662936554042292315" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1718302527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Task1/mux.vhd"/>
      <outfile xil_pn:name="alu_schematic.vhf"/>
      <outfile xil_pn:name="alu_testbench.vhd"/>
      <outfile xil_pn:name="mux21.vhd"/>
      <outfile xil_pn:name="one_bit_alu.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1718676309" xil_pn:in_ck="6662936554042292315" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2673602740809682050" xil_pn:start_ts="1718676303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_testbench_beh.prj"/>
      <outfile xil_pn:name="alu_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1718676309" xil_pn:in_ck="-4188790467014203376" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1205807806243366347" xil_pn:start_ts="1718676309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1718299542" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1718299542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1718326799" xil_pn:in_ck="5555517656287809790" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1144421666207524002" xil_pn:start_ts="1718326798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1718299543" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2963093383789064246" xil_pn:start_ts="1718299543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1718299543" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1718299543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1718299543" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4308629112504056580" xil_pn:start_ts="1718299543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1718299543" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1718299543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1718299543" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="724643932617656212" xil_pn:start_ts="1718299543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1718327029" xil_pn:in_ck="-667997653643088794" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7633578001094113297" xil_pn:start_ts="1718327019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="one_bit_alu.lso"/>
      <outfile xil_pn:name="one_bit_alu.ngc"/>
      <outfile xil_pn:name="one_bit_alu.ngr"/>
      <outfile xil_pn:name="one_bit_alu.prj"/>
      <outfile xil_pn:name="one_bit_alu.stx"/>
      <outfile xil_pn:name="one_bit_alu.syr"/>
      <outfile xil_pn:name="one_bit_alu.xst"/>
      <outfile xil_pn:name="one_bit_alu_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
