#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001026680 .scope module, "memory1c" "memory1c" 2 31;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out"
    .port_info 1 /INPUT 16 "data_in"
    .port_info 2 /INPUT 16 "addr"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 1 "wr"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "rst"
P_0000000000f243b0 .param/l "ADDR_WIDTH" 0 2 33, +C4<00000000000000000000000000010000>;
o0000000000f2e248 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001027010 .functor NOT 1, o0000000000f2e248, C4<0>, C4<0>, C4<0>;
o0000000000f2e1b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000f7eee0 .functor AND 1, o0000000000f2e1b8, L_0000000001027010, C4<1>, C4<1>;
v0000000001026880_0 .net *"_s0", 0 0, L_0000000001027010;  1 drivers
L_0000000000f7ef58 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000000000f2b6c0_0 .net *"_s11", 2 0, L_0000000000f7ef58;  1 drivers
v0000000000f2b760_0 .net *"_s12", 15 0, L_0000000000f7ec70;  1 drivers
L_0000000000f7efa0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001026920_0 .net/2u *"_s14", 15 0, L_0000000000f7efa0;  1 drivers
v00000000010269c0_0 .net *"_s2", 0 0, L_0000000000f7eee0;  1 drivers
v0000000000f7dc80_0 .net *"_s4", 15 0, L_0000000000f7e1d0;  1 drivers
v0000000000f7dd20_0 .net *"_s7", 14 0, L_0000000000f7e3b0;  1 drivers
v0000000000f7e950_0 .net *"_s8", 17 0, L_0000000000f7deb0;  1 drivers
o0000000000f2e0f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000000f7eb30_0 .net "addr", 15 0, o0000000000f2e0f8;  0 drivers
o0000000000f2e128 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f7e270_0 .net "clk", 0 0, o0000000000f2e128;  0 drivers
o0000000000f2e158 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000000f7e9f0_0 .net "data_in", 15 0, o0000000000f2e158;  0 drivers
v0000000000f7e4f0_0 .net "data_out", 15 0, L_0000000000f7e090;  1 drivers
v0000000000f7ebd0_0 .net "enable", 0 0, o0000000000f2e1b8;  0 drivers
v0000000000f7de10_0 .var "loaded", 0 0;
v0000000000f7e310 .array "mem", 65535 0, 15 0;
o0000000000f2e218 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f7e130_0 .net "rst", 0 0, o0000000000f2e218;  0 drivers
v0000000000f7e450_0 .net "wr", 0 0, o0000000000f2e248;  0 drivers
E_0000000000f24530 .event posedge, v0000000000f7e270_0;
L_0000000000f7e1d0 .array/port v0000000000f7e310, L_0000000000f7deb0;
L_0000000000f7e3b0 .part o0000000000f2e0f8, 1, 15;
L_0000000000f7deb0 .concat [ 15 3 0 0], L_0000000000f7e3b0, L_0000000000f7ef58;
L_0000000000f7ec70 .concat [ 16 0 0 0], L_0000000000f7e1d0;
L_0000000000f7e090 .functor MUXZ 16, L_0000000000f7efa0, L_0000000000f7ec70, L_0000000000f7eee0, C4<>;
    .scope S_0000000001026680;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f7de10_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000001026680;
T_1 ;
    %wait E_0000000000f24530;
    %load/vec4 v0000000000f7e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000000f7de10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 2 55 "$readmemh", "./project-phase1-testcases/loadfile_all.img", v0000000000f7e310 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f7de10_0, 0, 1;
T_1.2 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000f7ebd0_0;
    %load/vec4 v0000000000f7e450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000000000f7e9f0_0;
    %load/vec4 v0000000000f7eb30_0;
    %parti/s 15, 1, 2;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0000000000f7e310, 4, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "./src/memory.v";
