<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.05.15.19:11:01"
 outputDirectory="D:/711M/4/db/ip/nios_cpu/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone II"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="uart" kind="conduit" start="0">
   <port name="uart_rxd" direction="input" role="rxd" width="1" />
   <port name="uart_txd" direction="output" role="txd" width="1" />
  </interface>
 </perimeter>
 <entity
   kind="nios_cpu"
   version="1.0"
   name="nios_cpu"
   path=""
   parameterizationKey="nios_cpu:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_GENERATION_ID=1526397022,AUTO_UNIQUE_ID=(clock_source:11.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_nios2_qsys:11.0:breakAbsoluteAddr=34848,breakOffset=32,breakSlave=nios_cpu.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=16,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;on_chip_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; /&gt;&lt;slave name=&apos;nios_cpu.jtag_debug_module&apos; start=&apos;0x8800&apos; end=&apos;0x9000&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x9020&apos; end=&apos;0x9040&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x9048&apos; end=&apos;0x9050&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_lineSize=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=M512_MEMORY 0 M4K_MEMORY 1 M9K_MEMORY 0 M20K_MEMORY 0 M144K_MEMORY 0 MRAM_MEMORY 0 MLAB_MEMORY 0 ESB 0 EPCS 1 DSP 0 EMUL 1 HARDCOPY 0 LVDS_IO 0 ADDRESS_STALL 1 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 DSP_SHIFTER_BLOCK 0,exceptionAbsoluteAddr=16416,exceptionOffset=32,exceptionSlave=on_chip_RAM.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,impl=Tiny,instAddrWidth=16,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;on_chip_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; /&gt;&lt;slave name=&apos;nios_cpu.jtag_debug_module&apos; start=&apos;0x8800&apos; end=&apos;0x9000&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x9020&apos; end=&apos;0x9040&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x9048&apos; end=&apos;0x9050&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=1,is_hardcopy_compatible=false,manuallyAssignCpuID=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,resetAbsoluteAddr=16384,resetOffset=0,resetSlave=on_chip_RAM.s1,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,userDefinedSettings=)(altera_avalon_onchip_memory2:11.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=on_chip_RAM,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone II,dualPort=false,initMemContent=true,initializationFileName=on_chip_RAM,instanceID=NONE,memorySize=16384,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_sysid_qsys:11.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,id=1802,timestamp=1526397022)(altera_avalon_uart:11.0:baud=115200,baudError=0.01,clockRate=50000000,dataBits=8,fixedBaud=true,parity=NONE,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false)(avalon:11.0:arbitrationPriority=1,baseAddress=0x8800)(avalon:11.0:arbitrationPriority=1,baseAddress=0x8800)(clock:11.0:)(clock:11.0:)(clock:11.0:)(clock:11.0:)(reset:11.0:)(avalon:11.0:arbitrationPriority=1,baseAddress=0x9020)(avalon:11.0:arbitrationPriority=1,baseAddress=0x9020)(avalon:11.0:arbitrationPriority=1,baseAddress=0x9048)(avalon:11.0:arbitrationPriority=1,baseAddress=0x9048)(reset:11.0:)(reset:11.0:)(avalon:11.0:arbitrationPriority=1,baseAddress=0x4000)(avalon:11.0:arbitrationPriority=1,baseAddress=0x4000)(reset:11.0:)(interrupt:11.0:irqNumber=0)"
   instancePathKey="nios_cpu">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1526397022" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/nios_cpu.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_on_chip_RAM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_on_chip_RAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_sysid.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_uart_0_input_data_mutex.dat"
       type="OTHER"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_uart_0_input_data_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_uart_0_log_module.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator.sv"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 0 starting:nios_cpu "nios_cpu"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>5</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>11</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios_cpu.instruction_master and nios_cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios_cpu.data_master and nios_cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios_cpu_jtag_debug_module_translator.avalon_anti_slave_0 and nios_cpu.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces uart_0_s1_translator.avalon_anti_slave_0 and uart_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_control_slave_translator.avalon_anti_slave_0 and sysid.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces on_chip_RAM_s1_translator.avalon_anti_slave_0 and on_chip_RAM.s1</message>
   <message level="Info" culprit="merlin_domain_transform"><![CDATA[After transform: <b>22</b> modules, <b>89</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_router_transform"><![CDATA[After transform: <b>28</b> modules, <b>107</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>30</b> modules, <b>115</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>31</b> modules, <b>117</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>42</b> modules, <b>145</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Info" culprit="limiter_update_transform"><![CDATA[After transform: <b>42</b> modules, <b>147</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>43</b> modules, <b>150</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Warning" culprit="system">"No matching role found for uart_0:s1:dataavailable (dataavailable)"</message>
   <message level="Warning" culprit="system">"No matching role found for uart_0:s1:readyfordata (readyfordata)"</message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/nios_cpu_nios_cpu</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/nios_cpu_on_chip_RAM</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/nios_cpu_sysid</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_avalon_uart</b> "<b>submodules/nios_cpu_uart_0</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_cpu_addr_router</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_cpu_addr_router</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_cpu_id_router</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_cpu_id_router</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_cpu_id_router</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_cpu_id_router</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_cpu_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_cpu_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_cpu_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_cpu_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_cpu_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_cpu_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_cpu_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_cpu_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_cpu_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_cpu_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_cpu_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_cpu_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/nios_cpu_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 41 starting:altera_nios2_qsys "submodules/nios_cpu_nios_cpu"</message>
   <message level="Info" culprit="nios_cpu">Starting RTL generation for module 'nios_cpu_nios_cpu'</message>
   <message level="Info" culprit="nios_cpu">  Generation command is [exec C:/altera/11.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/11.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/11.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/11.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/11.0sp1/quartus/sopc_builder/bin -I C:/altera/11.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/11.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/11.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/11.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/11.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_cpu_nios_cpu --dir=C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0001_nios_cpu_gen/ --quartus_dir=C:/altera/11.0sp1/quartus --verilog --config=C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0001_nios_cpu_gen//nios_cpu_nios_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="nios_cpu"># 2018.05.15 19:10:28 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios_cpu"># 2018.05.15 19:10:28 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="nios_cpu"># 2018.05.15 19:10:28 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios_cpu"># 2018.05.15 19:10:28 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios_cpu"># 2018.05.15 19:10:29 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios_cpu"># 2018.05.15 19:10:29 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="nios_cpu"># 2018.05.15 19:10:30 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios_cpu">Done RTL generation for module 'nios_cpu_nios_cpu'</message>
   <message level="Info" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios_cpu</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 40 starting:altera_avalon_onchip_memory2 "submodules/nios_cpu_on_chip_RAM"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"c:/altera/11.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/11.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen  --no_splash --refresh C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem.v --quartus_dir="c:/altera/11.0sp1/quartus" --sopc_perl="c:/altera/11.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/11.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/11.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/11.0sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"c:/altera/11.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/11.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen  --generate C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem.v --quartus_dir="c:/altera/11.0sp1/quartus" --sopc_perl="c:/altera/11.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/11.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/11.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 11.01 Build 208</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) Reading project C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) Finding all CPUs</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) Finding all peripherals</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) Finding software components</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) (No Libraries Built)</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) Running Generator Program for nios_cpu_on_chip_RAM</message>
   <message level="Progress"># 2018.05.15 19:10:47 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2018.05.15 19:10:47 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2018.05.15 19:10:47 (*) Generating Symbol C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2018.05.15 19:10:47 (*) Creating command-line system-generation script: C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2018.05.15 19:10:47 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2018.05.15 19:10:47 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2018.05.15 19:10:47 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2018.05.15 19:10:47 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="on_chip_RAM"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>on_chip_RAM</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 39 starting:altera_avalon_sysid_qsys "submodules/nios_cpu_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 38 starting:altera_avalon_uart "submodules/nios_cpu_uart_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"c:/altera/11.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/11.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen  --no_splash --refresh C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem.v --quartus_dir="c:/altera/11.0sp1/quartus" --sopc_perl="c:/altera/11.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/11.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/11.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/11.0sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"c:/altera/11.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/11.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen  --generate C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem.v --quartus_dir="c:/altera/11.0sp1/quartus" --sopc_perl="c:/altera/11.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/11.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/11.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 11.01 Build 208</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) Reading project C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) Finding all CPUs</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) Finding all peripherals</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) Finding software components</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) (No Libraries Built)</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) Running Generator Program for nios_cpu_uart_0</message>
   <message level="Progress"># 2018.05.15 19:10:59 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2018.05.15 19:11:00 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2018.05.15 19:11:00 (*) Generating Symbol C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2018.05.15 19:11:00 (*) Creating command-line system-generation script: C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2018.05.15 19:11:00 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2018.05.15 19:11:00 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2018.05.15 19:11:00 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2018.05.15 19:11:00 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="uart_0"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_avalon_uart</b> "<b>uart_0</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 37 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios_cpu_instruction_master_translator"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios_cpu_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 35 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios_cpu_jtag_debug_module_translator"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios_cpu_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 31 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="nios_cpu_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios_cpu_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 29 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="nios_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 28 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="nios_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 21 starting:altera_merlin_router "submodules/nios_cpu_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 19 starting:altera_merlin_router "submodules/nios_cpu_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 15 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 13 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 12 starting:altera_merlin_demultiplexer "submodules/nios_cpu_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 10 starting:altera_merlin_multiplexer "submodules/nios_cpu_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 6 starting:altera_merlin_demultiplexer "submodules/nios_cpu_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 2 starting:altera_merlin_multiplexer "submodules/nios_cpu_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios_cpu">queue size: 0 starting:altera_irq_mapper "submodules/nios_cpu_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_nios2_qsys"
   version="11.0"
   name="nios_cpu_nios_cpu"
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:11.0:breakAbsoluteAddr=34848,breakOffset=32,breakSlave=nios_cpu.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=16,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;on_chip_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; /&gt;&lt;slave name=&apos;nios_cpu.jtag_debug_module&apos; start=&apos;0x8800&apos; end=&apos;0x9000&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x9020&apos; end=&apos;0x9040&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x9048&apos; end=&apos;0x9050&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_lineSize=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=M512_MEMORY 0 M4K_MEMORY 1 M9K_MEMORY 0 M20K_MEMORY 0 M144K_MEMORY 0 MRAM_MEMORY 0 MLAB_MEMORY 0 ESB 0 EPCS 1 DSP 0 EMUL 1 HARDCOPY 0 LVDS_IO 0 ADDRESS_STALL 1 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 DSP_SHIFTER_BLOCK 0,exceptionAbsoluteAddr=16416,exceptionOffset=32,exceptionSlave=on_chip_RAM.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,impl=Tiny,instAddrWidth=16,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;on_chip_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; /&gt;&lt;slave name=&apos;nios_cpu.jtag_debug_module&apos; start=&apos;0x8800&apos; end=&apos;0x9000&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x9020&apos; end=&apos;0x9040&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x9048&apos; end=&apos;0x9050&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=1,is_hardcopy_compatible=false,manuallyAssignCpuID=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,resetAbsoluteAddr=16384,resetOffset=0,resetSlave=on_chip_RAM.s1,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,userDefinedSettings="
   instancePathKey="nios_cpu:.:nios_cpu">
  <parameter name="muldiv_divider" value="false" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="4096" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="breakSlave" value="nios_cpu.jtag_debug_module" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="dcache_bursts" value="false" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="M512_MEMORY 0 M4K_MEMORY 1 M9K_MEMORY 0 M20K_MEMORY 0 M144K_MEMORY 0 MRAM_MEMORY 0 MLAB_MEMORY 0 ESB 0 EPCS 1 DSP 0 EMUL 1 HARDCOPY 0 LVDS_IO 0 ADDRESS_STALL 1 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 DSP_SHIFTER_BLOCK 0" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="resetSlave" value="on_chip_RAM.s1" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="16" />
  <parameter name="exceptionSlave" value="on_chip_RAM.s1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="icache_burstType" value="None" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;on_chip_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; /&gt;&lt;slave name=&apos;nios_cpu.jtag_debug_module&apos; start=&apos;0x8800&apos; end=&apos;0x9000&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x9020&apos; end=&apos;0x9040&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x9048&apos; end=&apos;0x9050&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="16416" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;on_chip_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; /&gt;&lt;slave name=&apos;nios_cpu.jtag_debug_module&apos; start=&apos;0x8800&apos; end=&apos;0x9000&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x9020&apos; end=&apos;0x9040&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x9048&apos; end=&apos;0x9050&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="16" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="16384" />
  <parameter name="deviceFamilyName" value="Cyclone II" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="34848" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="manuallyAssignCpuID" value="false" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_cpu" as="nios_cpu" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 41 starting:altera_nios2_qsys "submodules/nios_cpu_nios_cpu"</message>
   <message level="Info" culprit="nios_cpu">Starting RTL generation for module 'nios_cpu_nios_cpu'</message>
   <message level="Info" culprit="nios_cpu">  Generation command is [exec C:/altera/11.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/11.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/11.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/11.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/11.0sp1/quartus/sopc_builder/bin -I C:/altera/11.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/11.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/11.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/11.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/11.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_cpu_nios_cpu --dir=C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0001_nios_cpu_gen/ --quartus_dir=C:/altera/11.0sp1/quartus --verilog --config=C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0001_nios_cpu_gen//nios_cpu_nios_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="nios_cpu"># 2018.05.15 19:10:28 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios_cpu"># 2018.05.15 19:10:28 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="nios_cpu"># 2018.05.15 19:10:28 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios_cpu"># 2018.05.15 19:10:28 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios_cpu"># 2018.05.15 19:10:29 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios_cpu"># 2018.05.15 19:10:29 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="nios_cpu"># 2018.05.15 19:10:30 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios_cpu">Done RTL generation for module 'nios_cpu_nios_cpu'</message>
   <message level="Info" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios_cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_onchip_memory2"
   version="11.0"
   name="nios_cpu_on_chip_RAM"
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:11.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=on_chip_RAM,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone II,dualPort=false,initMemContent=true,initializationFileName=on_chip_RAM,instanceID=NONE,memorySize=16384,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="nios_cpu:.:on_chip_RAM">
  <parameter name="dataWidth" value="32" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="memorySize" value="16384" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone II" />
  <parameter name="initializationFileName" value="on_chip_RAM" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="writable" value="true" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="initMemContent" value="true" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="autoInitializationFileName" value="on_chip_RAM" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_on_chip_RAM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_on_chip_RAM.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="nios_cpu" as="on_chip_RAM" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 40 starting:altera_avalon_onchip_memory2 "submodules/nios_cpu_on_chip_RAM"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"c:/altera/11.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/11.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen  --no_splash --refresh C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem.v --quartus_dir="c:/altera/11.0sp1/quartus" --sopc_perl="c:/altera/11.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/11.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/11.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/11.0sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"c:/altera/11.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/11.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen  --generate C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem.v --quartus_dir="c:/altera/11.0sp1/quartus" --sopc_perl="c:/altera/11.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/11.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/11.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 11.01 Build 208</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) Reading project C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) Finding all CPUs</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) Finding all peripherals</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) Finding software components</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) (No Libraries Built)</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2018.05.15 19:10:46 (*) Running Generator Program for nios_cpu_on_chip_RAM</message>
   <message level="Progress"># 2018.05.15 19:10:47 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2018.05.15 19:10:47 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2018.05.15 19:10:47 (*) Generating Symbol C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2018.05.15 19:10:47 (*) Creating command-line system-generation script: C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2018.05.15 19:10:47 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2018.05.15 19:10:47 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2018.05.15 19:10:47 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0002_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2018.05.15 19:10:47 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="on_chip_RAM"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>on_chip_RAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sysid_qsys"
   version="11.0"
   name="nios_cpu_sysid"
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:11.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,id=1802,timestamp=1526397022"
   instancePathKey="nios_cpu:.:sysid">
  <parameter name="timestamp" value="1526397022" />
  <parameter name="id" value="1802" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_sysid.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_cpu" as="sysid" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 39 starting:altera_avalon_sysid_qsys "submodules/nios_cpu_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_uart"
   version="11.0"
   name="nios_cpu_uart_0"
   path="submodules/"
   parameterizationKey="altera_avalon_uart:11.0:baud=115200,baudError=0.01,clockRate=50000000,dataBits=8,fixedBaud=true,parity=NONE,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false"
   instancePathKey="nios_cpu:.:uart_0">
  <parameter name="clockRate" value="50000000" />
  <parameter name="parity" value="NONE" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="dataBits" value="8" />
  <parameter name="simCharStream" value="" />
  <parameter name="baudError" value="0.01" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="baud" value="115200" />
  <parameter name="useEopRegister" value="false" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_uart_0_input_data_mutex.dat"
       type="OTHER"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_uart_0_input_data_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_uart_0_log_module.txt"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="nios_cpu" as="uart_0" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 38 starting:altera_avalon_uart "submodules/nios_cpu_uart_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"c:/altera/11.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/11.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen  --no_splash --refresh C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem.v --quartus_dir="c:/altera/11.0sp1/quartus" --sopc_perl="c:/altera/11.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/11.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/11.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/11.0sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"c:/altera/11.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/11.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/11.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen  --generate C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem.v --quartus_dir="c:/altera/11.0sp1/quartus" --sopc_perl="c:/altera/11.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/11.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/11.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 11.01 Build 208</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) Reading project C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) Finding all CPUs</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) Finding all peripherals</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) Finding software components</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) (No Libraries Built)</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2018.05.15 19:10:58 (*) Running Generator Program for nios_cpu_uart_0</message>
   <message level="Progress"># 2018.05.15 19:10:59 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2018.05.15 19:11:00 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2018.05.15 19:11:00 (*) Generating Symbol C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2018.05.15 19:11:00 (*) Creating command-line system-generation script: C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2018.05.15 19:11:00 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2018.05.15 19:11:00 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2018.05.15 19:11:00 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/836D~1/AppData/Local/Temp/alt7666_5456056835810544482.dir/0004_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2018.05.15 19:11:00 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="uart_0"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_avalon_uart</b> "<b>uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="11.0"
   name="altera_merlin_master_translator"
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:11.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0"
   instancePathKey="nios_cpu:.:nios_cpu_instruction_master_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_cpu"
     as="nios_cpu_instruction_master_translator,nios_cpu_data_master_translator" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 37 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios_cpu_instruction_master_translator"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios_cpu_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="11.0"
   name="altera_merlin_slave_translator"
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:11.0:AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="nios_cpu:.:nios_cpu_jtag_debug_module_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_cpu"
     as="nios_cpu_jtag_debug_module_translator,uart_0_s1_translator,sysid_control_slave_translator,on_chip_RAM_s1_translator" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 35 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios_cpu_jtag_debug_module_translator"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios_cpu_jtag_debug_module_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="11.0"
   name="altera_merlin_master_agent"
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:11.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;nios_cpu_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;34816&quot;
   end=&quot;36864&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;uart_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;36896&quot;
   end=&quot;36928&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;36936&quot;
   end=&quot;36944&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;on_chip_RAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;16384&quot;
   end=&quot;32768&quot;
   responds=&quot;1&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,ID=1,MERLIN_PACKET_FORMAT=protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=69,PKT_DEST_ID_L=67,PKT_PROTECTION_H=70,PKT_PROTECTION_L=70,PKT_SRC_ID_H=66,PKT_SRC_ID_L=64,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,ST_CHANNEL_W=4,ST_DATA_W=71,SUPPRESS_0_BYTEEN_RSP=0"
   instancePathKey="nios_cpu:.:nios_cpu_instruction_master_translator_avalon_universal_master_0_agent">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_cpu"
     as="nios_cpu_instruction_master_translator_avalon_universal_master_0_agent,nios_cpu_data_master_translator_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 31 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="nios_cpu_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios_cpu_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="11.0"
   name="altera_merlin_slave_agent"
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:11.0:AUTO_DEVICE_FAMILY=Cyclone II,AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=69,PKT_DEST_ID_L=67,PKT_PROTECTION_H=70,PKT_PROTECTION_L=70,PKT_SRC_ID_H=66,PKT_SRC_ID_L=64,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=71,SUPPRESS_0_BYTEEN_CMD=0"
   instancePathKey="nios_cpu:.:nios_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_cpu"
     as="nios_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent,uart_0_s1_translator_avalon_universal_slave_0_agent,sysid_control_slave_translator_avalon_universal_slave_0_agent,on_chip_RAM_s1_translator_avalon_universal_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 29 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="nios_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="11.0"
   name="altera_avalon_sc_fifo"
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:11.0:AUTO_DEVICE_FAMILY=Cyclone II,BITS_PER_SYMBOL=72,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ERROR_WIDTH=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="nios_cpu:.:nios_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_cpu"
     as="nios_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,on_chip_RAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 28 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="nios_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="11.0"
   name="nios_cpu_addr_router"
   path="submodules/"
   parameterizationKey="altera_merlin_router:11.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=4,DESTINATION_ID=1,2,3,4,END_ADDRESS=0x9000,0x9040,0x9050,0x8000,MERLIN_PACKET_FORMAT=protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=69,PKT_DEST_ID_L=67,SLAVES_INFO=1:0001:0x8800:0x9000,2:0010:0x9020:0x9040,3:0100:0x9048:0x9050,4:1000:0x4000:0x8000,START_ADDRESS=0x8800,0x9020,0x9048,0x4000,ST_CHANNEL_W=4,ST_DATA_W=71"
   instancePathKey="nios_cpu:.:addr_router">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="END_ADDRESS" value="0x9000,0x9040,0x9050,0x8000" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="DEFAULT_CHANNEL" value="3" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="ST_DATA_W" value="71" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x8800,0x9020,0x9048,0x4000" />
  <parameter name="PKT_DEST_ID_L" value="67" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="PKT_ADDR_H" value="51" />
  <parameter name="PKT_DEST_ID_H" value="69" />
  <parameter
     name="SLAVES_INFO"
     value="1:0001:0x8800:0x9000,2:0010:0x9020:0x9040,3:0100:0x9048:0x9050,4:1000:0x4000:0x8000" />
  <parameter name="DESTINATION_ID" value="1,2,3,4" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DECODER_TYPE" value="0" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_cpu" as="addr_router,addr_router_001" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 21 starting:altera_merlin_router "submodules/nios_cpu_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="11.0"
   name="nios_cpu_id_router"
   path="submodules/"
   parameterizationKey="altera_merlin_router:11.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DESTINATION_ID=1,2,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=69,PKT_DEST_ID_L=67,SLAVES_INFO=1:01:0x0:0x0,2:10:0x0:0x0,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=4,ST_DATA_W=71"
   instancePathKey="nios_cpu:.:id_router">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="ST_DATA_W" value="71" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_DEST_ID_L" value="67" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="PKT_ADDR_H" value="51" />
  <parameter name="PKT_DEST_ID_H" value="69" />
  <parameter name="SLAVES_INFO" value="1:01:0x0:0x0,2:10:0x0:0x0" />
  <parameter name="DESTINATION_ID" value="1,2" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DECODER_TYPE" value="1" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_cpu"
     as="id_router,id_router_001,id_router_002,id_router_003" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 19 starting:altera_merlin_router "submodules/nios_cpu_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="11.0"
   name="altera_merlin_traffic_limiter"
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:11.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,ENFORCE_ORDER=0,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DEST_ID_H=69,PKT_DEST_ID_L=67,PKT_TRANS_POSTED=53,ST_CHANNEL_W=4,ST_DATA_W=71,VALID_WIDTH=4"
   instancePathKey="nios_cpu:.:limiter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_cpu" as="limiter,limiter_001" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 15 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="11.0"
   name="altera_reset_controller"
   path="submodules/"
   parameterizationKey="altera_reset_controller:11.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,SYNC_DEPTH=2"
   instancePathKey="nios_cpu:.:rst_controller">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_cpu" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 13 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="11.0"
   name="nios_cpu_cmd_xbar_demux"
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:11.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=4,ST_DATA_W=71,VALID_WIDTH=4"
   instancePathKey="nios_cpu:.:cmd_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <parameter name="ST_DATA_W" value="71" />
  <parameter name="VALID_WIDTH" value="4" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_cpu" as="cmd_xbar_demux,cmd_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 12 starting:altera_merlin_demultiplexer "submodules/nios_cpu_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="11.0"
   name="nios_cpu_cmd_xbar_mux"
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:11.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=56,ST_CHANNEL_W=4,ST_DATA_W=71,USE_EXTERNAL_ARB=0"
   instancePathKey="nios_cpu:.:cmd_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="71" />
  <parameter name="PKT_TRANS_LOCK" value="56" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_cpu"
     as="cmd_xbar_mux,cmd_xbar_mux_001,cmd_xbar_mux_002,cmd_xbar_mux_003" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 10 starting:altera_merlin_multiplexer "submodules/nios_cpu_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="11.0"
   name="nios_cpu_rsp_xbar_demux"
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:11.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=4,ST_DATA_W=71,VALID_WIDTH=1"
   instancePathKey="nios_cpu:.:rsp_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="71" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_cpu"
     as="rsp_xbar_demux,rsp_xbar_demux_001,rsp_xbar_demux_002,rsp_xbar_demux_003" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 6 starting:altera_merlin_demultiplexer "submodules/nios_cpu_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="11.0"
   name="nios_cpu_rsp_xbar_mux"
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:11.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=56,ST_CHANNEL_W=4,ST_DATA_W=71,USE_EXTERNAL_ARB=0"
   instancePathKey="nios_cpu:.:rsp_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="protection(70) dest_id(69:67) src_id(66:64) begin_burst(63) burstwrap(62:60) byte_cnt(59:57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="71" />
  <parameter name="PKT_TRANS_LOCK" value="56" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_cpu" as="rsp_xbar_mux,rsp_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 2 starting:altera_merlin_multiplexer "submodules/nios_cpu_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/711M/4/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_irq_mapper"
   version="11.0"
   name="nios_cpu_irq_mapper"
   path="submodules/"
   parameterizationKey="altera_irq_mapper:11.0:AUTO_DEVICE_FAMILY=Cyclone II,IRQ_MAP=0:0,NUM_RCVRS=1,SENDER_IRQ_WIDTH=32"
   instancePathKey="nios_cpu:.:irq_mapper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter name="IRQ_MAP" value="0:0" />
  <parameter name="NUM_RCVRS" value="1" />
  <generatedFiles>
   <file
       path="D:/711M/4/db/ip/nios_cpu/submodules/nios_cpu_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/11.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_cpu" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="nios_cpu">queue size: 0 starting:altera_irq_mapper "submodules/nios_cpu_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
</deploy>
