INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ipshared/fdb3/sim/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_0/sim/Four_Bit_Adder_one_bit_full_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_one_bit_full_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_1/sim/Four_Bit_Adder_one_bit_full_adder_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_one_bit_full_adder_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_2/sim/Four_Bit_Adder_one_bit_full_adder_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_one_bit_full_adder_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_3/sim/Four_Bit_Adder_one_bit_full_adder_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_one_bit_full_adder_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_0/sim/Four_Bit_Adder_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_1_0/sim/Four_Bit_Adder_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_1/sim/Four_Bit_Adder_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_2/sim/Four_Bit_Adder_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_3/sim/Four_Bit_Adder_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_4/sim/Four_Bit_Adder_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_5/sim/Four_Bit_Adder_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_6/sim/Four_Bit_Adder_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlconcat_0_0/sim/Four_Bit_Adder_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/sim/Four_Bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/hdl/Four_Bit_Adder_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
