#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x131e480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x131e610 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x130f2d0 .functor NOT 1, L_0x137fa20, C4<0>, C4<0>, C4<0>;
L_0x137f800 .functor XOR 2, L_0x137f6a0, L_0x137f760, C4<00>, C4<00>;
L_0x137f910 .functor XOR 2, L_0x137f800, L_0x137f870, C4<00>, C4<00>;
v0x1375f40_0 .net *"_ivl_10", 1 0, L_0x137f870;  1 drivers
v0x1376040_0 .net *"_ivl_12", 1 0, L_0x137f910;  1 drivers
v0x1376120_0 .net *"_ivl_2", 1 0, L_0x1379260;  1 drivers
v0x13761e0_0 .net *"_ivl_4", 1 0, L_0x137f6a0;  1 drivers
v0x13762c0_0 .net *"_ivl_6", 1 0, L_0x137f760;  1 drivers
v0x13763f0_0 .net *"_ivl_8", 1 0, L_0x137f800;  1 drivers
v0x13764d0_0 .net "a", 0 0, v0x1370260_0;  1 drivers
v0x1376570_0 .net "b", 0 0, v0x1370300_0;  1 drivers
v0x1376610_0 .net "c", 0 0, v0x13703a0_0;  1 drivers
v0x13766b0_0 .var "clk", 0 0;
v0x1376750_0 .net "d", 0 0, v0x13704e0_0;  1 drivers
v0x13767f0_0 .net "out_pos_dut", 0 0, L_0x137f540;  1 drivers
v0x1376890_0 .net "out_pos_ref", 0 0, L_0x1377dc0;  1 drivers
v0x1376930_0 .net "out_sop_dut", 0 0, L_0x137c750;  1 drivers
v0x13769d0_0 .net "out_sop_ref", 0 0, L_0x134aa10;  1 drivers
v0x1376a70_0 .var/2u "stats1", 223 0;
v0x1376b10_0 .var/2u "strobe", 0 0;
v0x1376bb0_0 .net "tb_match", 0 0, L_0x137fa20;  1 drivers
v0x1376c80_0 .net "tb_mismatch", 0 0, L_0x130f2d0;  1 drivers
v0x1376d20_0 .net "wavedrom_enable", 0 0, v0x13707b0_0;  1 drivers
v0x1376df0_0 .net "wavedrom_title", 511 0, v0x1370850_0;  1 drivers
L_0x1379260 .concat [ 1 1 0 0], L_0x1377dc0, L_0x134aa10;
L_0x137f6a0 .concat [ 1 1 0 0], L_0x1377dc0, L_0x134aa10;
L_0x137f760 .concat [ 1 1 0 0], L_0x137f540, L_0x137c750;
L_0x137f870 .concat [ 1 1 0 0], L_0x1377dc0, L_0x134aa10;
L_0x137fa20 .cmp/eeq 2, L_0x1379260, L_0x137f910;
S_0x131e7a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x131e610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x130f6b0 .functor AND 1, v0x13703a0_0, v0x13704e0_0, C4<1>, C4<1>;
L_0x130fa90 .functor NOT 1, v0x1370260_0, C4<0>, C4<0>, C4<0>;
L_0x130fe70 .functor NOT 1, v0x1370300_0, C4<0>, C4<0>, C4<0>;
L_0x13100f0 .functor AND 1, L_0x130fa90, L_0x130fe70, C4<1>, C4<1>;
L_0x1329090 .functor AND 1, L_0x13100f0, v0x13703a0_0, C4<1>, C4<1>;
L_0x134aa10 .functor OR 1, L_0x130f6b0, L_0x1329090, C4<0>, C4<0>;
L_0x1377240 .functor NOT 1, v0x1370300_0, C4<0>, C4<0>, C4<0>;
L_0x13772b0 .functor OR 1, L_0x1377240, v0x13704e0_0, C4<0>, C4<0>;
L_0x13773c0 .functor AND 1, v0x13703a0_0, L_0x13772b0, C4<1>, C4<1>;
L_0x1377480 .functor NOT 1, v0x1370260_0, C4<0>, C4<0>, C4<0>;
L_0x1377550 .functor OR 1, L_0x1377480, v0x1370300_0, C4<0>, C4<0>;
L_0x13775c0 .functor AND 1, L_0x13773c0, L_0x1377550, C4<1>, C4<1>;
L_0x1377740 .functor NOT 1, v0x1370300_0, C4<0>, C4<0>, C4<0>;
L_0x13777b0 .functor OR 1, L_0x1377740, v0x13704e0_0, C4<0>, C4<0>;
L_0x13776d0 .functor AND 1, v0x13703a0_0, L_0x13777b0, C4<1>, C4<1>;
L_0x1377940 .functor NOT 1, v0x1370260_0, C4<0>, C4<0>, C4<0>;
L_0x1377a40 .functor OR 1, L_0x1377940, v0x13704e0_0, C4<0>, C4<0>;
L_0x1377b00 .functor AND 1, L_0x13776d0, L_0x1377a40, C4<1>, C4<1>;
L_0x1377cb0 .functor XNOR 1, L_0x13775c0, L_0x1377b00, C4<0>, C4<0>;
v0x130ec00_0 .net *"_ivl_0", 0 0, L_0x130f6b0;  1 drivers
v0x130f000_0 .net *"_ivl_12", 0 0, L_0x1377240;  1 drivers
v0x130f3e0_0 .net *"_ivl_14", 0 0, L_0x13772b0;  1 drivers
v0x130f7c0_0 .net *"_ivl_16", 0 0, L_0x13773c0;  1 drivers
v0x130fba0_0 .net *"_ivl_18", 0 0, L_0x1377480;  1 drivers
v0x130ff80_0 .net *"_ivl_2", 0 0, L_0x130fa90;  1 drivers
v0x1310200_0 .net *"_ivl_20", 0 0, L_0x1377550;  1 drivers
v0x136e7d0_0 .net *"_ivl_24", 0 0, L_0x1377740;  1 drivers
v0x136e8b0_0 .net *"_ivl_26", 0 0, L_0x13777b0;  1 drivers
v0x136e990_0 .net *"_ivl_28", 0 0, L_0x13776d0;  1 drivers
v0x136ea70_0 .net *"_ivl_30", 0 0, L_0x1377940;  1 drivers
v0x136eb50_0 .net *"_ivl_32", 0 0, L_0x1377a40;  1 drivers
v0x136ec30_0 .net *"_ivl_36", 0 0, L_0x1377cb0;  1 drivers
L_0x7f338dff6018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x136ecf0_0 .net *"_ivl_38", 0 0, L_0x7f338dff6018;  1 drivers
v0x136edd0_0 .net *"_ivl_4", 0 0, L_0x130fe70;  1 drivers
v0x136eeb0_0 .net *"_ivl_6", 0 0, L_0x13100f0;  1 drivers
v0x136ef90_0 .net *"_ivl_8", 0 0, L_0x1329090;  1 drivers
v0x136f070_0 .net "a", 0 0, v0x1370260_0;  alias, 1 drivers
v0x136f130_0 .net "b", 0 0, v0x1370300_0;  alias, 1 drivers
v0x136f1f0_0 .net "c", 0 0, v0x13703a0_0;  alias, 1 drivers
v0x136f2b0_0 .net "d", 0 0, v0x13704e0_0;  alias, 1 drivers
v0x136f370_0 .net "out_pos", 0 0, L_0x1377dc0;  alias, 1 drivers
v0x136f430_0 .net "out_sop", 0 0, L_0x134aa10;  alias, 1 drivers
v0x136f4f0_0 .net "pos0", 0 0, L_0x13775c0;  1 drivers
v0x136f5b0_0 .net "pos1", 0 0, L_0x1377b00;  1 drivers
L_0x1377dc0 .functor MUXZ 1, L_0x7f338dff6018, L_0x13775c0, L_0x1377cb0, C4<>;
S_0x136f730 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x131e610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1370260_0 .var "a", 0 0;
v0x1370300_0 .var "b", 0 0;
v0x13703a0_0 .var "c", 0 0;
v0x1370440_0 .net "clk", 0 0, v0x13766b0_0;  1 drivers
v0x13704e0_0 .var "d", 0 0;
v0x13705d0_0 .var/2u "fail", 0 0;
v0x1370670_0 .var/2u "fail1", 0 0;
v0x1370710_0 .net "tb_match", 0 0, L_0x137fa20;  alias, 1 drivers
v0x13707b0_0 .var "wavedrom_enable", 0 0;
v0x1370850_0 .var "wavedrom_title", 511 0;
E_0x131cdf0/0 .event negedge, v0x1370440_0;
E_0x131cdf0/1 .event posedge, v0x1370440_0;
E_0x131cdf0 .event/or E_0x131cdf0/0, E_0x131cdf0/1;
S_0x136fa60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x136f730;
 .timescale -12 -12;
v0x136fca0_0 .var/2s "i", 31 0;
E_0x131cc90 .event posedge, v0x1370440_0;
S_0x136fda0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x136f730;
 .timescale -12 -12;
v0x136ffa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1370080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x136f730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1370a30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x131e610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1377f70 .functor NOT 1, v0x1370300_0, C4<0>, C4<0>, C4<0>;
L_0x1378110 .functor AND 1, v0x1370260_0, L_0x1377f70, C4<1>, C4<1>;
L_0x13781f0 .functor NOT 1, v0x13703a0_0, C4<0>, C4<0>, C4<0>;
L_0x1378370 .functor AND 1, L_0x1378110, L_0x13781f0, C4<1>, C4<1>;
L_0x13784b0 .functor NOT 1, v0x13704e0_0, C4<0>, C4<0>, C4<0>;
L_0x1378630 .functor AND 1, L_0x1378370, L_0x13784b0, C4<1>, C4<1>;
L_0x1378780 .functor NOT 1, v0x1370260_0, C4<0>, C4<0>, C4<0>;
L_0x1378900 .functor AND 1, L_0x1378780, v0x1370300_0, C4<1>, C4<1>;
L_0x1378a10 .functor NOT 1, v0x13703a0_0, C4<0>, C4<0>, C4<0>;
L_0x1378a80 .functor AND 1, L_0x1378900, L_0x1378a10, C4<1>, C4<1>;
L_0x1378bf0 .functor NOT 1, v0x13704e0_0, C4<0>, C4<0>, C4<0>;
L_0x1378c60 .functor AND 1, L_0x1378a80, L_0x1378bf0, C4<1>, C4<1>;
L_0x1378d90 .functor OR 1, L_0x1378630, L_0x1378c60, C4<0>, C4<0>;
L_0x1378ea0 .functor NOT 1, v0x1370260_0, C4<0>, C4<0>, C4<0>;
L_0x1378d20 .functor NOT 1, v0x1370300_0, C4<0>, C4<0>, C4<0>;
L_0x1378f90 .functor AND 1, L_0x1378ea0, L_0x1378d20, C4<1>, C4<1>;
L_0x1379130 .functor AND 1, L_0x1378f90, v0x13703a0_0, C4<1>, C4<1>;
L_0x13791f0 .functor NOT 1, v0x13704e0_0, C4<0>, C4<0>, C4<0>;
L_0x1379300 .functor AND 1, L_0x1379130, L_0x13791f0, C4<1>, C4<1>;
L_0x1379410 .functor OR 1, L_0x1378d90, L_0x1379300, C4<0>, C4<0>;
L_0x13795d0 .functor NOT 1, v0x1370260_0, C4<0>, C4<0>, C4<0>;
L_0x1379640 .functor NOT 1, v0x1370300_0, C4<0>, C4<0>, C4<0>;
L_0x1379770 .functor AND 1, L_0x13795d0, L_0x1379640, C4<1>, C4<1>;
L_0x1379880 .functor NOT 1, v0x13703a0_0, C4<0>, C4<0>, C4<0>;
L_0x13799c0 .functor AND 1, L_0x1379770, L_0x1379880, C4<1>, C4<1>;
L_0x1379ad0 .functor AND 1, L_0x13799c0, v0x13704e0_0, C4<1>, C4<1>;
L_0x1379c70 .functor OR 1, L_0x1379410, L_0x1379ad0, C4<0>, C4<0>;
L_0x1379d80 .functor NOT 1, v0x1370260_0, C4<0>, C4<0>, C4<0>;
L_0x1379ee0 .functor NOT 1, v0x1370300_0, C4<0>, C4<0>, C4<0>;
L_0x1379f50 .functor AND 1, L_0x1379d80, L_0x1379ee0, C4<1>, C4<1>;
L_0x137a160 .functor NOT 1, v0x13703a0_0, C4<0>, C4<0>, C4<0>;
L_0x137a1d0 .functor AND 1, L_0x1379f50, L_0x137a160, C4<1>, C4<1>;
L_0x137a3f0 .functor NOT 1, v0x13704e0_0, C4<0>, C4<0>, C4<0>;
L_0x137a460 .functor AND 1, L_0x137a1d0, L_0x137a3f0, C4<1>, C4<1>;
L_0x137a690 .functor OR 1, L_0x1379c70, L_0x137a460, C4<0>, C4<0>;
L_0x137a7a0 .functor AND 1, v0x1370260_0, v0x1370300_0, C4<1>, C4<1>;
L_0x137a940 .functor AND 1, L_0x137a7a0, v0x13703a0_0, C4<1>, C4<1>;
L_0x137aa00 .functor NOT 1, v0x13704e0_0, C4<0>, C4<0>, C4<0>;
L_0x137a810 .functor AND 1, L_0x137a940, L_0x137aa00, C4<1>, C4<1>;
L_0x137abb0 .functor OR 1, L_0x137a690, L_0x137a810, C4<0>, C4<0>;
L_0x137ae10 .functor AND 1, v0x1370260_0, v0x1370300_0, C4<1>, C4<1>;
L_0x137ae80 .functor NOT 1, v0x13703a0_0, C4<0>, C4<0>, C4<0>;
L_0x137b050 .functor AND 1, L_0x137ae10, L_0x137ae80, C4<1>, C4<1>;
L_0x137b160 .functor AND 1, L_0x137b050, v0x13704e0_0, C4<1>, C4<1>;
L_0x137b390 .functor OR 1, L_0x137abb0, L_0x137b160, C4<0>, C4<0>;
L_0x137b4a0 .functor NOT 1, v0x1370300_0, C4<0>, C4<0>, C4<0>;
L_0x137b690 .functor AND 1, v0x1370260_0, L_0x137b4a0, C4<1>, C4<1>;
L_0x137b750 .functor AND 1, L_0x137b690, v0x13703a0_0, C4<1>, C4<1>;
L_0x137b9a0 .functor AND 1, L_0x137b750, v0x13704e0_0, C4<1>, C4<1>;
L_0x137ba60 .functor OR 1, L_0x137b390, L_0x137b9a0, C4<0>, C4<0>;
L_0x137bd10 .functor NOT 1, v0x1370260_0, C4<0>, C4<0>, C4<0>;
L_0x137bd80 .functor AND 1, L_0x137bd10, v0x1370300_0, C4<1>, C4<1>;
L_0x137bff0 .functor AND 1, L_0x137bd80, v0x13703a0_0, C4<1>, C4<1>;
L_0x137c2c0 .functor AND 1, L_0x137bff0, v0x13704e0_0, C4<1>, C4<1>;
L_0x137c750 .functor OR 1, L_0x137ba60, L_0x137c2c0, C4<0>, C4<0>;
L_0x137c8b0 .functor NOT 1, v0x1370260_0, C4<0>, C4<0>, C4<0>;
L_0x137cd00 .functor NOT 1, v0x1370300_0, C4<0>, C4<0>, C4<0>;
L_0x137cd70 .functor OR 1, L_0x137c8b0, L_0x137cd00, C4<0>, C4<0>;
L_0x137d060 .functor OR 1, L_0x137cd70, v0x13703a0_0, C4<0>, C4<0>;
L_0x137d120 .functor OR 1, L_0x137d060, v0x13704e0_0, C4<0>, C4<0>;
L_0x137d3d0 .functor NOT 1, v0x1370300_0, C4<0>, C4<0>, C4<0>;
L_0x137d440 .functor OR 1, v0x1370260_0, L_0x137d3d0, C4<0>, C4<0>;
L_0x137d700 .functor NOT 1, v0x13703a0_0, C4<0>, C4<0>, C4<0>;
L_0x137d770 .functor OR 1, L_0x137d440, L_0x137d700, C4<0>, C4<0>;
L_0x137da90 .functor NOT 1, v0x13704e0_0, C4<0>, C4<0>, C4<0>;
L_0x137db00 .functor OR 1, L_0x137d770, L_0x137da90, C4<0>, C4<0>;
L_0x137de30 .functor AND 1, L_0x137d120, L_0x137db00, C4<1>, C4<1>;
L_0x137df40 .functor NOT 1, v0x1370260_0, C4<0>, C4<0>, C4<0>;
L_0x137e1e0 .functor OR 1, L_0x137df40, v0x1370300_0, C4<0>, C4<0>;
L_0x137e2a0 .functor NOT 1, v0x13703a0_0, C4<0>, C4<0>, C4<0>;
L_0x137e550 .functor OR 1, L_0x137e1e0, L_0x137e2a0, C4<0>, C4<0>;
L_0x137e660 .functor NOT 1, v0x13704e0_0, C4<0>, C4<0>, C4<0>;
L_0x137e920 .functor OR 1, L_0x137e550, L_0x137e660, C4<0>, C4<0>;
L_0x137ea30 .functor AND 1, L_0x137de30, L_0x137e920, C4<1>, C4<1>;
L_0x137eda0 .functor OR 1, v0x1370260_0, v0x1370300_0, C4<0>, C4<0>;
L_0x137ee10 .functor NOT 1, v0x13703a0_0, C4<0>, C4<0>, C4<0>;
L_0x137f0f0 .functor OR 1, L_0x137eda0, L_0x137ee10, C4<0>, C4<0>;
L_0x137f200 .functor OR 1, L_0x137f0f0, v0x13704e0_0, C4<0>, C4<0>;
L_0x137f540 .functor AND 1, L_0x137ea30, L_0x137f200, C4<1>, C4<1>;
v0x1370bf0_0 .net *"_ivl_0", 0 0, L_0x1377f70;  1 drivers
v0x1370cd0_0 .net *"_ivl_10", 0 0, L_0x1378630;  1 drivers
v0x1370db0_0 .net *"_ivl_100", 0 0, L_0x137bd10;  1 drivers
v0x1370ea0_0 .net *"_ivl_102", 0 0, L_0x137bd80;  1 drivers
v0x1370f80_0 .net *"_ivl_104", 0 0, L_0x137bff0;  1 drivers
v0x13710b0_0 .net *"_ivl_106", 0 0, L_0x137c2c0;  1 drivers
v0x1371190_0 .net *"_ivl_110", 0 0, L_0x137c8b0;  1 drivers
v0x1371270_0 .net *"_ivl_112", 0 0, L_0x137cd00;  1 drivers
v0x1371350_0 .net *"_ivl_114", 0 0, L_0x137cd70;  1 drivers
v0x13714c0_0 .net *"_ivl_116", 0 0, L_0x137d060;  1 drivers
v0x13715a0_0 .net *"_ivl_118", 0 0, L_0x137d120;  1 drivers
v0x1371680_0 .net *"_ivl_12", 0 0, L_0x1378780;  1 drivers
v0x1371760_0 .net *"_ivl_120", 0 0, L_0x137d3d0;  1 drivers
v0x1371840_0 .net *"_ivl_122", 0 0, L_0x137d440;  1 drivers
v0x1371920_0 .net *"_ivl_124", 0 0, L_0x137d700;  1 drivers
v0x1371a00_0 .net *"_ivl_126", 0 0, L_0x137d770;  1 drivers
v0x1371ae0_0 .net *"_ivl_128", 0 0, L_0x137da90;  1 drivers
v0x1371cd0_0 .net *"_ivl_130", 0 0, L_0x137db00;  1 drivers
v0x1371db0_0 .net *"_ivl_132", 0 0, L_0x137de30;  1 drivers
v0x1371e90_0 .net *"_ivl_134", 0 0, L_0x137df40;  1 drivers
v0x1371f70_0 .net *"_ivl_136", 0 0, L_0x137e1e0;  1 drivers
v0x1372050_0 .net *"_ivl_138", 0 0, L_0x137e2a0;  1 drivers
v0x1372130_0 .net *"_ivl_14", 0 0, L_0x1378900;  1 drivers
v0x1372210_0 .net *"_ivl_140", 0 0, L_0x137e550;  1 drivers
v0x13722f0_0 .net *"_ivl_142", 0 0, L_0x137e660;  1 drivers
v0x13723d0_0 .net *"_ivl_144", 0 0, L_0x137e920;  1 drivers
v0x13724b0_0 .net *"_ivl_146", 0 0, L_0x137ea30;  1 drivers
v0x1372590_0 .net *"_ivl_148", 0 0, L_0x137eda0;  1 drivers
v0x1372670_0 .net *"_ivl_150", 0 0, L_0x137ee10;  1 drivers
v0x1372750_0 .net *"_ivl_152", 0 0, L_0x137f0f0;  1 drivers
v0x1372830_0 .net *"_ivl_154", 0 0, L_0x137f200;  1 drivers
v0x1372910_0 .net *"_ivl_16", 0 0, L_0x1378a10;  1 drivers
v0x13729f0_0 .net *"_ivl_18", 0 0, L_0x1378a80;  1 drivers
v0x1372ce0_0 .net *"_ivl_2", 0 0, L_0x1378110;  1 drivers
v0x1372dc0_0 .net *"_ivl_20", 0 0, L_0x1378bf0;  1 drivers
v0x1372ea0_0 .net *"_ivl_22", 0 0, L_0x1378c60;  1 drivers
v0x1372f80_0 .net *"_ivl_24", 0 0, L_0x1378d90;  1 drivers
v0x1373060_0 .net *"_ivl_26", 0 0, L_0x1378ea0;  1 drivers
v0x1373140_0 .net *"_ivl_28", 0 0, L_0x1378d20;  1 drivers
v0x1373220_0 .net *"_ivl_30", 0 0, L_0x1378f90;  1 drivers
v0x1373300_0 .net *"_ivl_32", 0 0, L_0x1379130;  1 drivers
v0x13733e0_0 .net *"_ivl_34", 0 0, L_0x13791f0;  1 drivers
v0x13734c0_0 .net *"_ivl_36", 0 0, L_0x1379300;  1 drivers
v0x13735a0_0 .net *"_ivl_38", 0 0, L_0x1379410;  1 drivers
v0x1373680_0 .net *"_ivl_4", 0 0, L_0x13781f0;  1 drivers
v0x1373760_0 .net *"_ivl_40", 0 0, L_0x13795d0;  1 drivers
v0x1373840_0 .net *"_ivl_42", 0 0, L_0x1379640;  1 drivers
v0x1373920_0 .net *"_ivl_44", 0 0, L_0x1379770;  1 drivers
v0x1373a00_0 .net *"_ivl_46", 0 0, L_0x1379880;  1 drivers
v0x1373ae0_0 .net *"_ivl_48", 0 0, L_0x13799c0;  1 drivers
v0x1373bc0_0 .net *"_ivl_50", 0 0, L_0x1379ad0;  1 drivers
v0x1373ca0_0 .net *"_ivl_52", 0 0, L_0x1379c70;  1 drivers
v0x1373d80_0 .net *"_ivl_54", 0 0, L_0x1379d80;  1 drivers
v0x1373e60_0 .net *"_ivl_56", 0 0, L_0x1379ee0;  1 drivers
v0x1373f40_0 .net *"_ivl_58", 0 0, L_0x1379f50;  1 drivers
v0x1374020_0 .net *"_ivl_6", 0 0, L_0x1378370;  1 drivers
v0x1374100_0 .net *"_ivl_60", 0 0, L_0x137a160;  1 drivers
v0x13741e0_0 .net *"_ivl_62", 0 0, L_0x137a1d0;  1 drivers
v0x13742c0_0 .net *"_ivl_64", 0 0, L_0x137a3f0;  1 drivers
v0x13743a0_0 .net *"_ivl_66", 0 0, L_0x137a460;  1 drivers
v0x1374480_0 .net *"_ivl_68", 0 0, L_0x137a690;  1 drivers
v0x1374560_0 .net *"_ivl_70", 0 0, L_0x137a7a0;  1 drivers
v0x1374640_0 .net *"_ivl_72", 0 0, L_0x137a940;  1 drivers
v0x1374720_0 .net *"_ivl_74", 0 0, L_0x137aa00;  1 drivers
v0x1374800_0 .net *"_ivl_76", 0 0, L_0x137a810;  1 drivers
v0x1374cf0_0 .net *"_ivl_78", 0 0, L_0x137abb0;  1 drivers
v0x1374dd0_0 .net *"_ivl_8", 0 0, L_0x13784b0;  1 drivers
v0x1374eb0_0 .net *"_ivl_80", 0 0, L_0x137ae10;  1 drivers
v0x1374f90_0 .net *"_ivl_82", 0 0, L_0x137ae80;  1 drivers
v0x1375070_0 .net *"_ivl_84", 0 0, L_0x137b050;  1 drivers
v0x1375150_0 .net *"_ivl_86", 0 0, L_0x137b160;  1 drivers
v0x1375230_0 .net *"_ivl_88", 0 0, L_0x137b390;  1 drivers
v0x1375310_0 .net *"_ivl_90", 0 0, L_0x137b4a0;  1 drivers
v0x13753f0_0 .net *"_ivl_92", 0 0, L_0x137b690;  1 drivers
v0x13754d0_0 .net *"_ivl_94", 0 0, L_0x137b750;  1 drivers
v0x13755b0_0 .net *"_ivl_96", 0 0, L_0x137b9a0;  1 drivers
v0x1375690_0 .net *"_ivl_98", 0 0, L_0x137ba60;  1 drivers
v0x1375770_0 .net "a", 0 0, v0x1370260_0;  alias, 1 drivers
v0x1375810_0 .net "b", 0 0, v0x1370300_0;  alias, 1 drivers
v0x1375900_0 .net "c", 0 0, v0x13703a0_0;  alias, 1 drivers
v0x13759f0_0 .net "d", 0 0, v0x13704e0_0;  alias, 1 drivers
v0x1375ae0_0 .net "out_pos", 0 0, L_0x137f540;  alias, 1 drivers
v0x1375ba0_0 .net "out_sop", 0 0, L_0x137c750;  alias, 1 drivers
S_0x1375d20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x131e610;
 .timescale -12 -12;
E_0x13049f0 .event anyedge, v0x1376b10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1376b10_0;
    %nor/r;
    %assign/vec4 v0x1376b10_0, 0;
    %wait E_0x13049f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x136f730;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13705d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1370670_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x136f730;
T_4 ;
    %wait E_0x131cdf0;
    %load/vec4 v0x1370710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13705d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x136f730;
T_5 ;
    %wait E_0x131cc90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13704e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13703a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1370300_0, 0;
    %assign/vec4 v0x1370260_0, 0;
    %wait E_0x131cc90;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13704e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13703a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1370300_0, 0;
    %assign/vec4 v0x1370260_0, 0;
    %wait E_0x131cc90;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13704e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13703a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1370300_0, 0;
    %assign/vec4 v0x1370260_0, 0;
    %wait E_0x131cc90;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13704e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13703a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1370300_0, 0;
    %assign/vec4 v0x1370260_0, 0;
    %wait E_0x131cc90;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13704e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13703a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1370300_0, 0;
    %assign/vec4 v0x1370260_0, 0;
    %wait E_0x131cc90;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13704e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13703a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1370300_0, 0;
    %assign/vec4 v0x1370260_0, 0;
    %wait E_0x131cc90;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13704e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13703a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1370300_0, 0;
    %assign/vec4 v0x1370260_0, 0;
    %wait E_0x131cc90;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13704e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13703a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1370300_0, 0;
    %assign/vec4 v0x1370260_0, 0;
    %wait E_0x131cc90;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13704e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13703a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1370300_0, 0;
    %assign/vec4 v0x1370260_0, 0;
    %wait E_0x131cc90;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13704e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13703a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1370300_0, 0;
    %assign/vec4 v0x1370260_0, 0;
    %wait E_0x131cc90;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13704e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13703a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1370300_0, 0;
    %assign/vec4 v0x1370260_0, 0;
    %wait E_0x131cc90;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13704e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13703a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1370300_0, 0;
    %assign/vec4 v0x1370260_0, 0;
    %wait E_0x131cc90;
    %load/vec4 v0x13705d0_0;
    %store/vec4 v0x1370670_0, 0, 1;
    %fork t_1, S_0x136fa60;
    %jmp t_0;
    .scope S_0x136fa60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136fca0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x136fca0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x131cc90;
    %load/vec4 v0x136fca0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13704e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13703a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1370300_0, 0;
    %assign/vec4 v0x1370260_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x136fca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x136fca0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x136f730;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x131cdf0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13704e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13703a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1370300_0, 0;
    %assign/vec4 v0x1370260_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x13705d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1370670_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x131e610;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13766b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1376b10_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x131e610;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x13766b0_0;
    %inv;
    %store/vec4 v0x13766b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x131e610;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1370440_0, v0x1376c80_0, v0x13764d0_0, v0x1376570_0, v0x1376610_0, v0x1376750_0, v0x13769d0_0, v0x1376930_0, v0x1376890_0, v0x13767f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x131e610;
T_9 ;
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x131e610;
T_10 ;
    %wait E_0x131cdf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1376a70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1376a70_0, 4, 32;
    %load/vec4 v0x1376bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1376a70_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1376a70_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1376a70_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x13769d0_0;
    %load/vec4 v0x13769d0_0;
    %load/vec4 v0x1376930_0;
    %xor;
    %load/vec4 v0x13769d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1376a70_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1376a70_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1376890_0;
    %load/vec4 v0x1376890_0;
    %load/vec4 v0x13767f0_0;
    %xor;
    %load/vec4 v0x1376890_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1376a70_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1376a70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1376a70_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter0/response4/top_module.sv";
