/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_SDS_MISC_4_H__
#define BCHP_SDS_MISC_4_H__

/***************************************************************************
 *SDS_MISC_4 - SDS MISC Register Set
 ***************************************************************************/
#define BCHP_SDS_MISC_4_REVID                    0x04400700 /* Revision ID */
#define BCHP_SDS_MISC_4_IICTL1                   0x04400720 /* MI2C Control Register 1 */
#define BCHP_SDS_MISC_4_IICTL2                   0x04400724 /* MI2C Control Register 2 */
#define BCHP_SDS_MISC_4_IICCNT                   0x04400728 /* MI2C Byte Count */
#define BCHP_SDS_MISC_4_IICHPA                   0x0440072c /* MI2C Chip Address */
#define BCHP_SDS_MISC_4_MIICTX1                  0x04400730 /* MI2C TX Data Register 1 */
#define BCHP_SDS_MISC_4_MIICTX2                  0x04400734 /* MI2C TX Data Register 2 */
#define BCHP_SDS_MISC_4_MIICRX1                  0x04400738 /* MI2C RX Data Register 1 */
#define BCHP_SDS_MISC_4_MIICRX2                  0x0440073c /* MI2C RX Data Register 2 */
#define BCHP_SDS_MISC_4_MI2CSA                   0x04400740 /* MI2C Status */
#define BCHP_SDS_MISC_4_TMRCTL                   0x04400750 /* Timer Control (Formerly, BCKTMR) */
#define BCHP_SDS_MISC_4_GENTMR3                  0x04400754 /* General Timer 3 Start Count */
#define BCHP_SDS_MISC_4_GENTMR2                  0x04400758 /* General Timer 2 Start Count */
#define BCHP_SDS_MISC_4_GENTMR1                  0x0440075c /* General Timer 1 Start Count */
#define BCHP_SDS_MISC_4_BERTMR                   0x04400760 /* BERT Timer Start Count */
#define BCHP_SDS_MISC_4_BTMR                     0x04400764 /* Baud Clock Timer Start Count */
#define BCHP_SDS_MISC_4_TPDIR                    0x04400768 /* Testport I/O direction register */
#define BCHP_SDS_MISC_4_TPODS                    0x0440076c /* Testport output data select register 3 */
#define BCHP_SDS_MISC_4_TPDS                     0x04400770 /* Testport data select register */
#define BCHP_SDS_MISC_4_TPCTL1                   0x04400774 /* Testport control register 1 */
#define BCHP_SDS_MISC_4_TPCTL2                   0x04400778 /* Testport control register 2 */
#define BCHP_SDS_MISC_4_TPCTL3                   0x0440077c /* Testport control register 3 */
#define BCHP_SDS_MISC_4_TPOUT                    0x04400780 /* Testport client mux */
#define BCHP_SDS_MISC_4_IFXMTCTL                 0x04400784 /* Receiver to AFEC interface LFSR and transmitter control */
#define BCHP_SDS_MISC_4_MISCTL                   0x04400790 /* Miscellaneous control */
#define BCHP_SDS_MISC_4_INTR_RAW_STS0            0x04400794 /* Raw interrupt status 0 */
#define BCHP_SDS_MISC_4_INTR_RAW_STS1            0x04400798 /* Raw interrupt status 1 */

#endif /* #ifndef BCHP_SDS_MISC_4_H__ */

/* End of File */
