<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_lptmr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_lptmr.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_LPTMR_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_LPTMR_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 LPTMR</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Low Power Timer</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_LPTMR_CSR - Low Power Timer Control Status Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_LPTMR_PSR - Low Power Timer Prescale Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_LPTMR_CMR - Low Power Timer Compare Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_LPTMR_CNR - Low Power Timer Counter Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - hw_lptmr_t - Struct containing all module registers.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define HW_LPTMR_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * HW_LPTMR_CSR - Low Power Timer Control Status Register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="union__hw__lptmr__csr.html">  111</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__lptmr__csr.html">_hw_lptmr_csr</a></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;{</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    uint32_t U;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html">  114</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html">_hw_lptmr_csr_bitfields</a></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    {</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#ab3ca4cd105717797a3ed380b24601a62">  116</a></span>&#160;        uint32_t <a class="code" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#ab3ca4cd105717797a3ed380b24601a62">TEN</a> : 1;              </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#af71e219e9b20c1a52b0fb7f6f33be135">  117</a></span>&#160;        uint32_t <a class="code" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#af71e219e9b20c1a52b0fb7f6f33be135">TMS</a> : 1;              </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#afad29d33017eec2fb14f9f5734c3212b">  118</a></span>&#160;        uint32_t <a class="code" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#afad29d33017eec2fb14f9f5734c3212b">TFC</a> : 1;              </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#ac836fbe76679c0618fc3572f65996b68">  119</a></span>&#160;        uint32_t <a class="code" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#ac836fbe76679c0618fc3572f65996b68">TPP</a> : 1;              </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#a2f00b1bd6d2cbdd98a67f03d42875306">  120</a></span>&#160;        uint32_t <a class="code" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#a2f00b1bd6d2cbdd98a67f03d42875306">TPS</a> : 2;              </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#ac2dfb0a3ba1598a61ef2d843d617b478">  121</a></span>&#160;        uint32_t <a class="code" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#ac2dfb0a3ba1598a61ef2d843d617b478">TIE</a> : 1;              </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#aef07386470b675bfd8d05a8ff3266ee8">  122</a></span>&#160;        uint32_t <a class="code" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#aef07386470b675bfd8d05a8ff3266ee8">TCF</a> : 1;              </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#a3652a75aae3c6ac094061a94a4c3cb0a">  123</a></span>&#160;        uint32_t <a class="code" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#a3652a75aae3c6ac094061a94a4c3cb0a">RESERVED0</a> : 24;       </div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    } B;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;} <a class="code" href="union__hw__lptmr__csr.html">hw_lptmr_csr_t</a>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define HW_LPTMR_CSR_ADDR(x)     ((x) + 0x0U)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define HW_LPTMR_CSR(x)          (*(__IO hw_lptmr_csr_t *) HW_LPTMR_CSR_ADDR(x))</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define HW_LPTMR_CSR_RD(x)       (HW_LPTMR_CSR(x).U)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define HW_LPTMR_CSR_WR(x, v)    (HW_LPTMR_CSR(x).U = (v))</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define HW_LPTMR_CSR_SET(x, v)   (HW_LPTMR_CSR_WR(x, HW_LPTMR_CSR_RD(x) |  (v)))</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define HW_LPTMR_CSR_CLR(x, v)   (HW_LPTMR_CSR_WR(x, HW_LPTMR_CSR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define HW_LPTMR_CSR_TOG(x, v)   (HW_LPTMR_CSR_WR(x, HW_LPTMR_CSR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * Constants &amp; macros for individual LPTMR_CSR bitfields</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define BP_LPTMR_CSR_TEN     (0U)          </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define BM_LPTMR_CSR_TEN     (0x00000001U) </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define BS_LPTMR_CSR_TEN     (1U)          </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define BR_LPTMR_CSR_TEN(x)  (BITBAND_ACCESS32(HW_LPTMR_CSR_ADDR(x), BP_LPTMR_CSR_TEN))</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define BF_LPTMR_CSR_TEN(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_LPTMR_CSR_TEN) &amp; BM_LPTMR_CSR_TEN)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define BW_LPTMR_CSR_TEN(x, v) (BITBAND_ACCESS32(HW_LPTMR_CSR_ADDR(x), BP_LPTMR_CSR_TEN) = (v))</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define BP_LPTMR_CSR_TMS     (1U)          </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define BM_LPTMR_CSR_TMS     (0x00000002U) </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define BS_LPTMR_CSR_TMS     (1U)          </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define BR_LPTMR_CSR_TMS(x)  (BITBAND_ACCESS32(HW_LPTMR_CSR_ADDR(x), BP_LPTMR_CSR_TMS))</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define BF_LPTMR_CSR_TMS(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_LPTMR_CSR_TMS) &amp; BM_LPTMR_CSR_TMS)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define BW_LPTMR_CSR_TMS(x, v) (BITBAND_ACCESS32(HW_LPTMR_CSR_ADDR(x), BP_LPTMR_CSR_TMS) = (v))</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define BP_LPTMR_CSR_TFC     (2U)          </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define BM_LPTMR_CSR_TFC     (0x00000004U) </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define BS_LPTMR_CSR_TFC     (1U)          </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define BR_LPTMR_CSR_TFC(x)  (BITBAND_ACCESS32(HW_LPTMR_CSR_ADDR(x), BP_LPTMR_CSR_TFC))</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define BF_LPTMR_CSR_TFC(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_LPTMR_CSR_TFC) &amp; BM_LPTMR_CSR_TFC)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define BW_LPTMR_CSR_TFC(x, v) (BITBAND_ACCESS32(HW_LPTMR_CSR_ADDR(x), BP_LPTMR_CSR_TFC) = (v))</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define BP_LPTMR_CSR_TPP     (3U)          </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define BM_LPTMR_CSR_TPP     (0x00000008U) </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define BS_LPTMR_CSR_TPP     (1U)          </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define BR_LPTMR_CSR_TPP(x)  (BITBAND_ACCESS32(HW_LPTMR_CSR_ADDR(x), BP_LPTMR_CSR_TPP))</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define BF_LPTMR_CSR_TPP(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_LPTMR_CSR_TPP) &amp; BM_LPTMR_CSR_TPP)</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define BW_LPTMR_CSR_TPP(x, v) (BITBAND_ACCESS32(HW_LPTMR_CSR_ADDR(x), BP_LPTMR_CSR_TPP) = (v))</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define BP_LPTMR_CSR_TPS     (4U)          </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define BM_LPTMR_CSR_TPS     (0x00000030U) </span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define BS_LPTMR_CSR_TPS     (2U)          </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define BR_LPTMR_CSR_TPS(x)  (HW_LPTMR_CSR(x).B.TPS)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define BF_LPTMR_CSR_TPS(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_LPTMR_CSR_TPS) &amp; BM_LPTMR_CSR_TPS)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define BW_LPTMR_CSR_TPS(x, v) (HW_LPTMR_CSR_WR(x, (HW_LPTMR_CSR_RD(x) &amp; ~BM_LPTMR_CSR_TPS) | BF_LPTMR_CSR_TPS(v)))</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define BP_LPTMR_CSR_TIE     (6U)          </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define BM_LPTMR_CSR_TIE     (0x00000040U) </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define BS_LPTMR_CSR_TIE     (1U)          </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define BR_LPTMR_CSR_TIE(x)  (BITBAND_ACCESS32(HW_LPTMR_CSR_ADDR(x), BP_LPTMR_CSR_TIE))</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define BF_LPTMR_CSR_TIE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_LPTMR_CSR_TIE) &amp; BM_LPTMR_CSR_TIE)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define BW_LPTMR_CSR_TIE(x, v) (BITBAND_ACCESS32(HW_LPTMR_CSR_ADDR(x), BP_LPTMR_CSR_TIE) = (v))</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define BP_LPTMR_CSR_TCF     (7U)          </span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define BM_LPTMR_CSR_TCF     (0x00000080U) </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define BS_LPTMR_CSR_TCF     (1U)          </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define BR_LPTMR_CSR_TCF(x)  (BITBAND_ACCESS32(HW_LPTMR_CSR_ADDR(x), BP_LPTMR_CSR_TCF))</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define BF_LPTMR_CSR_TCF(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_LPTMR_CSR_TCF) &amp; BM_LPTMR_CSR_TCF)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define BW_LPTMR_CSR_TCF(x, v) (BITBAND_ACCESS32(HW_LPTMR_CSR_ADDR(x), BP_LPTMR_CSR_TCF) = (v))</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"> * HW_LPTMR_PSR - Low Power Timer Prescale Register</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="union__hw__lptmr__psr.html">  336</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__lptmr__psr.html">_hw_lptmr_psr</a></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;{</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    uint32_t U;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields.html">  339</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields.html">_hw_lptmr_psr_bitfields</a></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    {</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields.html#a3d993db71ade53cda87fdd760944e461">  341</a></span>&#160;        uint32_t PCS : 2;              </div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields.html#aa55237ba7854cedd71265fcd23be5caa">  342</a></span>&#160;        uint32_t PBYP : 1;             </div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields.html#ac527885cc4bac77eb8aef76aff1d8eb8">  343</a></span>&#160;        uint32_t PRESCALE : 4;         </div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields.html#a951991bdbc5b80c79a6a9b209fd12ac4">  344</a></span>&#160;        uint32_t <a class="code" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#a3652a75aae3c6ac094061a94a4c3cb0a">RESERVED0</a> : 25;       </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    } B;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;} <a class="code" href="union__hw__lptmr__psr.html">hw_lptmr_psr_t</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define HW_LPTMR_PSR_ADDR(x)     ((x) + 0x4U)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define HW_LPTMR_PSR(x)          (*(__IO hw_lptmr_psr_t *) HW_LPTMR_PSR_ADDR(x))</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define HW_LPTMR_PSR_RD(x)       (HW_LPTMR_PSR(x).U)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define HW_LPTMR_PSR_WR(x, v)    (HW_LPTMR_PSR(x).U = (v))</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define HW_LPTMR_PSR_SET(x, v)   (HW_LPTMR_PSR_WR(x, HW_LPTMR_PSR_RD(x) |  (v)))</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define HW_LPTMR_PSR_CLR(x, v)   (HW_LPTMR_PSR_WR(x, HW_LPTMR_PSR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define HW_LPTMR_PSR_TOG(x, v)   (HW_LPTMR_PSR_WR(x, HW_LPTMR_PSR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> * Constants &amp; macros for individual LPTMR_PSR bitfields</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define BP_LPTMR_PSR_PCS     (0U)          </span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define BM_LPTMR_PSR_PCS     (0x00000003U) </span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define BS_LPTMR_PSR_PCS     (2U)          </span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define BR_LPTMR_PSR_PCS(x)  (HW_LPTMR_PSR(x).B.PCS)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define BF_LPTMR_PSR_PCS(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_LPTMR_PSR_PCS) &amp; BM_LPTMR_PSR_PCS)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define BW_LPTMR_PSR_PCS(x, v) (HW_LPTMR_PSR_WR(x, (HW_LPTMR_PSR_RD(x) &amp; ~BM_LPTMR_PSR_PCS) | BF_LPTMR_PSR_PCS(v)))</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define BP_LPTMR_PSR_PBYP    (2U)          </span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define BM_LPTMR_PSR_PBYP    (0x00000004U) </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define BS_LPTMR_PSR_PBYP    (1U)          </span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define BR_LPTMR_PSR_PBYP(x) (BITBAND_ACCESS32(HW_LPTMR_PSR_ADDR(x), BP_LPTMR_PSR_PBYP))</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define BF_LPTMR_PSR_PBYP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_LPTMR_PSR_PBYP) &amp; BM_LPTMR_PSR_PBYP)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define BW_LPTMR_PSR_PBYP(x, v) (BITBAND_ACCESS32(HW_LPTMR_PSR_ADDR(x), BP_LPTMR_PSR_PBYP) = (v))</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define BP_LPTMR_PSR_PRESCALE (3U)         </span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define BM_LPTMR_PSR_PRESCALE (0x00000078U) </span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define BS_LPTMR_PSR_PRESCALE (4U)         </span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define BR_LPTMR_PSR_PRESCALE(x) (HW_LPTMR_PSR(x).B.PRESCALE)</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define BF_LPTMR_PSR_PRESCALE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_LPTMR_PSR_PRESCALE) &amp; BM_LPTMR_PSR_PRESCALE)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define BW_LPTMR_PSR_PRESCALE(x, v) (HW_LPTMR_PSR_WR(x, (HW_LPTMR_PSR_RD(x) &amp; ~BM_LPTMR_PSR_PRESCALE) | BF_LPTMR_PSR_PRESCALE(v)))</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"> * HW_LPTMR_CMR - Low Power Timer Compare Register</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="union__hw__lptmr__cmr.html">  487</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__lptmr__cmr.html">_hw_lptmr_cmr</a></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;{</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    uint32_t U;</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__cmr_1_1__hw__lptmr__cmr__bitfields.html">  490</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__lptmr__cmr_1_1__hw__lptmr__cmr__bitfields.html">_hw_lptmr_cmr_bitfields</a></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    {</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__cmr_1_1__hw__lptmr__cmr__bitfields.html#af556adf5b468e96697306baee09303f9">  492</a></span>&#160;        uint32_t COMPARE : 16;         </div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__cmr_1_1__hw__lptmr__cmr__bitfields.html#af9abddb3bdab11793a9eb4f8fe98212f">  493</a></span>&#160;        uint32_t <a class="code" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#a3652a75aae3c6ac094061a94a4c3cb0a">RESERVED0</a> : 16;       </div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    } B;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;} <a class="code" href="union__hw__lptmr__cmr.html">hw_lptmr_cmr_t</a>;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define HW_LPTMR_CMR_ADDR(x)     ((x) + 0x8U)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define HW_LPTMR_CMR(x)          (*(__IO hw_lptmr_cmr_t *) HW_LPTMR_CMR_ADDR(x))</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define HW_LPTMR_CMR_RD(x)       (HW_LPTMR_CMR(x).U)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define HW_LPTMR_CMR_WR(x, v)    (HW_LPTMR_CMR(x).U = (v))</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define HW_LPTMR_CMR_SET(x, v)   (HW_LPTMR_CMR_WR(x, HW_LPTMR_CMR_RD(x) |  (v)))</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define HW_LPTMR_CMR_CLR(x, v)   (HW_LPTMR_CMR_WR(x, HW_LPTMR_CMR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define HW_LPTMR_CMR_TOG(x, v)   (HW_LPTMR_CMR_WR(x, HW_LPTMR_CMR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"> * Constants &amp; macros for individual LPTMR_CMR bitfields</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define BP_LPTMR_CMR_COMPARE (0U)          </span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define BM_LPTMR_CMR_COMPARE (0x0000FFFFU) </span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define BS_LPTMR_CMR_COMPARE (16U)         </span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define BR_LPTMR_CMR_COMPARE(x) (HW_LPTMR_CMR(x).B.COMPARE)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define BF_LPTMR_CMR_COMPARE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_LPTMR_CMR_COMPARE) &amp; BM_LPTMR_CMR_COMPARE)</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define BW_LPTMR_CMR_COMPARE(x, v) (HW_LPTMR_CMR_WR(x, (HW_LPTMR_CMR_RD(x) &amp; ~BM_LPTMR_CMR_COMPARE) | BF_LPTMR_CMR_COMPARE(v)))</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"> * HW_LPTMR_CNR - Low Power Timer Counter Register</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="union__hw__lptmr__cnr.html">  548</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__lptmr__cnr.html">_hw_lptmr_cnr</a></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;{</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    uint32_t U;</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__cnr_1_1__hw__lptmr__cnr__bitfields.html">  551</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__lptmr__cnr_1_1__hw__lptmr__cnr__bitfields.html">_hw_lptmr_cnr_bitfields</a></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    {</div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__cnr_1_1__hw__lptmr__cnr__bitfields.html#a8fef334e870437e04e27c831a41b6034">  553</a></span>&#160;        uint32_t COUNTER : 16;         </div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="struct__hw__lptmr__cnr_1_1__hw__lptmr__cnr__bitfields.html#a714c2a57af58c6ef643e1df8dae59cfc">  554</a></span>&#160;        uint32_t <a class="code" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#a3652a75aae3c6ac094061a94a4c3cb0a">RESERVED0</a> : 16;       </div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    } B;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;} <a class="code" href="union__hw__lptmr__cnr.html">hw_lptmr_cnr_t</a>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define HW_LPTMR_CNR_ADDR(x)     ((x) + 0xCU)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define HW_LPTMR_CNR(x)          (*(__IO hw_lptmr_cnr_t *) HW_LPTMR_CNR_ADDR(x))</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define HW_LPTMR_CNR_RD(x)       (HW_LPTMR_CNR(x).U)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define HW_LPTMR_CNR_WR(x, v)    (HW_LPTMR_CNR(x).U = (v))</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define HW_LPTMR_CNR_SET(x, v)   (HW_LPTMR_CNR_WR(x, HW_LPTMR_CNR_RD(x) |  (v)))</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define HW_LPTMR_CNR_CLR(x, v)   (HW_LPTMR_CNR_WR(x, HW_LPTMR_CNR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define HW_LPTMR_CNR_TOG(x, v)   (HW_LPTMR_CNR_WR(x, HW_LPTMR_CNR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> * Constants &amp; macros for individual LPTMR_CNR bitfields</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define BP_LPTMR_CNR_COUNTER (0U)          </span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define BM_LPTMR_CNR_COUNTER (0x0000FFFFU) </span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define BS_LPTMR_CNR_COUNTER (16U)         </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define BR_LPTMR_CNR_COUNTER(x) (HW_LPTMR_CNR(x).B.COUNTER)</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define BF_LPTMR_CNR_COUNTER(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_LPTMR_CNR_COUNTER) &amp; BM_LPTMR_CNR_COUNTER)</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define BW_LPTMR_CNR_COUNTER(x, v) (HW_LPTMR_CNR_WR(x, (HW_LPTMR_CNR_RD(x) &amp; ~BM_LPTMR_CNR_COUNTER) | BF_LPTMR_CNR_COUNTER(v)))</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> * hw_lptmr_t - module struct</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="struct__hw__lptmr.html">  601</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__lptmr.html">_hw_lptmr</a></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;{</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="struct__hw__lptmr.html#a49dc262582e692b9fcc2facf0b9170be">  603</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__lptmr__csr.html">hw_lptmr_csr_t</a> <a class="code" href="struct__hw__lptmr.html#a49dc262582e692b9fcc2facf0b9170be">CSR</a>;               </div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="struct__hw__lptmr.html#ae0367b5bdad58e47a433c96fcc191385">  604</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__lptmr__psr.html">hw_lptmr_psr_t</a> <a class="code" href="struct__hw__lptmr.html#ae0367b5bdad58e47a433c96fcc191385">PSR</a>;               </div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="struct__hw__lptmr.html#aa29f139e8cebefabb21f0f6bf566c154">  605</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__lptmr__cmr.html">hw_lptmr_cmr_t</a> <a class="code" href="struct__hw__lptmr.html#aa29f139e8cebefabb21f0f6bf566c154">CMR</a>;               </div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="struct__hw__lptmr.html#a6ec4e166011a45f61b0df011f4f75823">  606</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__lptmr__cnr.html">hw_lptmr_cnr_t</a> <a class="code" href="struct__hw__lptmr.html#a6ec4e166011a45f61b0df011f4f75823">CNR</a>;               </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;} <a class="code" href="struct__hw__lptmr.html">hw_lptmr_t</a>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define HW_LPTMR(x)    (*(hw_lptmr_t *)(x))</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_LPTMR_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="union__hw__lptmr__cmr_html"><div class="ttname"><a href="union__hw__lptmr__cmr.html">_hw_lptmr_cmr</a></div><div class="ttdoc">HW_LPTMR_CMR - Low Power Timer Compare Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:487</div></div>
<div class="ttc" id="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields_html_a3652a75aae3c6ac094061a94a4c3cb0a"><div class="ttname"><a href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#a3652a75aae3c6ac094061a94a4c3cb0a">_hw_lptmr_csr::_hw_lptmr_csr_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:123</div></div>
<div class="ttc" id="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields_html_aef07386470b675bfd8d05a8ff3266ee8"><div class="ttname"><a href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#aef07386470b675bfd8d05a8ff3266ee8">_hw_lptmr_csr::_hw_lptmr_csr_bitfields::TCF</a></div><div class="ttdeci">uint32_t TCF</div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:122</div></div>
<div class="ttc" id="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields_html_ac836fbe76679c0618fc3572f65996b68"><div class="ttname"><a href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#ac836fbe76679c0618fc3572f65996b68">_hw_lptmr_csr::_hw_lptmr_csr_bitfields::TPP</a></div><div class="ttdeci">uint32_t TPP</div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:119</div></div>
<div class="ttc" id="struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields_html"><div class="ttname"><a href="struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields.html">_hw_lptmr_psr::_hw_lptmr_psr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:339</div></div>
<div class="ttc" id="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields_html"><div class="ttname"><a href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html">_hw_lptmr_csr::_hw_lptmr_csr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:114</div></div>
<div class="ttc" id="union__hw__lptmr__csr_html"><div class="ttname"><a href="union__hw__lptmr__csr.html">_hw_lptmr_csr</a></div><div class="ttdoc">HW_LPTMR_CSR - Low Power Timer Control Status Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:111</div></div>
<div class="ttc" id="union__hw__lptmr__psr_html"><div class="ttname"><a href="union__hw__lptmr__psr.html">_hw_lptmr_psr</a></div><div class="ttdoc">HW_LPTMR_PSR - Low Power Timer Prescale Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:336</div></div>
<div class="ttc" id="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields_html_ab3ca4cd105717797a3ed380b24601a62"><div class="ttname"><a href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#ab3ca4cd105717797a3ed380b24601a62">_hw_lptmr_csr::_hw_lptmr_csr_bitfields::TEN</a></div><div class="ttdeci">uint32_t TEN</div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:116</div></div>
<div class="ttc" id="struct__hw__lptmr__cnr_1_1__hw__lptmr__cnr__bitfields_html"><div class="ttname"><a href="struct__hw__lptmr__cnr_1_1__hw__lptmr__cnr__bitfields.html">_hw_lptmr_cnr::_hw_lptmr_cnr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:551</div></div>
<div class="ttc" id="union__hw__lptmr__cnr_html"><div class="ttname"><a href="union__hw__lptmr__cnr.html">_hw_lptmr_cnr</a></div><div class="ttdoc">HW_LPTMR_CNR - Low Power Timer Counter Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:548</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__lptmr_html_a49dc262582e692b9fcc2facf0b9170be"><div class="ttname"><a href="struct__hw__lptmr.html#a49dc262582e692b9fcc2facf0b9170be">_hw_lptmr::CSR</a></div><div class="ttdeci">__IO hw_lptmr_csr_t CSR</div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:603</div></div>
<div class="ttc" id="struct__hw__lptmr_html_ae0367b5bdad58e47a433c96fcc191385"><div class="ttname"><a href="struct__hw__lptmr.html#ae0367b5bdad58e47a433c96fcc191385">_hw_lptmr::PSR</a></div><div class="ttdeci">__IO hw_lptmr_psr_t PSR</div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:604</div></div>
<div class="ttc" id="struct__hw__lptmr__cmr_1_1__hw__lptmr__cmr__bitfields_html"><div class="ttname"><a href="struct__hw__lptmr__cmr_1_1__hw__lptmr__cmr__bitfields.html">_hw_lptmr_cmr::_hw_lptmr_cmr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:490</div></div>
<div class="ttc" id="struct__hw__lptmr_html"><div class="ttname"><a href="struct__hw__lptmr.html">_hw_lptmr</a></div><div class="ttdoc">All LPTMR module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:601</div></div>
<div class="ttc" id="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields_html_afad29d33017eec2fb14f9f5734c3212b"><div class="ttname"><a href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#afad29d33017eec2fb14f9f5734c3212b">_hw_lptmr_csr::_hw_lptmr_csr_bitfields::TFC</a></div><div class="ttdeci">uint32_t TFC</div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:118</div></div>
<div class="ttc" id="struct__hw__lptmr_html_aa29f139e8cebefabb21f0f6bf566c154"><div class="ttname"><a href="struct__hw__lptmr.html#aa29f139e8cebefabb21f0f6bf566c154">_hw_lptmr::CMR</a></div><div class="ttdeci">__IO hw_lptmr_cmr_t CMR</div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:605</div></div>
<div class="ttc" id="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields_html_ac2dfb0a3ba1598a61ef2d843d617b478"><div class="ttname"><a href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#ac2dfb0a3ba1598a61ef2d843d617b478">_hw_lptmr_csr::_hw_lptmr_csr_bitfields::TIE</a></div><div class="ttdeci">uint32_t TIE</div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:121</div></div>
<div class="ttc" id="struct__hw__lptmr_html_a6ec4e166011a45f61b0df011f4f75823"><div class="ttname"><a href="struct__hw__lptmr.html#a6ec4e166011a45f61b0df011f4f75823">_hw_lptmr::CNR</a></div><div class="ttdeci">__IO hw_lptmr_cnr_t CNR</div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:606</div></div>
<div class="ttc" id="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields_html_a2f00b1bd6d2cbdd98a67f03d42875306"><div class="ttname"><a href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#a2f00b1bd6d2cbdd98a67f03d42875306">_hw_lptmr_csr::_hw_lptmr_csr_bitfields::TPS</a></div><div class="ttdeci">uint32_t TPS</div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:120</div></div>
<div class="ttc" id="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields_html_af71e219e9b20c1a52b0fb7f6f33be135"><div class="ttname"><a href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html#af71e219e9b20c1a52b0fb7f6f33be135">_hw_lptmr_csr::_hw_lptmr_csr_bitfields::TMS</a></div><div class="ttdeci">uint32_t TMS</div><div class="ttdef"><b>Definition:</b> MK64F12_lptmr.h:117</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
