
<center>
<link rel='stylesheet' type='text/css' href='main.css'><link rel='stylesheet' type='text/css' href='cov.css'><h1>Simulation Results</h1>
<h2>Run on 03/27/25/45/2025 14:45</h2>
<h3>Test Results</h3>
<table class="dv">
<thead>
<tr>
<th align="center">Name</th>
<th align="left">Tests</th>
<th align="center">Max Job Runtime</th>
<th align="center">Simulated Time</th>
<th align="center">Passing</th>
<th align="center">Total</th>
<th align="center">Pass Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">tti_tx_capacity_status</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_empty.py#L62">tti_tx_capacity_status</a></td>
<td align="center">0.00913</td>
<td align="center">34.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">tti_tx_desc_capacity_status</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_empty.py#L47">tti_tx_desc_capacity_status</a></td>
<td align="center">0.00908</td>
<td align="center">34.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">tti_rx_capacity_status</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_empty.py#L52">tti_rx_capacity_status</a></td>
<td align="center">0.00917</td>
<td align="center">34.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">tti_rx_desc_capacity_status</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_empty.py#L57">tti_rx_desc_capacity_status</a></td>
<td align="center">0.00911</td>
<td align="center">34.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">tti_tx_setup_threshold</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_threshold.py#L465">tti_tx_setup_threshold</a></td>
<td align="center">0.01643</td>
<td align="center">64.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">tti_tx_desc_setup_threshold</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_threshold.py#L451">tti_tx_desc_setup_threshold</a></td>
<td align="center">0.01783</td>
<td align="center">69.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">tti_rx_setup_threshold</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_threshold.py#L457">tti_rx_setup_threshold</a></td>
<td align="center">0.01626</td>
<td align="center">64.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">tti_rx_desc_setup_threshold</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_threshold.py#L473">tti_rx_desc_setup_threshold</a></td>
<td align="center">0.01760</td>
<td align="center">69.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">tti_ibi_setup_threshold</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_threshold.py#L479">tti_ibi_setup_threshold</a></td>
<td align="center">0.01638</td>
<td align="center">64.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">tti_ibi_should_raise_thld_trig</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_threshold.py#L778">tti_ibi_should_raise_thld_trig</a></td>
<td align="center">0.13333</td>
<td align="center">552.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">tti_rx_desc_should_raise_thld_trig</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_threshold.py#L617">tti_rx_desc_should_raise_thld_trig</a></td>
<td align="center">0.04377</td>
<td align="center">152.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">rx_should_raise_thld_trig</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_threshold.py#L604">rx_should_raise_thld_trig</a></td>
<td align="center">0.18143</td>
<td align="center">723.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">tx_desc_should_raise_thld_trig</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_threshold.py#L760">tti_tx_desc_should_raise_thld_trig</a></td>
<td align="center">0.08763</td>
<td align="center">324.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">tx_should_raise_thld_trig</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_threshold.py#L753">tx_should_raise_thld_trig</a></td>
<td align="center">0.21007</td>
<td align="center">894.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">ibi_should_raise_thld_trig</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_threshold.py#L611">ibi_should_raise_thld_trig</a></td>
<td align="center">0.02204</td>
<td align="center">82.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center">tti_ibi_capacity_status</td>
<td align="left"><a href="https://github.com/antmicro/i3c-core/tree/main//verification/cocotb/block/lib_hci_queues/test_empty.py#L67">tti_ibi_capacity_status</a></td>
<td align="center">0.00899</td>
<td align="center">34.01000</td>
<td align="center">2</td>
<td align="center">2</td>
<td align="center">100.00 %</td>
</tr>
<tr>
<td align="center"></td>
<td align="left"><strong>TOTAL</strong></td>
<td align="center"></td>
<td align="center"></td>
<td align="center">32</td>
<td align="center">32</td>
<td align="center">100.00 %</td>
</tr>
</tbody>
</table>
<h3>Testplan Progress</h3>
<table class="dv">
<thead>
<tr>
<th align="center">Total</th>
<th align="center">Written</th>
<th align="center">Passing</th>
<th align="center">Progress</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">16</td>
<td align="center">16</td>
<td align="center">16</td>
<td align="center">100.00 %</td>
</tr>
</tbody>
</table>

</center>
            
