{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 18:50:32 2017 " "Info: Processing started: Mon Nov 27 18:50:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off COADEXP5 -c COADEXP5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off COADEXP5 -c COADEXP5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.v" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/RAM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COADEXP5.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file COADEXP5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COADEXP5 " "Info: Found entity 1: COADEXP5" {  } { { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2114.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 2114.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2114 " "Info: Found entity 1: 2114" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "COADEXP5 " "Info: Elaborating entity \"COADEXP5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2114 2114:inst1 " "Info: Elaborating entity \"2114\" for hierarchy \"2114:inst1\"" {  } { { "COADEXP5.bdf" "inst1" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 440 1152 1304 760 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM 2114:inst1\|RAM:inst " "Info: Elaborating entity \"RAM\" for hierarchy \"2114:inst1\|RAM:inst\"" {  } { { "2114.bdf" "inst" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 320 1752 1968 456 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/RAM.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "2114:inst1\|RAM:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/RAM.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "2114:inst1\|RAM:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "RAM.v" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/RAM.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vta1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vta1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vta1 " "Info: Found entity 1: altsyncram_vta1" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vta1 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated " "Info: Elaborating entity \"altsyncram_vta1\" for hierarchy \"2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst\|inst9 " "Warning: Converted tri-state buffer \"2114:inst\|inst9\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 552 2000 2048 584 "inst9" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst\|inst3 " "Warning: Converted tri-state buffer \"2114:inst\|inst3\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 104 1248 1296 136 "inst3" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst\|inst4 " "Warning: Converted tri-state buffer \"2114:inst\|inst4\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 152 1288 1336 184 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst\|inst5 " "Warning: Converted tri-state buffer \"2114:inst\|inst5\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 200 1344 1392 232 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst\|inst6 " "Warning: Converted tri-state buffer \"2114:inst\|inst6\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 248 1408 1456 280 "inst6" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst\|inst10 " "Warning: Converted tri-state buffer \"2114:inst\|inst10\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 608 1960 2008 640 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst\|inst11 " "Warning: Converted tri-state buffer \"2114:inst\|inst11\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 664 1912 1960 696 "inst11" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst\|inst12 " "Warning: Converted tri-state buffer \"2114:inst\|inst12\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 712 1864 1912 744 "inst12" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst1\|inst9 " "Warning: Converted tri-state buffer \"2114:inst1\|inst9\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 552 2000 2048 584 "inst9" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst1\|inst3 " "Warning: Converted tri-state buffer \"2114:inst1\|inst3\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 104 1248 1296 136 "inst3" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst1\|inst4 " "Warning: Converted tri-state buffer \"2114:inst1\|inst4\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 152 1288 1336 184 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst1\|inst5 " "Warning: Converted tri-state buffer \"2114:inst1\|inst5\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 200 1344 1392 232 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst1\|inst6 " "Warning: Converted tri-state buffer \"2114:inst1\|inst6\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 248 1408 1456 280 "inst6" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst1\|inst10 " "Warning: Converted tri-state buffer \"2114:inst1\|inst10\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 608 1960 2008 640 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst1\|inst11 " "Warning: Converted tri-state buffer \"2114:inst1\|inst11\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 664 1912 1960 696 "inst11" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "2114:inst1\|inst12 " "Warning: Converted tri-state buffer \"2114:inst1\|inst12\" feeding internal logic into a wire" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 712 1864 1912 744 "inst12" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Info: Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Info: Implemented 10 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 18:50:33 2017 " "Info: Processing ended: Mon Nov 27 18:50:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 18:50:34 2017 " "Info: Processing started: Mon Nov 27 18:50:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off COADEXP5 -c COADEXP5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off COADEXP5 -c COADEXP5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "COADEXP5 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"COADEXP5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "2114:inst1\|inst2  " "Info: Automatically promoted node 2114:inst1\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst1|inst2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "2114:inst\|inst2  " "Info: Automatically promoted node 2114:inst\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|inst2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.931 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X27_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X27_Y6 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Warning: Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "do0 0 " "Info: Pin \"do0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "do1 0 " "Info: Pin \"do1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "do2 0 " "Info: Pin \"do2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "do3 0 " "Info: Pin \"do3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ch1 0 " "Info: Pin \"ch1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ch2 0 " "Info: Pin \"ch2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 18:50:35 2017 " "Info: Processing ended: Mon Nov 27 18:50:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 18:50:36 2017 " "Info: Processing started: Mon Nov 27 18:50:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off COADEXP5 -c COADEXP5 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off COADEXP5 -c COADEXP5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 18:50:37 2017 " "Info: Processing ended: Mon Nov 27 18:50:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 18:50:38 2017 " "Info: Processing started: Mon Nov 27 18:50:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off COADEXP5 -c COADEXP5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COADEXP5 -c COADEXP5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 240 736 904 256 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN " "Info: Assuming node \"EN\" is an undefined clock" {  } { { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 800 344 512 816 "EN" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ad10 " "Info: Assuming node \"ad10\" is an undefined clock" {  } { { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 216 368 536 232 "ad10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ad10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "2114:inst1\|inst2 " "Info: Detected gated clock \"2114:inst1\|inst2\" as buffer" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "2114:inst1\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "2114:inst\|inst2 " "Info: Detected gated clock \"2114:inst\|inst2\" as buffer" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "2114:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK memory memory 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 163.03 MHz between source memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X27_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X27_Y6 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.100 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 240 736 904 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.206 ns) 2.345 ns 2114:inst\|inst2 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(0.989 ns) + CELL(0.206 ns) = 2.345 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { CLK 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.000 ns) 3.446 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(1.101 ns) + CELL(0.000 ns) = 3.446 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.815 ns) 5.100 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 4 MEM M4K_X27_Y6 0 " "Info: 4: + IC(0.839 ns) + CELL(0.815 ns) = 5.100 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.171 ns ( 42.57 % ) " "Info: Total cell delay = 2.171 ns ( 42.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.929 ns ( 57.43 % ) " "Info: Total interconnect delay = 2.929 ns ( 57.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.989ns 1.101ns 0.839ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.119 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 5.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 240 736 904 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.206 ns) 2.345 ns 2114:inst\|inst2 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(0.989 ns) + CELL(0.206 ns) = 2.345 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { CLK 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.000 ns) 3.446 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(1.101 ns) + CELL(0.000 ns) = 3.446 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.834 ns) 5.119 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X27_Y6 1 " "Info: 4: + IC(0.839 ns) + CELL(0.834 ns) = 5.119 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.190 ns ( 42.78 % ) " "Info: Total cell delay = 2.190 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.929 ns ( 57.22 % ) " "Info: Total interconnect delay = 2.929 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.119 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.119 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.989ns 1.101ns 0.839ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.989ns 1.101ns 0.839ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.119 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.119 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.989ns 1.101ns 0.839ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.989ns 1.101ns 0.839ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.119 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.119 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.989ns 1.101ns 0.839ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "EN memory memory 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"EN\" Internal fmax is restricted to 163.03 MHz between source memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X27_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X27_Y6 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 5.329 ns + Shortest memory " "Info: + Shortest clock path from clock \"EN\" to destination memory is 5.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns EN 1 CLK PIN_130 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 6; CLK Node = 'EN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 800 344 512 816 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.370 ns) 2.574 ns 2114:inst\|inst2 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(1.054 ns) + CELL(0.370 ns) = 2.574 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { EN 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.000 ns) 3.675 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(1.101 ns) + CELL(0.000 ns) = 3.675 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.815 ns) 5.329 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 4 MEM M4K_X27_Y6 0 " "Info: 4: + IC(0.839 ns) + CELL(0.815 ns) = 5.329 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.335 ns ( 43.82 % ) " "Info: Total cell delay = 2.335 ns ( 43.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.994 ns ( 56.18 % ) " "Info: Total interconnect delay = 2.994 ns ( 56.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.054ns 1.101ns 0.839ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN source 5.348 ns - Longest memory " "Info: - Longest clock path from clock \"EN\" to source memory is 5.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns EN 1 CLK PIN_130 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 6; CLK Node = 'EN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 800 344 512 816 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.370 ns) 2.574 ns 2114:inst\|inst2 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(1.054 ns) + CELL(0.370 ns) = 2.574 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { EN 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.000 ns) 3.675 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(1.101 ns) + CELL(0.000 ns) = 3.675 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.834 ns) 5.348 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X27_Y6 1 " "Info: 4: + IC(0.839 ns) + CELL(0.834 ns) = 5.348 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.354 ns ( 44.02 % ) " "Info: Total cell delay = 2.354 ns ( 44.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.994 ns ( 55.98 % ) " "Info: Total interconnect delay = 2.994 ns ( 55.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.348 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.054ns 1.101ns 0.839ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.054ns 1.101ns 0.839ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.348 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.054ns 1.101ns 0.839ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.054ns 1.101ns 0.839ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.348 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.054ns 1.101ns 0.839ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ad10 memory memory 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"ad10\" Internal fmax is restricted to 163.03 MHz between source memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X27_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X27_Y6 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ad10 destination 6.550 ns + Shortest memory " "Info: + Shortest clock path from clock \"ad10\" to destination memory is 6.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns ad10 1 CLK PIN_27 6 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 6; CLK Node = 'ad10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad10 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 216 368 536 232 "ad10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.076 ns) + CELL(0.589 ns) 3.795 ns 2114:inst\|inst2 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(2.076 ns) + CELL(0.589 ns) = 3.795 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { ad10 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.000 ns) 4.896 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(1.101 ns) + CELL(0.000 ns) = 4.896 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.815 ns) 6.550 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 4 MEM M4K_X27_Y6 0 " "Info: 4: + IC(0.839 ns) + CELL(0.815 ns) = 6.550 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.534 ns ( 38.69 % ) " "Info: Total cell delay = 2.534 ns ( 38.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.016 ns ( 61.31 % ) " "Info: Total interconnect delay = 4.016 ns ( 61.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.550 ns" { ad10 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.550 ns" { ad10 {} ad10~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 2.076ns 1.101ns 0.839ns } { 0.000ns 1.130ns 0.589ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ad10 source 6.569 ns - Longest memory " "Info: - Longest clock path from clock \"ad10\" to source memory is 6.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns ad10 1 CLK PIN_27 6 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 6; CLK Node = 'ad10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad10 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 216 368 536 232 "ad10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.076 ns) + CELL(0.589 ns) 3.795 ns 2114:inst\|inst2 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(2.076 ns) + CELL(0.589 ns) = 3.795 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { ad10 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.000 ns) 4.896 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(1.101 ns) + CELL(0.000 ns) = 4.896 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.834 ns) 6.569 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X27_Y6 1 " "Info: 4: + IC(0.839 ns) + CELL(0.834 ns) = 6.569 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.553 ns ( 38.86 % ) " "Info: Total cell delay = 2.553 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.016 ns ( 61.14 % ) " "Info: Total interconnect delay = 4.016 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.569 ns" { ad10 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.569 ns" { ad10 {} ad10~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.076ns 1.101ns 0.839ns } { 0.000ns 1.130ns 0.589ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.550 ns" { ad10 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.550 ns" { ad10 {} ad10~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 2.076ns 1.101ns 0.839ns } { 0.000ns 1.130ns 0.589ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.569 ns" { ad10 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.569 ns" { ad10 {} ad10~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.076ns 1.101ns 0.839ns } { 0.000ns 1.130ns 0.589ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.550 ns" { ad10 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.550 ns" { ad10 {} ad10~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 2.076ns 1.101ns 0.839ns } { 0.000ns 1.130ns 0.589ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.569 ns" { ad10 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.569 ns" { ad10 {} ad10~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.076ns 1.101ns 0.839ns } { 0.000ns 1.130ns 0.589ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg IO CLK 4.636 ns memory " "Info: tsu for memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"IO\", clock pin = \"CLK\") is 4.636 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.710 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns IO 1 PIN PIN_107 2 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 2; PIN Node = 'IO'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 208 736 904 224 "IO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.127 ns) + CELL(0.206 ns) 7.348 ns 2114:inst\|inst1 2 COMB LCCOMB_X33_Y9_N20 1 " "Info: 2: + IC(6.127 ns) + CELL(0.206 ns) = 7.348 ns; Loc. = LCCOMB_X33_Y9_N20; Fanout = 1; COMB Node = '2114:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.333 ns" { IO 2114:inst|inst1 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 376 1488 1552 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(0.384 ns) 9.710 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X27_Y6 4 " "Info: 3: + IC(1.978 ns) + CELL(0.384 ns) = 9.710 ns; Loc. = M4K_X27_Y6; Fanout = 4; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { 2114:inst|inst1 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.605 ns ( 16.53 % ) " "Info: Total cell delay = 1.605 ns ( 16.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.105 ns ( 83.47 % ) " "Info: Total interconnect delay = 8.105 ns ( 83.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.710 ns" { IO 2114:inst|inst1 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.710 ns" { IO {} IO~combout {} 2114:inst|inst1 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 6.127ns 1.978ns } { 0.000ns 1.015ns 0.206ns 0.384ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.120 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 5.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 240 736 904 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.206 ns) 2.345 ns 2114:inst\|inst2 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(0.989 ns) + CELL(0.206 ns) = 2.345 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { CLK 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.000 ns) 3.446 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(1.101 ns) + CELL(0.000 ns) = 3.446 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.835 ns) 5.120 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X27_Y6 4 " "Info: 4: + IC(0.839 ns) + CELL(0.835 ns) = 5.120 ns; Loc. = M4K_X27_Y6; Fanout = 4; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 42.79 % ) " "Info: Total cell delay = 2.191 ns ( 42.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.929 ns ( 57.21 % ) " "Info: Total interconnect delay = 2.929 ns ( 57.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.120 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.120 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.989ns 1.101ns 0.839ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.710 ns" { IO 2114:inst|inst1 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.710 ns" { IO {} IO~combout {} 2114:inst|inst1 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 6.127ns 1.978ns } { 0.000ns 1.015ns 0.206ns 0.384ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.120 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.120 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.989ns 1.101ns 0.839ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.835ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ad10 do2 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 19.424 ns memory " "Info: tco from clock \"ad10\" to destination pin \"do2\" through memory \"2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg\" is 19.424 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ad10 source 7.878 ns + Longest memory " "Info: + Longest clock path from clock \"ad10\" to source memory is 7.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns ad10 1 CLK PIN_27 6 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 6; CLK Node = 'ad10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad10 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 216 368 536 232 "ad10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.074 ns) + CELL(0.505 ns) 3.709 ns 2114:inst1\|inst2 2 COMB LCCOMB_X33_Y9_N10 1 " "Info: 2: + IC(2.074 ns) + CELL(0.505 ns) = 3.709 ns; Loc. = LCCOMB_X33_Y9_N10; Fanout = 1; COMB Node = '2114:inst1\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { ad10 2114:inst1|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.485 ns) + CELL(0.000 ns) 6.194 ns 2114:inst1\|inst2~clkctrl 3 COMB CLKCTRL_G0 19 " "Info: 3: + IC(2.485 ns) + CELL(0.000 ns) = 6.194 ns; Loc. = CLKCTRL_G0; Fanout = 19; COMB Node = '2114:inst1\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { 2114:inst1|inst2 2114:inst1|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.835 ns) 7.878 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X27_Y4 4 " "Info: 4: + IC(0.849 ns) + CELL(0.835 ns) = 7.878 ns; Loc. = M4K_X27_Y4; Fanout = 4; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.470 ns ( 31.35 % ) " "Info: Total cell delay = 2.470 ns ( 31.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.408 ns ( 68.65 % ) " "Info: Total interconnect delay = 5.408 ns ( 68.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.878 ns" { ad10 2114:inst1|inst2 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.878 ns" { ad10 {} ad10~combout {} 2114:inst1|inst2 {} 2114:inst1|inst2~clkctrl {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 2.074ns 2.485ns 0.849ns } { 0.000ns 1.130ns 0.505ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.286 ns + Longest memory pin " "Info: + Longest memory to pin delay is 11.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X27_Y4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y4; Fanout = 4; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|q_a\[2\] 2 MEM M4K_X27_Y4 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X27_Y4; Fanout = 1; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.651 ns) 5.855 ns inst5 3 COMB LCCOMB_X28_Y6_N0 1 " "Info: 3: + IC(1.443 ns) + CELL(0.651 ns) = 5.855 ns; Loc. = LCCOMB_X28_Y6_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] inst5 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 392 1560 1624 440 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(3.286 ns) 11.286 ns do2 4 PIN PIN_164 0 " "Info: 4: + IC(2.145 ns) + CELL(3.286 ns) = 11.286 ns; Loc. = PIN_164; Fanout = 0; PIN Node = 'do2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.431 ns" { inst5 do2 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 408 1640 1816 424 "do2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.698 ns ( 68.21 % ) " "Info: Total cell delay = 7.698 ns ( 68.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.588 ns ( 31.79 % ) " "Info: Total interconnect delay = 3.588 ns ( 31.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.286 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] inst5 do2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.286 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] {} inst5 {} do2 {} } { 0.000ns 0.000ns 1.443ns 2.145ns } { 0.000ns 3.761ns 0.651ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.878 ns" { ad10 2114:inst1|inst2 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.878 ns" { ad10 {} ad10~combout {} 2114:inst1|inst2 {} 2114:inst1|inst2~clkctrl {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 2.074ns 2.485ns 0.849ns } { 0.000ns 1.130ns 0.505ns 0.000ns 0.835ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.286 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] inst5 do2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.286 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] {} inst5 {} do2 {} } { 0.000ns 0.000ns 1.443ns 2.145ns } { 0.000ns 3.761ns 0.651ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ad10 ch2 10.812 ns Longest " "Info: Longest tpd from source pin \"ad10\" to destination pin \"ch2\" is 10.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns ad10 1 CLK PIN_27 6 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 6; CLK Node = 'ad10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad10 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 216 368 536 232 "ad10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.075 ns) + CELL(0.624 ns) 3.829 ns inst7 2 COMB LCCOMB_X33_Y9_N18 1 " "Info: 2: + IC(2.075 ns) + CELL(0.624 ns) = 3.829 ns; Loc. = LCCOMB_X33_Y9_N18; Fanout = 1; COMB Node = 'inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { ad10 inst7 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 208 552 616 256 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.887 ns) + CELL(3.096 ns) 10.812 ns ch2 3 PIN PIN_31 0 " "Info: 3: + IC(3.887 ns) + CELL(3.096 ns) = 10.812 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'ch2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.983 ns" { inst7 ch2 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 56 624 640 232 "ch2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.850 ns ( 44.86 % ) " "Info: Total cell delay = 4.850 ns ( 44.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.962 ns ( 55.14 % ) " "Info: Total interconnect delay = 5.962 ns ( 55.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.812 ns" { ad10 inst7 ch2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.812 ns" { ad10 {} ad10~combout {} inst7 {} ch2 {} } { 0.000ns 0.000ns 2.075ns 3.887ns } { 0.000ns 1.130ns 0.624ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg9 ad9 ad10 4.080 ns memory " "Info: th for memory \"2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg9\" (data pin = \"ad9\", clock pin = \"ad10\") is 4.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ad10 destination 7.878 ns + Longest memory " "Info: + Longest clock path from clock \"ad10\" to destination memory is 7.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns ad10 1 CLK PIN_27 6 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 6; CLK Node = 'ad10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad10 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 216 368 536 232 "ad10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.074 ns) + CELL(0.505 ns) 3.709 ns 2114:inst1\|inst2 2 COMB LCCOMB_X33_Y9_N10 1 " "Info: 2: + IC(2.074 ns) + CELL(0.505 ns) = 3.709 ns; Loc. = LCCOMB_X33_Y9_N10; Fanout = 1; COMB Node = '2114:inst1\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { ad10 2114:inst1|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.485 ns) + CELL(0.000 ns) 6.194 ns 2114:inst1\|inst2~clkctrl 3 COMB CLKCTRL_G0 19 " "Info: 3: + IC(2.485 ns) + CELL(0.000 ns) = 6.194 ns; Loc. = CLKCTRL_G0; Fanout = 19; COMB Node = '2114:inst1\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { 2114:inst1|inst2 2114:inst1|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.835 ns) 7.878 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg9 4 MEM M4K_X27_Y4 4 " "Info: 4: + IC(0.849 ns) + CELL(0.835 ns) = 7.878 ns; Loc. = M4K_X27_Y4; Fanout = 4; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.470 ns ( 31.35 % ) " "Info: Total cell delay = 2.470 ns ( 31.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.408 ns ( 68.65 % ) " "Info: Total interconnect delay = 5.408 ns ( 68.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.878 ns" { ad10 2114:inst1|inst2 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.878 ns" { ad10 {} ad10~combout {} 2114:inst1|inst2 {} 2114:inst1|inst2~clkctrl {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.000ns 2.074ns 2.485ns 0.849ns } { 0.000ns 1.130ns 0.505ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.065 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns ad9 1 PIN PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'ad9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad9 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 400 736 904 416 "ad9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.759 ns) + CELL(0.176 ns) 4.065 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg9 2 MEM M4K_X27_Y4 4 " "Info: 2: + IC(2.759 ns) + CELL(0.176 ns) = 4.065 ns; Loc. = M4K_X27_Y4; Fanout = 4; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.935 ns" { ad9 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 32.13 % ) " "Info: Total cell delay = 1.306 ns ( 32.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.759 ns ( 67.87 % ) " "Info: Total interconnect delay = 2.759 ns ( 67.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.065 ns" { ad9 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.065 ns" { ad9 {} ad9~combout {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.000ns 2.759ns } { 0.000ns 1.130ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.878 ns" { ad10 2114:inst1|inst2 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.878 ns" { ad10 {} ad10~combout {} 2114:inst1|inst2 {} 2114:inst1|inst2~clkctrl {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.000ns 2.074ns 2.485ns 0.849ns } { 0.000ns 1.130ns 0.505ns 0.000ns 0.835ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.065 ns" { ad9 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.065 ns" { ad9 {} ad9~combout {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.000ns 2.759ns } { 0.000ns 1.130ns 0.176ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 18:50:38 2017 " "Info: Processing ended: Mon Nov 27 18:50:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Info: Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
