<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>SFEMP3Shield: SFEMP3Shield/SFEMP3Shield.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SFEMP3Shield
   &#160;<span id="projectnumber">1.00.00</span>
   </div>
   <div id="projectbrief">Arduino Library for VS10xx shield</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_76a93a06076240a30d1604a1db8f3fb7.html">SFEMP3Shield</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">SFEMP3Shield.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file for the <a class="el" href="class_s_f_e_m_p3_shield.html" title="Interface Driver to the VS10xx chip on the SPI.">SFEMP3Shield</a> library.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="_s_f_e_m_p3_shield_config_8h_source.html">SFEMP3ShieldConfig.h</a>&quot;</code><br/>
<code>#include &quot;SPI.h&quot;</code><br/>
<code>#include &quot;WProgram.h&quot;</code><br/>
<code>#include &lt;SdFat.h&gt;</code><br/>
<code>#include &lt;SdFatUtil.h&gt;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for SFEMP3Shield.h:</div>
<div class="dyncontent">
<div class="center"><img src="_s_f_e_m_p3_shield_8h__incl.png" border="0" usemap="#_s_f_e_m_p3_shield_2_s_f_e_m_p3_shield_8h" alt=""/></div>
<map name="_s_f_e_m_p3_shield_2_s_f_e_m_p3_shield_8h" id="_s_f_e_m_p3_shield_2_s_f_e_m_p3_shield_8h">
<area shape="rect" id="node3" href="_s_f_e_m_p3_shield_config_8h.html" title="Hardware dependent configuration definitions." alt="" coords="5,80,163,107"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="_s_f_e_m_p3_shield_8h__dep__incl.png" border="0" usemap="#_s_f_e_m_p3_shield_2_s_f_e_m_p3_shield_8hdep" alt=""/></div>
<map name="_s_f_e_m_p3_shield_2_s_f_e_m_p3_shield_8hdep" id="_s_f_e_m_p3_shield_2_s_f_e_m_p3_shield_8hdep">
<area shape="rect" id="node3" href="_s_f_e_m_p3_shield_8cpp.html" title="Code file for the SFEMP3Shield library." alt="" coords="5,80,235,107"/></map>
</div>
</div>
<p><a href="_s_f_e_m_p3_shield_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_s_f_e_m_p3_shield.html">SFEMP3Shield</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface Driver to the VS10xx chip on the SPI.  <a href="class_s_f_e_m_p3_shield.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniontwobyte.html">twobyte</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A handler for accessing bytes of a word.  <a href="uniontwobyte.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa8cecfc5c5c054d2875c03e77b7be15d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aa8cecfc5c5c054d2875c03e77b7be15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93f0eb578d23995850d61f7d61c55c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa93f0eb578d23995850d61f7d61c55c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SCI_Register_Group</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>VS10xx Serial Control Interface (aka SCI) Registers / </p>
</div></td></tr>
<tr class="memitem:af7dc54392e24e95e8be62cea7896b926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#af7dc54392e24e95e8be62cea7896b926">SCI_MODE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:af7dc54392e24e95e8be62cea7896b926"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI MODE register's address (R/W)  <a href="#af7dc54392e24e95e8be62cea7896b926"></a><br/></td></tr>
<tr class="separator:af7dc54392e24e95e8be62cea7896b926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add6851abf032886c9ba3fd4b63991c59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#add6851abf032886c9ba3fd4b63991c59">SCI_STATUS</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:add6851abf032886c9ba3fd4b63991c59"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI STATUS register's address (R/W)  <a href="#add6851abf032886c9ba3fd4b63991c59"></a><br/></td></tr>
<tr class="separator:add6851abf032886c9ba3fd4b63991c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1678887e1ea2a6f03ec762f7b351ab6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a1678887e1ea2a6f03ec762f7b351ab6b">SCI_BASS</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:a1678887e1ea2a6f03ec762f7b351ab6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI BASS register's address (R/W)  <a href="#a1678887e1ea2a6f03ec762f7b351ab6b"></a><br/></td></tr>
<tr class="separator:a1678887e1ea2a6f03ec762f7b351ab6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259006902b81270a1cd7506b3c315ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a259006902b81270a1cd7506b3c315ee3">SCI_CLOCKF</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:a259006902b81270a1cd7506b3c315ee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI CLOCKF register's address (R/W)  <a href="#a259006902b81270a1cd7506b3c315ee3"></a><br/></td></tr>
<tr class="separator:a259006902b81270a1cd7506b3c315ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70a5ef67f28bbbe578eca237450e3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#ae70a5ef67f28bbbe578eca237450e3c1">SCI_DECODE_TIME</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ae70a5ef67f28bbbe578eca237450e3c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI Decode Time register's address (R/W)  <a href="#ae70a5ef67f28bbbe578eca237450e3c1"></a><br/></td></tr>
<tr class="separator:ae70a5ef67f28bbbe578eca237450e3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4836ab2e9b19aaa0441c859cdb1456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#aae4836ab2e9b19aaa0441c859cdb1456">SCI_AUDATA</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:aae4836ab2e9b19aaa0441c859cdb1456"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI AUDATA register's address (R/W)  <a href="#aae4836ab2e9b19aaa0441c859cdb1456"></a><br/></td></tr>
<tr class="separator:aae4836ab2e9b19aaa0441c859cdb1456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff726bf42852036bacf19b4a15879344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#aff726bf42852036bacf19b4a15879344">SCI_WRAM</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:aff726bf42852036bacf19b4a15879344"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI WRAM register's address (R/W)  <a href="#aff726bf42852036bacf19b4a15879344"></a><br/></td></tr>
<tr class="separator:aff726bf42852036bacf19b4a15879344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2191d414c5eb3a2973ebf773c41b607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#af2191d414c5eb3a2973ebf773c41b607">SCI_WRAMADDR</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:af2191d414c5eb3a2973ebf773c41b607"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI WRAMADDR register (W)  <a href="#af2191d414c5eb3a2973ebf773c41b607"></a><br/></td></tr>
<tr class="separator:af2191d414c5eb3a2973ebf773c41b607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c914a98de56acfa57a400781904c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a52c914a98de56acfa57a400781904c1a">SCI_HDAT0</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:a52c914a98de56acfa57a400781904c1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI HDAT0 register's address (R/W)  <a href="#a52c914a98de56acfa57a400781904c1a"></a><br/></td></tr>
<tr class="separator:a52c914a98de56acfa57a400781904c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1e9987a877ecdd8876cf8593882922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#abd1e9987a877ecdd8876cf8593882922">SCI_HDAT1</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="memdesc:abd1e9987a877ecdd8876cf8593882922"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI HDAT1 register's address (R/W)  <a href="#abd1e9987a877ecdd8876cf8593882922"></a><br/></td></tr>
<tr class="separator:abd1e9987a877ecdd8876cf8593882922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955fead9f2f6647ccc8a083d45a5e811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a955fead9f2f6647ccc8a083d45a5e811">SCI_AIADDR</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="memdesc:a955fead9f2f6647ccc8a083d45a5e811"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI AIADDR register's address (R/W)  <a href="#a955fead9f2f6647ccc8a083d45a5e811"></a><br/></td></tr>
<tr class="separator:a955fead9f2f6647ccc8a083d45a5e811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe16d04305413900b248ac13532f0de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#acbe16d04305413900b248ac13532f0de">SCI_VOL</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="memdesc:acbe16d04305413900b248ac13532f0de"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI VOL register's address (R/W)  <a href="#acbe16d04305413900b248ac13532f0de"></a><br/></td></tr>
<tr class="separator:acbe16d04305413900b248ac13532f0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0803dabe6c2a79d4ef6e3c2493ef7c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a0803dabe6c2a79d4ef6e3c2493ef7c2b">SCI_AICTRL0</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:a0803dabe6c2a79d4ef6e3c2493ef7c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI AICTRL[x] register's address (R/W)  <a href="#a0803dabe6c2a79d4ef6e3c2493ef7c2b"></a><br/></td></tr>
<tr class="separator:a0803dabe6c2a79d4ef6e3c2493ef7c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef063d30c43b96df9d3d3767ed80210e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#aef063d30c43b96df9d3d3767ed80210e">SCI_AICTRL1</a>&#160;&#160;&#160;0x0D</td></tr>
<tr class="memdesc:aef063d30c43b96df9d3d3767ed80210e"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI AICTRL[x] register's address (R/W)  <a href="#aef063d30c43b96df9d3d3767ed80210e"></a><br/></td></tr>
<tr class="separator:aef063d30c43b96df9d3d3767ed80210e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdf3d16eae82d396ffc3fc6d0c209fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a7bdf3d16eae82d396ffc3fc6d0c209fa">SCI_AICTRL2</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:a7bdf3d16eae82d396ffc3fc6d0c209fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI AICTRL[x] register's address (R/W)  <a href="#a7bdf3d16eae82d396ffc3fc6d0c209fa"></a><br/></td></tr>
<tr class="separator:a7bdf3d16eae82d396ffc3fc6d0c209fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69aed2a986aef3fc6f862ae295dc81b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a69aed2a986aef3fc6f862ae295dc81b0">SCI_AICTRL3</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:a69aed2a986aef3fc6f862ae295dc81b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SCI AICTRL[x] register (R/W)  <a href="#a69aed2a986aef3fc6f862ae295dc81b0"></a><br/></td></tr>
<tr class="separator:a69aed2a986aef3fc6f862ae295dc81b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SCI_MODE_Bit_Definitions_Group</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>VS10xx SCI_MODE bitmasks / </p>
</div></td></tr>
<tr class="memitem:aee25c5b07eac003d707251803fb7e32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#aee25c5b07eac003d707251803fb7e32b">SM_DIFF</a>&#160;&#160;&#160;0x0001</td></tr>
<tr class="memdesc:aee25c5b07eac003d707251803fb7e32b"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_DIFF bit mask of the SCI_MODE register.  <a href="#aee25c5b07eac003d707251803fb7e32b"></a><br/></td></tr>
<tr class="separator:aee25c5b07eac003d707251803fb7e32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a3eabf0d5b219e35d4ecfb3f9a05ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a40a3eabf0d5b219e35d4ecfb3f9a05ea">SM_LAYER12</a>&#160;&#160;&#160;0x0002</td></tr>
<tr class="memdesc:a40a3eabf0d5b219e35d4ecfb3f9a05ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_LAYER12 bit mask of the SCI_MODE register.  <a href="#a40a3eabf0d5b219e35d4ecfb3f9a05ea"></a><br/></td></tr>
<tr class="separator:a40a3eabf0d5b219e35d4ecfb3f9a05ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73f4087a66e092b2ad4913f6c036365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#ac73f4087a66e092b2ad4913f6c036365">SM_RESET</a>&#160;&#160;&#160;0x0004</td></tr>
<tr class="memdesc:ac73f4087a66e092b2ad4913f6c036365"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_DIFF bit mask of the SM_RESET register.  <a href="#ac73f4087a66e092b2ad4913f6c036365"></a><br/></td></tr>
<tr class="separator:ac73f4087a66e092b2ad4913f6c036365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79879d998b17a91fb00676e9c2af737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#ac79879d998b17a91fb00676e9c2af737">SM_CANCEL</a>&#160;&#160;&#160;0x0008</td></tr>
<tr class="memdesc:ac79879d998b17a91fb00676e9c2af737"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_DIFF bit mask of the SCI_MODE register.  <a href="#ac79879d998b17a91fb00676e9c2af737"></a><br/></td></tr>
<tr class="separator:ac79879d998b17a91fb00676e9c2af737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc0ad592e895be446fe9484af410278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#acfc0ad592e895be446fe9484af410278">SM_EARSPEAKER_LO</a>&#160;&#160;&#160;0x0010</td></tr>
<tr class="memdesc:acfc0ad592e895be446fe9484af410278"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_EARSPEAKER_LO bit mask of the SCI_MODE register.  <a href="#acfc0ad592e895be446fe9484af410278"></a><br/></td></tr>
<tr class="separator:acfc0ad592e895be446fe9484af410278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0971535cc6abaa3f7e4500a4ce76cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#ad0971535cc6abaa3f7e4500a4ce76cc7">SM_TESTS</a>&#160;&#160;&#160;0x0020</td></tr>
<tr class="memdesc:ad0971535cc6abaa3f7e4500a4ce76cc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_TESTS bit mask of the SCI_MODE register.  <a href="#ad0971535cc6abaa3f7e4500a4ce76cc7"></a><br/></td></tr>
<tr class="separator:ad0971535cc6abaa3f7e4500a4ce76cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c8d7e7fae74462ec55d9418b90b762e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a7c8d7e7fae74462ec55d9418b90b762e">SM_STREAM</a>&#160;&#160;&#160;0x0040</td></tr>
<tr class="memdesc:a7c8d7e7fae74462ec55d9418b90b762e"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_STREAM bit mask of the SCI_MODE register.  <a href="#a7c8d7e7fae74462ec55d9418b90b762e"></a><br/></td></tr>
<tr class="separator:a7c8d7e7fae74462ec55d9418b90b762e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697c80f0c5ca60f4d6c0618c8e0aa06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a697c80f0c5ca60f4d6c0618c8e0aa06f">SM_EARSPEAKER_HI</a>&#160;&#160;&#160;0x0080</td></tr>
<tr class="memdesc:a697c80f0c5ca60f4d6c0618c8e0aa06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_EARSPEAKER_HI bit mask of the SCI_MODE register.  <a href="#a697c80f0c5ca60f4d6c0618c8e0aa06f"></a><br/></td></tr>
<tr class="separator:a697c80f0c5ca60f4d6c0618c8e0aa06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f269c27851a758ad47524031bdfb982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a8f269c27851a758ad47524031bdfb982">SM_DACT</a>&#160;&#160;&#160;0x0100</td></tr>
<tr class="memdesc:a8f269c27851a758ad47524031bdfb982"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_DACT bit mask of the SCI_MODE register.  <a href="#a8f269c27851a758ad47524031bdfb982"></a><br/></td></tr>
<tr class="separator:a8f269c27851a758ad47524031bdfb982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f3672ff35a418e51b8f6289e9e9606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a55f3672ff35a418e51b8f6289e9e9606">SM_SDIORD</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="memdesc:a55f3672ff35a418e51b8f6289e9e9606"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_SDIORD bit mask of the SCI_MODE register.  <a href="#a55f3672ff35a418e51b8f6289e9e9606"></a><br/></td></tr>
<tr class="separator:a55f3672ff35a418e51b8f6289e9e9606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b38b83fe90ea24b711b056d41df804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a01b38b83fe90ea24b711b056d41df804">SM_SDISHARE</a>&#160;&#160;&#160;0x0400</td></tr>
<tr class="memdesc:a01b38b83fe90ea24b711b056d41df804"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_SDISHARE bit mask of the SCI_MODE register.  <a href="#a01b38b83fe90ea24b711b056d41df804"></a><br/></td></tr>
<tr class="separator:a01b38b83fe90ea24b711b056d41df804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad452717cdf9bf458c30cd20c1e78d719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#ad452717cdf9bf458c30cd20c1e78d719">SM_SDINEW</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="memdesc:ad452717cdf9bf458c30cd20c1e78d719"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_SDINEW bit mask of the SCI_MODE register.  <a href="#ad452717cdf9bf458c30cd20c1e78d719"></a><br/></td></tr>
<tr class="separator:ad452717cdf9bf458c30cd20c1e78d719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4d70471852b259c6bbe2e7bfa7f0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a2b4d70471852b259c6bbe2e7bfa7f0a7">SM_ADPCM</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="memdesc:a2b4d70471852b259c6bbe2e7bfa7f0a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_ADPCM bit mask of the SCI_MODE register.  <a href="#a2b4d70471852b259c6bbe2e7bfa7f0a7"></a><br/></td></tr>
<tr class="separator:a2b4d70471852b259c6bbe2e7bfa7f0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f796ff8c7c2de3ecbd25f1bee4fdf57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a2f796ff8c7c2de3ecbd25f1bee4fdf57">SM_PAUSE</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="memdesc:a2f796ff8c7c2de3ecbd25f1bee4fdf57"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_PAUSE bit mask of the SCI_MODE register.  <a href="#a2f796ff8c7c2de3ecbd25f1bee4fdf57"></a><br/></td></tr>
<tr class="separator:a2f796ff8c7c2de3ecbd25f1bee4fdf57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13ee6003e76f9ea30610e18acb34f0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a13ee6003e76f9ea30610e18acb34f0e1">SM_LINE1</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="memdesc:a13ee6003e76f9ea30610e18acb34f0e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_LINE1 bit mask of the SCI_MODE register.  <a href="#a13ee6003e76f9ea30610e18acb34f0e1"></a><br/></td></tr>
<tr class="separator:a13ee6003e76f9ea30610e18acb34f0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af901d82a70ea82d76ffff4f558edd588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#af901d82a70ea82d76ffff4f558edd588">SM_CLK_RANGE</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:af901d82a70ea82d76ffff4f558edd588"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the SM_CLK_RANGE bit mask of the SCI_MODE register.  <a href="#af901d82a70ea82d76ffff4f558edd588"></a><br/></td></tr>
<tr class="separator:af901d82a70ea82d76ffff4f558edd588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f7e48f49e56c8407b261019bb419d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a4f7e48f49e56c8407b261019bb419d8e">VS_LINE1_MODE</a></td></tr>
<tr class="memdesc:a4f7e48f49e56c8407b261019bb419d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the VS_LINE1_MODE to configure either Line level or microphone input.  <a href="#a4f7e48f49e56c8407b261019bb419d8e"></a><br/></td></tr>
<tr class="separator:a4f7e48f49e56c8407b261019bb419d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Extra_Parameter_Group</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Extra Parameter in X memory (refer to p.58 of the datasheet) / </p>
</div></td></tr>
<tr class="memitem:a86dd529af8304663332ab11cdb24d800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a86dd529af8304663332ab11cdb24d800">para_chipID_0</a>&#160;&#160;&#160;0x1E00</td></tr>
<tr class="memdesc:a86dd529af8304663332ab11cdb24d800"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the WRAM para_chipID_0 register's address (R/W)  <a href="#a86dd529af8304663332ab11cdb24d800"></a><br/></td></tr>
<tr class="separator:a86dd529af8304663332ab11cdb24d800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc03b32acd99a219abe177c9f634f6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#adc03b32acd99a219abe177c9f634f6ef">para_chipID_1</a>&#160;&#160;&#160;0x1E01</td></tr>
<tr class="memdesc:adc03b32acd99a219abe177c9f634f6ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the WRAM para_chipID_1 register's address (R/W)  <a href="#adc03b32acd99a219abe177c9f634f6ef"></a><br/></td></tr>
<tr class="separator:adc03b32acd99a219abe177c9f634f6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d42f71b6e9f419f395e62957f065f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#ad9d42f71b6e9f419f395e62957f065f0">para_version</a>&#160;&#160;&#160;0x1E02</td></tr>
<tr class="memdesc:ad9d42f71b6e9f419f395e62957f065f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the WRAM para_version register's address (R/W)  <a href="#ad9d42f71b6e9f419f395e62957f065f0"></a><br/></td></tr>
<tr class="separator:ad9d42f71b6e9f419f395e62957f065f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b14ce46d75153593f37efaaa9dd9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a9b14ce46d75153593f37efaaa9dd9622">para_config1</a>&#160;&#160;&#160;0x1E03</td></tr>
<tr class="memdesc:a9b14ce46d75153593f37efaaa9dd9622"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the WRAM para_config1 register's address (R/W)  <a href="#a9b14ce46d75153593f37efaaa9dd9622"></a><br/></td></tr>
<tr class="separator:a9b14ce46d75153593f37efaaa9dd9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016ca2f4da4c5f51fb1f6e736d0c7a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a016ca2f4da4c5f51fb1f6e736d0c7a60">para_playSpeed</a>&#160;&#160;&#160;0x1E04</td></tr>
<tr class="memdesc:a016ca2f4da4c5f51fb1f6e736d0c7a60"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the WRAM para_playSpeed register's address (R/W)  <a href="#a016ca2f4da4c5f51fb1f6e736d0c7a60"></a><br/></td></tr>
<tr class="separator:a016ca2f4da4c5f51fb1f6e736d0c7a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2224e6879b077230c10919ceaa88aef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a2224e6879b077230c10919ceaa88aef2">para_byteRate</a>&#160;&#160;&#160;0x1E05</td></tr>
<tr class="memdesc:a2224e6879b077230c10919ceaa88aef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the WRAM para_byteRate register's address (R/W)  <a href="#a2224e6879b077230c10919ceaa88aef2"></a><br/></td></tr>
<tr class="separator:a2224e6879b077230c10919ceaa88aef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61b0e1daf543e2bf0405da7886a0efb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a61b0e1daf543e2bf0405da7886a0efb6">para_endFillByte</a>&#160;&#160;&#160;0x1E06</td></tr>
<tr class="memdesc:a61b0e1daf543e2bf0405da7886a0efb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the WRAM para_endFillByte register's address (R/W)  <a href="#a61b0e1daf543e2bf0405da7886a0efb6"></a><br/></td></tr>
<tr class="separator:a61b0e1daf543e2bf0405da7886a0efb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c797e896130938d3d7f33545128f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a15c797e896130938d3d7f33545128f4f">para_MonoOutput</a>&#160;&#160;&#160;0x1E09</td></tr>
<tr class="memdesc:a15c797e896130938d3d7f33545128f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the WRAM para_MonoOutput register's address (R/W)  <a href="#a15c797e896130938d3d7f33545128f4f"></a><br/></td></tr>
<tr class="separator:a15c797e896130938d3d7f33545128f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003ddc3f8e3f2a4180945c9a6fec4159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a003ddc3f8e3f2a4180945c9a6fec4159">para_positionMsec_0</a>&#160;&#160;&#160;0x1E27</td></tr>
<tr class="memdesc:a003ddc3f8e3f2a4180945c9a6fec4159"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the WRAM para_positionMsec_0 register's address (R/W)  <a href="#a003ddc3f8e3f2a4180945c9a6fec4159"></a><br/></td></tr>
<tr class="separator:a003ddc3f8e3f2a4180945c9a6fec4159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e9ff94ad9a684e10252866f0097480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#af1e9ff94ad9a684e10252866f0097480">para_positionMsec_1</a>&#160;&#160;&#160;0x1E28</td></tr>
<tr class="memdesc:af1e9ff94ad9a684e10252866f0097480"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the WRAM para_positionMsec_1 register's address (R/W)  <a href="#af1e9ff94ad9a684e10252866f0097480"></a><br/></td></tr>
<tr class="separator:af1e9ff94ad9a684e10252866f0097480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab709a4c7ea09adabf0dbe1b100e2874d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#ab709a4c7ea09adabf0dbe1b100e2874d">para_resync</a>&#160;&#160;&#160;0x1E29</td></tr>
<tr class="memdesc:ab709a4c7ea09adabf0dbe1b100e2874d"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the WRAM para_resync register's address (R/W)  <a href="#ab709a4c7ea09adabf0dbe1b100e2874d"></a><br/></td></tr>
<tr class="separator:ab709a4c7ea09adabf0dbe1b100e2874d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ID3_Tag_Group</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>ID3 Tag location offsets / </p>
</div></td></tr>
<tr class="memitem:a1912d3fe37396f460f67efa0729dc2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a1912d3fe37396f460f67efa0729dc2b5">TRACK_TITLE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a1912d3fe37396f460f67efa0729dc2b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the offset for the track's Title.  <a href="#a1912d3fe37396f460f67efa0729dc2b5"></a><br/></td></tr>
<tr class="separator:a1912d3fe37396f460f67efa0729dc2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30bf7bd8571ded01a4728e0266a2e01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a30bf7bd8571ded01a4728e0266a2e01a">TRACK_ARTIST</a>&#160;&#160;&#160;33</td></tr>
<tr class="memdesc:a30bf7bd8571ded01a4728e0266a2e01a"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the offset for the track's Artist.  <a href="#a30bf7bd8571ded01a4728e0266a2e01a"></a><br/></td></tr>
<tr class="separator:a30bf7bd8571ded01a4728e0266a2e01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0cfd27984bac84f0a2cff889e006718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#af0cfd27984bac84f0a2cff889e006718">TRACK_ALBUM</a>&#160;&#160;&#160;63</td></tr>
<tr class="memdesc:af0cfd27984bac84f0a2cff889e006718"><td class="mdescLeft">&#160;</td><td class="mdescRight">A macro of the offset for the track's Album.  <a href="#af0cfd27984bac84f0a2cff889e006718"></a><br/></td></tr>
<tr class="separator:af0cfd27984bac84f0a2cff889e006718"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ad701087b7fa2b683f9da6cdb04c9ecbf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#ad701087b7fa2b683f9da6cdb04c9ecbf">flush_m</a> { <a class="el" href="_s_f_e_m_p3_shield_8h.html#ad701087b7fa2b683f9da6cdb04c9ecbfad071fc6f9469835b7438c85e70ffcc43">post</a>, 
<a class="el" href="_s_f_e_m_p3_shield_8h.html#ad701087b7fa2b683f9da6cdb04c9ecbfa7ee645a7f224bd0635fd8d9c07cb329e">pre</a>, 
<a class="el" href="_s_f_e_m_p3_shield_8h.html#ad701087b7fa2b683f9da6cdb04c9ecbfad0957f04342d48a36bfb6beefd2b04f1">both</a>, 
<a class="el" href="_s_f_e_m_p3_shield_8h.html#ad701087b7fa2b683f9da6cdb04c9ecbfab7e4e0120a041dbe6528b050c04269e0">none</a>
 }</td></tr>
<tr class="memdesc:ad701087b7fa2b683f9da6cdb04c9ecbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">selects the way <a class="el" href="class_s_f_e_m_p3_shield.html#a294e274b4b02f41b5bb635400455ec29" title="flush the VSdsp buffer and cancel">SFEMP3Shield::flush_cancel()</a> will flush buffer  <a href="_s_f_e_m_p3_shield_8h.html#ad701087b7fa2b683f9da6cdb04c9ecbf">More...</a><br/></td></tr>
<tr class="separator:ad701087b7fa2b683f9da6cdb04c9ecbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a9ff77b026d5d353ff902b4787e8589aa"><td class="memItemLeft" align="right" valign="top">char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a9ff77b026d5d353ff902b4787e8589aa">strip_nonalpha_inplace</a> (char *s)</td></tr>
<tr class="memdesc:a9ff77b026d5d353ff902b4787e8589aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">chomp non printable characters out of string.  <a href="#a9ff77b026d5d353ff902b4787e8589aa"></a><br/></td></tr>
<tr class="separator:a9ff77b026d5d353ff902b4787e8589aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">External_Variable_Group</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>External Variables accessed by other files. / </p>
</div></td></tr>
<tr class="memitem:aeeb69ee529b0f58271aa28e823825f77"><td class="memItemLeft" align="right" valign="top">Sd2Card&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#aeeb69ee529b0f58271aa28e823825f77">card</a></td></tr>
<tr class="memdesc:aeeb69ee529b0f58271aa28e823825f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sd2Card card;.  <a href="#aeeb69ee529b0f58271aa28e823825f77"></a><br/></td></tr>
<tr class="separator:aeeb69ee529b0f58271aa28e823825f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89ea83df4812c74a5c11a988458471c8"><td class="memItemLeft" align="right" valign="top">SdVolume&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a89ea83df4812c74a5c11a988458471c8">volume</a></td></tr>
<tr class="memdesc:a89ea83df4812c74a5c11a988458471c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SdVolume volume;.  <a href="#a89ea83df4812c74a5c11a988458471c8"></a><br/></td></tr>
<tr class="separator:a89ea83df4812c74a5c11a988458471c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04284a6711f66caf6c351007f90d935e"><td class="memItemLeft" align="right" valign="top">SdFile&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a04284a6711f66caf6c351007f90d935e">root</a></td></tr>
<tr class="memdesc:a04284a6711f66caf6c351007f90d935e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SdFile root;.  <a href="#a04284a6711f66caf6c351007f90d935e"></a><br/></td></tr>
<tr class="separator:a04284a6711f66caf6c351007f90d935e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78313e312dad4eb5add10cef4b07f5ce"><td class="memItemLeft" align="right" valign="top">SdFile&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_f_e_m_p3_shield_8h.html#a78313e312dad4eb5add10cef4b07f5ce">track</a></td></tr>
<tr class="memdesc:a78313e312dad4eb5add10cef4b07f5ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">SdFile track;.  <a href="#a78313e312dad4eb5add10cef4b07f5ce"></a><br/></td></tr>
<tr class="separator:a78313e312dad4eb5add10cef4b07f5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file for the <a class="el" href="class_s_f_e_m_p3_shield.html" title="Interface Driver to the VS10xx chip on the SPI.">SFEMP3Shield</a> library. </p>
<dl class="section remark"><dt>Remarks</dt><dd>comments are implemented with Doxygen Markdown format </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="aa93f0eb578d23995850d61f7d61c55c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FALSE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2224e6879b077230c10919ceaa88aef2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define para_byteRate&#160;&#160;&#160;0x1E05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the WRAM para_byteRate register's address (R/W) </p>
<p>para_byteRate is a Read/Write Extra Parameter in X memory, accessed indirectly with the SCI_WRAMADDR and SCI_WRAM.</p>
<p>playSpeed makes it possible to fast forward songs. Decoding of the bitstream is performed, but only each playSpeed frames are played. For example by writing 4 to playSpeed will play the song four times as fast as normal, if you are able to feed the data with that speed. Write 0 or 1 to return to normal speed. SCI_DECODE_TIME will also count faster. All current codecs support the playSpeed configuration. </p>

</div>
</div>
<a class="anchor" id="a86dd529af8304663332ab11cdb24d800"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define para_chipID_0&#160;&#160;&#160;0x1E00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the WRAM para_chipID_0 register's address (R/W) </p>
<p>para_chipID_0 is a Read/Write Extra Parameter in X memory, accessed indirectly with the SCI_WRAMADDR and SCI_WRAM.</p>
<p>The fuse-programmed ID is read at startup and copied into the chipID field. If not available the value will be all zeros. </p>

</div>
</div>
<a class="anchor" id="adc03b32acd99a219abe177c9f634f6ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define para_chipID_1&#160;&#160;&#160;0x1E01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the WRAM para_chipID_1 register's address (R/W) </p>
<p>para_chipID_1 is a Read/Write Extra Parameter in X memory, accessed indirectly with the SCI_WRAMADDR and SCI_WRAM.</p>
<p>The fuse-programmed ID is read at startup and copied into the chipID field. If not available the value will be all zeros. </p>

</div>
</div>
<a class="anchor" id="a9b14ce46d75153593f37efaaa9dd9622"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define para_config1&#160;&#160;&#160;0x1E03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the WRAM para_config1 register's address (R/W) </p>
<p>para_config1 is a Read/Write Extra Parameter in X memory, accessed indirectly with the SCI_WRAMADDR and SCI_WRAM.</p>
<p>The version field can be used to determine the layout of the rest of the structure. The version number is changed when the structure is changed. For VS1053b the structure version is 3. </p>

</div>
</div>
<a class="anchor" id="a61b0e1daf543e2bf0405da7886a0efb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define para_endFillByte&#160;&#160;&#160;0x1E06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the WRAM para_endFillByte register's address (R/W) </p>
<p>para_endFillByte is a Read/Write Extra Parameter in X memory, accessed indirectly with the SCI_WRAMADDR and SCI_WRAM.</p>
<p>The endFillByte indicates what byte value to send as to properly flush the streams playback buffer, before SM_CANCEL is set, as to gracefully end the current stream.</p>
<dl class="section warning"><dt>Warning</dt><dd>Omitting the endFillByte requirement may prevent subsequent streams from properly resyncing. </dd></dl>

</div>
</div>
<a class="anchor" id="a15c797e896130938d3d7f33545128f4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define para_MonoOutput&#160;&#160;&#160;0x1E09</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the WRAM para_MonoOutput register's address (R/W) </p>
<p>para_MonoOutput is a Read/Write Extra Parameter in X memory, accessed indirectly with the SCI_WRAMADDR and SCI_WRAM.</p>
<p>Analog output of the VS10XX may be configuured to be either either Stereo(default) or Mono. When correspondingly set to 0 or 1.</p>
<dl class="section warning"><dt>Warning</dt><dd>This feature is only available when composite patch 1.7 or higher is loaded into the VSdsp. </dd></dl>

</div>
</div>
<a class="anchor" id="a016ca2f4da4c5f51fb1f6e736d0c7a60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define para_playSpeed&#160;&#160;&#160;0x1E04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the WRAM para_playSpeed register's address (R/W) </p>
<p>para_playSpeed is a Read/Write Extra Parameter in X memory, accessed indirectly with the SCI_WRAMADDR and SCI_WRAM.</p>
<p>config1 controls MIDI Reverb and AACs SBR and PS settings. </p>

</div>
</div>
<a class="anchor" id="a003ddc3f8e3f2a4180945c9a6fec4159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define para_positionMsec_0&#160;&#160;&#160;0x1E27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the WRAM para_positionMsec_0 register's address (R/W) </p>
<p>para_positionMsec_0 is a Read/Write Extra Parameter in X memory, accessed indirectly with the SCI_WRAMADDR and SCI_WRAM. Corresponding to the high 16 bit value of positionMsec</p>
<p>positionMsec is a field that gives the current play position in a file in milliseconds, regardless of rewind and fast forward operations. The value is only available in codecs that can determine the play position from the stream itself. Currently WMA and Ogg Vorbis provide this information. If the position is unknown, this field contains -1. </p>

</div>
</div>
<a class="anchor" id="af1e9ff94ad9a684e10252866f0097480"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define para_positionMsec_1&#160;&#160;&#160;0x1E28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the WRAM para_positionMsec_1 register's address (R/W) </p>
<p>para_positionMsec_1 is a Read/Write Extra Parameter in X memory, accessed indirectly with the SCI_WRAMADDR and SCI_WRAM. Corresponding to the high 16 bit value of positionMsec</p>
<p>positionMsec is a field that gives the current play position in a file in milliseconds, regardless of rewind and fast forward operations. The value is only available in codecs that can determine the play position from the stream itself. Currently WMA and Ogg Vorbis provide this information. If the position is unknown, this field contains -1. </p>

</div>
</div>
<a class="anchor" id="ab709a4c7ea09adabf0dbe1b100e2874d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define para_resync&#160;&#160;&#160;0x1E29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the WRAM para_resync register's address (R/W) </p>
<p>para_resync is a Read/Write Extra Parameter in X memory, accessed indirectly with the SCI_WRAMADDR and SCI_WRAM.</p>
<p>The resync field is set to 32767 after a reset to make resynchronization the default action, but it can be cleared after reset to restore the old action. When resync is set, every file decode should always end as described in Chapter 9.5.1. </p>

</div>
</div>
<a class="anchor" id="ad9d42f71b6e9f419f395e62957f065f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define para_version&#160;&#160;&#160;0x1E02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the WRAM para_version register's address (R/W) </p>
<p>para_version is a Read/Write Extra Parameter in X memory, accessed indirectly with the SCI_WRAMADDR and SCI_WRAM. </p>

</div>
</div>
<a class="anchor" id="a955fead9f2f6647ccc8a083d45a5e811"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_AIADDR&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI AIADDR register's address (R/W) </p>
<p>SCI_AIADDR is a Read/Write register indicates the start address of the application code written earlier with SCI_WRAMADDR and SCI_WRAM registers. If no application code is used, this register should not be initialized,or it should be initialized to zero. For more details, </p>
<dl class="section see"><dt>See Also</dt><dd>Application Notes for VS10XX.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Reading AIADDR is not recommended. It can cause samplerate to be set to a very low value. </dd></dl>

</div>
</div>
<a class="anchor" id="a0803dabe6c2a79d4ef6e3c2493ef7c2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_AICTRL0&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI AICTRL[x] register's address (R/W) </p>
<p>SCI_AICTRL[x] registers ( x=[0 .. 3] ) are Read/Write that can be used to access the user's application program. The AICTRL registers are also used with PCM/ADPCM encoding mode. </p>

</div>
</div>
<a class="anchor" id="aef063d30c43b96df9d3d3767ed80210e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_AICTRL1&#160;&#160;&#160;0x0D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI AICTRL[x] register's address (R/W) </p>
<p>SCI_AICTRL[x] registers ( x=[0 .. 3] ) are Read/Write that can be used to access the user's application program. The AICTRL registers are also used with PCM/ADPCM encoding mode. </p>

</div>
</div>
<a class="anchor" id="a7bdf3d16eae82d396ffc3fc6d0c209fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_AICTRL2&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI AICTRL[x] register's address (R/W) </p>
<p>SCI_AICTRL[x] registers ( x=[0 .. 3] ) are Read/Write that can be used to access the user's application program. The AICTRL registers are also used with PCM/ADPCM encoding mode. </p>

</div>
</div>
<a class="anchor" id="a69aed2a986aef3fc6f862ae295dc81b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_AICTRL3&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI AICTRL[x] register (R/W) </p>
<p>SCI_AICTRL[x] registers ( x=[0 .. 3] ) are Read/Write that can be used to access the user's application program. The AICTRL registers are also used with PCM/ADPCM encoding mode. </p>

</div>
</div>
<a class="anchor" id="aae4836ab2e9b19aaa0441c859cdb1456"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_AUDATA&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI AUDATA register's address (R/W) </p>
<p>SCI_AUDATA is a Read/Write register containing information when decoding correct data, the current samplerate and number of channels can be found in bits 15:1 and 0 of SCI_AUDATA, respectively. Bits 15:1 contain the samplerate divided by two, and bit 0 is 0 for mono data and 1 for stereo. Writing to SCI_AUDATA will change the samplerate directly. </p>

</div>
</div>
<a class="anchor" id="a1678887e1ea2a6f03ec762f7b351ab6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_BASS&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI BASS register's address (R/W) </p>
<p>SCI_BASS is a Read/Write register used to control VSBE. The Bass Enhancer VSBE is a powerful bass boosting DSP algorithm, which tries to take the most out of the users earphones without causing clipping. </p>

</div>
</div>
<a class="anchor" id="a259006902b81270a1cd7506b3c315ee3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_CLOCKF&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI CLOCKF register's address (R/W) </p>
<p>SCI_CLOCKF is a Read/Write register used to control Clock Multipler. </p>

</div>
</div>
<a class="anchor" id="ae70a5ef67f28bbbe578eca237450e3c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_DECODE_TIME&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI Decode Time register's address (R/W) </p>
<p>SCI_DECODE_TIME is a Read/Write register containing information when decoding correct data, current decoded time is shown in this register in full seconds. The user may change the value of this register. In that case the new value should be written twice to make absolutely certain that the change is not overwritten by the firmware. A write to SCI_DECODE_TIME also resets the byteRate calculation. SCI_DECODE_TIME is reset at every hardware and software reset. It is no longer cleared when decoding of a file ends to allow the decode time to proceed automatically with looped files and with seamless playback of multiple files. </p>

</div>
</div>
<a class="anchor" id="a52c914a98de56acfa57a400781904c1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_HDAT0&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI HDAT0 register's address (R/W) </p>
<p>SCI_HDAT0 register is a Read/Write register which contains header information that is extracted from MP3 stream currently being decoded. After reset both registers are cleared, indicating no data has been found yet.</p>
<p>The register is used in conjuction with HDAT1 to provide various information about the current operating mode of the VSdsp. Where its value may represent different information based on the value of HDAT1. Typically, HDAT0's value indicates something about the various speed or rate. </p>
<dl class="section see"><dt>See Also</dt><dd><a href="http://www.vlsi.fi/en/products/vs1053.html">VS1053 Datasheet</a>. </dd></dl>

</div>
</div>
<a class="anchor" id="abd1e9987a877ecdd8876cf8593882922"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_HDAT1&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI HDAT1 register's address (R/W) </p>
<p>SCI_HDAT1 register is a Read/Write register which contains header information that is extracted from MP3 stream currently being decoded. After reset both registers are cleared, indicating no data has been found yet.</p>
<p>The register is used in conjuction with HDAT0 to provide various information about the current operating mode of the VSdsp. Where its value typically indicates the encoding format of the current stream of playback. </p>
<dl class="section see"><dt>See Also</dt><dd><a href="http://www.vlsi.fi/en/products/vs1053.html">VS1053 Datasheet</a>. </dd></dl>

</div>
</div>
<a class="anchor" id="af7dc54392e24e95e8be62cea7896b926"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_MODE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI MODE register's address (R/W) </p>
<p>SCI_MODE is a Read/Write register used to control the operation of VS1053b and defaults to 0x0800 (SM_SDINEW set).</p>
<dl class="section see"><dt>See Also</dt><dd>SCI_MODE_Bit_Definitions_Group </dd></dl>

</div>
</div>
<a class="anchor" id="add6851abf032886c9ba3fd4b63991c59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_STATUS&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI STATUS register's address (R/W) </p>
<p>SCI_STATUS is a Read/Write register containing information on the current status of VS1053b. It also controls some low-level things that the user does not usually have to care about. </p>

</div>
</div>
<a class="anchor" id="acbe16d04305413900b248ac13532f0de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_VOL&#160;&#160;&#160;0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI VOL register's address (R/W) </p>
<p>SCI_VOL is a Read/Write register to control master volume for the player hardware. The most significant byte of the volume register controls the left channel volume, the low part controls the right channel volume. The channel volume sets the attenuation from the maximum volume level in 0.5 dB steps. Thus, maximum volume is 0x0000 and total silence is 0xFEFE.</p>
<dl class="section note"><dt>Note</dt><dd>After hardware reset the volume is set to full volume. Resetting the software does not reset the volume setting.</dd></dl>
<p>Setting SCI_VOL to 0xFFFF will activate analog powerdown mode. </p>

</div>
</div>
<a class="anchor" id="aff726bf42852036bacf19b4a15879344"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_WRAM&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI WRAM register's address (R/W) </p>
<p>SCI_AUDATA is a Read/Write register used to upload application programs and data to instruction and data RAMs. The start address must be initialized by writing to SCI_WRAMADDR prior to the first write/read of SCI_WRAM. As 16 bits of data can be transferred with one SCI_WRAM write/read, and the instruction word is 32 bits long, two consecutive writes/reads are needed for each instruction word. The byte order is big-endian (i.e. most significant words first). After each full-word write/read, the internal pointer is autoincremented. </p>

</div>
</div>
<a class="anchor" id="af2191d414c5eb3a2973ebf773c41b607"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCI_WRAMADDR&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SCI WRAMADDR register (W) </p>
<p>SCI_WRAMADDR is a Write only register used to set the program address for following SCI_WRAM writes/reads. Use an address offset from the following table to access X, Y, I or peripheral memory. </p>

</div>
</div>
<a class="anchor" id="a2b4d70471852b259c6bbe2e7bfa7f0a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_ADPCM&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_ADPCM bit mask of the SCI_MODE register. </p>
<p>By activating SM_ADPCM and SM_RESET at the same time, the user will activate IMA ADPCM recording mode (see section 9.8). </p>

</div>
</div>
<a class="anchor" id="ac79879d998b17a91fb00676e9c2af737"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_CANCEL&#160;&#160;&#160;0x0008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_DIFF bit mask of the SCI_MODE register. </p>
<p>If you want to stop decoding a in the middle, set SM_CANCEL, and continue sending data honouring DREQ. When SM_CANCEL is detected by a codec, it will stop decoding and return to the main loop. The stream buffer content is discarded and the SM_CANCEL bit cleared. SCI_HDAT1 will also be cleared. See Chapter 9.5.2 for details. </p>

</div>
</div>
<a class="anchor" id="af901d82a70ea82d76ffff4f558edd588"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_CLK_RANGE&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_CLK_RANGE bit mask of the SCI_MODE register. </p>
<p>SM_CLK_RANGE activates a clock divider in the XTAL input. When SM_CLK_RANGE is set, the clock is divided by 2 at the input. From the chip's point of view e.g. 24 MHz becomes 12 MHz. SM_CLK_RANGE should be set as soon as possible after a chip reset. </p>

</div>
</div>
<a class="anchor" id="a8f269c27851a758ad47524031bdfb982"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_DACT&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_DACT bit mask of the SCI_MODE register. </p>
<p>SM_DACT defines the active edge of data clock for SDI. When '0', data is read at the rising edge, when '1', data is read at the falling edge. </p>

</div>
</div>
<a class="anchor" id="aee25c5b07eac003d707251803fb7e32b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_DIFF&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_DIFF bit mask of the SCI_MODE register. </p>
<p>When SM_DIFF is set, the player inverts the left channel output. For a stereo input this creates virtual surround, and for a mono input this creates a differential left/right signal. </p>

</div>
</div>
<a class="anchor" id="a697c80f0c5ca60f4d6c0618c8e0aa06f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_EARSPEAKER_HI&#160;&#160;&#160;0x0080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_EARSPEAKER_HI bit mask of the SCI_MODE register. </p>
<p>SM_STREAM activates VS1053b's stream mode. In this mode, data should be sent with as even intervals as possible and preferable in blocks of less than 512 bytes, and VS1053b makes every attempt to keep its input buffer half full by changing its playback speed upto 5%. For best quality sound, the average speed error should be within 0.5%, the bitrate should not exceed 160 kbit/s and VBR should not be used. For details, see Application Notes for VS10XX. This mode only works with MP3 and WAV files. </p>

</div>
</div>
<a class="anchor" id="acfc0ad592e895be446fe9484af410278"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_EARSPEAKER_LO&#160;&#160;&#160;0x0010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_EARSPEAKER_LO bit mask of the SCI_MODE register. </p>
<p>Bits SM_EARSPEAKER_LO and SM_EARSPEAKER_HI control the EarSpeaker spatial processing. If both are 0, the processing is not active. Other combinations activate the processing and select 3 different effect levels: LO = 1, HI = 0 selects minimal, LO = 0, HI = 1 selects normal, and LO = 1, HI = 1 selects extreme. EarSpeaker takes approximately 12 MIPS at 44.1 kHz samplerate. </p>

</div>
</div>
<a class="anchor" id="a40a3eabf0d5b219e35d4ecfb3f9a05ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_LAYER12&#160;&#160;&#160;0x0002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_LAYER12 bit mask of the SCI_MODE register. </p>
<p>SM_LAYER12 enables MPEG 1.0 and 2.0 layer I and II decoding in addition to layer III. If you enable Layer I and Layer II decoding, you are liable for any patent issues that may arise. Joint licensing of MPEG 1.0 / 2.0 Layer III does not cover all patents pertaining to layers I and II. </p>

</div>
</div>
<a class="anchor" id="a13ee6003e76f9ea30610e18acb34f0e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_LINE1&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_LINE1 bit mask of the SCI_MODE register. </p>
<p>SM_LINE_IN is used to select the left-channel input for ADPCM recording. If '0', differential microphone input pins MICP and MICN are used; if '1', line-level MICP/LINEIN1 pin is used.</p>
<dl class="section see"><dt>See Also</dt><dd><a class="el" href="_s_f_e_m_p3_shield_8h.html#a4f7e48f49e56c8407b261019bb419d8e" title="A macro of the VS_LINE1_MODE to configure either Line level or microphone input.">VS_LINE1_MODE</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a2f796ff8c7c2de3ecbd25f1bee4fdf57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_PAUSE&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_PAUSE bit mask of the SCI_MODE register. </p>
<p>Play pause is traditionally implemented by stopping sending data to VS10xx. With lowbitrate songs, especially MIDI, decoding will continue for a long time because stream buffer is filled with data. This patch implements pause by stopping audio generation if bit 13 in SCI_MODE is set.</p>
<dl class="section note"><dt>Note</dt><dd>This is only available with patch loaded. Typically done with <a class="el" href="class_s_f_e_m_p3_shield.html#a87878850e07e76515a9a1cd2b6dad52a" title="Initialize the VS10xx Audio Decoder Chip.">SFEMP3Shield::vs_init()</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ac73f4087a66e092b2ad4913f6c036365"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_RESET&#160;&#160;&#160;0x0004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_DIFF bit mask of the SM_RESET register. </p>
<p>Software reset is initiated by setting SM_RESET to 1. This bit is cleared automatically. </p>

</div>
</div>
<a class="anchor" id="ad452717cdf9bf458c30cd20c1e78d719"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_SDINEW&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_SDINEW bit mask of the SCI_MODE register. </p>
<p>Setting SM_SDINEW will activate VS1002 native serial modes as described in Chapters 7.2.1 and 7.4.2. This bit is set as a default when VS1053b is started up.</p>
<dl class="section note"><dt>Note</dt><dd>This value is set correctly and should not be changed for use with AVR's Arduiino ATmega SPI operation.r. </dd></dl>

</div>
</div>
<a class="anchor" id="a55f3672ff35a418e51b8f6289e9e9606"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_SDIORD&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_SDIORD bit mask of the SCI_MODE register. </p>
<p>When SM_SDIORD is clear, bytes on SDI are sent MSb first. By setting SM_SDIORD, the user may reverse the bit order for SDI, i.e. bit 0 is received first and bit 7 last. Bytes are, however, still sent in the default order. This register bit has no effect on the SCI bus.</p>
<dl class="section note"><dt>Note</dt><dd>This value is set correctly and should not be changed for use with AVR's Arduiino ATmega SPI operation.r. </dd></dl>

</div>
</div>
<a class="anchor" id="a01b38b83fe90ea24b711b056d41df804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_SDISHARE&#160;&#160;&#160;0x0400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_SDISHARE bit mask of the SCI_MODE register. </p>
<p>Setting SM_SDISHARE makes SCI and SDI share the same chip select, as explained in Chapter 7.2, if also SM_SDINEW is set.</p>
<dl class="section note"><dt>Note</dt><dd>This value is set correctly and should not be changed for use with AVR's Arduiino ATmega SPI operation.r. </dd></dl>

</div>
</div>
<a class="anchor" id="a7c8d7e7fae74462ec55d9418b90b762e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_STREAM&#160;&#160;&#160;0x0040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_STREAM bit mask of the SCI_MODE register. </p>
<p>If SM_TESTS is set, SDI tests are allowed. For more details on SDI tests, look at Chapter 9.12. </p>

</div>
</div>
<a class="anchor" id="ad0971535cc6abaa3f7e4500a4ce76cc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SM_TESTS&#160;&#160;&#160;0x0020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the SM_TESTS bit mask of the SCI_MODE register. </p>
<p>Bits SM_EARSPEAKER_LO and SM_EARSPEAKER_HI control the EarSpeaker spatial processing. If both are 0, the processing is not active. Other combinations activate the processing and select 3 different effect levels: LO = 1, HI = 0 selects minimal, LO = 0, HI = 1 selects normal, and LO = 1, HI = 1 selects extreme. EarSpeaker takes approximately 12 MIPS at 44.1 kHz samplerate. </p>

</div>
</div>
<a class="anchor" id="af0cfd27984bac84f0a2cff889e006718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACK_ALBUM&#160;&#160;&#160;63</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the offset for the track's Album. </p>
<p>The offset from the begining of the ID3 tag for the location containing the track's Artist of the mp3 file being read from the SdCard.</p>
<dl class="section warning"><dt>Warning</dt><dd>This may not be available on all source music files. </dd></dl>

</div>
</div>
<a class="anchor" id="a30bf7bd8571ded01a4728e0266a2e01a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACK_ARTIST&#160;&#160;&#160;33</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the offset for the track's Artist. </p>
<p>The offset from the begining of the ID3 tag for the location containing the track's Artist of the mp3 file being read from the SdCard.</p>
<dl class="section warning"><dt>Warning</dt><dd>This may not be available on all source music files. </dd></dl>

</div>
</div>
<a class="anchor" id="a1912d3fe37396f460f67efa0729dc2b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACK_TITLE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the offset for the track's Title. </p>
<p>The offset from the begining of the ID3 tag for the location containing the track's Title of the mp3 file being read from the SdCard.</p>
<dl class="section warning"><dt>Warning</dt><dd>This may not be available on all source music files. </dd></dl>

</div>
</div>
<a class="anchor" id="aa8cecfc5c5c054d2875c03e77b7be15d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRUE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f7e48f49e56c8407b261019bb419d8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_LINE1_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A macro of the VS_LINE1_MODE to configure either Line level or microphone input. </p>
<p>Used by <a class="el" href="class_s_f_e_m_p3_shield.html#a40c1c5874c8edc63c3e2eb4d346fd2e3" title="Initially load ADMixer patch and configure line/mic mode.">SFEMP3Shield::ADMixerLoad</a> to determine if the SM_LINE1 of SCI_MODE being set as to use both MICP and LINEIN1 pins as <b>stereo</b> input, at line levels. Commenting it out, will result MICP and MICN used as differential input with resulting <b>mono</b> signal on the left channel.</p>
<dl class="section see"><dt>See Also</dt><dd><a class="el" href="_s_f_e_m_p3_shield_8h.html#a13ee6003e76f9ea30610e18acb34f0e1" title="A macro of the SM_LINE1 bit mask of the SCI_MODE register.">SM_LINE1</a> </dd></dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ad701087b7fa2b683f9da6cdb04c9ecbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="_s_f_e_m_p3_shield_8h.html#ad701087b7fa2b683f9da6cdb04c9ecbf">flush_m</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>selects the way <a class="el" href="class_s_f_e_m_p3_shield.html#a294e274b4b02f41b5bb635400455ec29" title="flush the VSdsp buffer and cancel">SFEMP3Shield::flush_cancel()</a> will flush buffer </p>
<p>see Data sheet 9.5.2 </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ad701087b7fa2b683f9da6cdb04c9ecbfad071fc6f9469835b7438c85e70ffcc43"></a>post</em>&nbsp;</td><td>
<p>Flush After. </p>
<p>This will cause <a class="el" href="class_s_f_e_m_p3_shield.html#a294e274b4b02f41b5bb635400455ec29" title="flush the VSdsp buffer and cancel">SFEMP3Shield::flush_cancel(flush_m)</a> to flush with endfillbyte after issuing the cancel </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad701087b7fa2b683f9da6cdb04c9ecbfa7ee645a7f224bd0635fd8d9c07cb329e"></a>pre</em>&nbsp;</td><td>
<p>Flush First. </p>
<p>This will cause <a class="el" href="class_s_f_e_m_p3_shield.html#a294e274b4b02f41b5bb635400455ec29" title="flush the VSdsp buffer and cancel">SFEMP3Shield::flush_cancel(flush_m)</a> to flush with endfillbyte before issuing the cancel </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad701087b7fa2b683f9da6cdb04c9ecbfad0957f04342d48a36bfb6beefd2b04f1"></a>both</em>&nbsp;</td><td>
<p>Flush both First and After. </p>
<p>This will cause <a class="el" href="class_s_f_e_m_p3_shield.html#a294e274b4b02f41b5bb635400455ec29" title="flush the VSdsp buffer and cancel">SFEMP3Shield::flush_cancel(flush_m)</a> to flush with endfillbyte before and after issuing the cancel </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad701087b7fa2b683f9da6cdb04c9ecbfab7e4e0120a041dbe6528b050c04269e0"></a>none</em>&nbsp;</td><td>
<p>Don't Flush. </p>
<p>This will cause <a class="el" href="class_s_f_e_m_p3_shield.html#a294e274b4b02f41b5bb635400455ec29" title="flush the VSdsp buffer and cancel">SFEMP3Shield::flush_cancel(flush_m)</a> NOT to flush with endfillbyte when issuing the cancel </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a9ff77b026d5d353ff902b4787e8589aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char* strip_nonalpha_inplace </td>
          <td>(</td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>chomp non printable characters out of string. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">s</td><td>pointer of a char array (aka string)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>char array (aka string) with out whitespaces </dd></dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="aeeb69ee529b0f58271aa28e823825f77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Sd2Card card</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sd2Card card;. </p>
<p>used by <a class="el" href="class_s_f_e_m_p3_shield.html" title="Interface Driver to the VS10xx chip on the SPI.">SFEMP3Shield</a> Class for accessing the SdCard. </p>
<dl class="section note"><dt>Note</dt><dd>this static value is extern as it is originally defined as a member of <a class="el" href="class_s_f_e_m_p3_shield.html" title="Interface Driver to the VS10xx chip on the SPI.">SFEMP3Shield</a> and accessed by static functions. </dd></dl>

</div>
</div>
<a class="anchor" id="a04284a6711f66caf6c351007f90d935e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SdFile root</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SdFile root;. </p>
<p>used by <a class="el" href="class_s_f_e_m_p3_shield.html" title="Interface Driver to the VS10xx chip on the SPI.">SFEMP3Shield</a> Class for mounting the SdCard's root directory. </p>
<dl class="section note"><dt>Note</dt><dd>this static value is extern as it is originally defined as a member of <a class="el" href="class_s_f_e_m_p3_shield.html" title="Interface Driver to the VS10xx chip on the SPI.">SFEMP3Shield</a> and accessed by static functions. </dd></dl>

</div>
</div>
<a class="anchor" id="a78313e312dad4eb5add10cef4b07f5ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SdFile track</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SdFile track;. </p>
<p>used by <a class="el" href="class_s_f_e_m_p3_shield.html" title="Interface Driver to the VS10xx chip on the SPI.">SFEMP3Shield</a> Class for individual files of the SdCard. </p>
<dl class="section note"><dt>Note</dt><dd>this static value is extern as it is originally defined as a member of <a class="el" href="class_s_f_e_m_p3_shield.html" title="Interface Driver to the VS10xx chip on the SPI.">SFEMP3Shield</a> and accessed by static functions. </dd></dl>

</div>
</div>
<a class="anchor" id="a89ea83df4812c74a5c11a988458471c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SdVolume volume</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SdVolume volume;. </p>
<p>used by <a class="el" href="class_s_f_e_m_p3_shield.html" title="Interface Driver to the VS10xx chip on the SPI.">SFEMP3Shield</a> Class for mounting the SdCard's volume of the FAT. </p>
<dl class="section note"><dt>Note</dt><dd>this static value is extern as it is originally defined as a member of <a class="el" href="class_s_f_e_m_p3_shield.html" title="Interface Driver to the VS10xx chip on the SPI.">SFEMP3Shield</a> and accessed by static functions. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Dec 18 2012 11:37:02 for SFEMP3Shield by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.2
</small></address>
</body>
</html>
