/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] _00_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire [17:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[129] ? celloutsig_1_0z[0] : in_data[159];
  assign celloutsig_0_8z = ~((celloutsig_0_7z[0] | celloutsig_0_2z) & celloutsig_0_2z);
  assign celloutsig_1_12z = ~((celloutsig_1_3z | celloutsig_1_7z[1]) & celloutsig_1_6z[0]);
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 17'h00000;
    else _00_ <= { in_data[83:81], celloutsig_0_0z };
  assign celloutsig_1_7z = in_data[152:150] / { 1'h1, celloutsig_1_6z[2:1] };
  assign celloutsig_1_13z = celloutsig_1_8z[8:0] == { celloutsig_1_10z[2:0], celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_1_4z = { in_data[115:110], celloutsig_1_3z } > { celloutsig_1_0z[6:1], celloutsig_1_1z };
  assign celloutsig_1_2z = ! { in_data[111:106], celloutsig_1_1z };
  assign celloutsig_1_3z = celloutsig_1_0z[0] & ~(in_data[117]);
  assign celloutsig_1_19z = celloutsig_1_8z[4] & ~(celloutsig_1_11z);
  assign celloutsig_1_16z = celloutsig_1_5z[8:2] % { 1'h1, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_0_0z = ~ in_data[37:24];
  assign celloutsig_1_9z = celloutsig_1_0z[4:0] | { celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_0z[6:3] | { in_data[176], celloutsig_1_7z };
  assign celloutsig_1_11z = | { celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_1_15z = | celloutsig_1_9z[2:0];
  assign celloutsig_0_2z = _00_[7] & _00_[10];
  assign celloutsig_1_0z = in_data[187:180] >> in_data[110:103];
  assign celloutsig_1_6z = celloutsig_1_5z[3:0] << { celloutsig_1_5z[9:8], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_16z[5], celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_12z } << { in_data[143:137], celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_1_5z = in_data[173:162] >> { in_data[143:133], celloutsig_1_2z };
  assign celloutsig_0_7z = in_data[89:77] ~^ celloutsig_0_0z[12:0];
  assign celloutsig_1_8z = celloutsig_1_5z[10:1] ~^ celloutsig_1_5z[9:0];
  assign { out_data[145:128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
