Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 15 12:49:46 2024
| Host         : DESKTOP-HSUOGLF running 64-bit major release  (build 9200)
| Command      : report_methodology -file Module_Assignment_methodology_drc_routed.rpt -pb Module_Assignment_methodology_drc_routed.pb -rpx Module_Assignment_methodology_drc_routed.rpx
| Design       : Module_Assignment
| Device       : xa7a35tcpg236-1I
| Speed File   : -1I
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

