;redcode
;assert 1
	SPL 0, <405
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB #12, @200
	SUB #12, @200
	CMP -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	ADD 270, 60
	SUB -207, <-120
	SUB -207, <-120
	ADD 240, 60
	CMP @-127, 100
	CMP @-127, 100
	SUB 12, @10
	DAT #10, <0
	MOV -1, <-20
	SUB #72, 200
	SUB #72, 200
	MOV -1, <-20
	SUB #12, @200
	SUB @-127, 100
	SUB 12, @10
	SUB @-127, 100
	SUB @-127, 100
	SUB 12, @10
	SUB 12, @10
	CMP -207, <-120
	SUB 12, @10
	SUB #12, @200
	SUB 0, 0
	SLT 15, @0
	SUB -0, 0
	SUB -0, 0
	SUB 0, 10
	SLT 15, @0
	CMP 100, 301
	SLT 15, @0
	SUB #0, 0
	SUB #0, 0
	ADD 270, 60
	SUB 12, @10
	SUB 12, @10
	SPL 0, <405
	MOV -4, <-20
	SPL 0, <405
	MOV -1, <-20
	MOV -4, <-20
