|CanOpener_top
clk => canopener:CanOpener_inst.clk_0
reset_n => canopener:CanOpener_inst.reset_n
can_rx => canopener:CanOpener_inst.can_rx_to_the_can_opener_inst
leds[0] <= canopener:CanOpener_inst.out_port_from_the_pio_led[0]
leds[1] <= canopener:CanOpener_inst.out_port_from_the_pio_led[1]
leds[2] <= canopener:CanOpener_inst.out_port_from_the_pio_led[2]
leds[3] <= canopener:CanOpener_inst.out_port_from_the_pio_led[3]
leds[4] <= canopener:CanOpener_inst.out_port_from_the_pio_led[4]
leds[5] <= canopener:CanOpener_inst.out_port_from_the_pio_led[5]
leds[6] <= canopener:CanOpener_inst.out_port_from_the_pio_led[6]
leds[7] <= canopener:CanOpener_inst.out_port_from_the_pio_led[7]


|CanOpener_top|CanOpener:CanOpener_inst
clk_0 => CanOpener_reset_clk_0_domain_synch_module:CanOpener_reset_clk_0_domain_synch.clk
clk_0 => pio_led:the_pio_led.clk
clk_0 => pio_led_s1_arbitrator:the_pio_led_s1.clk
clk_0 => onchip_memory2:the_onchip_memory2.clk
clk_0 => onchip_memory2_s1_arbitrator:the_onchip_memory2_s1.clk
clk_0 => jtag_uart:the_jtag_uart.clk
clk_0 => jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave.clk
clk_0 => cpu:the_cpu.jtag_debug_module_clk
clk_0 => cpu:the_cpu.clk
clk_0 => cpu_instruction_master_arbitrator:the_cpu_instruction_master.clk
clk_0 => cpu_data_master_arbitrator:the_cpu_data_master.clk
clk_0 => cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module.clk
clk_0 => can_opener_inst:the_can_opener_inst.clk
clk_0 => can_opener_inst_slave_arbitrator:the_can_opener_inst_slave.clk
reset_n => reset_n_sources~0.IN1
can_rx_to_the_can_opener_inst => can_opener_inst:the_can_opener_inst.can_rx
out_port_from_the_pio_led[0] <= pio_led:the_pio_led.out_port[0]
out_port_from_the_pio_led[1] <= pio_led:the_pio_led.out_port[1]
out_port_from_the_pio_led[2] <= pio_led:the_pio_led.out_port[2]
out_port_from_the_pio_led[3] <= pio_led:the_pio_led.out_port[3]
out_port_from_the_pio_led[4] <= pio_led:the_pio_led.out_port[4]
out_port_from_the_pio_led[5] <= pio_led:the_pio_led.out_port[5]
out_port_from_the_pio_led[6] <= pio_led:the_pio_led.out_port[6]
out_port_from_the_pio_led[7] <= pio_led:the_pio_led.out_port[7]


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst_slave_arbitrator:the_can_opener_inst_slave
can_opener_inst_slave_readdata[0] => can_opener_inst_slave_readdata_from_sa[0].DATAIN
can_opener_inst_slave_readdata[1] => can_opener_inst_slave_readdata_from_sa[1].DATAIN
can_opener_inst_slave_readdata[2] => can_opener_inst_slave_readdata_from_sa[2].DATAIN
can_opener_inst_slave_readdata[3] => can_opener_inst_slave_readdata_from_sa[3].DATAIN
can_opener_inst_slave_readdata[4] => can_opener_inst_slave_readdata_from_sa[4].DATAIN
can_opener_inst_slave_readdata[5] => can_opener_inst_slave_readdata_from_sa[5].DATAIN
can_opener_inst_slave_readdata[6] => can_opener_inst_slave_readdata_from_sa[6].DATAIN
can_opener_inst_slave_readdata[7] => can_opener_inst_slave_readdata_from_sa[7].DATAIN
can_opener_inst_slave_readdata[8] => can_opener_inst_slave_readdata_from_sa[8].DATAIN
can_opener_inst_slave_readdata[9] => can_opener_inst_slave_readdata_from_sa[9].DATAIN
can_opener_inst_slave_readdata[10] => can_opener_inst_slave_readdata_from_sa[10].DATAIN
can_opener_inst_slave_readdata[11] => can_opener_inst_slave_readdata_from_sa[11].DATAIN
can_opener_inst_slave_readdata[12] => can_opener_inst_slave_readdata_from_sa[12].DATAIN
can_opener_inst_slave_readdata[13] => can_opener_inst_slave_readdata_from_sa[13].DATAIN
can_opener_inst_slave_readdata[14] => can_opener_inst_slave_readdata_from_sa[14].DATAIN
can_opener_inst_slave_readdata[15] => can_opener_inst_slave_readdata_from_sa[15].DATAIN
can_opener_inst_slave_readdata[16] => can_opener_inst_slave_readdata_from_sa[16].DATAIN
can_opener_inst_slave_readdata[17] => can_opener_inst_slave_readdata_from_sa[17].DATAIN
can_opener_inst_slave_readdata[18] => can_opener_inst_slave_readdata_from_sa[18].DATAIN
can_opener_inst_slave_readdata[19] => can_opener_inst_slave_readdata_from_sa[19].DATAIN
can_opener_inst_slave_readdata[20] => can_opener_inst_slave_readdata_from_sa[20].DATAIN
can_opener_inst_slave_readdata[21] => can_opener_inst_slave_readdata_from_sa[21].DATAIN
can_opener_inst_slave_readdata[22] => can_opener_inst_slave_readdata_from_sa[22].DATAIN
can_opener_inst_slave_readdata[23] => can_opener_inst_slave_readdata_from_sa[23].DATAIN
can_opener_inst_slave_readdata[24] => can_opener_inst_slave_readdata_from_sa[24].DATAIN
can_opener_inst_slave_readdata[25] => can_opener_inst_slave_readdata_from_sa[25].DATAIN
can_opener_inst_slave_readdata[26] => can_opener_inst_slave_readdata_from_sa[26].DATAIN
can_opener_inst_slave_readdata[27] => can_opener_inst_slave_readdata_from_sa[27].DATAIN
can_opener_inst_slave_readdata[28] => can_opener_inst_slave_readdata_from_sa[28].DATAIN
can_opener_inst_slave_readdata[29] => can_opener_inst_slave_readdata_from_sa[29].DATAIN
can_opener_inst_slave_readdata[30] => can_opener_inst_slave_readdata_from_sa[30].DATAIN
can_opener_inst_slave_readdata[31] => can_opener_inst_slave_readdata_from_sa[31].DATAIN
clk => d1_reasons_to_wait.CLK
clk => d1_can_opener_inst_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => can_opener_inst_slave_address[0].DATAIN
cpu_data_master_address_to_slave[3] => can_opener_inst_slave_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN29
cpu_data_master_address_to_slave[5] => Equal0.IN28
cpu_data_master_address_to_slave[6] => Equal0.IN27
cpu_data_master_address_to_slave[7] => Equal0.IN26
cpu_data_master_address_to_slave[8] => Equal0.IN25
cpu_data_master_address_to_slave[9] => Equal0.IN24
cpu_data_master_address_to_slave[10] => Equal0.IN23
cpu_data_master_address_to_slave[11] => Equal0.IN22
cpu_data_master_address_to_slave[12] => Equal0.IN21
cpu_data_master_address_to_slave[13] => Equal0.IN20
cpu_data_master_address_to_slave[14] => Equal0.IN19
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~3.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~2.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector~1.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector~0.DATAB
cpu_data_master_read => can_opener_inst_slave_in_a_read_cycle.IN0
cpu_data_master_read => can_opener_inst_slave_read~0.IN0
cpu_data_master_read => internal_cpu_data_master_requests_can_opener_inst_slave~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_can_opener_inst_slave~0.IN0
cpu_data_master_write => can_opener_inst_slave_write~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_can_opener_inst_slave~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_can_opener_inst_slave~0.IN0
cpu_data_master_writedata[0] => can_opener_inst_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => can_opener_inst_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => can_opener_inst_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => can_opener_inst_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => can_opener_inst_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => can_opener_inst_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => can_opener_inst_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => can_opener_inst_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => can_opener_inst_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => can_opener_inst_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => can_opener_inst_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => can_opener_inst_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => can_opener_inst_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => can_opener_inst_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => can_opener_inst_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => can_opener_inst_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => can_opener_inst_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => can_opener_inst_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => can_opener_inst_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => can_opener_inst_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => can_opener_inst_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => can_opener_inst_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => can_opener_inst_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => can_opener_inst_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => can_opener_inst_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => can_opener_inst_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => can_opener_inst_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => can_opener_inst_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => can_opener_inst_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => can_opener_inst_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => can_opener_inst_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => can_opener_inst_slave_writedata[31].DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_can_opener_inst_slave_end_xfer~reg0.PRESET
reset_n => can_opener_inst_slave_reset.DATAIN
can_opener_inst_slave_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_byteenable[0] <= A_WE_StdLogicVector~3.DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_byteenable[1] <= A_WE_StdLogicVector~2.DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_byteenable[2] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_byteenable[3] <= A_WE_StdLogicVector~0.DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_read <= can_opener_inst_slave_read~0.DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[0] <= can_opener_inst_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[1] <= can_opener_inst_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[2] <= can_opener_inst_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[3] <= can_opener_inst_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[4] <= can_opener_inst_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[5] <= can_opener_inst_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[6] <= can_opener_inst_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[7] <= can_opener_inst_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[8] <= can_opener_inst_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[9] <= can_opener_inst_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[10] <= can_opener_inst_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[11] <= can_opener_inst_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[12] <= can_opener_inst_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[13] <= can_opener_inst_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[14] <= can_opener_inst_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[15] <= can_opener_inst_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[16] <= can_opener_inst_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[17] <= can_opener_inst_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[18] <= can_opener_inst_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[19] <= can_opener_inst_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[20] <= can_opener_inst_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[21] <= can_opener_inst_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[22] <= can_opener_inst_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[23] <= can_opener_inst_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[24] <= can_opener_inst_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[25] <= can_opener_inst_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[26] <= can_opener_inst_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[27] <= can_opener_inst_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[28] <= can_opener_inst_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[29] <= can_opener_inst_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[30] <= can_opener_inst_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_readdata_from_sa[31] <= can_opener_inst_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_write <= can_opener_inst_slave_write~0.DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
can_opener_inst_slave_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_can_opener_inst_slave <= internal_cpu_data_master_qualified_request_can_opener_inst_slave~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_can_opener_inst_slave <= internal_cpu_data_master_qualified_request_can_opener_inst_slave~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_can_opener_inst_slave <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_can_opener_inst_slave <= internal_cpu_data_master_requests_can_opener_inst_slave~1.DB_MAX_OUTPUT_PORT_TYPE
d1_can_opener_inst_slave_end_xfer <= d1_can_opener_inst_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst
clk => can_opener:can_opener_inst.clk
reset => can_opener:can_opener_inst.reset
slave_address[0] => can_opener:can_opener_inst.slave_address[0]
slave_address[1] => can_opener:can_opener_inst.slave_address[1]
slave_read => can_opener:can_opener_inst.slave_read
slave_write => can_opener:can_opener_inst.slave_write
slave_readdata[0] <= can_opener:can_opener_inst.slave_readdata[0]
slave_readdata[1] <= can_opener:can_opener_inst.slave_readdata[1]
slave_readdata[2] <= can_opener:can_opener_inst.slave_readdata[2]
slave_readdata[3] <= can_opener:can_opener_inst.slave_readdata[3]
slave_readdata[4] <= can_opener:can_opener_inst.slave_readdata[4]
slave_readdata[5] <= can_opener:can_opener_inst.slave_readdata[5]
slave_readdata[6] <= can_opener:can_opener_inst.slave_readdata[6]
slave_readdata[7] <= can_opener:can_opener_inst.slave_readdata[7]
slave_readdata[8] <= can_opener:can_opener_inst.slave_readdata[8]
slave_readdata[9] <= can_opener:can_opener_inst.slave_readdata[9]
slave_readdata[10] <= can_opener:can_opener_inst.slave_readdata[10]
slave_readdata[11] <= can_opener:can_opener_inst.slave_readdata[11]
slave_readdata[12] <= can_opener:can_opener_inst.slave_readdata[12]
slave_readdata[13] <= can_opener:can_opener_inst.slave_readdata[13]
slave_readdata[14] <= can_opener:can_opener_inst.slave_readdata[14]
slave_readdata[15] <= can_opener:can_opener_inst.slave_readdata[15]
slave_readdata[16] <= can_opener:can_opener_inst.slave_readdata[16]
slave_readdata[17] <= can_opener:can_opener_inst.slave_readdata[17]
slave_readdata[18] <= can_opener:can_opener_inst.slave_readdata[18]
slave_readdata[19] <= can_opener:can_opener_inst.slave_readdata[19]
slave_readdata[20] <= can_opener:can_opener_inst.slave_readdata[20]
slave_readdata[21] <= can_opener:can_opener_inst.slave_readdata[21]
slave_readdata[22] <= can_opener:can_opener_inst.slave_readdata[22]
slave_readdata[23] <= can_opener:can_opener_inst.slave_readdata[23]
slave_readdata[24] <= can_opener:can_opener_inst.slave_readdata[24]
slave_readdata[25] <= can_opener:can_opener_inst.slave_readdata[25]
slave_readdata[26] <= can_opener:can_opener_inst.slave_readdata[26]
slave_readdata[27] <= can_opener:can_opener_inst.slave_readdata[27]
slave_readdata[28] <= can_opener:can_opener_inst.slave_readdata[28]
slave_readdata[29] <= can_opener:can_opener_inst.slave_readdata[29]
slave_readdata[30] <= can_opener:can_opener_inst.slave_readdata[30]
slave_readdata[31] <= can_opener:can_opener_inst.slave_readdata[31]
slave_writedata[0] => can_opener:can_opener_inst.slave_writedata[0]
slave_writedata[1] => can_opener:can_opener_inst.slave_writedata[1]
slave_writedata[2] => can_opener:can_opener_inst.slave_writedata[2]
slave_writedata[3] => can_opener:can_opener_inst.slave_writedata[3]
slave_writedata[4] => can_opener:can_opener_inst.slave_writedata[4]
slave_writedata[5] => can_opener:can_opener_inst.slave_writedata[5]
slave_writedata[6] => can_opener:can_opener_inst.slave_writedata[6]
slave_writedata[7] => can_opener:can_opener_inst.slave_writedata[7]
slave_writedata[8] => can_opener:can_opener_inst.slave_writedata[8]
slave_writedata[9] => can_opener:can_opener_inst.slave_writedata[9]
slave_writedata[10] => can_opener:can_opener_inst.slave_writedata[10]
slave_writedata[11] => can_opener:can_opener_inst.slave_writedata[11]
slave_writedata[12] => can_opener:can_opener_inst.slave_writedata[12]
slave_writedata[13] => can_opener:can_opener_inst.slave_writedata[13]
slave_writedata[14] => can_opener:can_opener_inst.slave_writedata[14]
slave_writedata[15] => can_opener:can_opener_inst.slave_writedata[15]
slave_writedata[16] => can_opener:can_opener_inst.slave_writedata[16]
slave_writedata[17] => can_opener:can_opener_inst.slave_writedata[17]
slave_writedata[18] => can_opener:can_opener_inst.slave_writedata[18]
slave_writedata[19] => can_opener:can_opener_inst.slave_writedata[19]
slave_writedata[20] => can_opener:can_opener_inst.slave_writedata[20]
slave_writedata[21] => can_opener:can_opener_inst.slave_writedata[21]
slave_writedata[22] => can_opener:can_opener_inst.slave_writedata[22]
slave_writedata[23] => can_opener:can_opener_inst.slave_writedata[23]
slave_writedata[24] => can_opener:can_opener_inst.slave_writedata[24]
slave_writedata[25] => can_opener:can_opener_inst.slave_writedata[25]
slave_writedata[26] => can_opener:can_opener_inst.slave_writedata[26]
slave_writedata[27] => can_opener:can_opener_inst.slave_writedata[27]
slave_writedata[28] => can_opener:can_opener_inst.slave_writedata[28]
slave_writedata[29] => can_opener:can_opener_inst.slave_writedata[29]
slave_writedata[30] => can_opener:can_opener_inst.slave_writedata[30]
slave_writedata[31] => can_opener:can_opener_inst.slave_writedata[31]
slave_byteenable[0] => can_opener:can_opener_inst.slave_byteenable[0]
slave_byteenable[1] => can_opener:can_opener_inst.slave_byteenable[1]
slave_byteenable[2] => can_opener:can_opener_inst.slave_byteenable[2]
slave_byteenable[3] => can_opener:can_opener_inst.slave_byteenable[3]
can_rx => can_opener:can_opener_inst.can_rx


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst
clk => freq_div:can_clock_gen.CLK_IN
clk => slave_readdata[31]~reg0.CLK
clk => slave_readdata[30]~reg0.CLK
clk => slave_readdata[29]~reg0.CLK
clk => slave_readdata[28]~reg0.CLK
clk => slave_readdata[27]~reg0.CLK
clk => slave_readdata[26]~reg0.CLK
clk => slave_readdata[25]~reg0.CLK
clk => slave_readdata[24]~reg0.CLK
clk => slave_readdata[23]~reg0.CLK
clk => slave_readdata[22]~reg0.CLK
clk => slave_readdata[21]~reg0.CLK
clk => slave_readdata[20]~reg0.CLK
clk => slave_readdata[19]~reg0.CLK
clk => slave_readdata[18]~reg0.CLK
clk => slave_readdata[17]~reg0.CLK
clk => slave_readdata[16]~reg0.CLK
clk => slave_readdata[15]~reg0.CLK
clk => slave_readdata[14]~reg0.CLK
clk => slave_readdata[13]~reg0.CLK
clk => slave_readdata[12]~reg0.CLK
clk => slave_readdata[11]~reg0.CLK
clk => slave_readdata[10]~reg0.CLK
clk => slave_readdata[9]~reg0.CLK
clk => slave_readdata[8]~reg0.CLK
clk => slave_readdata[7]~reg0.CLK
clk => slave_readdata[6]~reg0.CLK
clk => slave_readdata[5]~reg0.CLK
clk => slave_readdata[4]~reg0.CLK
clk => slave_readdata[3]~reg0.CLK
clk => slave_readdata[2]~reg0.CLK
clk => slave_readdata[1]~reg0.CLK
clk => slave_readdata[0]~reg0.CLK
clk => s_fifo_read.CLK
clk => buffer_fifo:buffer_fifo_inst.clk_nios
reset => slave_readdata[31]~reg0.ACLR
reset => slave_readdata[30]~reg0.ACLR
reset => slave_readdata[29]~reg0.ACLR
reset => slave_readdata[28]~reg0.ACLR
reset => slave_readdata[27]~reg0.ACLR
reset => slave_readdata[26]~reg0.ACLR
reset => slave_readdata[25]~reg0.ACLR
reset => slave_readdata[24]~reg0.ACLR
reset => slave_readdata[23]~reg0.ACLR
reset => slave_readdata[22]~reg0.ACLR
reset => slave_readdata[21]~reg0.ACLR
reset => slave_readdata[20]~reg0.ACLR
reset => slave_readdata[19]~reg0.ACLR
reset => slave_readdata[18]~reg0.ACLR
reset => slave_readdata[17]~reg0.ACLR
reset => slave_readdata[16]~reg0.ACLR
reset => slave_readdata[15]~reg0.ACLR
reset => slave_readdata[14]~reg0.ACLR
reset => slave_readdata[13]~reg0.ACLR
reset => slave_readdata[12]~reg0.ACLR
reset => slave_readdata[11]~reg0.ACLR
reset => slave_readdata[10]~reg0.ACLR
reset => slave_readdata[9]~reg0.ACLR
reset => slave_readdata[8]~reg0.ACLR
reset => slave_readdata[7]~reg0.ACLR
reset => slave_readdata[6]~reg0.ACLR
reset => slave_readdata[5]~reg0.ACLR
reset => slave_readdata[4]~reg0.ACLR
reset => slave_readdata[3]~reg0.ACLR
reset => slave_readdata[2]~reg0.ACLR
reset => slave_readdata[1]~reg0.ACLR
reset => slave_readdata[0]~reg0.ACLR
reset => buffer_fifo:buffer_fifo_inst.reset
reset => s_fifo_read.ENA
slave_address[0] => Mux31.IN2
slave_address[0] => Mux30.IN2
slave_address[0] => Mux29.IN2
slave_address[0] => Mux28.IN2
slave_address[0] => Mux27.IN2
slave_address[0] => Mux26.IN2
slave_address[0] => Mux25.IN2
slave_address[0] => Mux24.IN2
slave_address[0] => Mux23.IN2
slave_address[0] => Mux22.IN2
slave_address[0] => Mux21.IN2
slave_address[0] => Mux20.IN3
slave_address[0] => Mux19.IN3
slave_address[0] => Mux18.IN3
slave_address[0] => Mux17.IN3
slave_address[0] => Mux16.IN3
slave_address[0] => Mux15.IN2
slave_address[0] => Mux14.IN2
slave_address[0] => Mux13.IN2
slave_address[0] => Mux12.IN2
slave_address[0] => Mux11.IN3
slave_address[0] => Mux10.IN3
slave_address[0] => Mux9.IN3
slave_address[0] => Mux8.IN3
slave_address[0] => Mux7.IN2
slave_address[0] => Mux6.IN2
slave_address[0] => Mux5.IN2
slave_address[0] => Mux4.IN3
slave_address[0] => Mux3.IN2
slave_address[0] => Mux2.IN2
slave_address[0] => Mux1.IN2
slave_address[0] => Mux0.IN2
slave_address[1] => Mux31.IN1
slave_address[1] => Mux30.IN1
slave_address[1] => Mux29.IN1
slave_address[1] => Mux28.IN1
slave_address[1] => Mux27.IN1
slave_address[1] => Mux26.IN1
slave_address[1] => Mux25.IN1
slave_address[1] => Mux24.IN1
slave_address[1] => Mux23.IN1
slave_address[1] => Mux22.IN1
slave_address[1] => Mux21.IN1
slave_address[1] => Mux20.IN2
slave_address[1] => Mux19.IN2
slave_address[1] => Mux18.IN2
slave_address[1] => Mux17.IN2
slave_address[1] => Mux16.IN2
slave_address[1] => Mux15.IN1
slave_address[1] => Mux14.IN1
slave_address[1] => Mux13.IN1
slave_address[1] => Mux12.IN1
slave_address[1] => Mux11.IN2
slave_address[1] => Mux10.IN2
slave_address[1] => Mux9.IN2
slave_address[1] => Mux8.IN2
slave_address[1] => Mux7.IN1
slave_address[1] => Mux6.IN1
slave_address[1] => Mux5.IN1
slave_address[1] => Mux4.IN2
slave_address[1] => Mux3.IN1
slave_address[1] => Mux2.IN1
slave_address[1] => Mux1.IN1
slave_address[1] => Mux0.IN1
slave_read => slave_readdata~31.OUTPUTSELECT
slave_read => slave_readdata~30.OUTPUTSELECT
slave_read => slave_readdata~29.OUTPUTSELECT
slave_read => slave_readdata~28.OUTPUTSELECT
slave_read => slave_readdata~27.OUTPUTSELECT
slave_read => slave_readdata~26.OUTPUTSELECT
slave_read => slave_readdata~25.OUTPUTSELECT
slave_read => slave_readdata~24.OUTPUTSELECT
slave_read => slave_readdata~23.OUTPUTSELECT
slave_read => slave_readdata~22.OUTPUTSELECT
slave_read => slave_readdata~21.OUTPUTSELECT
slave_read => slave_readdata~20.OUTPUTSELECT
slave_read => slave_readdata~19.OUTPUTSELECT
slave_read => slave_readdata~18.OUTPUTSELECT
slave_read => slave_readdata~17.OUTPUTSELECT
slave_read => slave_readdata~16.OUTPUTSELECT
slave_read => slave_readdata~15.OUTPUTSELECT
slave_read => slave_readdata~14.OUTPUTSELECT
slave_read => slave_readdata~13.OUTPUTSELECT
slave_read => slave_readdata~12.OUTPUTSELECT
slave_read => slave_readdata~11.OUTPUTSELECT
slave_read => slave_readdata~10.OUTPUTSELECT
slave_read => slave_readdata~9.OUTPUTSELECT
slave_read => slave_readdata~8.OUTPUTSELECT
slave_read => slave_readdata~7.OUTPUTSELECT
slave_read => slave_readdata~6.OUTPUTSELECT
slave_read => slave_readdata~5.OUTPUTSELECT
slave_read => slave_readdata~4.OUTPUTSELECT
slave_read => slave_readdata~3.OUTPUTSELECT
slave_read => slave_readdata~2.OUTPUTSELECT
slave_read => slave_readdata~1.OUTPUTSELECT
slave_read => slave_readdata~0.OUTPUTSELECT
slave_write => s_fifo_read.DATAIN
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[16] <= slave_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[17] <= slave_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[18] <= slave_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[19] <= slave_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[20] <= slave_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[21] <= slave_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[22] <= slave_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[23] <= slave_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[24] <= slave_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[25] <= slave_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[26] <= slave_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[27] <= slave_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[28] <= slave_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[29] <= slave_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[30] <= slave_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[31] <= slave_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_writedata[0] => ~NO_FANOUT~
slave_writedata[1] => ~NO_FANOUT~
slave_writedata[2] => ~NO_FANOUT~
slave_writedata[3] => ~NO_FANOUT~
slave_writedata[4] => ~NO_FANOUT~
slave_writedata[5] => ~NO_FANOUT~
slave_writedata[6] => ~NO_FANOUT~
slave_writedata[7] => ~NO_FANOUT~
slave_writedata[8] => ~NO_FANOUT~
slave_writedata[9] => ~NO_FANOUT~
slave_writedata[10] => ~NO_FANOUT~
slave_writedata[11] => ~NO_FANOUT~
slave_writedata[12] => ~NO_FANOUT~
slave_writedata[13] => ~NO_FANOUT~
slave_writedata[14] => ~NO_FANOUT~
slave_writedata[15] => ~NO_FANOUT~
slave_writedata[16] => ~NO_FANOUT~
slave_writedata[17] => ~NO_FANOUT~
slave_writedata[18] => ~NO_FANOUT~
slave_writedata[19] => ~NO_FANOUT~
slave_writedata[20] => ~NO_FANOUT~
slave_writedata[21] => ~NO_FANOUT~
slave_writedata[22] => ~NO_FANOUT~
slave_writedata[23] => ~NO_FANOUT~
slave_writedata[24] => ~NO_FANOUT~
slave_writedata[25] => ~NO_FANOUT~
slave_writedata[26] => ~NO_FANOUT~
slave_writedata[27] => ~NO_FANOUT~
slave_writedata[28] => ~NO_FANOUT~
slave_writedata[29] => ~NO_FANOUT~
slave_writedata[30] => ~NO_FANOUT~
slave_writedata[31] => ~NO_FANOUT~
slave_byteenable[0] => ~NO_FANOUT~
slave_byteenable[1] => ~NO_FANOUT~
slave_byteenable[2] => ~NO_FANOUT~
slave_byteenable[3] => ~NO_FANOUT~
can_rx => buffer_fifo:buffer_fifo_inst.data_in


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst
clk_can => fifo80:inst_fifo.wrclk
clk_can => controlador_can:inst_buffer.clk
clk_nios => fifo80:inst_fifo.rdclk
reset => fifo80:inst_fifo.aclr
reset => controlador_can:inst_buffer.reset
data_in => controlador_can:inst_buffer.data_in
fifo_rdrq => fifo80:inst_fifo.rdreq
fifo_empty <= fifo80:inst_fifo.rdempty
fifo_full <= fifo80:inst_fifo.rdfull
estado[0] <= controlador_can:inst_buffer.estado[0]
estado[1] <= controlador_can:inst_buffer.estado[1]
estado[2] <= controlador_can:inst_buffer.estado[2]
estado[3] <= controlador_can:inst_buffer.estado[3]
fifo_data_out[0] <= fifo80:inst_fifo.q[0]
fifo_data_out[1] <= fifo80:inst_fifo.q[1]
fifo_data_out[2] <= fifo80:inst_fifo.q[2]
fifo_data_out[3] <= fifo80:inst_fifo.q[3]
fifo_data_out[4] <= fifo80:inst_fifo.q[4]
fifo_data_out[5] <= fifo80:inst_fifo.q[5]
fifo_data_out[6] <= fifo80:inst_fifo.q[6]
fifo_data_out[7] <= fifo80:inst_fifo.q[7]
fifo_data_out[8] <= fifo80:inst_fifo.q[8]
fifo_data_out[9] <= fifo80:inst_fifo.q[9]
fifo_data_out[10] <= fifo80:inst_fifo.q[10]
fifo_data_out[11] <= fifo80:inst_fifo.q[11]
fifo_data_out[12] <= fifo80:inst_fifo.q[12]
fifo_data_out[13] <= fifo80:inst_fifo.q[13]
fifo_data_out[14] <= fifo80:inst_fifo.q[14]
fifo_data_out[15] <= fifo80:inst_fifo.q[15]
fifo_data_out[16] <= fifo80:inst_fifo.q[16]
fifo_data_out[17] <= fifo80:inst_fifo.q[17]
fifo_data_out[18] <= fifo80:inst_fifo.q[18]
fifo_data_out[19] <= fifo80:inst_fifo.q[19]
fifo_data_out[20] <= fifo80:inst_fifo.q[20]
fifo_data_out[21] <= fifo80:inst_fifo.q[21]
fifo_data_out[22] <= fifo80:inst_fifo.q[22]
fifo_data_out[23] <= fifo80:inst_fifo.q[23]
fifo_data_out[24] <= fifo80:inst_fifo.q[24]
fifo_data_out[25] <= fifo80:inst_fifo.q[25]
fifo_data_out[26] <= fifo80:inst_fifo.q[26]
fifo_data_out[27] <= fifo80:inst_fifo.q[27]
fifo_data_out[28] <= fifo80:inst_fifo.q[28]
fifo_data_out[29] <= fifo80:inst_fifo.q[29]
fifo_data_out[30] <= fifo80:inst_fifo.q[30]
fifo_data_out[31] <= fifo80:inst_fifo.q[31]
fifo_data_out[32] <= fifo80:inst_fifo.q[32]
fifo_data_out[33] <= fifo80:inst_fifo.q[33]
fifo_data_out[34] <= fifo80:inst_fifo.q[34]
fifo_data_out[35] <= fifo80:inst_fifo.q[35]
fifo_data_out[36] <= fifo80:inst_fifo.q[36]
fifo_data_out[37] <= fifo80:inst_fifo.q[37]
fifo_data_out[38] <= fifo80:inst_fifo.q[38]
fifo_data_out[39] <= fifo80:inst_fifo.q[39]
fifo_data_out[40] <= fifo80:inst_fifo.q[40]
fifo_data_out[41] <= fifo80:inst_fifo.q[41]
fifo_data_out[42] <= fifo80:inst_fifo.q[42]
fifo_data_out[43] <= fifo80:inst_fifo.q[43]
fifo_data_out[44] <= fifo80:inst_fifo.q[44]
fifo_data_out[45] <= fifo80:inst_fifo.q[45]
fifo_data_out[46] <= fifo80:inst_fifo.q[46]
fifo_data_out[47] <= fifo80:inst_fifo.q[47]
fifo_data_out[48] <= fifo80:inst_fifo.q[48]
fifo_data_out[49] <= fifo80:inst_fifo.q[49]
fifo_data_out[50] <= fifo80:inst_fifo.q[50]
fifo_data_out[51] <= fifo80:inst_fifo.q[51]
fifo_data_out[52] <= fifo80:inst_fifo.q[52]
fifo_data_out[53] <= fifo80:inst_fifo.q[53]
fifo_data_out[54] <= fifo80:inst_fifo.q[54]
fifo_data_out[55] <= fifo80:inst_fifo.q[55]
fifo_data_out[56] <= fifo80:inst_fifo.q[56]
fifo_data_out[57] <= fifo80:inst_fifo.q[57]
fifo_data_out[58] <= fifo80:inst_fifo.q[58]
fifo_data_out[59] <= fifo80:inst_fifo.q[59]
fifo_data_out[60] <= fifo80:inst_fifo.q[60]
fifo_data_out[61] <= fifo80:inst_fifo.q[61]
fifo_data_out[62] <= fifo80:inst_fifo.q[62]
fifo_data_out[63] <= fifo80:inst_fifo.q[63]
fifo_data_out[64] <= fifo80:inst_fifo.q[64]
fifo_data_out[65] <= fifo80:inst_fifo.q[65]
fifo_data_out[66] <= fifo80:inst_fifo.q[66]
fifo_data_out[67] <= fifo80:inst_fifo.q[67]
fifo_data_out[68] <= fifo80:inst_fifo.q[68]
fifo_data_out[69] <= fifo80:inst_fifo.q[69]
fifo_data_out[70] <= fifo80:inst_fifo.q[70]
fifo_data_out[71] <= fifo80:inst_fifo.q[71]
fifo_data_out[72] <= fifo80:inst_fifo.q[72]
fifo_data_out[73] <= fifo80:inst_fifo.q[73]
fifo_data_out[74] <= fifo80:inst_fifo.q[74]
fifo_data_out[75] <= fifo80:inst_fifo.q[75]
fifo_data_out[76] <= fifo80:inst_fifo.q[76]
fifo_data_out[77] <= fifo80:inst_fifo.q[77]
fifo_data_out[78] <= fifo80:inst_fifo.q[78]
fifo_data_out[79] <= fifo80:inst_fifo.q[79]


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|controlador_can:inst_buffer
clk => calculador_crc[15].CLK
clk => calculador_crc[14].CLK
clk => calculador_crc[13].CLK
clk => calculador_crc[12].CLK
clk => calculador_crc[11].CLK
clk => calculador_crc[10].CLK
clk => calculador_crc[9].CLK
clk => calculador_crc[8].CLK
clk => calculador_crc[7].CLK
clk => calculador_crc[6].CLK
clk => calculador_crc[5].CLK
clk => calculador_crc[4].CLK
clk => calculador_crc[3].CLK
clk => calculador_crc[2].CLK
clk => calculador_crc[1].CLK
clk => calculador_crc[0].CLK
clk => contador_de_unos_para_stuffing[6].CLK
clk => contador_de_unos_para_stuffing[5].CLK
clk => contador_de_unos_para_stuffing[4].CLK
clk => contador_de_unos_para_stuffing[3].CLK
clk => contador_de_unos_para_stuffing[2].CLK
clk => contador_de_unos_para_stuffing[1].CLK
clk => contador_de_unos_para_stuffing[0].CLK
clk => contador_de_ceros_para_stuffing[6].CLK
clk => contador_de_ceros_para_stuffing[5].CLK
clk => contador_de_ceros_para_stuffing[4].CLK
clk => contador_de_ceros_para_stuffing[3].CLK
clk => contador_de_ceros_para_stuffing[2].CLK
clk => contador_de_ceros_para_stuffing[1].CLK
clk => contador_de_ceros_para_stuffing[0].CLK
clk => fifo_we~reg0.CLK
clk => fifo_data[79]~reg0.CLK
clk => fifo_data[78]~reg0.CLK
clk => fifo_data[77]~reg0.CLK
clk => fifo_data[76]~reg0.CLK
clk => fifo_data[75]~reg0.CLK
clk => fifo_data[74]~reg0.CLK
clk => fifo_data[73]~reg0.CLK
clk => fifo_data[72]~reg0.CLK
clk => fifo_data[71]~reg0.CLK
clk => fifo_data[70]~reg0.CLK
clk => fifo_data[69]~reg0.CLK
clk => fifo_data[68]~reg0.CLK
clk => fifo_data[67]~reg0.CLK
clk => fifo_data[66]~reg0.CLK
clk => fifo_data[65]~reg0.CLK
clk => fifo_data[64]~reg0.CLK
clk => fifo_data[63]~reg0.CLK
clk => fifo_data[62]~reg0.CLK
clk => fifo_data[61]~reg0.CLK
clk => fifo_data[60]~reg0.CLK
clk => fifo_data[59]~reg0.CLK
clk => fifo_data[58]~reg0.CLK
clk => fifo_data[57]~reg0.CLK
clk => fifo_data[56]~reg0.CLK
clk => fifo_data[55]~reg0.CLK
clk => fifo_data[54]~reg0.CLK
clk => fifo_data[53]~reg0.CLK
clk => fifo_data[52]~reg0.CLK
clk => fifo_data[51]~reg0.CLK
clk => fifo_data[50]~reg0.CLK
clk => fifo_data[49]~reg0.CLK
clk => fifo_data[48]~reg0.CLK
clk => fifo_data[47]~reg0.CLK
clk => fifo_data[46]~reg0.CLK
clk => fifo_data[45]~reg0.CLK
clk => fifo_data[44]~reg0.CLK
clk => fifo_data[43]~reg0.CLK
clk => fifo_data[42]~reg0.CLK
clk => fifo_data[41]~reg0.CLK
clk => fifo_data[40]~reg0.CLK
clk => fifo_data[39]~reg0.CLK
clk => fifo_data[38]~reg0.CLK
clk => fifo_data[37]~reg0.CLK
clk => fifo_data[36]~reg0.CLK
clk => fifo_data[35]~reg0.CLK
clk => fifo_data[34]~reg0.CLK
clk => fifo_data[33]~reg0.CLK
clk => fifo_data[32]~reg0.CLK
clk => fifo_data[31]~reg0.CLK
clk => fifo_data[30]~reg0.CLK
clk => fifo_data[29]~reg0.CLK
clk => fifo_data[28]~reg0.CLK
clk => fifo_data[27]~reg0.CLK
clk => fifo_data[26]~reg0.CLK
clk => fifo_data[25]~reg0.CLK
clk => fifo_data[24]~reg0.CLK
clk => fifo_data[23]~reg0.CLK
clk => fifo_data[22]~reg0.CLK
clk => fifo_data[21]~reg0.CLK
clk => fifo_data[20]~reg0.CLK
clk => fifo_data[19]~reg0.CLK
clk => fifo_data[18]~reg0.CLK
clk => fifo_data[17]~reg0.CLK
clk => fifo_data[16]~reg0.CLK
clk => fifo_data[15]~reg0.CLK
clk => fifo_data[14]~reg0.CLK
clk => fifo_data[13]~reg0.CLK
clk => fifo_data[12]~reg0.CLK
clk => fifo_data[11]~reg0.CLK
clk => fifo_data[10]~reg0.CLK
clk => fifo_data[9]~reg0.CLK
clk => fifo_data[8]~reg0.CLK
clk => fifo_data[7]~reg0.CLK
clk => fifo_data[6]~reg0.CLK
clk => fifo_data[5]~reg0.CLK
clk => fifo_data[4]~reg0.CLK
clk => fifo_data[3]~reg0.CLK
clk => fifo_data[2]~reg0.CLK
clk => fifo_data[1]~reg0.CLK
clk => fifo_data[0]~reg0.CLK
clk => contador_de_unos[6].CLK
clk => contador_de_unos[5].CLK
clk => contador_de_unos[4].CLK
clk => contador_de_unos[3].CLK
clk => contador_de_unos[2].CLK
clk => contador_de_unos[1].CLK
clk => contador_de_unos[0].CLK
clk => contador_de_arbitraje[6].CLK
clk => contador_de_arbitraje[5].CLK
clk => contador_de_arbitraje[4].CLK
clk => contador_de_arbitraje[3].CLK
clk => contador_de_arbitraje[2].CLK
clk => contador_de_arbitraje[1].CLK
clk => contador_de_arbitraje[0].CLK
clk => registro_arbitraje[11].CLK
clk => registro_arbitraje[10].CLK
clk => registro_arbitraje[9].CLK
clk => registro_arbitraje[8].CLK
clk => registro_arbitraje[7].CLK
clk => registro_arbitraje[6].CLK
clk => registro_arbitraje[5].CLK
clk => registro_arbitraje[4].CLK
clk => registro_arbitraje[3].CLK
clk => registro_arbitraje[2].CLK
clk => registro_arbitraje[1].CLK
clk => registro_arbitraje[0].CLK
clk => contador_de_control[6].CLK
clk => contador_de_control[5].CLK
clk => contador_de_control[4].CLK
clk => contador_de_control[3].CLK
clk => contador_de_control[2].CLK
clk => contador_de_control[1].CLK
clk => contador_de_control[0].CLK
clk => registro_control[3].CLK
clk => registro_control[2].CLK
clk => registro_control[1].CLK
clk => registro_control[0].CLK
clk => contador_de_data[6].CLK
clk => contador_de_data[5].CLK
clk => contador_de_data[4].CLK
clk => contador_de_data[3].CLK
clk => contador_de_data[2].CLK
clk => contador_de_data[1].CLK
clk => contador_de_data[0].CLK
clk => registro_data[63].CLK
clk => registro_data[62].CLK
clk => registro_data[61].CLK
clk => registro_data[60].CLK
clk => registro_data[59].CLK
clk => registro_data[58].CLK
clk => registro_data[57].CLK
clk => registro_data[56].CLK
clk => registro_data[55].CLK
clk => registro_data[54].CLK
clk => registro_data[53].CLK
clk => registro_data[52].CLK
clk => registro_data[51].CLK
clk => registro_data[50].CLK
clk => registro_data[49].CLK
clk => registro_data[48].CLK
clk => registro_data[47].CLK
clk => registro_data[46].CLK
clk => registro_data[45].CLK
clk => registro_data[44].CLK
clk => registro_data[43].CLK
clk => registro_data[42].CLK
clk => registro_data[41].CLK
clk => registro_data[40].CLK
clk => registro_data[39].CLK
clk => registro_data[38].CLK
clk => registro_data[37].CLK
clk => registro_data[36].CLK
clk => registro_data[35].CLK
clk => registro_data[34].CLK
clk => registro_data[33].CLK
clk => registro_data[32].CLK
clk => registro_data[31].CLK
clk => registro_data[30].CLK
clk => registro_data[29].CLK
clk => registro_data[28].CLK
clk => registro_data[27].CLK
clk => registro_data[26].CLK
clk => registro_data[25].CLK
clk => registro_data[24].CLK
clk => registro_data[23].CLK
clk => registro_data[22].CLK
clk => registro_data[21].CLK
clk => registro_data[20].CLK
clk => registro_data[19].CLK
clk => registro_data[18].CLK
clk => registro_data[17].CLK
clk => registro_data[16].CLK
clk => registro_data[15].CLK
clk => registro_data[14].CLK
clk => registro_data[13].CLK
clk => registro_data[12].CLK
clk => registro_data[11].CLK
clk => registro_data[10].CLK
clk => registro_data[9].CLK
clk => registro_data[8].CLK
clk => registro_data[7].CLK
clk => registro_data[6].CLK
clk => registro_data[5].CLK
clk => registro_data[4].CLK
clk => registro_data[3].CLK
clk => registro_data[2].CLK
clk => registro_data[1].CLK
clk => registro_data[0].CLK
clk => contador_de_crc[6].CLK
clk => contador_de_crc[5].CLK
clk => contador_de_crc[4].CLK
clk => contador_de_crc[3].CLK
clk => contador_de_crc[2].CLK
clk => contador_de_crc[1].CLK
clk => contador_de_crc[0].CLK
clk => contador_de_end_of_frame[6].CLK
clk => contador_de_end_of_frame[5].CLK
clk => contador_de_end_of_frame[4].CLK
clk => contador_de_end_of_frame[3].CLK
clk => contador_de_end_of_frame[2].CLK
clk => contador_de_end_of_frame[1].CLK
clk => contador_de_end_of_frame[0].CLK
clk => flg_crc_ok.CLK
reset => calculador_crc[15].ENA
reset => calculador_crc[14].ENA
reset => calculador_crc[13].ENA
reset => calculador_crc[12].ENA
reset => calculador_crc[11].ENA
reset => calculador_crc[10].ENA
reset => calculador_crc[9].ENA
reset => calculador_crc[8].ENA
reset => calculador_crc[7].ENA
reset => calculador_crc[6].ENA
reset => calculador_crc[5].ENA
reset => calculador_crc[4].ENA
reset => calculador_crc[3].ENA
reset => calculador_crc[2].ENA
reset => calculador_crc[1].ENA
reset => calculador_crc[0].ENA
reset => contador_de_unos_para_stuffing[6].ENA
reset => contador_de_unos_para_stuffing[5].ENA
reset => contador_de_unos_para_stuffing[4].ENA
reset => contador_de_unos_para_stuffing[3].ENA
reset => contador_de_unos_para_stuffing[2].ENA
reset => contador_de_unos_para_stuffing[1].ENA
reset => contador_de_unos_para_stuffing[0].ENA
reset => contador_de_ceros_para_stuffing[6].ENA
reset => contador_de_ceros_para_stuffing[5].ENA
reset => contador_de_ceros_para_stuffing[4].ENA
reset => contador_de_ceros_para_stuffing[3].ENA
reset => contador_de_ceros_para_stuffing[2].ENA
reset => contador_de_ceros_para_stuffing[1].ENA
reset => contador_de_ceros_para_stuffing[0].ENA
reset => fifo_we~reg0.ENA
reset => fifo_data[79]~reg0.ENA
reset => fifo_data[78]~reg0.ENA
reset => fifo_data[77]~reg0.ENA
reset => fifo_data[76]~reg0.ENA
reset => fifo_data[75]~reg0.ENA
reset => fifo_data[74]~reg0.ENA
reset => fifo_data[73]~reg0.ENA
reset => fifo_data[72]~reg0.ENA
reset => fifo_data[71]~reg0.ENA
reset => fifo_data[70]~reg0.ENA
reset => fifo_data[69]~reg0.ENA
reset => fifo_data[68]~reg0.ENA
reset => fifo_data[67]~reg0.ENA
reset => fifo_data[66]~reg0.ENA
reset => fifo_data[65]~reg0.ENA
reset => fifo_data[64]~reg0.ENA
reset => fifo_data[63]~reg0.ENA
reset => fifo_data[62]~reg0.ENA
reset => fifo_data[61]~reg0.ENA
reset => fifo_data[60]~reg0.ENA
reset => fifo_data[59]~reg0.ENA
reset => fifo_data[58]~reg0.ENA
reset => fifo_data[57]~reg0.ENA
reset => fifo_data[56]~reg0.ENA
reset => fifo_data[55]~reg0.ENA
reset => fifo_data[54]~reg0.ENA
reset => fifo_data[53]~reg0.ENA
reset => fifo_data[52]~reg0.ENA
reset => fifo_data[51]~reg0.ENA
reset => fifo_data[50]~reg0.ENA
reset => fifo_data[49]~reg0.ENA
reset => fifo_data[48]~reg0.ENA
reset => fifo_data[47]~reg0.ENA
reset => fifo_data[46]~reg0.ENA
reset => fifo_data[45]~reg0.ENA
reset => fifo_data[44]~reg0.ENA
reset => fifo_data[43]~reg0.ENA
reset => fifo_data[42]~reg0.ENA
reset => fifo_data[41]~reg0.ENA
reset => fifo_data[40]~reg0.ENA
reset => fifo_data[39]~reg0.ENA
reset => fifo_data[38]~reg0.ENA
reset => fifo_data[37]~reg0.ENA
reset => fifo_data[36]~reg0.ENA
reset => fifo_data[35]~reg0.ENA
reset => fifo_data[34]~reg0.ENA
reset => fifo_data[33]~reg0.ENA
reset => fifo_data[32]~reg0.ENA
reset => fifo_data[31]~reg0.ENA
reset => fifo_data[30]~reg0.ENA
reset => fifo_data[29]~reg0.ENA
reset => fifo_data[28]~reg0.ENA
reset => fifo_data[27]~reg0.ENA
reset => fifo_data[26]~reg0.ENA
reset => fifo_data[25]~reg0.ENA
reset => fifo_data[24]~reg0.ENA
reset => fifo_data[23]~reg0.ENA
reset => fifo_data[22]~reg0.ENA
reset => fifo_data[21]~reg0.ENA
reset => fifo_data[20]~reg0.ENA
reset => fifo_data[19]~reg0.ENA
reset => fifo_data[18]~reg0.ENA
reset => fifo_data[17]~reg0.ENA
reset => fifo_data[16]~reg0.ENA
reset => fifo_data[15]~reg0.ENA
reset => fifo_data[14]~reg0.ENA
reset => fifo_data[13]~reg0.ENA
reset => fifo_data[12]~reg0.ENA
reset => fifo_data[11]~reg0.ENA
reset => fifo_data[10]~reg0.ENA
reset => fifo_data[9]~reg0.ENA
reset => fifo_data[8]~reg0.ENA
reset => fifo_data[7]~reg0.ENA
reset => fifo_data[6]~reg0.ENA
reset => fifo_data[5]~reg0.ENA
reset => fifo_data[4]~reg0.ENA
reset => fifo_data[3]~reg0.ENA
reset => fifo_data[2]~reg0.ENA
reset => fifo_data[1]~reg0.ENA
reset => fifo_data[0]~reg0.ENA
reset => contador_de_unos[6].ENA
reset => contador_de_unos[5].ENA
reset => contador_de_unos[4].ENA
reset => contador_de_unos[3].ENA
reset => contador_de_unos[2].ENA
reset => contador_de_unos[1].ENA
reset => contador_de_unos[0].ENA
reset => contador_de_arbitraje[6].ENA
reset => contador_de_arbitraje[5].ENA
reset => contador_de_arbitraje[4].ENA
reset => contador_de_arbitraje[3].ENA
reset => contador_de_arbitraje[2].ENA
reset => contador_de_arbitraje[1].ENA
reset => contador_de_arbitraje[0].ENA
reset => registro_arbitraje[11].ENA
reset => registro_arbitraje[10].ENA
reset => registro_arbitraje[9].ENA
reset => registro_arbitraje[8].ENA
reset => registro_arbitraje[7].ENA
reset => registro_arbitraje[6].ENA
reset => registro_arbitraje[5].ENA
reset => registro_arbitraje[4].ENA
reset => registro_arbitraje[3].ENA
reset => registro_arbitraje[2].ENA
reset => registro_arbitraje[1].ENA
reset => registro_arbitraje[0].ENA
reset => contador_de_control[6].ENA
reset => contador_de_control[5].ENA
reset => contador_de_control[4].ENA
reset => contador_de_control[3].ENA
reset => contador_de_control[2].ENA
reset => contador_de_control[1].ENA
reset => contador_de_control[0].ENA
reset => registro_control[3].ENA
reset => registro_control[2].ENA
reset => registro_control[1].ENA
reset => registro_control[0].ENA
reset => contador_de_data[6].ENA
reset => contador_de_data[5].ENA
reset => contador_de_data[4].ENA
reset => contador_de_data[3].ENA
reset => contador_de_data[2].ENA
reset => contador_de_data[1].ENA
reset => contador_de_data[0].ENA
reset => registro_data[63].ENA
reset => registro_data[62].ENA
reset => registro_data[61].ENA
reset => registro_data[60].ENA
reset => registro_data[59].ENA
reset => registro_data[58].ENA
reset => registro_data[57].ENA
reset => registro_data[56].ENA
reset => registro_data[55].ENA
reset => registro_data[54].ENA
reset => registro_data[53].ENA
reset => registro_data[52].ENA
reset => registro_data[51].ENA
reset => registro_data[50].ENA
reset => registro_data[49].ENA
reset => registro_data[48].ENA
reset => registro_data[47].ENA
reset => registro_data[46].ENA
reset => registro_data[45].ENA
reset => registro_data[44].ENA
reset => registro_data[43].ENA
reset => registro_data[42].ENA
reset => registro_data[41].ENA
reset => registro_data[40].ENA
reset => registro_data[39].ENA
reset => registro_data[38].ENA
reset => registro_data[37].ENA
reset => registro_data[36].ENA
reset => registro_data[35].ENA
reset => registro_data[34].ENA
reset => registro_data[33].ENA
reset => registro_data[32].ENA
reset => registro_data[31].ENA
reset => registro_data[30].ENA
reset => registro_data[29].ENA
reset => registro_data[28].ENA
reset => registro_data[27].ENA
reset => registro_data[26].ENA
reset => registro_data[25].ENA
reset => registro_data[24].ENA
reset => registro_data[23].ENA
reset => registro_data[22].ENA
reset => registro_data[21].ENA
reset => registro_data[20].ENA
reset => registro_data[19].ENA
reset => registro_data[18].ENA
reset => registro_data[17].ENA
reset => registro_data[16].ENA
reset => registro_data[15].ENA
reset => registro_data[14].ENA
reset => registro_data[13].ENA
reset => registro_data[12].ENA
reset => registro_data[11].ENA
reset => registro_data[10].ENA
reset => registro_data[9].ENA
reset => registro_data[8].ENA
reset => registro_data[7].ENA
reset => registro_data[6].ENA
reset => registro_data[5].ENA
reset => registro_data[4].ENA
reset => registro_data[3].ENA
reset => registro_data[2].ENA
reset => registro_data[1].ENA
reset => registro_data[0].ENA
reset => contador_de_crc[6].ENA
reset => contador_de_crc[5].ENA
reset => contador_de_crc[4].ENA
reset => contador_de_crc[3].ENA
reset => contador_de_crc[2].ENA
reset => contador_de_crc[1].ENA
reset => flg_crc_ok.ENA
reset => contador_de_crc[0].ENA
reset => contador_de_end_of_frame[6].ENA
reset => contador_de_end_of_frame[5].ENA
reset => contador_de_end_of_frame[4].ENA
reset => contador_de_end_of_frame[3].ENA
reset => contador_de_end_of_frame[2].ENA
reset => contador_de_end_of_frame[1].ENA
reset => contador_de_end_of_frame[0].ENA
data_in => calculador_crc~47.DATAB
data_in => contador_de_ceros_para_stuffing~13.OUTPUTSELECT
data_in => contador_de_ceros_para_stuffing~12.OUTPUTSELECT
data_in => contador_de_ceros_para_stuffing~11.OUTPUTSELECT
data_in => contador_de_ceros_para_stuffing~10.OUTPUTSELECT
data_in => contador_de_ceros_para_stuffing~9.OUTPUTSELECT
data_in => contador_de_ceros_para_stuffing~8.OUTPUTSELECT
data_in => contador_de_ceros_para_stuffing~7.OUTPUTSELECT
data_in => contador_de_unos_para_stuffing~13.OUTPUTSELECT
data_in => contador_de_unos_para_stuffing~12.OUTPUTSELECT
data_in => contador_de_unos_para_stuffing~11.OUTPUTSELECT
data_in => contador_de_unos_para_stuffing~10.OUTPUTSELECT
data_in => contador_de_unos_para_stuffing~9.OUTPUTSELECT
data_in => contador_de_unos_para_stuffing~8.OUTPUTSELECT
data_in => contador_de_unos_para_stuffing~7.OUTPUTSELECT
data_in => registro_data~63.DATAB
data_in => registro_control~3.DATAB
data_in => registro_arbitraje~11.DATAB
data_in => contador_de_unos~6.OUTPUTSELECT
data_in => contador_de_unos~5.OUTPUTSELECT
data_in => contador_de_unos~4.OUTPUTSELECT
data_in => contador_de_unos~3.OUTPUTSELECT
data_in => contador_de_unos~2.OUTPUTSELECT
data_in => contador_de_unos~1.OUTPUTSELECT
data_in => contador_de_unos~0.OUTPUTSELECT
data_in => estados~7.IN1
data_in => Selector1.IN3
data_in => nxstate~0.DATAB
data_in => calculador_crc~31.DATAB
data_in => transiciones~14.IN0
data_in => transiciones~11.IN1
data_in => Selector2.IN4
data_in => nxstate~1.DATAB
data_in => estados~6.IN1
fifo_we <= fifo_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
estado[0] <= estado[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
estado[1] <= estado[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
estado[2] <= estado[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
estado[3] <= <GND>
fifo_data[0] <= fifo_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[1] <= fifo_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[2] <= fifo_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[3] <= fifo_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[4] <= fifo_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[5] <= fifo_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[6] <= fifo_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[7] <= fifo_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[8] <= fifo_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[9] <= fifo_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[10] <= fifo_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[11] <= fifo_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[12] <= fifo_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[13] <= fifo_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[14] <= fifo_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[15] <= fifo_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[16] <= fifo_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[17] <= fifo_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[18] <= fifo_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[19] <= fifo_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[20] <= fifo_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[21] <= fifo_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[22] <= fifo_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[23] <= fifo_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[24] <= fifo_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[25] <= fifo_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[26] <= fifo_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[27] <= fifo_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[28] <= fifo_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[29] <= fifo_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[30] <= fifo_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[31] <= fifo_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[32] <= fifo_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[33] <= fifo_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[34] <= fifo_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[35] <= fifo_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[36] <= fifo_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[37] <= fifo_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[38] <= fifo_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[39] <= fifo_data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[40] <= fifo_data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[41] <= fifo_data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[42] <= fifo_data[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[43] <= fifo_data[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[44] <= fifo_data[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[45] <= fifo_data[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[46] <= fifo_data[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[47] <= fifo_data[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[48] <= fifo_data[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[49] <= fifo_data[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[50] <= fifo_data[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[51] <= fifo_data[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[52] <= fifo_data[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[53] <= fifo_data[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[54] <= fifo_data[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[55] <= fifo_data[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[56] <= fifo_data[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[57] <= fifo_data[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[58] <= fifo_data[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[59] <= fifo_data[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[60] <= fifo_data[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[61] <= fifo_data[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[62] <= fifo_data[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[63] <= fifo_data[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[64] <= fifo_data[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[65] <= fifo_data[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[66] <= fifo_data[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[67] <= fifo_data[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[68] <= fifo_data[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[69] <= fifo_data[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[70] <= fifo_data[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[71] <= fifo_data[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[72] <= fifo_data[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[73] <= fifo_data[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[74] <= fifo_data[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[75] <= fifo_data[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[76] <= fifo_data[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[77] <= fifo_data[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[78] <= fifo_data[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[79] <= fifo_data[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|fifo80:inst_fifo
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
data[22] => dcfifo:dcfifo_component.data[22]
data[23] => dcfifo:dcfifo_component.data[23]
data[24] => dcfifo:dcfifo_component.data[24]
data[25] => dcfifo:dcfifo_component.data[25]
data[26] => dcfifo:dcfifo_component.data[26]
data[27] => dcfifo:dcfifo_component.data[27]
data[28] => dcfifo:dcfifo_component.data[28]
data[29] => dcfifo:dcfifo_component.data[29]
data[30] => dcfifo:dcfifo_component.data[30]
data[31] => dcfifo:dcfifo_component.data[31]
data[32] => dcfifo:dcfifo_component.data[32]
data[33] => dcfifo:dcfifo_component.data[33]
data[34] => dcfifo:dcfifo_component.data[34]
data[35] => dcfifo:dcfifo_component.data[35]
data[36] => dcfifo:dcfifo_component.data[36]
data[37] => dcfifo:dcfifo_component.data[37]
data[38] => dcfifo:dcfifo_component.data[38]
data[39] => dcfifo:dcfifo_component.data[39]
data[40] => dcfifo:dcfifo_component.data[40]
data[41] => dcfifo:dcfifo_component.data[41]
data[42] => dcfifo:dcfifo_component.data[42]
data[43] => dcfifo:dcfifo_component.data[43]
data[44] => dcfifo:dcfifo_component.data[44]
data[45] => dcfifo:dcfifo_component.data[45]
data[46] => dcfifo:dcfifo_component.data[46]
data[47] => dcfifo:dcfifo_component.data[47]
data[48] => dcfifo:dcfifo_component.data[48]
data[49] => dcfifo:dcfifo_component.data[49]
data[50] => dcfifo:dcfifo_component.data[50]
data[51] => dcfifo:dcfifo_component.data[51]
data[52] => dcfifo:dcfifo_component.data[52]
data[53] => dcfifo:dcfifo_component.data[53]
data[54] => dcfifo:dcfifo_component.data[54]
data[55] => dcfifo:dcfifo_component.data[55]
data[56] => dcfifo:dcfifo_component.data[56]
data[57] => dcfifo:dcfifo_component.data[57]
data[58] => dcfifo:dcfifo_component.data[58]
data[59] => dcfifo:dcfifo_component.data[59]
data[60] => dcfifo:dcfifo_component.data[60]
data[61] => dcfifo:dcfifo_component.data[61]
data[62] => dcfifo:dcfifo_component.data[62]
data[63] => dcfifo:dcfifo_component.data[63]
data[64] => dcfifo:dcfifo_component.data[64]
data[65] => dcfifo:dcfifo_component.data[65]
data[66] => dcfifo:dcfifo_component.data[66]
data[67] => dcfifo:dcfifo_component.data[67]
data[68] => dcfifo:dcfifo_component.data[68]
data[69] => dcfifo:dcfifo_component.data[69]
data[70] => dcfifo:dcfifo_component.data[70]
data[71] => dcfifo:dcfifo_component.data[71]
data[72] => dcfifo:dcfifo_component.data[72]
data[73] => dcfifo:dcfifo_component.data[73]
data[74] => dcfifo:dcfifo_component.data[74]
data[75] => dcfifo:dcfifo_component.data[75]
data[76] => dcfifo:dcfifo_component.data[76]
data[77] => dcfifo:dcfifo_component.data[77]
data[78] => dcfifo:dcfifo_component.data[78]
data[79] => dcfifo:dcfifo_component.data[79]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
q[22] <= dcfifo:dcfifo_component.q[22]
q[23] <= dcfifo:dcfifo_component.q[23]
q[24] <= dcfifo:dcfifo_component.q[24]
q[25] <= dcfifo:dcfifo_component.q[25]
q[26] <= dcfifo:dcfifo_component.q[26]
q[27] <= dcfifo:dcfifo_component.q[27]
q[28] <= dcfifo:dcfifo_component.q[28]
q[29] <= dcfifo:dcfifo_component.q[29]
q[30] <= dcfifo:dcfifo_component.q[30]
q[31] <= dcfifo:dcfifo_component.q[31]
q[32] <= dcfifo:dcfifo_component.q[32]
q[33] <= dcfifo:dcfifo_component.q[33]
q[34] <= dcfifo:dcfifo_component.q[34]
q[35] <= dcfifo:dcfifo_component.q[35]
q[36] <= dcfifo:dcfifo_component.q[36]
q[37] <= dcfifo:dcfifo_component.q[37]
q[38] <= dcfifo:dcfifo_component.q[38]
q[39] <= dcfifo:dcfifo_component.q[39]
q[40] <= dcfifo:dcfifo_component.q[40]
q[41] <= dcfifo:dcfifo_component.q[41]
q[42] <= dcfifo:dcfifo_component.q[42]
q[43] <= dcfifo:dcfifo_component.q[43]
q[44] <= dcfifo:dcfifo_component.q[44]
q[45] <= dcfifo:dcfifo_component.q[45]
q[46] <= dcfifo:dcfifo_component.q[46]
q[47] <= dcfifo:dcfifo_component.q[47]
q[48] <= dcfifo:dcfifo_component.q[48]
q[49] <= dcfifo:dcfifo_component.q[49]
q[50] <= dcfifo:dcfifo_component.q[50]
q[51] <= dcfifo:dcfifo_component.q[51]
q[52] <= dcfifo:dcfifo_component.q[52]
q[53] <= dcfifo:dcfifo_component.q[53]
q[54] <= dcfifo:dcfifo_component.q[54]
q[55] <= dcfifo:dcfifo_component.q[55]
q[56] <= dcfifo:dcfifo_component.q[56]
q[57] <= dcfifo:dcfifo_component.q[57]
q[58] <= dcfifo:dcfifo_component.q[58]
q[59] <= dcfifo:dcfifo_component.q[59]
q[60] <= dcfifo:dcfifo_component.q[60]
q[61] <= dcfifo:dcfifo_component.q[61]
q[62] <= dcfifo:dcfifo_component.q[62]
q[63] <= dcfifo:dcfifo_component.q[63]
q[64] <= dcfifo:dcfifo_component.q[64]
q[65] <= dcfifo:dcfifo_component.q[65]
q[66] <= dcfifo:dcfifo_component.q[66]
q[67] <= dcfifo:dcfifo_component.q[67]
q[68] <= dcfifo:dcfifo_component.q[68]
q[69] <= dcfifo:dcfifo_component.q[69]
q[70] <= dcfifo:dcfifo_component.q[70]
q[71] <= dcfifo:dcfifo_component.q[71]
q[72] <= dcfifo:dcfifo_component.q[72]
q[73] <= dcfifo:dcfifo_component.q[73]
q[74] <= dcfifo:dcfifo_component.q[74]
q[75] <= dcfifo:dcfifo_component.q[75]
q[76] <= dcfifo:dcfifo_component.q[76]
q[77] <= dcfifo:dcfifo_component.q[77]
q[78] <= dcfifo:dcfifo_component.q[78]
q[79] <= dcfifo:dcfifo_component.q[79]
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|fifo80:inst_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_a6m1:auto_generated.data[0]
data[1] => dcfifo_a6m1:auto_generated.data[1]
data[2] => dcfifo_a6m1:auto_generated.data[2]
data[3] => dcfifo_a6m1:auto_generated.data[3]
data[4] => dcfifo_a6m1:auto_generated.data[4]
data[5] => dcfifo_a6m1:auto_generated.data[5]
data[6] => dcfifo_a6m1:auto_generated.data[6]
data[7] => dcfifo_a6m1:auto_generated.data[7]
data[8] => dcfifo_a6m1:auto_generated.data[8]
data[9] => dcfifo_a6m1:auto_generated.data[9]
data[10] => dcfifo_a6m1:auto_generated.data[10]
data[11] => dcfifo_a6m1:auto_generated.data[11]
data[12] => dcfifo_a6m1:auto_generated.data[12]
data[13] => dcfifo_a6m1:auto_generated.data[13]
data[14] => dcfifo_a6m1:auto_generated.data[14]
data[15] => dcfifo_a6m1:auto_generated.data[15]
data[16] => dcfifo_a6m1:auto_generated.data[16]
data[17] => dcfifo_a6m1:auto_generated.data[17]
data[18] => dcfifo_a6m1:auto_generated.data[18]
data[19] => dcfifo_a6m1:auto_generated.data[19]
data[20] => dcfifo_a6m1:auto_generated.data[20]
data[21] => dcfifo_a6m1:auto_generated.data[21]
data[22] => dcfifo_a6m1:auto_generated.data[22]
data[23] => dcfifo_a6m1:auto_generated.data[23]
data[24] => dcfifo_a6m1:auto_generated.data[24]
data[25] => dcfifo_a6m1:auto_generated.data[25]
data[26] => dcfifo_a6m1:auto_generated.data[26]
data[27] => dcfifo_a6m1:auto_generated.data[27]
data[28] => dcfifo_a6m1:auto_generated.data[28]
data[29] => dcfifo_a6m1:auto_generated.data[29]
data[30] => dcfifo_a6m1:auto_generated.data[30]
data[31] => dcfifo_a6m1:auto_generated.data[31]
data[32] => dcfifo_a6m1:auto_generated.data[32]
data[33] => dcfifo_a6m1:auto_generated.data[33]
data[34] => dcfifo_a6m1:auto_generated.data[34]
data[35] => dcfifo_a6m1:auto_generated.data[35]
data[36] => dcfifo_a6m1:auto_generated.data[36]
data[37] => dcfifo_a6m1:auto_generated.data[37]
data[38] => dcfifo_a6m1:auto_generated.data[38]
data[39] => dcfifo_a6m1:auto_generated.data[39]
data[40] => dcfifo_a6m1:auto_generated.data[40]
data[41] => dcfifo_a6m1:auto_generated.data[41]
data[42] => dcfifo_a6m1:auto_generated.data[42]
data[43] => dcfifo_a6m1:auto_generated.data[43]
data[44] => dcfifo_a6m1:auto_generated.data[44]
data[45] => dcfifo_a6m1:auto_generated.data[45]
data[46] => dcfifo_a6m1:auto_generated.data[46]
data[47] => dcfifo_a6m1:auto_generated.data[47]
data[48] => dcfifo_a6m1:auto_generated.data[48]
data[49] => dcfifo_a6m1:auto_generated.data[49]
data[50] => dcfifo_a6m1:auto_generated.data[50]
data[51] => dcfifo_a6m1:auto_generated.data[51]
data[52] => dcfifo_a6m1:auto_generated.data[52]
data[53] => dcfifo_a6m1:auto_generated.data[53]
data[54] => dcfifo_a6m1:auto_generated.data[54]
data[55] => dcfifo_a6m1:auto_generated.data[55]
data[56] => dcfifo_a6m1:auto_generated.data[56]
data[57] => dcfifo_a6m1:auto_generated.data[57]
data[58] => dcfifo_a6m1:auto_generated.data[58]
data[59] => dcfifo_a6m1:auto_generated.data[59]
data[60] => dcfifo_a6m1:auto_generated.data[60]
data[61] => dcfifo_a6m1:auto_generated.data[61]
data[62] => dcfifo_a6m1:auto_generated.data[62]
data[63] => dcfifo_a6m1:auto_generated.data[63]
data[64] => dcfifo_a6m1:auto_generated.data[64]
data[65] => dcfifo_a6m1:auto_generated.data[65]
data[66] => dcfifo_a6m1:auto_generated.data[66]
data[67] => dcfifo_a6m1:auto_generated.data[67]
data[68] => dcfifo_a6m1:auto_generated.data[68]
data[69] => dcfifo_a6m1:auto_generated.data[69]
data[70] => dcfifo_a6m1:auto_generated.data[70]
data[71] => dcfifo_a6m1:auto_generated.data[71]
data[72] => dcfifo_a6m1:auto_generated.data[72]
data[73] => dcfifo_a6m1:auto_generated.data[73]
data[74] => dcfifo_a6m1:auto_generated.data[74]
data[75] => dcfifo_a6m1:auto_generated.data[75]
data[76] => dcfifo_a6m1:auto_generated.data[76]
data[77] => dcfifo_a6m1:auto_generated.data[77]
data[78] => dcfifo_a6m1:auto_generated.data[78]
data[79] => dcfifo_a6m1:auto_generated.data[79]
q[0] <= dcfifo_a6m1:auto_generated.q[0]
q[1] <= dcfifo_a6m1:auto_generated.q[1]
q[2] <= dcfifo_a6m1:auto_generated.q[2]
q[3] <= dcfifo_a6m1:auto_generated.q[3]
q[4] <= dcfifo_a6m1:auto_generated.q[4]
q[5] <= dcfifo_a6m1:auto_generated.q[5]
q[6] <= dcfifo_a6m1:auto_generated.q[6]
q[7] <= dcfifo_a6m1:auto_generated.q[7]
q[8] <= dcfifo_a6m1:auto_generated.q[8]
q[9] <= dcfifo_a6m1:auto_generated.q[9]
q[10] <= dcfifo_a6m1:auto_generated.q[10]
q[11] <= dcfifo_a6m1:auto_generated.q[11]
q[12] <= dcfifo_a6m1:auto_generated.q[12]
q[13] <= dcfifo_a6m1:auto_generated.q[13]
q[14] <= dcfifo_a6m1:auto_generated.q[14]
q[15] <= dcfifo_a6m1:auto_generated.q[15]
q[16] <= dcfifo_a6m1:auto_generated.q[16]
q[17] <= dcfifo_a6m1:auto_generated.q[17]
q[18] <= dcfifo_a6m1:auto_generated.q[18]
q[19] <= dcfifo_a6m1:auto_generated.q[19]
q[20] <= dcfifo_a6m1:auto_generated.q[20]
q[21] <= dcfifo_a6m1:auto_generated.q[21]
q[22] <= dcfifo_a6m1:auto_generated.q[22]
q[23] <= dcfifo_a6m1:auto_generated.q[23]
q[24] <= dcfifo_a6m1:auto_generated.q[24]
q[25] <= dcfifo_a6m1:auto_generated.q[25]
q[26] <= dcfifo_a6m1:auto_generated.q[26]
q[27] <= dcfifo_a6m1:auto_generated.q[27]
q[28] <= dcfifo_a6m1:auto_generated.q[28]
q[29] <= dcfifo_a6m1:auto_generated.q[29]
q[30] <= dcfifo_a6m1:auto_generated.q[30]
q[31] <= dcfifo_a6m1:auto_generated.q[31]
q[32] <= dcfifo_a6m1:auto_generated.q[32]
q[33] <= dcfifo_a6m1:auto_generated.q[33]
q[34] <= dcfifo_a6m1:auto_generated.q[34]
q[35] <= dcfifo_a6m1:auto_generated.q[35]
q[36] <= dcfifo_a6m1:auto_generated.q[36]
q[37] <= dcfifo_a6m1:auto_generated.q[37]
q[38] <= dcfifo_a6m1:auto_generated.q[38]
q[39] <= dcfifo_a6m1:auto_generated.q[39]
q[40] <= dcfifo_a6m1:auto_generated.q[40]
q[41] <= dcfifo_a6m1:auto_generated.q[41]
q[42] <= dcfifo_a6m1:auto_generated.q[42]
q[43] <= dcfifo_a6m1:auto_generated.q[43]
q[44] <= dcfifo_a6m1:auto_generated.q[44]
q[45] <= dcfifo_a6m1:auto_generated.q[45]
q[46] <= dcfifo_a6m1:auto_generated.q[46]
q[47] <= dcfifo_a6m1:auto_generated.q[47]
q[48] <= dcfifo_a6m1:auto_generated.q[48]
q[49] <= dcfifo_a6m1:auto_generated.q[49]
q[50] <= dcfifo_a6m1:auto_generated.q[50]
q[51] <= dcfifo_a6m1:auto_generated.q[51]
q[52] <= dcfifo_a6m1:auto_generated.q[52]
q[53] <= dcfifo_a6m1:auto_generated.q[53]
q[54] <= dcfifo_a6m1:auto_generated.q[54]
q[55] <= dcfifo_a6m1:auto_generated.q[55]
q[56] <= dcfifo_a6m1:auto_generated.q[56]
q[57] <= dcfifo_a6m1:auto_generated.q[57]
q[58] <= dcfifo_a6m1:auto_generated.q[58]
q[59] <= dcfifo_a6m1:auto_generated.q[59]
q[60] <= dcfifo_a6m1:auto_generated.q[60]
q[61] <= dcfifo_a6m1:auto_generated.q[61]
q[62] <= dcfifo_a6m1:auto_generated.q[62]
q[63] <= dcfifo_a6m1:auto_generated.q[63]
q[64] <= dcfifo_a6m1:auto_generated.q[64]
q[65] <= dcfifo_a6m1:auto_generated.q[65]
q[66] <= dcfifo_a6m1:auto_generated.q[66]
q[67] <= dcfifo_a6m1:auto_generated.q[67]
q[68] <= dcfifo_a6m1:auto_generated.q[68]
q[69] <= dcfifo_a6m1:auto_generated.q[69]
q[70] <= dcfifo_a6m1:auto_generated.q[70]
q[71] <= dcfifo_a6m1:auto_generated.q[71]
q[72] <= dcfifo_a6m1:auto_generated.q[72]
q[73] <= dcfifo_a6m1:auto_generated.q[73]
q[74] <= dcfifo_a6m1:auto_generated.q[74]
q[75] <= dcfifo_a6m1:auto_generated.q[75]
q[76] <= dcfifo_a6m1:auto_generated.q[76]
q[77] <= dcfifo_a6m1:auto_generated.q[77]
q[78] <= dcfifo_a6m1:auto_generated.q[78]
q[79] <= dcfifo_a6m1:auto_generated.q[79]
rdclk => dcfifo_a6m1:auto_generated.rdclk
rdreq => dcfifo_a6m1:auto_generated.rdreq
wrclk => dcfifo_a6m1:auto_generated.wrclk
wrreq => dcfifo_a6m1:auto_generated.wrreq
aclr => dcfifo_a6m1:auto_generated.aclr
rdempty <= dcfifo_a6m1:auto_generated.rdempty
rdfull <= dcfifo_a6m1:auto_generated.rdfull
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated
aclr => a_graycounter_k47:rdptr_g1p.aclr
aclr => a_graycounter_gic:wrptr_g1p.aclr
aclr => a_graycounter_fic:wrptr_gp.aclr
aclr => altsyncram_cb11:fifo_ram.aclr1
data[0] => altsyncram_cb11:fifo_ram.data_a[0]
data[1] => altsyncram_cb11:fifo_ram.data_a[1]
data[2] => altsyncram_cb11:fifo_ram.data_a[2]
data[3] => altsyncram_cb11:fifo_ram.data_a[3]
data[4] => altsyncram_cb11:fifo_ram.data_a[4]
data[5] => altsyncram_cb11:fifo_ram.data_a[5]
data[6] => altsyncram_cb11:fifo_ram.data_a[6]
data[7] => altsyncram_cb11:fifo_ram.data_a[7]
data[8] => altsyncram_cb11:fifo_ram.data_a[8]
data[9] => altsyncram_cb11:fifo_ram.data_a[9]
data[10] => altsyncram_cb11:fifo_ram.data_a[10]
data[11] => altsyncram_cb11:fifo_ram.data_a[11]
data[12] => altsyncram_cb11:fifo_ram.data_a[12]
data[13] => altsyncram_cb11:fifo_ram.data_a[13]
data[14] => altsyncram_cb11:fifo_ram.data_a[14]
data[15] => altsyncram_cb11:fifo_ram.data_a[15]
data[16] => altsyncram_cb11:fifo_ram.data_a[16]
data[17] => altsyncram_cb11:fifo_ram.data_a[17]
data[18] => altsyncram_cb11:fifo_ram.data_a[18]
data[19] => altsyncram_cb11:fifo_ram.data_a[19]
data[20] => altsyncram_cb11:fifo_ram.data_a[20]
data[21] => altsyncram_cb11:fifo_ram.data_a[21]
data[22] => altsyncram_cb11:fifo_ram.data_a[22]
data[23] => altsyncram_cb11:fifo_ram.data_a[23]
data[24] => altsyncram_cb11:fifo_ram.data_a[24]
data[25] => altsyncram_cb11:fifo_ram.data_a[25]
data[26] => altsyncram_cb11:fifo_ram.data_a[26]
data[27] => altsyncram_cb11:fifo_ram.data_a[27]
data[28] => altsyncram_cb11:fifo_ram.data_a[28]
data[29] => altsyncram_cb11:fifo_ram.data_a[29]
data[30] => altsyncram_cb11:fifo_ram.data_a[30]
data[31] => altsyncram_cb11:fifo_ram.data_a[31]
data[32] => altsyncram_cb11:fifo_ram.data_a[32]
data[33] => altsyncram_cb11:fifo_ram.data_a[33]
data[34] => altsyncram_cb11:fifo_ram.data_a[34]
data[35] => altsyncram_cb11:fifo_ram.data_a[35]
data[36] => altsyncram_cb11:fifo_ram.data_a[36]
data[37] => altsyncram_cb11:fifo_ram.data_a[37]
data[38] => altsyncram_cb11:fifo_ram.data_a[38]
data[39] => altsyncram_cb11:fifo_ram.data_a[39]
data[40] => altsyncram_cb11:fifo_ram.data_a[40]
data[41] => altsyncram_cb11:fifo_ram.data_a[41]
data[42] => altsyncram_cb11:fifo_ram.data_a[42]
data[43] => altsyncram_cb11:fifo_ram.data_a[43]
data[44] => altsyncram_cb11:fifo_ram.data_a[44]
data[45] => altsyncram_cb11:fifo_ram.data_a[45]
data[46] => altsyncram_cb11:fifo_ram.data_a[46]
data[47] => altsyncram_cb11:fifo_ram.data_a[47]
data[48] => altsyncram_cb11:fifo_ram.data_a[48]
data[49] => altsyncram_cb11:fifo_ram.data_a[49]
data[50] => altsyncram_cb11:fifo_ram.data_a[50]
data[51] => altsyncram_cb11:fifo_ram.data_a[51]
data[52] => altsyncram_cb11:fifo_ram.data_a[52]
data[53] => altsyncram_cb11:fifo_ram.data_a[53]
data[54] => altsyncram_cb11:fifo_ram.data_a[54]
data[55] => altsyncram_cb11:fifo_ram.data_a[55]
data[56] => altsyncram_cb11:fifo_ram.data_a[56]
data[57] => altsyncram_cb11:fifo_ram.data_a[57]
data[58] => altsyncram_cb11:fifo_ram.data_a[58]
data[59] => altsyncram_cb11:fifo_ram.data_a[59]
data[60] => altsyncram_cb11:fifo_ram.data_a[60]
data[61] => altsyncram_cb11:fifo_ram.data_a[61]
data[62] => altsyncram_cb11:fifo_ram.data_a[62]
data[63] => altsyncram_cb11:fifo_ram.data_a[63]
data[64] => altsyncram_cb11:fifo_ram.data_a[64]
data[65] => altsyncram_cb11:fifo_ram.data_a[65]
data[66] => altsyncram_cb11:fifo_ram.data_a[66]
data[67] => altsyncram_cb11:fifo_ram.data_a[67]
data[68] => altsyncram_cb11:fifo_ram.data_a[68]
data[69] => altsyncram_cb11:fifo_ram.data_a[69]
data[70] => altsyncram_cb11:fifo_ram.data_a[70]
data[71] => altsyncram_cb11:fifo_ram.data_a[71]
data[72] => altsyncram_cb11:fifo_ram.data_a[72]
data[73] => altsyncram_cb11:fifo_ram.data_a[73]
data[74] => altsyncram_cb11:fifo_ram.data_a[74]
data[75] => altsyncram_cb11:fifo_ram.data_a[75]
data[76] => altsyncram_cb11:fifo_ram.data_a[76]
data[77] => altsyncram_cb11:fifo_ram.data_a[77]
data[78] => altsyncram_cb11:fifo_ram.data_a[78]
data[79] => altsyncram_cb11:fifo_ram.data_a[79]
q[0] <= altsyncram_cb11:fifo_ram.q_b[0]
q[1] <= altsyncram_cb11:fifo_ram.q_b[1]
q[2] <= altsyncram_cb11:fifo_ram.q_b[2]
q[3] <= altsyncram_cb11:fifo_ram.q_b[3]
q[4] <= altsyncram_cb11:fifo_ram.q_b[4]
q[5] <= altsyncram_cb11:fifo_ram.q_b[5]
q[6] <= altsyncram_cb11:fifo_ram.q_b[6]
q[7] <= altsyncram_cb11:fifo_ram.q_b[7]
q[8] <= altsyncram_cb11:fifo_ram.q_b[8]
q[9] <= altsyncram_cb11:fifo_ram.q_b[9]
q[10] <= altsyncram_cb11:fifo_ram.q_b[10]
q[11] <= altsyncram_cb11:fifo_ram.q_b[11]
q[12] <= altsyncram_cb11:fifo_ram.q_b[12]
q[13] <= altsyncram_cb11:fifo_ram.q_b[13]
q[14] <= altsyncram_cb11:fifo_ram.q_b[14]
q[15] <= altsyncram_cb11:fifo_ram.q_b[15]
q[16] <= altsyncram_cb11:fifo_ram.q_b[16]
q[17] <= altsyncram_cb11:fifo_ram.q_b[17]
q[18] <= altsyncram_cb11:fifo_ram.q_b[18]
q[19] <= altsyncram_cb11:fifo_ram.q_b[19]
q[20] <= altsyncram_cb11:fifo_ram.q_b[20]
q[21] <= altsyncram_cb11:fifo_ram.q_b[21]
q[22] <= altsyncram_cb11:fifo_ram.q_b[22]
q[23] <= altsyncram_cb11:fifo_ram.q_b[23]
q[24] <= altsyncram_cb11:fifo_ram.q_b[24]
q[25] <= altsyncram_cb11:fifo_ram.q_b[25]
q[26] <= altsyncram_cb11:fifo_ram.q_b[26]
q[27] <= altsyncram_cb11:fifo_ram.q_b[27]
q[28] <= altsyncram_cb11:fifo_ram.q_b[28]
q[29] <= altsyncram_cb11:fifo_ram.q_b[29]
q[30] <= altsyncram_cb11:fifo_ram.q_b[30]
q[31] <= altsyncram_cb11:fifo_ram.q_b[31]
q[32] <= altsyncram_cb11:fifo_ram.q_b[32]
q[33] <= altsyncram_cb11:fifo_ram.q_b[33]
q[34] <= altsyncram_cb11:fifo_ram.q_b[34]
q[35] <= altsyncram_cb11:fifo_ram.q_b[35]
q[36] <= altsyncram_cb11:fifo_ram.q_b[36]
q[37] <= altsyncram_cb11:fifo_ram.q_b[37]
q[38] <= altsyncram_cb11:fifo_ram.q_b[38]
q[39] <= altsyncram_cb11:fifo_ram.q_b[39]
q[40] <= altsyncram_cb11:fifo_ram.q_b[40]
q[41] <= altsyncram_cb11:fifo_ram.q_b[41]
q[42] <= altsyncram_cb11:fifo_ram.q_b[42]
q[43] <= altsyncram_cb11:fifo_ram.q_b[43]
q[44] <= altsyncram_cb11:fifo_ram.q_b[44]
q[45] <= altsyncram_cb11:fifo_ram.q_b[45]
q[46] <= altsyncram_cb11:fifo_ram.q_b[46]
q[47] <= altsyncram_cb11:fifo_ram.q_b[47]
q[48] <= altsyncram_cb11:fifo_ram.q_b[48]
q[49] <= altsyncram_cb11:fifo_ram.q_b[49]
q[50] <= altsyncram_cb11:fifo_ram.q_b[50]
q[51] <= altsyncram_cb11:fifo_ram.q_b[51]
q[52] <= altsyncram_cb11:fifo_ram.q_b[52]
q[53] <= altsyncram_cb11:fifo_ram.q_b[53]
q[54] <= altsyncram_cb11:fifo_ram.q_b[54]
q[55] <= altsyncram_cb11:fifo_ram.q_b[55]
q[56] <= altsyncram_cb11:fifo_ram.q_b[56]
q[57] <= altsyncram_cb11:fifo_ram.q_b[57]
q[58] <= altsyncram_cb11:fifo_ram.q_b[58]
q[59] <= altsyncram_cb11:fifo_ram.q_b[59]
q[60] <= altsyncram_cb11:fifo_ram.q_b[60]
q[61] <= altsyncram_cb11:fifo_ram.q_b[61]
q[62] <= altsyncram_cb11:fifo_ram.q_b[62]
q[63] <= altsyncram_cb11:fifo_ram.q_b[63]
q[64] <= altsyncram_cb11:fifo_ram.q_b[64]
q[65] <= altsyncram_cb11:fifo_ram.q_b[65]
q[66] <= altsyncram_cb11:fifo_ram.q_b[66]
q[67] <= altsyncram_cb11:fifo_ram.q_b[67]
q[68] <= altsyncram_cb11:fifo_ram.q_b[68]
q[69] <= altsyncram_cb11:fifo_ram.q_b[69]
q[70] <= altsyncram_cb11:fifo_ram.q_b[70]
q[71] <= altsyncram_cb11:fifo_ram.q_b[71]
q[72] <= altsyncram_cb11:fifo_ram.q_b[72]
q[73] <= altsyncram_cb11:fifo_ram.q_b[73]
q[74] <= altsyncram_cb11:fifo_ram.q_b[74]
q[75] <= altsyncram_cb11:fifo_ram.q_b[75]
q[76] <= altsyncram_cb11:fifo_ram.q_b[76]
q[77] <= altsyncram_cb11:fifo_ram.q_b[77]
q[78] <= altsyncram_cb11:fifo_ram.q_b[78]
q[79] <= altsyncram_cb11:fifo_ram.q_b[79]
rdclk => a_graycounter_k47:rdptr_g1p.clock
rdclk => altsyncram_cb11:fifo_ram.clock1
rdclk => alt_synch_pipe_ikd:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_656:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_gic:wrptr_g1p.clock
wrclk => a_graycounter_fic:wrptr_gp.clock
wrclk => altsyncram_cb11:fifo_ram.clock0
wrclk => alt_synch_pipe_jkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_k47:rdptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_fic:wrptr_gp
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|altsyncram_cb11:fifo_ram
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
aclr1 => ram_block5a4.CLR1
aclr1 => ram_block5a5.CLR1
aclr1 => ram_block5a6.CLR1
aclr1 => ram_block5a7.CLR1
aclr1 => ram_block5a8.CLR1
aclr1 => ram_block5a9.CLR1
aclr1 => ram_block5a10.CLR1
aclr1 => ram_block5a11.CLR1
aclr1 => ram_block5a12.CLR1
aclr1 => ram_block5a13.CLR1
aclr1 => ram_block5a14.CLR1
aclr1 => ram_block5a15.CLR1
aclr1 => ram_block5a16.CLR1
aclr1 => ram_block5a17.CLR1
aclr1 => ram_block5a18.CLR1
aclr1 => ram_block5a19.CLR1
aclr1 => ram_block5a20.CLR1
aclr1 => ram_block5a21.CLR1
aclr1 => ram_block5a22.CLR1
aclr1 => ram_block5a23.CLR1
aclr1 => ram_block5a24.CLR1
aclr1 => ram_block5a25.CLR1
aclr1 => ram_block5a26.CLR1
aclr1 => ram_block5a27.CLR1
aclr1 => ram_block5a28.CLR1
aclr1 => ram_block5a29.CLR1
aclr1 => ram_block5a30.CLR1
aclr1 => ram_block5a31.CLR1
aclr1 => ram_block5a32.CLR1
aclr1 => ram_block5a33.CLR1
aclr1 => ram_block5a34.CLR1
aclr1 => ram_block5a35.CLR1
aclr1 => ram_block5a36.CLR1
aclr1 => ram_block5a37.CLR1
aclr1 => ram_block5a38.CLR1
aclr1 => ram_block5a39.CLR1
aclr1 => ram_block5a40.CLR1
aclr1 => ram_block5a41.CLR1
aclr1 => ram_block5a42.CLR1
aclr1 => ram_block5a43.CLR1
aclr1 => ram_block5a44.CLR1
aclr1 => ram_block5a45.CLR1
aclr1 => ram_block5a46.CLR1
aclr1 => ram_block5a47.CLR1
aclr1 => ram_block5a48.CLR1
aclr1 => ram_block5a49.CLR1
aclr1 => ram_block5a50.CLR1
aclr1 => ram_block5a51.CLR1
aclr1 => ram_block5a52.CLR1
aclr1 => ram_block5a53.CLR1
aclr1 => ram_block5a54.CLR1
aclr1 => ram_block5a55.CLR1
aclr1 => ram_block5a56.CLR1
aclr1 => ram_block5a57.CLR1
aclr1 => ram_block5a58.CLR1
aclr1 => ram_block5a59.CLR1
aclr1 => ram_block5a60.CLR1
aclr1 => ram_block5a61.CLR1
aclr1 => ram_block5a62.CLR1
aclr1 => ram_block5a63.CLR1
aclr1 => ram_block5a64.CLR1
aclr1 => ram_block5a65.CLR1
aclr1 => ram_block5a66.CLR1
aclr1 => ram_block5a67.CLR1
aclr1 => ram_block5a68.CLR1
aclr1 => ram_block5a69.CLR1
aclr1 => ram_block5a70.CLR1
aclr1 => ram_block5a71.CLR1
aclr1 => ram_block5a72.CLR1
aclr1 => ram_block5a73.CLR1
aclr1 => ram_block5a74.CLR1
aclr1 => ram_block5a75.CLR1
aclr1 => ram_block5a76.CLR1
aclr1 => ram_block5a77.CLR1
aclr1 => ram_block5a78.CLR1
aclr1 => ram_block5a79.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[0] => ram_block5a28.PORTAADDR
address_a[0] => ram_block5a29.PORTAADDR
address_a[0] => ram_block5a30.PORTAADDR
address_a[0] => ram_block5a31.PORTAADDR
address_a[0] => ram_block5a32.PORTAADDR
address_a[0] => ram_block5a33.PORTAADDR
address_a[0] => ram_block5a34.PORTAADDR
address_a[0] => ram_block5a35.PORTAADDR
address_a[0] => ram_block5a36.PORTAADDR
address_a[0] => ram_block5a37.PORTAADDR
address_a[0] => ram_block5a38.PORTAADDR
address_a[0] => ram_block5a39.PORTAADDR
address_a[0] => ram_block5a40.PORTAADDR
address_a[0] => ram_block5a41.PORTAADDR
address_a[0] => ram_block5a42.PORTAADDR
address_a[0] => ram_block5a43.PORTAADDR
address_a[0] => ram_block5a44.PORTAADDR
address_a[0] => ram_block5a45.PORTAADDR
address_a[0] => ram_block5a46.PORTAADDR
address_a[0] => ram_block5a47.PORTAADDR
address_a[0] => ram_block5a48.PORTAADDR
address_a[0] => ram_block5a49.PORTAADDR
address_a[0] => ram_block5a50.PORTAADDR
address_a[0] => ram_block5a51.PORTAADDR
address_a[0] => ram_block5a52.PORTAADDR
address_a[0] => ram_block5a53.PORTAADDR
address_a[0] => ram_block5a54.PORTAADDR
address_a[0] => ram_block5a55.PORTAADDR
address_a[0] => ram_block5a56.PORTAADDR
address_a[0] => ram_block5a57.PORTAADDR
address_a[0] => ram_block5a58.PORTAADDR
address_a[0] => ram_block5a59.PORTAADDR
address_a[0] => ram_block5a60.PORTAADDR
address_a[0] => ram_block5a61.PORTAADDR
address_a[0] => ram_block5a62.PORTAADDR
address_a[0] => ram_block5a63.PORTAADDR
address_a[0] => ram_block5a64.PORTAADDR
address_a[0] => ram_block5a65.PORTAADDR
address_a[0] => ram_block5a66.PORTAADDR
address_a[0] => ram_block5a67.PORTAADDR
address_a[0] => ram_block5a68.PORTAADDR
address_a[0] => ram_block5a69.PORTAADDR
address_a[0] => ram_block5a70.PORTAADDR
address_a[0] => ram_block5a71.PORTAADDR
address_a[0] => ram_block5a72.PORTAADDR
address_a[0] => ram_block5a73.PORTAADDR
address_a[0] => ram_block5a74.PORTAADDR
address_a[0] => ram_block5a75.PORTAADDR
address_a[0] => ram_block5a76.PORTAADDR
address_a[0] => ram_block5a77.PORTAADDR
address_a[0] => ram_block5a78.PORTAADDR
address_a[0] => ram_block5a79.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[1] => ram_block5a28.PORTAADDR1
address_a[1] => ram_block5a29.PORTAADDR1
address_a[1] => ram_block5a30.PORTAADDR1
address_a[1] => ram_block5a31.PORTAADDR1
address_a[1] => ram_block5a32.PORTAADDR1
address_a[1] => ram_block5a33.PORTAADDR1
address_a[1] => ram_block5a34.PORTAADDR1
address_a[1] => ram_block5a35.PORTAADDR1
address_a[1] => ram_block5a36.PORTAADDR1
address_a[1] => ram_block5a37.PORTAADDR1
address_a[1] => ram_block5a38.PORTAADDR1
address_a[1] => ram_block5a39.PORTAADDR1
address_a[1] => ram_block5a40.PORTAADDR1
address_a[1] => ram_block5a41.PORTAADDR1
address_a[1] => ram_block5a42.PORTAADDR1
address_a[1] => ram_block5a43.PORTAADDR1
address_a[1] => ram_block5a44.PORTAADDR1
address_a[1] => ram_block5a45.PORTAADDR1
address_a[1] => ram_block5a46.PORTAADDR1
address_a[1] => ram_block5a47.PORTAADDR1
address_a[1] => ram_block5a48.PORTAADDR1
address_a[1] => ram_block5a49.PORTAADDR1
address_a[1] => ram_block5a50.PORTAADDR1
address_a[1] => ram_block5a51.PORTAADDR1
address_a[1] => ram_block5a52.PORTAADDR1
address_a[1] => ram_block5a53.PORTAADDR1
address_a[1] => ram_block5a54.PORTAADDR1
address_a[1] => ram_block5a55.PORTAADDR1
address_a[1] => ram_block5a56.PORTAADDR1
address_a[1] => ram_block5a57.PORTAADDR1
address_a[1] => ram_block5a58.PORTAADDR1
address_a[1] => ram_block5a59.PORTAADDR1
address_a[1] => ram_block5a60.PORTAADDR1
address_a[1] => ram_block5a61.PORTAADDR1
address_a[1] => ram_block5a62.PORTAADDR1
address_a[1] => ram_block5a63.PORTAADDR1
address_a[1] => ram_block5a64.PORTAADDR1
address_a[1] => ram_block5a65.PORTAADDR1
address_a[1] => ram_block5a66.PORTAADDR1
address_a[1] => ram_block5a67.PORTAADDR1
address_a[1] => ram_block5a68.PORTAADDR1
address_a[1] => ram_block5a69.PORTAADDR1
address_a[1] => ram_block5a70.PORTAADDR1
address_a[1] => ram_block5a71.PORTAADDR1
address_a[1] => ram_block5a72.PORTAADDR1
address_a[1] => ram_block5a73.PORTAADDR1
address_a[1] => ram_block5a74.PORTAADDR1
address_a[1] => ram_block5a75.PORTAADDR1
address_a[1] => ram_block5a76.PORTAADDR1
address_a[1] => ram_block5a77.PORTAADDR1
address_a[1] => ram_block5a78.PORTAADDR1
address_a[1] => ram_block5a79.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[2] => ram_block5a24.PORTAADDR2
address_a[2] => ram_block5a25.PORTAADDR2
address_a[2] => ram_block5a26.PORTAADDR2
address_a[2] => ram_block5a27.PORTAADDR2
address_a[2] => ram_block5a28.PORTAADDR2
address_a[2] => ram_block5a29.PORTAADDR2
address_a[2] => ram_block5a30.PORTAADDR2
address_a[2] => ram_block5a31.PORTAADDR2
address_a[2] => ram_block5a32.PORTAADDR2
address_a[2] => ram_block5a33.PORTAADDR2
address_a[2] => ram_block5a34.PORTAADDR2
address_a[2] => ram_block5a35.PORTAADDR2
address_a[2] => ram_block5a36.PORTAADDR2
address_a[2] => ram_block5a37.PORTAADDR2
address_a[2] => ram_block5a38.PORTAADDR2
address_a[2] => ram_block5a39.PORTAADDR2
address_a[2] => ram_block5a40.PORTAADDR2
address_a[2] => ram_block5a41.PORTAADDR2
address_a[2] => ram_block5a42.PORTAADDR2
address_a[2] => ram_block5a43.PORTAADDR2
address_a[2] => ram_block5a44.PORTAADDR2
address_a[2] => ram_block5a45.PORTAADDR2
address_a[2] => ram_block5a46.PORTAADDR2
address_a[2] => ram_block5a47.PORTAADDR2
address_a[2] => ram_block5a48.PORTAADDR2
address_a[2] => ram_block5a49.PORTAADDR2
address_a[2] => ram_block5a50.PORTAADDR2
address_a[2] => ram_block5a51.PORTAADDR2
address_a[2] => ram_block5a52.PORTAADDR2
address_a[2] => ram_block5a53.PORTAADDR2
address_a[2] => ram_block5a54.PORTAADDR2
address_a[2] => ram_block5a55.PORTAADDR2
address_a[2] => ram_block5a56.PORTAADDR2
address_a[2] => ram_block5a57.PORTAADDR2
address_a[2] => ram_block5a58.PORTAADDR2
address_a[2] => ram_block5a59.PORTAADDR2
address_a[2] => ram_block5a60.PORTAADDR2
address_a[2] => ram_block5a61.PORTAADDR2
address_a[2] => ram_block5a62.PORTAADDR2
address_a[2] => ram_block5a63.PORTAADDR2
address_a[2] => ram_block5a64.PORTAADDR2
address_a[2] => ram_block5a65.PORTAADDR2
address_a[2] => ram_block5a66.PORTAADDR2
address_a[2] => ram_block5a67.PORTAADDR2
address_a[2] => ram_block5a68.PORTAADDR2
address_a[2] => ram_block5a69.PORTAADDR2
address_a[2] => ram_block5a70.PORTAADDR2
address_a[2] => ram_block5a71.PORTAADDR2
address_a[2] => ram_block5a72.PORTAADDR2
address_a[2] => ram_block5a73.PORTAADDR2
address_a[2] => ram_block5a74.PORTAADDR2
address_a[2] => ram_block5a75.PORTAADDR2
address_a[2] => ram_block5a76.PORTAADDR2
address_a[2] => ram_block5a77.PORTAADDR2
address_a[2] => ram_block5a78.PORTAADDR2
address_a[2] => ram_block5a79.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[3] => ram_block5a24.PORTAADDR3
address_a[3] => ram_block5a25.PORTAADDR3
address_a[3] => ram_block5a26.PORTAADDR3
address_a[3] => ram_block5a27.PORTAADDR3
address_a[3] => ram_block5a28.PORTAADDR3
address_a[3] => ram_block5a29.PORTAADDR3
address_a[3] => ram_block5a30.PORTAADDR3
address_a[3] => ram_block5a31.PORTAADDR3
address_a[3] => ram_block5a32.PORTAADDR3
address_a[3] => ram_block5a33.PORTAADDR3
address_a[3] => ram_block5a34.PORTAADDR3
address_a[3] => ram_block5a35.PORTAADDR3
address_a[3] => ram_block5a36.PORTAADDR3
address_a[3] => ram_block5a37.PORTAADDR3
address_a[3] => ram_block5a38.PORTAADDR3
address_a[3] => ram_block5a39.PORTAADDR3
address_a[3] => ram_block5a40.PORTAADDR3
address_a[3] => ram_block5a41.PORTAADDR3
address_a[3] => ram_block5a42.PORTAADDR3
address_a[3] => ram_block5a43.PORTAADDR3
address_a[3] => ram_block5a44.PORTAADDR3
address_a[3] => ram_block5a45.PORTAADDR3
address_a[3] => ram_block5a46.PORTAADDR3
address_a[3] => ram_block5a47.PORTAADDR3
address_a[3] => ram_block5a48.PORTAADDR3
address_a[3] => ram_block5a49.PORTAADDR3
address_a[3] => ram_block5a50.PORTAADDR3
address_a[3] => ram_block5a51.PORTAADDR3
address_a[3] => ram_block5a52.PORTAADDR3
address_a[3] => ram_block5a53.PORTAADDR3
address_a[3] => ram_block5a54.PORTAADDR3
address_a[3] => ram_block5a55.PORTAADDR3
address_a[3] => ram_block5a56.PORTAADDR3
address_a[3] => ram_block5a57.PORTAADDR3
address_a[3] => ram_block5a58.PORTAADDR3
address_a[3] => ram_block5a59.PORTAADDR3
address_a[3] => ram_block5a60.PORTAADDR3
address_a[3] => ram_block5a61.PORTAADDR3
address_a[3] => ram_block5a62.PORTAADDR3
address_a[3] => ram_block5a63.PORTAADDR3
address_a[3] => ram_block5a64.PORTAADDR3
address_a[3] => ram_block5a65.PORTAADDR3
address_a[3] => ram_block5a66.PORTAADDR3
address_a[3] => ram_block5a67.PORTAADDR3
address_a[3] => ram_block5a68.PORTAADDR3
address_a[3] => ram_block5a69.PORTAADDR3
address_a[3] => ram_block5a70.PORTAADDR3
address_a[3] => ram_block5a71.PORTAADDR3
address_a[3] => ram_block5a72.PORTAADDR3
address_a[3] => ram_block5a73.PORTAADDR3
address_a[3] => ram_block5a74.PORTAADDR3
address_a[3] => ram_block5a75.PORTAADDR3
address_a[3] => ram_block5a76.PORTAADDR3
address_a[3] => ram_block5a77.PORTAADDR3
address_a[3] => ram_block5a78.PORTAADDR3
address_a[3] => ram_block5a79.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[4] => ram_block5a24.PORTAADDR4
address_a[4] => ram_block5a25.PORTAADDR4
address_a[4] => ram_block5a26.PORTAADDR4
address_a[4] => ram_block5a27.PORTAADDR4
address_a[4] => ram_block5a28.PORTAADDR4
address_a[4] => ram_block5a29.PORTAADDR4
address_a[4] => ram_block5a30.PORTAADDR4
address_a[4] => ram_block5a31.PORTAADDR4
address_a[4] => ram_block5a32.PORTAADDR4
address_a[4] => ram_block5a33.PORTAADDR4
address_a[4] => ram_block5a34.PORTAADDR4
address_a[4] => ram_block5a35.PORTAADDR4
address_a[4] => ram_block5a36.PORTAADDR4
address_a[4] => ram_block5a37.PORTAADDR4
address_a[4] => ram_block5a38.PORTAADDR4
address_a[4] => ram_block5a39.PORTAADDR4
address_a[4] => ram_block5a40.PORTAADDR4
address_a[4] => ram_block5a41.PORTAADDR4
address_a[4] => ram_block5a42.PORTAADDR4
address_a[4] => ram_block5a43.PORTAADDR4
address_a[4] => ram_block5a44.PORTAADDR4
address_a[4] => ram_block5a45.PORTAADDR4
address_a[4] => ram_block5a46.PORTAADDR4
address_a[4] => ram_block5a47.PORTAADDR4
address_a[4] => ram_block5a48.PORTAADDR4
address_a[4] => ram_block5a49.PORTAADDR4
address_a[4] => ram_block5a50.PORTAADDR4
address_a[4] => ram_block5a51.PORTAADDR4
address_a[4] => ram_block5a52.PORTAADDR4
address_a[4] => ram_block5a53.PORTAADDR4
address_a[4] => ram_block5a54.PORTAADDR4
address_a[4] => ram_block5a55.PORTAADDR4
address_a[4] => ram_block5a56.PORTAADDR4
address_a[4] => ram_block5a57.PORTAADDR4
address_a[4] => ram_block5a58.PORTAADDR4
address_a[4] => ram_block5a59.PORTAADDR4
address_a[4] => ram_block5a60.PORTAADDR4
address_a[4] => ram_block5a61.PORTAADDR4
address_a[4] => ram_block5a62.PORTAADDR4
address_a[4] => ram_block5a63.PORTAADDR4
address_a[4] => ram_block5a64.PORTAADDR4
address_a[4] => ram_block5a65.PORTAADDR4
address_a[4] => ram_block5a66.PORTAADDR4
address_a[4] => ram_block5a67.PORTAADDR4
address_a[4] => ram_block5a68.PORTAADDR4
address_a[4] => ram_block5a69.PORTAADDR4
address_a[4] => ram_block5a70.PORTAADDR4
address_a[4] => ram_block5a71.PORTAADDR4
address_a[4] => ram_block5a72.PORTAADDR4
address_a[4] => ram_block5a73.PORTAADDR4
address_a[4] => ram_block5a74.PORTAADDR4
address_a[4] => ram_block5a75.PORTAADDR4
address_a[4] => ram_block5a76.PORTAADDR4
address_a[4] => ram_block5a77.PORTAADDR4
address_a[4] => ram_block5a78.PORTAADDR4
address_a[4] => ram_block5a79.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[5] => ram_block5a24.PORTAADDR5
address_a[5] => ram_block5a25.PORTAADDR5
address_a[5] => ram_block5a26.PORTAADDR5
address_a[5] => ram_block5a27.PORTAADDR5
address_a[5] => ram_block5a28.PORTAADDR5
address_a[5] => ram_block5a29.PORTAADDR5
address_a[5] => ram_block5a30.PORTAADDR5
address_a[5] => ram_block5a31.PORTAADDR5
address_a[5] => ram_block5a32.PORTAADDR5
address_a[5] => ram_block5a33.PORTAADDR5
address_a[5] => ram_block5a34.PORTAADDR5
address_a[5] => ram_block5a35.PORTAADDR5
address_a[5] => ram_block5a36.PORTAADDR5
address_a[5] => ram_block5a37.PORTAADDR5
address_a[5] => ram_block5a38.PORTAADDR5
address_a[5] => ram_block5a39.PORTAADDR5
address_a[5] => ram_block5a40.PORTAADDR5
address_a[5] => ram_block5a41.PORTAADDR5
address_a[5] => ram_block5a42.PORTAADDR5
address_a[5] => ram_block5a43.PORTAADDR5
address_a[5] => ram_block5a44.PORTAADDR5
address_a[5] => ram_block5a45.PORTAADDR5
address_a[5] => ram_block5a46.PORTAADDR5
address_a[5] => ram_block5a47.PORTAADDR5
address_a[5] => ram_block5a48.PORTAADDR5
address_a[5] => ram_block5a49.PORTAADDR5
address_a[5] => ram_block5a50.PORTAADDR5
address_a[5] => ram_block5a51.PORTAADDR5
address_a[5] => ram_block5a52.PORTAADDR5
address_a[5] => ram_block5a53.PORTAADDR5
address_a[5] => ram_block5a54.PORTAADDR5
address_a[5] => ram_block5a55.PORTAADDR5
address_a[5] => ram_block5a56.PORTAADDR5
address_a[5] => ram_block5a57.PORTAADDR5
address_a[5] => ram_block5a58.PORTAADDR5
address_a[5] => ram_block5a59.PORTAADDR5
address_a[5] => ram_block5a60.PORTAADDR5
address_a[5] => ram_block5a61.PORTAADDR5
address_a[5] => ram_block5a62.PORTAADDR5
address_a[5] => ram_block5a63.PORTAADDR5
address_a[5] => ram_block5a64.PORTAADDR5
address_a[5] => ram_block5a65.PORTAADDR5
address_a[5] => ram_block5a66.PORTAADDR5
address_a[5] => ram_block5a67.PORTAADDR5
address_a[5] => ram_block5a68.PORTAADDR5
address_a[5] => ram_block5a69.PORTAADDR5
address_a[5] => ram_block5a70.PORTAADDR5
address_a[5] => ram_block5a71.PORTAADDR5
address_a[5] => ram_block5a72.PORTAADDR5
address_a[5] => ram_block5a73.PORTAADDR5
address_a[5] => ram_block5a74.PORTAADDR5
address_a[5] => ram_block5a75.PORTAADDR5
address_a[5] => ram_block5a76.PORTAADDR5
address_a[5] => ram_block5a77.PORTAADDR5
address_a[5] => ram_block5a78.PORTAADDR5
address_a[5] => ram_block5a79.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[6] => ram_block5a24.PORTAADDR6
address_a[6] => ram_block5a25.PORTAADDR6
address_a[6] => ram_block5a26.PORTAADDR6
address_a[6] => ram_block5a27.PORTAADDR6
address_a[6] => ram_block5a28.PORTAADDR6
address_a[6] => ram_block5a29.PORTAADDR6
address_a[6] => ram_block5a30.PORTAADDR6
address_a[6] => ram_block5a31.PORTAADDR6
address_a[6] => ram_block5a32.PORTAADDR6
address_a[6] => ram_block5a33.PORTAADDR6
address_a[6] => ram_block5a34.PORTAADDR6
address_a[6] => ram_block5a35.PORTAADDR6
address_a[6] => ram_block5a36.PORTAADDR6
address_a[6] => ram_block5a37.PORTAADDR6
address_a[6] => ram_block5a38.PORTAADDR6
address_a[6] => ram_block5a39.PORTAADDR6
address_a[6] => ram_block5a40.PORTAADDR6
address_a[6] => ram_block5a41.PORTAADDR6
address_a[6] => ram_block5a42.PORTAADDR6
address_a[6] => ram_block5a43.PORTAADDR6
address_a[6] => ram_block5a44.PORTAADDR6
address_a[6] => ram_block5a45.PORTAADDR6
address_a[6] => ram_block5a46.PORTAADDR6
address_a[6] => ram_block5a47.PORTAADDR6
address_a[6] => ram_block5a48.PORTAADDR6
address_a[6] => ram_block5a49.PORTAADDR6
address_a[6] => ram_block5a50.PORTAADDR6
address_a[6] => ram_block5a51.PORTAADDR6
address_a[6] => ram_block5a52.PORTAADDR6
address_a[6] => ram_block5a53.PORTAADDR6
address_a[6] => ram_block5a54.PORTAADDR6
address_a[6] => ram_block5a55.PORTAADDR6
address_a[6] => ram_block5a56.PORTAADDR6
address_a[6] => ram_block5a57.PORTAADDR6
address_a[6] => ram_block5a58.PORTAADDR6
address_a[6] => ram_block5a59.PORTAADDR6
address_a[6] => ram_block5a60.PORTAADDR6
address_a[6] => ram_block5a61.PORTAADDR6
address_a[6] => ram_block5a62.PORTAADDR6
address_a[6] => ram_block5a63.PORTAADDR6
address_a[6] => ram_block5a64.PORTAADDR6
address_a[6] => ram_block5a65.PORTAADDR6
address_a[6] => ram_block5a66.PORTAADDR6
address_a[6] => ram_block5a67.PORTAADDR6
address_a[6] => ram_block5a68.PORTAADDR6
address_a[6] => ram_block5a69.PORTAADDR6
address_a[6] => ram_block5a70.PORTAADDR6
address_a[6] => ram_block5a71.PORTAADDR6
address_a[6] => ram_block5a72.PORTAADDR6
address_a[6] => ram_block5a73.PORTAADDR6
address_a[6] => ram_block5a74.PORTAADDR6
address_a[6] => ram_block5a75.PORTAADDR6
address_a[6] => ram_block5a76.PORTAADDR6
address_a[6] => ram_block5a77.PORTAADDR6
address_a[6] => ram_block5a78.PORTAADDR6
address_a[6] => ram_block5a79.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_a[7] => ram_block5a24.PORTAADDR7
address_a[7] => ram_block5a25.PORTAADDR7
address_a[7] => ram_block5a26.PORTAADDR7
address_a[7] => ram_block5a27.PORTAADDR7
address_a[7] => ram_block5a28.PORTAADDR7
address_a[7] => ram_block5a29.PORTAADDR7
address_a[7] => ram_block5a30.PORTAADDR7
address_a[7] => ram_block5a31.PORTAADDR7
address_a[7] => ram_block5a32.PORTAADDR7
address_a[7] => ram_block5a33.PORTAADDR7
address_a[7] => ram_block5a34.PORTAADDR7
address_a[7] => ram_block5a35.PORTAADDR7
address_a[7] => ram_block5a36.PORTAADDR7
address_a[7] => ram_block5a37.PORTAADDR7
address_a[7] => ram_block5a38.PORTAADDR7
address_a[7] => ram_block5a39.PORTAADDR7
address_a[7] => ram_block5a40.PORTAADDR7
address_a[7] => ram_block5a41.PORTAADDR7
address_a[7] => ram_block5a42.PORTAADDR7
address_a[7] => ram_block5a43.PORTAADDR7
address_a[7] => ram_block5a44.PORTAADDR7
address_a[7] => ram_block5a45.PORTAADDR7
address_a[7] => ram_block5a46.PORTAADDR7
address_a[7] => ram_block5a47.PORTAADDR7
address_a[7] => ram_block5a48.PORTAADDR7
address_a[7] => ram_block5a49.PORTAADDR7
address_a[7] => ram_block5a50.PORTAADDR7
address_a[7] => ram_block5a51.PORTAADDR7
address_a[7] => ram_block5a52.PORTAADDR7
address_a[7] => ram_block5a53.PORTAADDR7
address_a[7] => ram_block5a54.PORTAADDR7
address_a[7] => ram_block5a55.PORTAADDR7
address_a[7] => ram_block5a56.PORTAADDR7
address_a[7] => ram_block5a57.PORTAADDR7
address_a[7] => ram_block5a58.PORTAADDR7
address_a[7] => ram_block5a59.PORTAADDR7
address_a[7] => ram_block5a60.PORTAADDR7
address_a[7] => ram_block5a61.PORTAADDR7
address_a[7] => ram_block5a62.PORTAADDR7
address_a[7] => ram_block5a63.PORTAADDR7
address_a[7] => ram_block5a64.PORTAADDR7
address_a[7] => ram_block5a65.PORTAADDR7
address_a[7] => ram_block5a66.PORTAADDR7
address_a[7] => ram_block5a67.PORTAADDR7
address_a[7] => ram_block5a68.PORTAADDR7
address_a[7] => ram_block5a69.PORTAADDR7
address_a[7] => ram_block5a70.PORTAADDR7
address_a[7] => ram_block5a71.PORTAADDR7
address_a[7] => ram_block5a72.PORTAADDR7
address_a[7] => ram_block5a73.PORTAADDR7
address_a[7] => ram_block5a74.PORTAADDR7
address_a[7] => ram_block5a75.PORTAADDR7
address_a[7] => ram_block5a76.PORTAADDR7
address_a[7] => ram_block5a77.PORTAADDR7
address_a[7] => ram_block5a78.PORTAADDR7
address_a[7] => ram_block5a79.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[0] => ram_block5a28.PORTBADDR
address_b[0] => ram_block5a29.PORTBADDR
address_b[0] => ram_block5a30.PORTBADDR
address_b[0] => ram_block5a31.PORTBADDR
address_b[0] => ram_block5a32.PORTBADDR
address_b[0] => ram_block5a33.PORTBADDR
address_b[0] => ram_block5a34.PORTBADDR
address_b[0] => ram_block5a35.PORTBADDR
address_b[0] => ram_block5a36.PORTBADDR
address_b[0] => ram_block5a37.PORTBADDR
address_b[0] => ram_block5a38.PORTBADDR
address_b[0] => ram_block5a39.PORTBADDR
address_b[0] => ram_block5a40.PORTBADDR
address_b[0] => ram_block5a41.PORTBADDR
address_b[0] => ram_block5a42.PORTBADDR
address_b[0] => ram_block5a43.PORTBADDR
address_b[0] => ram_block5a44.PORTBADDR
address_b[0] => ram_block5a45.PORTBADDR
address_b[0] => ram_block5a46.PORTBADDR
address_b[0] => ram_block5a47.PORTBADDR
address_b[0] => ram_block5a48.PORTBADDR
address_b[0] => ram_block5a49.PORTBADDR
address_b[0] => ram_block5a50.PORTBADDR
address_b[0] => ram_block5a51.PORTBADDR
address_b[0] => ram_block5a52.PORTBADDR
address_b[0] => ram_block5a53.PORTBADDR
address_b[0] => ram_block5a54.PORTBADDR
address_b[0] => ram_block5a55.PORTBADDR
address_b[0] => ram_block5a56.PORTBADDR
address_b[0] => ram_block5a57.PORTBADDR
address_b[0] => ram_block5a58.PORTBADDR
address_b[0] => ram_block5a59.PORTBADDR
address_b[0] => ram_block5a60.PORTBADDR
address_b[0] => ram_block5a61.PORTBADDR
address_b[0] => ram_block5a62.PORTBADDR
address_b[0] => ram_block5a63.PORTBADDR
address_b[0] => ram_block5a64.PORTBADDR
address_b[0] => ram_block5a65.PORTBADDR
address_b[0] => ram_block5a66.PORTBADDR
address_b[0] => ram_block5a67.PORTBADDR
address_b[0] => ram_block5a68.PORTBADDR
address_b[0] => ram_block5a69.PORTBADDR
address_b[0] => ram_block5a70.PORTBADDR
address_b[0] => ram_block5a71.PORTBADDR
address_b[0] => ram_block5a72.PORTBADDR
address_b[0] => ram_block5a73.PORTBADDR
address_b[0] => ram_block5a74.PORTBADDR
address_b[0] => ram_block5a75.PORTBADDR
address_b[0] => ram_block5a76.PORTBADDR
address_b[0] => ram_block5a77.PORTBADDR
address_b[0] => ram_block5a78.PORTBADDR
address_b[0] => ram_block5a79.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[1] => ram_block5a28.PORTBADDR1
address_b[1] => ram_block5a29.PORTBADDR1
address_b[1] => ram_block5a30.PORTBADDR1
address_b[1] => ram_block5a31.PORTBADDR1
address_b[1] => ram_block5a32.PORTBADDR1
address_b[1] => ram_block5a33.PORTBADDR1
address_b[1] => ram_block5a34.PORTBADDR1
address_b[1] => ram_block5a35.PORTBADDR1
address_b[1] => ram_block5a36.PORTBADDR1
address_b[1] => ram_block5a37.PORTBADDR1
address_b[1] => ram_block5a38.PORTBADDR1
address_b[1] => ram_block5a39.PORTBADDR1
address_b[1] => ram_block5a40.PORTBADDR1
address_b[1] => ram_block5a41.PORTBADDR1
address_b[1] => ram_block5a42.PORTBADDR1
address_b[1] => ram_block5a43.PORTBADDR1
address_b[1] => ram_block5a44.PORTBADDR1
address_b[1] => ram_block5a45.PORTBADDR1
address_b[1] => ram_block5a46.PORTBADDR1
address_b[1] => ram_block5a47.PORTBADDR1
address_b[1] => ram_block5a48.PORTBADDR1
address_b[1] => ram_block5a49.PORTBADDR1
address_b[1] => ram_block5a50.PORTBADDR1
address_b[1] => ram_block5a51.PORTBADDR1
address_b[1] => ram_block5a52.PORTBADDR1
address_b[1] => ram_block5a53.PORTBADDR1
address_b[1] => ram_block5a54.PORTBADDR1
address_b[1] => ram_block5a55.PORTBADDR1
address_b[1] => ram_block5a56.PORTBADDR1
address_b[1] => ram_block5a57.PORTBADDR1
address_b[1] => ram_block5a58.PORTBADDR1
address_b[1] => ram_block5a59.PORTBADDR1
address_b[1] => ram_block5a60.PORTBADDR1
address_b[1] => ram_block5a61.PORTBADDR1
address_b[1] => ram_block5a62.PORTBADDR1
address_b[1] => ram_block5a63.PORTBADDR1
address_b[1] => ram_block5a64.PORTBADDR1
address_b[1] => ram_block5a65.PORTBADDR1
address_b[1] => ram_block5a66.PORTBADDR1
address_b[1] => ram_block5a67.PORTBADDR1
address_b[1] => ram_block5a68.PORTBADDR1
address_b[1] => ram_block5a69.PORTBADDR1
address_b[1] => ram_block5a70.PORTBADDR1
address_b[1] => ram_block5a71.PORTBADDR1
address_b[1] => ram_block5a72.PORTBADDR1
address_b[1] => ram_block5a73.PORTBADDR1
address_b[1] => ram_block5a74.PORTBADDR1
address_b[1] => ram_block5a75.PORTBADDR1
address_b[1] => ram_block5a76.PORTBADDR1
address_b[1] => ram_block5a77.PORTBADDR1
address_b[1] => ram_block5a78.PORTBADDR1
address_b[1] => ram_block5a79.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[2] => ram_block5a24.PORTBADDR2
address_b[2] => ram_block5a25.PORTBADDR2
address_b[2] => ram_block5a26.PORTBADDR2
address_b[2] => ram_block5a27.PORTBADDR2
address_b[2] => ram_block5a28.PORTBADDR2
address_b[2] => ram_block5a29.PORTBADDR2
address_b[2] => ram_block5a30.PORTBADDR2
address_b[2] => ram_block5a31.PORTBADDR2
address_b[2] => ram_block5a32.PORTBADDR2
address_b[2] => ram_block5a33.PORTBADDR2
address_b[2] => ram_block5a34.PORTBADDR2
address_b[2] => ram_block5a35.PORTBADDR2
address_b[2] => ram_block5a36.PORTBADDR2
address_b[2] => ram_block5a37.PORTBADDR2
address_b[2] => ram_block5a38.PORTBADDR2
address_b[2] => ram_block5a39.PORTBADDR2
address_b[2] => ram_block5a40.PORTBADDR2
address_b[2] => ram_block5a41.PORTBADDR2
address_b[2] => ram_block5a42.PORTBADDR2
address_b[2] => ram_block5a43.PORTBADDR2
address_b[2] => ram_block5a44.PORTBADDR2
address_b[2] => ram_block5a45.PORTBADDR2
address_b[2] => ram_block5a46.PORTBADDR2
address_b[2] => ram_block5a47.PORTBADDR2
address_b[2] => ram_block5a48.PORTBADDR2
address_b[2] => ram_block5a49.PORTBADDR2
address_b[2] => ram_block5a50.PORTBADDR2
address_b[2] => ram_block5a51.PORTBADDR2
address_b[2] => ram_block5a52.PORTBADDR2
address_b[2] => ram_block5a53.PORTBADDR2
address_b[2] => ram_block5a54.PORTBADDR2
address_b[2] => ram_block5a55.PORTBADDR2
address_b[2] => ram_block5a56.PORTBADDR2
address_b[2] => ram_block5a57.PORTBADDR2
address_b[2] => ram_block5a58.PORTBADDR2
address_b[2] => ram_block5a59.PORTBADDR2
address_b[2] => ram_block5a60.PORTBADDR2
address_b[2] => ram_block5a61.PORTBADDR2
address_b[2] => ram_block5a62.PORTBADDR2
address_b[2] => ram_block5a63.PORTBADDR2
address_b[2] => ram_block5a64.PORTBADDR2
address_b[2] => ram_block5a65.PORTBADDR2
address_b[2] => ram_block5a66.PORTBADDR2
address_b[2] => ram_block5a67.PORTBADDR2
address_b[2] => ram_block5a68.PORTBADDR2
address_b[2] => ram_block5a69.PORTBADDR2
address_b[2] => ram_block5a70.PORTBADDR2
address_b[2] => ram_block5a71.PORTBADDR2
address_b[2] => ram_block5a72.PORTBADDR2
address_b[2] => ram_block5a73.PORTBADDR2
address_b[2] => ram_block5a74.PORTBADDR2
address_b[2] => ram_block5a75.PORTBADDR2
address_b[2] => ram_block5a76.PORTBADDR2
address_b[2] => ram_block5a77.PORTBADDR2
address_b[2] => ram_block5a78.PORTBADDR2
address_b[2] => ram_block5a79.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[3] => ram_block5a24.PORTBADDR3
address_b[3] => ram_block5a25.PORTBADDR3
address_b[3] => ram_block5a26.PORTBADDR3
address_b[3] => ram_block5a27.PORTBADDR3
address_b[3] => ram_block5a28.PORTBADDR3
address_b[3] => ram_block5a29.PORTBADDR3
address_b[3] => ram_block5a30.PORTBADDR3
address_b[3] => ram_block5a31.PORTBADDR3
address_b[3] => ram_block5a32.PORTBADDR3
address_b[3] => ram_block5a33.PORTBADDR3
address_b[3] => ram_block5a34.PORTBADDR3
address_b[3] => ram_block5a35.PORTBADDR3
address_b[3] => ram_block5a36.PORTBADDR3
address_b[3] => ram_block5a37.PORTBADDR3
address_b[3] => ram_block5a38.PORTBADDR3
address_b[3] => ram_block5a39.PORTBADDR3
address_b[3] => ram_block5a40.PORTBADDR3
address_b[3] => ram_block5a41.PORTBADDR3
address_b[3] => ram_block5a42.PORTBADDR3
address_b[3] => ram_block5a43.PORTBADDR3
address_b[3] => ram_block5a44.PORTBADDR3
address_b[3] => ram_block5a45.PORTBADDR3
address_b[3] => ram_block5a46.PORTBADDR3
address_b[3] => ram_block5a47.PORTBADDR3
address_b[3] => ram_block5a48.PORTBADDR3
address_b[3] => ram_block5a49.PORTBADDR3
address_b[3] => ram_block5a50.PORTBADDR3
address_b[3] => ram_block5a51.PORTBADDR3
address_b[3] => ram_block5a52.PORTBADDR3
address_b[3] => ram_block5a53.PORTBADDR3
address_b[3] => ram_block5a54.PORTBADDR3
address_b[3] => ram_block5a55.PORTBADDR3
address_b[3] => ram_block5a56.PORTBADDR3
address_b[3] => ram_block5a57.PORTBADDR3
address_b[3] => ram_block5a58.PORTBADDR3
address_b[3] => ram_block5a59.PORTBADDR3
address_b[3] => ram_block5a60.PORTBADDR3
address_b[3] => ram_block5a61.PORTBADDR3
address_b[3] => ram_block5a62.PORTBADDR3
address_b[3] => ram_block5a63.PORTBADDR3
address_b[3] => ram_block5a64.PORTBADDR3
address_b[3] => ram_block5a65.PORTBADDR3
address_b[3] => ram_block5a66.PORTBADDR3
address_b[3] => ram_block5a67.PORTBADDR3
address_b[3] => ram_block5a68.PORTBADDR3
address_b[3] => ram_block5a69.PORTBADDR3
address_b[3] => ram_block5a70.PORTBADDR3
address_b[3] => ram_block5a71.PORTBADDR3
address_b[3] => ram_block5a72.PORTBADDR3
address_b[3] => ram_block5a73.PORTBADDR3
address_b[3] => ram_block5a74.PORTBADDR3
address_b[3] => ram_block5a75.PORTBADDR3
address_b[3] => ram_block5a76.PORTBADDR3
address_b[3] => ram_block5a77.PORTBADDR3
address_b[3] => ram_block5a78.PORTBADDR3
address_b[3] => ram_block5a79.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[4] => ram_block5a24.PORTBADDR4
address_b[4] => ram_block5a25.PORTBADDR4
address_b[4] => ram_block5a26.PORTBADDR4
address_b[4] => ram_block5a27.PORTBADDR4
address_b[4] => ram_block5a28.PORTBADDR4
address_b[4] => ram_block5a29.PORTBADDR4
address_b[4] => ram_block5a30.PORTBADDR4
address_b[4] => ram_block5a31.PORTBADDR4
address_b[4] => ram_block5a32.PORTBADDR4
address_b[4] => ram_block5a33.PORTBADDR4
address_b[4] => ram_block5a34.PORTBADDR4
address_b[4] => ram_block5a35.PORTBADDR4
address_b[4] => ram_block5a36.PORTBADDR4
address_b[4] => ram_block5a37.PORTBADDR4
address_b[4] => ram_block5a38.PORTBADDR4
address_b[4] => ram_block5a39.PORTBADDR4
address_b[4] => ram_block5a40.PORTBADDR4
address_b[4] => ram_block5a41.PORTBADDR4
address_b[4] => ram_block5a42.PORTBADDR4
address_b[4] => ram_block5a43.PORTBADDR4
address_b[4] => ram_block5a44.PORTBADDR4
address_b[4] => ram_block5a45.PORTBADDR4
address_b[4] => ram_block5a46.PORTBADDR4
address_b[4] => ram_block5a47.PORTBADDR4
address_b[4] => ram_block5a48.PORTBADDR4
address_b[4] => ram_block5a49.PORTBADDR4
address_b[4] => ram_block5a50.PORTBADDR4
address_b[4] => ram_block5a51.PORTBADDR4
address_b[4] => ram_block5a52.PORTBADDR4
address_b[4] => ram_block5a53.PORTBADDR4
address_b[4] => ram_block5a54.PORTBADDR4
address_b[4] => ram_block5a55.PORTBADDR4
address_b[4] => ram_block5a56.PORTBADDR4
address_b[4] => ram_block5a57.PORTBADDR4
address_b[4] => ram_block5a58.PORTBADDR4
address_b[4] => ram_block5a59.PORTBADDR4
address_b[4] => ram_block5a60.PORTBADDR4
address_b[4] => ram_block5a61.PORTBADDR4
address_b[4] => ram_block5a62.PORTBADDR4
address_b[4] => ram_block5a63.PORTBADDR4
address_b[4] => ram_block5a64.PORTBADDR4
address_b[4] => ram_block5a65.PORTBADDR4
address_b[4] => ram_block5a66.PORTBADDR4
address_b[4] => ram_block5a67.PORTBADDR4
address_b[4] => ram_block5a68.PORTBADDR4
address_b[4] => ram_block5a69.PORTBADDR4
address_b[4] => ram_block5a70.PORTBADDR4
address_b[4] => ram_block5a71.PORTBADDR4
address_b[4] => ram_block5a72.PORTBADDR4
address_b[4] => ram_block5a73.PORTBADDR4
address_b[4] => ram_block5a74.PORTBADDR4
address_b[4] => ram_block5a75.PORTBADDR4
address_b[4] => ram_block5a76.PORTBADDR4
address_b[4] => ram_block5a77.PORTBADDR4
address_b[4] => ram_block5a78.PORTBADDR4
address_b[4] => ram_block5a79.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[5] => ram_block5a24.PORTBADDR5
address_b[5] => ram_block5a25.PORTBADDR5
address_b[5] => ram_block5a26.PORTBADDR5
address_b[5] => ram_block5a27.PORTBADDR5
address_b[5] => ram_block5a28.PORTBADDR5
address_b[5] => ram_block5a29.PORTBADDR5
address_b[5] => ram_block5a30.PORTBADDR5
address_b[5] => ram_block5a31.PORTBADDR5
address_b[5] => ram_block5a32.PORTBADDR5
address_b[5] => ram_block5a33.PORTBADDR5
address_b[5] => ram_block5a34.PORTBADDR5
address_b[5] => ram_block5a35.PORTBADDR5
address_b[5] => ram_block5a36.PORTBADDR5
address_b[5] => ram_block5a37.PORTBADDR5
address_b[5] => ram_block5a38.PORTBADDR5
address_b[5] => ram_block5a39.PORTBADDR5
address_b[5] => ram_block5a40.PORTBADDR5
address_b[5] => ram_block5a41.PORTBADDR5
address_b[5] => ram_block5a42.PORTBADDR5
address_b[5] => ram_block5a43.PORTBADDR5
address_b[5] => ram_block5a44.PORTBADDR5
address_b[5] => ram_block5a45.PORTBADDR5
address_b[5] => ram_block5a46.PORTBADDR5
address_b[5] => ram_block5a47.PORTBADDR5
address_b[5] => ram_block5a48.PORTBADDR5
address_b[5] => ram_block5a49.PORTBADDR5
address_b[5] => ram_block5a50.PORTBADDR5
address_b[5] => ram_block5a51.PORTBADDR5
address_b[5] => ram_block5a52.PORTBADDR5
address_b[5] => ram_block5a53.PORTBADDR5
address_b[5] => ram_block5a54.PORTBADDR5
address_b[5] => ram_block5a55.PORTBADDR5
address_b[5] => ram_block5a56.PORTBADDR5
address_b[5] => ram_block5a57.PORTBADDR5
address_b[5] => ram_block5a58.PORTBADDR5
address_b[5] => ram_block5a59.PORTBADDR5
address_b[5] => ram_block5a60.PORTBADDR5
address_b[5] => ram_block5a61.PORTBADDR5
address_b[5] => ram_block5a62.PORTBADDR5
address_b[5] => ram_block5a63.PORTBADDR5
address_b[5] => ram_block5a64.PORTBADDR5
address_b[5] => ram_block5a65.PORTBADDR5
address_b[5] => ram_block5a66.PORTBADDR5
address_b[5] => ram_block5a67.PORTBADDR5
address_b[5] => ram_block5a68.PORTBADDR5
address_b[5] => ram_block5a69.PORTBADDR5
address_b[5] => ram_block5a70.PORTBADDR5
address_b[5] => ram_block5a71.PORTBADDR5
address_b[5] => ram_block5a72.PORTBADDR5
address_b[5] => ram_block5a73.PORTBADDR5
address_b[5] => ram_block5a74.PORTBADDR5
address_b[5] => ram_block5a75.PORTBADDR5
address_b[5] => ram_block5a76.PORTBADDR5
address_b[5] => ram_block5a77.PORTBADDR5
address_b[5] => ram_block5a78.PORTBADDR5
address_b[5] => ram_block5a79.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[6] => ram_block5a24.PORTBADDR6
address_b[6] => ram_block5a25.PORTBADDR6
address_b[6] => ram_block5a26.PORTBADDR6
address_b[6] => ram_block5a27.PORTBADDR6
address_b[6] => ram_block5a28.PORTBADDR6
address_b[6] => ram_block5a29.PORTBADDR6
address_b[6] => ram_block5a30.PORTBADDR6
address_b[6] => ram_block5a31.PORTBADDR6
address_b[6] => ram_block5a32.PORTBADDR6
address_b[6] => ram_block5a33.PORTBADDR6
address_b[6] => ram_block5a34.PORTBADDR6
address_b[6] => ram_block5a35.PORTBADDR6
address_b[6] => ram_block5a36.PORTBADDR6
address_b[6] => ram_block5a37.PORTBADDR6
address_b[6] => ram_block5a38.PORTBADDR6
address_b[6] => ram_block5a39.PORTBADDR6
address_b[6] => ram_block5a40.PORTBADDR6
address_b[6] => ram_block5a41.PORTBADDR6
address_b[6] => ram_block5a42.PORTBADDR6
address_b[6] => ram_block5a43.PORTBADDR6
address_b[6] => ram_block5a44.PORTBADDR6
address_b[6] => ram_block5a45.PORTBADDR6
address_b[6] => ram_block5a46.PORTBADDR6
address_b[6] => ram_block5a47.PORTBADDR6
address_b[6] => ram_block5a48.PORTBADDR6
address_b[6] => ram_block5a49.PORTBADDR6
address_b[6] => ram_block5a50.PORTBADDR6
address_b[6] => ram_block5a51.PORTBADDR6
address_b[6] => ram_block5a52.PORTBADDR6
address_b[6] => ram_block5a53.PORTBADDR6
address_b[6] => ram_block5a54.PORTBADDR6
address_b[6] => ram_block5a55.PORTBADDR6
address_b[6] => ram_block5a56.PORTBADDR6
address_b[6] => ram_block5a57.PORTBADDR6
address_b[6] => ram_block5a58.PORTBADDR6
address_b[6] => ram_block5a59.PORTBADDR6
address_b[6] => ram_block5a60.PORTBADDR6
address_b[6] => ram_block5a61.PORTBADDR6
address_b[6] => ram_block5a62.PORTBADDR6
address_b[6] => ram_block5a63.PORTBADDR6
address_b[6] => ram_block5a64.PORTBADDR6
address_b[6] => ram_block5a65.PORTBADDR6
address_b[6] => ram_block5a66.PORTBADDR6
address_b[6] => ram_block5a67.PORTBADDR6
address_b[6] => ram_block5a68.PORTBADDR6
address_b[6] => ram_block5a69.PORTBADDR6
address_b[6] => ram_block5a70.PORTBADDR6
address_b[6] => ram_block5a71.PORTBADDR6
address_b[6] => ram_block5a72.PORTBADDR6
address_b[6] => ram_block5a73.PORTBADDR6
address_b[6] => ram_block5a74.PORTBADDR6
address_b[6] => ram_block5a75.PORTBADDR6
address_b[6] => ram_block5a76.PORTBADDR6
address_b[6] => ram_block5a77.PORTBADDR6
address_b[6] => ram_block5a78.PORTBADDR6
address_b[6] => ram_block5a79.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
address_b[7] => ram_block5a24.PORTBADDR7
address_b[7] => ram_block5a25.PORTBADDR7
address_b[7] => ram_block5a26.PORTBADDR7
address_b[7] => ram_block5a27.PORTBADDR7
address_b[7] => ram_block5a28.PORTBADDR7
address_b[7] => ram_block5a29.PORTBADDR7
address_b[7] => ram_block5a30.PORTBADDR7
address_b[7] => ram_block5a31.PORTBADDR7
address_b[7] => ram_block5a32.PORTBADDR7
address_b[7] => ram_block5a33.PORTBADDR7
address_b[7] => ram_block5a34.PORTBADDR7
address_b[7] => ram_block5a35.PORTBADDR7
address_b[7] => ram_block5a36.PORTBADDR7
address_b[7] => ram_block5a37.PORTBADDR7
address_b[7] => ram_block5a38.PORTBADDR7
address_b[7] => ram_block5a39.PORTBADDR7
address_b[7] => ram_block5a40.PORTBADDR7
address_b[7] => ram_block5a41.PORTBADDR7
address_b[7] => ram_block5a42.PORTBADDR7
address_b[7] => ram_block5a43.PORTBADDR7
address_b[7] => ram_block5a44.PORTBADDR7
address_b[7] => ram_block5a45.PORTBADDR7
address_b[7] => ram_block5a46.PORTBADDR7
address_b[7] => ram_block5a47.PORTBADDR7
address_b[7] => ram_block5a48.PORTBADDR7
address_b[7] => ram_block5a49.PORTBADDR7
address_b[7] => ram_block5a50.PORTBADDR7
address_b[7] => ram_block5a51.PORTBADDR7
address_b[7] => ram_block5a52.PORTBADDR7
address_b[7] => ram_block5a53.PORTBADDR7
address_b[7] => ram_block5a54.PORTBADDR7
address_b[7] => ram_block5a55.PORTBADDR7
address_b[7] => ram_block5a56.PORTBADDR7
address_b[7] => ram_block5a57.PORTBADDR7
address_b[7] => ram_block5a58.PORTBADDR7
address_b[7] => ram_block5a59.PORTBADDR7
address_b[7] => ram_block5a60.PORTBADDR7
address_b[7] => ram_block5a61.PORTBADDR7
address_b[7] => ram_block5a62.PORTBADDR7
address_b[7] => ram_block5a63.PORTBADDR7
address_b[7] => ram_block5a64.PORTBADDR7
address_b[7] => ram_block5a65.PORTBADDR7
address_b[7] => ram_block5a66.PORTBADDR7
address_b[7] => ram_block5a67.PORTBADDR7
address_b[7] => ram_block5a68.PORTBADDR7
address_b[7] => ram_block5a69.PORTBADDR7
address_b[7] => ram_block5a70.PORTBADDR7
address_b[7] => ram_block5a71.PORTBADDR7
address_b[7] => ram_block5a72.PORTBADDR7
address_b[7] => ram_block5a73.PORTBADDR7
address_b[7] => ram_block5a74.PORTBADDR7
address_b[7] => ram_block5a75.PORTBADDR7
address_b[7] => ram_block5a76.PORTBADDR7
address_b[7] => ram_block5a77.PORTBADDR7
address_b[7] => ram_block5a78.PORTBADDR7
address_b[7] => ram_block5a79.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
addressstall_b => ram_block5a24.PORTBADDRSTALL
addressstall_b => ram_block5a25.PORTBADDRSTALL
addressstall_b => ram_block5a26.PORTBADDRSTALL
addressstall_b => ram_block5a27.PORTBADDRSTALL
addressstall_b => ram_block5a28.PORTBADDRSTALL
addressstall_b => ram_block5a29.PORTBADDRSTALL
addressstall_b => ram_block5a30.PORTBADDRSTALL
addressstall_b => ram_block5a31.PORTBADDRSTALL
addressstall_b => ram_block5a32.PORTBADDRSTALL
addressstall_b => ram_block5a33.PORTBADDRSTALL
addressstall_b => ram_block5a34.PORTBADDRSTALL
addressstall_b => ram_block5a35.PORTBADDRSTALL
addressstall_b => ram_block5a36.PORTBADDRSTALL
addressstall_b => ram_block5a37.PORTBADDRSTALL
addressstall_b => ram_block5a38.PORTBADDRSTALL
addressstall_b => ram_block5a39.PORTBADDRSTALL
addressstall_b => ram_block5a40.PORTBADDRSTALL
addressstall_b => ram_block5a41.PORTBADDRSTALL
addressstall_b => ram_block5a42.PORTBADDRSTALL
addressstall_b => ram_block5a43.PORTBADDRSTALL
addressstall_b => ram_block5a44.PORTBADDRSTALL
addressstall_b => ram_block5a45.PORTBADDRSTALL
addressstall_b => ram_block5a46.PORTBADDRSTALL
addressstall_b => ram_block5a47.PORTBADDRSTALL
addressstall_b => ram_block5a48.PORTBADDRSTALL
addressstall_b => ram_block5a49.PORTBADDRSTALL
addressstall_b => ram_block5a50.PORTBADDRSTALL
addressstall_b => ram_block5a51.PORTBADDRSTALL
addressstall_b => ram_block5a52.PORTBADDRSTALL
addressstall_b => ram_block5a53.PORTBADDRSTALL
addressstall_b => ram_block5a54.PORTBADDRSTALL
addressstall_b => ram_block5a55.PORTBADDRSTALL
addressstall_b => ram_block5a56.PORTBADDRSTALL
addressstall_b => ram_block5a57.PORTBADDRSTALL
addressstall_b => ram_block5a58.PORTBADDRSTALL
addressstall_b => ram_block5a59.PORTBADDRSTALL
addressstall_b => ram_block5a60.PORTBADDRSTALL
addressstall_b => ram_block5a61.PORTBADDRSTALL
addressstall_b => ram_block5a62.PORTBADDRSTALL
addressstall_b => ram_block5a63.PORTBADDRSTALL
addressstall_b => ram_block5a64.PORTBADDRSTALL
addressstall_b => ram_block5a65.PORTBADDRSTALL
addressstall_b => ram_block5a66.PORTBADDRSTALL
addressstall_b => ram_block5a67.PORTBADDRSTALL
addressstall_b => ram_block5a68.PORTBADDRSTALL
addressstall_b => ram_block5a69.PORTBADDRSTALL
addressstall_b => ram_block5a70.PORTBADDRSTALL
addressstall_b => ram_block5a71.PORTBADDRSTALL
addressstall_b => ram_block5a72.PORTBADDRSTALL
addressstall_b => ram_block5a73.PORTBADDRSTALL
addressstall_b => ram_block5a74.PORTBADDRSTALL
addressstall_b => ram_block5a75.PORTBADDRSTALL
addressstall_b => ram_block5a76.PORTBADDRSTALL
addressstall_b => ram_block5a77.PORTBADDRSTALL
addressstall_b => ram_block5a78.PORTBADDRSTALL
addressstall_b => ram_block5a79.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock0 => ram_block5a28.CLK0
clock0 => ram_block5a29.CLK0
clock0 => ram_block5a30.CLK0
clock0 => ram_block5a31.CLK0
clock0 => ram_block5a32.CLK0
clock0 => ram_block5a33.CLK0
clock0 => ram_block5a34.CLK0
clock0 => ram_block5a35.CLK0
clock0 => ram_block5a36.CLK0
clock0 => ram_block5a37.CLK0
clock0 => ram_block5a38.CLK0
clock0 => ram_block5a39.CLK0
clock0 => ram_block5a40.CLK0
clock0 => ram_block5a41.CLK0
clock0 => ram_block5a42.CLK0
clock0 => ram_block5a43.CLK0
clock0 => ram_block5a44.CLK0
clock0 => ram_block5a45.CLK0
clock0 => ram_block5a46.CLK0
clock0 => ram_block5a47.CLK0
clock0 => ram_block5a48.CLK0
clock0 => ram_block5a49.CLK0
clock0 => ram_block5a50.CLK0
clock0 => ram_block5a51.CLK0
clock0 => ram_block5a52.CLK0
clock0 => ram_block5a53.CLK0
clock0 => ram_block5a54.CLK0
clock0 => ram_block5a55.CLK0
clock0 => ram_block5a56.CLK0
clock0 => ram_block5a57.CLK0
clock0 => ram_block5a58.CLK0
clock0 => ram_block5a59.CLK0
clock0 => ram_block5a60.CLK0
clock0 => ram_block5a61.CLK0
clock0 => ram_block5a62.CLK0
clock0 => ram_block5a63.CLK0
clock0 => ram_block5a64.CLK0
clock0 => ram_block5a65.CLK0
clock0 => ram_block5a66.CLK0
clock0 => ram_block5a67.CLK0
clock0 => ram_block5a68.CLK0
clock0 => ram_block5a69.CLK0
clock0 => ram_block5a70.CLK0
clock0 => ram_block5a71.CLK0
clock0 => ram_block5a72.CLK0
clock0 => ram_block5a73.CLK0
clock0 => ram_block5a74.CLK0
clock0 => ram_block5a75.CLK0
clock0 => ram_block5a76.CLK0
clock0 => ram_block5a77.CLK0
clock0 => ram_block5a78.CLK0
clock0 => ram_block5a79.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clock1 => ram_block5a24.CLK1
clock1 => ram_block5a25.CLK1
clock1 => ram_block5a26.CLK1
clock1 => ram_block5a27.CLK1
clock1 => ram_block5a28.CLK1
clock1 => ram_block5a29.CLK1
clock1 => ram_block5a30.CLK1
clock1 => ram_block5a31.CLK1
clock1 => ram_block5a32.CLK1
clock1 => ram_block5a33.CLK1
clock1 => ram_block5a34.CLK1
clock1 => ram_block5a35.CLK1
clock1 => ram_block5a36.CLK1
clock1 => ram_block5a37.CLK1
clock1 => ram_block5a38.CLK1
clock1 => ram_block5a39.CLK1
clock1 => ram_block5a40.CLK1
clock1 => ram_block5a41.CLK1
clock1 => ram_block5a42.CLK1
clock1 => ram_block5a43.CLK1
clock1 => ram_block5a44.CLK1
clock1 => ram_block5a45.CLK1
clock1 => ram_block5a46.CLK1
clock1 => ram_block5a47.CLK1
clock1 => ram_block5a48.CLK1
clock1 => ram_block5a49.CLK1
clock1 => ram_block5a50.CLK1
clock1 => ram_block5a51.CLK1
clock1 => ram_block5a52.CLK1
clock1 => ram_block5a53.CLK1
clock1 => ram_block5a54.CLK1
clock1 => ram_block5a55.CLK1
clock1 => ram_block5a56.CLK1
clock1 => ram_block5a57.CLK1
clock1 => ram_block5a58.CLK1
clock1 => ram_block5a59.CLK1
clock1 => ram_block5a60.CLK1
clock1 => ram_block5a61.CLK1
clock1 => ram_block5a62.CLK1
clock1 => ram_block5a63.CLK1
clock1 => ram_block5a64.CLK1
clock1 => ram_block5a65.CLK1
clock1 => ram_block5a66.CLK1
clock1 => ram_block5a67.CLK1
clock1 => ram_block5a68.CLK1
clock1 => ram_block5a69.CLK1
clock1 => ram_block5a70.CLK1
clock1 => ram_block5a71.CLK1
clock1 => ram_block5a72.CLK1
clock1 => ram_block5a73.CLK1
clock1 => ram_block5a74.CLK1
clock1 => ram_block5a75.CLK1
clock1 => ram_block5a76.CLK1
clock1 => ram_block5a77.CLK1
clock1 => ram_block5a78.CLK1
clock1 => ram_block5a79.CLK1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
data_a[24] => ram_block5a24.PORTADATAIN
data_a[25] => ram_block5a25.PORTADATAIN
data_a[26] => ram_block5a26.PORTADATAIN
data_a[27] => ram_block5a27.PORTADATAIN
data_a[28] => ram_block5a28.PORTADATAIN
data_a[29] => ram_block5a29.PORTADATAIN
data_a[30] => ram_block5a30.PORTADATAIN
data_a[31] => ram_block5a31.PORTADATAIN
data_a[32] => ram_block5a32.PORTADATAIN
data_a[33] => ram_block5a33.PORTADATAIN
data_a[34] => ram_block5a34.PORTADATAIN
data_a[35] => ram_block5a35.PORTADATAIN
data_a[36] => ram_block5a36.PORTADATAIN
data_a[37] => ram_block5a37.PORTADATAIN
data_a[38] => ram_block5a38.PORTADATAIN
data_a[39] => ram_block5a39.PORTADATAIN
data_a[40] => ram_block5a40.PORTADATAIN
data_a[41] => ram_block5a41.PORTADATAIN
data_a[42] => ram_block5a42.PORTADATAIN
data_a[43] => ram_block5a43.PORTADATAIN
data_a[44] => ram_block5a44.PORTADATAIN
data_a[45] => ram_block5a45.PORTADATAIN
data_a[46] => ram_block5a46.PORTADATAIN
data_a[47] => ram_block5a47.PORTADATAIN
data_a[48] => ram_block5a48.PORTADATAIN
data_a[49] => ram_block5a49.PORTADATAIN
data_a[50] => ram_block5a50.PORTADATAIN
data_a[51] => ram_block5a51.PORTADATAIN
data_a[52] => ram_block5a52.PORTADATAIN
data_a[53] => ram_block5a53.PORTADATAIN
data_a[54] => ram_block5a54.PORTADATAIN
data_a[55] => ram_block5a55.PORTADATAIN
data_a[56] => ram_block5a56.PORTADATAIN
data_a[57] => ram_block5a57.PORTADATAIN
data_a[58] => ram_block5a58.PORTADATAIN
data_a[59] => ram_block5a59.PORTADATAIN
data_a[60] => ram_block5a60.PORTADATAIN
data_a[61] => ram_block5a61.PORTADATAIN
data_a[62] => ram_block5a62.PORTADATAIN
data_a[63] => ram_block5a63.PORTADATAIN
data_a[64] => ram_block5a64.PORTADATAIN
data_a[65] => ram_block5a65.PORTADATAIN
data_a[66] => ram_block5a66.PORTADATAIN
data_a[67] => ram_block5a67.PORTADATAIN
data_a[68] => ram_block5a68.PORTADATAIN
data_a[69] => ram_block5a69.PORTADATAIN
data_a[70] => ram_block5a70.PORTADATAIN
data_a[71] => ram_block5a71.PORTADATAIN
data_a[72] => ram_block5a72.PORTADATAIN
data_a[73] => ram_block5a73.PORTADATAIN
data_a[74] => ram_block5a74.PORTADATAIN
data_a[75] => ram_block5a75.PORTADATAIN
data_a[76] => ram_block5a76.PORTADATAIN
data_a[77] => ram_block5a77.PORTADATAIN
data_a[78] => ram_block5a78.PORTADATAIN
data_a[79] => ram_block5a79.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
q_b[24] <= ram_block5a24.PORTBDATAOUT
q_b[25] <= ram_block5a25.PORTBDATAOUT
q_b[26] <= ram_block5a26.PORTBDATAOUT
q_b[27] <= ram_block5a27.PORTBDATAOUT
q_b[28] <= ram_block5a28.PORTBDATAOUT
q_b[29] <= ram_block5a29.PORTBDATAOUT
q_b[30] <= ram_block5a30.PORTBDATAOUT
q_b[31] <= ram_block5a31.PORTBDATAOUT
q_b[32] <= ram_block5a32.PORTBDATAOUT
q_b[33] <= ram_block5a33.PORTBDATAOUT
q_b[34] <= ram_block5a34.PORTBDATAOUT
q_b[35] <= ram_block5a35.PORTBDATAOUT
q_b[36] <= ram_block5a36.PORTBDATAOUT
q_b[37] <= ram_block5a37.PORTBDATAOUT
q_b[38] <= ram_block5a38.PORTBDATAOUT
q_b[39] <= ram_block5a39.PORTBDATAOUT
q_b[40] <= ram_block5a40.PORTBDATAOUT
q_b[41] <= ram_block5a41.PORTBDATAOUT
q_b[42] <= ram_block5a42.PORTBDATAOUT
q_b[43] <= ram_block5a43.PORTBDATAOUT
q_b[44] <= ram_block5a44.PORTBDATAOUT
q_b[45] <= ram_block5a45.PORTBDATAOUT
q_b[46] <= ram_block5a46.PORTBDATAOUT
q_b[47] <= ram_block5a47.PORTBDATAOUT
q_b[48] <= ram_block5a48.PORTBDATAOUT
q_b[49] <= ram_block5a49.PORTBDATAOUT
q_b[50] <= ram_block5a50.PORTBDATAOUT
q_b[51] <= ram_block5a51.PORTBDATAOUT
q_b[52] <= ram_block5a52.PORTBDATAOUT
q_b[53] <= ram_block5a53.PORTBDATAOUT
q_b[54] <= ram_block5a54.PORTBDATAOUT
q_b[55] <= ram_block5a55.PORTBDATAOUT
q_b[56] <= ram_block5a56.PORTBDATAOUT
q_b[57] <= ram_block5a57.PORTBDATAOUT
q_b[58] <= ram_block5a58.PORTBDATAOUT
q_b[59] <= ram_block5a59.PORTBDATAOUT
q_b[60] <= ram_block5a60.PORTBDATAOUT
q_b[61] <= ram_block5a61.PORTBDATAOUT
q_b[62] <= ram_block5a62.PORTBDATAOUT
q_b[63] <= ram_block5a63.PORTBDATAOUT
q_b[64] <= ram_block5a64.PORTBDATAOUT
q_b[65] <= ram_block5a65.PORTBDATAOUT
q_b[66] <= ram_block5a66.PORTBDATAOUT
q_b[67] <= ram_block5a67.PORTBDATAOUT
q_b[68] <= ram_block5a68.PORTBDATAOUT
q_b[69] <= ram_block5a69.PORTBDATAOUT
q_b[70] <= ram_block5a70.PORTBDATAOUT
q_b[71] <= ram_block5a71.PORTBDATAOUT
q_b[72] <= ram_block5a72.PORTBDATAOUT
q_b[73] <= ram_block5a73.PORTBDATAOUT
q_b[74] <= ram_block5a74.PORTBDATAOUT
q_b[75] <= ram_block5a75.PORTBDATAOUT
q_b[76] <= ram_block5a76.PORTBDATAOUT
q_b[77] <= ram_block5a77.PORTBDATAOUT
q_b[78] <= ram_block5a78.PORTBDATAOUT
q_b[79] <= ram_block5a79.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0
wren_a => ram_block5a24.PORTAWE
wren_a => ram_block5a24.ENA0
wren_a => ram_block5a25.PORTAWE
wren_a => ram_block5a25.ENA0
wren_a => ram_block5a26.PORTAWE
wren_a => ram_block5a26.ENA0
wren_a => ram_block5a27.PORTAWE
wren_a => ram_block5a27.ENA0
wren_a => ram_block5a28.PORTAWE
wren_a => ram_block5a28.ENA0
wren_a => ram_block5a29.PORTAWE
wren_a => ram_block5a29.ENA0
wren_a => ram_block5a30.PORTAWE
wren_a => ram_block5a30.ENA0
wren_a => ram_block5a31.PORTAWE
wren_a => ram_block5a31.ENA0
wren_a => ram_block5a32.PORTAWE
wren_a => ram_block5a32.ENA0
wren_a => ram_block5a33.PORTAWE
wren_a => ram_block5a33.ENA0
wren_a => ram_block5a34.PORTAWE
wren_a => ram_block5a34.ENA0
wren_a => ram_block5a35.PORTAWE
wren_a => ram_block5a35.ENA0
wren_a => ram_block5a36.PORTAWE
wren_a => ram_block5a36.ENA0
wren_a => ram_block5a37.PORTAWE
wren_a => ram_block5a37.ENA0
wren_a => ram_block5a38.PORTAWE
wren_a => ram_block5a38.ENA0
wren_a => ram_block5a39.PORTAWE
wren_a => ram_block5a39.ENA0
wren_a => ram_block5a40.PORTAWE
wren_a => ram_block5a40.ENA0
wren_a => ram_block5a41.PORTAWE
wren_a => ram_block5a41.ENA0
wren_a => ram_block5a42.PORTAWE
wren_a => ram_block5a42.ENA0
wren_a => ram_block5a43.PORTAWE
wren_a => ram_block5a43.ENA0
wren_a => ram_block5a44.PORTAWE
wren_a => ram_block5a44.ENA0
wren_a => ram_block5a45.PORTAWE
wren_a => ram_block5a45.ENA0
wren_a => ram_block5a46.PORTAWE
wren_a => ram_block5a46.ENA0
wren_a => ram_block5a47.PORTAWE
wren_a => ram_block5a47.ENA0
wren_a => ram_block5a48.PORTAWE
wren_a => ram_block5a48.ENA0
wren_a => ram_block5a49.PORTAWE
wren_a => ram_block5a49.ENA0
wren_a => ram_block5a50.PORTAWE
wren_a => ram_block5a50.ENA0
wren_a => ram_block5a51.PORTAWE
wren_a => ram_block5a51.ENA0
wren_a => ram_block5a52.PORTAWE
wren_a => ram_block5a52.ENA0
wren_a => ram_block5a53.PORTAWE
wren_a => ram_block5a53.ENA0
wren_a => ram_block5a54.PORTAWE
wren_a => ram_block5a54.ENA0
wren_a => ram_block5a55.PORTAWE
wren_a => ram_block5a55.ENA0
wren_a => ram_block5a56.PORTAWE
wren_a => ram_block5a56.ENA0
wren_a => ram_block5a57.PORTAWE
wren_a => ram_block5a57.ENA0
wren_a => ram_block5a58.PORTAWE
wren_a => ram_block5a58.ENA0
wren_a => ram_block5a59.PORTAWE
wren_a => ram_block5a59.ENA0
wren_a => ram_block5a60.PORTAWE
wren_a => ram_block5a60.ENA0
wren_a => ram_block5a61.PORTAWE
wren_a => ram_block5a61.ENA0
wren_a => ram_block5a62.PORTAWE
wren_a => ram_block5a62.ENA0
wren_a => ram_block5a63.PORTAWE
wren_a => ram_block5a63.ENA0
wren_a => ram_block5a64.PORTAWE
wren_a => ram_block5a64.ENA0
wren_a => ram_block5a65.PORTAWE
wren_a => ram_block5a65.ENA0
wren_a => ram_block5a66.PORTAWE
wren_a => ram_block5a66.ENA0
wren_a => ram_block5a67.PORTAWE
wren_a => ram_block5a67.ENA0
wren_a => ram_block5a68.PORTAWE
wren_a => ram_block5a68.ENA0
wren_a => ram_block5a69.PORTAWE
wren_a => ram_block5a69.ENA0
wren_a => ram_block5a70.PORTAWE
wren_a => ram_block5a70.ENA0
wren_a => ram_block5a71.PORTAWE
wren_a => ram_block5a71.ENA0
wren_a => ram_block5a72.PORTAWE
wren_a => ram_block5a72.ENA0
wren_a => ram_block5a73.PORTAWE
wren_a => ram_block5a73.ENA0
wren_a => ram_block5a74.PORTAWE
wren_a => ram_block5a74.ENA0
wren_a => ram_block5a75.PORTAWE
wren_a => ram_block5a75.ENA0
wren_a => ram_block5a76.PORTAWE
wren_a => ram_block5a76.ENA0
wren_a => ram_block5a77.PORTAWE
wren_a => ram_block5a77.ENA0
wren_a => ram_block5a78.PORTAWE
wren_a => ram_block5a78.ENA0
wren_a => ram_block5a79.PORTAWE
wren_a => ram_block5a79.ENA0


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
clock => dffpipe_hd9:dffpipe6.clock
clrn => dffpipe_hd9:dffpipe6.clrn
d[0] => dffpipe_hd9:dffpipe6.d[0]
d[1] => dffpipe_hd9:dffpipe6.d[1]
d[2] => dffpipe_hd9:dffpipe6.d[2]
d[3] => dffpipe_hd9:dffpipe6.d[3]
d[4] => dffpipe_hd9:dffpipe6.d[4]
d[5] => dffpipe_hd9:dffpipe6.d[5]
d[6] => dffpipe_hd9:dffpipe6.d[6]
d[7] => dffpipe_hd9:dffpipe6.d[7]
d[8] => dffpipe_hd9:dffpipe6.d[8]
q[0] <= dffpipe_hd9:dffpipe6.q[0]
q[1] <= dffpipe_hd9:dffpipe6.q[1]
q[2] <= dffpipe_hd9:dffpipe6.q[2]
q[3] <= dffpipe_hd9:dffpipe6.q[3]
q[4] <= dffpipe_hd9:dffpipe6.q[4]
q[5] <= dffpipe_hd9:dffpipe6.q[5]
q[6] <= dffpipe_hd9:dffpipe6.q[6]
q[7] <= dffpipe_hd9:dffpipe6.q[7]
q[8] <= dffpipe_hd9:dffpipe6.q[8]


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
clock => dffpipe_id9:dffpipe9.clock
clrn => dffpipe_id9:dffpipe9.clrn
d[0] => dffpipe_id9:dffpipe9.d[0]
d[1] => dffpipe_id9:dffpipe9.d[1]
d[2] => dffpipe_id9:dffpipe9.d[2]
d[3] => dffpipe_id9:dffpipe9.d[3]
d[4] => dffpipe_id9:dffpipe9.d[4]
d[5] => dffpipe_id9:dffpipe9.d[5]
d[6] => dffpipe_id9:dffpipe9.d[6]
d[7] => dffpipe_id9:dffpipe9.d[7]
d[8] => dffpipe_id9:dffpipe9.d[8]
q[0] <= dffpipe_id9:dffpipe9.q[0]
q[1] <= dffpipe_id9:dffpipe9.q[1]
q[2] <= dffpipe_id9:dffpipe9.q[2]
q[3] <= dffpipe_id9:dffpipe9.q[3]
q[4] <= dffpipe_id9:dffpipe9.q[4]
q[5] <= dffpipe_id9:dffpipe9.q[5]
q[6] <= dffpipe_id9:dffpipe9.q[6]
q[7] <= dffpipe_id9:dffpipe9.q[7]
q[8] <= dffpipe_id9:dffpipe9.q[8]


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|cmpr_656:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[8] => data_wire[6].IN0
datab[8] => data_wire[6].IN1


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|cmpr_656:rdfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[8] => data_wire[6].IN0
datab[8] => data_wire[6].IN1


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|buffer_fifo:buffer_fifo_inst|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|cmpr_656:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[8] => data_wire[6].IN0
datab[8] => data_wire[6].IN1


|CanOpener_top|CanOpener:CanOpener_inst|can_opener_inst:the_can_opener_inst|can_opener:can_opener_inst|FREQ_DIV:can_clock_gen
CLK_IN => CLK_OUT_AUX.CLK
CLK_IN => CLK_COUNTER[5].CLK
CLK_IN => CLK_COUNTER[4].CLK
CLK_IN => CLK_COUNTER[3].CLK
CLK_IN => CLK_COUNTER[2].CLK
CLK_IN => CLK_COUNTER[1].CLK
CLK_IN => CLK_COUNTER[0].CLK
CLK_OUT <= CLK_OUT_AUX.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
clk => d1_reasons_to_wait.CLK
clk => cpu_jtag_debug_module_arb_share_counter.CLK
clk => cpu_jtag_debug_module_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.CLK
clk => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_jtag_debug_module_arb_addend[1].CLK
clk => cpu_jtag_debug_module_arb_addend[0].CLK
clk => cpu_jtag_debug_module_reg_firsttransfer.CLK
clk => d1_cpu_jtag_debug_module_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector~17.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector~16.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector~15.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector~14.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector~13.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector~12.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector~11.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector~10.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector~9.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN29
cpu_data_master_address_to_slave[12] => Equal0.IN28
cpu_data_master_address_to_slave[13] => Equal0.IN27
cpu_data_master_address_to_slave[14] => Equal0.IN26
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~21.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~20.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector~19.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector~18.DATAB
cpu_data_master_debugaccess => A_WE_StdLogicVector~22.DATAB
cpu_data_master_read => cpu_jtag_debug_module_in_a_read_cycle~0.IN0
cpu_data_master_read => internal_cpu_data_master_requests_cpu_jtag_debug_module~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~0.IN0
cpu_data_master_write => cpu_jtag_debug_module_write~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_cpu_jtag_debug_module~0.IN0
cpu_data_master_writedata[0] => cpu_jtag_debug_module_writedata[0].DATAIN
cpu_data_master_writedata[1] => cpu_jtag_debug_module_writedata[1].DATAIN
cpu_data_master_writedata[2] => cpu_jtag_debug_module_writedata[2].DATAIN
cpu_data_master_writedata[3] => cpu_jtag_debug_module_writedata[3].DATAIN
cpu_data_master_writedata[4] => cpu_jtag_debug_module_writedata[4].DATAIN
cpu_data_master_writedata[5] => cpu_jtag_debug_module_writedata[5].DATAIN
cpu_data_master_writedata[6] => cpu_jtag_debug_module_writedata[6].DATAIN
cpu_data_master_writedata[7] => cpu_jtag_debug_module_writedata[7].DATAIN
cpu_data_master_writedata[8] => cpu_jtag_debug_module_writedata[8].DATAIN
cpu_data_master_writedata[9] => cpu_jtag_debug_module_writedata[9].DATAIN
cpu_data_master_writedata[10] => cpu_jtag_debug_module_writedata[10].DATAIN
cpu_data_master_writedata[11] => cpu_jtag_debug_module_writedata[11].DATAIN
cpu_data_master_writedata[12] => cpu_jtag_debug_module_writedata[12].DATAIN
cpu_data_master_writedata[13] => cpu_jtag_debug_module_writedata[13].DATAIN
cpu_data_master_writedata[14] => cpu_jtag_debug_module_writedata[14].DATAIN
cpu_data_master_writedata[15] => cpu_jtag_debug_module_writedata[15].DATAIN
cpu_data_master_writedata[16] => cpu_jtag_debug_module_writedata[16].DATAIN
cpu_data_master_writedata[17] => cpu_jtag_debug_module_writedata[17].DATAIN
cpu_data_master_writedata[18] => cpu_jtag_debug_module_writedata[18].DATAIN
cpu_data_master_writedata[19] => cpu_jtag_debug_module_writedata[19].DATAIN
cpu_data_master_writedata[20] => cpu_jtag_debug_module_writedata[20].DATAIN
cpu_data_master_writedata[21] => cpu_jtag_debug_module_writedata[21].DATAIN
cpu_data_master_writedata[22] => cpu_jtag_debug_module_writedata[22].DATAIN
cpu_data_master_writedata[23] => cpu_jtag_debug_module_writedata[23].DATAIN
cpu_data_master_writedata[24] => cpu_jtag_debug_module_writedata[24].DATAIN
cpu_data_master_writedata[25] => cpu_jtag_debug_module_writedata[25].DATAIN
cpu_data_master_writedata[26] => cpu_jtag_debug_module_writedata[26].DATAIN
cpu_data_master_writedata[27] => cpu_jtag_debug_module_writedata[27].DATAIN
cpu_data_master_writedata[28] => cpu_jtag_debug_module_writedata[28].DATAIN
cpu_data_master_writedata[29] => cpu_jtag_debug_module_writedata[29].DATAIN
cpu_data_master_writedata[30] => cpu_jtag_debug_module_writedata[30].DATAIN
cpu_data_master_writedata[31] => cpu_jtag_debug_module_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector~17.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector~16.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector~15.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector~14.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector~13.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector~12.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector~11.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector~10.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector~9.DATAA
cpu_instruction_master_address_to_slave[11] => Equal1.IN29
cpu_instruction_master_address_to_slave[12] => Equal1.IN28
cpu_instruction_master_address_to_slave[13] => Equal1.IN27
cpu_instruction_master_address_to_slave[14] => Equal1.IN26
cpu_instruction_master_read => cpu_jtag_debug_module_in_a_read_cycle~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_cpu_jtag_debug_module~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_cpu_jtag_debug_module~0.IN0
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_jtag_debug_module_resetrequest => cpu_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_jtag_debug_module_reset_n.DATAIN
reset_n => cpu_jtag_debug_module_reg_firsttransfer.PRESET
reset_n => cpu_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => cpu_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_cpu_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => cpu_jtag_debug_module_reset.DATAIN
cpu_data_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cpu_jtag_debug_module <= internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_cpu_jtag_debug_module <= internal_cpu_data_master_requests_cpu_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_cpu_jtag_debug_module <= internal_cpu_instruction_master_qualified_request_cpu_jtag_debug_module~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_cpu_jtag_debug_module <= internal_cpu_instruction_master_requests_cpu_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[0] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[1] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[2] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[3] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[4] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[5] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[6] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[7] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[8] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_begintransfer <= cpu_jtag_debug_module_begins_xfer~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[0] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[1] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[2] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[3] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_chipselect <= cpu_jtag_debug_module_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_debugaccess <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[0] <= cpu_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[1] <= cpu_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[2] <= cpu_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[3] <= cpu_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[4] <= cpu_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[5] <= cpu_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[6] <= cpu_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[7] <= cpu_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[8] <= cpu_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[9] <= cpu_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[10] <= cpu_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[11] <= cpu_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[12] <= cpu_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[13] <= cpu_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[14] <= cpu_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[15] <= cpu_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[16] <= cpu_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[17] <= cpu_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[18] <= cpu_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[19] <= cpu_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[20] <= cpu_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[21] <= cpu_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[22] <= cpu_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[23] <= cpu_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[24] <= cpu_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[25] <= cpu_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[26] <= cpu_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[27] <= cpu_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[28] <= cpu_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[29] <= cpu_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[30] <= cpu_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[31] <= cpu_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_resetrequest_from_sa <= cpu_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_write <= cpu_jtag_debug_module_write~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_jtag_debug_module_end_xfer <= d1_cpu_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu_data_master_arbitrator:the_cpu_data_master
can_opener_inst_slave_readdata_from_sa[0] => cpu_data_master_readdata~0.IN1
can_opener_inst_slave_readdata_from_sa[1] => cpu_data_master_readdata~1.IN1
can_opener_inst_slave_readdata_from_sa[2] => cpu_data_master_readdata~2.IN1
can_opener_inst_slave_readdata_from_sa[3] => cpu_data_master_readdata~3.IN1
can_opener_inst_slave_readdata_from_sa[4] => cpu_data_master_readdata~4.IN1
can_opener_inst_slave_readdata_from_sa[5] => cpu_data_master_readdata~5.IN1
can_opener_inst_slave_readdata_from_sa[6] => cpu_data_master_readdata~6.IN1
can_opener_inst_slave_readdata_from_sa[7] => cpu_data_master_readdata~7.IN1
can_opener_inst_slave_readdata_from_sa[8] => cpu_data_master_readdata~8.IN1
can_opener_inst_slave_readdata_from_sa[9] => cpu_data_master_readdata~9.IN1
can_opener_inst_slave_readdata_from_sa[10] => cpu_data_master_readdata~10.IN1
can_opener_inst_slave_readdata_from_sa[11] => cpu_data_master_readdata~11.IN1
can_opener_inst_slave_readdata_from_sa[12] => cpu_data_master_readdata~12.IN1
can_opener_inst_slave_readdata_from_sa[13] => cpu_data_master_readdata~13.IN1
can_opener_inst_slave_readdata_from_sa[14] => cpu_data_master_readdata~14.IN1
can_opener_inst_slave_readdata_from_sa[15] => cpu_data_master_readdata~15.IN1
can_opener_inst_slave_readdata_from_sa[16] => cpu_data_master_readdata~16.IN1
can_opener_inst_slave_readdata_from_sa[17] => cpu_data_master_readdata~17.IN1
can_opener_inst_slave_readdata_from_sa[18] => cpu_data_master_readdata~18.IN1
can_opener_inst_slave_readdata_from_sa[19] => cpu_data_master_readdata~19.IN1
can_opener_inst_slave_readdata_from_sa[20] => cpu_data_master_readdata~20.IN1
can_opener_inst_slave_readdata_from_sa[21] => cpu_data_master_readdata~21.IN1
can_opener_inst_slave_readdata_from_sa[22] => cpu_data_master_readdata~22.IN1
can_opener_inst_slave_readdata_from_sa[23] => cpu_data_master_readdata~23.IN1
can_opener_inst_slave_readdata_from_sa[24] => cpu_data_master_readdata~24.IN1
can_opener_inst_slave_readdata_from_sa[25] => cpu_data_master_readdata~25.IN1
can_opener_inst_slave_readdata_from_sa[26] => cpu_data_master_readdata~26.IN1
can_opener_inst_slave_readdata_from_sa[27] => cpu_data_master_readdata~27.IN1
can_opener_inst_slave_readdata_from_sa[28] => cpu_data_master_readdata~28.IN1
can_opener_inst_slave_readdata_from_sa[29] => cpu_data_master_readdata~29.IN1
can_opener_inst_slave_readdata_from_sa[30] => cpu_data_master_readdata~30.IN1
can_opener_inst_slave_readdata_from_sa[31] => cpu_data_master_readdata~31.IN1
clk => internal_cpu_data_master_waitrequest.CLK
clk => registered_cpu_data_master_readdata[31].CLK
clk => registered_cpu_data_master_readdata[30].CLK
clk => registered_cpu_data_master_readdata[29].CLK
clk => registered_cpu_data_master_readdata[28].CLK
clk => registered_cpu_data_master_readdata[27].CLK
clk => registered_cpu_data_master_readdata[26].CLK
clk => registered_cpu_data_master_readdata[25].CLK
clk => registered_cpu_data_master_readdata[24].CLK
clk => registered_cpu_data_master_readdata[23].CLK
clk => registered_cpu_data_master_readdata[22].CLK
clk => registered_cpu_data_master_readdata[21].CLK
clk => registered_cpu_data_master_readdata[20].CLK
clk => registered_cpu_data_master_readdata[19].CLK
clk => registered_cpu_data_master_readdata[18].CLK
clk => registered_cpu_data_master_readdata[17].CLK
clk => registered_cpu_data_master_readdata[16].CLK
clk => registered_cpu_data_master_readdata[15].CLK
clk => registered_cpu_data_master_readdata[14].CLK
clk => registered_cpu_data_master_readdata[13].CLK
clk => registered_cpu_data_master_readdata[12].CLK
clk => registered_cpu_data_master_readdata[11].CLK
clk => registered_cpu_data_master_readdata[10].CLK
clk => registered_cpu_data_master_readdata[9].CLK
clk => registered_cpu_data_master_readdata[8].CLK
clk => registered_cpu_data_master_readdata[7].CLK
clk => registered_cpu_data_master_readdata[6].CLK
clk => registered_cpu_data_master_readdata[5].CLK
clk => registered_cpu_data_master_readdata[4].CLK
clk => registered_cpu_data_master_readdata[3].CLK
clk => registered_cpu_data_master_readdata[2].CLK
clk => registered_cpu_data_master_readdata[1].CLK
clk => registered_cpu_data_master_readdata[0].CLK
cpu_data_master_address[0] => cpu_data_master_address_to_slave[0].DATAIN
cpu_data_master_address[1] => cpu_data_master_address_to_slave[1].DATAIN
cpu_data_master_address[2] => cpu_data_master_address_to_slave[2].DATAIN
cpu_data_master_address[3] => cpu_data_master_address_to_slave[3].DATAIN
cpu_data_master_address[4] => cpu_data_master_address_to_slave[4].DATAIN
cpu_data_master_address[5] => cpu_data_master_address_to_slave[5].DATAIN
cpu_data_master_address[6] => cpu_data_master_address_to_slave[6].DATAIN
cpu_data_master_address[7] => cpu_data_master_address_to_slave[7].DATAIN
cpu_data_master_address[8] => cpu_data_master_address_to_slave[8].DATAIN
cpu_data_master_address[9] => cpu_data_master_address_to_slave[9].DATAIN
cpu_data_master_address[10] => cpu_data_master_address_to_slave[10].DATAIN
cpu_data_master_address[11] => cpu_data_master_address_to_slave[11].DATAIN
cpu_data_master_address[12] => cpu_data_master_address_to_slave[12].DATAIN
cpu_data_master_address[13] => cpu_data_master_address_to_slave[13].DATAIN
cpu_data_master_address[14] => cpu_data_master_address_to_slave[14].DATAIN
cpu_data_master_granted_can_opener_inst_slave => ~NO_FANOUT~
cpu_data_master_granted_cpu_jtag_debug_module => r_0~9.IN1
cpu_data_master_granted_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_granted_onchip_memory2_s1 => r_0~28.IN1
cpu_data_master_granted_pio_led_s1 => ~NO_FANOUT~
cpu_data_master_qualified_request_can_opener_inst_slave => r_0~0.IN1
cpu_data_master_qualified_request_can_opener_inst_slave => r_0~4.IN1
cpu_data_master_qualified_request_can_opener_inst_slave => r_0~1.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~7.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~14.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~11.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~9.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_0~17.IN1
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_0~20.IN0
cpu_data_master_qualified_request_onchip_memory2_s1 => r_0~25.IN0
cpu_data_master_qualified_request_onchip_memory2_s1 => r_0~34.IN1
cpu_data_master_qualified_request_onchip_memory2_s1 => r_0~30.IN1
cpu_data_master_qualified_request_onchip_memory2_s1 => r_0~28.IN0
cpu_data_master_qualified_request_pio_led_s1 => r_0~37.IN1
cpu_data_master_qualified_request_pio_led_s1 => r_1~2.IN1
cpu_data_master_qualified_request_pio_led_s1 => r_1~0.IN1
cpu_data_master_read => r_1~1.IN0
cpu_data_master_read => r_0~31.IN0
cpu_data_master_read => r_0~19.IN0
cpu_data_master_read => r_0~12.IN0
cpu_data_master_read => r_0~2.IN0
cpu_data_master_read => r_1~0.IN0
cpu_data_master_read => r_0~30.IN0
cpu_data_master_read => r_0~11.IN0
cpu_data_master_read => r_0~1.IN0
cpu_data_master_read_data_valid_can_opener_inst_slave => ~NO_FANOUT~
cpu_data_master_read_data_valid_cpu_jtag_debug_module => ~NO_FANOUT~
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_read_data_valid_onchip_memory2_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_pio_led_s1 => ~NO_FANOUT~
cpu_data_master_requests_can_opener_inst_slave => r_0~0.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~31.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~30.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~29.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~28.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~27.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~26.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~25.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~24.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~23.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~22.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~21.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~20.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~19.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~18.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~17.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~16.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~15.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~14.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~13.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~12.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~11.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~10.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~9.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~8.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~7.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~6.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~5.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~4.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~3.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~2.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~1.IN0
cpu_data_master_requests_can_opener_inst_slave => cpu_data_master_readdata~0.IN0
cpu_data_master_requests_cpu_jtag_debug_module => r_0~7.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~63.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~62.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~61.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~60.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~59.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~58.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~57.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~56.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~55.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~54.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~53.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~52.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~51.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~50.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~49.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~48.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~47.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~46.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~45.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~44.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~43.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~42.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~41.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~40.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~39.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~38.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~37.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~36.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~35.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~34.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~33.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~32.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[0].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[1].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[2].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[3].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[4].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[5].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[6].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[7].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[8].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[9].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[10].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[11].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[12].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[13].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[14].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[15].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[16].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[17].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[18].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[19].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[20].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[21].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[22].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[23].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[24].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[25].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[26].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[27].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[28].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[29].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[30].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[31].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => r_0~17.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~127.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~126.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~125.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~124.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~123.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~122.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~121.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~120.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~119.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~118.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~117.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~116.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~115.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~114.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~113.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~112.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~111.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~110.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~109.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~108.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~107.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~106.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~105.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~104.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~103.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~102.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~101.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~100.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~99.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~98.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~97.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~96.IN1
cpu_data_master_requests_onchip_memory2_s1 => r_0~26.IN1
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~191.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~190.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~189.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~188.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~187.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~186.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~185.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~184.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~183.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~182.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~181.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~180.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~179.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~178.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~177.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~176.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~175.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~174.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~173.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~172.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~171.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~170.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~169.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~168.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~167.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~166.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~165.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~164.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~163.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~162.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~161.IN0
cpu_data_master_requests_onchip_memory2_s1 => cpu_data_master_readdata~160.IN0
cpu_data_master_requests_pio_led_s1 => r_0~37.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~263.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~262.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~261.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~260.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~259.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~258.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~257.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~256.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~255.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~254.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~253.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~252.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~251.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~250.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~249.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~248.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~247.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~246.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~245.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~244.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~243.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~242.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~241.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~240.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~231.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~230.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~229.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~228.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~227.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~226.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~225.IN0
cpu_data_master_requests_pio_led_s1 => cpu_data_master_readdata~224.IN0
cpu_data_master_write => r_1~3.IN0
cpu_data_master_write => r_0~19.IN1
cpu_data_master_write => r_0~15.IN0
cpu_data_master_write => r_0~5.IN0
cpu_data_master_write => r_1~2.IN0
cpu_data_master_write => r_0~14.IN0
cpu_data_master_write => r_0~4.IN0
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_data_master_readdata~32.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_data_master_readdata~33.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_data_master_readdata~34.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_data_master_readdata~35.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_data_master_readdata~36.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_data_master_readdata~37.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_data_master_readdata~38.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_data_master_readdata~39.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_data_master_readdata~40.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_data_master_readdata~41.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_data_master_readdata~42.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_data_master_readdata~43.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_data_master_readdata~44.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_data_master_readdata~45.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_data_master_readdata~46.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_data_master_readdata~47.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_data_master_readdata~48.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_data_master_readdata~49.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_data_master_readdata~50.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_data_master_readdata~51.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_data_master_readdata~52.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_data_master_readdata~53.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_data_master_readdata~54.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_data_master_readdata~55.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_data_master_readdata~56.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_data_master_readdata~57.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_data_master_readdata~58.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_data_master_readdata~59.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_data_master_readdata~60.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_data_master_readdata~61.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_data_master_readdata~62.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_data_master_readdata~63.IN1
d1_can_opener_inst_slave_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => ~NO_FANOUT~
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_onchip_memory2_s1_end_xfer => ~NO_FANOUT~
d1_pio_led_s1_end_xfer => ~NO_FANOUT~
jtag_uart_avalon_jtag_slave_irq_from_sa => cpu_data_master_irq[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata[0].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata[1].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata[2].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata[3].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata[4].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata[5].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata[6].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata[7].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata[8].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata[9].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata[10].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata[11].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata[12].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata[13].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata[14].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata[15].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => p1_registered_cpu_data_master_readdata[16].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => p1_registered_cpu_data_master_readdata[17].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => p1_registered_cpu_data_master_readdata[18].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => p1_registered_cpu_data_master_readdata[19].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => p1_registered_cpu_data_master_readdata[20].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => p1_registered_cpu_data_master_readdata[21].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => p1_registered_cpu_data_master_readdata[22].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => p1_registered_cpu_data_master_readdata[23].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => p1_registered_cpu_data_master_readdata[24].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => p1_registered_cpu_data_master_readdata[25].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => p1_registered_cpu_data_master_readdata[26].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => p1_registered_cpu_data_master_readdata[27].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => p1_registered_cpu_data_master_readdata[28].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => p1_registered_cpu_data_master_readdata[29].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => p1_registered_cpu_data_master_readdata[30].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => p1_registered_cpu_data_master_readdata[31].IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_0~21.IN1
onchip_memory2_s1_readdata_from_sa[0] => cpu_data_master_readdata~160.IN1
onchip_memory2_s1_readdata_from_sa[1] => cpu_data_master_readdata~161.IN1
onchip_memory2_s1_readdata_from_sa[2] => cpu_data_master_readdata~162.IN1
onchip_memory2_s1_readdata_from_sa[3] => cpu_data_master_readdata~163.IN1
onchip_memory2_s1_readdata_from_sa[4] => cpu_data_master_readdata~164.IN1
onchip_memory2_s1_readdata_from_sa[5] => cpu_data_master_readdata~165.IN1
onchip_memory2_s1_readdata_from_sa[6] => cpu_data_master_readdata~166.IN1
onchip_memory2_s1_readdata_from_sa[7] => cpu_data_master_readdata~167.IN1
onchip_memory2_s1_readdata_from_sa[8] => cpu_data_master_readdata~168.IN1
onchip_memory2_s1_readdata_from_sa[9] => cpu_data_master_readdata~169.IN1
onchip_memory2_s1_readdata_from_sa[10] => cpu_data_master_readdata~170.IN1
onchip_memory2_s1_readdata_from_sa[11] => cpu_data_master_readdata~171.IN1
onchip_memory2_s1_readdata_from_sa[12] => cpu_data_master_readdata~172.IN1
onchip_memory2_s1_readdata_from_sa[13] => cpu_data_master_readdata~173.IN1
onchip_memory2_s1_readdata_from_sa[14] => cpu_data_master_readdata~174.IN1
onchip_memory2_s1_readdata_from_sa[15] => cpu_data_master_readdata~175.IN1
onchip_memory2_s1_readdata_from_sa[16] => cpu_data_master_readdata~176.IN1
onchip_memory2_s1_readdata_from_sa[17] => cpu_data_master_readdata~177.IN1
onchip_memory2_s1_readdata_from_sa[18] => cpu_data_master_readdata~178.IN1
onchip_memory2_s1_readdata_from_sa[19] => cpu_data_master_readdata~179.IN1
onchip_memory2_s1_readdata_from_sa[20] => cpu_data_master_readdata~180.IN1
onchip_memory2_s1_readdata_from_sa[21] => cpu_data_master_readdata~181.IN1
onchip_memory2_s1_readdata_from_sa[22] => cpu_data_master_readdata~182.IN1
onchip_memory2_s1_readdata_from_sa[23] => cpu_data_master_readdata~183.IN1
onchip_memory2_s1_readdata_from_sa[24] => cpu_data_master_readdata~184.IN1
onchip_memory2_s1_readdata_from_sa[25] => cpu_data_master_readdata~185.IN1
onchip_memory2_s1_readdata_from_sa[26] => cpu_data_master_readdata~186.IN1
onchip_memory2_s1_readdata_from_sa[27] => cpu_data_master_readdata~187.IN1
onchip_memory2_s1_readdata_from_sa[28] => cpu_data_master_readdata~188.IN1
onchip_memory2_s1_readdata_from_sa[29] => cpu_data_master_readdata~189.IN1
onchip_memory2_s1_readdata_from_sa[30] => cpu_data_master_readdata~190.IN1
onchip_memory2_s1_readdata_from_sa[31] => cpu_data_master_readdata~191.IN1
pio_led_s1_readdata_from_sa[0] => cpu_data_master_readdata~224.IN1
pio_led_s1_readdata_from_sa[1] => cpu_data_master_readdata~225.IN1
pio_led_s1_readdata_from_sa[2] => cpu_data_master_readdata~226.IN1
pio_led_s1_readdata_from_sa[3] => cpu_data_master_readdata~227.IN1
pio_led_s1_readdata_from_sa[4] => cpu_data_master_readdata~228.IN1
pio_led_s1_readdata_from_sa[5] => cpu_data_master_readdata~229.IN1
pio_led_s1_readdata_from_sa[6] => cpu_data_master_readdata~230.IN1
pio_led_s1_readdata_from_sa[7] => cpu_data_master_readdata~231.IN1
registered_cpu_data_master_read_data_valid_onchip_memory2_s1 => r_0~31.IN1
registered_cpu_data_master_read_data_valid_onchip_memory2_s1 => r_0~25.IN1
reset_n => internal_cpu_data_master_waitrequest.PRESET
reset_n => registered_cpu_data_master_readdata[31].ACLR
reset_n => registered_cpu_data_master_readdata[30].ACLR
reset_n => registered_cpu_data_master_readdata[29].ACLR
reset_n => registered_cpu_data_master_readdata[28].ACLR
reset_n => registered_cpu_data_master_readdata[27].ACLR
reset_n => registered_cpu_data_master_readdata[26].ACLR
reset_n => registered_cpu_data_master_readdata[25].ACLR
reset_n => registered_cpu_data_master_readdata[24].ACLR
reset_n => registered_cpu_data_master_readdata[23].ACLR
reset_n => registered_cpu_data_master_readdata[22].ACLR
reset_n => registered_cpu_data_master_readdata[21].ACLR
reset_n => registered_cpu_data_master_readdata[20].ACLR
reset_n => registered_cpu_data_master_readdata[19].ACLR
reset_n => registered_cpu_data_master_readdata[18].ACLR
reset_n => registered_cpu_data_master_readdata[17].ACLR
reset_n => registered_cpu_data_master_readdata[16].ACLR
reset_n => registered_cpu_data_master_readdata[15].ACLR
reset_n => registered_cpu_data_master_readdata[14].ACLR
reset_n => registered_cpu_data_master_readdata[13].ACLR
reset_n => registered_cpu_data_master_readdata[12].ACLR
reset_n => registered_cpu_data_master_readdata[11].ACLR
reset_n => registered_cpu_data_master_readdata[10].ACLR
reset_n => registered_cpu_data_master_readdata[9].ACLR
reset_n => registered_cpu_data_master_readdata[8].ACLR
reset_n => registered_cpu_data_master_readdata[7].ACLR
reset_n => registered_cpu_data_master_readdata[6].ACLR
reset_n => registered_cpu_data_master_readdata[5].ACLR
reset_n => registered_cpu_data_master_readdata[4].ACLR
reset_n => registered_cpu_data_master_readdata[3].ACLR
reset_n => registered_cpu_data_master_readdata[2].ACLR
reset_n => registered_cpu_data_master_readdata[1].ACLR
reset_n => registered_cpu_data_master_readdata[0].ACLR
cpu_data_master_address_to_slave[0] <= cpu_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[1] <= cpu_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[2] <= cpu_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[3] <= cpu_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[4] <= cpu_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[5] <= cpu_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[6] <= cpu_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[7] <= cpu_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[8] <= cpu_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[9] <= cpu_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[10] <= cpu_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[11] <= cpu_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[12] <= cpu_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[13] <= cpu_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[14] <= cpu_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[0] <= jtag_uart_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[1] <= <GND>
cpu_data_master_irq[2] <= <GND>
cpu_data_master_irq[3] <= <GND>
cpu_data_master_irq[4] <= <GND>
cpu_data_master_irq[5] <= <GND>
cpu_data_master_irq[6] <= <GND>
cpu_data_master_irq[7] <= <GND>
cpu_data_master_irq[8] <= <GND>
cpu_data_master_irq[9] <= <GND>
cpu_data_master_irq[10] <= <GND>
cpu_data_master_irq[11] <= <GND>
cpu_data_master_irq[12] <= <GND>
cpu_data_master_irq[13] <= <GND>
cpu_data_master_irq[14] <= <GND>
cpu_data_master_irq[15] <= <GND>
cpu_data_master_irq[16] <= <GND>
cpu_data_master_irq[17] <= <GND>
cpu_data_master_irq[18] <= <GND>
cpu_data_master_irq[19] <= <GND>
cpu_data_master_irq[20] <= <GND>
cpu_data_master_irq[21] <= <GND>
cpu_data_master_irq[22] <= <GND>
cpu_data_master_irq[23] <= <GND>
cpu_data_master_irq[24] <= <GND>
cpu_data_master_irq[25] <= <GND>
cpu_data_master_irq[26] <= <GND>
cpu_data_master_irq[27] <= <GND>
cpu_data_master_irq[28] <= <GND>
cpu_data_master_irq[29] <= <GND>
cpu_data_master_irq[30] <= <GND>
cpu_data_master_irq[31] <= <GND>
cpu_data_master_readdata[0] <= cpu_data_master_readdata~232.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[1] <= cpu_data_master_readdata~233.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[2] <= cpu_data_master_readdata~234.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[3] <= cpu_data_master_readdata~235.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[4] <= cpu_data_master_readdata~236.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[5] <= cpu_data_master_readdata~237.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[6] <= cpu_data_master_readdata~238.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[7] <= cpu_data_master_readdata~239.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[8] <= cpu_data_master_readdata~240.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[9] <= cpu_data_master_readdata~241.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[10] <= cpu_data_master_readdata~242.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[11] <= cpu_data_master_readdata~243.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[12] <= cpu_data_master_readdata~244.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[13] <= cpu_data_master_readdata~245.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[14] <= cpu_data_master_readdata~246.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[15] <= cpu_data_master_readdata~247.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[16] <= cpu_data_master_readdata~248.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[17] <= cpu_data_master_readdata~249.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[18] <= cpu_data_master_readdata~250.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[19] <= cpu_data_master_readdata~251.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[20] <= cpu_data_master_readdata~252.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[21] <= cpu_data_master_readdata~253.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[22] <= cpu_data_master_readdata~254.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[23] <= cpu_data_master_readdata~255.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[24] <= cpu_data_master_readdata~256.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[25] <= cpu_data_master_readdata~257.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[26] <= cpu_data_master_readdata~258.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[27] <= cpu_data_master_readdata~259.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[28] <= cpu_data_master_readdata~260.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[29] <= cpu_data_master_readdata~261.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[30] <= cpu_data_master_readdata~262.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[31] <= cpu_data_master_readdata~263.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_waitrequest <= internal_cpu_data_master_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master
clk => ~NO_FANOUT~
cpu_instruction_master_address[0] => cpu_instruction_master_address_to_slave[0].DATAIN
cpu_instruction_master_address[1] => cpu_instruction_master_address_to_slave[1].DATAIN
cpu_instruction_master_address[2] => cpu_instruction_master_address_to_slave[2].DATAIN
cpu_instruction_master_address[3] => cpu_instruction_master_address_to_slave[3].DATAIN
cpu_instruction_master_address[4] => cpu_instruction_master_address_to_slave[4].DATAIN
cpu_instruction_master_address[5] => cpu_instruction_master_address_to_slave[5].DATAIN
cpu_instruction_master_address[6] => cpu_instruction_master_address_to_slave[6].DATAIN
cpu_instruction_master_address[7] => cpu_instruction_master_address_to_slave[7].DATAIN
cpu_instruction_master_address[8] => cpu_instruction_master_address_to_slave[8].DATAIN
cpu_instruction_master_address[9] => cpu_instruction_master_address_to_slave[9].DATAIN
cpu_instruction_master_address[10] => cpu_instruction_master_address_to_slave[10].DATAIN
cpu_instruction_master_address[11] => cpu_instruction_master_address_to_slave[11].DATAIN
cpu_instruction_master_address[12] => cpu_instruction_master_address_to_slave[12].DATAIN
cpu_instruction_master_address[13] => cpu_instruction_master_address_to_slave[13].DATAIN
cpu_instruction_master_address[14] => cpu_instruction_master_address_to_slave[14].DATAIN
cpu_instruction_master_granted_cpu_jtag_debug_module => r_0~1.IN1
cpu_instruction_master_granted_onchip_memory2_s1 => r_0~10.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~0.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~3.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~1.IN0
cpu_instruction_master_qualified_request_onchip_memory2_s1 => r_0~7.IN0
cpu_instruction_master_qualified_request_onchip_memory2_s1 => r_0~12.IN1
cpu_instruction_master_qualified_request_onchip_memory2_s1 => r_0~10.IN0
cpu_instruction_master_read => r_0~13.IN0
cpu_instruction_master_read => r_0~4.IN0
cpu_instruction_master_read => r_0~12.IN0
cpu_instruction_master_read => r_0~3.IN1
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module => ~NO_FANOUT~
cpu_instruction_master_read_data_valid_onchip_memory2_s1 => r_0~13.IN1
cpu_instruction_master_read_data_valid_onchip_memory2_s1 => r_0~7.IN1
cpu_instruction_master_requests_cpu_jtag_debug_module => r_0~0.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~31.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~30.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~29.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~28.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~27.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~26.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~25.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~24.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~23.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~22.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~21.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~20.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~19.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~18.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~17.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~16.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~15.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~14.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~13.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~12.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~11.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~10.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~9.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~8.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~7.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~6.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~5.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~4.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~3.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~2.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~1.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata~0.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => r_0~8.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~63.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~62.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~61.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~60.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~59.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~58.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~57.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~56.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~55.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~54.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~53.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~52.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~51.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~50.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~49.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~48.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~47.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~46.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~45.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~44.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~43.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~42.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~41.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~40.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~39.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~38.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~37.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~36.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~35.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~34.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~33.IN0
cpu_instruction_master_requests_onchip_memory2_s1 => cpu_instruction_master_readdata~32.IN0
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_instruction_master_readdata~0.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_instruction_master_readdata~1.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_instruction_master_readdata~2.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_instruction_master_readdata~3.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_instruction_master_readdata~4.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_instruction_master_readdata~5.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_instruction_master_readdata~6.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_instruction_master_readdata~7.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_instruction_master_readdata~8.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_instruction_master_readdata~9.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_instruction_master_readdata~10.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_instruction_master_readdata~11.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_instruction_master_readdata~12.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_instruction_master_readdata~13.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_instruction_master_readdata~14.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_instruction_master_readdata~15.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_instruction_master_readdata~16.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_instruction_master_readdata~17.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_instruction_master_readdata~18.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_instruction_master_readdata~19.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_instruction_master_readdata~20.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_instruction_master_readdata~21.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_instruction_master_readdata~22.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_instruction_master_readdata~23.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_instruction_master_readdata~24.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_instruction_master_readdata~25.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_instruction_master_readdata~26.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_instruction_master_readdata~27.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_instruction_master_readdata~28.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_instruction_master_readdata~29.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_instruction_master_readdata~30.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_instruction_master_readdata~31.IN1
d1_cpu_jtag_debug_module_end_xfer => r_0~4.IN1
d1_onchip_memory2_s1_end_xfer => ~NO_FANOUT~
onchip_memory2_s1_readdata_from_sa[0] => cpu_instruction_master_readdata~32.IN1
onchip_memory2_s1_readdata_from_sa[1] => cpu_instruction_master_readdata~33.IN1
onchip_memory2_s1_readdata_from_sa[2] => cpu_instruction_master_readdata~34.IN1
onchip_memory2_s1_readdata_from_sa[3] => cpu_instruction_master_readdata~35.IN1
onchip_memory2_s1_readdata_from_sa[4] => cpu_instruction_master_readdata~36.IN1
onchip_memory2_s1_readdata_from_sa[5] => cpu_instruction_master_readdata~37.IN1
onchip_memory2_s1_readdata_from_sa[6] => cpu_instruction_master_readdata~38.IN1
onchip_memory2_s1_readdata_from_sa[7] => cpu_instruction_master_readdata~39.IN1
onchip_memory2_s1_readdata_from_sa[8] => cpu_instruction_master_readdata~40.IN1
onchip_memory2_s1_readdata_from_sa[9] => cpu_instruction_master_readdata~41.IN1
onchip_memory2_s1_readdata_from_sa[10] => cpu_instruction_master_readdata~42.IN1
onchip_memory2_s1_readdata_from_sa[11] => cpu_instruction_master_readdata~43.IN1
onchip_memory2_s1_readdata_from_sa[12] => cpu_instruction_master_readdata~44.IN1
onchip_memory2_s1_readdata_from_sa[13] => cpu_instruction_master_readdata~45.IN1
onchip_memory2_s1_readdata_from_sa[14] => cpu_instruction_master_readdata~46.IN1
onchip_memory2_s1_readdata_from_sa[15] => cpu_instruction_master_readdata~47.IN1
onchip_memory2_s1_readdata_from_sa[16] => cpu_instruction_master_readdata~48.IN1
onchip_memory2_s1_readdata_from_sa[17] => cpu_instruction_master_readdata~49.IN1
onchip_memory2_s1_readdata_from_sa[18] => cpu_instruction_master_readdata~50.IN1
onchip_memory2_s1_readdata_from_sa[19] => cpu_instruction_master_readdata~51.IN1
onchip_memory2_s1_readdata_from_sa[20] => cpu_instruction_master_readdata~52.IN1
onchip_memory2_s1_readdata_from_sa[21] => cpu_instruction_master_readdata~53.IN1
onchip_memory2_s1_readdata_from_sa[22] => cpu_instruction_master_readdata~54.IN1
onchip_memory2_s1_readdata_from_sa[23] => cpu_instruction_master_readdata~55.IN1
onchip_memory2_s1_readdata_from_sa[24] => cpu_instruction_master_readdata~56.IN1
onchip_memory2_s1_readdata_from_sa[25] => cpu_instruction_master_readdata~57.IN1
onchip_memory2_s1_readdata_from_sa[26] => cpu_instruction_master_readdata~58.IN1
onchip_memory2_s1_readdata_from_sa[27] => cpu_instruction_master_readdata~59.IN1
onchip_memory2_s1_readdata_from_sa[28] => cpu_instruction_master_readdata~60.IN1
onchip_memory2_s1_readdata_from_sa[29] => cpu_instruction_master_readdata~61.IN1
onchip_memory2_s1_readdata_from_sa[30] => cpu_instruction_master_readdata~62.IN1
onchip_memory2_s1_readdata_from_sa[31] => cpu_instruction_master_readdata~63.IN1
reset_n => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[0] <= cpu_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[1] <= cpu_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[2] <= cpu_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[3] <= cpu_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[4] <= cpu_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[5] <= cpu_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[6] <= cpu_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[7] <= cpu_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[8] <= cpu_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[9] <= cpu_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[10] <= cpu_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[11] <= cpu_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[12] <= cpu_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[13] <= cpu_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[14] <= cpu_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[0] <= cpu_instruction_master_readdata~64.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[1] <= cpu_instruction_master_readdata~65.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[2] <= cpu_instruction_master_readdata~66.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[3] <= cpu_instruction_master_readdata~67.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[4] <= cpu_instruction_master_readdata~68.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[5] <= cpu_instruction_master_readdata~69.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[6] <= cpu_instruction_master_readdata~70.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[7] <= cpu_instruction_master_readdata~71.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[8] <= cpu_instruction_master_readdata~72.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[9] <= cpu_instruction_master_readdata~73.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[10] <= cpu_instruction_master_readdata~74.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[11] <= cpu_instruction_master_readdata~75.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[12] <= cpu_instruction_master_readdata~76.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[13] <= cpu_instruction_master_readdata~77.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[14] <= cpu_instruction_master_readdata~78.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[15] <= cpu_instruction_master_readdata~79.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[16] <= cpu_instruction_master_readdata~80.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[17] <= cpu_instruction_master_readdata~81.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[18] <= cpu_instruction_master_readdata~82.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[19] <= cpu_instruction_master_readdata~83.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[20] <= cpu_instruction_master_readdata~84.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[21] <= cpu_instruction_master_readdata~85.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[22] <= cpu_instruction_master_readdata~86.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[23] <= cpu_instruction_master_readdata~87.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[24] <= cpu_instruction_master_readdata~88.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[25] <= cpu_instruction_master_readdata~89.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[26] <= cpu_instruction_master_readdata~90.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[27] <= cpu_instruction_master_readdata~91.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[28] <= cpu_instruction_master_readdata~92.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[29] <= cpu_instruction_master_readdata~93.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[30] <= cpu_instruction_master_readdata~94.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[31] <= cpu_instruction_master_readdata~95.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_waitrequest <= r_0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu
clk => cpu_rf_module:cpu_rf.clock1
clk => cpu_rf_module:cpu_rf.clock0
clk => F_pc[12].CLK
clk => F_pc[11].CLK
clk => F_pc[10].CLK
clk => F_pc[9].CLK
clk => F_pc[8].CLK
clk => F_pc[7].CLK
clk => F_pc[6].CLK
clk => F_pc[5].CLK
clk => F_pc[4].CLK
clk => F_pc[3].CLK
clk => F_pc[2].CLK
clk => F_pc[1].CLK
clk => F_pc[0].CLK
clk => internal_i_read.CLK
clk => wait_for_one_post_bret_inst.CLK
clk => hbreak_pending.CLK
clk => D_iw[31].CLK
clk => D_iw[30].CLK
clk => D_iw[29].CLK
clk => D_iw[28].CLK
clk => D_iw[27].CLK
clk => D_iw[26].CLK
clk => D_iw[25].CLK
clk => D_iw[24].CLK
clk => D_iw[23].CLK
clk => D_iw[22].CLK
clk => D_iw[21].CLK
clk => D_iw[20].CLK
clk => D_iw[19].CLK
clk => D_iw[18].CLK
clk => D_iw[17].CLK
clk => D_iw[16].CLK
clk => D_iw[15].CLK
clk => D_iw[14].CLK
clk => D_iw[13].CLK
clk => D_iw[12].CLK
clk => D_iw[11].CLK
clk => D_iw[10].CLK
clk => D_iw[9].CLK
clk => D_iw[8].CLK
clk => D_iw[7].CLK
clk => D_iw[6].CLK
clk => D_iw[5].CLK
clk => D_iw[4].CLK
clk => D_iw[3].CLK
clk => D_iw[2].CLK
clk => D_iw[1].CLK
clk => D_iw[0].CLK
clk => D_valid.CLK
clk => R_valid.CLK
clk => R_wr_dst_reg.CLK
clk => R_dst_regnum[4].CLK
clk => R_dst_regnum[3].CLK
clk => R_dst_regnum[2].CLK
clk => R_dst_regnum[1].CLK
clk => R_dst_regnum[0].CLK
clk => R_logic_op[1].CLK
clk => R_logic_op[0].CLK
clk => R_compare_op[1].CLK
clk => R_compare_op[0].CLK
clk => R_src2_use_imm.CLK
clk => E_valid.CLK
clk => E_new_inst.CLK
clk => E_src1[31].CLK
clk => E_src1[30].CLK
clk => E_src1[29].CLK
clk => E_src1[28].CLK
clk => E_src1[27].CLK
clk => E_src1[26].CLK
clk => E_src1[25].CLK
clk => E_src1[24].CLK
clk => E_src1[23].CLK
clk => E_src1[22].CLK
clk => E_src1[21].CLK
clk => E_src1[20].CLK
clk => E_src1[19].CLK
clk => E_src1[18].CLK
clk => E_src1[17].CLK
clk => E_src1[16].CLK
clk => E_src1[15].CLK
clk => E_src1[14].CLK
clk => E_src1[13].CLK
clk => E_src1[12].CLK
clk => E_src1[11].CLK
clk => E_src1[10].CLK
clk => E_src1[9].CLK
clk => E_src1[8].CLK
clk => E_src1[7].CLK
clk => E_src1[6].CLK
clk => E_src1[5].CLK
clk => E_src1[4].CLK
clk => E_src1[3].CLK
clk => E_src1[2].CLK
clk => E_src1[1].CLK
clk => E_src1[0].CLK
clk => E_src2[31].CLK
clk => E_src2[30].CLK
clk => E_src2[29].CLK
clk => E_src2[28].CLK
clk => E_src2[27].CLK
clk => E_src2[26].CLK
clk => E_src2[25].CLK
clk => E_src2[24].CLK
clk => E_src2[23].CLK
clk => E_src2[22].CLK
clk => E_src2[21].CLK
clk => E_src2[20].CLK
clk => E_src2[19].CLK
clk => E_src2[18].CLK
clk => E_src2[17].CLK
clk => E_src2[16].CLK
clk => E_src2[15].CLK
clk => E_src2[14].CLK
clk => E_src2[13].CLK
clk => E_src2[12].CLK
clk => E_src2[11].CLK
clk => E_src2[10].CLK
clk => E_src2[9].CLK
clk => E_src2[8].CLK
clk => E_src2[7].CLK
clk => E_src2[6].CLK
clk => E_src2[5].CLK
clk => E_src2[4].CLK
clk => E_src2[3].CLK
clk => E_src2[2].CLK
clk => E_src2[1].CLK
clk => E_src2[0].CLK
clk => E_invert_arith_src_msb.CLK
clk => E_alu_sub.CLK
clk => E_shift_rot_result[31].CLK
clk => E_shift_rot_result[30].CLK
clk => E_shift_rot_result[29].CLK
clk => E_shift_rot_result[28].CLK
clk => E_shift_rot_result[27].CLK
clk => E_shift_rot_result[26].CLK
clk => E_shift_rot_result[25].CLK
clk => E_shift_rot_result[24].CLK
clk => E_shift_rot_result[23].CLK
clk => E_shift_rot_result[22].CLK
clk => E_shift_rot_result[21].CLK
clk => E_shift_rot_result[20].CLK
clk => E_shift_rot_result[19].CLK
clk => E_shift_rot_result[18].CLK
clk => E_shift_rot_result[17].CLK
clk => E_shift_rot_result[16].CLK
clk => E_shift_rot_result[15].CLK
clk => E_shift_rot_result[14].CLK
clk => E_shift_rot_result[13].CLK
clk => E_shift_rot_result[12].CLK
clk => E_shift_rot_result[11].CLK
clk => E_shift_rot_result[10].CLK
clk => E_shift_rot_result[9].CLK
clk => E_shift_rot_result[8].CLK
clk => E_shift_rot_result[7].CLK
clk => E_shift_rot_result[6].CLK
clk => E_shift_rot_result[5].CLK
clk => E_shift_rot_result[4].CLK
clk => E_shift_rot_result[3].CLK
clk => E_shift_rot_result[2].CLK
clk => E_shift_rot_result[1].CLK
clk => E_shift_rot_result[0].CLK
clk => E_shift_rot_cnt[4].CLK
clk => E_shift_rot_cnt[3].CLK
clk => E_shift_rot_cnt[2].CLK
clk => E_shift_rot_cnt[1].CLK
clk => E_shift_rot_cnt[0].CLK
clk => internal_d_read.CLK
clk => d_writedata[31]~reg0.CLK
clk => d_writedata[30]~reg0.CLK
clk => d_writedata[29]~reg0.CLK
clk => d_writedata[28]~reg0.CLK
clk => d_writedata[27]~reg0.CLK
clk => d_writedata[26]~reg0.CLK
clk => d_writedata[25]~reg0.CLK
clk => d_writedata[24]~reg0.CLK
clk => d_writedata[23]~reg0.CLK
clk => d_writedata[22]~reg0.CLK
clk => d_writedata[21]~reg0.CLK
clk => d_writedata[20]~reg0.CLK
clk => d_writedata[19]~reg0.CLK
clk => d_writedata[18]~reg0.CLK
clk => d_writedata[17]~reg0.CLK
clk => d_writedata[16]~reg0.CLK
clk => d_writedata[15]~reg0.CLK
clk => d_writedata[14]~reg0.CLK
clk => d_writedata[13]~reg0.CLK
clk => d_writedata[12]~reg0.CLK
clk => d_writedata[11]~reg0.CLK
clk => d_writedata[10]~reg0.CLK
clk => d_writedata[9]~reg0.CLK
clk => d_writedata[8]~reg0.CLK
clk => d_writedata[7]~reg0.CLK
clk => d_writedata[6]~reg0.CLK
clk => d_writedata[5]~reg0.CLK
clk => d_writedata[4]~reg0.CLK
clk => d_writedata[3]~reg0.CLK
clk => d_writedata[2]~reg0.CLK
clk => d_writedata[1]~reg0.CLK
clk => d_writedata[0]~reg0.CLK
clk => internal_d_byteenable[3].CLK
clk => internal_d_byteenable[2].CLK
clk => internal_d_byteenable[1].CLK
clk => internal_d_byteenable[0].CLK
clk => av_ld_align_cycle[1].CLK
clk => av_ld_align_cycle[0].CLK
clk => av_ld_waiting_for_data.CLK
clk => av_ld_aligning_data.CLK
clk => av_ld_byte0_data[7].CLK
clk => av_ld_byte0_data[6].CLK
clk => av_ld_byte0_data[5].CLK
clk => av_ld_byte0_data[4].CLK
clk => av_ld_byte0_data[3].CLK
clk => av_ld_byte0_data[2].CLK
clk => av_ld_byte0_data[1].CLK
clk => av_ld_byte0_data[0].CLK
clk => av_ld_byte1_data[7].CLK
clk => av_ld_byte1_data[6].CLK
clk => av_ld_byte1_data[5].CLK
clk => av_ld_byte1_data[4].CLK
clk => av_ld_byte1_data[3].CLK
clk => av_ld_byte1_data[2].CLK
clk => av_ld_byte1_data[1].CLK
clk => av_ld_byte1_data[0].CLK
clk => av_ld_byte2_data[7].CLK
clk => av_ld_byte2_data[6].CLK
clk => av_ld_byte2_data[5].CLK
clk => av_ld_byte2_data[4].CLK
clk => av_ld_byte2_data[3].CLK
clk => av_ld_byte2_data[2].CLK
clk => av_ld_byte2_data[1].CLK
clk => av_ld_byte2_data[0].CLK
clk => av_ld_byte3_data[7].CLK
clk => av_ld_byte3_data[6].CLK
clk => av_ld_byte3_data[5].CLK
clk => av_ld_byte3_data[4].CLK
clk => av_ld_byte3_data[3].CLK
clk => av_ld_byte3_data[2].CLK
clk => av_ld_byte3_data[1].CLK
clk => av_ld_byte3_data[0].CLK
clk => W_valid.CLK
clk => W_control_rd_data[31].CLK
clk => W_control_rd_data[30].CLK
clk => W_control_rd_data[29].CLK
clk => W_control_rd_data[28].CLK
clk => W_control_rd_data[27].CLK
clk => W_control_rd_data[26].CLK
clk => W_control_rd_data[25].CLK
clk => W_control_rd_data[24].CLK
clk => W_control_rd_data[23].CLK
clk => W_control_rd_data[22].CLK
clk => W_control_rd_data[21].CLK
clk => W_control_rd_data[20].CLK
clk => W_control_rd_data[19].CLK
clk => W_control_rd_data[18].CLK
clk => W_control_rd_data[17].CLK
clk => W_control_rd_data[16].CLK
clk => W_control_rd_data[15].CLK
clk => W_control_rd_data[14].CLK
clk => W_control_rd_data[13].CLK
clk => W_control_rd_data[12].CLK
clk => W_control_rd_data[11].CLK
clk => W_control_rd_data[10].CLK
clk => W_control_rd_data[9].CLK
clk => W_control_rd_data[8].CLK
clk => W_control_rd_data[7].CLK
clk => W_control_rd_data[6].CLK
clk => W_control_rd_data[5].CLK
clk => W_control_rd_data[4].CLK
clk => W_control_rd_data[3].CLK
clk => W_control_rd_data[2].CLK
clk => W_control_rd_data[1].CLK
clk => W_control_rd_data[0].CLK
clk => W_cmp_result.CLK
clk => W_alu_result[31].CLK
clk => W_alu_result[30].CLK
clk => W_alu_result[29].CLK
clk => W_alu_result[28].CLK
clk => W_alu_result[27].CLK
clk => W_alu_result[26].CLK
clk => W_alu_result[25].CLK
clk => W_alu_result[24].CLK
clk => W_alu_result[23].CLK
clk => W_alu_result[22].CLK
clk => W_alu_result[21].CLK
clk => W_alu_result[20].CLK
clk => W_alu_result[19].CLK
clk => W_alu_result[18].CLK
clk => W_alu_result[17].CLK
clk => W_alu_result[16].CLK
clk => W_alu_result[15].CLK
clk => W_alu_result[14].CLK
clk => W_alu_result[13].CLK
clk => W_alu_result[12].CLK
clk => W_alu_result[11].CLK
clk => W_alu_result[10].CLK
clk => W_alu_result[9].CLK
clk => W_alu_result[8].CLK
clk => W_alu_result[7].CLK
clk => W_alu_result[6].CLK
clk => W_alu_result[5].CLK
clk => W_alu_result[4].CLK
clk => W_alu_result[3].CLK
clk => W_alu_result[2].CLK
clk => W_alu_result[1].CLK
clk => W_alu_result[0].CLK
clk => W_status_reg_pie.CLK
clk => W_estatus_reg.CLK
clk => W_bstatus_reg.CLK
clk => W_ienable_reg[31].CLK
clk => W_ienable_reg[30].CLK
clk => W_ienable_reg[29].CLK
clk => W_ienable_reg[28].CLK
clk => W_ienable_reg[27].CLK
clk => W_ienable_reg[26].CLK
clk => W_ienable_reg[25].CLK
clk => W_ienable_reg[24].CLK
clk => W_ienable_reg[23].CLK
clk => W_ienable_reg[22].CLK
clk => W_ienable_reg[21].CLK
clk => W_ienable_reg[20].CLK
clk => W_ienable_reg[19].CLK
clk => W_ienable_reg[18].CLK
clk => W_ienable_reg[17].CLK
clk => W_ienable_reg[16].CLK
clk => W_ienable_reg[15].CLK
clk => W_ienable_reg[14].CLK
clk => W_ienable_reg[13].CLK
clk => W_ienable_reg[12].CLK
clk => W_ienable_reg[11].CLK
clk => W_ienable_reg[10].CLK
clk => W_ienable_reg[9].CLK
clk => W_ienable_reg[8].CLK
clk => W_ienable_reg[7].CLK
clk => W_ienable_reg[6].CLK
clk => W_ienable_reg[5].CLK
clk => W_ienable_reg[4].CLK
clk => W_ienable_reg[3].CLK
clk => W_ienable_reg[2].CLK
clk => W_ienable_reg[1].CLK
clk => W_ienable_reg[0].CLK
clk => W_ipending_reg[31].CLK
clk => W_ipending_reg[30].CLK
clk => W_ipending_reg[29].CLK
clk => W_ipending_reg[28].CLK
clk => W_ipending_reg[27].CLK
clk => W_ipending_reg[26].CLK
clk => W_ipending_reg[25].CLK
clk => W_ipending_reg[24].CLK
clk => W_ipending_reg[23].CLK
clk => W_ipending_reg[22].CLK
clk => W_ipending_reg[21].CLK
clk => W_ipending_reg[20].CLK
clk => W_ipending_reg[19].CLK
clk => W_ipending_reg[18].CLK
clk => W_ipending_reg[17].CLK
clk => W_ipending_reg[16].CLK
clk => W_ipending_reg[15].CLK
clk => W_ipending_reg[14].CLK
clk => W_ipending_reg[13].CLK
clk => W_ipending_reg[12].CLK
clk => W_ipending_reg[11].CLK
clk => W_ipending_reg[10].CLK
clk => W_ipending_reg[9].CLK
clk => W_ipending_reg[8].CLK
clk => W_ipending_reg[7].CLK
clk => W_ipending_reg[6].CLK
clk => W_ipending_reg[5].CLK
clk => W_ipending_reg[4].CLK
clk => W_ipending_reg[3].CLK
clk => W_ipending_reg[2].CLK
clk => W_ipending_reg[1].CLK
clk => W_ipending_reg[0].CLK
clk => hbreak_enabled.CLK
clk => R_ctrl_custom.CLK
clk => R_ctrl_jmp_direct.CLK
clk => R_ctrl_exception.CLK
clk => R_ctrl_break.CLK
clk => R_ctrl_crst.CLK
clk => R_ctrl_uncond_cti_non_br.CLK
clk => R_ctrl_retaddr.CLK
clk => R_ctrl_shift_logical.CLK
clk => R_ctrl_rot_right.CLK
clk => R_ctrl_shift_rot_right.CLK
clk => R_ctrl_shift_rot.CLK
clk => R_ctrl_logic.CLK
clk => R_ctrl_hi_imm16.CLK
clk => R_ctrl_unsigned_lo_imm16.CLK
clk => R_ctrl_br.CLK
clk => R_ctrl_br_cmp.CLK
clk => R_ctrl_ld_signed.CLK
clk => R_ctrl_ld.CLK
clk => R_ctrl_ld_non_io.CLK
clk => R_ctrl_st.CLK
clk => R_ctrl_wrctl_inst.CLK
clk => R_ctrl_rdctl_inst.CLK
clk => R_ctrl_force_src2_zero.CLK
clk => cpu_test_bench:the_cpu_test_bench.clk
d_irq[0] => W_ipending_reg_nxt~0.IN1
d_irq[1] => ~NO_FANOUT~
d_irq[2] => ~NO_FANOUT~
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => A_WE_StdLogicVector~506.DATAA
d_readdata[1] => A_WE_StdLogicVector~505.DATAA
d_readdata[2] => A_WE_StdLogicVector~504.DATAA
d_readdata[3] => A_WE_StdLogicVector~503.DATAA
d_readdata[4] => A_WE_StdLogicVector~502.DATAA
d_readdata[5] => A_WE_StdLogicVector~501.DATAA
d_readdata[6] => A_WE_StdLogicVector~500.DATAA
d_readdata[7] => A_WE_StdLogicVector~499.DATAA
d_readdata[8] => A_WE_StdLogicVector~514.DATAA
d_readdata[9] => A_WE_StdLogicVector~513.DATAA
d_readdata[10] => A_WE_StdLogicVector~512.DATAA
d_readdata[11] => A_WE_StdLogicVector~511.DATAA
d_readdata[12] => A_WE_StdLogicVector~510.DATAA
d_readdata[13] => A_WE_StdLogicVector~509.DATAA
d_readdata[14] => A_WE_StdLogicVector~508.DATAA
d_readdata[15] => A_WE_StdLogicVector~507.DATAA
d_readdata[16] => A_WE_StdLogicVector~522.DATAA
d_readdata[17] => A_WE_StdLogicVector~521.DATAA
d_readdata[18] => A_WE_StdLogicVector~520.DATAA
d_readdata[19] => A_WE_StdLogicVector~519.DATAA
d_readdata[20] => A_WE_StdLogicVector~518.DATAA
d_readdata[21] => A_WE_StdLogicVector~517.DATAA
d_readdata[22] => A_WE_StdLogicVector~516.DATAA
d_readdata[23] => A_WE_StdLogicVector~515.DATAA
d_readdata[24] => A_WE_StdLogicVector~530.DATAA
d_readdata[25] => A_WE_StdLogicVector~529.DATAA
d_readdata[26] => A_WE_StdLogicVector~528.DATAA
d_readdata[27] => A_WE_StdLogicVector~527.DATAA
d_readdata[28] => A_WE_StdLogicVector~526.DATAA
d_readdata[29] => A_WE_StdLogicVector~525.DATAA
d_readdata[30] => A_WE_StdLogicVector~524.DATAA
d_readdata[31] => A_WE_StdLogicVector~523.DATAA
d_waitrequest => cpu_nios2_oci:the_cpu_nios2_oci.d_waitrequest
d_waitrequest => d_write_nxt~1.IN1
d_waitrequest => d_read_nxt~1.IN1
d_waitrequest => av_ld_getting_data.IN1
i_readdata[0] => cpu_test_bench:the_cpu_test_bench.i_readdata[0]
i_readdata[0] => A_WE_StdLogicVector~58.DATAA
i_readdata[1] => cpu_test_bench:the_cpu_test_bench.i_readdata[1]
i_readdata[1] => A_WE_StdLogicVector~57.DATAA
i_readdata[2] => cpu_test_bench:the_cpu_test_bench.i_readdata[2]
i_readdata[2] => A_WE_StdLogicVector~56.DATAA
i_readdata[3] => cpu_test_bench:the_cpu_test_bench.i_readdata[3]
i_readdata[3] => A_WE_StdLogicVector~55.DATAA
i_readdata[4] => cpu_test_bench:the_cpu_test_bench.i_readdata[4]
i_readdata[4] => A_WE_StdLogicVector~54.DATAA
i_readdata[5] => cpu_test_bench:the_cpu_test_bench.i_readdata[5]
i_readdata[5] => A_WE_StdLogicVector~53.DATAA
i_readdata[6] => cpu_test_bench:the_cpu_test_bench.i_readdata[6]
i_readdata[6] => A_WE_StdLogicVector~52.DATAA
i_readdata[7] => cpu_test_bench:the_cpu_test_bench.i_readdata[7]
i_readdata[7] => A_WE_StdLogicVector~51.DATAA
i_readdata[8] => cpu_test_bench:the_cpu_test_bench.i_readdata[8]
i_readdata[8] => A_WE_StdLogicVector~50.DATAA
i_readdata[9] => cpu_test_bench:the_cpu_test_bench.i_readdata[9]
i_readdata[9] => A_WE_StdLogicVector~49.DATAA
i_readdata[10] => cpu_test_bench:the_cpu_test_bench.i_readdata[10]
i_readdata[10] => A_WE_StdLogicVector~48.DATAA
i_readdata[11] => cpu_test_bench:the_cpu_test_bench.i_readdata[11]
i_readdata[11] => A_WE_StdLogicVector~47.DATAA
i_readdata[12] => cpu_test_bench:the_cpu_test_bench.i_readdata[12]
i_readdata[12] => A_WE_StdLogicVector~46.DATAA
i_readdata[13] => cpu_test_bench:the_cpu_test_bench.i_readdata[13]
i_readdata[13] => A_WE_StdLogicVector~45.DATAA
i_readdata[14] => cpu_test_bench:the_cpu_test_bench.i_readdata[14]
i_readdata[14] => A_WE_StdLogicVector~44.DATAA
i_readdata[15] => cpu_test_bench:the_cpu_test_bench.i_readdata[15]
i_readdata[15] => A_WE_StdLogicVector~43.DATAA
i_readdata[16] => cpu_test_bench:the_cpu_test_bench.i_readdata[16]
i_readdata[16] => A_WE_StdLogicVector~42.DATAA
i_readdata[17] => cpu_test_bench:the_cpu_test_bench.i_readdata[17]
i_readdata[17] => A_WE_StdLogicVector~41.DATAA
i_readdata[18] => cpu_test_bench:the_cpu_test_bench.i_readdata[18]
i_readdata[18] => A_WE_StdLogicVector~40.DATAA
i_readdata[19] => cpu_test_bench:the_cpu_test_bench.i_readdata[19]
i_readdata[19] => A_WE_StdLogicVector~39.DATAA
i_readdata[20] => cpu_test_bench:the_cpu_test_bench.i_readdata[20]
i_readdata[20] => A_WE_StdLogicVector~38.DATAA
i_readdata[21] => cpu_test_bench:the_cpu_test_bench.i_readdata[21]
i_readdata[21] => A_WE_StdLogicVector~37.DATAA
i_readdata[22] => cpu_test_bench:the_cpu_test_bench.i_readdata[22]
i_readdata[22] => A_WE_StdLogicVector~36.DATAA
i_readdata[23] => cpu_test_bench:the_cpu_test_bench.i_readdata[23]
i_readdata[23] => A_WE_StdLogicVector~35.DATAA
i_readdata[24] => cpu_test_bench:the_cpu_test_bench.i_readdata[24]
i_readdata[24] => A_WE_StdLogicVector~34.DATAA
i_readdata[25] => cpu_test_bench:the_cpu_test_bench.i_readdata[25]
i_readdata[25] => A_WE_StdLogicVector~33.DATAA
i_readdata[26] => cpu_test_bench:the_cpu_test_bench.i_readdata[26]
i_readdata[26] => A_WE_StdLogicVector~32.DATAA
i_readdata[27] => cpu_test_bench:the_cpu_test_bench.i_readdata[27]
i_readdata[27] => A_WE_StdLogicVector~31.DATAA
i_readdata[28] => cpu_test_bench:the_cpu_test_bench.i_readdata[28]
i_readdata[28] => A_WE_StdLogicVector~30.DATAA
i_readdata[29] => cpu_test_bench:the_cpu_test_bench.i_readdata[29]
i_readdata[29] => A_WE_StdLogicVector~29.DATAA
i_readdata[30] => cpu_test_bench:the_cpu_test_bench.i_readdata[30]
i_readdata[30] => A_WE_StdLogicVector~28.DATAA
i_readdata[31] => cpu_test_bench:the_cpu_test_bench.i_readdata[31]
i_readdata[31] => A_WE_StdLogicVector~27.DATAA
i_waitrequest => cpu_test_bench:the_cpu_test_bench.i_waitrequest
i_waitrequest => i_read_nxt~0.IN1
i_waitrequest => F_valid.IN1
jtag_debug_module_address[0] => cpu_nios2_oci:the_cpu_nios2_oci.address[0]
jtag_debug_module_address[1] => cpu_nios2_oci:the_cpu_nios2_oci.address[1]
jtag_debug_module_address[2] => cpu_nios2_oci:the_cpu_nios2_oci.address[2]
jtag_debug_module_address[3] => cpu_nios2_oci:the_cpu_nios2_oci.address[3]
jtag_debug_module_address[4] => cpu_nios2_oci:the_cpu_nios2_oci.address[4]
jtag_debug_module_address[5] => cpu_nios2_oci:the_cpu_nios2_oci.address[5]
jtag_debug_module_address[6] => cpu_nios2_oci:the_cpu_nios2_oci.address[6]
jtag_debug_module_address[7] => cpu_nios2_oci:the_cpu_nios2_oci.address[7]
jtag_debug_module_address[8] => cpu_nios2_oci:the_cpu_nios2_oci.address[8]
jtag_debug_module_begintransfer => cpu_nios2_oci:the_cpu_nios2_oci.begintransfer
jtag_debug_module_byteenable[0] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[0]
jtag_debug_module_byteenable[1] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[1]
jtag_debug_module_byteenable[2] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[2]
jtag_debug_module_byteenable[3] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[3]
jtag_debug_module_clk => cpu_nios2_oci:the_cpu_nios2_oci.clk
jtag_debug_module_debugaccess => cpu_nios2_oci:the_cpu_nios2_oci.debugaccess
jtag_debug_module_reset => cpu_nios2_oci:the_cpu_nios2_oci.reset
jtag_debug_module_select => cpu_nios2_oci:the_cpu_nios2_oci.chipselect
jtag_debug_module_write => cpu_nios2_oci:the_cpu_nios2_oci.write
jtag_debug_module_writedata[0] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[0]
jtag_debug_module_writedata[1] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[1]
jtag_debug_module_writedata[2] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[2]
jtag_debug_module_writedata[3] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[3]
jtag_debug_module_writedata[4] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[4]
jtag_debug_module_writedata[5] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[5]
jtag_debug_module_writedata[6] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[6]
jtag_debug_module_writedata[7] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[7]
jtag_debug_module_writedata[8] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[8]
jtag_debug_module_writedata[9] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[9]
jtag_debug_module_writedata[10] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[10]
jtag_debug_module_writedata[11] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[11]
jtag_debug_module_writedata[12] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[12]
jtag_debug_module_writedata[13] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[13]
jtag_debug_module_writedata[14] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[14]
jtag_debug_module_writedata[15] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[15]
jtag_debug_module_writedata[16] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[16]
jtag_debug_module_writedata[17] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[17]
jtag_debug_module_writedata[18] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[18]
jtag_debug_module_writedata[19] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[19]
jtag_debug_module_writedata[20] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[20]
jtag_debug_module_writedata[21] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[21]
jtag_debug_module_writedata[22] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[22]
jtag_debug_module_writedata[23] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[23]
jtag_debug_module_writedata[24] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[24]
jtag_debug_module_writedata[25] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[25]
jtag_debug_module_writedata[26] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[26]
jtag_debug_module_writedata[27] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[27]
jtag_debug_module_writedata[28] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[28]
jtag_debug_module_writedata[29] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[29]
jtag_debug_module_writedata[30] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[30]
jtag_debug_module_writedata[31] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[31]
reset_n => cpu_nios2_oci:the_cpu_nios2_oci.reset_n
reset_n => cpu_test_bench:the_cpu_test_bench.reset_n
reset_n => W_rf_wren_a.IN0
reset_n => R_ctrl_force_src2_zero.ACLR
reset_n => R_ctrl_rdctl_inst.ACLR
reset_n => R_ctrl_wrctl_inst.ACLR
reset_n => R_ctrl_st.ACLR
reset_n => R_ctrl_ld_non_io.ACLR
reset_n => R_ctrl_ld.ACLR
reset_n => R_ctrl_ld_signed.ACLR
reset_n => R_ctrl_br_cmp.ACLR
reset_n => R_ctrl_br.ACLR
reset_n => R_ctrl_unsigned_lo_imm16.ACLR
reset_n => R_ctrl_hi_imm16.ACLR
reset_n => R_ctrl_logic.ACLR
reset_n => R_ctrl_shift_rot.ACLR
reset_n => R_ctrl_shift_rot_right.ACLR
reset_n => R_ctrl_rot_right.ACLR
reset_n => R_ctrl_shift_logical.ACLR
reset_n => R_ctrl_retaddr.ACLR
reset_n => R_ctrl_uncond_cti_non_br.ACLR
reset_n => R_ctrl_crst.ACLR
reset_n => R_ctrl_break.ACLR
reset_n => R_ctrl_exception.ACLR
reset_n => R_ctrl_jmp_direct.ACLR
reset_n => R_ctrl_custom.ACLR
reset_n => hbreak_enabled.PRESET
reset_n => W_ipending_reg[0].ACLR
reset_n => W_ipending_reg[1].ACLR
reset_n => W_ipending_reg[2].ACLR
reset_n => W_ipending_reg[3].ACLR
reset_n => W_ipending_reg[4].ACLR
reset_n => W_ipending_reg[5].ACLR
reset_n => W_ipending_reg[6].ACLR
reset_n => W_ipending_reg[7].ACLR
reset_n => W_ipending_reg[8].ACLR
reset_n => W_ipending_reg[9].ACLR
reset_n => W_ipending_reg[10].ACLR
reset_n => W_ipending_reg[11].ACLR
reset_n => W_ipending_reg[12].ACLR
reset_n => W_ipending_reg[13].ACLR
reset_n => W_ipending_reg[14].ACLR
reset_n => W_ipending_reg[15].ACLR
reset_n => W_ipending_reg[16].ACLR
reset_n => W_ipending_reg[17].ACLR
reset_n => W_ipending_reg[18].ACLR
reset_n => W_ipending_reg[19].ACLR
reset_n => W_ipending_reg[20].ACLR
reset_n => W_ipending_reg[21].ACLR
reset_n => W_ipending_reg[22].ACLR
reset_n => W_ipending_reg[23].ACLR
reset_n => W_ipending_reg[24].ACLR
reset_n => W_ipending_reg[25].ACLR
reset_n => W_ipending_reg[26].ACLR
reset_n => W_ipending_reg[27].ACLR
reset_n => W_ipending_reg[28].ACLR
reset_n => W_ipending_reg[29].ACLR
reset_n => W_ipending_reg[30].ACLR
reset_n => W_ipending_reg[31].ACLR
reset_n => W_ienable_reg[0].ACLR
reset_n => W_ienable_reg[1].ACLR
reset_n => W_ienable_reg[2].ACLR
reset_n => W_ienable_reg[3].ACLR
reset_n => W_ienable_reg[4].ACLR
reset_n => W_ienable_reg[5].ACLR
reset_n => W_ienable_reg[6].ACLR
reset_n => W_ienable_reg[7].ACLR
reset_n => W_ienable_reg[8].ACLR
reset_n => W_ienable_reg[9].ACLR
reset_n => W_ienable_reg[10].ACLR
reset_n => W_ienable_reg[11].ACLR
reset_n => W_ienable_reg[12].ACLR
reset_n => W_ienable_reg[13].ACLR
reset_n => W_ienable_reg[14].ACLR
reset_n => W_ienable_reg[15].ACLR
reset_n => W_ienable_reg[16].ACLR
reset_n => W_ienable_reg[17].ACLR
reset_n => W_ienable_reg[18].ACLR
reset_n => W_ienable_reg[19].ACLR
reset_n => W_ienable_reg[20].ACLR
reset_n => W_ienable_reg[21].ACLR
reset_n => W_ienable_reg[22].ACLR
reset_n => W_ienable_reg[23].ACLR
reset_n => W_ienable_reg[24].ACLR
reset_n => W_ienable_reg[25].ACLR
reset_n => W_ienable_reg[26].ACLR
reset_n => W_ienable_reg[27].ACLR
reset_n => W_ienable_reg[28].ACLR
reset_n => W_ienable_reg[29].ACLR
reset_n => W_ienable_reg[30].ACLR
reset_n => W_ienable_reg[31].ACLR
reset_n => W_bstatus_reg.ACLR
reset_n => W_estatus_reg.ACLR
reset_n => W_status_reg_pie.ACLR
reset_n => W_cmp_result.ACLR
reset_n => W_control_rd_data[0].ACLR
reset_n => W_control_rd_data[1].ACLR
reset_n => W_control_rd_data[2].ACLR
reset_n => W_control_rd_data[3].ACLR
reset_n => W_control_rd_data[4].ACLR
reset_n => W_control_rd_data[5].ACLR
reset_n => W_control_rd_data[6].ACLR
reset_n => W_control_rd_data[7].ACLR
reset_n => W_control_rd_data[8].ACLR
reset_n => W_control_rd_data[9].ACLR
reset_n => W_control_rd_data[10].ACLR
reset_n => W_control_rd_data[11].ACLR
reset_n => W_control_rd_data[12].ACLR
reset_n => W_control_rd_data[13].ACLR
reset_n => W_control_rd_data[14].ACLR
reset_n => W_control_rd_data[15].ACLR
reset_n => W_control_rd_data[16].ACLR
reset_n => W_control_rd_data[17].ACLR
reset_n => W_control_rd_data[18].ACLR
reset_n => W_control_rd_data[19].ACLR
reset_n => W_control_rd_data[20].ACLR
reset_n => W_control_rd_data[21].ACLR
reset_n => W_control_rd_data[22].ACLR
reset_n => W_control_rd_data[23].ACLR
reset_n => W_control_rd_data[24].ACLR
reset_n => W_control_rd_data[25].ACLR
reset_n => W_control_rd_data[26].ACLR
reset_n => W_control_rd_data[27].ACLR
reset_n => W_control_rd_data[28].ACLR
reset_n => W_control_rd_data[29].ACLR
reset_n => W_control_rd_data[30].ACLR
reset_n => W_control_rd_data[31].ACLR
reset_n => W_valid.ACLR
reset_n => av_ld_byte3_data[0].ACLR
reset_n => av_ld_byte3_data[1].ACLR
reset_n => av_ld_byte3_data[2].ACLR
reset_n => av_ld_byte3_data[3].ACLR
reset_n => av_ld_byte3_data[4].ACLR
reset_n => av_ld_byte3_data[5].ACLR
reset_n => av_ld_byte3_data[6].ACLR
reset_n => av_ld_byte3_data[7].ACLR
reset_n => av_ld_byte2_data[0].ACLR
reset_n => av_ld_byte2_data[1].ACLR
reset_n => av_ld_byte2_data[2].ACLR
reset_n => av_ld_byte2_data[3].ACLR
reset_n => av_ld_byte2_data[4].ACLR
reset_n => av_ld_byte2_data[5].ACLR
reset_n => av_ld_byte2_data[6].ACLR
reset_n => av_ld_byte2_data[7].ACLR
reset_n => av_ld_byte1_data[0].ACLR
reset_n => av_ld_byte1_data[1].ACLR
reset_n => av_ld_byte1_data[2].ACLR
reset_n => av_ld_byte1_data[3].ACLR
reset_n => av_ld_byte1_data[4].ACLR
reset_n => av_ld_byte1_data[5].ACLR
reset_n => av_ld_byte1_data[6].ACLR
reset_n => av_ld_byte1_data[7].ACLR
reset_n => av_ld_byte0_data[0].ACLR
reset_n => av_ld_byte0_data[1].ACLR
reset_n => av_ld_byte0_data[2].ACLR
reset_n => av_ld_byte0_data[3].ACLR
reset_n => av_ld_byte0_data[4].ACLR
reset_n => av_ld_byte0_data[5].ACLR
reset_n => av_ld_byte0_data[6].ACLR
reset_n => av_ld_byte0_data[7].ACLR
reset_n => av_ld_aligning_data.ACLR
reset_n => av_ld_waiting_for_data.ACLR
reset_n => av_ld_align_cycle[0].ACLR
reset_n => av_ld_align_cycle[1].ACLR
reset_n => E_shift_rot_cnt[0].ACLR
reset_n => E_shift_rot_cnt[1].ACLR
reset_n => E_shift_rot_cnt[2].ACLR
reset_n => E_shift_rot_cnt[3].ACLR
reset_n => E_shift_rot_cnt[4].ACLR
reset_n => E_shift_rot_result[0].ACLR
reset_n => E_shift_rot_result[1].ACLR
reset_n => E_shift_rot_result[2].ACLR
reset_n => E_shift_rot_result[3].ACLR
reset_n => E_shift_rot_result[4].ACLR
reset_n => E_shift_rot_result[5].ACLR
reset_n => E_shift_rot_result[6].ACLR
reset_n => E_shift_rot_result[7].ACLR
reset_n => E_shift_rot_result[8].ACLR
reset_n => E_shift_rot_result[9].ACLR
reset_n => E_shift_rot_result[10].ACLR
reset_n => E_shift_rot_result[11].ACLR
reset_n => E_shift_rot_result[12].ACLR
reset_n => E_shift_rot_result[13].ACLR
reset_n => E_shift_rot_result[14].ACLR
reset_n => E_shift_rot_result[15].ACLR
reset_n => E_shift_rot_result[16].ACLR
reset_n => E_shift_rot_result[17].ACLR
reset_n => E_shift_rot_result[18].ACLR
reset_n => E_shift_rot_result[19].ACLR
reset_n => E_shift_rot_result[20].ACLR
reset_n => E_shift_rot_result[21].ACLR
reset_n => E_shift_rot_result[22].ACLR
reset_n => E_shift_rot_result[23].ACLR
reset_n => E_shift_rot_result[24].ACLR
reset_n => E_shift_rot_result[25].ACLR
reset_n => E_shift_rot_result[26].ACLR
reset_n => E_shift_rot_result[27].ACLR
reset_n => E_shift_rot_result[28].ACLR
reset_n => E_shift_rot_result[29].ACLR
reset_n => E_shift_rot_result[30].ACLR
reset_n => E_shift_rot_result[31].ACLR
reset_n => E_alu_sub.ACLR
reset_n => E_invert_arith_src_msb.ACLR
reset_n => E_src2[0].ACLR
reset_n => E_src2[1].ACLR
reset_n => E_src2[2].ACLR
reset_n => E_src2[3].ACLR
reset_n => E_src2[4].ACLR
reset_n => E_src2[5].ACLR
reset_n => E_src2[6].ACLR
reset_n => E_src2[7].ACLR
reset_n => E_src2[8].ACLR
reset_n => E_src2[9].ACLR
reset_n => E_src2[10].ACLR
reset_n => E_src2[11].ACLR
reset_n => E_src2[12].ACLR
reset_n => E_src2[13].ACLR
reset_n => E_src2[14].ACLR
reset_n => E_src2[15].ACLR
reset_n => E_src2[16].ACLR
reset_n => E_src2[17].ACLR
reset_n => E_src2[18].ACLR
reset_n => E_src2[19].ACLR
reset_n => E_src2[20].ACLR
reset_n => E_src2[21].ACLR
reset_n => E_src2[22].ACLR
reset_n => E_src2[23].ACLR
reset_n => E_src2[24].ACLR
reset_n => E_src2[25].ACLR
reset_n => E_src2[26].ACLR
reset_n => E_src2[27].ACLR
reset_n => E_src2[28].ACLR
reset_n => E_src2[29].ACLR
reset_n => E_src2[30].ACLR
reset_n => E_src2[31].ACLR
reset_n => E_src1[0].ACLR
reset_n => E_src1[1].ACLR
reset_n => E_src1[2].ACLR
reset_n => E_src1[3].ACLR
reset_n => E_src1[4].ACLR
reset_n => E_src1[5].ACLR
reset_n => E_src1[6].ACLR
reset_n => E_src1[7].ACLR
reset_n => E_src1[8].ACLR
reset_n => E_src1[9].ACLR
reset_n => E_src1[10].ACLR
reset_n => E_src1[11].ACLR
reset_n => E_src1[12].ACLR
reset_n => E_src1[13].ACLR
reset_n => E_src1[14].ACLR
reset_n => E_src1[15].ACLR
reset_n => E_src1[16].ACLR
reset_n => E_src1[17].ACLR
reset_n => E_src1[18].ACLR
reset_n => E_src1[19].ACLR
reset_n => E_src1[20].ACLR
reset_n => E_src1[21].ACLR
reset_n => E_src1[22].ACLR
reset_n => E_src1[23].ACLR
reset_n => E_src1[24].ACLR
reset_n => E_src1[25].ACLR
reset_n => E_src1[26].ACLR
reset_n => E_src1[27].ACLR
reset_n => E_src1[28].ACLR
reset_n => E_src1[29].ACLR
reset_n => E_src1[30].ACLR
reset_n => E_src1[31].ACLR
reset_n => E_new_inst.ACLR
reset_n => E_valid.ACLR
reset_n => R_src2_use_imm.ACLR
reset_n => R_compare_op[0].ACLR
reset_n => R_compare_op[1].ACLR
reset_n => R_logic_op[0].ACLR
reset_n => R_logic_op[1].ACLR
reset_n => R_dst_regnum[0].ACLR
reset_n => R_dst_regnum[1].ACLR
reset_n => R_dst_regnum[2].ACLR
reset_n => R_dst_regnum[3].ACLR
reset_n => R_dst_regnum[4].ACLR
reset_n => R_wr_dst_reg.ACLR
reset_n => R_valid.ACLR
reset_n => D_valid.ACLR
reset_n => D_iw[0].ACLR
reset_n => D_iw[1].ACLR
reset_n => D_iw[2].ACLR
reset_n => D_iw[3].ACLR
reset_n => D_iw[4].ACLR
reset_n => D_iw[5].ACLR
reset_n => D_iw[6].ACLR
reset_n => D_iw[7].ACLR
reset_n => D_iw[8].ACLR
reset_n => D_iw[9].ACLR
reset_n => D_iw[10].ACLR
reset_n => D_iw[11].ACLR
reset_n => D_iw[12].ACLR
reset_n => D_iw[13].ACLR
reset_n => D_iw[14].ACLR
reset_n => D_iw[15].ACLR
reset_n => D_iw[16].ACLR
reset_n => D_iw[17].ACLR
reset_n => D_iw[18].ACLR
reset_n => D_iw[19].ACLR
reset_n => D_iw[20].ACLR
reset_n => D_iw[21].ACLR
reset_n => D_iw[22].ACLR
reset_n => D_iw[23].ACLR
reset_n => D_iw[24].ACLR
reset_n => D_iw[25].ACLR
reset_n => D_iw[26].ACLR
reset_n => D_iw[27].ACLR
reset_n => D_iw[28].ACLR
reset_n => D_iw[29].ACLR
reset_n => D_iw[30].ACLR
reset_n => D_iw[31].ACLR
reset_n => hbreak_pending.ACLR
reset_n => wait_for_one_post_bret_inst.ACLR
reset_n => F_pc[0].ACLR
reset_n => F_pc[1].ACLR
reset_n => F_pc[2].ACLR
reset_n => F_pc[3].ACLR
reset_n => F_pc[4].ACLR
reset_n => F_pc[5].ACLR
reset_n => F_pc[6].ACLR
reset_n => F_pc[7].ACLR
reset_n => F_pc[8].ACLR
reset_n => F_pc[9].ACLR
reset_n => F_pc[10].ACLR
reset_n => F_pc[11].PRESET
reset_n => F_pc[12].ACLR
reset_n => internal_i_read.PRESET
reset_n => d_writedata[0]~reg0.ACLR
reset_n => d_writedata[1]~reg0.ACLR
reset_n => d_writedata[2]~reg0.ACLR
reset_n => d_writedata[3]~reg0.ACLR
reset_n => d_writedata[4]~reg0.ACLR
reset_n => d_writedata[5]~reg0.ACLR
reset_n => d_writedata[6]~reg0.ACLR
reset_n => d_writedata[7]~reg0.ACLR
reset_n => d_writedata[8]~reg0.ACLR
reset_n => d_writedata[9]~reg0.ACLR
reset_n => d_writedata[10]~reg0.ACLR
reset_n => d_writedata[11]~reg0.ACLR
reset_n => d_writedata[12]~reg0.ACLR
reset_n => d_writedata[13]~reg0.ACLR
reset_n => d_writedata[14]~reg0.ACLR
reset_n => d_writedata[15]~reg0.ACLR
reset_n => d_writedata[16]~reg0.ACLR
reset_n => d_writedata[17]~reg0.ACLR
reset_n => d_writedata[18]~reg0.ACLR
reset_n => d_writedata[19]~reg0.ACLR
reset_n => d_writedata[20]~reg0.ACLR
reset_n => d_writedata[21]~reg0.ACLR
reset_n => d_writedata[22]~reg0.ACLR
reset_n => d_writedata[23]~reg0.ACLR
reset_n => d_writedata[24]~reg0.ACLR
reset_n => d_writedata[25]~reg0.ACLR
reset_n => d_writedata[26]~reg0.ACLR
reset_n => d_writedata[27]~reg0.ACLR
reset_n => d_writedata[28]~reg0.ACLR
reset_n => d_writedata[29]~reg0.ACLR
reset_n => d_writedata[30]~reg0.ACLR
reset_n => d_writedata[31]~reg0.ACLR
reset_n => internal_d_read.ACLR
reset_n => internal_d_byteenable[0].ACLR
reset_n => internal_d_byteenable[1].ACLR
reset_n => internal_d_byteenable[2].ACLR
reset_n => internal_d_byteenable[3].ACLR
reset_n => W_alu_result[31].ACLR
reset_n => W_alu_result[30].ACLR
reset_n => W_alu_result[29].ACLR
reset_n => W_alu_result[28].ACLR
reset_n => W_alu_result[27].ACLR
reset_n => W_alu_result[26].ACLR
reset_n => W_alu_result[25].ACLR
reset_n => W_alu_result[24].ACLR
reset_n => W_alu_result[23].ACLR
reset_n => W_alu_result[22].ACLR
reset_n => W_alu_result[21].ACLR
reset_n => W_alu_result[20].ACLR
reset_n => W_alu_result[19].ACLR
reset_n => W_alu_result[18].ACLR
reset_n => W_alu_result[17].ACLR
reset_n => W_alu_result[16].ACLR
reset_n => W_alu_result[15].ACLR
reset_n => W_alu_result[14].ACLR
reset_n => W_alu_result[13].ACLR
reset_n => W_alu_result[12].ACLR
reset_n => W_alu_result[11].ACLR
reset_n => W_alu_result[10].ACLR
reset_n => W_alu_result[9].ACLR
reset_n => W_alu_result[8].ACLR
reset_n => W_alu_result[7].ACLR
reset_n => W_alu_result[6].ACLR
reset_n => W_alu_result[5].ACLR
reset_n => W_alu_result[4].ACLR
reset_n => W_alu_result[3].ACLR
reset_n => W_alu_result[2].ACLR
reset_n => W_alu_result[1].ACLR
reset_n => W_alu_result[0].ACLR
d_address[0] <= W_alu_result[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= W_alu_result[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= W_alu_result[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= W_alu_result[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= W_alu_result[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= W_alu_result[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= W_alu_result[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= W_alu_result[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= W_alu_result[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= W_alu_result[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= W_alu_result[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= W_alu_result[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= W_alu_result[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= W_alu_result[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= W_alu_result[14].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= internal_d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= internal_d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= internal_d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= internal_d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= internal_d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= cpu_test_bench:the_cpu_test_bench.d_write
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= <GND>
i_address[1] <= <GND>
i_address[2] <= internal_i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= internal_i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= internal_i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= internal_i_address[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= internal_i_address[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= internal_i_address[7].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= internal_i_address[8].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= internal_i_address[9].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= internal_i_address[10].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= internal_i_address[11].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= internal_i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= internal_i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= internal_i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_read <= internal_i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci:the_cpu_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[0]
jtag_debug_module_readdata[1] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[1]
jtag_debug_module_readdata[2] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[2]
jtag_debug_module_readdata[3] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[3]
jtag_debug_module_readdata[4] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[4]
jtag_debug_module_readdata[5] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[5]
jtag_debug_module_readdata[6] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[6]
jtag_debug_module_readdata[7] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[7]
jtag_debug_module_readdata[8] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[8]
jtag_debug_module_readdata[9] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[9]
jtag_debug_module_readdata[10] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[10]
jtag_debug_module_readdata[11] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[11]
jtag_debug_module_readdata[12] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[12]
jtag_debug_module_readdata[13] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[13]
jtag_debug_module_readdata[14] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[14]
jtag_debug_module_readdata[15] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[15]
jtag_debug_module_readdata[16] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[16]
jtag_debug_module_readdata[17] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[17]
jtag_debug_module_readdata[18] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[18]
jtag_debug_module_readdata[19] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[19]
jtag_debug_module_readdata[20] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[20]
jtag_debug_module_readdata[21] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[21]
jtag_debug_module_readdata[22] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[22]
jtag_debug_module_readdata[23] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[23]
jtag_debug_module_readdata[24] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[24]
jtag_debug_module_readdata[25] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[25]
jtag_debug_module_readdata[26] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[26]
jtag_debug_module_readdata[27] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[27]
jtag_debug_module_readdata[28] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[28]
jtag_debug_module_readdata[29] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[29]
jtag_debug_module_readdata[30] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[30]
jtag_debug_module_readdata[31] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[31]
jtag_debug_module_resetrequest <= cpu_nios2_oci:the_cpu_nios2_oci.resetrequest


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
D_iw[0] => ~NO_FANOUT~
D_iw[1] => ~NO_FANOUT~
D_iw[2] => ~NO_FANOUT~
D_iw[3] => ~NO_FANOUT~
D_iw[4] => ~NO_FANOUT~
D_iw[5] => ~NO_FANOUT~
D_iw[6] => ~NO_FANOUT~
D_iw[7] => ~NO_FANOUT~
D_iw[8] => ~NO_FANOUT~
D_iw[9] => ~NO_FANOUT~
D_iw[10] => ~NO_FANOUT~
D_iw[11] => ~NO_FANOUT~
D_iw[12] => ~NO_FANOUT~
D_iw[13] => ~NO_FANOUT~
D_iw[14] => ~NO_FANOUT~
D_iw[15] => ~NO_FANOUT~
D_iw[16] => ~NO_FANOUT~
D_iw[17] => ~NO_FANOUT~
D_iw[18] => ~NO_FANOUT~
D_iw[19] => ~NO_FANOUT~
D_iw[20] => ~NO_FANOUT~
D_iw[21] => ~NO_FANOUT~
D_iw[22] => ~NO_FANOUT~
D_iw[23] => ~NO_FANOUT~
D_iw[24] => ~NO_FANOUT~
D_iw[25] => ~NO_FANOUT~
D_iw[26] => ~NO_FANOUT~
D_iw[27] => ~NO_FANOUT~
D_iw[28] => ~NO_FANOUT~
D_iw[29] => ~NO_FANOUT~
D_iw[30] => ~NO_FANOUT~
D_iw[31] => ~NO_FANOUT~
D_iw_op[0] => ~NO_FANOUT~
D_iw_op[1] => ~NO_FANOUT~
D_iw_op[2] => ~NO_FANOUT~
D_iw_op[3] => ~NO_FANOUT~
D_iw_op[4] => ~NO_FANOUT~
D_iw_op[5] => ~NO_FANOUT~
D_iw_opx[0] => ~NO_FANOUT~
D_iw_opx[1] => ~NO_FANOUT~
D_iw_opx[2] => ~NO_FANOUT~
D_iw_opx[3] => ~NO_FANOUT~
D_iw_opx[4] => ~NO_FANOUT~
D_iw_opx[5] => ~NO_FANOUT~
D_valid => ~NO_FANOUT~
E_alu_result[0] => ~NO_FANOUT~
E_alu_result[1] => ~NO_FANOUT~
E_alu_result[2] => ~NO_FANOUT~
E_alu_result[3] => ~NO_FANOUT~
E_alu_result[4] => ~NO_FANOUT~
E_alu_result[5] => ~NO_FANOUT~
E_alu_result[6] => ~NO_FANOUT~
E_alu_result[7] => ~NO_FANOUT~
E_alu_result[8] => ~NO_FANOUT~
E_alu_result[9] => ~NO_FANOUT~
E_alu_result[10] => ~NO_FANOUT~
E_alu_result[11] => ~NO_FANOUT~
E_alu_result[12] => ~NO_FANOUT~
E_alu_result[13] => ~NO_FANOUT~
E_alu_result[14] => ~NO_FANOUT~
E_alu_result[15] => ~NO_FANOUT~
E_alu_result[16] => ~NO_FANOUT~
E_alu_result[17] => ~NO_FANOUT~
E_alu_result[18] => ~NO_FANOUT~
E_alu_result[19] => ~NO_FANOUT~
E_alu_result[20] => ~NO_FANOUT~
E_alu_result[21] => ~NO_FANOUT~
E_alu_result[22] => ~NO_FANOUT~
E_alu_result[23] => ~NO_FANOUT~
E_alu_result[24] => ~NO_FANOUT~
E_alu_result[25] => ~NO_FANOUT~
E_alu_result[26] => ~NO_FANOUT~
E_alu_result[27] => ~NO_FANOUT~
E_alu_result[28] => ~NO_FANOUT~
E_alu_result[29] => ~NO_FANOUT~
E_alu_result[30] => ~NO_FANOUT~
E_alu_result[31] => ~NO_FANOUT~
E_mem_byte_en[0] => ~NO_FANOUT~
E_mem_byte_en[1] => ~NO_FANOUT~
E_mem_byte_en[2] => ~NO_FANOUT~
E_mem_byte_en[3] => ~NO_FANOUT~
E_st_data[0] => ~NO_FANOUT~
E_st_data[1] => ~NO_FANOUT~
E_st_data[2] => ~NO_FANOUT~
E_st_data[3] => ~NO_FANOUT~
E_st_data[4] => ~NO_FANOUT~
E_st_data[5] => ~NO_FANOUT~
E_st_data[6] => ~NO_FANOUT~
E_st_data[7] => ~NO_FANOUT~
E_st_data[8] => ~NO_FANOUT~
E_st_data[9] => ~NO_FANOUT~
E_st_data[10] => ~NO_FANOUT~
E_st_data[11] => ~NO_FANOUT~
E_st_data[12] => ~NO_FANOUT~
E_st_data[13] => ~NO_FANOUT~
E_st_data[14] => ~NO_FANOUT~
E_st_data[15] => ~NO_FANOUT~
E_st_data[16] => ~NO_FANOUT~
E_st_data[17] => ~NO_FANOUT~
E_st_data[18] => ~NO_FANOUT~
E_st_data[19] => ~NO_FANOUT~
E_st_data[20] => ~NO_FANOUT~
E_st_data[21] => ~NO_FANOUT~
E_st_data[22] => ~NO_FANOUT~
E_st_data[23] => ~NO_FANOUT~
E_st_data[24] => ~NO_FANOUT~
E_st_data[25] => ~NO_FANOUT~
E_st_data[26] => ~NO_FANOUT~
E_st_data[27] => ~NO_FANOUT~
E_st_data[28] => ~NO_FANOUT~
E_st_data[29] => ~NO_FANOUT~
E_st_data[30] => ~NO_FANOUT~
E_st_data[31] => ~NO_FANOUT~
E_valid => ~NO_FANOUT~
F_pcb[0] => ~NO_FANOUT~
F_pcb[1] => ~NO_FANOUT~
F_pcb[2] => ~NO_FANOUT~
F_pcb[3] => ~NO_FANOUT~
F_pcb[4] => ~NO_FANOUT~
F_pcb[5] => ~NO_FANOUT~
F_pcb[6] => ~NO_FANOUT~
F_pcb[7] => ~NO_FANOUT~
F_pcb[8] => ~NO_FANOUT~
F_pcb[9] => ~NO_FANOUT~
F_pcb[10] => ~NO_FANOUT~
F_pcb[11] => ~NO_FANOUT~
F_pcb[12] => ~NO_FANOUT~
F_pcb[13] => ~NO_FANOUT~
F_pcb[14] => ~NO_FANOUT~
F_valid => ~NO_FANOUT~
R_ctrl_exception => ~NO_FANOUT~
R_ctrl_ld => ~NO_FANOUT~
R_ctrl_ld_non_io => ~NO_FANOUT~
R_dst_regnum[0] => ~NO_FANOUT~
R_dst_regnum[1] => ~NO_FANOUT~
R_dst_regnum[2] => ~NO_FANOUT~
R_dst_regnum[3] => ~NO_FANOUT~
R_dst_regnum[4] => ~NO_FANOUT~
R_wr_dst_reg => ~NO_FANOUT~
W_bstatus_reg => ~NO_FANOUT~
W_cmp_result => ~NO_FANOUT~
W_estatus_reg => ~NO_FANOUT~
W_ienable_reg[0] => ~NO_FANOUT~
W_ienable_reg[1] => ~NO_FANOUT~
W_ienable_reg[2] => ~NO_FANOUT~
W_ienable_reg[3] => ~NO_FANOUT~
W_ienable_reg[4] => ~NO_FANOUT~
W_ienable_reg[5] => ~NO_FANOUT~
W_ienable_reg[6] => ~NO_FANOUT~
W_ienable_reg[7] => ~NO_FANOUT~
W_ienable_reg[8] => ~NO_FANOUT~
W_ienable_reg[9] => ~NO_FANOUT~
W_ienable_reg[10] => ~NO_FANOUT~
W_ienable_reg[11] => ~NO_FANOUT~
W_ienable_reg[12] => ~NO_FANOUT~
W_ienable_reg[13] => ~NO_FANOUT~
W_ienable_reg[14] => ~NO_FANOUT~
W_ienable_reg[15] => ~NO_FANOUT~
W_ienable_reg[16] => ~NO_FANOUT~
W_ienable_reg[17] => ~NO_FANOUT~
W_ienable_reg[18] => ~NO_FANOUT~
W_ienable_reg[19] => ~NO_FANOUT~
W_ienable_reg[20] => ~NO_FANOUT~
W_ienable_reg[21] => ~NO_FANOUT~
W_ienable_reg[22] => ~NO_FANOUT~
W_ienable_reg[23] => ~NO_FANOUT~
W_ienable_reg[24] => ~NO_FANOUT~
W_ienable_reg[25] => ~NO_FANOUT~
W_ienable_reg[26] => ~NO_FANOUT~
W_ienable_reg[27] => ~NO_FANOUT~
W_ienable_reg[28] => ~NO_FANOUT~
W_ienable_reg[29] => ~NO_FANOUT~
W_ienable_reg[30] => ~NO_FANOUT~
W_ienable_reg[31] => ~NO_FANOUT~
W_ipending_reg[0] => ~NO_FANOUT~
W_ipending_reg[1] => ~NO_FANOUT~
W_ipending_reg[2] => ~NO_FANOUT~
W_ipending_reg[3] => ~NO_FANOUT~
W_ipending_reg[4] => ~NO_FANOUT~
W_ipending_reg[5] => ~NO_FANOUT~
W_ipending_reg[6] => ~NO_FANOUT~
W_ipending_reg[7] => ~NO_FANOUT~
W_ipending_reg[8] => ~NO_FANOUT~
W_ipending_reg[9] => ~NO_FANOUT~
W_ipending_reg[10] => ~NO_FANOUT~
W_ipending_reg[11] => ~NO_FANOUT~
W_ipending_reg[12] => ~NO_FANOUT~
W_ipending_reg[13] => ~NO_FANOUT~
W_ipending_reg[14] => ~NO_FANOUT~
W_ipending_reg[15] => ~NO_FANOUT~
W_ipending_reg[16] => ~NO_FANOUT~
W_ipending_reg[17] => ~NO_FANOUT~
W_ipending_reg[18] => ~NO_FANOUT~
W_ipending_reg[19] => ~NO_FANOUT~
W_ipending_reg[20] => ~NO_FANOUT~
W_ipending_reg[21] => ~NO_FANOUT~
W_ipending_reg[22] => ~NO_FANOUT~
W_ipending_reg[23] => ~NO_FANOUT~
W_ipending_reg[24] => ~NO_FANOUT~
W_ipending_reg[25] => ~NO_FANOUT~
W_ipending_reg[26] => ~NO_FANOUT~
W_ipending_reg[27] => ~NO_FANOUT~
W_ipending_reg[28] => ~NO_FANOUT~
W_ipending_reg[29] => ~NO_FANOUT~
W_ipending_reg[30] => ~NO_FANOUT~
W_ipending_reg[31] => ~NO_FANOUT~
W_mem_baddr[0] => ~NO_FANOUT~
W_mem_baddr[1] => ~NO_FANOUT~
W_mem_baddr[2] => ~NO_FANOUT~
W_mem_baddr[3] => ~NO_FANOUT~
W_mem_baddr[4] => ~NO_FANOUT~
W_mem_baddr[5] => ~NO_FANOUT~
W_mem_baddr[6] => ~NO_FANOUT~
W_mem_baddr[7] => ~NO_FANOUT~
W_mem_baddr[8] => ~NO_FANOUT~
W_mem_baddr[9] => ~NO_FANOUT~
W_mem_baddr[10] => ~NO_FANOUT~
W_mem_baddr[11] => ~NO_FANOUT~
W_mem_baddr[12] => ~NO_FANOUT~
W_mem_baddr[13] => ~NO_FANOUT~
W_mem_baddr[14] => ~NO_FANOUT~
W_status_reg => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
av_ld_data_aligned_unfiltered[0] => av_ld_data_aligned_filtered[0].DATAIN
av_ld_data_aligned_unfiltered[1] => av_ld_data_aligned_filtered[1].DATAIN
av_ld_data_aligned_unfiltered[2] => av_ld_data_aligned_filtered[2].DATAIN
av_ld_data_aligned_unfiltered[3] => av_ld_data_aligned_filtered[3].DATAIN
av_ld_data_aligned_unfiltered[4] => av_ld_data_aligned_filtered[4].DATAIN
av_ld_data_aligned_unfiltered[5] => av_ld_data_aligned_filtered[5].DATAIN
av_ld_data_aligned_unfiltered[6] => av_ld_data_aligned_filtered[6].DATAIN
av_ld_data_aligned_unfiltered[7] => av_ld_data_aligned_filtered[7].DATAIN
av_ld_data_aligned_unfiltered[8] => av_ld_data_aligned_filtered[8].DATAIN
av_ld_data_aligned_unfiltered[9] => av_ld_data_aligned_filtered[9].DATAIN
av_ld_data_aligned_unfiltered[10] => av_ld_data_aligned_filtered[10].DATAIN
av_ld_data_aligned_unfiltered[11] => av_ld_data_aligned_filtered[11].DATAIN
av_ld_data_aligned_unfiltered[12] => av_ld_data_aligned_filtered[12].DATAIN
av_ld_data_aligned_unfiltered[13] => av_ld_data_aligned_filtered[13].DATAIN
av_ld_data_aligned_unfiltered[14] => av_ld_data_aligned_filtered[14].DATAIN
av_ld_data_aligned_unfiltered[15] => av_ld_data_aligned_filtered[15].DATAIN
av_ld_data_aligned_unfiltered[16] => av_ld_data_aligned_filtered[16].DATAIN
av_ld_data_aligned_unfiltered[17] => av_ld_data_aligned_filtered[17].DATAIN
av_ld_data_aligned_unfiltered[18] => av_ld_data_aligned_filtered[18].DATAIN
av_ld_data_aligned_unfiltered[19] => av_ld_data_aligned_filtered[19].DATAIN
av_ld_data_aligned_unfiltered[20] => av_ld_data_aligned_filtered[20].DATAIN
av_ld_data_aligned_unfiltered[21] => av_ld_data_aligned_filtered[21].DATAIN
av_ld_data_aligned_unfiltered[22] => av_ld_data_aligned_filtered[22].DATAIN
av_ld_data_aligned_unfiltered[23] => av_ld_data_aligned_filtered[23].DATAIN
av_ld_data_aligned_unfiltered[24] => av_ld_data_aligned_filtered[24].DATAIN
av_ld_data_aligned_unfiltered[25] => av_ld_data_aligned_filtered[25].DATAIN
av_ld_data_aligned_unfiltered[26] => av_ld_data_aligned_filtered[26].DATAIN
av_ld_data_aligned_unfiltered[27] => av_ld_data_aligned_filtered[27].DATAIN
av_ld_data_aligned_unfiltered[28] => av_ld_data_aligned_filtered[28].DATAIN
av_ld_data_aligned_unfiltered[29] => av_ld_data_aligned_filtered[29].DATAIN
av_ld_data_aligned_unfiltered[30] => av_ld_data_aligned_filtered[30].DATAIN
av_ld_data_aligned_unfiltered[31] => av_ld_data_aligned_filtered[31].DATAIN
clk => internal_d_write1.CLK
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write_nxt => internal_d_write1.DATAIN
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdata[0] => ~NO_FANOUT~
i_readdata[1] => ~NO_FANOUT~
i_readdata[2] => ~NO_FANOUT~
i_readdata[3] => ~NO_FANOUT~
i_readdata[4] => ~NO_FANOUT~
i_readdata[5] => ~NO_FANOUT~
i_readdata[6] => ~NO_FANOUT~
i_readdata[7] => ~NO_FANOUT~
i_readdata[8] => ~NO_FANOUT~
i_readdata[9] => ~NO_FANOUT~
i_readdata[10] => ~NO_FANOUT~
i_readdata[11] => ~NO_FANOUT~
i_readdata[12] => ~NO_FANOUT~
i_readdata[13] => ~NO_FANOUT~
i_readdata[14] => ~NO_FANOUT~
i_readdata[15] => ~NO_FANOUT~
i_readdata[16] => ~NO_FANOUT~
i_readdata[17] => ~NO_FANOUT~
i_readdata[18] => ~NO_FANOUT~
i_readdata[19] => ~NO_FANOUT~
i_readdata[20] => ~NO_FANOUT~
i_readdata[21] => ~NO_FANOUT~
i_readdata[22] => ~NO_FANOUT~
i_readdata[23] => ~NO_FANOUT~
i_readdata[24] => ~NO_FANOUT~
i_readdata[25] => ~NO_FANOUT~
i_readdata[26] => ~NO_FANOUT~
i_readdata[27] => ~NO_FANOUT~
i_readdata[28] => ~NO_FANOUT~
i_readdata[29] => ~NO_FANOUT~
i_readdata[30] => ~NO_FANOUT~
i_readdata[31] => ~NO_FANOUT~
i_waitrequest => ~NO_FANOUT~
reset_n => internal_d_write1.ACLR
av_ld_data_aligned_filtered[0] <= av_ld_data_aligned_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[1] <= av_ld_data_aligned_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[2] <= av_ld_data_aligned_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[3] <= av_ld_data_aligned_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[4] <= av_ld_data_aligned_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[5] <= av_ld_data_aligned_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[6] <= av_ld_data_aligned_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[7] <= av_ld_data_aligned_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[8] <= av_ld_data_aligned_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[9] <= av_ld_data_aligned_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[10] <= av_ld_data_aligned_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[11] <= av_ld_data_aligned_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[12] <= av_ld_data_aligned_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[13] <= av_ld_data_aligned_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[14] <= av_ld_data_aligned_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[15] <= av_ld_data_aligned_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[16] <= av_ld_data_aligned_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[17] <= av_ld_data_aligned_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[18] <= av_ld_data_aligned_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[19] <= av_ld_data_aligned_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[20] <= av_ld_data_aligned_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[21] <= av_ld_data_aligned_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[22] <= av_ld_data_aligned_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[23] <= av_ld_data_aligned_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[24] <= av_ld_data_aligned_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[25] <= av_ld_data_aligned_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[26] <= av_ld_data_aligned_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[27] <= av_ld_data_aligned_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[28] <= av_ld_data_aligned_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[29] <= av_ld_data_aligned_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[30] <= av_ld_data_aligned_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[31] <= av_ld_data_aligned_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
d_write <= internal_d_write1.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_rf_module:cpu_rf
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram
wren_a => altsyncram_rj22:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_rj22:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rj22:auto_generated.data_a[0]
data_a[1] => altsyncram_rj22:auto_generated.data_a[1]
data_a[2] => altsyncram_rj22:auto_generated.data_a[2]
data_a[3] => altsyncram_rj22:auto_generated.data_a[3]
data_a[4] => altsyncram_rj22:auto_generated.data_a[4]
data_a[5] => altsyncram_rj22:auto_generated.data_a[5]
data_a[6] => altsyncram_rj22:auto_generated.data_a[6]
data_a[7] => altsyncram_rj22:auto_generated.data_a[7]
data_a[8] => altsyncram_rj22:auto_generated.data_a[8]
data_a[9] => altsyncram_rj22:auto_generated.data_a[9]
data_a[10] => altsyncram_rj22:auto_generated.data_a[10]
data_a[11] => altsyncram_rj22:auto_generated.data_a[11]
data_a[12] => altsyncram_rj22:auto_generated.data_a[12]
data_a[13] => altsyncram_rj22:auto_generated.data_a[13]
data_a[14] => altsyncram_rj22:auto_generated.data_a[14]
data_a[15] => altsyncram_rj22:auto_generated.data_a[15]
data_a[16] => altsyncram_rj22:auto_generated.data_a[16]
data_a[17] => altsyncram_rj22:auto_generated.data_a[17]
data_a[18] => altsyncram_rj22:auto_generated.data_a[18]
data_a[19] => altsyncram_rj22:auto_generated.data_a[19]
data_a[20] => altsyncram_rj22:auto_generated.data_a[20]
data_a[21] => altsyncram_rj22:auto_generated.data_a[21]
data_a[22] => altsyncram_rj22:auto_generated.data_a[22]
data_a[23] => altsyncram_rj22:auto_generated.data_a[23]
data_a[24] => altsyncram_rj22:auto_generated.data_a[24]
data_a[25] => altsyncram_rj22:auto_generated.data_a[25]
data_a[26] => altsyncram_rj22:auto_generated.data_a[26]
data_a[27] => altsyncram_rj22:auto_generated.data_a[27]
data_a[28] => altsyncram_rj22:auto_generated.data_a[28]
data_a[29] => altsyncram_rj22:auto_generated.data_a[29]
data_a[30] => altsyncram_rj22:auto_generated.data_a[30]
data_a[31] => altsyncram_rj22:auto_generated.data_a[31]
data_b[0] => altsyncram_rj22:auto_generated.data_b[0]
data_b[1] => altsyncram_rj22:auto_generated.data_b[1]
data_b[2] => altsyncram_rj22:auto_generated.data_b[2]
data_b[3] => altsyncram_rj22:auto_generated.data_b[3]
data_b[4] => altsyncram_rj22:auto_generated.data_b[4]
data_b[5] => altsyncram_rj22:auto_generated.data_b[5]
data_b[6] => altsyncram_rj22:auto_generated.data_b[6]
data_b[7] => altsyncram_rj22:auto_generated.data_b[7]
data_b[8] => altsyncram_rj22:auto_generated.data_b[8]
data_b[9] => altsyncram_rj22:auto_generated.data_b[9]
data_b[10] => altsyncram_rj22:auto_generated.data_b[10]
data_b[11] => altsyncram_rj22:auto_generated.data_b[11]
data_b[12] => altsyncram_rj22:auto_generated.data_b[12]
data_b[13] => altsyncram_rj22:auto_generated.data_b[13]
data_b[14] => altsyncram_rj22:auto_generated.data_b[14]
data_b[15] => altsyncram_rj22:auto_generated.data_b[15]
data_b[16] => altsyncram_rj22:auto_generated.data_b[16]
data_b[17] => altsyncram_rj22:auto_generated.data_b[17]
data_b[18] => altsyncram_rj22:auto_generated.data_b[18]
data_b[19] => altsyncram_rj22:auto_generated.data_b[19]
data_b[20] => altsyncram_rj22:auto_generated.data_b[20]
data_b[21] => altsyncram_rj22:auto_generated.data_b[21]
data_b[22] => altsyncram_rj22:auto_generated.data_b[22]
data_b[23] => altsyncram_rj22:auto_generated.data_b[23]
data_b[24] => altsyncram_rj22:auto_generated.data_b[24]
data_b[25] => altsyncram_rj22:auto_generated.data_b[25]
data_b[26] => altsyncram_rj22:auto_generated.data_b[26]
data_b[27] => altsyncram_rj22:auto_generated.data_b[27]
data_b[28] => altsyncram_rj22:auto_generated.data_b[28]
data_b[29] => altsyncram_rj22:auto_generated.data_b[29]
data_b[30] => altsyncram_rj22:auto_generated.data_b[30]
data_b[31] => altsyncram_rj22:auto_generated.data_b[31]
address_a[0] => altsyncram_rj22:auto_generated.address_a[0]
address_a[1] => altsyncram_rj22:auto_generated.address_a[1]
address_a[2] => altsyncram_rj22:auto_generated.address_a[2]
address_a[3] => altsyncram_rj22:auto_generated.address_a[3]
address_a[4] => altsyncram_rj22:auto_generated.address_a[4]
address_b[0] => altsyncram_rj22:auto_generated.address_b[0]
address_b[1] => altsyncram_rj22:auto_generated.address_b[1]
address_b[2] => altsyncram_rj22:auto_generated.address_b[2]
address_b[3] => altsyncram_rj22:auto_generated.address_b[3]
address_b[4] => altsyncram_rj22:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rj22:auto_generated.clock0
clock1 => altsyncram_rj22:auto_generated.clock1
clocken0 => altsyncram_rj22:auto_generated.clocken0
clocken1 => altsyncram_rj22:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rj22:auto_generated.q_a[0]
q_a[1] <= altsyncram_rj22:auto_generated.q_a[1]
q_a[2] <= altsyncram_rj22:auto_generated.q_a[2]
q_a[3] <= altsyncram_rj22:auto_generated.q_a[3]
q_a[4] <= altsyncram_rj22:auto_generated.q_a[4]
q_a[5] <= altsyncram_rj22:auto_generated.q_a[5]
q_a[6] <= altsyncram_rj22:auto_generated.q_a[6]
q_a[7] <= altsyncram_rj22:auto_generated.q_a[7]
q_a[8] <= altsyncram_rj22:auto_generated.q_a[8]
q_a[9] <= altsyncram_rj22:auto_generated.q_a[9]
q_a[10] <= altsyncram_rj22:auto_generated.q_a[10]
q_a[11] <= altsyncram_rj22:auto_generated.q_a[11]
q_a[12] <= altsyncram_rj22:auto_generated.q_a[12]
q_a[13] <= altsyncram_rj22:auto_generated.q_a[13]
q_a[14] <= altsyncram_rj22:auto_generated.q_a[14]
q_a[15] <= altsyncram_rj22:auto_generated.q_a[15]
q_a[16] <= altsyncram_rj22:auto_generated.q_a[16]
q_a[17] <= altsyncram_rj22:auto_generated.q_a[17]
q_a[18] <= altsyncram_rj22:auto_generated.q_a[18]
q_a[19] <= altsyncram_rj22:auto_generated.q_a[19]
q_a[20] <= altsyncram_rj22:auto_generated.q_a[20]
q_a[21] <= altsyncram_rj22:auto_generated.q_a[21]
q_a[22] <= altsyncram_rj22:auto_generated.q_a[22]
q_a[23] <= altsyncram_rj22:auto_generated.q_a[23]
q_a[24] <= altsyncram_rj22:auto_generated.q_a[24]
q_a[25] <= altsyncram_rj22:auto_generated.q_a[25]
q_a[26] <= altsyncram_rj22:auto_generated.q_a[26]
q_a[27] <= altsyncram_rj22:auto_generated.q_a[27]
q_a[28] <= altsyncram_rj22:auto_generated.q_a[28]
q_a[29] <= altsyncram_rj22:auto_generated.q_a[29]
q_a[30] <= altsyncram_rj22:auto_generated.q_a[30]
q_a[31] <= altsyncram_rj22:auto_generated.q_a[31]
q_b[0] <= altsyncram_rj22:auto_generated.q_b[0]
q_b[1] <= altsyncram_rj22:auto_generated.q_b[1]
q_b[2] <= altsyncram_rj22:auto_generated.q_b[2]
q_b[3] <= altsyncram_rj22:auto_generated.q_b[3]
q_b[4] <= altsyncram_rj22:auto_generated.q_b[4]
q_b[5] <= altsyncram_rj22:auto_generated.q_b[5]
q_b[6] <= altsyncram_rj22:auto_generated.q_b[6]
q_b[7] <= altsyncram_rj22:auto_generated.q_b[7]
q_b[8] <= altsyncram_rj22:auto_generated.q_b[8]
q_b[9] <= altsyncram_rj22:auto_generated.q_b[9]
q_b[10] <= altsyncram_rj22:auto_generated.q_b[10]
q_b[11] <= altsyncram_rj22:auto_generated.q_b[11]
q_b[12] <= altsyncram_rj22:auto_generated.q_b[12]
q_b[13] <= altsyncram_rj22:auto_generated.q_b[13]
q_b[14] <= altsyncram_rj22:auto_generated.q_b[14]
q_b[15] <= altsyncram_rj22:auto_generated.q_b[15]
q_b[16] <= altsyncram_rj22:auto_generated.q_b[16]
q_b[17] <= altsyncram_rj22:auto_generated.q_b[17]
q_b[18] <= altsyncram_rj22:auto_generated.q_b[18]
q_b[19] <= altsyncram_rj22:auto_generated.q_b[19]
q_b[20] <= altsyncram_rj22:auto_generated.q_b[20]
q_b[21] <= altsyncram_rj22:auto_generated.q_b[21]
q_b[22] <= altsyncram_rj22:auto_generated.q_b[22]
q_b[23] <= altsyncram_rj22:auto_generated.q_b[23]
q_b[24] <= altsyncram_rj22:auto_generated.q_b[24]
q_b[25] <= altsyncram_rj22:auto_generated.q_b[25]
q_b[26] <= altsyncram_rj22:auto_generated.q_b[26]
q_b[27] <= altsyncram_rj22:auto_generated.q_b[27]
q_b[28] <= altsyncram_rj22:auto_generated.q_b[28]
q_b[29] <= altsyncram_rj22:auto_generated.q_b[29]
q_b[30] <= altsyncram_rj22:auto_generated.q_b[30]
q_b[31] <= altsyncram_rj22:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_rj22:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
D_valid => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.D_valid
E_st_data[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[0]
E_st_data[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[1]
E_st_data[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[2]
E_st_data[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[3]
E_st_data[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[4]
E_st_data[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[5]
E_st_data[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[6]
E_st_data[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[7]
E_st_data[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[8]
E_st_data[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[9]
E_st_data[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[10]
E_st_data[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[11]
E_st_data[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[12]
E_st_data[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[13]
E_st_data[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[14]
E_st_data[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[15]
E_st_data[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[16]
E_st_data[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[17]
E_st_data[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[18]
E_st_data[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[19]
E_st_data[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[20]
E_st_data[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[21]
E_st_data[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[22]
E_st_data[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[23]
E_st_data[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[24]
E_st_data[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[25]
E_st_data[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[26]
E_st_data[27] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[27]
E_st_data[28] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[28]
E_st_data[29] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[29]
E_st_data[30] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[30]
E_st_data[31] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.E_st_data[31]
E_valid => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.E_valid
F_pc[0] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[0]
F_pc[1] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[1]
F_pc[2] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[2]
F_pc[3] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[3]
F_pc[4] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[4]
F_pc[5] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[5]
F_pc[6] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[6]
F_pc[7] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[7]
F_pc[8] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[8]
F_pc[9] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[9]
F_pc[10] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[10]
F_pc[11] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[11]
F_pc[12] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[12]
address[0] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[0]
address[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[0]
address[1] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[1]
address[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[1]
address[2] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[2]
address[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[2]
address[3] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[3]
address[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[3]
address[4] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[4]
address[4] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[4]
address[5] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[5]
address[5] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[5]
address[6] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[6]
address[6] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[6]
address[7] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[7]
address[7] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[7]
address[8] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[8]
address[8] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[8]
address[8] => A_WE_StdLogicVector~31.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~30.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~29.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~28.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~27.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~26.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~25.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~24.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~23.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~22.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~21.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~20.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~19.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~18.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~17.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~16.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~15.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~14.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~13.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~12.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~11.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~10.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~9.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~8.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~7.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~6.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~5.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~4.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~3.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~2.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~1.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~0.OUTPUTSELECT
av_ld_data_aligned_filtered[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[0]
av_ld_data_aligned_filtered[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[1]
av_ld_data_aligned_filtered[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[2]
av_ld_data_aligned_filtered[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[3]
av_ld_data_aligned_filtered[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[4]
av_ld_data_aligned_filtered[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[5]
av_ld_data_aligned_filtered[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[6]
av_ld_data_aligned_filtered[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[7]
av_ld_data_aligned_filtered[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[8]
av_ld_data_aligned_filtered[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[9]
av_ld_data_aligned_filtered[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[10]
av_ld_data_aligned_filtered[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[11]
av_ld_data_aligned_filtered[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[12]
av_ld_data_aligned_filtered[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[13]
av_ld_data_aligned_filtered[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[14]
av_ld_data_aligned_filtered[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[15]
av_ld_data_aligned_filtered[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[16]
av_ld_data_aligned_filtered[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[17]
av_ld_data_aligned_filtered[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[18]
av_ld_data_aligned_filtered[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[19]
av_ld_data_aligned_filtered[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[20]
av_ld_data_aligned_filtered[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[21]
av_ld_data_aligned_filtered[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[22]
av_ld_data_aligned_filtered[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[23]
av_ld_data_aligned_filtered[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[24]
av_ld_data_aligned_filtered[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[25]
av_ld_data_aligned_filtered[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[26]
av_ld_data_aligned_filtered[27] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[27]
av_ld_data_aligned_filtered[28] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[28]
av_ld_data_aligned_filtered[29] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[29]
av_ld_data_aligned_filtered[30] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[30]
av_ld_data_aligned_filtered[31] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.av_ld_data_aligned_filtered[31]
begintransfer => cpu_nios2_ocimem:the_cpu_nios2_ocimem.begintransfer
byteenable[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[0]
byteenable[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[1]
byteenable[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[2]
byteenable[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[3]
chipselect => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.chipselect
chipselect => cpu_nios2_ocimem:the_cpu_nios2_ocimem.chipselect
clk => cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper.clk
clk => cpu_nios2_oci_im:the_cpu_nios2_oci_im.clk
clk => cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.clk
clk => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.clk
clk => cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace.clk
clk => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.clk
clk => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.clk
clk => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.clk
clk => cpu_nios2_oci_break:the_cpu_nios2_oci_break.clk
clk => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.clk
clk => cpu_nios2_ocimem:the_cpu_nios2_ocimem.clk
clk => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.clk
d_address[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[0]
d_address[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[1]
d_address[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[2]
d_address[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[3]
d_address[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[4]
d_address[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[5]
d_address[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[6]
d_address[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[7]
d_address[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[8]
d_address[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[9]
d_address[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[10]
d_address[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[11]
d_address[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[12]
d_address[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[13]
d_address[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_address[14]
d_read => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_read
d_waitrequest => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_waitrequest
d_write => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.d_write
debugaccess => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.debugaccess
debugaccess => cpu_nios2_ocimem:the_cpu_nios2_ocimem.debugaccess
hbreak_enabled => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.hbreak_enabled
reset => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.reset
reset_n => cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper.reset_n
reset_n => cpu_nios2_oci_im:the_cpu_nios2_oci_im.reset_n
reset_n => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.reset_n
reset_n => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.reset_n
reset_n => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.reset_n
reset_n => cpu_nios2_oci_break:the_cpu_nios2_oci_break.reset_n
reset_n => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.reset_n
test_ending => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.test_ending
test_has_ended => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.test_has_ended
write => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.write
write => cpu_nios2_ocimem:the_cpu_nios2_ocimem.write
writedata[0] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[0]
writedata[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[0]
writedata[1] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[1]
writedata[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[1]
writedata[2] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[2]
writedata[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[2]
writedata[3] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[3]
writedata[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[3]
writedata[4] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[4]
writedata[4] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[4]
writedata[5] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[5]
writedata[5] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[5]
writedata[6] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[6]
writedata[6] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[6]
writedata[7] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[7]
writedata[7] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[7]
writedata[8] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[8]
writedata[8] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[8]
writedata[9] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[9]
writedata[9] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[9]
writedata[10] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[10]
writedata[10] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[10]
writedata[11] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[11]
writedata[11] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[11]
writedata[12] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[12]
writedata[12] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[12]
writedata[13] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[13]
writedata[13] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[13]
writedata[14] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[14]
writedata[14] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[14]
writedata[15] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[15]
writedata[15] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[15]
writedata[16] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[16]
writedata[16] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[16]
writedata[17] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[17]
writedata[17] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[17]
writedata[18] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[18]
writedata[18] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[18]
writedata[19] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[19]
writedata[19] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[19]
writedata[20] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[20]
writedata[20] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[20]
writedata[21] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[21]
writedata[21] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[21]
writedata[22] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[22]
writedata[22] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[22]
writedata[23] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[23]
writedata[23] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[23]
writedata[24] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[24]
writedata[24] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[24]
writedata[25] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[25]
writedata[25] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[25]
writedata[26] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[26]
writedata[26] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[26]
writedata[27] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[27]
writedata[27] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[27]
writedata[28] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[28]
writedata[28] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[28]
writedata[29] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[29]
writedata[29] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[29]
writedata[30] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[30]
writedata[30] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[30]
writedata[31] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[31]
writedata[31] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[31]
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.debugack
oci_hbreak_req <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[0]
oci_ienable[1] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[1]
oci_ienable[2] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[2]
oci_ienable[3] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[3]
oci_ienable[4] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[4]
oci_ienable[5] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[5]
oci_ienable[6] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[6]
oci_ienable[7] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[7]
oci_ienable[8] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[8]
oci_ienable[9] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[9]
oci_ienable[10] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[10]
oci_ienable[11] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[11]
oci_ienable[12] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[12]
oci_ienable[13] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[13]
oci_ienable[14] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[14]
oci_ienable[15] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[15]
oci_ienable[16] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[16]
oci_ienable[17] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[17]
oci_ienable[18] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[18]
oci_ienable[19] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[19]
oci_ienable[20] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[20]
oci_ienable[21] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[21]
oci_ienable[22] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[22]
oci_ienable[23] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[23]
oci_ienable[24] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[24]
oci_ienable[25] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[25]
oci_ienable[26] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[26]
oci_ienable[27] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[27]
oci_ienable[28] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[28]
oci_ienable[29] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[29]
oci_ienable[30] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[30]
oci_ienable[31] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[31]
oci_single_step_mode <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= A_WE_StdLogicVector~31.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= A_WE_StdLogicVector~30.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= A_WE_StdLogicVector~29.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= A_WE_StdLogicVector~28.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= A_WE_StdLogicVector~27.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= A_WE_StdLogicVector~26.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= A_WE_StdLogicVector~25.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= A_WE_StdLogicVector~24.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= A_WE_StdLogicVector~23.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= A_WE_StdLogicVector~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= A_WE_StdLogicVector~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= A_WE_StdLogicVector~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= A_WE_StdLogicVector~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= A_WE_StdLogicVector~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= A_WE_StdLogicVector~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.resetrequest


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
clk => probepresent.CLK
clk => resetrequest~reg0.CLK
clk => jtag_break.CLK
clk => internal_resetlatch.CLK
clk => monitor_ready~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_go~reg0.CLK
dbrk_break => oci_hbreak_req~0.IN1
debugreq => oci_hbreak_req~2.IN0
debugreq => process_0~0.IN0
hbreak_enabled => process_0~0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => A_WE_StdLogicVector~2.OUTPUTSELECT
jdo[19] => A_WE_StdLogicVector~3.OUTPUTSELECT
jdo[20] => A_WE_StdLogicVector~0.OUTPUTSELECT
jdo[21] => A_WE_StdLogicVector~1.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => process_1~3.IN0
jdo[24] => A_WE_StdLogicVector~4.OUTPUTSELECT
jdo[25] => process_1~1.IN1
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_go~reg0.ACLR
jrst_n => internal_resetlatch.ENA
ocireg_ers => process_1~2.IN1
ocireg_mrs => process_1~0.IN0
reset => internal_resetlatch~0.OUTPUTSELECT
reset => jtag_break~1.OUTPUTSELECT
st_ready_test_idle => monitor_go~0.OUTPUTSELECT
take_action_ocimem_a => process_1~3.IN1
take_action_ocimem_a => process_1~1.IN0
take_action_ocimem_a => internal_resetlatch~1.OUTPUTSELECT
take_action_ocimem_a => jtag_break~2.OUTPUTSELECT
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => process_1~2.IN0
take_action_ocireg => process_1~0.IN1
xbrk_break => oci_hbreak_req~1.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req~2.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
address[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[0]
address[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[1]
address[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[2]
address[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[3]
address[4] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[4]
address[5] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[5]
address[6] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[6]
address[7] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[7]
address[8] => module_input9.IN1
begintransfer => avalon.IN1
byteenable[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[0]
byteenable[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[1]
byteenable[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[2]
byteenable[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[3]
chipselect => module_input9~0.IN0
clk => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.clock1
clk => MonWr.CLK
clk => MonRd.CLK
clk => MonRd1.CLK
clk => MonAReg[10].CLK
clk => MonAReg[9].CLK
clk => MonAReg[8].CLK
clk => MonAReg[7].CLK
clk => MonAReg[6].CLK
clk => MonAReg[5].CLK
clk => MonAReg[4].CLK
clk => MonAReg[3].CLK
clk => MonAReg[2].CLK
clk => internal_MonDReg[31].CLK
clk => internal_MonDReg[30].CLK
clk => internal_MonDReg[29].CLK
clk => internal_MonDReg[28].CLK
clk => internal_MonDReg[27].CLK
clk => internal_MonDReg[26].CLK
clk => internal_MonDReg[25].CLK
clk => internal_MonDReg[24].CLK
clk => internal_MonDReg[23].CLK
clk => internal_MonDReg[22].CLK
clk => internal_MonDReg[21].CLK
clk => internal_MonDReg[20].CLK
clk => internal_MonDReg[19].CLK
clk => internal_MonDReg[18].CLK
clk => internal_MonDReg[17].CLK
clk => internal_MonDReg[16].CLK
clk => internal_MonDReg[15].CLK
clk => internal_MonDReg[14].CLK
clk => internal_MonDReg[13].CLK
clk => internal_MonDReg[12].CLK
clk => internal_MonDReg[11].CLK
clk => internal_MonDReg[10].CLK
clk => internal_MonDReg[9].CLK
clk => internal_MonDReg[8].CLK
clk => internal_MonDReg[7].CLK
clk => internal_MonDReg[6].CLK
clk => internal_MonDReg[5].CLK
clk => internal_MonDReg[4].CLK
clk => internal_MonDReg[3].CLK
clk => internal_MonDReg[2].CLK
clk => internal_MonDReg[1].CLK
clk => internal_MonDReg[0].CLK
clk => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.clock0
debugaccess => module_input9~1.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => internal_MonDReg~63.DATAB
jdo[4] => internal_MonDReg~62.DATAB
jdo[5] => internal_MonDReg~61.DATAB
jdo[6] => internal_MonDReg~60.DATAB
jdo[7] => internal_MonDReg~59.DATAB
jdo[8] => internal_MonDReg~58.DATAB
jdo[9] => internal_MonDReg~57.DATAB
jdo[10] => internal_MonDReg~56.DATAB
jdo[11] => internal_MonDReg~55.DATAB
jdo[12] => internal_MonDReg~54.DATAB
jdo[13] => internal_MonDReg~53.DATAB
jdo[14] => internal_MonDReg~52.DATAB
jdo[15] => internal_MonDReg~51.DATAB
jdo[16] => internal_MonDReg~50.DATAB
jdo[17] => internal_MonDReg~49.DATAB
jdo[17] => MonAReg~9.DATAB
jdo[18] => internal_MonDReg~48.DATAB
jdo[19] => internal_MonDReg~47.DATAB
jdo[20] => internal_MonDReg~46.DATAB
jdo[21] => internal_MonDReg~45.DATAB
jdo[22] => internal_MonDReg~44.DATAB
jdo[23] => internal_MonDReg~43.DATAB
jdo[24] => internal_MonDReg~42.DATAB
jdo[25] => internal_MonDReg~41.DATAB
jdo[26] => internal_MonDReg~40.DATAB
jdo[26] => MonAReg~17.DATAB
jdo[27] => internal_MonDReg~39.DATAB
jdo[27] => MonAReg~16.DATAB
jdo[28] => internal_MonDReg~38.DATAB
jdo[28] => MonAReg~15.DATAB
jdo[29] => internal_MonDReg~37.DATAB
jdo[29] => MonAReg~14.DATAB
jdo[30] => internal_MonDReg~36.DATAB
jdo[30] => MonAReg~13.DATAB
jdo[31] => internal_MonDReg~35.DATAB
jdo[31] => MonAReg~12.DATAB
jdo[32] => internal_MonDReg~34.DATAB
jdo[32] => MonAReg~11.DATAB
jdo[33] => internal_MonDReg~33.DATAB
jdo[33] => MonAReg~10.DATAB
jdo[34] => internal_MonDReg~32.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonWr.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => internal_MonDReg[31].ACLR
jrst_n => internal_MonDReg[30].ACLR
jrst_n => internal_MonDReg[29].ACLR
jrst_n => internal_MonDReg[28].ACLR
jrst_n => internal_MonDReg[27].ACLR
jrst_n => internal_MonDReg[26].ACLR
jrst_n => internal_MonDReg[25].ACLR
jrst_n => internal_MonDReg[24].ACLR
jrst_n => internal_MonDReg[23].ACLR
jrst_n => internal_MonDReg[22].ACLR
jrst_n => internal_MonDReg[21].ACLR
jrst_n => internal_MonDReg[20].ACLR
jrst_n => internal_MonDReg[19].ACLR
jrst_n => internal_MonDReg[18].ACLR
jrst_n => internal_MonDReg[17].ACLR
jrst_n => internal_MonDReg[16].ACLR
jrst_n => internal_MonDReg[15].ACLR
jrst_n => internal_MonDReg[14].ACLR
jrst_n => internal_MonDReg[13].ACLR
jrst_n => internal_MonDReg[12].ACLR
jrst_n => internal_MonDReg[11].ACLR
jrst_n => internal_MonDReg[10].ACLR
jrst_n => internal_MonDReg[9].ACLR
jrst_n => internal_MonDReg[8].ACLR
jrst_n => internal_MonDReg[7].ACLR
jrst_n => internal_MonDReg[6].ACLR
jrst_n => internal_MonDReg[5].ACLR
jrst_n => internal_MonDReg[4].ACLR
jrst_n => internal_MonDReg[3].ACLR
jrst_n => internal_MonDReg[2].ACLR
jrst_n => internal_MonDReg[1].ACLR
jrst_n => internal_MonDReg[0].ACLR
resetrequest => avalon.IN0
take_action_ocimem_a => MonWr~2.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~95.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~94.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~93.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~92.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~91.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~90.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~89.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~88.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~87.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~86.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~85.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~84.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~83.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~82.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~81.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~80.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~79.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~78.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~77.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~76.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~75.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~74.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~73.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~72.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~71.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~70.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~69.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~68.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~67.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~66.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~65.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~64.OUTPUTSELECT
take_action_ocimem_a => MonRd~2.OUTPUTSELECT
take_action_ocimem_a => MonAReg~17.OUTPUTSELECT
take_action_ocimem_a => MonAReg~16.OUTPUTSELECT
take_action_ocimem_a => MonAReg~15.OUTPUTSELECT
take_action_ocimem_a => MonAReg~14.OUTPUTSELECT
take_action_ocimem_a => MonAReg~13.OUTPUTSELECT
take_action_ocimem_a => MonAReg~12.OUTPUTSELECT
take_action_ocimem_a => MonAReg~11.OUTPUTSELECT
take_action_ocimem_a => MonAReg~10.OUTPUTSELECT
take_action_ocimem_a => MonAReg~9.OUTPUTSELECT
take_action_ocimem_b => MonWr~1.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~63.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~62.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~61.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~60.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~59.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~58.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~57.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~56.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~55.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~54.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~53.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~52.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~51.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~50.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~49.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~48.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~47.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~46.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~45.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~44.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~43.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~42.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~41.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~40.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~39.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~38.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~37.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~36.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~35.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~34.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~33.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~32.OUTPUTSELECT
take_action_ocimem_b => MonRd~1.OUTPUTSELECT
take_action_ocimem_b => MonAReg~8.OUTPUTSELECT
take_action_ocimem_b => MonAReg~7.OUTPUTSELECT
take_action_ocimem_b => MonAReg~6.OUTPUTSELECT
take_action_ocimem_b => MonAReg~5.OUTPUTSELECT
take_action_ocimem_b => MonAReg~4.OUTPUTSELECT
take_action_ocimem_b => MonAReg~3.OUTPUTSELECT
take_action_ocimem_b => MonAReg~2.OUTPUTSELECT
take_action_ocimem_b => MonAReg~1.OUTPUTSELECT
take_action_ocimem_b => MonAReg~0.OUTPUTSELECT
take_no_action_ocimem_a => MonRd~3.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~26.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~25.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~24.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~23.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~22.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~21.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~20.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~19.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~18.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.ENA
take_no_action_ocimem_a => internal_MonDReg[31].ENA
take_no_action_ocimem_a => internal_MonDReg[30].ENA
take_no_action_ocimem_a => internal_MonDReg[29].ENA
take_no_action_ocimem_a => internal_MonDReg[28].ENA
take_no_action_ocimem_a => internal_MonDReg[27].ENA
take_no_action_ocimem_a => internal_MonDReg[26].ENA
take_no_action_ocimem_a => internal_MonDReg[25].ENA
take_no_action_ocimem_a => internal_MonDReg[24].ENA
take_no_action_ocimem_a => internal_MonDReg[23].ENA
take_no_action_ocimem_a => internal_MonDReg[22].ENA
take_no_action_ocimem_a => internal_MonDReg[21].ENA
take_no_action_ocimem_a => internal_MonDReg[20].ENA
take_no_action_ocimem_a => internal_MonDReg[19].ENA
take_no_action_ocimem_a => internal_MonDReg[18].ENA
take_no_action_ocimem_a => internal_MonDReg[17].ENA
take_no_action_ocimem_a => internal_MonDReg[16].ENA
take_no_action_ocimem_a => internal_MonDReg[15].ENA
take_no_action_ocimem_a => internal_MonDReg[14].ENA
take_no_action_ocimem_a => internal_MonDReg[13].ENA
take_no_action_ocimem_a => internal_MonDReg[12].ENA
take_no_action_ocimem_a => internal_MonDReg[11].ENA
take_no_action_ocimem_a => internal_MonDReg[10].ENA
take_no_action_ocimem_a => internal_MonDReg[9].ENA
take_no_action_ocimem_a => internal_MonDReg[8].ENA
take_no_action_ocimem_a => internal_MonDReg[7].ENA
take_no_action_ocimem_a => internal_MonDReg[6].ENA
take_no_action_ocimem_a => internal_MonDReg[5].ENA
take_no_action_ocimem_a => internal_MonDReg[4].ENA
take_no_action_ocimem_a => internal_MonDReg[3].ENA
take_no_action_ocimem_a => internal_MonDReg[2].ENA
take_no_action_ocimem_a => internal_MonDReg[1].ENA
take_no_action_ocimem_a => internal_MonDReg[0].ENA
write => module_input9~0.IN1
writedata[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[0]
writedata[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[1]
writedata[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[2]
writedata[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[3]
writedata[4] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[4]
writedata[5] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[5]
writedata[6] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[6]
writedata[7] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[7]
writedata[8] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[8]
writedata[9] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[9]
writedata[10] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[10]
writedata[11] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[11]
writedata[12] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[12]
writedata[13] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[13]
writedata[14] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[14]
writedata[15] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[15]
writedata[16] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[16]
writedata[17] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[17]
writedata[18] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[18]
writedata[19] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[19]
writedata[20] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[20]
writedata[21] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[21]
writedata[22] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[22]
writedata[23] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[23]
writedata[24] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[24]
writedata[25] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[25]
writedata[26] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[26]
writedata[27] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[27]
writedata[28] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[28]
writedata[29] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[29]
writedata[30] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[30]
writedata[31] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[31]
MonDReg[0] <= MonDReg~31.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg~30.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg~29.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg~28.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg~27.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg~26.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg~25.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg~24.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg~23.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg~22.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg~21.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg~20.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg~19.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg~18.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg~17.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg~16.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg~15.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg~14.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg~13.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg~12.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg~11.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg~10.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg~9.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg~8.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg~7.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg~6.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg~5.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg~4.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg~3.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg~2.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg~1.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg~0.DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[0]
oci_ram_readdata[1] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[1]
oci_ram_readdata[2] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[2]
oci_ram_readdata[3] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[3]
oci_ram_readdata[4] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[4]
oci_ram_readdata[5] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[5]
oci_ram_readdata[6] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[6]
oci_ram_readdata[7] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[7]
oci_ram_readdata[8] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[8]
oci_ram_readdata[9] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[9]
oci_ram_readdata[10] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[10]
oci_ram_readdata[11] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[11]
oci_ram_readdata[12] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[12]
oci_ram_readdata[13] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[13]
oci_ram_readdata[14] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[14]
oci_ram_readdata[15] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[15]
oci_ram_readdata[16] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[16]
oci_ram_readdata[17] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[17]
oci_ram_readdata[18] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[18]
oci_ram_readdata[19] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[19]
oci_ram_readdata[20] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[20]
oci_ram_readdata[21] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[21]
oci_ram_readdata[22] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[22]
oci_ram_readdata[23] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[23]
oci_ram_readdata[24] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[24]
oci_ram_readdata[25] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[25]
oci_ram_readdata[26] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[26]
oci_ram_readdata[27] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[27]
oci_ram_readdata[28] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[28]
oci_ram_readdata[29] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[29]
oci_ram_readdata[30] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[30]
oci_ram_readdata[31] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[31]


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_a[7] => altsyncram:the_altsyncram.address_a[7]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
address_b[7] => altsyncram:the_altsyncram.address_b[7]
byteena_a[0] => altsyncram:the_altsyncram.byteena_a[0]
byteena_a[1] => altsyncram:the_altsyncram.byteena_a[1]
byteena_a[2] => altsyncram:the_altsyncram.byteena_a[2]
byteena_a[3] => altsyncram:the_altsyncram.byteena_a[3]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_6472:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_6472:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6472:auto_generated.data_a[0]
data_a[1] => altsyncram_6472:auto_generated.data_a[1]
data_a[2] => altsyncram_6472:auto_generated.data_a[2]
data_a[3] => altsyncram_6472:auto_generated.data_a[3]
data_a[4] => altsyncram_6472:auto_generated.data_a[4]
data_a[5] => altsyncram_6472:auto_generated.data_a[5]
data_a[6] => altsyncram_6472:auto_generated.data_a[6]
data_a[7] => altsyncram_6472:auto_generated.data_a[7]
data_a[8] => altsyncram_6472:auto_generated.data_a[8]
data_a[9] => altsyncram_6472:auto_generated.data_a[9]
data_a[10] => altsyncram_6472:auto_generated.data_a[10]
data_a[11] => altsyncram_6472:auto_generated.data_a[11]
data_a[12] => altsyncram_6472:auto_generated.data_a[12]
data_a[13] => altsyncram_6472:auto_generated.data_a[13]
data_a[14] => altsyncram_6472:auto_generated.data_a[14]
data_a[15] => altsyncram_6472:auto_generated.data_a[15]
data_a[16] => altsyncram_6472:auto_generated.data_a[16]
data_a[17] => altsyncram_6472:auto_generated.data_a[17]
data_a[18] => altsyncram_6472:auto_generated.data_a[18]
data_a[19] => altsyncram_6472:auto_generated.data_a[19]
data_a[20] => altsyncram_6472:auto_generated.data_a[20]
data_a[21] => altsyncram_6472:auto_generated.data_a[21]
data_a[22] => altsyncram_6472:auto_generated.data_a[22]
data_a[23] => altsyncram_6472:auto_generated.data_a[23]
data_a[24] => altsyncram_6472:auto_generated.data_a[24]
data_a[25] => altsyncram_6472:auto_generated.data_a[25]
data_a[26] => altsyncram_6472:auto_generated.data_a[26]
data_a[27] => altsyncram_6472:auto_generated.data_a[27]
data_a[28] => altsyncram_6472:auto_generated.data_a[28]
data_a[29] => altsyncram_6472:auto_generated.data_a[29]
data_a[30] => altsyncram_6472:auto_generated.data_a[30]
data_a[31] => altsyncram_6472:auto_generated.data_a[31]
data_b[0] => altsyncram_6472:auto_generated.data_b[0]
data_b[1] => altsyncram_6472:auto_generated.data_b[1]
data_b[2] => altsyncram_6472:auto_generated.data_b[2]
data_b[3] => altsyncram_6472:auto_generated.data_b[3]
data_b[4] => altsyncram_6472:auto_generated.data_b[4]
data_b[5] => altsyncram_6472:auto_generated.data_b[5]
data_b[6] => altsyncram_6472:auto_generated.data_b[6]
data_b[7] => altsyncram_6472:auto_generated.data_b[7]
data_b[8] => altsyncram_6472:auto_generated.data_b[8]
data_b[9] => altsyncram_6472:auto_generated.data_b[9]
data_b[10] => altsyncram_6472:auto_generated.data_b[10]
data_b[11] => altsyncram_6472:auto_generated.data_b[11]
data_b[12] => altsyncram_6472:auto_generated.data_b[12]
data_b[13] => altsyncram_6472:auto_generated.data_b[13]
data_b[14] => altsyncram_6472:auto_generated.data_b[14]
data_b[15] => altsyncram_6472:auto_generated.data_b[15]
data_b[16] => altsyncram_6472:auto_generated.data_b[16]
data_b[17] => altsyncram_6472:auto_generated.data_b[17]
data_b[18] => altsyncram_6472:auto_generated.data_b[18]
data_b[19] => altsyncram_6472:auto_generated.data_b[19]
data_b[20] => altsyncram_6472:auto_generated.data_b[20]
data_b[21] => altsyncram_6472:auto_generated.data_b[21]
data_b[22] => altsyncram_6472:auto_generated.data_b[22]
data_b[23] => altsyncram_6472:auto_generated.data_b[23]
data_b[24] => altsyncram_6472:auto_generated.data_b[24]
data_b[25] => altsyncram_6472:auto_generated.data_b[25]
data_b[26] => altsyncram_6472:auto_generated.data_b[26]
data_b[27] => altsyncram_6472:auto_generated.data_b[27]
data_b[28] => altsyncram_6472:auto_generated.data_b[28]
data_b[29] => altsyncram_6472:auto_generated.data_b[29]
data_b[30] => altsyncram_6472:auto_generated.data_b[30]
data_b[31] => altsyncram_6472:auto_generated.data_b[31]
address_a[0] => altsyncram_6472:auto_generated.address_a[0]
address_a[1] => altsyncram_6472:auto_generated.address_a[1]
address_a[2] => altsyncram_6472:auto_generated.address_a[2]
address_a[3] => altsyncram_6472:auto_generated.address_a[3]
address_a[4] => altsyncram_6472:auto_generated.address_a[4]
address_a[5] => altsyncram_6472:auto_generated.address_a[5]
address_a[6] => altsyncram_6472:auto_generated.address_a[6]
address_a[7] => altsyncram_6472:auto_generated.address_a[7]
address_b[0] => altsyncram_6472:auto_generated.address_b[0]
address_b[1] => altsyncram_6472:auto_generated.address_b[1]
address_b[2] => altsyncram_6472:auto_generated.address_b[2]
address_b[3] => altsyncram_6472:auto_generated.address_b[3]
address_b[4] => altsyncram_6472:auto_generated.address_b[4]
address_b[5] => altsyncram_6472:auto_generated.address_b[5]
address_b[6] => altsyncram_6472:auto_generated.address_b[6]
address_b[7] => altsyncram_6472:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6472:auto_generated.clock0
clock1 => altsyncram_6472:auto_generated.clock1
clocken0 => altsyncram_6472:auto_generated.clocken0
clocken1 => altsyncram_6472:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_6472:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_6472:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_6472:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_6472:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6472:auto_generated.q_a[0]
q_a[1] <= altsyncram_6472:auto_generated.q_a[1]
q_a[2] <= altsyncram_6472:auto_generated.q_a[2]
q_a[3] <= altsyncram_6472:auto_generated.q_a[3]
q_a[4] <= altsyncram_6472:auto_generated.q_a[4]
q_a[5] <= altsyncram_6472:auto_generated.q_a[5]
q_a[6] <= altsyncram_6472:auto_generated.q_a[6]
q_a[7] <= altsyncram_6472:auto_generated.q_a[7]
q_a[8] <= altsyncram_6472:auto_generated.q_a[8]
q_a[9] <= altsyncram_6472:auto_generated.q_a[9]
q_a[10] <= altsyncram_6472:auto_generated.q_a[10]
q_a[11] <= altsyncram_6472:auto_generated.q_a[11]
q_a[12] <= altsyncram_6472:auto_generated.q_a[12]
q_a[13] <= altsyncram_6472:auto_generated.q_a[13]
q_a[14] <= altsyncram_6472:auto_generated.q_a[14]
q_a[15] <= altsyncram_6472:auto_generated.q_a[15]
q_a[16] <= altsyncram_6472:auto_generated.q_a[16]
q_a[17] <= altsyncram_6472:auto_generated.q_a[17]
q_a[18] <= altsyncram_6472:auto_generated.q_a[18]
q_a[19] <= altsyncram_6472:auto_generated.q_a[19]
q_a[20] <= altsyncram_6472:auto_generated.q_a[20]
q_a[21] <= altsyncram_6472:auto_generated.q_a[21]
q_a[22] <= altsyncram_6472:auto_generated.q_a[22]
q_a[23] <= altsyncram_6472:auto_generated.q_a[23]
q_a[24] <= altsyncram_6472:auto_generated.q_a[24]
q_a[25] <= altsyncram_6472:auto_generated.q_a[25]
q_a[26] <= altsyncram_6472:auto_generated.q_a[26]
q_a[27] <= altsyncram_6472:auto_generated.q_a[27]
q_a[28] <= altsyncram_6472:auto_generated.q_a[28]
q_a[29] <= altsyncram_6472:auto_generated.q_a[29]
q_a[30] <= altsyncram_6472:auto_generated.q_a[30]
q_a[31] <= altsyncram_6472:auto_generated.q_a[31]
q_b[0] <= altsyncram_6472:auto_generated.q_b[0]
q_b[1] <= altsyncram_6472:auto_generated.q_b[1]
q_b[2] <= altsyncram_6472:auto_generated.q_b[2]
q_b[3] <= altsyncram_6472:auto_generated.q_b[3]
q_b[4] <= altsyncram_6472:auto_generated.q_b[4]
q_b[5] <= altsyncram_6472:auto_generated.q_b[5]
q_b[6] <= altsyncram_6472:auto_generated.q_b[6]
q_b[7] <= altsyncram_6472:auto_generated.q_b[7]
q_b[8] <= altsyncram_6472:auto_generated.q_b[8]
q_b[9] <= altsyncram_6472:auto_generated.q_b[9]
q_b[10] <= altsyncram_6472:auto_generated.q_b[10]
q_b[11] <= altsyncram_6472:auto_generated.q_b[11]
q_b[12] <= altsyncram_6472:auto_generated.q_b[12]
q_b[13] <= altsyncram_6472:auto_generated.q_b[13]
q_b[14] <= altsyncram_6472:auto_generated.q_b[14]
q_b[15] <= altsyncram_6472:auto_generated.q_b[15]
q_b[16] <= altsyncram_6472:auto_generated.q_b[16]
q_b[17] <= altsyncram_6472:auto_generated.q_b[17]
q_b[18] <= altsyncram_6472:auto_generated.q_b[18]
q_b[19] <= altsyncram_6472:auto_generated.q_b[19]
q_b[20] <= altsyncram_6472:auto_generated.q_b[20]
q_b[21] <= altsyncram_6472:auto_generated.q_b[21]
q_b[22] <= altsyncram_6472:auto_generated.q_b[22]
q_b[23] <= altsyncram_6472:auto_generated.q_b[23]
q_b[24] <= altsyncram_6472:auto_generated.q_b[24]
q_b[25] <= altsyncram_6472:auto_generated.q_b[25]
q_b[26] <= altsyncram_6472:auto_generated.q_b[26]
q_b[27] <= altsyncram_6472:auto_generated.q_b[27]
q_b[28] <= altsyncram_6472:auto_generated.q_b[28]
q_b[29] <= altsyncram_6472:auto_generated.q_b[29]
q_b[30] <= altsyncram_6472:auto_generated.q_b[30]
q_b[31] <= altsyncram_6472:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
address[0] => Equal1.IN17
address[0] => Equal0.IN17
address[1] => Equal1.IN16
address[1] => Equal0.IN16
address[2] => Equal1.IN15
address[2] => Equal0.IN15
address[3] => Equal1.IN14
address[3] => Equal0.IN14
address[4] => Equal1.IN13
address[4] => Equal0.IN13
address[5] => Equal1.IN12
address[5] => Equal0.IN12
address[6] => Equal1.IN11
address[6] => Equal0.IN11
address[7] => Equal1.IN10
address[7] => Equal0.IN10
address[8] => Equal1.IN9
address[8] => Equal0.IN9
chipselect => write_strobe~0.IN0
clk => internal_oci_single_step_mode1.CLK
clk => internal_oci_ienable1[31].CLK
clk => internal_oci_ienable1[30].CLK
clk => internal_oci_ienable1[29].CLK
clk => internal_oci_ienable1[28].CLK
clk => internal_oci_ienable1[27].CLK
clk => internal_oci_ienable1[26].CLK
clk => internal_oci_ienable1[25].CLK
clk => internal_oci_ienable1[24].CLK
clk => internal_oci_ienable1[23].CLK
clk => internal_oci_ienable1[22].CLK
clk => internal_oci_ienable1[21].CLK
clk => internal_oci_ienable1[20].CLK
clk => internal_oci_ienable1[19].CLK
clk => internal_oci_ienable1[18].CLK
clk => internal_oci_ienable1[17].CLK
clk => internal_oci_ienable1[16].CLK
clk => internal_oci_ienable1[15].CLK
clk => internal_oci_ienable1[14].CLK
clk => internal_oci_ienable1[13].CLK
clk => internal_oci_ienable1[12].CLK
clk => internal_oci_ienable1[11].CLK
clk => internal_oci_ienable1[10].CLK
clk => internal_oci_ienable1[9].CLK
clk => internal_oci_ienable1[8].CLK
clk => internal_oci_ienable1[7].CLK
clk => internal_oci_ienable1[6].CLK
clk => internal_oci_ienable1[5].CLK
clk => internal_oci_ienable1[4].CLK
clk => internal_oci_ienable1[3].CLK
clk => internal_oci_ienable1[2].CLK
clk => internal_oci_ienable1[1].CLK
clk => internal_oci_ienable1[0].CLK
debugaccess => write_strobe.IN1
monitor_error => A_WE_StdLogicVector~63.DATAB
monitor_go => A_WE_StdLogicVector~61.DATAB
monitor_ready => A_WE_StdLogicVector~62.DATAB
reset_n => internal_oci_single_step_mode1.ACLR
reset_n => internal_oci_ienable1[31].PRESET
reset_n => internal_oci_ienable1[30].PRESET
reset_n => internal_oci_ienable1[29].PRESET
reset_n => internal_oci_ienable1[28].PRESET
reset_n => internal_oci_ienable1[27].PRESET
reset_n => internal_oci_ienable1[26].PRESET
reset_n => internal_oci_ienable1[25].PRESET
reset_n => internal_oci_ienable1[24].PRESET
reset_n => internal_oci_ienable1[23].PRESET
reset_n => internal_oci_ienable1[22].PRESET
reset_n => internal_oci_ienable1[21].PRESET
reset_n => internal_oci_ienable1[20].PRESET
reset_n => internal_oci_ienable1[19].PRESET
reset_n => internal_oci_ienable1[18].PRESET
reset_n => internal_oci_ienable1[17].PRESET
reset_n => internal_oci_ienable1[16].PRESET
reset_n => internal_oci_ienable1[15].PRESET
reset_n => internal_oci_ienable1[14].PRESET
reset_n => internal_oci_ienable1[13].PRESET
reset_n => internal_oci_ienable1[12].PRESET
reset_n => internal_oci_ienable1[11].PRESET
reset_n => internal_oci_ienable1[10].PRESET
reset_n => internal_oci_ienable1[9].PRESET
reset_n => internal_oci_ienable1[8].PRESET
reset_n => internal_oci_ienable1[7].PRESET
reset_n => internal_oci_ienable1[6].PRESET
reset_n => internal_oci_ienable1[5].PRESET
reset_n => internal_oci_ienable1[4].PRESET
reset_n => internal_oci_ienable1[3].PRESET
reset_n => internal_oci_ienable1[2].PRESET
reset_n => internal_oci_ienable1[1].PRESET
reset_n => internal_oci_ienable1[0].PRESET
write => write_strobe~0.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => internal_oci_ienable1[0].DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => internal_oci_single_step_mode1.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= internal_oci_ienable1[0].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= internal_oci_ienable1[1].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= internal_oci_ienable1[2].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= internal_oci_ienable1[3].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= internal_oci_ienable1[4].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= internal_oci_ienable1[5].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= internal_oci_ienable1[6].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= internal_oci_ienable1[7].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= internal_oci_ienable1[8].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= internal_oci_ienable1[9].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= internal_oci_ienable1[10].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= internal_oci_ienable1[11].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= internal_oci_ienable1[12].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= internal_oci_ienable1[13].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= internal_oci_ienable1[14].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= internal_oci_ienable1[15].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= internal_oci_ienable1[16].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= internal_oci_ienable1[17].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= internal_oci_ienable1[18].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= internal_oci_ienable1[19].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= internal_oci_ienable1[20].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= internal_oci_ienable1[21].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= internal_oci_ienable1[22].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= internal_oci_ienable1[23].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= internal_oci_ienable1[24].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= internal_oci_ienable1[25].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= internal_oci_ienable1[26].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= internal_oci_ienable1[27].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= internal_oci_ienable1[28].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= internal_oci_ienable1[29].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= internal_oci_ienable1[30].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= internal_oci_ienable1[31].DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= A_WE_StdLogicVector~63.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= A_WE_StdLogicVector~62.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= A_WE_StdLogicVector~61.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= A_WE_StdLogicVector~60.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= A_WE_StdLogicVector~59.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= A_WE_StdLogicVector~58.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= A_WE_StdLogicVector~57.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= A_WE_StdLogicVector~56.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= A_WE_StdLogicVector~55.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= A_WE_StdLogicVector~54.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= A_WE_StdLogicVector~53.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= A_WE_StdLogicVector~52.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= A_WE_StdLogicVector~51.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= A_WE_StdLogicVector~50.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= A_WE_StdLogicVector~49.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= A_WE_StdLogicVector~48.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= A_WE_StdLogicVector~47.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= A_WE_StdLogicVector~46.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= A_WE_StdLogicVector~45.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= A_WE_StdLogicVector~44.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= A_WE_StdLogicVector~43.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= A_WE_StdLogicVector~42.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= A_WE_StdLogicVector~41.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= A_WE_StdLogicVector~40.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= A_WE_StdLogicVector~39.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= A_WE_StdLogicVector~38.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= A_WE_StdLogicVector~37.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= A_WE_StdLogicVector~36.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= A_WE_StdLogicVector~35.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= A_WE_StdLogicVector~34.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= A_WE_StdLogicVector~33.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= A_WE_StdLogicVector~32.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= internal_oci_single_step_mode1.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= internal_take_action_ocireg~0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
clk => trigbrktype~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[0]~reg0.CLK
clk => trigger_state.CLK
dbrk_break => trigbrktype~0.OUTPUTSELECT
dbrk_goto0 => process_2~0.IN0
dbrk_goto1 => process_2~2.IN0
jdo[0] => break_readreg~127.DATAB
jdo[0] => break_readreg~63.DATAB
jdo[0] => break_readreg~31.DATAB
jdo[1] => break_readreg~126.DATAB
jdo[1] => break_readreg~62.DATAB
jdo[1] => break_readreg~30.DATAB
jdo[2] => break_readreg~125.DATAB
jdo[2] => break_readreg~61.DATAB
jdo[2] => break_readreg~29.DATAB
jdo[3] => break_readreg~124.DATAB
jdo[3] => break_readreg~60.DATAB
jdo[3] => break_readreg~28.DATAB
jdo[4] => break_readreg~123.DATAB
jdo[4] => break_readreg~59.DATAB
jdo[4] => break_readreg~27.DATAB
jdo[5] => break_readreg~122.DATAB
jdo[5] => break_readreg~58.DATAB
jdo[5] => break_readreg~26.DATAB
jdo[6] => break_readreg~121.DATAB
jdo[6] => break_readreg~57.DATAB
jdo[6] => break_readreg~25.DATAB
jdo[7] => break_readreg~120.DATAB
jdo[7] => break_readreg~56.DATAB
jdo[7] => break_readreg~24.DATAB
jdo[8] => break_readreg~119.DATAB
jdo[8] => break_readreg~55.DATAB
jdo[8] => break_readreg~23.DATAB
jdo[9] => break_readreg~118.DATAB
jdo[9] => break_readreg~54.DATAB
jdo[9] => break_readreg~22.DATAB
jdo[10] => break_readreg~117.DATAB
jdo[10] => break_readreg~53.DATAB
jdo[10] => break_readreg~21.DATAB
jdo[11] => break_readreg~116.DATAB
jdo[11] => break_readreg~52.DATAB
jdo[11] => break_readreg~20.DATAB
jdo[12] => break_readreg~115.DATAB
jdo[12] => break_readreg~51.DATAB
jdo[12] => break_readreg~19.DATAB
jdo[13] => break_readreg~114.DATAB
jdo[13] => break_readreg~50.DATAB
jdo[13] => break_readreg~18.DATAB
jdo[14] => break_readreg~113.DATAB
jdo[14] => break_readreg~49.DATAB
jdo[14] => break_readreg~17.DATAB
jdo[15] => break_readreg~112.DATAB
jdo[15] => break_readreg~48.DATAB
jdo[15] => break_readreg~16.DATAB
jdo[16] => break_readreg~111.DATAB
jdo[16] => break_readreg~47.DATAB
jdo[16] => break_readreg~15.DATAB
jdo[17] => break_readreg~110.DATAB
jdo[17] => break_readreg~46.DATAB
jdo[17] => break_readreg~14.DATAB
jdo[18] => break_readreg~109.DATAB
jdo[18] => break_readreg~45.DATAB
jdo[18] => break_readreg~13.DATAB
jdo[19] => break_readreg~108.DATAB
jdo[19] => break_readreg~44.DATAB
jdo[19] => break_readreg~12.DATAB
jdo[20] => break_readreg~107.DATAB
jdo[20] => break_readreg~43.DATAB
jdo[20] => break_readreg~11.DATAB
jdo[21] => break_readreg~106.DATAB
jdo[21] => break_readreg~42.DATAB
jdo[21] => break_readreg~10.DATAB
jdo[22] => break_readreg~105.DATAB
jdo[22] => break_readreg~41.DATAB
jdo[22] => break_readreg~9.DATAB
jdo[23] => break_readreg~104.DATAB
jdo[23] => break_readreg~40.DATAB
jdo[23] => break_readreg~8.DATAB
jdo[24] => break_readreg~103.DATAB
jdo[24] => break_readreg~39.DATAB
jdo[24] => break_readreg~7.DATAB
jdo[25] => break_readreg~102.DATAB
jdo[25] => break_readreg~38.DATAB
jdo[25] => break_readreg~6.DATAB
jdo[26] => break_readreg~101.DATAB
jdo[26] => break_readreg~37.DATAB
jdo[26] => break_readreg~5.DATAB
jdo[27] => break_readreg~100.DATAB
jdo[27] => break_readreg~36.DATAB
jdo[27] => break_readreg~4.DATAB
jdo[28] => break_readreg~99.DATAB
jdo[28] => break_readreg~35.DATAB
jdo[28] => break_readreg~3.DATAB
jdo[29] => break_readreg~98.DATAB
jdo[29] => break_readreg~34.DATAB
jdo[29] => break_readreg~2.DATAB
jdo[30] => break_readreg~97.DATAB
jdo[30] => break_readreg~33.DATAB
jdo[30] => break_readreg~1.DATAB
jdo[31] => break_readreg~96.DATAB
jdo[31] => break_readreg~32.DATAB
jdo[31] => break_readreg~0.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => trigbrktype~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[0]~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break~0.IN0
take_action_break_b => take_action_any_break~0.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg~95.OUTPUTSELECT
take_no_action_break_a => break_readreg~94.OUTPUTSELECT
take_no_action_break_a => break_readreg~93.OUTPUTSELECT
take_no_action_break_a => break_readreg~92.OUTPUTSELECT
take_no_action_break_a => break_readreg~91.OUTPUTSELECT
take_no_action_break_a => break_readreg~90.OUTPUTSELECT
take_no_action_break_a => break_readreg~89.OUTPUTSELECT
take_no_action_break_a => break_readreg~88.OUTPUTSELECT
take_no_action_break_a => break_readreg~87.OUTPUTSELECT
take_no_action_break_a => break_readreg~86.OUTPUTSELECT
take_no_action_break_a => break_readreg~85.OUTPUTSELECT
take_no_action_break_a => break_readreg~84.OUTPUTSELECT
take_no_action_break_a => break_readreg~83.OUTPUTSELECT
take_no_action_break_a => break_readreg~82.OUTPUTSELECT
take_no_action_break_a => break_readreg~81.OUTPUTSELECT
take_no_action_break_a => break_readreg~80.OUTPUTSELECT
take_no_action_break_a => break_readreg~79.OUTPUTSELECT
take_no_action_break_a => break_readreg~78.OUTPUTSELECT
take_no_action_break_a => break_readreg~77.OUTPUTSELECT
take_no_action_break_a => break_readreg~76.OUTPUTSELECT
take_no_action_break_a => break_readreg~75.OUTPUTSELECT
take_no_action_break_a => break_readreg~74.OUTPUTSELECT
take_no_action_break_a => break_readreg~73.OUTPUTSELECT
take_no_action_break_a => break_readreg~72.OUTPUTSELECT
take_no_action_break_a => break_readreg~71.OUTPUTSELECT
take_no_action_break_a => break_readreg~70.OUTPUTSELECT
take_no_action_break_a => break_readreg~69.OUTPUTSELECT
take_no_action_break_a => break_readreg~68.OUTPUTSELECT
take_no_action_break_a => break_readreg~67.OUTPUTSELECT
take_no_action_break_a => break_readreg~66.OUTPUTSELECT
take_no_action_break_a => break_readreg~65.OUTPUTSELECT
take_no_action_break_a => break_readreg~64.OUTPUTSELECT
take_no_action_break_b => break_readreg~63.OUTPUTSELECT
take_no_action_break_b => break_readreg~62.OUTPUTSELECT
take_no_action_break_b => break_readreg~61.OUTPUTSELECT
take_no_action_break_b => break_readreg~60.OUTPUTSELECT
take_no_action_break_b => break_readreg~59.OUTPUTSELECT
take_no_action_break_b => break_readreg~58.OUTPUTSELECT
take_no_action_break_b => break_readreg~57.OUTPUTSELECT
take_no_action_break_b => break_readreg~56.OUTPUTSELECT
take_no_action_break_b => break_readreg~55.OUTPUTSELECT
take_no_action_break_b => break_readreg~54.OUTPUTSELECT
take_no_action_break_b => break_readreg~53.OUTPUTSELECT
take_no_action_break_b => break_readreg~52.OUTPUTSELECT
take_no_action_break_b => break_readreg~51.OUTPUTSELECT
take_no_action_break_b => break_readreg~50.OUTPUTSELECT
take_no_action_break_b => break_readreg~49.OUTPUTSELECT
take_no_action_break_b => break_readreg~48.OUTPUTSELECT
take_no_action_break_b => break_readreg~47.OUTPUTSELECT
take_no_action_break_b => break_readreg~46.OUTPUTSELECT
take_no_action_break_b => break_readreg~45.OUTPUTSELECT
take_no_action_break_b => break_readreg~44.OUTPUTSELECT
take_no_action_break_b => break_readreg~43.OUTPUTSELECT
take_no_action_break_b => break_readreg~42.OUTPUTSELECT
take_no_action_break_b => break_readreg~41.OUTPUTSELECT
take_no_action_break_b => break_readreg~40.OUTPUTSELECT
take_no_action_break_b => break_readreg~39.OUTPUTSELECT
take_no_action_break_b => break_readreg~38.OUTPUTSELECT
take_no_action_break_b => break_readreg~37.OUTPUTSELECT
take_no_action_break_b => break_readreg~36.OUTPUTSELECT
take_no_action_break_b => break_readreg~35.OUTPUTSELECT
take_no_action_break_b => break_readreg~34.OUTPUTSELECT
take_no_action_break_b => break_readreg~33.OUTPUTSELECT
take_no_action_break_b => break_readreg~32.OUTPUTSELECT
take_no_action_break_c => break_readreg~31.OUTPUTSELECT
take_no_action_break_c => break_readreg~30.OUTPUTSELECT
take_no_action_break_c => break_readreg~29.OUTPUTSELECT
take_no_action_break_c => break_readreg~28.OUTPUTSELECT
take_no_action_break_c => break_readreg~27.OUTPUTSELECT
take_no_action_break_c => break_readreg~26.OUTPUTSELECT
take_no_action_break_c => break_readreg~25.OUTPUTSELECT
take_no_action_break_c => break_readreg~24.OUTPUTSELECT
take_no_action_break_c => break_readreg~23.OUTPUTSELECT
take_no_action_break_c => break_readreg~22.OUTPUTSELECT
take_no_action_break_c => break_readreg~21.OUTPUTSELECT
take_no_action_break_c => break_readreg~20.OUTPUTSELECT
take_no_action_break_c => break_readreg~19.OUTPUTSELECT
take_no_action_break_c => break_readreg~18.OUTPUTSELECT
take_no_action_break_c => break_readreg~17.OUTPUTSELECT
take_no_action_break_c => break_readreg~16.OUTPUTSELECT
take_no_action_break_c => break_readreg~15.OUTPUTSELECT
take_no_action_break_c => break_readreg~14.OUTPUTSELECT
take_no_action_break_c => break_readreg~13.OUTPUTSELECT
take_no_action_break_c => break_readreg~12.OUTPUTSELECT
take_no_action_break_c => break_readreg~11.OUTPUTSELECT
take_no_action_break_c => break_readreg~10.OUTPUTSELECT
take_no_action_break_c => break_readreg~9.OUTPUTSELECT
take_no_action_break_c => break_readreg~8.OUTPUTSELECT
take_no_action_break_c => break_readreg~7.OUTPUTSELECT
take_no_action_break_c => break_readreg~6.OUTPUTSELECT
take_no_action_break_c => break_readreg~5.OUTPUTSELECT
take_no_action_break_c => break_readreg~4.OUTPUTSELECT
take_no_action_break_c => break_readreg~3.OUTPUTSELECT
take_no_action_break_c => break_readreg~2.OUTPUTSELECT
take_no_action_break_c => break_readreg~1.OUTPUTSELECT
take_no_action_break_c => break_readreg~0.OUTPUTSELECT
xbrk_goto0 => process_2~0.IN1
xbrk_goto1 => process_2~2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
D_valid => ~NO_FANOUT~
E_valid => xbrk_break~reg0.ENA
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= <GND>
xbrk_goto1 <= <GND>
xbrk_traceoff <= <GND>
xbrk_traceon <= <GND>
xbrk_trigout <= <GND>


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
E_st_data[0] => cpu_d_writedata[0].DATAIN
E_st_data[1] => cpu_d_writedata[1].DATAIN
E_st_data[2] => cpu_d_writedata[2].DATAIN
E_st_data[3] => cpu_d_writedata[3].DATAIN
E_st_data[4] => cpu_d_writedata[4].DATAIN
E_st_data[5] => cpu_d_writedata[5].DATAIN
E_st_data[6] => cpu_d_writedata[6].DATAIN
E_st_data[7] => cpu_d_writedata[7].DATAIN
E_st_data[8] => cpu_d_writedata[8].DATAIN
E_st_data[9] => cpu_d_writedata[9].DATAIN
E_st_data[10] => cpu_d_writedata[10].DATAIN
E_st_data[11] => cpu_d_writedata[11].DATAIN
E_st_data[12] => cpu_d_writedata[12].DATAIN
E_st_data[13] => cpu_d_writedata[13].DATAIN
E_st_data[14] => cpu_d_writedata[14].DATAIN
E_st_data[15] => cpu_d_writedata[15].DATAIN
E_st_data[16] => cpu_d_writedata[16].DATAIN
E_st_data[17] => cpu_d_writedata[17].DATAIN
E_st_data[18] => cpu_d_writedata[18].DATAIN
E_st_data[19] => cpu_d_writedata[19].DATAIN
E_st_data[20] => cpu_d_writedata[20].DATAIN
E_st_data[21] => cpu_d_writedata[21].DATAIN
E_st_data[22] => cpu_d_writedata[22].DATAIN
E_st_data[23] => cpu_d_writedata[23].DATAIN
E_st_data[24] => cpu_d_writedata[24].DATAIN
E_st_data[25] => cpu_d_writedata[25].DATAIN
E_st_data[26] => cpu_d_writedata[26].DATAIN
E_st_data[27] => cpu_d_writedata[27].DATAIN
E_st_data[28] => cpu_d_writedata[28].DATAIN
E_st_data[29] => cpu_d_writedata[29].DATAIN
E_st_data[30] => cpu_d_writedata[30].DATAIN
E_st_data[31] => cpu_d_writedata[31].DATAIN
av_ld_data_aligned_filtered[0] => cpu_d_readdata[0].DATAIN
av_ld_data_aligned_filtered[1] => cpu_d_readdata[1].DATAIN
av_ld_data_aligned_filtered[2] => cpu_d_readdata[2].DATAIN
av_ld_data_aligned_filtered[3] => cpu_d_readdata[3].DATAIN
av_ld_data_aligned_filtered[4] => cpu_d_readdata[4].DATAIN
av_ld_data_aligned_filtered[5] => cpu_d_readdata[5].DATAIN
av_ld_data_aligned_filtered[6] => cpu_d_readdata[6].DATAIN
av_ld_data_aligned_filtered[7] => cpu_d_readdata[7].DATAIN
av_ld_data_aligned_filtered[8] => cpu_d_readdata[8].DATAIN
av_ld_data_aligned_filtered[9] => cpu_d_readdata[9].DATAIN
av_ld_data_aligned_filtered[10] => cpu_d_readdata[10].DATAIN
av_ld_data_aligned_filtered[11] => cpu_d_readdata[11].DATAIN
av_ld_data_aligned_filtered[12] => cpu_d_readdata[12].DATAIN
av_ld_data_aligned_filtered[13] => cpu_d_readdata[13].DATAIN
av_ld_data_aligned_filtered[14] => cpu_d_readdata[14].DATAIN
av_ld_data_aligned_filtered[15] => cpu_d_readdata[15].DATAIN
av_ld_data_aligned_filtered[16] => cpu_d_readdata[16].DATAIN
av_ld_data_aligned_filtered[17] => cpu_d_readdata[17].DATAIN
av_ld_data_aligned_filtered[18] => cpu_d_readdata[18].DATAIN
av_ld_data_aligned_filtered[19] => cpu_d_readdata[19].DATAIN
av_ld_data_aligned_filtered[20] => cpu_d_readdata[20].DATAIN
av_ld_data_aligned_filtered[21] => cpu_d_readdata[21].DATAIN
av_ld_data_aligned_filtered[22] => cpu_d_readdata[22].DATAIN
av_ld_data_aligned_filtered[23] => cpu_d_readdata[23].DATAIN
av_ld_data_aligned_filtered[24] => cpu_d_readdata[24].DATAIN
av_ld_data_aligned_filtered[25] => cpu_d_readdata[25].DATAIN
av_ld_data_aligned_filtered[26] => cpu_d_readdata[26].DATAIN
av_ld_data_aligned_filtered[27] => cpu_d_readdata[27].DATAIN
av_ld_data_aligned_filtered[28] => cpu_d_readdata[28].DATAIN
av_ld_data_aligned_filtered[29] => cpu_d_readdata[29].DATAIN
av_ld_data_aligned_filtered[30] => cpu_d_readdata[30].DATAIN
av_ld_data_aligned_filtered[31] => cpu_d_readdata[31].DATAIN
clk => internal_dbrk_break.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_goto1~reg0.CLK
d_address[0] => cpu_d_address[0].DATAIN
d_address[1] => cpu_d_address[1].DATAIN
d_address[2] => cpu_d_address[2].DATAIN
d_address[3] => cpu_d_address[3].DATAIN
d_address[4] => cpu_d_address[4].DATAIN
d_address[5] => cpu_d_address[5].DATAIN
d_address[6] => cpu_d_address[6].DATAIN
d_address[7] => cpu_d_address[7].DATAIN
d_address[8] => cpu_d_address[8].DATAIN
d_address[9] => cpu_d_address[9].DATAIN
d_address[10] => cpu_d_address[10].DATAIN
d_address[11] => cpu_d_address[11].DATAIN
d_address[12] => cpu_d_address[12].DATAIN
d_address[13] => cpu_d_address[13].DATAIN
d_address[14] => cpu_d_address[14].DATAIN
d_read => cpu_d_read.DATAIN
d_waitrequest => cpu_d_wait.DATAIN
d_write => cpu_d_write.DATAIN
debugack => A_WE_StdLogic~0.DATAB
reset_n => internal_dbrk_break.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_goto1~reg0.ACLR
cpu_d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= av_ld_data_aligned_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= av_ld_data_aligned_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= av_ld_data_aligned_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= av_ld_data_aligned_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= av_ld_data_aligned_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= av_ld_data_aligned_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= av_ld_data_aligned_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= av_ld_data_aligned_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= av_ld_data_aligned_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= av_ld_data_aligned_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= av_ld_data_aligned_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= av_ld_data_aligned_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= av_ld_data_aligned_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= av_ld_data_aligned_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= av_ld_data_aligned_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= av_ld_data_aligned_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= av_ld_data_aligned_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= av_ld_data_aligned_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= av_ld_data_aligned_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= av_ld_data_aligned_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= av_ld_data_aligned_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= av_ld_data_aligned_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= av_ld_data_aligned_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= av_ld_data_aligned_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= av_ld_data_aligned_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= av_ld_data_aligned_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= av_ld_data_aligned_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= av_ld_data_aligned_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= av_ld_data_aligned_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= av_ld_data_aligned_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= av_ld_data_aligned_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= av_ld_data_aligned_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= d_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= E_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= E_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= E_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= E_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= E_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= E_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= E_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= E_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= E_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= E_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= E_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= E_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= E_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= E_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= E_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= E_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= E_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= E_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= E_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= E_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= E_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= E_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= E_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= E_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= E_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= E_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= E_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= E_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= E_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= E_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= E_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= E_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= internal_dbrk_break.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
clk => itm[35]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => internal_dct_buffer[29].CLK
clk => internal_dct_buffer[28].CLK
clk => internal_dct_buffer[27].CLK
clk => internal_dct_buffer[26].CLK
clk => internal_dct_buffer[25].CLK
clk => internal_dct_buffer[24].CLK
clk => internal_dct_buffer[23].CLK
clk => internal_dct_buffer[22].CLK
clk => internal_dct_buffer[21].CLK
clk => internal_dct_buffer[20].CLK
clk => internal_dct_buffer[19].CLK
clk => internal_dct_buffer[18].CLK
clk => internal_dct_buffer[17].CLK
clk => internal_dct_buffer[16].CLK
clk => internal_dct_buffer[15].CLK
clk => internal_dct_buffer[14].CLK
clk => internal_dct_buffer[13].CLK
clk => internal_dct_buffer[12].CLK
clk => internal_dct_buffer[11].CLK
clk => internal_dct_buffer[10].CLK
clk => internal_dct_buffer[9].CLK
clk => internal_dct_buffer[8].CLK
clk => internal_dct_buffer[7].CLK
clk => internal_dct_buffer[6].CLK
clk => internal_dct_buffer[5].CLK
clk => internal_dct_buffer[4].CLK
clk => internal_dct_buffer[3].CLK
clk => internal_dct_buffer[2].CLK
clk => internal_dct_buffer[1].CLK
clk => internal_dct_buffer[0].CLK
clk => internal_dct_count[3].CLK
clk => internal_dct_count[2].CLK
clk => internal_dct_count[1].CLK
clk => internal_dct_count[0].CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => itm[35]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => internal_dct_buffer[29].ACLR
jrst_n => internal_dct_buffer[28].ACLR
jrst_n => internal_dct_buffer[27].ACLR
jrst_n => internal_dct_buffer[26].ACLR
jrst_n => internal_dct_buffer[25].ACLR
jrst_n => internal_dct_buffer[24].ACLR
jrst_n => internal_dct_buffer[23].ACLR
jrst_n => internal_dct_buffer[22].ACLR
jrst_n => internal_dct_buffer[21].ACLR
jrst_n => internal_dct_buffer[20].ACLR
jrst_n => internal_dct_buffer[19].ACLR
jrst_n => internal_dct_buffer[18].ACLR
jrst_n => internal_dct_buffer[17].ACLR
jrst_n => internal_dct_buffer[16].ACLR
jrst_n => internal_dct_buffer[15].ACLR
jrst_n => internal_dct_buffer[14].ACLR
jrst_n => internal_dct_buffer[13].ACLR
jrst_n => internal_dct_buffer[12].ACLR
jrst_n => internal_dct_buffer[11].ACLR
jrst_n => internal_dct_buffer[10].ACLR
jrst_n => internal_dct_buffer[9].ACLR
jrst_n => internal_dct_buffer[8].ACLR
jrst_n => internal_dct_buffer[7].ACLR
jrst_n => internal_dct_buffer[6].ACLR
jrst_n => internal_dct_buffer[5].ACLR
jrst_n => internal_dct_buffer[4].ACLR
jrst_n => internal_dct_buffer[3].ACLR
jrst_n => internal_dct_buffer[2].ACLR
jrst_n => internal_dct_buffer[1].ACLR
jrst_n => internal_dct_buffer[0].ACLR
jrst_n => internal_dct_count[3].ACLR
jrst_n => internal_dct_count[2].ACLR
jrst_n => internal_dct_count[1].ACLR
jrst_n => internal_dct_count[0].ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer~29.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer~28.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer~27.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer~26.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer~25.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer~24.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer~23.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer~22.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer~21.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer~20.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer~19.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer~18.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer~17.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer~16.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer~15.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer~14.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer~13.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer~12.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer~11.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer~10.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer~9.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer~8.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer~7.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer~6.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer~5.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer~4.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer~3.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer~2.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer~1.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer~0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count~3.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count~2.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count~1.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count~0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
clk => atm[35]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[0]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => atm[35]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[0]~reg0.ACLR
trc_ctrl[0] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[0]
trc_ctrl[1] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[1]
trc_ctrl[2] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[2]
trc_ctrl[3] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[3]
trc_ctrl[4] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[4]
trc_ctrl[5] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[5]
trc_ctrl[6] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[6]
trc_ctrl[7] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[7]
trc_ctrl[8] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[8]
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Mux0.IN10
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Mux1.IN5
ctrl[6] => Mux0.IN9
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Mux1.IN4
ctrl[7] => Mux0.IN8
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN3
atm[33] => WideOr1.IN2
atm[34] => WideOr1.IN1
atm[35] => WideOr1.IN0
clk => fifocount[4].CLK
clk => fifocount[3].CLK
clk => fifocount[2].CLK
clk => fifocount[1].CLK
clk => fifocount[0].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this~0.IN0
dbrk_traceon => trc_this~0.IN1
dct_buffer[0] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[0]
dct_buffer[1] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[1]
dct_buffer[2] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[2]
dct_buffer[3] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[3]
dct_buffer[4] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[4]
dct_buffer[5] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[5]
dct_buffer[6] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[6]
dct_buffer[7] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[7]
dct_buffer[8] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[8]
dct_buffer[9] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[9]
dct_buffer[10] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[10]
dct_buffer[11] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[11]
dct_buffer[12] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[12]
dct_buffer[13] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[13]
dct_buffer[14] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[14]
dct_buffer[15] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[15]
dct_buffer[16] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[16]
dct_buffer[17] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[17]
dct_buffer[18] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[18]
dct_buffer[19] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[19]
dct_buffer[20] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[20]
dct_buffer[21] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[21]
dct_buffer[22] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[22]
dct_buffer[23] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[23]
dct_buffer[24] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[24]
dct_buffer[25] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[25]
dct_buffer[26] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[26]
dct_buffer[27] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[27]
dct_buffer[28] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[28]
dct_buffer[29] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[29]
dct_count[0] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_count[0]
dct_count[1] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_count[1]
dct_count[2] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_count[2]
dct_count[3] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_count[3]
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN3
dtm[33] => WideOr2.IN2
dtm[34] => WideOr2.IN1
dtm[35] => WideOr2.IN0
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN3
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN2
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN1
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN0
itm[35] => tw[35].DATAIN
jrst_n => fifocount[4].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[0].ACLR
reset_n => ~NO_FANOUT~
test_ending => cpu_oci_test_bench:the_cpu_oci_test_bench.test_ending
test_has_ended => cpu_oci_test_bench:the_cpu_oci_test_bench.test_has_ended
trc_on => trc_this~1.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
atm_valid => Mux1.IN9
atm_valid => Mux0.IN9
dtm_valid => Mux1.IN10
dtm_valid => Mux0.IN10
itm_valid => Mux1.IN8
itm_valid => Mux0.IN8
compute_tm_count[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
free2 => process_0~1.IN1
free3 => process_0~0.IN1
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN63
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN62
fifowp_inc[0] <= fifowp_inc~2.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc~1.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc~9.OUTPUTSELECT
empty => fifocount_inc~8.OUTPUTSELECT
empty => fifocount_inc~7.OUTPUTSELECT
empty => fifocount_inc~6.OUTPUTSELECT
empty => fifocount_inc~5.OUTPUTSELECT
free2 => process_0~1.IN1
free3 => process_0~0.IN1
tm_count[0] => fifocount_inc~9.DATAB
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN63
tm_count[1] => fifocount_inc~8.DATAB
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN62
fifocount_inc[0] <= fifocount_inc~9.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc~8.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc~7.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc~6.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc~5.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
clk => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.clock1
clk => internal_trc_im_addr[6].CLK
clk => internal_trc_im_addr[5].CLK
clk => internal_trc_im_addr[4].CLK
clk => internal_trc_im_addr[3].CLK
clk => internal_trc_im_addr[2].CLK
clk => internal_trc_im_addr[1].CLK
clk => internal_trc_im_addr[0].CLK
clk => internal_trc_wrap.CLK
clk => trc_jtag_addr[16].CLK
clk => trc_jtag_addr[15].CLK
clk => trc_jtag_addr[14].CLK
clk => trc_jtag_addr[13].CLK
clk => trc_jtag_addr[12].CLK
clk => trc_jtag_addr[11].CLK
clk => trc_jtag_addr[10].CLK
clk => trc_jtag_addr[9].CLK
clk => trc_jtag_addr[8].CLK
clk => trc_jtag_addr[7].CLK
clk => trc_jtag_addr[6].CLK
clk => trc_jtag_addr[5].CLK
clk => trc_jtag_addr[4].CLK
clk => trc_jtag_addr[3].CLK
clk => trc_jtag_addr[2].CLK
clk => trc_jtag_addr[1].CLK
clk => trc_jtag_addr[0].CLK
clk => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.clock0
jdo[0] => ~NO_FANOUT~
jdo[1] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[0]
jdo[2] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[1]
jdo[3] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[2]
jdo[4] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[3]
jdo[5] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[4]
jdo[6] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[5]
jdo[7] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[6]
jdo[8] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[7]
jdo[9] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[8]
jdo[10] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[9]
jdo[11] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[10]
jdo[12] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[11]
jdo[13] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[12]
jdo[14] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[13]
jdo[15] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[14]
jdo[16] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[15]
jdo[17] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[16]
jdo[18] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[17]
jdo[19] => A_WE_StdLogicVector~16.DATAB
jdo[19] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[18]
jdo[20] => A_WE_StdLogicVector~15.DATAB
jdo[20] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[19]
jdo[21] => A_WE_StdLogicVector~14.DATAB
jdo[21] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[20]
jdo[22] => A_WE_StdLogicVector~13.DATAB
jdo[22] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[21]
jdo[23] => A_WE_StdLogicVector~12.DATAB
jdo[23] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[22]
jdo[24] => A_WE_StdLogicVector~11.DATAB
jdo[24] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[23]
jdo[25] => A_WE_StdLogicVector~10.DATAB
jdo[25] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[24]
jdo[26] => A_WE_StdLogicVector~9.DATAB
jdo[26] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[25]
jdo[27] => A_WE_StdLogicVector~8.DATAB
jdo[27] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[26]
jdo[28] => A_WE_StdLogicVector~7.DATAB
jdo[28] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[27]
jdo[29] => A_WE_StdLogicVector~6.DATAB
jdo[29] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[28]
jdo[30] => A_WE_StdLogicVector~5.DATAB
jdo[30] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[29]
jdo[31] => A_WE_StdLogicVector~4.DATAB
jdo[31] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[30]
jdo[32] => A_WE_StdLogicVector~3.DATAB
jdo[32] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[31]
jdo[33] => A_WE_StdLogicVector~2.DATAB
jdo[33] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[32]
jdo[34] => A_WE_StdLogicVector~1.DATAB
jdo[34] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[33]
jdo[35] => A_WE_StdLogicVector~0.DATAB
jdo[35] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[34]
jdo[36] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[35]
jdo[37] => ~NO_FANOUT~
jrst_n => internal_trc_im_addr[6].ACLR
jrst_n => internal_trc_im_addr[5].ACLR
jrst_n => internal_trc_im_addr[4].ACLR
jrst_n => internal_trc_im_addr[3].ACLR
jrst_n => internal_trc_im_addr[2].ACLR
jrst_n => internal_trc_im_addr[1].ACLR
jrst_n => internal_trc_im_addr[0].ACLR
jrst_n => internal_trc_wrap.ACLR
reset_n => trc_jtag_addr[16].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[0].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => A_WE_StdLogicVector~16.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~15.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~14.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~13.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~12.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~11.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~10.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~9.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~8.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~7.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~6.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~5.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~4.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~3.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~2.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~1.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~0.OUTPUTSELECT
take_action_tracemem_a => process_1~0.IN0
take_action_tracemem_b => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.wren_b
take_action_tracemem_b => process_1~1.IN1
take_no_action_tracemem_a => process_1~0.IN1
trc_ctrl[0] => module_input14.IN0
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff~0.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[0]
tw[1] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[1]
tw[2] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[2]
tw[3] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[3]
tw[4] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[4]
tw[5] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[5]
tw[6] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[6]
tw[7] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[7]
tw[8] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[8]
tw[9] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[9]
tw[10] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[10]
tw[11] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[11]
tw[12] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[12]
tw[13] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[13]
tw[14] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[14]
tw[15] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[15]
tw[16] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[16]
tw[17] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[17]
tw[18] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[18]
tw[19] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[19]
tw[20] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[20]
tw[21] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[21]
tw[22] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[22]
tw[23] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[23]
tw[24] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[24]
tw[25] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[25]
tw[26] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[26]
tw[27] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[27]
tw[28] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[28]
tw[29] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[29]
tw[30] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[30]
tw[31] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[31]
tw[32] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[32]
tw[32] => WideOr0.IN0
tw[33] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[33]
tw[33] => WideOr0.IN1
tw[34] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[34]
tw[34] => WideOr0.IN2
tw[35] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[35]
tw[35] => WideOr0.IN3
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= internal_trc_wrap.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr~6.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr~5.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr~4.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr~3.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr~2.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr~1.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr~0.DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff~0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_a[32] => altsyncram:the_altsyncram.data_a[32]
data_a[33] => altsyncram:the_altsyncram.data_a[33]
data_a[34] => altsyncram:the_altsyncram.data_a[34]
data_a[35] => altsyncram:the_altsyncram.data_a[35]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
data_b[32] => altsyncram:the_altsyncram.data_b[32]
data_b[33] => altsyncram:the_altsyncram.data_b[33]
data_b[34] => altsyncram:the_altsyncram.data_b[34]
data_b[35] => altsyncram:the_altsyncram.data_b[35]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_a[32] <= altsyncram:the_altsyncram.q_a[32]
q_a[33] <= altsyncram:the_altsyncram.q_a[33]
q_a[34] <= altsyncram:the_altsyncram.q_a[34]
q_a[35] <= altsyncram:the_altsyncram.q_a[35]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]
q_b[32] <= altsyncram:the_altsyncram.q_b[32]
q_b[33] <= altsyncram:the_altsyncram.q_b[33]
q_b[34] <= altsyncram:the_altsyncram.q_b[34]
q_b[35] <= altsyncram:the_altsyncram.q_b[35]


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_n802:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_n802:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_n802:auto_generated.data_a[0]
data_a[1] => altsyncram_n802:auto_generated.data_a[1]
data_a[2] => altsyncram_n802:auto_generated.data_a[2]
data_a[3] => altsyncram_n802:auto_generated.data_a[3]
data_a[4] => altsyncram_n802:auto_generated.data_a[4]
data_a[5] => altsyncram_n802:auto_generated.data_a[5]
data_a[6] => altsyncram_n802:auto_generated.data_a[6]
data_a[7] => altsyncram_n802:auto_generated.data_a[7]
data_a[8] => altsyncram_n802:auto_generated.data_a[8]
data_a[9] => altsyncram_n802:auto_generated.data_a[9]
data_a[10] => altsyncram_n802:auto_generated.data_a[10]
data_a[11] => altsyncram_n802:auto_generated.data_a[11]
data_a[12] => altsyncram_n802:auto_generated.data_a[12]
data_a[13] => altsyncram_n802:auto_generated.data_a[13]
data_a[14] => altsyncram_n802:auto_generated.data_a[14]
data_a[15] => altsyncram_n802:auto_generated.data_a[15]
data_a[16] => altsyncram_n802:auto_generated.data_a[16]
data_a[17] => altsyncram_n802:auto_generated.data_a[17]
data_a[18] => altsyncram_n802:auto_generated.data_a[18]
data_a[19] => altsyncram_n802:auto_generated.data_a[19]
data_a[20] => altsyncram_n802:auto_generated.data_a[20]
data_a[21] => altsyncram_n802:auto_generated.data_a[21]
data_a[22] => altsyncram_n802:auto_generated.data_a[22]
data_a[23] => altsyncram_n802:auto_generated.data_a[23]
data_a[24] => altsyncram_n802:auto_generated.data_a[24]
data_a[25] => altsyncram_n802:auto_generated.data_a[25]
data_a[26] => altsyncram_n802:auto_generated.data_a[26]
data_a[27] => altsyncram_n802:auto_generated.data_a[27]
data_a[28] => altsyncram_n802:auto_generated.data_a[28]
data_a[29] => altsyncram_n802:auto_generated.data_a[29]
data_a[30] => altsyncram_n802:auto_generated.data_a[30]
data_a[31] => altsyncram_n802:auto_generated.data_a[31]
data_a[32] => altsyncram_n802:auto_generated.data_a[32]
data_a[33] => altsyncram_n802:auto_generated.data_a[33]
data_a[34] => altsyncram_n802:auto_generated.data_a[34]
data_a[35] => altsyncram_n802:auto_generated.data_a[35]
data_b[0] => altsyncram_n802:auto_generated.data_b[0]
data_b[1] => altsyncram_n802:auto_generated.data_b[1]
data_b[2] => altsyncram_n802:auto_generated.data_b[2]
data_b[3] => altsyncram_n802:auto_generated.data_b[3]
data_b[4] => altsyncram_n802:auto_generated.data_b[4]
data_b[5] => altsyncram_n802:auto_generated.data_b[5]
data_b[6] => altsyncram_n802:auto_generated.data_b[6]
data_b[7] => altsyncram_n802:auto_generated.data_b[7]
data_b[8] => altsyncram_n802:auto_generated.data_b[8]
data_b[9] => altsyncram_n802:auto_generated.data_b[9]
data_b[10] => altsyncram_n802:auto_generated.data_b[10]
data_b[11] => altsyncram_n802:auto_generated.data_b[11]
data_b[12] => altsyncram_n802:auto_generated.data_b[12]
data_b[13] => altsyncram_n802:auto_generated.data_b[13]
data_b[14] => altsyncram_n802:auto_generated.data_b[14]
data_b[15] => altsyncram_n802:auto_generated.data_b[15]
data_b[16] => altsyncram_n802:auto_generated.data_b[16]
data_b[17] => altsyncram_n802:auto_generated.data_b[17]
data_b[18] => altsyncram_n802:auto_generated.data_b[18]
data_b[19] => altsyncram_n802:auto_generated.data_b[19]
data_b[20] => altsyncram_n802:auto_generated.data_b[20]
data_b[21] => altsyncram_n802:auto_generated.data_b[21]
data_b[22] => altsyncram_n802:auto_generated.data_b[22]
data_b[23] => altsyncram_n802:auto_generated.data_b[23]
data_b[24] => altsyncram_n802:auto_generated.data_b[24]
data_b[25] => altsyncram_n802:auto_generated.data_b[25]
data_b[26] => altsyncram_n802:auto_generated.data_b[26]
data_b[27] => altsyncram_n802:auto_generated.data_b[27]
data_b[28] => altsyncram_n802:auto_generated.data_b[28]
data_b[29] => altsyncram_n802:auto_generated.data_b[29]
data_b[30] => altsyncram_n802:auto_generated.data_b[30]
data_b[31] => altsyncram_n802:auto_generated.data_b[31]
data_b[32] => altsyncram_n802:auto_generated.data_b[32]
data_b[33] => altsyncram_n802:auto_generated.data_b[33]
data_b[34] => altsyncram_n802:auto_generated.data_b[34]
data_b[35] => altsyncram_n802:auto_generated.data_b[35]
address_a[0] => altsyncram_n802:auto_generated.address_a[0]
address_a[1] => altsyncram_n802:auto_generated.address_a[1]
address_a[2] => altsyncram_n802:auto_generated.address_a[2]
address_a[3] => altsyncram_n802:auto_generated.address_a[3]
address_a[4] => altsyncram_n802:auto_generated.address_a[4]
address_a[5] => altsyncram_n802:auto_generated.address_a[5]
address_a[6] => altsyncram_n802:auto_generated.address_a[6]
address_b[0] => altsyncram_n802:auto_generated.address_b[0]
address_b[1] => altsyncram_n802:auto_generated.address_b[1]
address_b[2] => altsyncram_n802:auto_generated.address_b[2]
address_b[3] => altsyncram_n802:auto_generated.address_b[3]
address_b[4] => altsyncram_n802:auto_generated.address_b[4]
address_b[5] => altsyncram_n802:auto_generated.address_b[5]
address_b[6] => altsyncram_n802:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n802:auto_generated.clock0
clock1 => altsyncram_n802:auto_generated.clock1
clocken0 => altsyncram_n802:auto_generated.clocken0
clocken1 => altsyncram_n802:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n802:auto_generated.q_a[0]
q_a[1] <= altsyncram_n802:auto_generated.q_a[1]
q_a[2] <= altsyncram_n802:auto_generated.q_a[2]
q_a[3] <= altsyncram_n802:auto_generated.q_a[3]
q_a[4] <= altsyncram_n802:auto_generated.q_a[4]
q_a[5] <= altsyncram_n802:auto_generated.q_a[5]
q_a[6] <= altsyncram_n802:auto_generated.q_a[6]
q_a[7] <= altsyncram_n802:auto_generated.q_a[7]
q_a[8] <= altsyncram_n802:auto_generated.q_a[8]
q_a[9] <= altsyncram_n802:auto_generated.q_a[9]
q_a[10] <= altsyncram_n802:auto_generated.q_a[10]
q_a[11] <= altsyncram_n802:auto_generated.q_a[11]
q_a[12] <= altsyncram_n802:auto_generated.q_a[12]
q_a[13] <= altsyncram_n802:auto_generated.q_a[13]
q_a[14] <= altsyncram_n802:auto_generated.q_a[14]
q_a[15] <= altsyncram_n802:auto_generated.q_a[15]
q_a[16] <= altsyncram_n802:auto_generated.q_a[16]
q_a[17] <= altsyncram_n802:auto_generated.q_a[17]
q_a[18] <= altsyncram_n802:auto_generated.q_a[18]
q_a[19] <= altsyncram_n802:auto_generated.q_a[19]
q_a[20] <= altsyncram_n802:auto_generated.q_a[20]
q_a[21] <= altsyncram_n802:auto_generated.q_a[21]
q_a[22] <= altsyncram_n802:auto_generated.q_a[22]
q_a[23] <= altsyncram_n802:auto_generated.q_a[23]
q_a[24] <= altsyncram_n802:auto_generated.q_a[24]
q_a[25] <= altsyncram_n802:auto_generated.q_a[25]
q_a[26] <= altsyncram_n802:auto_generated.q_a[26]
q_a[27] <= altsyncram_n802:auto_generated.q_a[27]
q_a[28] <= altsyncram_n802:auto_generated.q_a[28]
q_a[29] <= altsyncram_n802:auto_generated.q_a[29]
q_a[30] <= altsyncram_n802:auto_generated.q_a[30]
q_a[31] <= altsyncram_n802:auto_generated.q_a[31]
q_a[32] <= altsyncram_n802:auto_generated.q_a[32]
q_a[33] <= altsyncram_n802:auto_generated.q_a[33]
q_a[34] <= altsyncram_n802:auto_generated.q_a[34]
q_a[35] <= altsyncram_n802:auto_generated.q_a[35]
q_b[0] <= altsyncram_n802:auto_generated.q_b[0]
q_b[1] <= altsyncram_n802:auto_generated.q_b[1]
q_b[2] <= altsyncram_n802:auto_generated.q_b[2]
q_b[3] <= altsyncram_n802:auto_generated.q_b[3]
q_b[4] <= altsyncram_n802:auto_generated.q_b[4]
q_b[5] <= altsyncram_n802:auto_generated.q_b[5]
q_b[6] <= altsyncram_n802:auto_generated.q_b[6]
q_b[7] <= altsyncram_n802:auto_generated.q_b[7]
q_b[8] <= altsyncram_n802:auto_generated.q_b[8]
q_b[9] <= altsyncram_n802:auto_generated.q_b[9]
q_b[10] <= altsyncram_n802:auto_generated.q_b[10]
q_b[11] <= altsyncram_n802:auto_generated.q_b[11]
q_b[12] <= altsyncram_n802:auto_generated.q_b[12]
q_b[13] <= altsyncram_n802:auto_generated.q_b[13]
q_b[14] <= altsyncram_n802:auto_generated.q_b[14]
q_b[15] <= altsyncram_n802:auto_generated.q_b[15]
q_b[16] <= altsyncram_n802:auto_generated.q_b[16]
q_b[17] <= altsyncram_n802:auto_generated.q_b[17]
q_b[18] <= altsyncram_n802:auto_generated.q_b[18]
q_b[19] <= altsyncram_n802:auto_generated.q_b[19]
q_b[20] <= altsyncram_n802:auto_generated.q_b[20]
q_b[21] <= altsyncram_n802:auto_generated.q_b[21]
q_b[22] <= altsyncram_n802:auto_generated.q_b[22]
q_b[23] <= altsyncram_n802:auto_generated.q_b[23]
q_b[24] <= altsyncram_n802:auto_generated.q_b[24]
q_b[25] <= altsyncram_n802:auto_generated.q_b[25]
q_b[26] <= altsyncram_n802:auto_generated.q_b[26]
q_b[27] <= altsyncram_n802:auto_generated.q_b[27]
q_b[28] <= altsyncram_n802:auto_generated.q_b[28]
q_b[29] <= altsyncram_n802:auto_generated.q_b[29]
q_b[30] <= altsyncram_n802:auto_generated.q_b[30]
q_b[31] <= altsyncram_n802:auto_generated.q_b[31]
q_b[32] <= altsyncram_n802:auto_generated.q_b[32]
q_b[33] <= altsyncram_n802:auto_generated.q_b[33]
q_b[34] <= altsyncram_n802:auto_generated.q_b[34]
q_b[35] <= altsyncram_n802:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
MonDReg[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[0]
MonDReg[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[1]
MonDReg[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[2]
MonDReg[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[3]
MonDReg[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[4]
MonDReg[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[5]
MonDReg[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[6]
MonDReg[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[7]
MonDReg[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[8]
MonDReg[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[9]
MonDReg[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[10]
MonDReg[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[11]
MonDReg[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[12]
MonDReg[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[13]
MonDReg[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[14]
MonDReg[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[15]
MonDReg[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[16]
MonDReg[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[17]
MonDReg[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[18]
MonDReg[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[19]
MonDReg[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[20]
MonDReg[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[21]
MonDReg[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[22]
MonDReg[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[23]
MonDReg[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[24]
MonDReg[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[25]
MonDReg[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[26]
MonDReg[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[27]
MonDReg[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[28]
MonDReg[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[29]
MonDReg[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[30]
MonDReg[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[31]
break_readreg[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[0]
break_readreg[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[1]
break_readreg[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[2]
break_readreg[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[3]
break_readreg[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[4]
break_readreg[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[5]
break_readreg[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[6]
break_readreg[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[7]
break_readreg[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[8]
break_readreg[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[9]
break_readreg[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[10]
break_readreg[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[11]
break_readreg[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[12]
break_readreg[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[13]
break_readreg[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[14]
break_readreg[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[15]
break_readreg[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[16]
break_readreg[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[17]
break_readreg[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[18]
break_readreg[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[19]
break_readreg[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[20]
break_readreg[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[21]
break_readreg[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[22]
break_readreg[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[23]
break_readreg[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[24]
break_readreg[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[25]
break_readreg[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[26]
break_readreg[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[27]
break_readreg[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[28]
break_readreg[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[29]
break_readreg[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[30]
break_readreg[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[31]
clk => cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.clk
dbrk_hit0_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit0_latch
dbrk_hit1_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit1_latch
dbrk_hit2_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit2_latch
dbrk_hit3_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit3_latch
debugack => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.debugack
monitor_error => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.monitor_error
monitor_ready => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.monitor_ready
reset_n => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.reset_n
resetlatch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.resetlatch
tracemem_on => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_on
tracemem_trcdata[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[0]
tracemem_trcdata[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[1]
tracemem_trcdata[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[2]
tracemem_trcdata[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[3]
tracemem_trcdata[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[4]
tracemem_trcdata[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[5]
tracemem_trcdata[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[6]
tracemem_trcdata[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[7]
tracemem_trcdata[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[8]
tracemem_trcdata[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[9]
tracemem_trcdata[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[10]
tracemem_trcdata[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[11]
tracemem_trcdata[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[12]
tracemem_trcdata[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[13]
tracemem_trcdata[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[14]
tracemem_trcdata[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[15]
tracemem_trcdata[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[16]
tracemem_trcdata[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[17]
tracemem_trcdata[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[18]
tracemem_trcdata[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[19]
tracemem_trcdata[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[20]
tracemem_trcdata[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[21]
tracemem_trcdata[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[22]
tracemem_trcdata[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[23]
tracemem_trcdata[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[24]
tracemem_trcdata[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[25]
tracemem_trcdata[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[26]
tracemem_trcdata[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[27]
tracemem_trcdata[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[28]
tracemem_trcdata[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[29]
tracemem_trcdata[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[30]
tracemem_trcdata[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[31]
tracemem_trcdata[32] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[32]
tracemem_trcdata[33] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[33]
tracemem_trcdata[34] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[34]
tracemem_trcdata[35] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[35]
tracemem_tw => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_tw
trc_im_addr[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[0]
trc_im_addr[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[1]
trc_im_addr[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[2]
trc_im_addr[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[3]
trc_im_addr[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[4]
trc_im_addr[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[5]
trc_im_addr[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[6]
trc_on => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_on
trc_wrap => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_wrap
trigbrktype => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trigbrktype
trigger_state_1 => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trigger_state_1
jdo[0] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[0]
jdo[1] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[1]
jdo[2] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[2]
jdo[3] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[3]
jdo[4] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[4]
jdo[5] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[5]
jdo[6] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[6]
jdo[7] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[7]
jdo[8] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[8]
jdo[9] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[9]
jdo[10] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[10]
jdo[11] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[11]
jdo[12] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[12]
jdo[13] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[13]
jdo[14] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[14]
jdo[15] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[15]
jdo[16] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[16]
jdo[17] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[17]
jdo[18] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[18]
jdo[19] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[19]
jdo[20] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[20]
jdo[21] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[21]
jdo[22] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[22]
jdo[23] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[23]
jdo[24] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[24]
jdo[25] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[25]
jdo[26] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[26]
jdo[27] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[27]
jdo[28] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[28]
jdo[29] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[29]
jdo[30] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[30]
jdo[31] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[31]
jdo[32] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[32]
jdo[33] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[33]
jdo[34] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[34]
jdo[35] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[35]
jdo[36] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[36]
jdo[37] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[37]
jrst_n <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_tracemem_a


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN0
MonDReg[16] => Mux20.IN0
MonDReg[17] => Mux19.IN0
MonDReg[18] => Mux18.IN0
MonDReg[19] => Mux17.IN0
MonDReg[20] => Mux16.IN0
MonDReg[21] => Mux15.IN0
MonDReg[22] => Mux14.IN0
MonDReg[23] => Mux13.IN0
MonDReg[24] => Mux12.IN0
MonDReg[25] => Mux11.IN0
MonDReg[26] => Mux10.IN0
MonDReg[27] => Mux9.IN0
MonDReg[28] => Mux8.IN0
MonDReg[29] => Mux7.IN0
MonDReg[30] => Mux6.IN0
MonDReg[31] => Mux5.IN0
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN1
break_readreg[16] => Mux20.IN1
break_readreg[17] => Mux19.IN1
break_readreg[18] => Mux18.IN1
break_readreg[19] => Mux17.IN1
break_readreg[20] => Mux16.IN1
break_readreg[21] => Mux15.IN1
break_readreg[22] => Mux14.IN1
break_readreg[23] => Mux13.IN1
break_readreg[24] => Mux12.IN1
break_readreg[25] => Mux11.IN1
break_readreg[26] => Mux10.IN1
break_readreg[27] => Mux9.IN1
break_readreg[28] => Mux8.IN1
break_readreg[29] => Mux7.IN1
break_readreg[30] => Mux6.IN1
break_readreg[31] => Mux5.IN1
dbrk_hit0_latch => Mux4.IN0
dbrk_hit1_latch => Mux3.IN0
dbrk_hit2_latch => Mux2.IN0
dbrk_hit3_latch => Mux1.IN0
debugack => altera_std_synchronizer:the_altera_std_synchronizer.din
ir_in[0] => Mux45.IN5
ir_in[0] => Mux44.IN5
ir_in[0] => Mux43.IN5
ir_in[0] => Mux37.IN1
ir_in[0] => Mux36.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux29.IN3
ir_in[0] => Mux28.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux21.IN3
ir_in[0] => Mux20.IN3
ir_in[0] => Mux19.IN3
ir_in[0] => Mux18.IN3
ir_in[0] => Mux17.IN3
ir_in[0] => Mux16.IN3
ir_in[0] => Mux15.IN3
ir_in[0] => Mux14.IN3
ir_in[0] => Mux13.IN3
ir_in[0] => Mux12.IN3
ir_in[0] => Mux11.IN3
ir_in[0] => Mux10.IN3
ir_in[0] => Mux9.IN3
ir_in[0] => Mux8.IN3
ir_in[0] => Mux7.IN3
ir_in[0] => Mux6.IN3
ir_in[0] => Mux5.IN3
ir_in[0] => Mux4.IN2
ir_in[0] => Mux3.IN2
ir_in[0] => Mux2.IN2
ir_in[0] => Mux1.IN2
ir_in[0] => Mux0.IN1
ir_in[1] => Mux45.IN4
ir_in[1] => Mux44.IN4
ir_in[1] => Mux43.IN4
ir_in[1] => Mux37.IN0
ir_in[1] => Mux36.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux29.IN2
ir_in[1] => Mux28.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux21.IN2
ir_in[1] => Mux20.IN2
ir_in[1] => Mux19.IN2
ir_in[1] => Mux18.IN2
ir_in[1] => Mux17.IN2
ir_in[1] => Mux16.IN2
ir_in[1] => Mux15.IN2
ir_in[1] => Mux14.IN2
ir_in[1] => Mux13.IN2
ir_in[1] => Mux12.IN2
ir_in[1] => Mux11.IN2
ir_in[1] => Mux10.IN2
ir_in[1] => Mux9.IN2
ir_in[1] => Mux8.IN2
ir_in[1] => Mux7.IN2
ir_in[1] => Mux6.IN2
ir_in[1] => Mux5.IN2
ir_in[1] => Mux4.IN1
ir_in[1] => Mux3.IN1
ir_in[1] => Mux2.IN1
ir_in[1] => Mux1.IN1
ir_in[1] => Mux0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN3
monitor_ready => altera_std_synchronizer:the_altera_std_synchronizer1.din
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN3
tck => altera_std_synchronizer:the_altera_std_synchronizer1.clk
tck => internal_sr[37].CLK
tck => internal_sr[36].CLK
tck => internal_sr[35].CLK
tck => internal_sr[34].CLK
tck => internal_sr[33].CLK
tck => internal_sr[32].CLK
tck => internal_sr[31].CLK
tck => internal_sr[30].CLK
tck => internal_sr[29].CLK
tck => internal_sr[28].CLK
tck => internal_sr[27].CLK
tck => internal_sr[26].CLK
tck => internal_sr[25].CLK
tck => internal_sr[24].CLK
tck => internal_sr[23].CLK
tck => internal_sr[22].CLK
tck => internal_sr[21].CLK
tck => internal_sr[20].CLK
tck => internal_sr[19].CLK
tck => internal_sr[18].CLK
tck => internal_sr[17].CLK
tck => internal_sr[16].CLK
tck => internal_sr[15].CLK
tck => internal_sr[14].CLK
tck => internal_sr[13].CLK
tck => internal_sr[12].CLK
tck => internal_sr[11].CLK
tck => internal_sr[10].CLK
tck => internal_sr[9].CLK
tck => internal_sr[8].CLK
tck => internal_sr[7].CLK
tck => internal_sr[6].CLK
tck => internal_sr[5].CLK
tck => internal_sr[4].CLK
tck => internal_sr[3].CLK
tck => internal_sr[2].CLK
tck => internal_sr[1].CLK
tck => internal_sr[0].CLK
tck => DRsize[2].CLK
tck => DRsize[1].CLK
tck => DRsize[0].CLK
tck => ir_out[1]~reg0.CLK
tck => ir_out[0]~reg0.CLK
tck => altera_std_synchronizer:the_altera_std_synchronizer.clk
tdi => internal_sr~38.DATAB
tdi => Mux42.IN0
tdi => Mux42.IN1
tdi => Mux42.IN2
tdi => Mux41.IN0
tdi => Mux40.IN0
tdi => Mux39.IN0
tdi => Mux38.IN0
tracemem_on => Mux1.IN3
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN4
tracemem_trcdata[17] => Mux20.IN4
tracemem_trcdata[18] => Mux19.IN4
tracemem_trcdata[19] => Mux18.IN4
tracemem_trcdata[20] => Mux17.IN4
tracemem_trcdata[21] => Mux16.IN4
tracemem_trcdata[22] => Mux15.IN4
tracemem_trcdata[23] => Mux14.IN4
tracemem_trcdata[24] => Mux13.IN4
tracemem_trcdata[25] => Mux12.IN4
tracemem_trcdata[26] => Mux11.IN4
tracemem_trcdata[27] => Mux10.IN4
tracemem_trcdata[28] => Mux9.IN4
tracemem_trcdata[29] => Mux8.IN4
tracemem_trcdata[30] => Mux7.IN4
tracemem_trcdata[31] => Mux6.IN4
tracemem_trcdata[32] => Mux5.IN4
tracemem_trcdata[33] => Mux4.IN4
tracemem_trcdata[34] => Mux3.IN4
tracemem_trcdata[35] => Mux2.IN3
tracemem_tw => Mux0.IN2
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN3
vs_cdr => internal_sr~37.OUTPUTSELECT
vs_cdr => internal_sr~36.OUTPUTSELECT
vs_cdr => internal_sr~35.OUTPUTSELECT
vs_cdr => internal_sr~34.OUTPUTSELECT
vs_cdr => internal_sr~33.OUTPUTSELECT
vs_cdr => internal_sr~32.OUTPUTSELECT
vs_cdr => internal_sr~31.OUTPUTSELECT
vs_cdr => internal_sr~30.OUTPUTSELECT
vs_cdr => internal_sr~29.OUTPUTSELECT
vs_cdr => internal_sr~28.OUTPUTSELECT
vs_cdr => internal_sr~27.OUTPUTSELECT
vs_cdr => internal_sr~26.OUTPUTSELECT
vs_cdr => internal_sr~25.OUTPUTSELECT
vs_cdr => internal_sr~24.OUTPUTSELECT
vs_cdr => internal_sr~23.OUTPUTSELECT
vs_cdr => internal_sr~22.OUTPUTSELECT
vs_cdr => internal_sr~21.OUTPUTSELECT
vs_cdr => internal_sr~20.OUTPUTSELECT
vs_cdr => internal_sr~19.OUTPUTSELECT
vs_cdr => internal_sr~18.OUTPUTSELECT
vs_cdr => internal_sr~17.OUTPUTSELECT
vs_cdr => internal_sr~16.OUTPUTSELECT
vs_cdr => internal_sr~15.OUTPUTSELECT
vs_cdr => internal_sr~14.OUTPUTSELECT
vs_cdr => internal_sr~13.OUTPUTSELECT
vs_cdr => internal_sr~12.OUTPUTSELECT
vs_cdr => internal_sr~11.OUTPUTSELECT
vs_cdr => internal_sr~10.OUTPUTSELECT
vs_cdr => internal_sr~9.OUTPUTSELECT
vs_cdr => internal_sr~8.OUTPUTSELECT
vs_cdr => internal_sr~7.OUTPUTSELECT
vs_cdr => internal_sr~6.OUTPUTSELECT
vs_cdr => internal_sr~5.OUTPUTSELECT
vs_cdr => internal_sr~4.OUTPUTSELECT
vs_cdr => internal_sr~3.OUTPUTSELECT
vs_cdr => internal_sr~2.OUTPUTSELECT
vs_cdr => internal_sr~1.OUTPUTSELECT
vs_cdr => internal_sr~0.OUTPUTSELECT
vs_sdr => internal_sr~75.OUTPUTSELECT
vs_sdr => internal_sr~74.OUTPUTSELECT
vs_sdr => internal_sr~73.OUTPUTSELECT
vs_sdr => internal_sr~72.OUTPUTSELECT
vs_sdr => internal_sr~71.OUTPUTSELECT
vs_sdr => internal_sr~70.OUTPUTSELECT
vs_sdr => internal_sr~69.OUTPUTSELECT
vs_sdr => internal_sr~68.OUTPUTSELECT
vs_sdr => internal_sr~67.OUTPUTSELECT
vs_sdr => internal_sr~66.OUTPUTSELECT
vs_sdr => internal_sr~65.OUTPUTSELECT
vs_sdr => internal_sr~64.OUTPUTSELECT
vs_sdr => internal_sr~63.OUTPUTSELECT
vs_sdr => internal_sr~62.OUTPUTSELECT
vs_sdr => internal_sr~61.OUTPUTSELECT
vs_sdr => internal_sr~60.OUTPUTSELECT
vs_sdr => internal_sr~59.OUTPUTSELECT
vs_sdr => internal_sr~58.OUTPUTSELECT
vs_sdr => internal_sr~57.OUTPUTSELECT
vs_sdr => internal_sr~56.OUTPUTSELECT
vs_sdr => internal_sr~55.OUTPUTSELECT
vs_sdr => internal_sr~54.OUTPUTSELECT
vs_sdr => internal_sr~53.OUTPUTSELECT
vs_sdr => internal_sr~52.OUTPUTSELECT
vs_sdr => internal_sr~51.OUTPUTSELECT
vs_sdr => internal_sr~50.OUTPUTSELECT
vs_sdr => internal_sr~49.OUTPUTSELECT
vs_sdr => internal_sr~48.OUTPUTSELECT
vs_sdr => internal_sr~47.OUTPUTSELECT
vs_sdr => internal_sr~46.OUTPUTSELECT
vs_sdr => internal_sr~45.OUTPUTSELECT
vs_sdr => internal_sr~44.OUTPUTSELECT
vs_sdr => internal_sr~43.OUTPUTSELECT
vs_sdr => internal_sr~42.OUTPUTSELECT
vs_sdr => internal_sr~41.OUTPUTSELECT
vs_sdr => internal_sr~40.OUTPUTSELECT
vs_sdr => internal_sr~39.OUTPUTSELECT
vs_sdr => internal_sr~38.OUTPUTSELECT
vs_uir => DRsize[0].ENA
vs_uir => DRsize[1].ENA
vs_uir => DRsize[2].ENA
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= <VCC>
sr[0] <= sr~37.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr~36.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr~35.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr~34.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr~33.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr~32.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr~31.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr~30.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr~29.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr~28.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr~27.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr~26.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr~25.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr~24.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr~23.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr~22.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr~21.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr~20.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr~19.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr~18.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr~17.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr~16.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr~15.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr~14.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr~13.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr~12.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr~11.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr~10.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr~9.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr~8.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr~7.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr~6.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr~5.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr~4.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr~3.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr~2.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr~1.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr~0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= internal_sr[0].DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
clk => altera_std_synchronizer:the_altera_std_synchronizer3.clk
clk => sync2_udr.CLK
clk => update_jdo_strobe.CLK
clk => enable_action_strobe.CLK
clk => sync2_uir.CLK
clk => jxuir.CLK
clk => ir[1].CLK
clk => ir[0].CLK
clk => internal_jdo1[37].CLK
clk => internal_jdo1[36].CLK
clk => internal_jdo1[35].CLK
clk => internal_jdo1[34].CLK
clk => internal_jdo1[33].CLK
clk => internal_jdo1[32].CLK
clk => internal_jdo1[31].CLK
clk => internal_jdo1[30].CLK
clk => internal_jdo1[29].CLK
clk => internal_jdo1[28].CLK
clk => internal_jdo1[27].CLK
clk => internal_jdo1[26].CLK
clk => internal_jdo1[25].CLK
clk => internal_jdo1[24].CLK
clk => internal_jdo1[23].CLK
clk => internal_jdo1[22].CLK
clk => internal_jdo1[21].CLK
clk => internal_jdo1[20].CLK
clk => internal_jdo1[19].CLK
clk => internal_jdo1[18].CLK
clk => internal_jdo1[17].CLK
clk => internal_jdo1[16].CLK
clk => internal_jdo1[15].CLK
clk => internal_jdo1[14].CLK
clk => internal_jdo1[13].CLK
clk => internal_jdo1[12].CLK
clk => internal_jdo1[11].CLK
clk => internal_jdo1[10].CLK
clk => internal_jdo1[9].CLK
clk => internal_jdo1[8].CLK
clk => internal_jdo1[7].CLK
clk => internal_jdo1[6].CLK
clk => internal_jdo1[5].CLK
clk => internal_jdo1[4].CLK
clk => internal_jdo1[3].CLK
clk => internal_jdo1[2].CLK
clk => internal_jdo1[1].CLK
clk => internal_jdo1[0].CLK
clk => altera_std_synchronizer:the_altera_std_synchronizer2.clk
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => internal_jdo1[0].DATAIN
sr[1] => internal_jdo1[1].DATAIN
sr[2] => internal_jdo1[2].DATAIN
sr[3] => internal_jdo1[3].DATAIN
sr[4] => internal_jdo1[4].DATAIN
sr[5] => internal_jdo1[5].DATAIN
sr[6] => internal_jdo1[6].DATAIN
sr[7] => internal_jdo1[7].DATAIN
sr[8] => internal_jdo1[8].DATAIN
sr[9] => internal_jdo1[9].DATAIN
sr[10] => internal_jdo1[10].DATAIN
sr[11] => internal_jdo1[11].DATAIN
sr[12] => internal_jdo1[12].DATAIN
sr[13] => internal_jdo1[13].DATAIN
sr[14] => internal_jdo1[14].DATAIN
sr[15] => internal_jdo1[15].DATAIN
sr[16] => internal_jdo1[16].DATAIN
sr[17] => internal_jdo1[17].DATAIN
sr[18] => internal_jdo1[18].DATAIN
sr[19] => internal_jdo1[19].DATAIN
sr[20] => internal_jdo1[20].DATAIN
sr[21] => internal_jdo1[21].DATAIN
sr[22] => internal_jdo1[22].DATAIN
sr[23] => internal_jdo1[23].DATAIN
sr[24] => internal_jdo1[24].DATAIN
sr[25] => internal_jdo1[25].DATAIN
sr[26] => internal_jdo1[26].DATAIN
sr[27] => internal_jdo1[27].DATAIN
sr[28] => internal_jdo1[28].DATAIN
sr[29] => internal_jdo1[29].DATAIN
sr[30] => internal_jdo1[30].DATAIN
sr[31] => internal_jdo1[31].DATAIN
sr[32] => internal_jdo1[32].DATAIN
sr[33] => internal_jdo1[33].DATAIN
sr[34] => internal_jdo1[34].DATAIN
sr[35] => internal_jdo1[35].DATAIN
sr[36] => internal_jdo1[36].DATAIN
sr[37] => internal_jdo1[37].DATAIN
vs_udr => altera_std_synchronizer:the_altera_std_synchronizer2.din
vs_uir => altera_std_synchronizer:the_altera_std_synchronizer3.din
jdo[0] <= jdo~37.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo~36.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo~35.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo~34.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo~33.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo~32.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo~31.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo~30.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo~29.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo~28.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo~27.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo~26.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo~25.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo~24.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo~23.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo~22.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo~21.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo~20.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo~19.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo~18.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo~17.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo~16.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo~15.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo~14.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo~13.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo~12.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo~11.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo~10.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo~9.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo~8.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo~7.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo~6.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo~5.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo~4.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo~3.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo~2.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo~1.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo~0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a~0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo~0.IN1
ir_out[0] => ir_out[0]~1.IN1
ir_out[1] => ir_out[1]~0.IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|CanOpener_top|CanOpener:CanOpener_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir~0.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr~0.IN0
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr~0.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr~0.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr~0.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr~0.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_uir~0.IN0
jtag_state_udr => virtual_state_udr~0.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN1
usr1 => virtual_dr_scan.IN1
clr => ~NO_FANOUT~
ena => virtual_ir_scan.IN0
ena => virtual_dr_scan.IN0
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => jtag_uart_avalon_jtag_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN29
cpu_data_master_address_to_slave[4] => Equal0.IN28
cpu_data_master_address_to_slave[5] => Equal0.IN27
cpu_data_master_address_to_slave[6] => Equal0.IN26
cpu_data_master_address_to_slave[7] => Equal0.IN25
cpu_data_master_address_to_slave[8] => Equal0.IN24
cpu_data_master_address_to_slave[9] => Equal0.IN23
cpu_data_master_address_to_slave[10] => Equal0.IN22
cpu_data_master_address_to_slave[11] => Equal0.IN21
cpu_data_master_address_to_slave[12] => Equal0.IN20
cpu_data_master_address_to_slave[13] => Equal0.IN19
cpu_data_master_address_to_slave[14] => Equal0.IN18
cpu_data_master_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~0.IN0
cpu_data_master_read => internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~0.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~1.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~0.IN1
cpu_data_master_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~1.IN1
cpu_data_master_write => internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~0.IN1
cpu_data_master_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN0
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN0
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_data_master_granted_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~1.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_avalon_jtag_slave_end_xfer <= d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_chipselect <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_irq_from_sa <= jtag_uart_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_read_n <= jtag_uart_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_write_n <= jtag_uart_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart
av_address => rvalid~0.OUTPUTSELECT
av_address => woverflow~0.OUTPUTSELECT
av_address => fifo_wr~0.OUTPUTSELECT
av_address => ac~2.OUTPUTSELECT
av_address => ien_AE~0.OUTPUTSELECT
av_address => ien_AF~0.OUTPUTSELECT
av_address => read_0~0.DATAB
av_address => fifo_rd~2.IN1
av_chipselect => fifo_rd~0.IN1
av_chipselect => process_2~3.IN1
av_chipselect => process_2~0.IN0
av_chipselect => internal_av_waitrequest~1.IN0
av_read_n => internal_av_waitrequest~0.IN0
av_read_n => process_2~3.IN0
av_read_n => fifo_rd~0.IN0
av_write_n => internal_av_waitrequest~0.IN1
av_write_n => process_2~0.IN1
av_writedata[0] => ien_AF~0.DATAB
av_writedata[0] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[0]
av_writedata[1] => ien_AE~0.DATAB
av_writedata[1] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[1]
av_writedata[2] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[2]
av_writedata[3] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[3]
av_writedata[4] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[4]
av_writedata[5] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[5]
av_writedata[6] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[6]
av_writedata[7] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[7]
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => process_2~2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.clk
clk => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.clk
clk => pause_irq.CLK
clk => r_val.CLK
clk => t_dav.CLK
clk => fifo_AE.CLK
clk => fifo_AF.CLK
clk => fifo_wr.CLK
clk => rvalid.CLK
clk => read_0.CLK
clk => ien_AE.CLK
clk => ien_AF.CLK
clk => ac.CLK
clk => woverflow.CLK
clk => internal_av_waitrequest.CLK
clk => readyfordata~reg0.CLK
clk => dataavailable~reg0.CLK
clk => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.clk
rst_n => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.rst_n
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.rst_n
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_clear
rst_n => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_clear
rst_n => t_dav.PRESET
rst_n => r_val.ACLR
rst_n => pause_irq.ACLR
rst_n => readyfordata~reg0.ACLR
rst_n => dataavailable~reg0.ACLR
rst_n => fifo_AE.ACLR
rst_n => fifo_AF.ACLR
rst_n => fifo_wr.ACLR
rst_n => rvalid.ACLR
rst_n => read_0.ACLR
rst_n => ien_AE.ACLR
rst_n => ien_AF.ACLR
rst_n => ac.ACLR
rst_n => woverflow.ACLR
rst_n => internal_av_waitrequest.PRESET
av_irq <= av_irq~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF~1.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= A_WE_StdLogicVector~6.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= A_WE_StdLogicVector~5.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= A_WE_StdLogicVector~4.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= A_WE_StdLogicVector~3.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= A_WE_StdLogicVector~2.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= A_WE_StdLogicVector~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= internal_av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => scfifo:wfifo.clock
fifo_clear => scfifo:wfifo.aclr
fifo_wdata[0] => scfifo:wfifo.data[0]
fifo_wdata[1] => scfifo:wfifo.data[1]
fifo_wdata[2] => scfifo:wfifo.data[2]
fifo_wdata[3] => scfifo:wfifo.data[3]
fifo_wdata[4] => scfifo:wfifo.data[4]
fifo_wdata[5] => scfifo:wfifo.data[5]
fifo_wdata[6] => scfifo:wfifo.data[6]
fifo_wdata[7] => scfifo:wfifo.data[7]
fifo_wr => scfifo:wfifo.wrreq
rd_wfifo => scfifo:wfifo.rdreq
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q[0]
r_dat[1] <= scfifo:wfifo.q[1]
r_dat[2] <= scfifo:wfifo.q[2]
r_dat[3] <= scfifo:wfifo.q[3]
r_dat[4] <= scfifo:wfifo.q[4]
r_dat[5] <= scfifo:wfifo.q[5]
r_dat[6] <= scfifo:wfifo.q[6]
r_dat[7] <= scfifo:wfifo.q[7]
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw[0]
wfifo_used[1] <= scfifo:wfifo.usedw[1]
wfifo_used[2] <= scfifo:wfifo.usedw[2]
wfifo_used[3] <= scfifo:wfifo.usedw[3]
wfifo_used[4] <= scfifo:wfifo.usedw[4]
wfifo_used[5] <= scfifo:wfifo.usedw[5]


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_aq21:auto_generated.data[0]
data[1] => scfifo_aq21:auto_generated.data[1]
data[2] => scfifo_aq21:auto_generated.data[2]
data[3] => scfifo_aq21:auto_generated.data[3]
data[4] => scfifo_aq21:auto_generated.data[4]
data[5] => scfifo_aq21:auto_generated.data[5]
data[6] => scfifo_aq21:auto_generated.data[6]
data[7] => scfifo_aq21:auto_generated.data[7]
q[0] <= scfifo_aq21:auto_generated.q[0]
q[1] <= scfifo_aq21:auto_generated.q[1]
q[2] <= scfifo_aq21:auto_generated.q[2]
q[3] <= scfifo_aq21:auto_generated.q[3]
q[4] <= scfifo_aq21:auto_generated.q[4]
q[5] <= scfifo_aq21:auto_generated.q[5]
q[6] <= scfifo_aq21:auto_generated.q[6]
q[7] <= scfifo_aq21:auto_generated.q[7]
wrreq => scfifo_aq21:auto_generated.wrreq
rdreq => scfifo_aq21:auto_generated.rdreq
clock => scfifo_aq21:auto_generated.clock
aclr => scfifo_aq21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_aq21:auto_generated.empty
full <= scfifo_aq21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_aq21:auto_generated.usedw[0]
usedw[1] <= scfifo_aq21:auto_generated.usedw[1]
usedw[2] <= scfifo_aq21:auto_generated.usedw[2]
usedw[3] <= scfifo_aq21:auto_generated.usedw[3]
usedw[4] <= scfifo_aq21:auto_generated.usedw[4]
usedw[5] <= scfifo_aq21:auto_generated.usedw[5]


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated
aclr => a_dpfifo_h031:dpfifo.aclr
clock => a_dpfifo_h031:dpfifo.clock
data[0] => a_dpfifo_h031:dpfifo.data[0]
data[1] => a_dpfifo_h031:dpfifo.data[1]
data[2] => a_dpfifo_h031:dpfifo.data[2]
data[3] => a_dpfifo_h031:dpfifo.data[3]
data[4] => a_dpfifo_h031:dpfifo.data[4]
data[5] => a_dpfifo_h031:dpfifo.data[5]
data[6] => a_dpfifo_h031:dpfifo.data[6]
data[7] => a_dpfifo_h031:dpfifo.data[7]
empty <= a_dpfifo_h031:dpfifo.empty
full <= a_dpfifo_h031:dpfifo.full
q[0] <= a_dpfifo_h031:dpfifo.q[0]
q[1] <= a_dpfifo_h031:dpfifo.q[1]
q[2] <= a_dpfifo_h031:dpfifo.q[2]
q[3] <= a_dpfifo_h031:dpfifo.q[3]
q[4] <= a_dpfifo_h031:dpfifo.q[4]
q[5] <= a_dpfifo_h031:dpfifo.q[5]
q[6] <= a_dpfifo_h031:dpfifo.q[6]
q[7] <= a_dpfifo_h031:dpfifo.q[7]
rdreq => a_dpfifo_h031:dpfifo.rreq
usedw[0] <= a_dpfifo_h031:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_h031:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_h031:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_h031:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_h031:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_h031:dpfifo.usedw[5]
wrreq => a_dpfifo_h031:dpfifo.wreq


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_omb:rd_ptr_count.aclr
aclr => cntr_omb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_ek21:FIFOram.inclock
clock => dpram_ek21:FIFOram.outclock
clock => cntr_omb:rd_ptr_count.clock
clock => cntr_omb:wr_ptr.clock
data[0] => dpram_ek21:FIFOram.data[0]
data[1] => dpram_ek21:FIFOram.data[1]
data[2] => dpram_ek21:FIFOram.data[2]
data[3] => dpram_ek21:FIFOram.data[3]
data[4] => dpram_ek21:FIFOram.data[4]
data[5] => dpram_ek21:FIFOram.data[5]
data[6] => dpram_ek21:FIFOram.data[6]
data[7] => dpram_ek21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_ek21:FIFOram.q[0]
q[1] <= dpram_ek21:FIFOram.q[1]
q[2] <= dpram_ek21:FIFOram.q[2]
q[3] <= dpram_ek21:FIFOram.q[3]
q[4] <= dpram_ek21:FIFOram.q[4]
q[5] <= dpram_ek21:FIFOram.q[5]
q[6] <= dpram_ek21:FIFOram.q[6]
q[7] <= dpram_ek21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => cntr_omb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => cntr_omb:rd_ptr_count.sclr
sclr => cntr_omb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_ek21:FIFOram.wren
wreq => cntr_omb:wr_ptr.cnt_en


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state
aclr => cntr_4n7:count_usedw.aclr
clock => cntr_4n7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
sclr => cntr_4n7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => cntr_4n7:count_usedw.updown


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram
data[0] => altsyncram_i0m1:altsyncram1.data_a[0]
data[1] => altsyncram_i0m1:altsyncram1.data_a[1]
data[2] => altsyncram_i0m1:altsyncram1.data_a[2]
data[3] => altsyncram_i0m1:altsyncram1.data_a[3]
data[4] => altsyncram_i0m1:altsyncram1.data_a[4]
data[5] => altsyncram_i0m1:altsyncram1.data_a[5]
data[6] => altsyncram_i0m1:altsyncram1.data_a[6]
data[7] => altsyncram_i0m1:altsyncram1.data_a[7]
inclock => altsyncram_i0m1:altsyncram1.clock0
outclock => altsyncram_i0m1:altsyncram1.clock1
outclocken => altsyncram_i0m1:altsyncram1.clocken1
q[0] <= altsyncram_i0m1:altsyncram1.q_b[0]
q[1] <= altsyncram_i0m1:altsyncram1.q_b[1]
q[2] <= altsyncram_i0m1:altsyncram1.q_b[2]
q[3] <= altsyncram_i0m1:altsyncram1.q_b[3]
q[4] <= altsyncram_i0m1:altsyncram1.q_b[4]
q[5] <= altsyncram_i0m1:altsyncram1.q_b[5]
q[6] <= altsyncram_i0m1:altsyncram1.q_b[6]
q[7] <= altsyncram_i0m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_i0m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_i0m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_i0m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_i0m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_i0m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_i0m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_i0m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_i0m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_i0m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_i0m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_i0m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_i0m1:altsyncram1.address_a[5]
wren => altsyncram_i0m1:altsyncram1.wren_a


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => scfifo:rfifo.clock
fifo_clear => scfifo:rfifo.aclr
fifo_rd => scfifo:rfifo.rdreq
rst_n => ~NO_FANOUT~
t_dat[0] => scfifo:rfifo.data[0]
t_dat[1] => scfifo:rfifo.data[1]
t_dat[2] => scfifo:rfifo.data[2]
t_dat[3] => scfifo:rfifo.data[3]
t_dat[4] => scfifo:rfifo.data[4]
t_dat[5] => scfifo:rfifo.data[5]
t_dat[6] => scfifo:rfifo.data[6]
t_dat[7] => scfifo:rfifo.data[7]
wr_rfifo => scfifo:rfifo.wrreq
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q[0]
fifo_rdata[1] <= scfifo:rfifo.q[1]
fifo_rdata[2] <= scfifo:rfifo.q[2]
fifo_rdata[3] <= scfifo:rfifo.q[3]
fifo_rdata[4] <= scfifo:rfifo.q[4]
fifo_rdata[5] <= scfifo:rfifo.q[5]
fifo_rdata[6] <= scfifo:rfifo.q[6]
fifo_rdata[7] <= scfifo:rfifo.q[7]
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw[0]
rfifo_used[1] <= scfifo:rfifo.usedw[1]
rfifo_used[2] <= scfifo:rfifo.usedw[2]
rfifo_used[3] <= scfifo:rfifo.usedw[3]
rfifo_used[4] <= scfifo:rfifo.usedw[4]
rfifo_used[5] <= scfifo:rfifo.usedw[5]


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_aq21:auto_generated.data[0]
data[1] => scfifo_aq21:auto_generated.data[1]
data[2] => scfifo_aq21:auto_generated.data[2]
data[3] => scfifo_aq21:auto_generated.data[3]
data[4] => scfifo_aq21:auto_generated.data[4]
data[5] => scfifo_aq21:auto_generated.data[5]
data[6] => scfifo_aq21:auto_generated.data[6]
data[7] => scfifo_aq21:auto_generated.data[7]
q[0] <= scfifo_aq21:auto_generated.q[0]
q[1] <= scfifo_aq21:auto_generated.q[1]
q[2] <= scfifo_aq21:auto_generated.q[2]
q[3] <= scfifo_aq21:auto_generated.q[3]
q[4] <= scfifo_aq21:auto_generated.q[4]
q[5] <= scfifo_aq21:auto_generated.q[5]
q[6] <= scfifo_aq21:auto_generated.q[6]
q[7] <= scfifo_aq21:auto_generated.q[7]
wrreq => scfifo_aq21:auto_generated.wrreq
rdreq => scfifo_aq21:auto_generated.rdreq
clock => scfifo_aq21:auto_generated.clock
aclr => scfifo_aq21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_aq21:auto_generated.empty
full <= scfifo_aq21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_aq21:auto_generated.usedw[0]
usedw[1] <= scfifo_aq21:auto_generated.usedw[1]
usedw[2] <= scfifo_aq21:auto_generated.usedw[2]
usedw[3] <= scfifo_aq21:auto_generated.usedw[3]
usedw[4] <= scfifo_aq21:auto_generated.usedw[4]
usedw[5] <= scfifo_aq21:auto_generated.usedw[5]


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated
aclr => a_dpfifo_h031:dpfifo.aclr
clock => a_dpfifo_h031:dpfifo.clock
data[0] => a_dpfifo_h031:dpfifo.data[0]
data[1] => a_dpfifo_h031:dpfifo.data[1]
data[2] => a_dpfifo_h031:dpfifo.data[2]
data[3] => a_dpfifo_h031:dpfifo.data[3]
data[4] => a_dpfifo_h031:dpfifo.data[4]
data[5] => a_dpfifo_h031:dpfifo.data[5]
data[6] => a_dpfifo_h031:dpfifo.data[6]
data[7] => a_dpfifo_h031:dpfifo.data[7]
empty <= a_dpfifo_h031:dpfifo.empty
full <= a_dpfifo_h031:dpfifo.full
q[0] <= a_dpfifo_h031:dpfifo.q[0]
q[1] <= a_dpfifo_h031:dpfifo.q[1]
q[2] <= a_dpfifo_h031:dpfifo.q[2]
q[3] <= a_dpfifo_h031:dpfifo.q[3]
q[4] <= a_dpfifo_h031:dpfifo.q[4]
q[5] <= a_dpfifo_h031:dpfifo.q[5]
q[6] <= a_dpfifo_h031:dpfifo.q[6]
q[7] <= a_dpfifo_h031:dpfifo.q[7]
rdreq => a_dpfifo_h031:dpfifo.rreq
usedw[0] <= a_dpfifo_h031:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_h031:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_h031:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_h031:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_h031:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_h031:dpfifo.usedw[5]
wrreq => a_dpfifo_h031:dpfifo.wreq


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_omb:rd_ptr_count.aclr
aclr => cntr_omb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_ek21:FIFOram.inclock
clock => dpram_ek21:FIFOram.outclock
clock => cntr_omb:rd_ptr_count.clock
clock => cntr_omb:wr_ptr.clock
data[0] => dpram_ek21:FIFOram.data[0]
data[1] => dpram_ek21:FIFOram.data[1]
data[2] => dpram_ek21:FIFOram.data[2]
data[3] => dpram_ek21:FIFOram.data[3]
data[4] => dpram_ek21:FIFOram.data[4]
data[5] => dpram_ek21:FIFOram.data[5]
data[6] => dpram_ek21:FIFOram.data[6]
data[7] => dpram_ek21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_ek21:FIFOram.q[0]
q[1] <= dpram_ek21:FIFOram.q[1]
q[2] <= dpram_ek21:FIFOram.q[2]
q[3] <= dpram_ek21:FIFOram.q[3]
q[4] <= dpram_ek21:FIFOram.q[4]
q[5] <= dpram_ek21:FIFOram.q[5]
q[6] <= dpram_ek21:FIFOram.q[6]
q[7] <= dpram_ek21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => cntr_omb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => cntr_omb:rd_ptr_count.sclr
sclr => cntr_omb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_ek21:FIFOram.wren
wreq => cntr_omb:wr_ptr.cnt_en


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state
aclr => cntr_4n7:count_usedw.aclr
clock => cntr_4n7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
sclr => cntr_4n7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => cntr_4n7:count_usedw.updown


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram
data[0] => altsyncram_i0m1:altsyncram1.data_a[0]
data[1] => altsyncram_i0m1:altsyncram1.data_a[1]
data[2] => altsyncram_i0m1:altsyncram1.data_a[2]
data[3] => altsyncram_i0m1:altsyncram1.data_a[3]
data[4] => altsyncram_i0m1:altsyncram1.data_a[4]
data[5] => altsyncram_i0m1:altsyncram1.data_a[5]
data[6] => altsyncram_i0m1:altsyncram1.data_a[6]
data[7] => altsyncram_i0m1:altsyncram1.data_a[7]
inclock => altsyncram_i0m1:altsyncram1.clock0
outclock => altsyncram_i0m1:altsyncram1.clock1
outclocken => altsyncram_i0m1:altsyncram1.clocken1
q[0] <= altsyncram_i0m1:altsyncram1.q_b[0]
q[1] <= altsyncram_i0m1:altsyncram1.q_b[1]
q[2] <= altsyncram_i0m1:altsyncram1.q_b[2]
q[3] <= altsyncram_i0m1:altsyncram1.q_b[3]
q[4] <= altsyncram_i0m1:altsyncram1.q_b[4]
q[5] <= altsyncram_i0m1:altsyncram1.q_b[5]
q[6] <= altsyncram_i0m1:altsyncram1.q_b[6]
q[7] <= altsyncram_i0m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_i0m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_i0m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_i0m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_i0m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_i0m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_i0m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_i0m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_i0m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_i0m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_i0m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_i0m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_i0m1:altsyncram1.address_a[5]
wren => altsyncram_i0m1:altsyncram1.wren_a


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
raw_tck => td_shift[10].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[0].CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => state.CLK
raw_tck => count[9].CLK
raw_tck => count[8].CLK
raw_tck => count[7].CLK
raw_tck => count[6].CLK
raw_tck => count[5].CLK
raw_tck => count[4].CLK
raw_tck => count[3].CLK
raw_tck => count[2].CLK
raw_tck => count[1].CLK
raw_tck => count[0].CLK
raw_tck => write_valid.CLK
raw_tck => read_req.CLK
raw_tck => read_write.CLK
raw_tck => wdata[7].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[0].CLK
raw_tck => write_stalled.CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift~54.DATAB
tdi => wdata~7.DATAB
tdi => always0~2.IN1
tdi => wdata~0.DATAB
tdi => state~1.OUTPUTSELECT
tdi => count~10.OUTPUTSELECT
tdi => td_shift~21.OUTPUTSELECT
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0~0.IN0
clrn => jupdate.ACLR
clrn => td_shift[10].ACLR
clrn => td_shift[9].ACLR
clrn => td_shift[8].ACLR
clrn => td_shift[7].ACLR
clrn => td_shift[6].ACLR
clrn => td_shift[5].ACLR
clrn => td_shift[4].ACLR
clrn => td_shift[3].ACLR
clrn => td_shift[2].ACLR
clrn => td_shift[1].ACLR
clrn => td_shift[0].ACLR
clrn => user_saw_rvalid.ACLR
clrn => state.ACLR
clrn => count[9].PRESET
clrn => count[8].ACLR
clrn => count[7].ACLR
clrn => count[6].ACLR
clrn => count[5].ACLR
clrn => count[4].ACLR
clrn => count[3].ACLR
clrn => count[2].ACLR
clrn => count[1].ACLR
clrn => count[0].ACLR
clrn => write_valid.ACLR
clrn => read_req.ACLR
clrn => read_write.ACLR
clrn => wdata[7].ACLR
clrn => wdata[6].ACLR
clrn => wdata[5].ACLR
clrn => wdata[4].ACLR
clrn => wdata[3].ACLR
clrn => wdata[2].ACLR
clrn => wdata[1].ACLR
clrn => wdata[0].ACLR
clrn => write_stalled.ACLR
ena => always0~0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= td_shift[0].DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => td_shift~10.OUTPUTSELECT
jtag_state_cdr => td_shift~9.OUTPUTSELECT
jtag_state_cdr => td_shift~8.OUTPUTSELECT
jtag_state_cdr => td_shift~7.OUTPUTSELECT
jtag_state_cdr => td_shift~6.OUTPUTSELECT
jtag_state_cdr => td_shift~5.OUTPUTSELECT
jtag_state_cdr => td_shift~4.OUTPUTSELECT
jtag_state_cdr => td_shift~3.OUTPUTSELECT
jtag_state_cdr => td_shift~2.OUTPUTSELECT
jtag_state_cdr => td_shift~1.OUTPUTSELECT
jtag_state_cdr => td_shift~0.OUTPUTSELECT
jtag_state_cdr => count~9.OUTPUTSELECT
jtag_state_cdr => count~8.OUTPUTSELECT
jtag_state_cdr => count~7.OUTPUTSELECT
jtag_state_cdr => count~6.OUTPUTSELECT
jtag_state_cdr => count~5.OUTPUTSELECT
jtag_state_cdr => count~4.OUTPUTSELECT
jtag_state_cdr => count~3.OUTPUTSELECT
jtag_state_cdr => count~2.OUTPUTSELECT
jtag_state_cdr => count~1.OUTPUTSELECT
jtag_state_cdr => count~0.OUTPUTSELECT
jtag_state_cdr => state~0.OUTPUTSELECT
jtag_state_sdr => state~4.OUTPUTSELECT
jtag_state_sdr => write_stalled~5.OUTPUTSELECT
jtag_state_sdr => read_req~3.OUTPUTSELECT
jtag_state_sdr => write_valid~3.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid~3.OUTPUTSELECT
jtag_state_sdr => wdata~31.OUTPUTSELECT
jtag_state_sdr => wdata~30.OUTPUTSELECT
jtag_state_sdr => wdata~29.OUTPUTSELECT
jtag_state_sdr => wdata~28.OUTPUTSELECT
jtag_state_sdr => wdata~27.OUTPUTSELECT
jtag_state_sdr => wdata~26.OUTPUTSELECT
jtag_state_sdr => wdata~25.OUTPUTSELECT
jtag_state_sdr => wdata~24.OUTPUTSELECT
jtag_state_sdr => read_write~3.OUTPUTSELECT
jtag_state_sdr => td_shift~64.OUTPUTSELECT
jtag_state_sdr => td_shift~63.OUTPUTSELECT
jtag_state_sdr => td_shift~62.OUTPUTSELECT
jtag_state_sdr => td_shift~61.OUTPUTSELECT
jtag_state_sdr => td_shift~60.OUTPUTSELECT
jtag_state_sdr => td_shift~59.OUTPUTSELECT
jtag_state_sdr => td_shift~58.OUTPUTSELECT
jtag_state_sdr => td_shift~57.OUTPUTSELECT
jtag_state_sdr => td_shift~56.OUTPUTSELECT
jtag_state_sdr => td_shift~55.OUTPUTSELECT
jtag_state_sdr => td_shift~54.OUTPUTSELECT
jtag_state_sdr => count~22.OUTPUTSELECT
jtag_state_sdr => count~21.OUTPUTSELECT
jtag_state_sdr => count~20.OUTPUTSELECT
jtag_state_sdr => count~19.OUTPUTSELECT
jtag_state_sdr => count~18.OUTPUTSELECT
jtag_state_sdr => count~17.OUTPUTSELECT
jtag_state_sdr => count~16.OUTPUTSELECT
jtag_state_sdr => count~15.OUTPUTSELECT
jtag_state_sdr => count~14.OUTPUTSELECT
jtag_state_sdr => count~13.OUTPUTSELECT
jtag_state_udr => jupdate~1.OUTPUTSELECT
clk => rst1.CLK
clk => rst2.CLK
clk => read_write1.CLK
clk => read_write2.CLK
clk => jupdate1.CLK
clk => jupdate2.CLK
clk => r_ena1.CLK
clk => rvalid0.CLK
clk => rvalid.CLK
clk => rdata[7].CLK
clk => rdata[6].CLK
clk => rdata[5].CLK
clk => rdata[4].CLK
clk => rdata[3].CLK
clk => rdata[2].CLK
clk => rdata[1].CLK
clk => rdata[0].CLK
clk => t_ena~reg0.CLK
clk => t_pause~reg0.CLK
rst_n => rst1.PRESET
rst_n => rst2.PRESET
rst_n => read_write1.ACLR
rst_n => read_write2.ACLR
rst_n => jupdate1.ACLR
rst_n => jupdate2.ACLR
rst_n => r_ena1.ACLR
rst_n => rvalid0.ACLR
rst_n => rvalid.ACLR
rst_n => rdata[7].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[0].ACLR
rst_n => t_ena~reg0.ACLR
rst_n => t_pause~reg0.ACLR
r_ena <= r_ena~1.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena~0.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2~5.IN1
t_dav => td_shift~29.DATAB
t_dav => always0~1.IN1
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= wdata[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= wdata[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= wdata[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= wdata[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= wdata[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= wdata[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= wdata[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= wdata[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1
clk => d1_reasons_to_wait.CLK
clk => onchip_memory2_s1_arb_share_counter.CLK
clk => onchip_memory2_s1_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_onchip_memory2_s1.CLK
clk => cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register.CLK
clk => last_cycle_cpu_data_master_granted_slave_onchip_memory2_s1.CLK
clk => cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register.CLK
clk => onchip_memory2_s1_saved_chosen_master_vector[1].CLK
clk => onchip_memory2_s1_saved_chosen_master_vector[0].CLK
clk => onchip_memory2_s1_arb_addend[1].CLK
clk => onchip_memory2_s1_arb_addend[0].CLK
clk => onchip_memory2_s1_reg_firsttransfer.CLK
clk => d1_onchip_memory2_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector~17.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector~16.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector~15.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector~14.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector~13.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector~12.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector~11.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector~10.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector~9.DATAB
cpu_data_master_address_to_slave[11] => A_WE_StdLogicVector~8.DATAB
cpu_data_master_address_to_slave[12] => A_WE_StdLogicVector~7.DATAB
cpu_data_master_address_to_slave[13] => Equal0.IN29
cpu_data_master_address_to_slave[14] => Equal0.IN28
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~21.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~20.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector~19.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector~18.DATAB
cpu_data_master_read => cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register_in~0.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_onchip_memory2_s1~0.IN1
cpu_data_master_read => internal_cpu_data_master_requests_onchip_memory2_s1~0.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_onchip_memory2_s1~1.IN1
cpu_data_master_write => onchip_memory2_s1_write~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_onchip_memory2_s1~1.IN0
cpu_data_master_write => internal_cpu_data_master_requests_onchip_memory2_s1~0.IN1
cpu_data_master_writedata[0] => onchip_memory2_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => onchip_memory2_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => onchip_memory2_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => onchip_memory2_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => onchip_memory2_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => onchip_memory2_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => onchip_memory2_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => onchip_memory2_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => onchip_memory2_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => onchip_memory2_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => onchip_memory2_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => onchip_memory2_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => onchip_memory2_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => onchip_memory2_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => onchip_memory2_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => onchip_memory2_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => onchip_memory2_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => onchip_memory2_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => onchip_memory2_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => onchip_memory2_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => onchip_memory2_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => onchip_memory2_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => onchip_memory2_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => onchip_memory2_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => onchip_memory2_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => onchip_memory2_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => onchip_memory2_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => onchip_memory2_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => onchip_memory2_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => onchip_memory2_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => onchip_memory2_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => onchip_memory2_s1_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector~17.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector~16.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector~15.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector~14.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector~13.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector~12.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector~11.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector~10.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector~9.DATAA
cpu_instruction_master_address_to_slave[11] => A_WE_StdLogicVector~8.DATAA
cpu_instruction_master_address_to_slave[12] => A_WE_StdLogicVector~7.DATAA
cpu_instruction_master_address_to_slave[13] => Equal1.IN29
cpu_instruction_master_address_to_slave[14] => Equal1.IN28
cpu_instruction_master_read => cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register_in~0.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_qualified_request_onchip_memory2_s1~0.IN1
cpu_instruction_master_read => internal_cpu_instruction_master_requests_onchip_memory2_s1~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_onchip_memory2_s1~0.IN0
onchip_memory2_s1_readdata[0] => onchip_memory2_s1_readdata_from_sa[0].DATAIN
onchip_memory2_s1_readdata[1] => onchip_memory2_s1_readdata_from_sa[1].DATAIN
onchip_memory2_s1_readdata[2] => onchip_memory2_s1_readdata_from_sa[2].DATAIN
onchip_memory2_s1_readdata[3] => onchip_memory2_s1_readdata_from_sa[3].DATAIN
onchip_memory2_s1_readdata[4] => onchip_memory2_s1_readdata_from_sa[4].DATAIN
onchip_memory2_s1_readdata[5] => onchip_memory2_s1_readdata_from_sa[5].DATAIN
onchip_memory2_s1_readdata[6] => onchip_memory2_s1_readdata_from_sa[6].DATAIN
onchip_memory2_s1_readdata[7] => onchip_memory2_s1_readdata_from_sa[7].DATAIN
onchip_memory2_s1_readdata[8] => onchip_memory2_s1_readdata_from_sa[8].DATAIN
onchip_memory2_s1_readdata[9] => onchip_memory2_s1_readdata_from_sa[9].DATAIN
onchip_memory2_s1_readdata[10] => onchip_memory2_s1_readdata_from_sa[10].DATAIN
onchip_memory2_s1_readdata[11] => onchip_memory2_s1_readdata_from_sa[11].DATAIN
onchip_memory2_s1_readdata[12] => onchip_memory2_s1_readdata_from_sa[12].DATAIN
onchip_memory2_s1_readdata[13] => onchip_memory2_s1_readdata_from_sa[13].DATAIN
onchip_memory2_s1_readdata[14] => onchip_memory2_s1_readdata_from_sa[14].DATAIN
onchip_memory2_s1_readdata[15] => onchip_memory2_s1_readdata_from_sa[15].DATAIN
onchip_memory2_s1_readdata[16] => onchip_memory2_s1_readdata_from_sa[16].DATAIN
onchip_memory2_s1_readdata[17] => onchip_memory2_s1_readdata_from_sa[17].DATAIN
onchip_memory2_s1_readdata[18] => onchip_memory2_s1_readdata_from_sa[18].DATAIN
onchip_memory2_s1_readdata[19] => onchip_memory2_s1_readdata_from_sa[19].DATAIN
onchip_memory2_s1_readdata[20] => onchip_memory2_s1_readdata_from_sa[20].DATAIN
onchip_memory2_s1_readdata[21] => onchip_memory2_s1_readdata_from_sa[21].DATAIN
onchip_memory2_s1_readdata[22] => onchip_memory2_s1_readdata_from_sa[22].DATAIN
onchip_memory2_s1_readdata[23] => onchip_memory2_s1_readdata_from_sa[23].DATAIN
onchip_memory2_s1_readdata[24] => onchip_memory2_s1_readdata_from_sa[24].DATAIN
onchip_memory2_s1_readdata[25] => onchip_memory2_s1_readdata_from_sa[25].DATAIN
onchip_memory2_s1_readdata[26] => onchip_memory2_s1_readdata_from_sa[26].DATAIN
onchip_memory2_s1_readdata[27] => onchip_memory2_s1_readdata_from_sa[27].DATAIN
onchip_memory2_s1_readdata[28] => onchip_memory2_s1_readdata_from_sa[28].DATAIN
onchip_memory2_s1_readdata[29] => onchip_memory2_s1_readdata_from_sa[29].DATAIN
onchip_memory2_s1_readdata[30] => onchip_memory2_s1_readdata_from_sa[30].DATAIN
onchip_memory2_s1_readdata[31] => onchip_memory2_s1_readdata_from_sa[31].DATAIN
reset_n => onchip_memory2_s1_reg_firsttransfer.PRESET
reset_n => onchip_memory2_s1_arb_addend[0].PRESET
reset_n => onchip_memory2_s1_arb_addend[1].ACLR
reset_n => onchip_memory2_s1_saved_chosen_master_vector[0].ACLR
reset_n => onchip_memory2_s1_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_onchip_memory2_s1.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_onchip_memory2_s1.ACLR
reset_n => onchip_memory2_s1_slavearbiterlockenable.ACLR
reset_n => onchip_memory2_s1_arb_share_counter.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_onchip_memory2_s1_end_xfer~reg0.PRESET
reset_n => cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register.ACLR
reset_n => cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register.ACLR
cpu_data_master_granted_onchip_memory2_s1 <= onchip_memory2_s1_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_onchip_memory2_s1 <= internal_cpu_data_master_qualified_request_onchip_memory2_s1~4.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_onchip_memory2_s1 <= cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_onchip_memory2_s1 <= internal_cpu_data_master_requests_onchip_memory2_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_onchip_memory2_s1 <= onchip_memory2_s1_grant_vector~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_onchip_memory2_s1 <= internal_cpu_instruction_master_qualified_request_onchip_memory2_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_onchip_memory2_s1 <= cpu_instruction_master_read_data_valid_onchip_memory2_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_onchip_memory2_s1 <= internal_cpu_instruction_master_requests_onchip_memory2_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_onchip_memory2_s1_end_xfer <= d1_onchip_memory2_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_address[0] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_address[1] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_address[2] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_address[3] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_address[4] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_address[5] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_address[6] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_address[7] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_address[8] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_address[9] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_address[10] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_byteenable[0] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_byteenable[1] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_byteenable[2] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_byteenable[3] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_chipselect <= onchip_memory2_s1_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_clken <= <VCC>
onchip_memory2_s1_readdata_from_sa[0] <= onchip_memory2_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[1] <= onchip_memory2_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[2] <= onchip_memory2_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[3] <= onchip_memory2_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[4] <= onchip_memory2_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[5] <= onchip_memory2_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[6] <= onchip_memory2_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[7] <= onchip_memory2_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[8] <= onchip_memory2_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[9] <= onchip_memory2_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[10] <= onchip_memory2_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[11] <= onchip_memory2_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[12] <= onchip_memory2_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[13] <= onchip_memory2_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[14] <= onchip_memory2_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[15] <= onchip_memory2_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[16] <= onchip_memory2_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[17] <= onchip_memory2_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[18] <= onchip_memory2_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[19] <= onchip_memory2_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[20] <= onchip_memory2_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[21] <= onchip_memory2_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[22] <= onchip_memory2_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[23] <= onchip_memory2_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[24] <= onchip_memory2_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[25] <= onchip_memory2_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[26] <= onchip_memory2_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[27] <= onchip_memory2_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[28] <= onchip_memory2_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[29] <= onchip_memory2_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[30] <= onchip_memory2_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_readdata_from_sa[31] <= onchip_memory2_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_write <= onchip_memory2_s1_write~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
registered_cpu_data_master_read_data_valid_onchip_memory2_s1 <= cpu_data_master_read_data_valid_onchip_memory2_s1_shift_register_in~1.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|onchip_memory2:the_onchip_memory2
address[0] => altsyncram:the_altsyncram.address_a[0]
address[1] => altsyncram:the_altsyncram.address_a[1]
address[2] => altsyncram:the_altsyncram.address_a[2]
address[3] => altsyncram:the_altsyncram.address_a[3]
address[4] => altsyncram:the_altsyncram.address_a[4]
address[5] => altsyncram:the_altsyncram.address_a[5]
address[6] => altsyncram:the_altsyncram.address_a[6]
address[7] => altsyncram:the_altsyncram.address_a[7]
address[8] => altsyncram:the_altsyncram.address_a[8]
address[9] => altsyncram:the_altsyncram.address_a[9]
address[10] => altsyncram:the_altsyncram.address_a[10]
byteenable[0] => altsyncram:the_altsyncram.byteena_a[0]
byteenable[1] => altsyncram:the_altsyncram.byteena_a[1]
byteenable[2] => altsyncram:the_altsyncram.byteena_a[2]
byteenable[3] => altsyncram:the_altsyncram.byteena_a[3]
chipselect => wren.IN0
clk => altsyncram:the_altsyncram.clock0
clken => altsyncram:the_altsyncram.clocken0
write => wren.IN1
writedata[0] => altsyncram:the_altsyncram.data_a[0]
writedata[1] => altsyncram:the_altsyncram.data_a[1]
writedata[2] => altsyncram:the_altsyncram.data_a[2]
writedata[3] => altsyncram:the_altsyncram.data_a[3]
writedata[4] => altsyncram:the_altsyncram.data_a[4]
writedata[5] => altsyncram:the_altsyncram.data_a[5]
writedata[6] => altsyncram:the_altsyncram.data_a[6]
writedata[7] => altsyncram:the_altsyncram.data_a[7]
writedata[8] => altsyncram:the_altsyncram.data_a[8]
writedata[9] => altsyncram:the_altsyncram.data_a[9]
writedata[10] => altsyncram:the_altsyncram.data_a[10]
writedata[11] => altsyncram:the_altsyncram.data_a[11]
writedata[12] => altsyncram:the_altsyncram.data_a[12]
writedata[13] => altsyncram:the_altsyncram.data_a[13]
writedata[14] => altsyncram:the_altsyncram.data_a[14]
writedata[15] => altsyncram:the_altsyncram.data_a[15]
writedata[16] => altsyncram:the_altsyncram.data_a[16]
writedata[17] => altsyncram:the_altsyncram.data_a[17]
writedata[18] => altsyncram:the_altsyncram.data_a[18]
writedata[19] => altsyncram:the_altsyncram.data_a[19]
writedata[20] => altsyncram:the_altsyncram.data_a[20]
writedata[21] => altsyncram:the_altsyncram.data_a[21]
writedata[22] => altsyncram:the_altsyncram.data_a[22]
writedata[23] => altsyncram:the_altsyncram.data_a[23]
writedata[24] => altsyncram:the_altsyncram.data_a[24]
writedata[25] => altsyncram:the_altsyncram.data_a[25]
writedata[26] => altsyncram:the_altsyncram.data_a[26]
writedata[27] => altsyncram:the_altsyncram.data_a[27]
writedata[28] => altsyncram:the_altsyncram.data_a[28]
writedata[29] => altsyncram:the_altsyncram.data_a[29]
writedata[30] => altsyncram:the_altsyncram.data_a[30]
writedata[31] => altsyncram:the_altsyncram.data_a[31]
readdata[0] <= altsyncram:the_altsyncram.q_a[0]
readdata[1] <= altsyncram:the_altsyncram.q_a[1]
readdata[2] <= altsyncram:the_altsyncram.q_a[2]
readdata[3] <= altsyncram:the_altsyncram.q_a[3]
readdata[4] <= altsyncram:the_altsyncram.q_a[4]
readdata[5] <= altsyncram:the_altsyncram.q_a[5]
readdata[6] <= altsyncram:the_altsyncram.q_a[6]
readdata[7] <= altsyncram:the_altsyncram.q_a[7]
readdata[8] <= altsyncram:the_altsyncram.q_a[8]
readdata[9] <= altsyncram:the_altsyncram.q_a[9]
readdata[10] <= altsyncram:the_altsyncram.q_a[10]
readdata[11] <= altsyncram:the_altsyncram.q_a[11]
readdata[12] <= altsyncram:the_altsyncram.q_a[12]
readdata[13] <= altsyncram:the_altsyncram.q_a[13]
readdata[14] <= altsyncram:the_altsyncram.q_a[14]
readdata[15] <= altsyncram:the_altsyncram.q_a[15]
readdata[16] <= altsyncram:the_altsyncram.q_a[16]
readdata[17] <= altsyncram:the_altsyncram.q_a[17]
readdata[18] <= altsyncram:the_altsyncram.q_a[18]
readdata[19] <= altsyncram:the_altsyncram.q_a[19]
readdata[20] <= altsyncram:the_altsyncram.q_a[20]
readdata[21] <= altsyncram:the_altsyncram.q_a[21]
readdata[22] <= altsyncram:the_altsyncram.q_a[22]
readdata[23] <= altsyncram:the_altsyncram.q_a[23]
readdata[24] <= altsyncram:the_altsyncram.q_a[24]
readdata[25] <= altsyncram:the_altsyncram.q_a[25]
readdata[26] <= altsyncram:the_altsyncram.q_a[26]
readdata[27] <= altsyncram:the_altsyncram.q_a[27]
readdata[28] <= altsyncram:the_altsyncram.q_a[28]
readdata[29] <= altsyncram:the_altsyncram.q_a[29]
readdata[30] <= altsyncram:the_altsyncram.q_a[30]
readdata[31] <= altsyncram:the_altsyncram.q_a[31]


|CanOpener_top|CanOpener:CanOpener_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram
wren_a => altsyncram_o2c1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_o2c1:auto_generated.data_a[0]
data_a[1] => altsyncram_o2c1:auto_generated.data_a[1]
data_a[2] => altsyncram_o2c1:auto_generated.data_a[2]
data_a[3] => altsyncram_o2c1:auto_generated.data_a[3]
data_a[4] => altsyncram_o2c1:auto_generated.data_a[4]
data_a[5] => altsyncram_o2c1:auto_generated.data_a[5]
data_a[6] => altsyncram_o2c1:auto_generated.data_a[6]
data_a[7] => altsyncram_o2c1:auto_generated.data_a[7]
data_a[8] => altsyncram_o2c1:auto_generated.data_a[8]
data_a[9] => altsyncram_o2c1:auto_generated.data_a[9]
data_a[10] => altsyncram_o2c1:auto_generated.data_a[10]
data_a[11] => altsyncram_o2c1:auto_generated.data_a[11]
data_a[12] => altsyncram_o2c1:auto_generated.data_a[12]
data_a[13] => altsyncram_o2c1:auto_generated.data_a[13]
data_a[14] => altsyncram_o2c1:auto_generated.data_a[14]
data_a[15] => altsyncram_o2c1:auto_generated.data_a[15]
data_a[16] => altsyncram_o2c1:auto_generated.data_a[16]
data_a[17] => altsyncram_o2c1:auto_generated.data_a[17]
data_a[18] => altsyncram_o2c1:auto_generated.data_a[18]
data_a[19] => altsyncram_o2c1:auto_generated.data_a[19]
data_a[20] => altsyncram_o2c1:auto_generated.data_a[20]
data_a[21] => altsyncram_o2c1:auto_generated.data_a[21]
data_a[22] => altsyncram_o2c1:auto_generated.data_a[22]
data_a[23] => altsyncram_o2c1:auto_generated.data_a[23]
data_a[24] => altsyncram_o2c1:auto_generated.data_a[24]
data_a[25] => altsyncram_o2c1:auto_generated.data_a[25]
data_a[26] => altsyncram_o2c1:auto_generated.data_a[26]
data_a[27] => altsyncram_o2c1:auto_generated.data_a[27]
data_a[28] => altsyncram_o2c1:auto_generated.data_a[28]
data_a[29] => altsyncram_o2c1:auto_generated.data_a[29]
data_a[30] => altsyncram_o2c1:auto_generated.data_a[30]
data_a[31] => altsyncram_o2c1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o2c1:auto_generated.address_a[0]
address_a[1] => altsyncram_o2c1:auto_generated.address_a[1]
address_a[2] => altsyncram_o2c1:auto_generated.address_a[2]
address_a[3] => altsyncram_o2c1:auto_generated.address_a[3]
address_a[4] => altsyncram_o2c1:auto_generated.address_a[4]
address_a[5] => altsyncram_o2c1:auto_generated.address_a[5]
address_a[6] => altsyncram_o2c1:auto_generated.address_a[6]
address_a[7] => altsyncram_o2c1:auto_generated.address_a[7]
address_a[8] => altsyncram_o2c1:auto_generated.address_a[8]
address_a[9] => altsyncram_o2c1:auto_generated.address_a[9]
address_a[10] => altsyncram_o2c1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o2c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_o2c1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_o2c1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_o2c1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_o2c1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_o2c1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o2c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_o2c1:auto_generated.q_a[1]
q_a[2] <= altsyncram_o2c1:auto_generated.q_a[2]
q_a[3] <= altsyncram_o2c1:auto_generated.q_a[3]
q_a[4] <= altsyncram_o2c1:auto_generated.q_a[4]
q_a[5] <= altsyncram_o2c1:auto_generated.q_a[5]
q_a[6] <= altsyncram_o2c1:auto_generated.q_a[6]
q_a[7] <= altsyncram_o2c1:auto_generated.q_a[7]
q_a[8] <= altsyncram_o2c1:auto_generated.q_a[8]
q_a[9] <= altsyncram_o2c1:auto_generated.q_a[9]
q_a[10] <= altsyncram_o2c1:auto_generated.q_a[10]
q_a[11] <= altsyncram_o2c1:auto_generated.q_a[11]
q_a[12] <= altsyncram_o2c1:auto_generated.q_a[12]
q_a[13] <= altsyncram_o2c1:auto_generated.q_a[13]
q_a[14] <= altsyncram_o2c1:auto_generated.q_a[14]
q_a[15] <= altsyncram_o2c1:auto_generated.q_a[15]
q_a[16] <= altsyncram_o2c1:auto_generated.q_a[16]
q_a[17] <= altsyncram_o2c1:auto_generated.q_a[17]
q_a[18] <= altsyncram_o2c1:auto_generated.q_a[18]
q_a[19] <= altsyncram_o2c1:auto_generated.q_a[19]
q_a[20] <= altsyncram_o2c1:auto_generated.q_a[20]
q_a[21] <= altsyncram_o2c1:auto_generated.q_a[21]
q_a[22] <= altsyncram_o2c1:auto_generated.q_a[22]
q_a[23] <= altsyncram_o2c1:auto_generated.q_a[23]
q_a[24] <= altsyncram_o2c1:auto_generated.q_a[24]
q_a[25] <= altsyncram_o2c1:auto_generated.q_a[25]
q_a[26] <= altsyncram_o2c1:auto_generated.q_a[26]
q_a[27] <= altsyncram_o2c1:auto_generated.q_a[27]
q_a[28] <= altsyncram_o2c1:auto_generated.q_a[28]
q_a[29] <= altsyncram_o2c1:auto_generated.q_a[29]
q_a[30] <= altsyncram_o2c1:auto_generated.q_a[30]
q_a[31] <= altsyncram_o2c1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CanOpener_top|CanOpener:CanOpener_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_o2c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|CanOpener_top|CanOpener:CanOpener_inst|pio_led_s1_arbitrator:the_pio_led_s1
clk => d1_reasons_to_wait.CLK
clk => d1_pio_led_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => pio_led_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => pio_led_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN29
cpu_data_master_address_to_slave[5] => Equal0.IN28
cpu_data_master_address_to_slave[6] => Equal0.IN27
cpu_data_master_address_to_slave[7] => Equal0.IN26
cpu_data_master_address_to_slave[8] => Equal0.IN25
cpu_data_master_address_to_slave[9] => Equal0.IN24
cpu_data_master_address_to_slave[10] => Equal0.IN23
cpu_data_master_address_to_slave[11] => Equal0.IN22
cpu_data_master_address_to_slave[12] => Equal0.IN21
cpu_data_master_address_to_slave[13] => Equal0.IN20
cpu_data_master_address_to_slave[14] => Equal0.IN19
cpu_data_master_byteenable[0] => pio_led_s1_pretend_byte_enable.DATAB
cpu_data_master_byteenable[1] => ~NO_FANOUT~
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_read => pio_led_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_pio_led_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_pio_led_s1~0.IN0
cpu_data_master_write => pio_led_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_pio_led_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_pio_led_s1~0.IN0
cpu_data_master_writedata[0] => pio_led_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => pio_led_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => pio_led_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => pio_led_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => pio_led_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => pio_led_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => pio_led_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => pio_led_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
pio_led_s1_readdata[0] => pio_led_s1_readdata_from_sa[0].DATAIN
pio_led_s1_readdata[1] => pio_led_s1_readdata_from_sa[1].DATAIN
pio_led_s1_readdata[2] => pio_led_s1_readdata_from_sa[2].DATAIN
pio_led_s1_readdata[3] => pio_led_s1_readdata_from_sa[3].DATAIN
pio_led_s1_readdata[4] => pio_led_s1_readdata_from_sa[4].DATAIN
pio_led_s1_readdata[5] => pio_led_s1_readdata_from_sa[5].DATAIN
pio_led_s1_readdata[6] => pio_led_s1_readdata_from_sa[6].DATAIN
pio_led_s1_readdata[7] => pio_led_s1_readdata_from_sa[7].DATAIN
reset_n => pio_led_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_pio_led_s1_end_xfer~reg0.PRESET
cpu_data_master_granted_pio_led_s1 <= internal_cpu_data_master_qualified_request_pio_led_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_pio_led_s1 <= internal_cpu_data_master_qualified_request_pio_led_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_pio_led_s1 <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_pio_led_s1 <= internal_cpu_data_master_requests_pio_led_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_led_s1_end_xfer <= d1_pio_led_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_chipselect <= internal_cpu_data_master_qualified_request_pio_led_s1~1.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[0] <= pio_led_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[1] <= pio_led_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[2] <= pio_led_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[3] <= pio_led_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[4] <= pio_led_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[5] <= pio_led_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[6] <= pio_led_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[7] <= pio_led_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_write_n <= pio_led_s1_write_n~1.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|pio_led:the_pio_led
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0~0.IN1
clk => data_out[7].CLK
clk => data_out[6].CLK
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[7].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => process_0~0.IN0
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out~0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out~7.DB_MAX_OUTPUT_PORT_TYPE


|CanOpener_top|CanOpener:CanOpener_inst|CanOpener_reset_clk_0_domain_synch_module:CanOpener_reset_clk_0_domain_synch
clk => data_in_d1.CLK
clk => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
reset_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


