# Compile of Tejuino.v was successful.
# Compile of TejuinoTB.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.Jericalla_Evolution_TB
# vsim work.Jericalla_Evolution_TB 
# Start time: 11:36:08 on Mar 31,2025
# Loading work.Jericalla_Evolution_TB
# Loading work.Jericalla_Evolution
# Loading work.Controller
# Loading work.BancRegister
# Loading work.Buffer1
# Loading work.Demuxo
# Loading work.ALU
# Loading work.Buffer2
# Loading work.MemoryData
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'dataOut'. The port definition is at: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /Jericalla_Evolution_TB/DUT/MemData File: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v Line: 85
# Compile of Tejuino.v was successful.
# Compile of TejuinoTB.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of Tejuino.v was successful.
# Compile of TejuinoTB.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.MemoryData
# End time: 11:40:03 on Mar 31,2025, Elapsed time: 0:03:55
# Errors: 0, Warnings: 10
# vsim work.MemoryData 
# Start time: 11:40:03 on Mar 31,2025
# Loading work.MemoryData
vsim work.Jericalla_Evolution_TB
# End time: 11:40:47 on Mar 31,2025, Elapsed time: 0:00:44
# Errors: 0, Warnings: 1
# vsim work.Jericalla_Evolution_TB 
# Start time: 11:40:47 on Mar 31,2025
# Loading work.Jericalla_Evolution_TB
# Loading work.Jericalla_Evolution
# Loading work.Controller
# Loading work.BancRegister
# Loading work.Buffer1
# Loading work.Demuxo
# Loading work.ALU
# Loading work.Buffer2
# Loading work.MemoryData
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'dataOut'. The port definition is at: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /Jericalla_Evolution_TB/DUT/MemData File: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v Line: 85
add wave -position end  sim:/Jericalla_Evolution_TB/instruccion
add wave -position end  sim:/Jericalla_Evolution_TB/Clk
add wave -position end  sim:/Jericalla_Evolution_TB/DataOut
run -all
# ** Note: $stop    : C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v(36)
#    Time: 120 ns  Iteration: 0  Instance: /Jericalla_Evolution_TB
# Break in Module Jericalla_Evolution_TB at C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v line 36
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'dataOut'. The port definition is at: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /Jericalla_Evolution_TB/DUT/MemData File: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v Line: 85
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# ** Note: $stop    : C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v(36)
#    Time: 120 ns  Iteration: 0  Instance: /Jericalla_Evolution_TB
# Break in Module Jericalla_Evolution_TB at C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v line 36
add wave -position end  sim:/Jericalla_Evolution_TB/DUT/Alulu/R
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'dataOut'. The port definition is at: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /Jericalla_Evolution_TB/DUT/MemData File: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v Line: 85
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# ** Note: $stop    : C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v(36)
#    Time: 120 ns  Iteration: 0  Instance: /Jericalla_Evolution_TB
# Break in Module Jericalla_Evolution_TB at C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v line 36
add wave -position 2  sim:/Jericalla_Evolution_TB/DUT/Alulu/A
add wave -position 3  sim:/Jericalla_Evolution_TB/DUT/Alulu/B
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'dataOut'. The port definition is at: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /Jericalla_Evolution_TB/DUT/MemData File: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v Line: 85
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# ** Note: $stop    : C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v(36)
#    Time: 120 ns  Iteration: 0  Instance: /Jericalla_Evolution_TB
# Break in Module Jericalla_Evolution_TB at C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v line 36
# Compile of TejuinoTB.v was successful.
vsim work.Jericalla_Evolution_TB
# End time: 11:56:07 on Mar 31,2025, Elapsed time: 0:15:20
# Errors: 0, Warnings: 3
# vsim work.Jericalla_Evolution_TB 
# Start time: 11:56:07 on Mar 31,2025
# Loading work.Jericalla_Evolution_TB
# Loading work.Jericalla_Evolution
# Loading work.Controller
# Loading work.BancRegister
# Loading work.Buffer1
# Loading work.Demuxo
# Loading work.ALU
# Loading work.Buffer2
# Loading work.MemoryData
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'dataOut'. The port definition is at: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /Jericalla_Evolution_TB/DUT/MemData File: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v Line: 85
add wave -position end  sim:/Jericalla_Evolution_TB/instruccion
add wave -position end  sim:/Jericalla_Evolution_TB/Clk
add wave -position end  sim:/Jericalla_Evolution_TB/DataOut
run
run -all
# ** Note: $stop    : C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v(37)
#    Time: 120 ns  Iteration: 0  Instance: /Jericalla_Evolution_TB
# Break in Module Jericalla_Evolution_TB at C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v line 37
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'dataOut'. The port definition is at: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /Jericalla_Evolution_TB/DUT/MemData File: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v Line: 85
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# ** Note: $stop    : C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v(37)
#    Time: 120 ns  Iteration: 0  Instance: /Jericalla_Evolution_TB
# Break in Module Jericalla_Evolution_TB at C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v line 37
# Compile of Tejuino.v was successful.
# Compile of TejuinoTB.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.Jericalla_Evolution_TB
# End time: 12:06:56 on Mar 31,2025, Elapsed time: 0:10:49
# Errors: 0, Warnings: 3
# vsim work.Jericalla_Evolution_TB 
# Start time: 12:06:56 on Mar 31,2025
# Loading work.Jericalla_Evolution_TB
# Loading work.Jericalla_Evolution
# Loading work.Controller
# Loading work.BancRegister
# Loading work.Buffer1
# Loading work.Demuxo
# Loading work.ALU
# Loading work.Buffer2
# Loading work.MemoryData
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'dataOut'. The port definition is at: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /Jericalla_Evolution_TB/DUT/MemData File: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v Line: 85
add wave -position end  sim:/Jericalla_Evolution_TB/instruccion
add wave -position end  sim:/Jericalla_Evolution_TB/Clk
add wave -position end  sim:/Jericalla_Evolution_TB/DataOut
run -all
# ** Note: $stop    : C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v(37)
#    Time: 120 ns  Iteration: 0  Instance: /Jericalla_Evolution_TB
# Break in Module Jericalla_Evolution_TB at C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v line 37
add wave -position end  sim:/Jericalla_Evolution_TB/DUT/Alulu/A
add wave -position end  sim:/Jericalla_Evolution_TB/DUT/Alulu/B
add wave -position end  sim:/Jericalla_Evolution_TB/DUT/Alulu/ALU_Sel
add wave -position end  sim:/Jericalla_Evolution_TB/DUT/Alulu/R
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'dataOut'. The port definition is at: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /Jericalla_Evolution_TB/DUT/MemData File: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v Line: 85
run -continue
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# ** Note: $stop    : C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v(37)
#    Time: 120 ns  Iteration: 0  Instance: /Jericalla_Evolution_TB
# Break in Module Jericalla_Evolution_TB at C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v line 37
add wave -position end  sim:/Jericalla_Evolution_TB/DUT/BufferTwo/data2In
add wave -position end  sim:/Jericalla_Evolution_TB/DUT/BufferTwo/data2Out
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'dataOut'. The port definition is at: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /Jericalla_Evolution_TB/DUT/MemData File: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v Line: 85
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# ** Note: $stop    : C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v(37)
#    Time: 120 ns  Iteration: 0  Instance: /Jericalla_Evolution_TB
# Break in Module Jericalla_Evolution_TB at C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v line 37
add wave -position end  sim:/Jericalla_Evolution_TB/DUT/BufferTwo/data1In
add wave -position end  sim:/Jericalla_Evolution_TB/DUT/BufferTwo/data1Out
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'dataOut'. The port definition is at: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /Jericalla_Evolution_TB/DUT/MemData File: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v Line: 85
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# ** Note: $stop    : C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v(37)
#    Time: 120 ns  Iteration: 0  Instance: /Jericalla_Evolution_TB
# Break in Module Jericalla_Evolution_TB at C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v line 37
# Compile of Tejuino.v was successful.
# Compile of TejuinoTB.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.Jericalla_Evolution_TB
# End time: 12:17:08 on Mar 31,2025, Elapsed time: 0:10:12
# Errors: 0, Warnings: 3
# vsim work.Jericalla_Evolution_TB 
# Start time: 12:17:08 on Mar 31,2025
# Loading work.Jericalla_Evolution_TB
# Loading work.Jericalla_Evolution
# Loading work.Controller
# Loading work.BancRegister
# Loading work.Buffer1
# Loading work.Demuxo
# Loading work.ALU
# Loading work.Buffer2
# Loading work.MemoryData
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'dataOut'. The port definition is at: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /Jericalla_Evolution_TB/DUT/MemData File: C:/Users/usuario/Documents/Djce/TejunioProyect/Tejuino.v Line: 85
add wave -position end  sim:/Jericalla_Evolution_TB/instruccion
add wave -position end  sim:/Jericalla_Evolution_TB/Clk
add wave -position end  sim:/Jericalla_Evolution_TB/DataOut
add wave -position end  sim:/Jericalla_Evolution_TB/DUT/BufferTwo/data1In
add wave -position end  sim:/Jericalla_Evolution_TB/DUT/BufferTwo/data1Out
run -all
# ** Note: $stop    : C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v(37)
#    Time: 120 ns  Iteration: 0  Instance: /Jericalla_Evolution_TB
# Break in Module Jericalla_Evolution_TB at C:/Users/usuario/Documents/Djce/TejunioProyect/TejuinoTB.v line 37
