{"Source Block": ["oh/elink/hdl/etx_protocol.v@66:76@HdlIdDef", "   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n   wire \t  burst_type_match;\n   wire [31:0] \t  burst_addr;\n   wire \t  burst_addr_match;\n   wire \t  burst_in;\n   wire \t  adjust;\n   wire \t  current_match;\n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@61:71", "   wire [4:0] \t  etx_ctrlmode;\n   wire [AW-1:0]  etx_dstaddr;\n   wire [DW-1:0]  etx_data;\n   wire \t  tx_write;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n   wire \t  burst_type_match;\n"], ["oh/elink/hdl/etx_protocol.v@68:78", "   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n   wire \t  burst_type_match;\n   wire [31:0] \t  burst_addr;\n   wire \t  burst_addr_match;\n   wire \t  burst_in;\n   wire \t  adjust;\n   wire \t  current_match;\n   wire \t  next_match;\n   wire \t  tx_burst_in;\n"], ["oh/elink/hdl/etx_protocol.v@65:75", "   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n   wire \t  burst_type_match;\n   wire [31:0] \t  burst_addr;\n   wire \t  burst_addr_match;\n   wire \t  burst_in;\n   wire \t  adjust;\n"], ["oh/elink/hdl/etx_protocol.v@63:73", "   wire [DW-1:0]  etx_data;\n   wire \t  tx_write;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n   wire \t  burst_type_match;\n   wire [31:0] \t  burst_addr;\n   wire \t  burst_addr_match;\n"], ["oh/elink/hdl/etx_protocol.v@62:72", "   wire [AW-1:0]  etx_dstaddr;\n   wire [DW-1:0]  etx_data;\n   wire \t  tx_write;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n   wire \t  burst_type_match;\n   wire [31:0] \t  burst_addr;\n"], ["oh/elink/hdl/etx_protocol.v@64:74", "   wire \t  tx_write;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n   wire \t  burst_type_match;\n   wire [31:0] \t  burst_addr;\n   wire \t  burst_addr_match;\n   wire \t  burst_in;\n"], ["oh/elink/hdl/etx_protocol.v@69:79", "   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n   wire \t  burst_type_match;\n   wire [31:0] \t  burst_addr;\n   wire \t  burst_addr_match;\n   wire \t  burst_in;\n   wire \t  adjust;\n   wire \t  current_match;\n   wire \t  next_match;\n   wire \t  tx_burst_in;\n\n"], ["oh/elink/hdl/etx_protocol.v@67:77", "   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire \t  burst_match;\n   wire \t  burst_type_match;\n   wire [31:0] \t  burst_addr;\n   wire \t  burst_addr_match;\n   wire \t  burst_in;\n   wire \t  adjust;\n   wire \t  current_match;\n   wire \t  next_match;\n"]], "Diff Content": {"Delete": [[71, "   wire \t  burst_type_match;\n"]], "Add": []}}