Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 14 16:16:24 2021
| Host         : DESKTOP-9JC1D09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_control_sets_placed.rpt
| Design       : lab4
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              29 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------+----------------------+------------------+----------------+
|    Clock Signal    |     Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+----------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG     | MPG_1/clear          |                      |                1 |              1 |
|  clk_IBUF_BUFG     | MPG_2/q1_i_1__0_n_0  |                      |                1 |              1 |
|  IFC_1/PCsrc_reg_1 |                      |                      |                1 |              1 |
|  clk_IBUF_BUFG     | MPG_1/E[0]           | MPG_1/jadr_reg[3]    |                2 |              4 |
|  clk_IBUF_BUFG     |                      | MPG_1/clear          |                4 |             16 |
|  clk_IBUF_BUFG     |                      | MPG_2/q1_i_1__0_n_0  |                4 |             16 |
|  clk_IBUF_BUFG     | IFC_1/PCsrc_reg_3    |                      |                4 |             16 |
|  clk_IBUF_BUFG     | MPG_2/sig_reg_rep[2] | MPG_1/sig_reg_rep[2] |                7 |             18 |
|  clk_IBUF_BUFG     |                      |                      |                8 |             22 |
|  clk_IBUF_BUFG     | MPG_1/E[0]           |                      |                9 |             27 |
|  clk_IBUF_BUFG     | IFC_1/p_0_in         |                      |                6 |             48 |
+--------------------+----------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


