{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679968978490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679968978491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 09:02:58 2023 " "Processing started: Tue Mar 28 09:02:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679968978491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968978491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968978491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679968979468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679968979469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/write_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/write_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_output " "Found entity 1: write_output" {  } { { "../write_output.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/write_output.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/vsx_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ntthps/keccak-hw-prj/tiensha/vsx_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VSX_module " "Found entity 1: VSX_module" {  } { { "../VSX_module.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/VSX_module.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986663 ""} { "Info" "ISGN_ENTITY_NAME" "2 VSX_module_tb " "Found entity 2: VSX_module_tb" {  } { { "../VSX_module.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/VSX_module.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/vector_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/vector_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vector_testbench " "Found entity 1: vector_testbench" {  } { { "../vector_testbench.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/vector_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986673 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "trunc.sv(59) " "Verilog HDL information at trunc.sv(59): always construct contains both blocking and non-blocking assignments" {  } { { "../trunc.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/trunc.sv" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679968986680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/trunc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/trunc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trunc " "Found entity 1: trunc" {  } { { "../trunc.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/trunc.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/transformation_round.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ntthps/keccak-hw-prj/tiensha/transformation_round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transformation_round " "Found entity 1: transformation_round" {  } { { "../transformation_round.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/transformation_round.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986689 ""} { "Info" "ISGN_ENTITY_NAME" "2 transformation_round_tb " "Found entity 2: transformation_round_tb" {  } { { "../transformation_round.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/transformation_round.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/top_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ntthps/keccak-hw-prj/tiensha/top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986701 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_module_tb " "Found entity 2: top_module_tb" {  } { { "../top_module.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/string_to_array.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ntthps/keccak-hw-prj/tiensha/string_to_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 string_to_array " "Found entity 1: string_to_array" {  } { { "../string_to_array.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/string_to_array.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986712 ""} { "Info" "ISGN_ENTITY_NAME" "2 string_to_array_tb " "Found entity 2: string_to_array_tb" {  } { { "../string_to_array.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/string_to_array.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/step_mapping_24round.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ntthps/keccak-hw-prj/tiensha/step_mapping_24round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 step_mapping_24round " "Found entity 1: step_mapping_24round" {  } { { "../step_mapping_24round.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/step_mapping_24round.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986719 ""} { "Info" "ISGN_ENTITY_NAME" "2 step_mapping_24round_tb " "Found entity 2: step_mapping_24round_tb" {  } { { "../step_mapping_24round.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/step_mapping_24round.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/step_mapping.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ntthps/keccak-hw-prj/tiensha/step_mapping.sv" { { "Info" "ISGN_ENTITY_NAME" "1 step_mapping " "Found entity 1: step_mapping" {  } { { "../step_mapping.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/step_mapping.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986726 ""} { "Info" "ISGN_ENTITY_NAME" "2 step_mapping_tb " "Found entity 2: step_mapping_tb" {  } { { "../step_mapping.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/step_mapping.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/sm_theta.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/sm_theta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_theta " "Found entity 1: sm_theta" {  } { { "../sm_theta.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/sm_theta.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/sm_rho.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/sm_rho.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_rho " "Found entity 1: sm_rho" {  } { { "../sm_rho.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/sm_rho.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/sm_pi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/sm_pi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_pi " "Found entity 1: sm_pi" {  } { { "../sm_pi.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/sm_pi.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/sm_iota.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/sm_iota.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_iota " "Found entity 1: sm_iota" {  } { { "../sm_iota.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/sm_iota.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/sm_chi.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ntthps/keccak-hw-prj/tiensha/sm_chi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_chi " "Found entity 1: sm_chi" {  } { { "../sm_chi.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/sm_chi.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986762 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_theta_chi_tb " "Found entity 2: sm_theta_chi_tb" {  } { { "../sm_chi.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/sm_chi.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/round_constant.sv 0 0 " "Found 0 design units, including 0 entities, in source file /ntthps/keccak-hw-prj/tiensha/round_constant.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../register.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/register.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/pipeline_transformation_round.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/pipeline_transformation_round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_transformation_round " "Found entity 1: pipeline_transformation_round" {  } { { "../pipeline_transformation_round.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/pipeline_transformation_round.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/pipeline_top.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ntthps/keccak-hw-prj/tiensha/pipeline_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_top " "Found entity 1: pipeline_top" {  } { { "../pipeline_top.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/pipeline_top.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986798 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipeline_top_tb " "Found entity 2: pipeline_top_tb" {  } { { "../pipeline_top.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/pipeline_top.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/pipeline_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/pipeline_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg " "Found entity 1: pipeline_reg" {  } { { "../pipeline_reg.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/pipeline_reg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/mux2to1_1600bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/mux2to1_1600bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_1600bit " "Found entity 1: mux2to1_1600bit" {  } { { "../mux2to1_1600bit.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/mux2to1_1600bit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/keccak_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /ntthps/keccak-hw-prj/tiensha/keccak_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keccak_pkg (SystemVerilog) " "Found design unit 1: keccak_pkg (SystemVerilog)" {  } { { "../keccak_pkg.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/keccak_pkg.sv" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/keccak_core_pl.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ntthps/keccak-hw-prj/tiensha/keccak_core_pl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keccak_core_PL " "Found entity 1: keccak_core_PL" {  } { { "../keccak_core_PL.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/keccak_core_PL.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986831 ""} { "Info" "ISGN_ENTITY_NAME" "2 keccak_core_PL_tb " "Found entity 2: keccak_core_PL_tb" {  } { { "../keccak_core_PL.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/keccak_core_PL.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/keccak_core_nopl.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ntthps/keccak-hw-prj/tiensha/keccak_core_nopl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keccak_core_NOPL " "Found entity 1: keccak_core_NOPL" {  } { { "../keccak_core_NOPL.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/keccak_core_NOPL.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986842 ""} { "Info" "ISGN_ENTITY_NAME" "2 keccak_core_NOPL_tb " "Found entity 2: keccak_core_NOPL_tb" {  } { { "../keccak_core_NOPL.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/keccak_core_NOPL.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/keccak_core_ad_nopl.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ntthps/keccak-hw-prj/tiensha/keccak_core_ad_nopl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keccak_core_ad_NOPL " "Found entity 1: keccak_core_ad_NOPL" {  } { { "../keccak_core_ad_NOPL.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/keccak_core_ad_NOPL.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986854 ""} { "Info" "ISGN_ENTITY_NAME" "2 keccak_core_ad_NOPL_tb " "Found entity 2: keccak_core_ad_NOPL_tb" {  } { { "../keccak_core_ad_NOPL.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/keccak_core_ad_NOPL.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986854 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "get_input.sv(123) " "Verilog HDL information at get_input.sv(123): always construct contains both blocking and non-blocking assignments" {  } { { "../get_input.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/get_input.sv" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679968986861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/get_input.sv 4 4 " "Found 4 design units, including 4 entities, in source file /ntthps/keccak-hw-prj/tiensha/get_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 get_input " "Found entity 1: get_input" {  } { { "../get_input.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/get_input.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986862 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_counter " "Found entity 2: pc_counter" {  } { { "../get_input.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/get_input.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986862 ""} { "Info" "ISGN_ENTITY_NAME" "3 readfile " "Found entity 3: readfile" {  } { { "../get_input.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/get_input.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986862 ""} { "Info" "ISGN_ENTITY_NAME" "4 readfile_tb " "Found entity 4: readfile_tb" {  } { { "../get_input.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/get_input.sv" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../counter.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/control_signal.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/control_signal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_signal " "Found entity 1: control_signal" {  } { { "../control_signal.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/control_signal.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/control_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/control_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_2 " "Found entity 1: control_2" {  } { { "../control_2.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/control_2.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/control.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "buffer_in_2.sv(42) " "Verilog HDL information at buffer_in_2.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "../buffer_in_2.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/buffer_in_2.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679968986905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/buffer_in_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/buffer_in_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_in_2 " "Found entity 1: buffer_in_2" {  } { { "../buffer_in_2.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/buffer_in_2.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986906 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "buffer_in.sv(49) " "Verilog HDL information at buffer_in.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "../buffer_in.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/buffer_in.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679968986916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/buffer_in.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ntthps/keccak-hw-prj/tiensha/buffer_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_in " "Found entity 1: buffer_in" {  } { { "../buffer_in.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/buffer_in.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986916 ""} { "Info" "ISGN_ENTITY_NAME" "2 buffer_in_test " "Found entity 2: buffer_in_test" {  } { { "../buffer_in.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/buffer_in.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/array_to_string.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ntthps/keccak-hw-prj/tiensha/array_to_string.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array_to_string " "Found entity 1: array_to_string" {  } { { "../array_to_string.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/array_to_string.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679968986918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ntthps/keccak-hw-prj/tiensha/24round_sm.sv 0 0 " "Found 0 design units, including 0 entities, in source file /ntthps/keccak-hw-prj/tiensha/24round_sm.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679968986920 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ready vector_testbench.sv(20) " "Verilog HDL Implicit Net warning at vector_testbench.sv(20): created implicit net for \"ready\"" {  } { { "../vector_testbench.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/vector_testbench.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968986920 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out pipeline_transformation_round.sv(28) " "Verilog HDL Implicit Net warning at pipeline_transformation_round.sv(28): created implicit net for \"out\"" {  } { { "../pipeline_transformation_round.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/pipeline_transformation_round.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968986920 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "finish_hash get_input.sv(142) " "Verilog HDL Implicit Net warning at get_input.sv(142): created implicit net for \"finish_hash\"" {  } { { "../get_input.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/get_input.sv" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968986920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679968986963 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a top_module.sv(24) " "Verilog HDL or VHDL warning at top_module.sv(24): object \"a\" assigned a value but never read" {  } { { "../top_module.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679968986969 "|top_module"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tr_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tr_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968987169 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tr_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tr_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968987169 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968987169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_in buffer_in:buff_in " "Elaborating entity \"buffer_in\" for hierarchy \"buffer_in:buff_in\"" {  } { { "../top_module.sv" "buff_in" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968987241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stop_read buffer_in.sv(22) " "Verilog HDL or VHDL warning at buffer_in.sv(22): object \"stop_read\" assigned a value but never read" {  } { { "../buffer_in.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/buffer_in.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679968987243 "|top_module|buffer_in:buff_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 buffer_in.sv(77) " "Verilog HDL assignment warning at buffer_in.sv(77): truncated value with size 32 to match size of target (4)" {  } { { "../buffer_in.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/buffer_in.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679968987270 "|top_module|buffer_in:buff_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 buffer_in.sv(90) " "Verilog HDL assignment warning at buffer_in.sv(90): truncated value with size 32 to match size of target (4)" {  } { { "../buffer_in.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/buffer_in.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679968987277 "|top_module|buffer_in:buff_in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_1600bit mux2to1_1600bit:mux2to1 " "Elaborating entity \"mux2to1_1600bit\" for hierarchy \"mux2to1_1600bit:mux2to1\"" {  } { { "../top_module.sv" "mux2to1" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968987953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VSX_module VSX_module:VSX " "Elaborating entity \"VSX_module\" for hierarchy \"VSX_module:VSX\"" {  } { { "../top_module.sv" "VSX" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968987998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "string_to_array string_to_array:sta " "Elaborating entity \"string_to_array\" for hierarchy \"string_to_array:sta\"" {  } { { "../top_module.sv" "sta" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968988306 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988325 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transformation_round transformation_round:tr " "Elaborating entity \"transformation_round\" for hierarchy \"transformation_round:tr\"" {  } { { "../top_module.sv" "tr" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968988340 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tr_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tr_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988450 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tr_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tr_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988450 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sm_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sm_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988450 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sm_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sm_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988450 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sm_out_ff " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sm_out_ff\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988450 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tr_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tr_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988452 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tr_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tr_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_mapping transformation_round:tr\|step_mapping:sm " "Elaborating entity \"step_mapping\" for hierarchy \"transformation_round:tr\|step_mapping:sm\"" {  } { { "../transformation_round.sv" "sm" { Text "D:/ntthps/keccak-hw-prj/TienSHA/transformation_round.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968988495 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988650 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988650 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "theta_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"theta_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988650 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "theta_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"theta_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988650 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rho_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rho_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988650 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rho_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rho_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988650 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "chi_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"chi_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988650 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "chi_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"chi_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988650 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pi_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pi_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988650 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pi_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pi_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988650 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "iota_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"iota_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988650 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "iota_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"iota_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988650 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988652 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_theta transformation_round:tr\|step_mapping:sm\|sm_theta:theta " "Elaborating entity \"sm_theta\" for hierarchy \"transformation_round:tr\|step_mapping:sm\|sm_theta:theta\"" {  } { { "../step_mapping.sv" "theta" { Text "D:/ntthps/keccak-hw-prj/TienSHA/step_mapping.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968988700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sm_theta.sv(82) " "Verilog HDL assignment warning at sm_theta.sv(82): truncated value with size 32 to match size of target (3)" {  } { { "../sm_theta.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/sm_theta.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679968988748 "|top_module|transformation_round:tr|step_mapping:sm|sm_theta:theta"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sm_theta.sv(80) " "Verilog HDL assignment warning at sm_theta.sv(80): truncated value with size 32 to match size of target (3)" {  } { { "../sm_theta.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/sm_theta.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679968988754 "|top_module|transformation_round:tr|step_mapping:sm|sm_theta:theta"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "theta_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"theta_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988912 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "theta_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"theta_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988912 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "theta_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"theta_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988913 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "theta_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"theta_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968988913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_rho transformation_round:tr\|step_mapping:sm\|sm_rho:rho " "Elaborating entity \"sm_rho\" for hierarchy \"transformation_round:tr\|step_mapping:sm\|sm_rho:rho\"" {  } { { "../step_mapping.sv" "rho" { Text "D:/ntthps/keccak-hw-prj/TienSHA/step_mapping.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968988939 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rho_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rho_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989027 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rho_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rho_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989027 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rho_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rho_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989028 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rho_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rho_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_pi transformation_round:tr\|step_mapping:sm\|sm_pi:pi " "Elaborating entity \"sm_pi\" for hierarchy \"transformation_round:tr\|step_mapping:sm\|sm_pi:pi\"" {  } { { "../step_mapping.sv" "pi" { Text "D:/ntthps/keccak-hw-prj/TienSHA/step_mapping.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968989043 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pi_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pi_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989156 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pi_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pi_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989156 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pi_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pi_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989157 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pi_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pi_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_chi transformation_round:tr\|step_mapping:sm\|sm_chi:chi " "Elaborating entity \"sm_chi\" for hierarchy \"transformation_round:tr\|step_mapping:sm\|sm_chi:chi\"" {  } { { "../step_mapping.sv" "chi" { Text "D:/ntthps/keccak-hw-prj/TienSHA/step_mapping.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968989172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sm_chi.sv(26) " "Verilog HDL assignment warning at sm_chi.sv(26): truncated value with size 32 to match size of target (3)" {  } { { "../sm_chi.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/sm_chi.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679968989174 "|top_module|transformation_round:tr|step_mapping:sm|sm_chi:chi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sm_chi.sv(27) " "Verilog HDL assignment warning at sm_chi.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "../sm_chi.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/sm_chi.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679968989174 "|top_module|transformation_round:tr|step_mapping:sm|sm_chi:chi"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "chi_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"chi_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989448 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "chi_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"chi_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989448 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "chi_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"chi_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989449 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "chi_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"chi_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_iota transformation_round:tr\|step_mapping:sm\|sm_iota:iota " "Elaborating entity \"sm_iota\" for hierarchy \"transformation_round:tr\|step_mapping:sm\|sm_iota:iota\"" {  } { { "../step_mapping.sv" "iota" { Text "D:/ntthps/keccak-hw-prj/TienSHA/step_mapping.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968989478 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "iota_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"iota_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989525 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "iota_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"iota_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989525 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "iota_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"iota_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989526 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "iota_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"iota_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter " "Elaborating entity \"counter\" for hierarchy \"counter:counter\"" {  } { { "../top_module.sv" "counter" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968989544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.sv(24) " "Verilog HDL assignment warning at counter.sv(24): truncated value with size 32 to match size of target (5)" {  } { { "../counter.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/counter.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679968989545 "|top_module|counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "../top_module.sv" "control" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968989549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array_to_string array_to_string:ats " "Elaborating entity \"array_to_string\" for hierarchy \"array_to_string:ats\"" {  } { { "../top_module.sv" "ats" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968989557 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989576 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679968989577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:re " "Elaborating entity \"register\" for hierarchy \"register:re\"" {  } { { "../top_module.sv" "re" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968989589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trunc trunc:trunc " "Elaborating entity \"trunc\" for hierarchy \"trunc:trunc\"" {  } { { "../top_module.sv" "trunc" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679968989718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 trunc.sv(54) " "Verilog HDL assignment warning at trunc.sv(54): truncated value with size 32 to match size of target (6)" {  } { { "../trunc.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/trunc.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679968989725 "|top_module|trunc:trunc"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "transformation_round:tr\|step_mapping:sm\|sm_iota:iota\|Ram0 " "RAM logic \"transformation_round:tr\|step_mapping:sm\|sm_iota:iota\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../sm_iota.sv" "Ram0" { Text "D:/ntthps/keccak-hw-prj/TienSHA/sm_iota.sv" 72 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1679968993358 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1679968993358 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679969017447 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679969062060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ntthps/keccak-hw-prj/TienSHA/qtussynth/output_files/top_module.map.smsg " "Generated suppressed messages file D:/ntthps/keccak-hw-prj/TienSHA/qtussynth/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679969062603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679969063531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679969063531 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[0\] " "No output dependent on input pin \"d\[0\]\"" {  } { { "../top_module.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679969064856 "|top_module|d[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[1\] " "No output dependent on input pin \"d\[1\]\"" {  } { { "../top_module.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679969064856 "|top_module|d[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[2\] " "No output dependent on input pin \"d\[2\]\"" {  } { { "../top_module.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679969064856 "|top_module|d[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[3\] " "No output dependent on input pin \"d\[3\]\"" {  } { { "../top_module.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679969064856 "|top_module|d[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[4\] " "No output dependent on input pin \"d\[4\]\"" {  } { { "../top_module.sv" "" { Text "D:/ntthps/keccak-hw-prj/TienSHA/top_module.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679969064856 "|top_module|d[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1679969064856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15437 " "Implemented 15437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679969064921 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679969064921 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15320 " "Implemented 15320 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679969064921 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679969064921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5027 " "Peak virtual memory: 5027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679969064975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 09:04:24 2023 " "Processing ended: Tue Mar 28 09:04:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679969064975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679969064975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679969064975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679969064975 ""}
