--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
Y:\BackUp\UCLA\152A-ee\M152A-2020Winter\Lab2\smartxplorer_results\run4\nexys3.ncd
Y:\BackUp\UCLA\152A-ee\M152A-2020Winter\Lab2\smartxplorer_results\run4\nexys3.pcf
-xml
Y:\BackUp\UCLA\152A-ee\M152A-2020Winter\Lab2\smartxplorer_results\run4\nexys3.twx
-v 3 -s 3 -n 3 -fastpaths -o
Y:\BackUp\UCLA\152A-ee\M152A-2020Winter\Lab2\smartxplorer_results\run4\nexys3.twr

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35363 paths analyzed, 1133 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.698ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_13 (SLICE_X11Y18.B1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.648ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.348 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.BQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X15Y18.A5      net (fanout=17)       1.736   inst_wd<5>
    SLICE_X15Y18.A       Tilo                  0.259   uart_top_/tx_data<15>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y3.B15       net (fanout=4)        1.060   seq_tx_data<15>
    DSP48_X0Y3.M13       Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X11Y18.B1      net (fanout=4)        1.516   seq_/alu_/mul_data<13>
    SLICE_X11Y18.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT51
                                                       seq_/rf_/rf_3_13
    -------------------------------------------------  ---------------------------
    Total                                      8.648ns (4.336ns logic, 4.312ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.348 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X13Y17.C4      net (fanout=18)       1.996   inst_wd<4>
    SLICE_X13Y17.C       Tilo                  0.259   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a61
    DSP48_X0Y3.B14       net (fanout=5)        0.790   seq_tx_data<14>
    DSP48_X0Y3.M13       Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X11Y18.B1      net (fanout=4)        1.516   seq_/alu_/mul_data<13>
    SLICE_X11Y18.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT51
                                                       seq_/rf_/rf_3_13
    -------------------------------------------------  ---------------------------
    Total                                      8.638ns (4.336ns logic, 4.302ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.624ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.348 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X13Y17.A4      net (fanout=18)       1.974   inst_wd<4>
    SLICE_X13Y17.A       Tilo                  0.259   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a51
    DSP48_X0Y3.B13       net (fanout=5)        0.798   seq_tx_data<13>
    DSP48_X0Y3.M13       Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X11Y18.B1      net (fanout=4)        1.516   seq_/alu_/mul_data<13>
    SLICE_X11Y18.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT51
                                                       seq_/rf_/rf_3_13
    -------------------------------------------------  ---------------------------
    Total                                      8.624ns (4.336ns logic, 4.288ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_39 (SLICE_X13Y13.D2), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.625ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.255 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.BQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X15Y18.A5      net (fanout=17)       1.736   inst_wd<5>
    SLICE_X15Y18.A       Tilo                  0.259   uart_top_/tx_data<15>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y3.B15       net (fanout=4)        1.060   seq_tx_data<15>
    DSP48_X0Y3.M7        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X13Y13.D2      net (fanout=4)        1.493   seq_/alu_/mul_data<7>
    SLICE_X13Y13.CLK     Tas                   0.322   seq_/rf_/rf_3<39>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT141
                                                       seq_/rf_/rf_3_39
    -------------------------------------------------  ---------------------------
    Total                                      8.625ns (4.336ns logic, 4.289ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.615ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.255 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X13Y17.C4      net (fanout=18)       1.996   inst_wd<4>
    SLICE_X13Y17.C       Tilo                  0.259   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a61
    DSP48_X0Y3.B14       net (fanout=5)        0.790   seq_tx_data<14>
    DSP48_X0Y3.M7        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X13Y13.D2      net (fanout=4)        1.493   seq_/alu_/mul_data<7>
    SLICE_X13Y13.CLK     Tas                   0.322   seq_/rf_/rf_3<39>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT141
                                                       seq_/rf_/rf_3_39
    -------------------------------------------------  ---------------------------
    Total                                      8.615ns (4.336ns logic, 4.279ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.601ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.255 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X13Y17.A4      net (fanout=18)       1.974   inst_wd<4>
    SLICE_X13Y17.A       Tilo                  0.259   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a51
    DSP48_X0Y3.B13       net (fanout=5)        0.798   seq_tx_data<13>
    DSP48_X0Y3.M7        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X13Y13.D2      net (fanout=4)        1.493   seq_/alu_/mul_data<7>
    SLICE_X13Y13.CLK     Tas                   0.322   seq_/rf_/rf_3<39>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT141
                                                       seq_/rf_/rf_3_39
    -------------------------------------------------  ---------------------------
    Total                                      8.601ns (4.336ns logic, 4.265ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_28 (SLICE_X13Y18.A3), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.604ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.345 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.BQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X15Y18.A5      net (fanout=17)       1.736   inst_wd<5>
    SLICE_X15Y18.A       Tilo                  0.259   uart_top_/tx_data<15>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y3.B15       net (fanout=4)        1.060   seq_tx_data<15>
    DSP48_X0Y3.M12       Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X13Y18.A3      net (fanout=4)        1.472   seq_/alu_/mul_data<12>
    SLICE_X13Y18.CLK     Tas                   0.322   seq_/rf_/rf_3<31>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT41
                                                       seq_/rf_/rf_3_28
    -------------------------------------------------  ---------------------------
    Total                                      8.604ns (4.336ns logic, 4.268ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.594ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.345 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X13Y17.C4      net (fanout=18)       1.996   inst_wd<4>
    SLICE_X13Y17.C       Tilo                  0.259   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a61
    DSP48_X0Y3.B14       net (fanout=5)        0.790   seq_tx_data<14>
    DSP48_X0Y3.M12       Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X13Y18.A3      net (fanout=4)        1.472   seq_/alu_/mul_data<12>
    SLICE_X13Y18.CLK     Tas                   0.322   seq_/rf_/rf_3<31>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT41
                                                       seq_/rf_/rf_3_28
    -------------------------------------------------  ---------------------------
    Total                                      8.594ns (4.336ns logic, 4.258ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.580ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.345 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X13Y17.A4      net (fanout=18)       1.974   inst_wd<4>
    SLICE_X13Y17.A       Tilo                  0.259   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a51
    DSP48_X0Y3.B13       net (fanout=5)        0.798   seq_tx_data<13>
    DSP48_X0Y3.M12       Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X13Y18.A3      net (fanout=4)        1.472   seq_/alu_/mul_data<12>
    SLICE_X13Y18.CLK     Tas                   0.322   seq_/rf_/rf_3<31>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT41
                                                       seq_/rf_/rf_3_28
    -------------------------------------------------  ---------------------------
    Total                                      8.580ns (4.336ns logic, 4.244ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y15.ADDRAWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/wp_6 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.124 - 0.115)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/wp_6 to uart_top_/tfifo_/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X33Y28.AQ          Tcko                  0.198   uart_top_/tfifo_/wp<8>
                                                           uart_top_/tfifo_/wp_6
    RAMB8_X1Y15.ADDRAWRADDR9 net (fanout=3)        0.162   uart_top_/tfifo_/wp<6>
    RAMB8_X1Y15.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                           uart_top_/tfifo_/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.294ns (0.132ns logic, 0.162ns route)
                                                           (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y15.ADDRAWRADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/wp_9 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.124 - 0.115)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/wp_9 to uart_top_/tfifo_/Mram_mem
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X33Y28.DMUX         Tshcko                0.244   uart_top_/tfifo_/wp<8>
                                                            uart_top_/tfifo_/wp_9
    RAMB8_X1Y15.ADDRAWRADDR12 net (fanout=2)        0.127   uart_top_/tfifo_/wp<9>
    RAMB8_X1Y15.CLKAWRCLK     Trckc_ADDRA (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                            uart_top_/tfifo_/Mram_mem
    ------------------------------------------------------  ---------------------------
    Total                                           0.305ns (0.178ns logic, 0.127ns route)
                                                            (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y15.ADDRAWRADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/wp_8 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.124 - 0.115)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/wp_8 to uart_top_/tfifo_/Mram_mem
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X33Y28.DQ           Tcko                  0.198   uart_top_/tfifo_/wp<8>
                                                            uart_top_/tfifo_/wp_8
    RAMB8_X1Y15.ADDRAWRADDR11 net (fanout=2)        0.258   uart_top_/tfifo_/wp<8>
    RAMB8_X1Y15.CLKAWRCLK     Trckc_ADDRA (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                            uart_top_/tfifo_/Mram_mem
    ------------------------------------------------------  ---------------------------
    Total                                           0.390ns (0.132ns logic, 0.258ns route)
                                                            (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y15.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.698|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35363 paths, 0 nets, and 1472 connections

Design statistics:
   Minimum period:   8.698ns{1}   (Maximum frequency: 114.969MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 28 14:52:18 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



