run
-ifmt mixed
-register_balancing yes
-lc auto
-reduce_control_sets auto
-vlgincdir @BLUESPECDIR@/Verilog
-ifn config/@APM_NAME@.prj
-ofn @TMP_XILINX_DIR@/@APM_NAME@
-ofmt NGC
-p @FPGA_PART_XILINX@
-top mk_model_Wrapper
