INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/root/Desktop/lab1/lab1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/root/Desktop/lab1/lab1.srcs/sim_1/new/main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_test
