GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\Buzzer.v'
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\ClockStatus.v'
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\Divider.v'
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\centerctrl.v'
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\counter10.v'
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\counter24.v'
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\counter6.v'
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\dht11.v'
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\gowin_prom\ascii_pROM.v'
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\key_board.v'
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\lcd_init.v'
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\lcd_show_char.v'
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\lcd_write.v'
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\show_string_number_ctrl.v'
Analyzing Verilog file 'F:\hardware_design\gowin_fpga_clock\src\spi_st7735lcd.v'
Compiling module 'spi_st7735lcd'("F:\hardware_design\gowin_fpga_clock\src\spi_st7735lcd.v":11)
Compiling module 'key_board'("F:\hardware_design\gowin_fpga_clock\src\key_board.v":1)
WARN  (EX3670) : Actual bit length 5 differs from formal bit length 4 for port 'Key_Value'("F:\hardware_design\gowin_fpga_clock\src\spi_st7735lcd.v":54)
Compiling module 'Buzzer'("F:\hardware_design\gowin_fpga_clock\src\Buzzer.v":1)
Compiling module 'Divider(CLK_Freq=12000000)'("F:\hardware_design\gowin_fpga_clock\src\Divider.v":2)
Compiling module 'counter10'("F:\hardware_design\gowin_fpga_clock\src\counter10.v":2)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'EN'("F:\hardware_design\gowin_fpga_clock\src\spi_st7735lcd.v":90)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 4 for port 'newOnes'("F:\hardware_design\gowin_fpga_clock\src\spi_st7735lcd.v":91)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 5 for port 'isMinute'("F:\hardware_design\gowin_fpga_clock\src\spi_st7735lcd.v":93)
Compiling module 'counter6'("F:\hardware_design\gowin_fpga_clock\src\counter6.v":2)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 4 for port 'newTens'("F:\hardware_design\gowin_fpga_clock\src\spi_st7735lcd.v":98)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 5 for port 'isMinute'("F:\hardware_design\gowin_fpga_clock\src\spi_st7735lcd.v":99)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 5 for port 'isMinute'("F:\hardware_design\gowin_fpga_clock\src\spi_st7735lcd.v":106)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 5 for port 'isMinute'("F:\hardware_design\gowin_fpga_clock\src\spi_st7735lcd.v":113)
Compiling module 'counter24'("F:\hardware_design\gowin_fpga_clock\src\counter24.v":2)
Compiling module 'ClockStatus'("F:\hardware_design\gowin_fpga_clock\src\ClockStatus.v":1)
WARN  (EX3670) : Actual bit length 5 differs from formal bit length 4 for port 'KEY_Value'("F:\hardware_design\gowin_fpga_clock\src\spi_st7735lcd.v":127)
Compiling module 'dht11'("F:\hardware_design\gowin_fpga_clock\src\dht11.v":1)
Compiling module 'lcd_init'("F:\hardware_design\gowin_fpga_clock\src\lcd_init.v":7)
Compiling module 'muxcontrol'("F:\hardware_design\gowin_fpga_clock\src\centerctrl.v":6)
Compiling module 'lcd_write'("F:\hardware_design\gowin_fpga_clock\src\lcd_write.v":7)
Compiling module 'show_string_number_ctrl'("F:\hardware_design\gowin_fpga_clock\src\show_string_number_ctrl.v":7)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 7("F:\hardware_design\gowin_fpga_clock\src\show_string_number_ctrl.v":184)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 7("F:\hardware_design\gowin_fpga_clock\src\show_string_number_ctrl.v":188)
Compiling module 'lcd_show_char'("F:\hardware_design\gowin_fpga_clock\src\lcd_show_char.v":6)
Compiling module 'ascii_pROM'("F:\hardware_design\gowin_fpga_clock\src\gowin_prom\ascii_pROM.v":9)
NOTE  (EX0101) : Current top module is "spi_st7735lcd"
[5%] Running netlist conversion ...
Running device independent optimization ...
WARN  (DI0003) : Latch inferred for net 'haveAlarm';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\hardware_design\gowin_fpga_clock\src\ClockStatus.v":131)
WARN  (DI0003) : Latch inferred for net 'haveAlarmTemp';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\hardware_design\gowin_fpga_clock\src\ClockStatus.v":131)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\hardware_design\gowin_fpga_clock\impl\gwsynthesis\SPIlcd_prj.vg" completed
[100%] Generate report file "F:\hardware_design\gowin_fpga_clock\impl\gwsynthesis\SPIlcd_prj_syn.rpt.html" completed
GowinSynthesis finish
