date wednesday nov gmt server ncsa mime version content type text html last modified thursday nov gmt content length cashmere home page coherence algorithms shared memory architectures cashmere project overview people papers overview cashmere stands coherence algorithms shared memory architectures ongoing effort provide efficient scalable shared memory minimal hardware support well accepted today commercial workstations offer best price performance ratio shared memory provides desirable programming paradigm parallel computing unfortunately shared memory emulations networks workstations provide acceptable performance limited class applications cashmere attempts bridge performance gap shared memory emulations networks workstations tightly coupled cache coherent multiprocessors using minimal hardware support context cashmere discovered ncc numa non cache coherent non uniform memory access machines greatly improve performance dsm systems approach fully hardware coherent multiprocessors basic property ncc numa systems ability access remote memory directly capability offered variety network interfaces including dec memory channel hp hamlyn princeton shrimp given current technology additional hardware cost ncc numa systems pure message passing systems minimal based fact performance results believe ncc numa machines lie near knee price performance curve department computer science university rochester building processor cashmere prototype significant part funding comes form equipment grant digital equipment corporation prototype consists eight processor dec multiprocessors memory channel network memory channel plugs pci bus provides memory mapped network interface processors read write remote locations without kernel intervention inter processor interrupts end end bandwidth currently mb sec remote write latency us next hardware generation expected increase bandwidth approximately one order magnitude cut latency half cashmere augments functionality memory channel providing cache coherence software implementation cashmere slides workshop scalable shared memory multiprocessors boston ma october cashmere people people behind cashmere michael l scott wei li sandhya dwarkadas leonidas kontothanassis galen hunt maged michael robert stets nikolaos hardavellas sotirios ioannidis wagner meira alexandros poulos michal cierniak srinivasan parthasarathy mohammed zaki cashmere papers g c hunt m l scott using peer support reduce fault tolerant overhead distributed shared memories tr computer science department university rochester june l kontothanassis m l scott efficient shared memory minimal hardware support computer architecture news september l kontothanassis m l scott using memory mapped network interfaces improve performance distributed shared memory proc nd hpca san jose ca february l kontothanassis m l scott r bianchini lazy release consistency hardware coherent multiprocessors proc supercomputing san diego ca december l kontothanassis m l scott software cache coherence current future architectures special jpdc issue scalable shared memory november v n pp l kontothanassis m l scott software cache coherence large scale multiprocessors proc st hpca raleigh nc january m marchetti l kontothanassis r bianchini m l scott using simple page placement policies reduce cost cache fills coherent shared memory systems proc ipps santa barbara ca april m cierniak wei li unifying data control transformations distributed shared memory machines proc sigplan pldi la jolla ca june also available tr comments requests send mail kthanasi crl dec com scott cs rochester edu urcs home page