#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Nov  1 12:48:47 2019
# Process ID: 5000
# Current directory: F:/JUYG/PCIe_setup_DRAM_rev1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3484 F:\JUYG\PCIe_setup_DRAM_rev1\project_1.xpr
# Log file: F:/JUYG/PCIe_setup_DRAM_rev1/vivado.log
# Journal file: F:/JUYG/PCIe_setup_DRAM_rev1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/JUYG/PCIe_setup_DRAM_rev1/project_1.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/axi_master.v F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/SFR_Interface.v F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/sim/graph_acc_sim.v F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/sim/AXI_model.v F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/sim/AXI_model_d.v F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/sim/graph_acc_sim_tb.v}
update_compile_order -fileset sim_1
add_files -norecurse {F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/axi_master.v F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/graph_acc.v F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/new/SFR_Interface.v}
update_compile_order -fileset sources_1
open_bd_design {F:/JUYG/PCIe_setup_DRAM_rev1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference graph_acc graph_acc_0
set_property location {4 1929 753} [get_bd_cells graph_acc_0]
set_property location {4 1770 777} [get_bd_cells graph_acc_0]
connect_bd_net [get_bd_pins graph_acc_0/user_clk] [get_bd_pins ddr4_0/c0_ddr4_ui_clk]
set_property location {4 1831 700} [get_bd_cells graph_acc_0]
connect_bd_net [get_bd_pins graph_acc_0/M02_AXI_SFR_0_ACLK] [get_bd_pins ddr4_0/c0_ddr4_ui_clk]
connect_bd_net [get_bd_pins graph_acc_0/M01_AXI_DRAM_0_ACLK] [get_bd_pins ddr4_0/c0_ddr4_ui_clk]
connect_bd_net [get_bd_pins graph_acc_0/M01_AXI_DRAM_0_ARESETN] [get_bd_pins rst_ddr4_0_300M/peripheral_aresetn]
connect_bd_net [get_bd_pins graph_acc_0/M02_AXI_SFR_0_ARESETN] [get_bd_pins rst_ddr4_0_300M/peripheral_aresetn]
connect_bd_net [get_bd_pins graph_acc_0/user_rst_n] [get_bd_pins rst_ddr4_0_300M/peripheral_aresetn]
set_property location {4 1852 739} [get_bd_cells graph_acc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {5.5 2179 733} [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
set_property location {5.5 2468 752} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_1
endgroup
set_property location {5 2167 776} [get_bd_cells axi_bram_ctrl_1]
set_property -dict [list CONFIG.DATA_WIDTH {512} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_1]
set_property location {5 2201 637} [get_bd_cells axi_bram_ctrl_1]
startgroup
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_1}]
set_property location {5 2199 811} [get_bd_cells axi_bram_ctrl_2]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_2/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
connect_bd_intf_net [get_bd_intf_pins graph_acc_0/M01_AXI_DRAM_0] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins graph_acc_0/M02_AXI_SFR_0] [get_bd_intf_pins axi_bram_ctrl_2/S_AXI]
connect_bd_net [get_bd_pins axi_bram_ctrl_1/s_axi_aclk] [get_bd_pins ddr4_0/c0_ddr4_ui_clk]
connect_bd_net [get_bd_pins axi_bram_ctrl_2/s_axi_aclk] [get_bd_pins ddr4_0/c0_ddr4_ui_clk]
connect_bd_net [get_bd_pins axi_bram_ctrl_2/s_axi_aresetn] [get_bd_pins rst_ddr4_0_300M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_bram_ctrl_1/s_axi_aresetn] [get_bd_pins rst_ddr4_0_300M/peripheral_aresetn]
group_bd_cells graph_acc_sub [get_bd_cells axi_bram_ctrl_2] [get_bd_cells graph_acc_0] [get_bd_cells blk_mem_gen_0] [get_bd_cells axi_bram_ctrl_1]
set_property location {4 1817 750} [get_bd_cells graph_acc_sub]
set_property range 256G [get_bd_addr_segs {xdma_0/M_AXI_BYPASS/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK}]
assign_bd_address [get_bd_addr_segs {graph_acc_sub/axi_bram_ctrl_1/S_AXI/Mem0 }]
validate_bd_design
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins rst_ddr4_0_300M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins rst_ddr4_0_300M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins ddr4_0/c0_ddr4_ui_clk]
validate_bd_design
validate_bd_design
save_bd_design
update_compile_order -fileset sources_1
validate_bd_design
set_property range 256M [get_bd_addr_segs {xdma_0/M_AXI_BYPASS/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK}]
set_property offset 0x0000000010000000 [get_bd_addr_segs {xdma_0/M_AXI_BYPASS/SEG_axi_bram_ctrl_1_Mem0}]
update_module_reference design_1_graph_acc_0_0
update_module_reference design_1_graph_acc_0_0
validate_bd_design
validate_bd_design
assign_bd_address
set_property offset 0x010000000 [get_bd_addr_segs {graph_acc_sub/graph_acc_0/M01_AXI_DRAM_0/SEG_axi_bram_ctrl_1_Mem0}]
set_property range 64K [get_bd_addr_segs {graph_acc_sub/graph_acc_0/M02_AXI_SFR_0/SEG_axi_bram_ctrl_2_Mem0}]
set_property offset 0x010000000 [get_bd_addr_segs {graph_acc_sub/graph_acc_0/M02_AXI_SFR_0/SEG_axi_bram_ctrl_2_Mem0}]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_ddr4_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {1024}] [get_bd_cells graph_acc_sub/axi_bram_ctrl_1]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {1024}] [get_bd_cells graph_acc_sub/axi_bram_ctrl_2]
endgroup
update_module_reference design_1_graph_acc_0_0
reset_run synth_1
reset_run design_1_axi_bram_ctrl_1_1_synth_1
reset_run design_1_axi_bram_ctrl_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
validate_bd_design
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {512}] [get_bd_cells graph_acc_sub/axi_bram_ctrl_1]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {512}] [get_bd_cells graph_acc_sub/axi_bram_ctrl_2]
endgroup
startgroup
endgroup
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
