{
  "Top": "a5a",
  "RtlTop": "a5a",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "9",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "a5a",
    "Version": "1.0",
    "DisplayName": "A5a",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/a51a.cpp"],
    "Vhdl": [
      "impl\/vhdl\/a5a_bram_0.vhd",
      "impl\/vhdl\/a5a_bram_1.vhd",
      "impl\/vhdl\/a5a_bram_2.vhd",
      "impl\/vhdl\/a5a_bram_3.vhd",
      "impl\/vhdl\/a5a_bram_4.vhd",
      "impl\/vhdl\/a5a_bram_5.vhd",
      "impl\/vhdl\/a5a_bram_6.vhd",
      "impl\/vhdl\/a5a_bram_7.vhd",
      "impl\/vhdl\/a5a_mux_832_8_1_1.vhd",
      "impl\/vhdl\/a5a.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/a5a_bram_0.v",
      "impl\/verilog\/a5a_bram_0_rom.dat",
      "impl\/verilog\/a5a_bram_1.v",
      "impl\/verilog\/a5a_bram_1_rom.dat",
      "impl\/verilog\/a5a_bram_2.v",
      "impl\/verilog\/a5a_bram_2_rom.dat",
      "impl\/verilog\/a5a_bram_3.v",
      "impl\/verilog\/a5a_bram_3_rom.dat",
      "impl\/verilog\/a5a_bram_4.v",
      "impl\/verilog\/a5a_bram_4_rom.dat",
      "impl\/verilog\/a5a_bram_5.v",
      "impl\/verilog\/a5a_bram_5_rom.dat",
      "impl\/verilog\/a5a_bram_6.v",
      "impl\/verilog\/a5a_bram_6_rom.dat",
      "impl\/verilog\/a5a_bram_7.v",
      "impl\/verilog\/a5a_bram_7_rom.dat",
      "impl\/verilog\/a5a_mux_832_8_1_1.v",
      "impl\/verilog\/a5a.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/sam-admin\/git\/Training\/HLS_Assignments\/A5\/5.1\/codes\/Assignmnet5a\/solution51a\/.autopilot\/db\/a5a.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "index": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "output_V_data_0_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_data_1_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_data_2_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_data_3_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_data_4_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_data_5_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_data_6_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_data_7_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "index": {
      "dir": "in",
      "width": "32"
    },
    "output_V_data_0_V_din": {
      "dir": "out",
      "width": "8"
    },
    "output_V_data_0_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_data_0_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_data_1_V_din": {
      "dir": "out",
      "width": "8"
    },
    "output_V_data_1_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_data_1_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_data_2_V_din": {
      "dir": "out",
      "width": "8"
    },
    "output_V_data_2_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_data_2_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_data_3_V_din": {
      "dir": "out",
      "width": "8"
    },
    "output_V_data_3_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_data_3_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_data_4_V_din": {
      "dir": "out",
      "width": "8"
    },
    "output_V_data_4_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_data_4_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_data_5_V_din": {
      "dir": "out",
      "width": "8"
    },
    "output_V_data_5_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_data_5_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_data_6_V_din": {
      "dir": "out",
      "width": "8"
    },
    "output_V_data_6_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_data_6_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_data_7_V_din": {
      "dir": "out",
      "width": "8"
    },
    "output_V_data_7_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_data_7_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "index": {
      "interfaceRef": "index",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "output_V_data_0_V": {
      "interfaceRef": "output_V_data_0_V",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "output_V_data_1_V": {
      "interfaceRef": "output_V_data_1_V",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "output_V_data_2_V": {
      "interfaceRef": "output_V_data_2_V",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "output_V_data_3_V": {
      "interfaceRef": "output_V_data_3_V",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "output_V_data_4_V": {
      "interfaceRef": "output_V_data_4_V",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "output_V_data_5_V": {
      "interfaceRef": "output_V_data_5_V",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "output_V_data_6_V": {
      "interfaceRef": "output_V_data_6_V",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "output_V_data_7_V": {
      "interfaceRef": "output_V_data_7_V",
      "dir": "out",
      "firstOutLatency": "9"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "a5a"},
    "Metrics": {"a5a": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.806"
        },
        "Area": {
          "BRAM_18K": "8",
          "FF": "109",
          "LUT": "1109",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "a5a",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-04-03 12:39:18 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
