{
    "PrevCompiledModules": {},
    "cycles_program_begin": 16967690608750818,
    "rlimit": {
        "data": -1,
        "stack": -1
    },
    "perf": [
        [
            0.17599201202392578,
            0.053874999999999999,
            0.040904999999999997,
            228516,
            229316,
            1586905086.7561109,
            16967690906641970,
            "doParsingAndDesignResolution",
            "entry"
        ],
        [
            0.41962718963623047,
            0.25076300000000001,
            0.061941000000000003,
            246540,
            247188,
            1586905086.9997461,
            16967691441319056,
            "doParsingAndDesignResolution",
            "exit"
        ],
        [
            0.44082808494567871,
            0.258324,
            0.065826999999999997,
            246540,
            247188,
            1586905087.020947,
            16967691487842388,
            "doPostDesignResolutionToVir2Vcs",
            "entry"
        ],
        [
            0.93383407592773438,
            0.53898400000000002,
            0.080548999999999996,
            251208,
            251212,
            1586905087.513953,
            16967692569856218,
            "doUptoVir2VcsNoSepCleanup",
            "entry"
        ],
        [
            5.8646821975708008,
            2.285847,
            0.37565999999999999,
            269460,
            269472,
            1586905092.4448011,
            16967703392207044,
            "doUptoVir2VcsNoSepCleanup",
            "exit"
        ],
        [
            5.8648831844329834,
            2.2860209999999999,
            0.37568800000000002,
            269460,
            269472,
            1586905092.4450021,
            16967703392581456,
            "doRadify_vir2vcsAll",
            "entry"
        ],
        [
            5.971757173538208,
            2.379394,
            0.380942,
            269460,
            269472,
            1586905092.5518761,
            16967703627214426,
            "doRadify_vir2vcsAll",
            "exit"
        ],
        [
            5.9718470573425293,
            2.3794740000000001,
            0.38095499999999999,
            269460,
            269472,
            1586905092.551966,
            16967703627345156,
            "doPostDesignResolutionToVir2Vcs",
            "exit"
        ],
        [
            5.9719021320343018,
            2.3795220000000001,
            0.38096200000000002,
            269460,
            269472,
            1586905092.552021,
            16967703627462744,
            "doGAToPass2",
            "entry"
        ],
        [
            6.0654430389404297,
            2.3897569999999999,
            0.386152,
            266344,
            269472,
            1586905092.6455619,
            16967703832836528,
            "DoPass2",
            "entry"
        ],
        [
            11.637924194335938,
            5.5860649999999996,
            0.53086500000000003,
            281276,
            281304,
            1586905098.2180431,
            16967716063418822,
            "DoPass2",
            "exit"
        ]
    ],
    "MlibObjs": {},
    "cpu_cycles_pass2_start": 16967703832867064,
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "_vcs_unit__4293599388",
        "_vcs_unit__4293599388",
        "std",
        "std",
        "mem",
        "mem",
        "testbench",
        "testbench",
        "arbiter_rr_0000",
        "arbiter_rr_0000",
        "ar_wand_sel_0000",
        "ar_wand_sel_0000",
        "dcache_ctrl_0000",
        "dcache_ctrl_0000",
        "dcache_0000",
        "dcache_0000",
        "DMEM_0000",
        "DMEM_0000",
        "alu",
        "alu",
        "brcond",
        "brcond",
        "ex_stage_0000",
        "ex_stage_0000",
        "decoder",
        "decoder",
        "lq_ps_in_0000",
        "lq_ps_in_0000",
        "lq_wand_sel_0000",
        "lq_wand_sel_0000",
        "mult_stage",
        "mult_stage",
        "processor_0000",
        "processor_0000",
        "rob",
        "rob",
        "RS_Line_0000",
        "RS_Line_0000",
        "RS_0000",
        "RS_0000",
        "store_queue_0000",
        "store_queue_0000",
        "freelist_psel_gen_0000",
        "freelist_psel_gen_0000",
        "rs_psel_gen_0000",
        "rs_psel_gen_0000",
        "wand_sel_0000",
        "wand_sel_0000",
        "wand_sel_0001",
        "wand_sel_0001"
    ],
    "NameTable": {
        "_vcs_unit__4293599388": [
            "_vcs_unit__4293599388",
            "PGa5H",
            "module",
            1
        ],
        "alu": [
            "alu",
            "C26kq",
            "module",
            10
        ],
        "processor_0000": [
            "processor_0000",
            "UzNI6",
            "module",
            17
        ],
        "std": [
            "std",
            "reYIK",
            "module",
            2
        ],
        "lq_ps_in_0000": [
            "lq_ps_in_0000",
            "gqQ8q",
            "module",
            14
        ],
        "mem": [
            "mem",
            "FSbWZ",
            "module",
            3
        ],
        "ar_wand_sel_0000": [
            "ar_wand_sel_0000",
            "sYgZs",
            "module",
            6
        ],
        "rs_psel_gen_0000": [
            "rs_psel_gen_0000",
            "xjVMK",
            "module",
            23
        ],
        "arbiter_rr_0000": [
            "arbiter_rr_0000",
            "Tjq5i",
            "module",
            5
        ],
        "ex_stage_0000": [
            "ex_stage_0000",
            "tmdK7",
            "module",
            12
        ],
        "testbench": [
            "testbench",
            "iAVhC",
            "module",
            4
        ],
        "dcache_ctrl_0000": [
            "dcache_ctrl_0000",
            "j2LDI",
            "module",
            7
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            26
        ],
        "dcache_0000": [
            "dcache_0000",
            "Nmdq6",
            "module",
            8
        ],
        "DMEM_0000": [
            "DMEM_0000",
            "BaCRA",
            "module",
            9
        ],
        "RS_Line_0000": [
            "RS_Line_0000",
            "Z4jCT",
            "module",
            19
        ],
        "rob": [
            "rob",
            "vtxDx",
            "module",
            18
        ],
        "decoder": [
            "decoder",
            "zf0bY",
            "module",
            13
        ],
        "brcond": [
            "brcond",
            "VqGv5",
            "module",
            11
        ],
        "lq_wand_sel_0000": [
            "lq_wand_sel_0000",
            "RCLGV",
            "module",
            15
        ],
        "mult_stage": [
            "mult_stage",
            "aUVMg",
            "module",
            16
        ],
        "RS_0000": [
            "RS_0000",
            "vG3v3",
            "module",
            20
        ],
        "freelist_psel_gen_0000": [
            "freelist_psel_gen_0000",
            "L652r",
            "module",
            22
        ],
        "store_queue_0000": [
            "store_queue_0000",
            "fNfNe",
            "module",
            21
        ],
        "wand_sel_0000": [
            "wand_sel_0000",
            "hckDL",
            "module",
            24
        ],
        "wand_sel_0001": [
            "wand_sel_0001",
            "ci1CE",
            "module",
            25
        ]
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_maxrss_kb": 102112,
            "ru_utime_sec": 2.3898890000000002,
            "ru_stime_sec": 0.38617400000000002,
            "ru_nivcsw": 153,
            "ru_majflt": 0,
            "ru_minflt": 40070,
            "ru_nvcsw": 1174
        },
        "CodeGen(%)": 57.027020289256342,
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 47288,
            "ru_utime_sec": 0.023379,
            "ru_stime_sec": 0.024861999999999999,
            "ru_nivcsw": 8,
            "ru_majflt": 0,
            "ru_minflt": 6919,
            "ru_nvcsw": 20
        },
        "cpu_cycles_cgstart": 16967703833041826,
        "nMops": 719933,
        "quadSpeed": 79303.996362855163,
        "ru_childs_end": {
            "ru_maxrss_kb": 47288,
            "ru_utime_sec": 0.023379,
            "ru_stime_sec": 0.024861999999999999,
            "ru_nivcsw": 8,
            "ru_majflt": 0,
            "ru_minflt": 6919,
            "ru_nvcsw": 20
        },
        "totalObjSize": 6998248,
        "nQuads": 253972,
        "ru_self_end": {
            "ru_maxrss_kb": 122192,
            "ru_utime_sec": 5.5924009999999997,
            "ru_stime_sec": 0.74272499999999997,
            "ru_nivcsw": 301,
            "ru_majflt": 0,
            "ru_minflt": 53008,
            "ru_nvcsw": 2983
        },
        "cpu_cycles_end": 16967716752972998,
        "cpu_cycles_total": 26144222180,
        "mop/quad": 2.8346943757579575,
        "peak_mem_kb": 281304,
        "mopSpeed": 224802.59246491504,
        "outputSizePerQuad": 27.555195060872851,
        "Frontend(%)": 42.972979710743651,
        "realTime": 11.952253103256226
    },
    "CompileStrategy": "fullobj",
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.4761.json"
    ],
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "archive": "archive.0/_4761_archive_1.a",
        "bytes": 135612,
        "text": 0
    },
    "incremental": "on",
    "Misc": {
        "vcs_version": "N-2017.12-SP2-1_Full64",
        "cwd": "/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20",
        "vcs_build_date": "Build Date = Jul 14 2018 20:29:59",
        "csrc_abs": "/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/csrc",
        "daidir": "/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/simv.daidir",
        "master_pid": 4761,
        "VCS_HOME": "/usr/caen/vcs-2017.12-SP2-1",
        "csrc": "csrc",
        "daidir_abs": "/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.0"
    },
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful"
}