#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55c6c3c489f0 .scope module, "ControlUnit_tb" "ControlUnit_tb" 2 1;
 .timescale 0 0;
v0x55c6c3c6ddb0_0 .net "control_signals", 21 0, v0x55c6c3c6d6c0_0;  1 drivers
v0x55c6c3c6de70_0 .var "instruction", 31 0;
S_0x55c6c3c48b80 .scope task, "display_control_signals" "display_control_signals" 2 14, 2 14 0, S_0x55c6c3c489f0;
 .timescale 0 0;
TD_ControlUnit_tb.display_control_signals ;
    %vpi_call 2 16 "$display", "Instruction: %h", v0x55c6c3c6de70_0 {0 0 0};
    %vpi_call 2 17 "$display", "Control Signals:" {0 0 0};
    %vpi_call 2 18 "$display", "isSt=%b, isLd=%b, isBeq=%b, isBgt=%b, isRet=%b, isImmediate=%b", &PV<v0x55c6c3c6ddb0_0, 0, 1>, &PV<v0x55c6c3c6ddb0_0, 1, 1>, &PV<v0x55c6c3c6ddb0_0, 2, 1>, &PV<v0x55c6c3c6ddb0_0, 3, 1>, &PV<v0x55c6c3c6ddb0_0, 4, 1>, &PV<v0x55c6c3c6ddb0_0, 5, 1> {0 0 0};
    %vpi_call 2 20 "$display", "isWb=%b, isUbranch=%b, isCall=%b, isAdd=%b, isSub=%b, isCmp=%b", &PV<v0x55c6c3c6ddb0_0, 6, 1>, &PV<v0x55c6c3c6ddb0_0, 7, 1>, &PV<v0x55c6c3c6ddb0_0, 8, 1>, &PV<v0x55c6c3c6ddb0_0, 9, 1>, &PV<v0x55c6c3c6ddb0_0, 10, 1>, &PV<v0x55c6c3c6ddb0_0, 11, 1> {0 0 0};
    %vpi_call 2 22 "$display", "isMul=%b, isDiv=%b, isMod=%b, isLsl=%b, isLsr=%b, isAsr=%b", &PV<v0x55c6c3c6ddb0_0, 12, 1>, &PV<v0x55c6c3c6ddb0_0, 13, 1>, &PV<v0x55c6c3c6ddb0_0, 14, 1>, &PV<v0x55c6c3c6ddb0_0, 15, 1>, &PV<v0x55c6c3c6ddb0_0, 16, 1>, &PV<v0x55c6c3c6ddb0_0, 17, 1> {0 0 0};
    %vpi_call 2 24 "$display", "isOr=%b, isAnd=%b, isNot=%b, isMov=%b\012", &PV<v0x55c6c3c6ddb0_0, 18, 1>, &PV<v0x55c6c3c6ddb0_0, 19, 1>, &PV<v0x55c6c3c6ddb0_0, 20, 1>, &PV<v0x55c6c3c6ddb0_0, 21, 1> {0 0 0};
    %end;
S_0x55c6c3c48d10 .scope module, "dut" "ControlUnit" 2 8, 3 1 0, S_0x55c6c3c489f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 22 "control_signals";
P_0x55c6c3c4df30 .param/l "isAdd" 1 3 16, +C4<00000000000000000000000000001001>;
P_0x55c6c3c4df70 .param/l "isAnd" 1 3 26, +C4<00000000000000000000000000010011>;
P_0x55c6c3c4dfb0 .param/l "isAsr" 1 3 24, +C4<00000000000000000000000000010001>;
P_0x55c6c3c4dff0 .param/l "isBeq" 1 3 9, +C4<00000000000000000000000000000010>;
P_0x55c6c3c4e030 .param/l "isBgt" 1 3 10, +C4<00000000000000000000000000000011>;
P_0x55c6c3c4e070 .param/l "isCall" 1 3 15, +C4<00000000000000000000000000001000>;
P_0x55c6c3c4e0b0 .param/l "isCmp" 1 3 18, +C4<00000000000000000000000000001011>;
P_0x55c6c3c4e0f0 .param/l "isDiv" 1 3 20, +C4<00000000000000000000000000001101>;
P_0x55c6c3c4e130 .param/l "isImmediate" 1 3 12, +C4<00000000000000000000000000000101>;
P_0x55c6c3c4e170 .param/l "isLd" 1 3 8, +C4<00000000000000000000000000000001>;
P_0x55c6c3c4e1b0 .param/l "isLsl" 1 3 22, +C4<00000000000000000000000000001111>;
P_0x55c6c3c4e1f0 .param/l "isLsr" 1 3 23, +C4<00000000000000000000000000010000>;
P_0x55c6c3c4e230 .param/l "isMod" 1 3 21, +C4<00000000000000000000000000001110>;
P_0x55c6c3c4e270 .param/l "isMov" 1 3 28, +C4<00000000000000000000000000010101>;
P_0x55c6c3c4e2b0 .param/l "isMul" 1 3 19, +C4<00000000000000000000000000001100>;
P_0x55c6c3c4e2f0 .param/l "isNot" 1 3 27, +C4<00000000000000000000000000010100>;
P_0x55c6c3c4e330 .param/l "isOr" 1 3 25, +C4<00000000000000000000000000010010>;
P_0x55c6c3c4e370 .param/l "isRet" 1 3 11, +C4<00000000000000000000000000000100>;
P_0x55c6c3c4e3b0 .param/l "isSt" 1 3 7, +C4<00000000000000000000000000000000>;
P_0x55c6c3c4e3f0 .param/l "isSub" 1 3 17, +C4<00000000000000000000000000001010>;
P_0x55c6c3c4e430 .param/l "isUbranch" 1 3 14, +C4<00000000000000000000000000000111>;
P_0x55c6c3c4e470 .param/l "isWb" 1 3 13, +C4<00000000000000000000000000000110>;
v0x55c6c3c00cf0_0 .net "I_bit", 0 0, L_0x55c6c3c6dfb0;  1 drivers
v0x55c6c3c6d6c0_0 .var "control_signals", 21 0;
v0x55c6c3c6d7a0_0 .net "instruction", 31 0, v0x55c6c3c6de70_0;  1 drivers
v0x55c6c3c6d860_0 .net "op1", 0 0, L_0x55c6c3c6e390;  1 drivers
v0x55c6c3c6d920_0 .net "op2", 0 0, L_0x55c6c3c6e2b0;  1 drivers
v0x55c6c3c6da30_0 .net "op3", 0 0, L_0x55c6c3c6e210;  1 drivers
v0x55c6c3c6daf0_0 .net "op4", 0 0, L_0x55c6c3c6e140;  1 drivers
v0x55c6c3c6dbb0_0 .net "op5", 0 0, L_0x55c6c3c6e050;  1 drivers
v0x55c6c3c6dc70_0 .net "opcode", 4 0, L_0x55c6c3c6df10;  1 drivers
E_0x55c6c3c3c930/0 .event edge, v0x55c6c3c6d860_0, v0x55c6c3c6d920_0, v0x55c6c3c6da30_0, v0x55c6c3c6daf0_0;
E_0x55c6c3c3c930/1 .event edge, v0x55c6c3c6dbb0_0, v0x55c6c3c00cf0_0;
E_0x55c6c3c3c930 .event/or E_0x55c6c3c3c930/0, E_0x55c6c3c3c930/1;
L_0x55c6c3c6df10 .part v0x55c6c3c6de70_0, 27, 5;
L_0x55c6c3c6dfb0 .part v0x55c6c3c6de70_0, 26, 1;
L_0x55c6c3c6e050 .part L_0x55c6c3c6df10, 4, 1;
L_0x55c6c3c6e140 .part L_0x55c6c3c6df10, 3, 1;
L_0x55c6c3c6e210 .part L_0x55c6c3c6df10, 2, 1;
L_0x55c6c3c6e2b0 .part L_0x55c6c3c6df10, 1, 1;
L_0x55c6c3c6e390 .part L_0x55c6c3c6df10, 0, 1;
    .scope S_0x55c6c3c48d10;
T_1 ;
    %wait E_0x55c6c3c3c930;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55c6c3c6d6c0_0, 0, 22;
    %vpi_call 3 43 "$display", "op1 is %h", v0x55c6c3c6d860_0 {0 0 0};
    %vpi_call 3 44 "$display", "op2 is %h", v0x55c6c3c6d920_0 {0 0 0};
    %vpi_call 3 45 "$display", "op3 is %h", v0x55c6c3c6da30_0 {0 0 0};
    %vpi_call 3 46 "$display", "op4 is %h", v0x55c6c3c6daf0_0 {0 0 0};
    %vpi_call 3 47 "$display", "op5 is %h", v0x55c6c3c6dbb0_0 {0 0 0};
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %and;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %inv;
    %and;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %load/vec4 v0x55c6c3c6daf0_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %inv;
    %and;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %load/vec4 v0x55c6c3c6daf0_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %and;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %load/vec4 v0x55c6c3c6daf0_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %inv;
    %and;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c00cf0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6da30_0;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %and;
    %load/vec4 v0x55c6c3c6daf0_0;
    %load/vec4 v0x55c6c3c6d920_0;
    %inv;
    %or;
    %and;
    %or;
    %inv;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %load/vec4 v0x55c6c3c6daf0_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %and;
    %or;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %load/vec4 v0x55c6c3c6daf0_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %inv;
    %load/vec4 v0x55c6c3c6d920_0;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %load/vec4 v0x55c6c3c6d920_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %inv;
    %and;
    %or;
    %and;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %load/vec4 v0x55c6c3c6daf0_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %and;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %and;
    %or;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %and;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %and;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %inv;
    %and;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %and;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %inv;
    %and;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %inv;
    %and;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %and;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %inv;
    %and;
    %ix/load 4, 17, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %and;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %inv;
    %and;
    %ix/load 4, 19, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %inv;
    %and;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %load/vec4 v0x55c6c3c6dbb0_0;
    %inv;
    %load/vec4 v0x55c6c3c6daf0_0;
    %and;
    %load/vec4 v0x55c6c3c6da30_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d920_0;
    %inv;
    %and;
    %load/vec4 v0x55c6c3c6d860_0;
    %and;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c6c3c6d6c0_0, 4, 5;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c6c3c489f0;
T_2 ;
    %pushi/vec4 1275068421, 0, 32;
    %store/vec4 v0x55c6c3c6de70_0, 0, 32;
    %delay 10, 0;
    %fork TD_ControlUnit_tb.display_control_signals, S_0x55c6c3c48b80;
    %join;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cu_tb.v";
    "Control_unit.v";
