// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module pipe_Anon(	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  output        io_enq_ready,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input         io_enq_valid,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [31:0] io_enq_bits_in1_0,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in1_1,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in1_2,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in1_3,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in1_4,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in1_5,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in1_6,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in1_7,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in2_0,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in2_1,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in2_2,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in2_3,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in2_4,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in2_5,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in2_6,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in2_7,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in3_0,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in3_1,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in3_2,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in3_3,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in3_4,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in3_5,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in3_6,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_in3_7,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input         io_enq_bits_mask_0,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_mask_1,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_mask_2,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_mask_3,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_mask_4,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_mask_5,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_mask_6,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_mask_7,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [31:0] io_enq_bits_ctrl_inst,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [1:0]  io_enq_bits_ctrl_wid,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input         io_enq_bits_ctrl_fp,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [1:0]  io_enq_bits_ctrl_branch,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input         io_enq_bits_ctrl_simt_stack,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_simt_stack_op,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_barrier,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [1:0]  io_enq_bits_ctrl_csr,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input         io_enq_bits_ctrl_reverse,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [1:0]  io_enq_bits_ctrl_sel_alu2,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_sel_alu1,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input         io_enq_bits_ctrl_isvec,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [1:0]  io_enq_bits_ctrl_sel_alu3,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input         io_enq_bits_ctrl_mask,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [3:0]  io_enq_bits_ctrl_sel_imm,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [1:0]  io_enq_bits_ctrl_mem_whb,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input         io_enq_bits_ctrl_mem_unsigned,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [5:0]  io_enq_bits_ctrl_alu_fn,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input         io_enq_bits_ctrl_force_rm_rtz,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_is_vls12,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_mem,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_mul,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_tc,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_disable_mask,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_custom_signal_0,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [1:0]  io_enq_bits_ctrl_mem_cmd,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_mop,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [7:0]  io_enq_bits_ctrl_reg_idx1,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_reg_idx2,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_reg_idx3,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_reg_idxw,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input         io_enq_bits_ctrl_wvd,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_fence,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_sfu,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_readmask,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_writemask,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_wxd,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [31:0] io_enq_bits_ctrl_pc,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [6:0]  io_enq_bits_ctrl_imm_ext,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [7:0]  io_enq_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input  [31:0] io_enq_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  input         io_enq_bits_ctrl_atomic,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_aq,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_enq_bits_ctrl_rl,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_ready,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output        io_deq_valid,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [31:0] io_deq_bits_in1_0,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in1_1,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in1_2,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in1_3,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in1_4,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in1_5,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in1_6,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in1_7,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in2_0,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in2_1,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in2_2,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in2_3,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in2_4,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in2_5,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in2_6,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in2_7,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in3_0,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in3_1,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in3_2,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in3_3,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in3_4,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in3_5,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in3_6,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_in3_7,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output        io_deq_bits_mask_0,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_mask_1,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_mask_2,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_mask_3,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_mask_4,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_mask_5,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_mask_6,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_mask_7,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [31:0] io_deq_bits_ctrl_inst,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [1:0]  io_deq_bits_ctrl_wid,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output        io_deq_bits_ctrl_fp,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [1:0]  io_deq_bits_ctrl_branch,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output        io_deq_bits_ctrl_simt_stack,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_simt_stack_op,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_barrier,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [1:0]  io_deq_bits_ctrl_csr,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output        io_deq_bits_ctrl_reverse,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [1:0]  io_deq_bits_ctrl_sel_alu2,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_sel_alu1,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output        io_deq_bits_ctrl_isvec,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [1:0]  io_deq_bits_ctrl_sel_alu3,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output        io_deq_bits_ctrl_mask,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [3:0]  io_deq_bits_ctrl_sel_imm,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [1:0]  io_deq_bits_ctrl_mem_whb,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output        io_deq_bits_ctrl_mem_unsigned,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [5:0]  io_deq_bits_ctrl_alu_fn,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output        io_deq_bits_ctrl_force_rm_rtz,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_is_vls12,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_mem,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_mul,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_tc,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_disable_mask,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_custom_signal_0,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [1:0]  io_deq_bits_ctrl_mem_cmd,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_mop,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [7:0]  io_deq_bits_ctrl_reg_idx1,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_reg_idx2,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_reg_idx3,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_reg_idxw,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output        io_deq_bits_ctrl_wvd,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_fence,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_sfu,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_readmask,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_writemask,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_wxd,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [31:0] io_deq_bits_ctrl_pc,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [6:0]  io_deq_bits_ctrl_imm_ext,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [7:0]  io_deq_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output [31:0] io_deq_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
  output        io_deq_bits_ctrl_atomic,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_aq,	// ventus/src/pipeline/pipe.scala:102:16, :109:16
                io_deq_bits_ctrl_rl	// ventus/src/pipeline/pipe.scala:102:16, :109:16
);

  assign io_enq_ready = io_deq_ready;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_valid = io_enq_valid;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in1_0 = io_enq_bits_in1_0;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in1_1 = io_enq_bits_in1_1;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in1_2 = io_enq_bits_in1_2;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in1_3 = io_enq_bits_in1_3;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in1_4 = io_enq_bits_in1_4;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in1_5 = io_enq_bits_in1_5;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in1_6 = io_enq_bits_in1_6;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in1_7 = io_enq_bits_in1_7;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in2_0 = io_enq_bits_in2_0;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in2_1 = io_enq_bits_in2_1;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in2_2 = io_enq_bits_in2_2;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in2_3 = io_enq_bits_in2_3;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in2_4 = io_enq_bits_in2_4;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in2_5 = io_enq_bits_in2_5;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in2_6 = io_enq_bits_in2_6;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in2_7 = io_enq_bits_in2_7;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in3_0 = io_enq_bits_in3_0;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in3_1 = io_enq_bits_in3_1;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in3_2 = io_enq_bits_in3_2;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in3_3 = io_enq_bits_in3_3;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in3_4 = io_enq_bits_in3_4;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in3_5 = io_enq_bits_in3_5;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in3_6 = io_enq_bits_in3_6;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_in3_7 = io_enq_bits_in3_7;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_mask_0 = io_enq_bits_mask_0;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_mask_1 = io_enq_bits_mask_1;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_mask_2 = io_enq_bits_mask_2;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_mask_3 = io_enq_bits_mask_3;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_mask_4 = io_enq_bits_mask_4;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_mask_5 = io_enq_bits_mask_5;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_mask_6 = io_enq_bits_mask_6;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_mask_7 = io_enq_bits_mask_7;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_inst = io_enq_bits_ctrl_inst;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_wid = io_enq_bits_ctrl_wid;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_fp = io_enq_bits_ctrl_fp;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_branch = io_enq_bits_ctrl_branch;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_simt_stack = io_enq_bits_ctrl_simt_stack;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_simt_stack_op = io_enq_bits_ctrl_simt_stack_op;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_barrier = io_enq_bits_ctrl_barrier;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_csr = io_enq_bits_ctrl_csr;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_reverse = io_enq_bits_ctrl_reverse;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_sel_alu2 = io_enq_bits_ctrl_sel_alu2;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_sel_alu1 = io_enq_bits_ctrl_sel_alu1;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_isvec = io_enq_bits_ctrl_isvec;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_sel_alu3 = io_enq_bits_ctrl_sel_alu3;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_mask = io_enq_bits_ctrl_mask;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_sel_imm = io_enq_bits_ctrl_sel_imm;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_mem_whb = io_enq_bits_ctrl_mem_whb;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_mem_unsigned = io_enq_bits_ctrl_mem_unsigned;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_alu_fn = io_enq_bits_ctrl_alu_fn;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_force_rm_rtz = io_enq_bits_ctrl_force_rm_rtz;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_is_vls12 = io_enq_bits_ctrl_is_vls12;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_mem = io_enq_bits_ctrl_mem;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_mul = io_enq_bits_ctrl_mul;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_tc = io_enq_bits_ctrl_tc;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_disable_mask = io_enq_bits_ctrl_disable_mask;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_custom_signal_0 = io_enq_bits_ctrl_custom_signal_0;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_mem_cmd = io_enq_bits_ctrl_mem_cmd;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_mop = io_enq_bits_ctrl_mop;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_reg_idx1 = io_enq_bits_ctrl_reg_idx1;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_reg_idx2 = io_enq_bits_ctrl_reg_idx2;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_reg_idx3 = io_enq_bits_ctrl_reg_idx3;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_reg_idxw = io_enq_bits_ctrl_reg_idxw;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_wvd = io_enq_bits_ctrl_wvd;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_fence = io_enq_bits_ctrl_fence;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_sfu = io_enq_bits_ctrl_sfu;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_readmask = io_enq_bits_ctrl_readmask;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_writemask = io_enq_bits_ctrl_writemask;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_wxd = io_enq_bits_ctrl_wxd;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_pc = io_enq_bits_ctrl_pc;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_imm_ext = io_enq_bits_ctrl_imm_ext;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_spike_info_sm_id = io_enq_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_spike_info_pc = io_enq_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_spike_info_inst = io_enq_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_atomic = io_enq_bits_ctrl_atomic;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_aq = io_enq_bits_ctrl_aq;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
  assign io_deq_bits_ctrl_rl = io_enq_bits_ctrl_rl;	// ventus/src/pipeline/pipe.scala:101:28, :108:30
endmodule

