{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 27 00:36:59 2020 " "Info: Processing started: Wed May 27 00:36:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 40 0 168 56 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst8 " "Info: Detected ripple clock \"inst8\" as buffer" {  } { { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 8 232 296 88 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register inst10 inst4 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"inst10\" and destination register \"inst4\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.404 ns + Longest register register " "Info: + Longest register to register delay is 0.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10 1 REG LCFF_X18_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 1; REG Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 176 64 128 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 0.249 ns QX_to_Q:inst\|P_q2:inst2\|inst7~0 2 COMB LCCOMB_X18_Y7_N2 1 " "Info: 2: + IC(0.196 ns) + CELL(0.053 ns) = 0.249 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 1; COMB Node = 'QX_to_Q:inst\|P_q2:inst2\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { inst10 QX_to_Q:inst|P_q2:inst2|inst7~0 } "NODE_NAME" } } { "P_q2.bdf" "" { Schematic "C:/TAproj/P_q2.bdf" { { 240 784 848 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.404 ns inst4 3 REG LCFF_X18_Y7_N3 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.404 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 6; REG Node = 'inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { QX_to_Q:inst|P_q2:inst2|inst7~0 inst4 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 432 512 576 512 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 51.49 % ) " "Info: Total cell delay = 0.208 ns ( 51.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.196 ns ( 48.51 % ) " "Info: Total interconnect delay = 0.196 ns ( 48.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { inst10 QX_to_Q:inst|P_q2:inst2|inst7~0 inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.404 ns" { inst10 {} QX_to_Q:inst|P_q2:inst2|inst7~0 {} inst4 {} } { 0.000ns 0.196ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.950 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 4.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns clock 1 CLK PIN_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 40 0 168 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.712 ns) 2.691 ns inst8 2 REG LCFF_X7_Y11_N1 2 " "Info: 2: + IC(1.142 ns) + CELL(0.712 ns) = 2.691 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { clock inst8 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 8 232 296 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.000 ns) 3.694 ns inst8~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.003 ns) + CELL(0.000 ns) = 3.694 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 8 232 296 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 4.950 ns inst4 4 REG LCFF_X18_Y7_N3 6 " "Info: 4: + IC(0.638 ns) + CELL(0.618 ns) = 4.950 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 6; REG Node = 'inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { inst8~clkctrl inst4 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 432 512 576 512 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 43.78 % ) " "Info: Total cell delay = 2.167 ns ( 43.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.783 ns ( 56.22 % ) " "Info: Total interconnect delay = 2.783 ns ( 56.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.950 ns" { clock inst8 inst8~clkctrl inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.950 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} inst4 {} } { 0.000ns 0.000ns 1.142ns 1.003ns 0.638ns } { 0.000ns 0.837ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 4.950 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 4.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns clock 1 CLK PIN_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 40 0 168 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.712 ns) 2.691 ns inst8 2 REG LCFF_X7_Y11_N1 2 " "Info: 2: + IC(1.142 ns) + CELL(0.712 ns) = 2.691 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { clock inst8 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 8 232 296 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.000 ns) 3.694 ns inst8~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.003 ns) + CELL(0.000 ns) = 3.694 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 8 232 296 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 4.950 ns inst10 4 REG LCFF_X18_Y7_N1 1 " "Info: 4: + IC(0.638 ns) + CELL(0.618 ns) = 4.950 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 1; REG Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { inst8~clkctrl inst10 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 176 64 128 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 43.78 % ) " "Info: Total cell delay = 2.167 ns ( 43.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.783 ns ( 56.22 % ) " "Info: Total interconnect delay = 2.783 ns ( 56.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.950 ns" { clock inst8 inst8~clkctrl inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.950 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} inst10 {} } { 0.000ns 0.000ns 1.142ns 1.003ns 0.638ns } { 0.000ns 0.837ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.950 ns" { clock inst8 inst8~clkctrl inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.950 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} inst4 {} } { 0.000ns 0.000ns 1.142ns 1.003ns 0.638ns } { 0.000ns 0.837ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.950 ns" { clock inst8 inst8~clkctrl inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.950 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} inst10 {} } { 0.000ns 0.000ns 1.142ns 1.003ns 0.638ns } { 0.000ns 0.837ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 176 64 128 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 432 512 576 512 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 176 64 128 256 "inst10" "" } } } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 432 512 576 512 "inst4" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { inst10 QX_to_Q:inst|P_q2:inst2|inst7~0 inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.404 ns" { inst10 {} QX_to_Q:inst|P_q2:inst2|inst7~0 {} inst4 {} } { 0.000ns 0.196ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.950 ns" { clock inst8 inst8~clkctrl inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.950 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} inst4 {} } { 0.000ns 0.000ns 1.142ns 1.003ns 0.638ns } { 0.000ns 0.837ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.950 ns" { clock inst8 inst8~clkctrl inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.950 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} inst10 {} } { 0.000ns 0.000ns 1.142ns 1.003ns 0.638ns } { 0.000ns 0.837ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { inst4 {} } {  } {  } "" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 432 512 576 512 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst8 clock clock 2.564 ns register " "Info: tsu for register \"inst8\" (data pin = \"clock\", clock pin = \"clock\") is 2.564 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.071 ns + Longest pin register " "Info: + Longest pin to register delay is 5.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns clock 1 CLK PIN_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 40 0 168 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.026 ns) + CELL(0.053 ns) 4.916 ns inst8~0 2 COMB LCCOMB_X7_Y11_N0 1 " "Info: 2: + IC(4.026 ns) + CELL(0.053 ns) = 4.916 ns; Loc. = LCCOMB_X7_Y11_N0; Fanout = 1; COMB Node = 'inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.079 ns" { clock inst8~0 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 8 232 296 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.071 ns inst8 3 REG LCFF_X7_Y11_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.071 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst8~0 inst8 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 8 232 296 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.045 ns ( 20.61 % ) " "Info: Total cell delay = 1.045 ns ( 20.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.026 ns ( 79.39 % ) " "Info: Total interconnect delay = 4.026 ns ( 79.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { clock inst8~0 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.071 ns" { clock {} clock~combout {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 4.026ns 0.000ns } { 0.000ns 0.837ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 8 232 296 88 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.597 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns clock 1 CLK PIN_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 40 0 168 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.618 ns) 2.597 ns inst8 2 REG LCFF_X7_Y11_N1 2 " "Info: 2: + IC(1.142 ns) + CELL(0.618 ns) = 2.597 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { clock inst8 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 8 232 296 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 56.03 % ) " "Info: Total cell delay = 1.455 ns ( 56.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 43.97 % ) " "Info: Total interconnect delay = 1.142 ns ( 43.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clock inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clock {} clock~combout {} inst8 {} } { 0.000ns 0.000ns 1.142ns } { 0.000ns 0.837ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { clock inst8~0 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.071 ns" { clock {} clock~combout {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 4.026ns 0.000ns } { 0.000ns 0.837ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clock inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clock {} clock~combout {} inst8 {} } { 0.000ns 0.000ns 1.142ns } { 0.000ns 0.837ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Add inst4 10.005 ns register " "Info: tco from clock \"clock\" to destination pin \"Add\" through register \"inst4\" is 10.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 4.950 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 4.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns clock 1 CLK PIN_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 40 0 168 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.712 ns) 2.691 ns inst8 2 REG LCFF_X7_Y11_N1 2 " "Info: 2: + IC(1.142 ns) + CELL(0.712 ns) = 2.691 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { clock inst8 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 8 232 296 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.000 ns) 3.694 ns inst8~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.003 ns) + CELL(0.000 ns) = 3.694 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 8 232 296 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 4.950 ns inst4 4 REG LCFF_X18_Y7_N3 6 " "Info: 4: + IC(0.638 ns) + CELL(0.618 ns) = 4.950 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 6; REG Node = 'inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { inst8~clkctrl inst4 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 432 512 576 512 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 43.78 % ) " "Info: Total cell delay = 2.167 ns ( 43.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.783 ns ( 56.22 % ) " "Info: Total interconnect delay = 2.783 ns ( 56.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.950 ns" { clock inst8 inst8~clkctrl inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.950 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} inst4 {} } { 0.000ns 0.000ns 1.142ns 1.003ns 0.638ns } { 0.000ns 0.837ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 432 512 576 512 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.961 ns + Longest register pin " "Info: + Longest register to pin delay is 4.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LCFF_X18_Y7_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 6; REG Node = 'inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 432 512 576 512 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.366 ns) 0.660 ns Q_to_Y:inst1\|inst5 2 COMB LCCOMB_X18_Y7_N30 1 " "Info: 2: + IC(0.294 ns) + CELL(0.366 ns) = 0.660 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 1; COMB Node = 'Q_to_Y:inst1\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { inst4 Q_to_Y:inst1|inst5 } "NODE_NAME" } } { "Q_to_Y.bdf" "" { Schematic "C:/TAproj/Q_to_Y.bdf" { { 440 616 680 488 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.369 ns) + CELL(1.932 ns) 4.961 ns Add 3 PIN PIN_G15 0 " "Info: 3: + IC(2.369 ns) + CELL(1.932 ns) = 4.961 ns; Loc. = PIN_G15; Fanout = 0; PIN Node = 'Add'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { Q_to_Y:inst1|inst5 Add } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 376 824 1000 392 "Add" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 46.32 % ) " "Info: Total cell delay = 2.298 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.663 ns ( 53.68 % ) " "Info: Total interconnect delay = 2.663 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { inst4 Q_to_Y:inst1|inst5 Add } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { inst4 {} Q_to_Y:inst1|inst5 {} Add {} } { 0.000ns 0.294ns 2.369ns } { 0.000ns 0.366ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.950 ns" { clock inst8 inst8~clkctrl inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.950 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} inst4 {} } { 0.000ns 0.000ns 1.142ns 1.003ns 0.638ns } { 0.000ns 0.837ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { inst4 Q_to_Y:inst1|inst5 Add } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { inst4 {} Q_to_Y:inst1|inst5 {} Add {} } { 0.000ns 0.294ns 2.369ns } { 0.000ns 0.366ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst10 bit clock 0.073 ns register " "Info: th for register \"inst10\" (data pin = \"bit\", clock pin = \"clock\") is 0.073 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.950 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 4.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns clock 1 CLK PIN_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 40 0 168 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.712 ns) 2.691 ns inst8 2 REG LCFF_X7_Y11_N1 2 " "Info: 2: + IC(1.142 ns) + CELL(0.712 ns) = 2.691 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { clock inst8 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 8 232 296 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.000 ns) 3.694 ns inst8~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.003 ns) + CELL(0.000 ns) = 3.694 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 8 232 296 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 4.950 ns inst10 4 REG LCFF_X18_Y7_N1 1 " "Info: 4: + IC(0.638 ns) + CELL(0.618 ns) = 4.950 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 1; REG Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { inst8~clkctrl inst10 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 176 64 128 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 43.78 % ) " "Info: Total cell delay = 2.167 ns ( 43.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.783 ns ( 56.22 % ) " "Info: Total interconnect delay = 2.783 ns ( 56.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.950 ns" { clock inst8 inst8~clkctrl inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.950 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} inst10 {} } { 0.000ns 0.000ns 1.142ns 1.003ns 0.638ns } { 0.000ns 0.837ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 176 64 128 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.026 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns bit 1 PIN PIN_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 1; PIN Node = 'bit'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bit } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 192 -200 -32 208 "bit" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.908 ns) + CELL(0.309 ns) 5.026 ns inst10 2 REG LCFF_X18_Y7_N1 1 " "Info: 2: + IC(3.908 ns) + CELL(0.309 ns) = 5.026 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 1; REG Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { bit inst10 } "NODE_NAME" } } { "P_UA.bdf" "" { Schematic "C:/TAproj/P_UA.bdf" { { 176 64 128 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 22.24 % ) " "Info: Total cell delay = 1.118 ns ( 22.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.908 ns ( 77.76 % ) " "Info: Total interconnect delay = 3.908 ns ( 77.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { bit inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.026 ns" { bit {} bit~combout {} inst10 {} } { 0.000ns 0.000ns 3.908ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.950 ns" { clock inst8 inst8~clkctrl inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.950 ns" { clock {} clock~combout {} inst8 {} inst8~clkctrl {} inst10 {} } { 0.000ns 0.000ns 1.142ns 1.003ns 0.638ns } { 0.000ns 0.837ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { bit inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.026 ns" { bit {} bit~combout {} inst10 {} } { 0.000ns 0.000ns 3.908ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 27 00:36:59 2020 " "Info: Processing ended: Wed May 27 00:36:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
