{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 26 17:18:35 2014 " "Info: Processing started: Fri Sep 26 17:18:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito1 -c circuito1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off circuito1 -c circuito1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-SYN " "Info: Found design unit 1: divisor-SYN" {  } { { "divisor.vhd" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/divisor.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Info: Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/divisor.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file circuito1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuito1 " "Info: Found entity 1: circuito1" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor120.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divisor120.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor120-SYN " "Info: Found design unit 1: divisor120-SYN" {  } { { "divisor120.vhd" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/divisor120.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divisor120 " "Info: Found entity 1: divisor120" {  } { { "divisor120.vhd" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/divisor120.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito1 " "Info: Elaborating entity \"circuito1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst " "Info: Elaborating entity \"divisor\" for hierarchy \"divisor:inst\"" {  } { { "circuito1.bdf" "inst" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 88 440 584 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter divisor:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"divisor:inst\|lpm_counter:lpm_counter_component\"" {  } { { "divisor.vhd" "lpm_counter_component" { Text "C:/Users/Aluno/Desktop/DIVISOR/divisor.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "divisor:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"divisor:inst\|lpm_counter:lpm_counter_component\"" {  } { { "divisor.vhd" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/divisor.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divisor:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"divisor:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 25000000 " "Info: Parameter \"lpm_modulus\" = \"25000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Info: Parameter \"lpm_width\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "divisor.vhd" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/divisor.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ij.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_5ij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ij " "Info: Found entity 1: cntr_5ij" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5ij divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated " "Info: Elaborating entity \"cntr_5ij\" for hierarchy \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_56c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_56c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_56c " "Info: Found entity 1: cmpr_56c" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_56c divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1 " "Info: Elaborating entity \"cmpr_56c\" for hierarchy \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\"" {  } { { "db/cntr_5ij.tdf" "cmpr1" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 7476:inst5 " "Info: Elaborating entity \"7476\" for hierarchy \"7476:inst5\"" {  } { { "circuito1.bdf" "inst5" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 408 416 536 600 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7476:inst5 " "Info: Elaborated megafunction instantiation \"7476:inst5\"" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 408 416 536 600 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor120 divisor120:inst24 " "Info: Elaborating entity \"divisor120\" for hierarchy \"divisor120:inst24\"" {  } { { "circuito1.bdf" "inst24" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 192 320 464 288 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter divisor120:inst24\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"divisor120:inst24\|lpm_counter:lpm_counter_component\"" {  } { { "divisor120.vhd" "lpm_counter_component" { Text "C:/Users/Aluno/Desktop/DIVISOR/divisor120.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "divisor120:inst24\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"divisor120:inst24\|lpm_counter:lpm_counter_component\"" {  } { { "divisor120.vhd" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/divisor120.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divisor120:inst24\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"divisor120:inst24\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 208333 " "Info: Parameter \"lpm_modulus\" = \"208333\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Info: Parameter \"lpm_width\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "divisor120.vhd" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/divisor120.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gfj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gfj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gfj " "Info: Found entity 1: cntr_gfj" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gfj divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated " "Info: Elaborating entity \"cntr_gfj\" for hierarchy \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_46c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_46c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_46c " "Info: Found entity 1: cmpr_46c" {  } { { "db/cmpr_46c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_46c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_46c divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1 " "Info: Elaborating entity \"cmpr_46c\" for hierarchy \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\"" {  } { { "db/cntr_gfj.tdf" "cmpr1" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373 74373:inst8 " "Info: Elaborating entity \"74373\" for hierarchy \"74373:inst8\"" {  } { { "circuito1.bdf" "inst8" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 488 1128 1248 680 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74373:inst8 " "Info: Elaborated megafunction instantiation \"74373:inst8\"" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 488 1128 1248 680 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst7 " "Info: Elaborating entity \"7447\" for hierarchy \"7447:inst7\"" {  } { { "circuito1.bdf" "inst7" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 488 920 1040 648 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst7 " "Info: Elaborated megafunction instantiation \"7447:inst7\"" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 488 920 1040 648 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74190 74190:inst6 " "Info: Elaborating entity \"74190\" for hierarchy \"74190:inst6\"" {  } { { "circuito1.bdf" "inst6" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 472 736 856 632 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74190:inst6 " "Info: Elaborated megafunction instantiation \"74190:inst6\"" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 472 736 856 632 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst4\|18 " "Warning: LATCH primitive \"74373:inst4\|18\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst4\|17 " "Warning: LATCH primitive \"74373:inst4\|17\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst4\|16 " "Warning: LATCH primitive \"74373:inst4\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst4\|15 " "Warning: LATCH primitive \"74373:inst4\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst4\|14 " "Warning: LATCH primitive \"74373:inst4\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst4\|13 " "Warning: LATCH primitive \"74373:inst4\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst4\|12 " "Warning: LATCH primitive \"74373:inst4\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst8\|18 " "Warning: LATCH primitive \"74373:inst8\|18\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst8\|17 " "Warning: LATCH primitive \"74373:inst8\|17\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst8\|16 " "Warning: LATCH primitive \"74373:inst8\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst8\|15 " "Warning: LATCH primitive \"74373:inst8\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst8\|14 " "Warning: LATCH primitive \"74373:inst8\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst8\|13 " "Warning: LATCH primitive \"74373:inst8\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst8\|12 " "Warning: LATCH primitive \"74373:inst8\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst8\|67 SEGA " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74373:inst8\|67\" to the node \"SEGA\" into a wire" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst4\|68 SEGB " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74373:inst4\|68\" to the node \"SEGB\" into a wire" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst4\|69 SEGC " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74373:inst4\|69\" to the node \"SEGC\" into a wire" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst4\|70 SEGD " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74373:inst4\|70\" to the node \"SEGD\" into a wire" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst8\|71 SEGE " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74373:inst8\|71\" to the node \"SEGE\" into a wire" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst8\|72 SEGF " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74373:inst8\|72\" to the node \"SEGF\" into a wire" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst8\|73 SEGG " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74373:inst8\|73\" to the node \"SEGG\" into a wire" {  } { { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Info: Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Info: Implemented 103 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 26 17:18:37 2014 " "Info: Processing ended: Fri Sep 26 17:18:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 26 17:18:38 2014 " "Info: Processing started: Fri Sep 26 17:18:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off circuito1 -c circuito1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off circuito1 -c circuito1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "circuito1 EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"circuito1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/DIVISOR/" 0 { } { { 0 { 0 ""} 0 255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/DIVISOR/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 13 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name " "Info: Pin pin_name not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pin_name } } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 32 760 936 48 "pin_name" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/DIVISOR/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLOCK Global clock in PIN 10 " "Info: Automatically promoted signal \"CLOCK\" to use Global clock in PIN 10" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 112 104 272 128 "CLOCK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "74190:inst6\|58 Global clock " "Info: Automatically promoted signal \"74190:inst6\|58\" to use Global clock" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "inst25 Global clock " "Info: Automatically promoted some destinations of signal \"inst25\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst25 " "Info: Destination \"inst25\" may be non-global or may not use global clock" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 128 768 832 208 "inst25" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "74190:inst6\|58 " "Info: Destination \"74190:inst6\|58\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 128 768 832 208 "inst25" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "KEY0 Global clock " "Info: Automatically promoted signal \"KEY0\" to use Global clock" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 336 368 536 352 "KEY0" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "KEY0 " "Info: Pin \"KEY0\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { KEY0 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY0" } } } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 336 368 536 352 "KEY0" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/DIVISOR/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "KEY1 Global clock " "Info: Automatically promoted signal \"KEY1\" to use Global clock" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 376 504 672 392 "KEY1" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "KEY1 " "Info: Pin \"KEY1\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { KEY1 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 376 504 672 392 "KEY1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/DIVISOR/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 11 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 3 14 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 6 11 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 15 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEGDP " "Warning: Node \"SEGDP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SEGDP" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.925 ns register register " "Info: Estimated most critical path is register to register delay of 0.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst2\|48 1 REG LAB_X23_Y11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X23_Y11; Fanout = 11; REG Node = '74190:inst2\|48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst2|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.309 ns) 0.925 ns 74190:inst2\|51 2 REG LAB_X23_Y11 7 " "Info: 2: + IC(0.616 ns) + CELL(0.309 ns) = 0.925 ns; Loc. = LAB_X23_Y11; Fanout = 7; REG Node = '74190:inst2\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { 74190:inst2|48 74190:inst2|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 33.41 % ) " "Info: Total cell delay = 0.309 ns ( 33.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.616 ns ( 66.59 % ) " "Info: Total interconnect delay = 0.616 ns ( 66.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { 74190:inst2|48 74190:inst2|51 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 26 17:18:40 2014 " "Info: Processing ended: Fri Sep 26 17:18:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 26 17:18:41 2014 " "Info: Processing started: Fri Sep 26 17:18:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off circuito1 -c circuito1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off circuito1 -c circuito1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 26 17:18:41 2014 " "Info: Processing ended: Fri Sep 26 17:18:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 26 17:18:42 2014 " "Info: Processing started: Fri Sep 26 17:18:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off circuito1 -c circuito1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off circuito1 -c circuito1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 112 104 272 128 "CLOCK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "139 " "Warning: Found 139 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~5 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~5\" as buffer" {  } { { "db/cmpr_46c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_46c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~4 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~4\" as buffer" {  } { { "db/cmpr_46c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_46c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~3\" as buffer" {  } { { "db/cmpr_46c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_46c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~2 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~2\" as buffer" {  } { { "db/cmpr_46c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_46c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~1 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_46c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_46c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_46c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_46c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74190:inst6\|58 " "Info: Detected gated clock \"74190:inst6\|58\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst6\|58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst25 " "Info: Detected ripple clock \"inst25\" as buffer" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 128 768 832 208 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst6\|48 " "Info: Detected ripple clock \"74190:inst6\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst6\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst6\|51 " "Info: Detected ripple clock \"74190:inst6\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst6\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst27 " "Info: Detected ripple clock \"inst27\" as buffer" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 184 632 696 264 "inst27" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst27" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella12~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella12~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella12~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella12~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella12~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella12~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella11~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella11~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella11~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella11~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella11~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella11~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella8~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella8~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella8~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella7~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella7~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella7~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella6~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella6~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella6~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella2~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella2~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella2~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 66 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella3~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella3~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella3~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella1~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella1~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella1~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[19\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[19\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella16~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella16~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella16~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[16\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[16\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella13~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella13~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella13~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella13~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella13~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella13~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 106 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella18~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella18~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella18~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella16~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella16~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella16~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella18~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella18~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella18~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella17~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella17~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella17~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella17~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella17~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella17~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella14~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella14~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 146 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella14~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[18\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[18\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella19~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella19~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 186 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella19~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 258 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 258 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[28\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[28\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 250 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 250 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[27\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[27\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 242 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 242 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[26\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[26\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[25\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[25\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[18\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[18\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[16\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[16\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 106 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 66 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 202 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[21\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[21\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 266 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 210 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 202 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[22\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[22\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 210 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[23\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[23\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella14~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella14~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 146 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella14~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[19\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[19\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella24~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella24~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 226 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella24~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 218 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 218 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella19~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella19~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 186 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella19~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[24\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[24\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register 74190:inst2\|49 register 74190:inst2\|51 98.68 MHz 10.134 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 98.68 MHz between source register \"74190:inst2\|49\" and destination register \"74190:inst2\|51\" (period= 10.134 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.512 ns + Longest register register " "Info: + Longest register to register delay is 1.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst2\|49 1 REG LC_X23_Y11_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y11_N5; Fanout = 10; REG Node = '74190:inst2\|49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst2|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.738 ns) 1.512 ns 74190:inst2\|51 2 REG LC_X23_Y11_N3 7 " "Info: 2: + IC(0.774 ns) + CELL(0.738 ns) = 1.512 ns; Loc. = LC_X23_Y11_N3; Fanout = 7; REG Node = '74190:inst2\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { 74190:inst2|49 74190:inst2|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.738 ns ( 48.81 % ) " "Info: Total cell delay = 0.738 ns ( 48.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 51.19 % ) " "Info: Total interconnect delay = 0.774 ns ( 51.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { 74190:inst2|49 74190:inst2|51 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { 74190:inst2|49 {} 74190:inst2|51 {} } { 0.000ns 0.774ns } { 0.000ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.361 ns - Smallest " "Info: - Smallest clock skew is -8.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 15.114 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 15.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_10 50 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 112 104 272 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\] 2 REG LC_X15_Y9_N4 3 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y9_N4; Fanout = 3; REG Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.583 ns) 4.112 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT 3 COMB LC_X15_Y9_N4 1 " "Info: 3: + IC(0.523 ns) + CELL(0.583 ns) = 4.112 ns; Loc. = LC_X15_Y9_N4; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 4.733 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger 4 COMB LC_X15_Y9_N5 31 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 4.733 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.935 ns) 6.913 ns inst25 5 REG LC_X15_Y12_N2 6 " "Info: 5: + IC(1.245 ns) + CELL(0.935 ns) = 6.913 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 128 768 832 208 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.442 ns) 9.555 ns 74190:inst6\|58 6 COMB LC_X25_Y11_N0 4 " "Info: 6: + IC(2.200 ns) + CELL(0.442 ns) = 9.555 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6\|58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { inst25 74190:inst6|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.711 ns) 15.114 ns 74190:inst2\|51 7 REG LC_X23_Y11_N3 7 " "Info: 7: + IC(4.848 ns) + CELL(0.711 ns) = 15.114 ns; Loc. = LC_X23_Y11_N3; Fanout = 7; REG Node = '74190:inst2\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { 74190:inst6|58 74190:inst2|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.696 ns ( 37.69 % ) " "Info: Total cell delay = 5.696 ns ( 37.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.418 ns ( 62.31 % ) " "Info: Total interconnect delay = 9.418 ns ( 62.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|58 74190:inst2|51 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|58 {} 74190:inst2|51 {} } { 0.000ns 0.000ns 0.602ns 0.523ns 0.000ns 1.245ns 2.200ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 23.475 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 23.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_10 50 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 112 104 272 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\] 2 REG LC_X15_Y10_N5 4 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y10_N5; Fanout = 4; REG Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(0.590 ns) 6.076 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6 3 COMB LC_X9_Y5_N2 1 " "Info: 3: + IC(2.480 ns) + CELL(0.590 ns) = 6.076 ns; Loc. = LC_X9_Y5_N2; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.114 ns) 8.170 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\] 4 COMB LC_X15_Y9_N6 1 " "Info: 4: + IC(1.980 ns) + CELL(0.114 ns) = 8.170 ns; Loc. = LC_X15_Y9_N6; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 8.712 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger 5 COMB LC_X15_Y9_N5 31 " "Info: 5: + IC(0.428 ns) + CELL(0.114 ns) = 8.712 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.935 ns) 10.892 ns inst25 6 REG LC_X15_Y12_N2 6 " "Info: 6: + IC(1.245 ns) + CELL(0.935 ns) = 10.892 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 128 768 832 208 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.227 ns) + CELL(0.935 ns) 17.054 ns 74190:inst6\|51 7 REG LC_X24_Y11_N7 8 " "Info: 7: + IC(5.227 ns) + CELL(0.935 ns) = 17.054 ns; Loc. = LC_X24_Y11_N7; Fanout = 8; REG Node = '74190:inst6\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { inst25 74190:inst6|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.114 ns) 17.916 ns 74190:inst6\|58 8 COMB LC_X25_Y11_N0 4 " "Info: 8: + IC(0.748 ns) + CELL(0.114 ns) = 17.916 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6\|58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { 74190:inst6|51 74190:inst6|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.711 ns) 23.475 ns 74190:inst2\|49 9 REG LC_X23_Y11_N5 10 " "Info: 9: + IC(4.848 ns) + CELL(0.711 ns) = 23.475 ns; Loc. = LC_X23_Y11_N5; Fanout = 10; REG Node = '74190:inst2\|49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { 74190:inst6|58 74190:inst2|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.917 ns ( 25.21 % ) " "Info: Total cell delay = 5.917 ns ( 25.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.558 ns ( 74.79 % ) " "Info: Total interconnect delay = 17.558 ns ( 74.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|49 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|49 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|58 74190:inst2|51 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|58 {} 74190:inst2|51 {} } { 0.000ns 0.000ns 0.602ns 0.523ns 0.000ns 1.245ns 2.200ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|49 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|49 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { 74190:inst2|49 74190:inst2|51 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { 74190:inst2|49 {} 74190:inst2|51 {} } { 0.000ns 0.774ns } { 0.000ns 0.738ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|58 74190:inst2|51 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|58 {} 74190:inst2|51 {} } { 0.000ns 0.000ns 0.602ns 0.523ns 0.000ns 1.245ns 2.200ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|49 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|49 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"CLOCK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74190:inst2\|48 74190:inst2\|48 CLOCK 7.259 ns " "Info: Found hold time violation between source  pin or register \"74190:inst2\|48\" and destination pin or register \"74190:inst2\|48\" for clock \"CLOCK\" (Hold time is 7.259 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.361 ns + Largest " "Info: + Largest clock skew is 8.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 23.475 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 23.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_10 50 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 112 104 272 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\] 2 REG LC_X15_Y10_N5 4 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y10_N5; Fanout = 4; REG Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(0.590 ns) 6.076 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6 3 COMB LC_X9_Y5_N2 1 " "Info: 3: + IC(2.480 ns) + CELL(0.590 ns) = 6.076 ns; Loc. = LC_X9_Y5_N2; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.114 ns) 8.170 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\] 4 COMB LC_X15_Y9_N6 1 " "Info: 4: + IC(1.980 ns) + CELL(0.114 ns) = 8.170 ns; Loc. = LC_X15_Y9_N6; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 8.712 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger 5 COMB LC_X15_Y9_N5 31 " "Info: 5: + IC(0.428 ns) + CELL(0.114 ns) = 8.712 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.935 ns) 10.892 ns inst25 6 REG LC_X15_Y12_N2 6 " "Info: 6: + IC(1.245 ns) + CELL(0.935 ns) = 10.892 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 128 768 832 208 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.227 ns) + CELL(0.935 ns) 17.054 ns 74190:inst6\|51 7 REG LC_X24_Y11_N7 8 " "Info: 7: + IC(5.227 ns) + CELL(0.935 ns) = 17.054 ns; Loc. = LC_X24_Y11_N7; Fanout = 8; REG Node = '74190:inst6\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { inst25 74190:inst6|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.114 ns) 17.916 ns 74190:inst6\|58 8 COMB LC_X25_Y11_N0 4 " "Info: 8: + IC(0.748 ns) + CELL(0.114 ns) = 17.916 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6\|58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { 74190:inst6|51 74190:inst6|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.711 ns) 23.475 ns 74190:inst2\|48 9 REG LC_X23_Y11_N0 11 " "Info: 9: + IC(4.848 ns) + CELL(0.711 ns) = 23.475 ns; Loc. = LC_X23_Y11_N0; Fanout = 11; REG Node = '74190:inst2\|48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.917 ns ( 25.21 % ) " "Info: Total cell delay = 5.917 ns ( 25.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.558 ns ( 74.79 % ) " "Info: Total interconnect delay = 17.558 ns ( 74.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|48 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 15.114 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to source register is 15.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_10 50 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 112 104 272 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\] 2 REG LC_X15_Y9_N4 3 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y9_N4; Fanout = 3; REG Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.583 ns) 4.112 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT 3 COMB LC_X15_Y9_N4 1 " "Info: 3: + IC(0.523 ns) + CELL(0.583 ns) = 4.112 ns; Loc. = LC_X15_Y9_N4; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 4.733 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger 4 COMB LC_X15_Y9_N5 31 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 4.733 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.935 ns) 6.913 ns inst25 5 REG LC_X15_Y12_N2 6 " "Info: 5: + IC(1.245 ns) + CELL(0.935 ns) = 6.913 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 128 768 832 208 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.442 ns) 9.555 ns 74190:inst6\|58 6 COMB LC_X25_Y11_N0 4 " "Info: 6: + IC(2.200 ns) + CELL(0.442 ns) = 9.555 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6\|58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { inst25 74190:inst6|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.711 ns) 15.114 ns 74190:inst2\|48 7 REG LC_X23_Y11_N0 11 " "Info: 7: + IC(4.848 ns) + CELL(0.711 ns) = 15.114 ns; Loc. = LC_X23_Y11_N0; Fanout = 11; REG Node = '74190:inst2\|48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.696 ns ( 37.69 % ) " "Info: Total cell delay = 5.696 ns ( 37.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.418 ns ( 62.31 % ) " "Info: Total interconnect delay = 9.418 ns ( 62.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|58 {} 74190:inst2|48 {} } { 0.000ns 0.000ns 0.602ns 0.523ns 0.000ns 1.245ns 2.200ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|48 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|58 {} 74190:inst2|48 {} } { 0.000ns 0.000ns 0.602ns 0.523ns 0.000ns 1.245ns 2.200ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.893 ns - Shortest register register " "Info: - Shortest register to register delay is 0.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst2\|48 1 REG LC_X23_Y11_N0 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y11_N0; Fanout = 11; REG Node = '74190:inst2\|48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst2|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.309 ns) 0.893 ns 74190:inst2\|48 2 REG LC_X23_Y11_N0 11 " "Info: 2: + IC(0.584 ns) + CELL(0.309 ns) = 0.893 ns; Loc. = LC_X23_Y11_N0; Fanout = 11; REG Node = '74190:inst2\|48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { 74190:inst2|48 74190:inst2|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 34.60 % ) " "Info: Total cell delay = 0.309 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.584 ns ( 65.40 % ) " "Info: Total interconnect delay = 0.584 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { 74190:inst2|48 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.893 ns" { 74190:inst2|48 {} 74190:inst2|48 {} } { 0.000ns 0.584ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|48 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|58 {} 74190:inst2|48 {} } { 0.000ns 0.000ns 0.602ns 0.523ns 0.000ns 1.245ns 2.200ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { 74190:inst2|48 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.893 ns" { 74190:inst2|48 {} 74190:inst2|48 {} } { 0.000ns 0.584ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK SEGC 74190:inst2\|51 32.128 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"SEGC\" through register \"74190:inst2\|51\" is 32.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 23.475 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 23.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_10 50 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 112 104 272 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\] 2 REG LC_X15_Y10_N5 4 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y10_N5; Fanout = 4; REG Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(0.590 ns) 6.076 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6 3 COMB LC_X9_Y5_N2 1 " "Info: 3: + IC(2.480 ns) + CELL(0.590 ns) = 6.076 ns; Loc. = LC_X9_Y5_N2; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.114 ns) 8.170 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\] 4 COMB LC_X15_Y9_N6 1 " "Info: 4: + IC(1.980 ns) + CELL(0.114 ns) = 8.170 ns; Loc. = LC_X15_Y9_N6; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 8.712 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger 5 COMB LC_X15_Y9_N5 31 " "Info: 5: + IC(0.428 ns) + CELL(0.114 ns) = 8.712 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.935 ns) 10.892 ns inst25 6 REG LC_X15_Y12_N2 6 " "Info: 6: + IC(1.245 ns) + CELL(0.935 ns) = 10.892 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 128 768 832 208 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.227 ns) + CELL(0.935 ns) 17.054 ns 74190:inst6\|51 7 REG LC_X24_Y11_N7 8 " "Info: 7: + IC(5.227 ns) + CELL(0.935 ns) = 17.054 ns; Loc. = LC_X24_Y11_N7; Fanout = 8; REG Node = '74190:inst6\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { inst25 74190:inst6|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.114 ns) 17.916 ns 74190:inst6\|58 8 COMB LC_X25_Y11_N0 4 " "Info: 8: + IC(0.748 ns) + CELL(0.114 ns) = 17.916 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6\|58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { 74190:inst6|51 74190:inst6|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.711 ns) 23.475 ns 74190:inst2\|51 9 REG LC_X23_Y11_N3 7 " "Info: 9: + IC(4.848 ns) + CELL(0.711 ns) = 23.475 ns; Loc. = LC_X23_Y11_N3; Fanout = 7; REG Node = '74190:inst2\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { 74190:inst6|58 74190:inst2|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.917 ns ( 25.21 % ) " "Info: Total cell delay = 5.917 ns ( 25.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.558 ns ( 74.79 % ) " "Info: Total interconnect delay = 17.558 ns ( 74.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|51 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|51 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.429 ns + Longest register pin " "Info: + Longest register to pin delay is 8.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst2\|51 1 REG LC_X23_Y11_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y11_N3; Fanout = 7; REG Node = '74190:inst2\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst2|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.590 ns) 1.848 ns 74373:inst4\|69~1 2 COMB LC_X23_Y11_N8 1 " "Info: 2: + IC(1.258 ns) + CELL(0.590 ns) = 1.848 ns; Loc. = LC_X23_Y11_N8; Fanout = 1; COMB Node = '74373:inst4\|69~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { 74190:inst2|51 74373:inst4|69~1 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.292 ns) 3.259 ns 74373:inst4\|69~2 3 COMB LC_X25_Y11_N7 1 " "Info: 3: + IC(1.119 ns) + CELL(0.292 ns) = 3.259 ns; Loc. = LC_X25_Y11_N7; Fanout = 1; COMB Node = '74373:inst4\|69~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { 74373:inst4|69~1 74373:inst4|69~2 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.062 ns) + CELL(2.108 ns) 8.429 ns SEGC 4 PIN PIN_92 0 " "Info: 4: + IC(3.062 ns) + CELL(2.108 ns) = 8.429 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'SEGC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.170 ns" { 74373:inst4|69~2 SEGC } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 336 1480 1656 352 "SEGC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.990 ns ( 35.47 % ) " "Info: Total cell delay = 2.990 ns ( 35.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.439 ns ( 64.53 % ) " "Info: Total interconnect delay = 5.439 ns ( 64.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.429 ns" { 74190:inst2|51 74373:inst4|69~1 74373:inst4|69~2 SEGC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.429 ns" { 74190:inst2|51 {} 74373:inst4|69~1 {} 74373:inst4|69~2 {} SEGC {} } { 0.000ns 1.258ns 1.119ns 3.062ns } { 0.000ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|51 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|51 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.429 ns" { 74190:inst2|51 74373:inst4|69~1 74373:inst4|69~2 SEGC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.429 ns" { 74190:inst2|51 {} 74373:inst4|69~1 {} 74373:inst4|69~2 {} SEGC {} } { 0.000ns 1.258ns 1.119ns 3.062ns } { 0.000ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Peak virtual memory: 147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 26 17:18:43 2014 " "Info: Processing ended: Fri Sep 26 17:18:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Info: Quartus II Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
