$date
	Sat Oct 22 21:51:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#193654
b11101 &
b11101 %
1$
b11101 !
1"
#193655
0"
#193658
b1011000 &
b1011000 %
#193662
b101100 &
b101100 %
#193666
b10110 &
b10110 %
#193670
b1011 &
b1011 %
#193674
b100010 &
b100010 %
#193678
b10001 &
b10001 %
#193682
b110100 &
b110100 %
#193686
b11010 &
b11010 %
#193690
b1101 &
b1101 %
#193694
b101000 &
b101000 %
#193698
b10100 &
b10100 %
#193702
b1010 &
b1010 %
#193706
b101 &
b101 %
#193710
b10000 &
b10000 %
#193714
b1000 &
b1000 %
#193718
b100 &
b100 %
#193722
b10 &
b10 %
#193726
b1 &
1#
b1 %
#193730
b0 &
b0 %
0#
0$
#1248518
b1000 &
b1000 %
1$
b1000 !
1"
#1248519
0"
#1248522
b100 &
b100 %
#1248526
b10 &
b10 %
#1248530
b1 &
b1 %
1#
#1248534
b0 &
0#
b0 %
0$
#2267871
b11000 !
1"
#2267874
b11000 &
b11000 %
1$
#2267875
0"
#2267878
b1100 &
b1100 %
#2267882
b110 &
b110 %
#2267886
b11 &
b11 %
#2267890
b1010 &
b1010 %
#2267894
b101 &
b101 %
#2267898
b10000 &
b10000 %
#2267902
b1000 &
b1000 %
#2267906
b100 &
b100 %
#2267910
b10 &
b10 %
#2267914
b1 &
b1 %
1#
#2267918
b0 &
0#
b0 %
0$
#4500012
