ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"rtc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/rtc.c"
  18              		.section	.text.MX_RTC_Init,"ax",%progbits
  19              		.align	1
  20              		.p2align 2,,3
  21              		.global	MX_RTC_Init
  22              		.syntax unified
  23              		.code	16
  24              		.thumb_func
  26              	MX_RTC_Init:
  27              	.LFB1425:
   1:Core/Src/rtc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/rtc.c **** /**
   3:Core/Src/rtc.c ****   ******************************************************************************
   4:Core/Src/rtc.c ****   * @file    rtc.c
   5:Core/Src/rtc.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/rtc.c ****   *          of the RTC instances.
   7:Core/Src/rtc.c ****   ******************************************************************************
   8:Core/Src/rtc.c ****   * @attention
   9:Core/Src/rtc.c ****   *
  10:Core/Src/rtc.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/rtc.c ****   * All rights reserved.
  12:Core/Src/rtc.c ****   *
  13:Core/Src/rtc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/rtc.c ****   * in the root directory of this software component.
  15:Core/Src/rtc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/rtc.c ****   *
  17:Core/Src/rtc.c ****   ******************************************************************************
  18:Core/Src/rtc.c ****   */
  19:Core/Src/rtc.c **** /* USER CODE END Header */
  20:Core/Src/rtc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/rtc.c **** #include "rtc.h"
  22:Core/Src/rtc.c **** 
  23:Core/Src/rtc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/rtc.c **** 
  25:Core/Src/rtc.c **** /* USER CODE END 0 */
  26:Core/Src/rtc.c **** 
  27:Core/Src/rtc.c **** RTC_HandleTypeDef hrtc;
  28:Core/Src/rtc.c **** 
  29:Core/Src/rtc.c **** /* RTC init function */
  30:Core/Src/rtc.c **** void MX_RTC_Init(void)
  31:Core/Src/rtc.c **** {
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 2


  28              		.loc 1 31 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32:Core/Src/rtc.c **** 
  33:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_Init 0 */
  34:Core/Src/rtc.c **** 
  35:Core/Src/rtc.c ****   /* USER CODE END RTC_Init 0 */
  36:Core/Src/rtc.c **** 
  37:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_Init 1 */
  38:Core/Src/rtc.c **** 
  39:Core/Src/rtc.c ****   /* USER CODE END RTC_Init 1 */
  40:Core/Src/rtc.c **** 
  41:Core/Src/rtc.c ****   /** Initialize RTC Only
  42:Core/Src/rtc.c ****   */
  43:Core/Src/rtc.c ****   hrtc.Instance = RTC;
  32              		.loc 1 43 3 view .LVU1
  44:Core/Src/rtc.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  45:Core/Src/rtc.c ****   hrtc.Init.AsynchPrediv = 127;
  33              		.loc 1 45 26 is_stmt 0 view .LVU2
  34 0000 7F22     		movs	r2, #127
  31:Core/Src/rtc.c **** 
  35              		.loc 1 31 1 view .LVU3
  36 0002 10B5     		push	{r4, lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 4, -8
  40              		.cfi_offset 14, -4
  43:Core/Src/rtc.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  41              		.loc 1 43 17 view .LVU4
  42 0004 1E4C     		ldr	r4, .L13
  43 0006 1F4B     		ldr	r3, .L13+4
  44              		.loc 1 45 26 view .LVU5
  45 0008 A260     		str	r2, [r4, #8]
  46:Core/Src/rtc.c ****   hrtc.Init.SynchPrediv = 255;
  46              		.loc 1 46 25 view .LVU6
  47 000a 8032     		adds	r2, r2, #128
  48 000c E260     		str	r2, [r4, #12]
  47:Core/Src/rtc.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
  48:Core/Src/rtc.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
  49:Core/Src/rtc.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  50:Core/Src/rtc.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
  49              		.loc 1 50 24 view .LVU7
  50 000e 8022     		movs	r2, #128
  43:Core/Src/rtc.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  51              		.loc 1 43 17 view .LVU8
  52 0010 2360     		str	r3, [r4]
  44:Core/Src/rtc.c ****   hrtc.Init.AsynchPrediv = 127;
  53              		.loc 1 44 3 is_stmt 1 view .LVU9
  44:Core/Src/rtc.c ****   hrtc.Init.AsynchPrediv = 127;
  54              		.loc 1 44 24 is_stmt 0 view .LVU10
  55 0012 0023     		movs	r3, #0
  56              		.loc 1 50 24 view .LVU11
  57 0014 D205     		lsls	r2, r2, #23
  51:Core/Src/rtc.c ****   hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
  52:Core/Src/rtc.c ****   hrtc.Init.BinMode = RTC_BINARY_NONE;
  53:Core/Src/rtc.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 3


  58              		.loc 1 53 7 view .LVU12
  59 0016 2000     		movs	r0, r4
  44:Core/Src/rtc.c ****   hrtc.Init.AsynchPrediv = 127;
  60              		.loc 1 44 24 view .LVU13
  61 0018 6360     		str	r3, [r4, #4]
  45:Core/Src/rtc.c ****   hrtc.Init.SynchPrediv = 255;
  62              		.loc 1 45 3 is_stmt 1 view .LVU14
  46:Core/Src/rtc.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
  63              		.loc 1 46 3 view .LVU15
  47:Core/Src/rtc.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
  64              		.loc 1 47 3 view .LVU16
  47:Core/Src/rtc.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
  65              		.loc 1 47 20 is_stmt 0 view .LVU17
  66 001a 2361     		str	r3, [r4, #16]
  48:Core/Src/rtc.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  67              		.loc 1 48 3 is_stmt 1 view .LVU18
  48:Core/Src/rtc.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  68              		.loc 1 48 25 is_stmt 0 view .LVU19
  69 001c 6361     		str	r3, [r4, #20]
  49:Core/Src/rtc.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
  70              		.loc 1 49 3 is_stmt 1 view .LVU20
  49:Core/Src/rtc.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
  71              		.loc 1 49 28 is_stmt 0 view .LVU21
  72 001e A361     		str	r3, [r4, #24]
  50:Core/Src/rtc.c ****   hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
  73              		.loc 1 50 3 is_stmt 1 view .LVU22
  50:Core/Src/rtc.c ****   hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
  74              		.loc 1 50 24 is_stmt 0 view .LVU23
  75 0020 E261     		str	r2, [r4, #28]
  51:Core/Src/rtc.c ****   hrtc.Init.BinMode = RTC_BINARY_NONE;
  76              		.loc 1 51 3 is_stmt 1 view .LVU24
  51:Core/Src/rtc.c ****   hrtc.Init.BinMode = RTC_BINARY_NONE;
  77              		.loc 1 51 26 is_stmt 0 view .LVU25
  78 0022 2362     		str	r3, [r4, #32]
  52:Core/Src/rtc.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
  79              		.loc 1 52 3 is_stmt 1 view .LVU26
  52:Core/Src/rtc.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
  80              		.loc 1 52 21 is_stmt 0 view .LVU27
  81 0024 6362     		str	r3, [r4, #36]
  82              		.loc 1 53 3 is_stmt 1 view .LVU28
  83              		.loc 1 53 7 is_stmt 0 view .LVU29
  84 0026 FFF7FEFF 		bl	HAL_RTC_Init
  85              	.LVL0:
  86              		.loc 1 53 6 view .LVU30
  87 002a 0028     		cmp	r0, #0
  88 002c 1BD1     		bne	.L11
  54:Core/Src/rtc.c ****   {
  55:Core/Src/rtc.c ****     Error_Handler();
  56:Core/Src/rtc.c ****   }
  57:Core/Src/rtc.c **** 
  58:Core/Src/rtc.c ****   /** Enable the WakeUp
  59:Core/Src/rtc.c ****   */
  60:Core/Src/rtc.c ****   if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 60, RTC_WAKEUPCLOCK_CK_SPRE_16BITS, 0) != HAL_OK)
  89              		.loc 1 60 3 is_stmt 1 view .LVU31
  90              		.loc 1 60 7 is_stmt 0 view .LVU32
  91 002e 0023     		movs	r3, #0
  92 0030 0422     		movs	r2, #4
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 4


  93 0032 3C21     		movs	r1, #60
  94 0034 2000     		movs	r0, r4
  95 0036 FFF7FEFF 		bl	HAL_RTCEx_SetWakeUpTimer_IT
  96              	.LVL1:
  97              		.loc 1 60 6 view .LVU33
  98 003a 0028     		cmp	r0, #0
  99 003c 1DD1     		bne	.L12
 100              	.L3:
  61:Core/Src/rtc.c ****   {
  62:Core/Src/rtc.c ****     Error_Handler();
  63:Core/Src/rtc.c ****   }
  64:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_Init 2 */
  65:Core/Src/rtc.c **** 
  66:Core/Src/rtc.c ****   // Configure EXTI line 20 for RTC wakeup interrupt
  67:Core/Src/rtc.c ****   LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_20);
 101              		.loc 1 67 3 is_stmt 1 view .LVU34
 102              	.LVL2:
 103              	.LBB10:
 104              	.LBI10:
 105              		.file 2 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h"
   1:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
   2:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   ******************************************************************************
   3:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @file    stm32u0xx_ll_exti.h
   4:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @author  MCD Application Team
   5:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief   Header file of EXTI LL module.
   6:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   ******************************************************************************
   7:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @attention
   8:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
   9:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * Copyright (c) 2023 STMicroelectronics.
  10:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * All rights reserved.
  11:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
  12:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * in the root directory of this software component.
  14:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
  16:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   ******************************************************************************
  17:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
  18:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  19:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #ifndef STM32U0xx_LL_EXTI_H
  21:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define STM32U0xx_LL_EXTI_H
  22:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  23:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #ifdef __cplusplus
  24:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** extern "C" {
  25:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #endif
  26:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  27:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #include "stm32u0xx.h"
  29:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  30:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @addtogroup STM32U0xx_LL_Driver
  31:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
  32:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
  33:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  34:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #if defined (EXTI)
  35:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  36:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup EXTI_LL EXTI
  37:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 5


  38:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
  39:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  40:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /* Private constants ---------------------------------------------------------*/
  43:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_REGISTER_PINPOS_SHFT        16U   /*!< Define used to shift pin position in EXTICR 
  44:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  45:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /* Private Macros ------------------------------------------------------------*/
  46:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  47:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup EXTI_LL_Private_Macros EXTI Private Macros
  48:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
  49:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
  50:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
  51:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @}
  52:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
  53:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  54:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /* Exported types ------------------------------------------------------------*/
  55:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  56:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure
  57:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
  58:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
  59:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** typedef struct
  60:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** {
  61:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  62:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   uint32_t Line_0_31;           /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  63:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  64:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  65:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   uint32_t Line_32_63;          /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  66:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  67:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  68:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   FunctionalState LineCommand;  /*!< Specifies the new state of the selected EXTI lines.
  69:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****                                      This parameter can be set either to ENABLE or DISABLE */
  70:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  71:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   uint8_t Mode;                 /*!< Specifies the mode for the EXTI lines.
  72:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_MODE. */
  73:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  74:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   uint8_t Trigger;              /*!< Specifies the trigger signal active edge for the EXTI lines.
  75:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */
  76:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** } LL_EXTI_InitTypeDef;
  77:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  78:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
  79:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @}
  80:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
  81:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  82:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /* Exported constants --------------------------------------------------------*/
  83:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants
  84:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
  85:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
  86:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
  87:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_LINE LINE
  88:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
  89:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
  90:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_0                 EXTI_IMR1_IM0           /*!< Extended line 0 */
  91:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_1                 EXTI_IMR1_IM1           /*!< Extended line 1 */
  92:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_2                 EXTI_IMR1_IM2           /*!< Extended line 2 */
  93:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_3                 EXTI_IMR1_IM3           /*!< Extended line 3 */
  94:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_4                 EXTI_IMR1_IM4           /*!< Extended line 4 */
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 6


  95:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_5                 EXTI_IMR1_IM5           /*!< Extended line 5 */
  96:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_6                 EXTI_IMR1_IM6           /*!< Extended line 6 */
  97:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_7                 EXTI_IMR1_IM7           /*!< Extended line 7 */
  98:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_8                 EXTI_IMR1_IM8           /*!< Extended line 8 */
  99:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_9                 EXTI_IMR1_IM9           /*!< Extended line 9 */
 100:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_10                EXTI_IMR1_IM10          /*!< Extended line 10 */
 101:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_11                EXTI_IMR1_IM11          /*!< Extended line 11 */
 102:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_12                EXTI_IMR1_IM12          /*!< Extended line 12 */
 103:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_13                EXTI_IMR1_IM13          /*!< Extended line 13 */
 104:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_14                EXTI_IMR1_IM14          /*!< Extended line 14 */
 105:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_15                EXTI_IMR1_IM15          /*!< Extended line 15 */
 106:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_16                EXTI_IMR1_IM16          /*!< Extended line 16 */
 107:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_17                EXTI_IMR1_IM17          /*!< Extended line 17 */
 108:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #if defined(EXTI_IMR1_IM18)
 109:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_18                EXTI_IMR1_IM18          /*!< Extended line 18 */
 110:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #endif /* EXTI_IMR1_IM18 */
 111:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #if defined(EXTI_IMR1_IM19)
 112:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_19                EXTI_IMR1_IM19          /*!< Extended line 19 */
 113:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #endif /* EXTI_IMR1_IM19 */
 114:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_20                EXTI_IMR1_IM20          /*!< Extended line 20 */
 115:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_21                EXTI_IMR1_IM21          /*!< Extended line 21 */
 116:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #if defined(EXTI_IMR1_IM22)
 117:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_22                EXTI_IMR1_IM22          /*!< Extended line 22 */
 118:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #endif /* EXTI_IMR1_IM22 */
 119:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_23                EXTI_IMR1_IM23          /*!< Extended line 23 */
 120:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_24                EXTI_IMR1_IM24          /*!< Extended line 24 */
 121:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_25                EXTI_IMR1_IM25          /*!< Extended line 25 */
 122:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #if defined(EXTI_IMR1_IM26)
 123:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_26                EXTI_IMR1_IM26          /*!< Extended line 26 */
 124:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #endif /* EXTI_IMR1_IM26 */
 125:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_27                EXTI_IMR1_IM27          /*!< Extended line 27 */
 126:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_28                EXTI_IMR1_IM28          /*!< Extended line 28 */
 127:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_29                EXTI_IMR1_IM29          /*!< Extended line 29 */
 128:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_30                EXTI_IMR1_IM30          /*!< Extended line 30 */
 129:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_31                EXTI_IMR1_IM31          /*!< Extended line 31 */
 130:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #if defined(EXTI_IMR1_IM18) && defined(EXTI_IMR1_IM19) && defined(EXTI_IMR1_IM22) && defined(EXTI_I
 131:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          EXTI_IMR1_IM            /*!< All Extended line not reserved*
 132:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #else
 133:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          0xFBB3FFFFU             /*!< ALL Extended line */
 134:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #endif /* defined(EXTI_IMR1_IM18) && defined(EXTI_IMR1_IM19) && defined(EXTI_IMR1_IM22) && defined(
 135:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #if defined(EXTI_IMR2_IM32)
 136:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_32                EXTI_IMR2_IM32          /*!< Extended line 32 */
 137:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #endif /* EXTI_IMR2_IM32 */
 138:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_33                EXTI_IMR2_IM33          /*!< Extended line 33 */
 139:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_34                EXTI_IMR2_IM34          /*!< Extended line 34 */
 140:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_35                EXTI_IMR2_IM35          /*!< Extended line 35 */
 141:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #if defined(EXTI_IMR2_IM36)
 142:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_36                EXTI_IMR2_IM36          /*!< Extended line 36 */
 143:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #endif /* EXTI_IMR2_IM36 */
 144:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_37                EXTI_IMR2_IM37          /*!< Extended line 37 */
 145:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #if defined(EXTI_IMR2_IM36) && defined(EXTI_IMR2_IM32)
 146:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         EXTI_IMR2_IM            /*!< All Extended line not reserved*
 147:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #else
 148:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         0x0000002EU             /*!< line 36 & line 32 are reserved*
 149:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #endif /* EXTI_IMR2_IM36 & EXTI_IMR2_IM32 */
 150:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_ALL               ((uint32_t)0xFFFFFFFFU)  /*!< All Extended line */
 151:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 7


 152:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_LINE_NONE              ((uint32_t)0x00000000U)  /*!< None Extended line */
 153:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 154:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 155:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT EXTI EXTI PORT
 156:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
 157:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 158:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_PORTA               0U                                          /*!< EXTI PO
 159:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_PORTB               EXTI_EXTICR1_EXTI0_0                        /*!< EXTI PO
 160:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_PORTC               EXTI_EXTICR1_EXTI0_1                        /*!< EXTI PO
 161:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_PORTD               (EXTI_EXTICR1_EXTI0_1|EXTI_EXTICR1_EXTI0_0) /*!< EXTI PO
 162:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #if defined(GPIOE)
 163:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_PORTE               EXTI_EXTICR1_EXTI0_2                        /*!< EXTI PO
 164:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #endif /* GPIOE */
 165:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_PORTF               (EXTI_EXTICR1_EXTI0_2|EXTI_EXTICR1_EXTI0_0) /*!< EXTI PO
 166:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 167:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @}
 168:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 169:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 170:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE EXTI CONFIG LINE
 171:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
 172:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 173:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE0               (uint32_t)(0U  << 16U | 0U)  /*!< EXTI_POSITION_0  | EXT
 174:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE1               (uint32_t)(8U  << 16U | 0U)  /*!< EXTI_POSITION_8  | EXT
 175:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE2               (uint32_t)(16U << 16U | 0U)  /*!< EXTI_POSITION_16 | EXT
 176:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE3               (uint32_t)(24U << 16U | 0U)  /*!< EXTI_POSITION_24 | EXT
 177:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE4               (uint32_t)(0U  << 16U | 1U)  /*!< EXTI_POSITION_0  | EXT
 178:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE5               (uint32_t)(8U  << 16U | 1U)  /*!< EXTI_POSITION_8  | EXT
 179:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE6               (uint32_t)(16U << 16U | 1U)  /*!< EXTI_POSITION_16 | EXT
 180:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE7               (uint32_t)(24U << 16U | 1U)  /*!< EXTI_POSITION_24 | EXT
 181:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE8               (uint32_t)(0U  << 16U | 2U)  /*!< EXTI_POSITION_0  | EXT
 182:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE9               (uint32_t)(8U  << 16U | 2U)  /*!< EXTI_POSITION_8  | EXT
 183:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE10              (uint32_t)(16U << 16U | 2U)  /*!< EXTI_POSITION_16 | EXT
 184:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE11              (uint32_t)(24U << 16U | 2U)  /*!< EXTI_POSITION_24 | EXT
 185:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE12              (uint32_t)(0U  << 16U | 3U)  /*!< EXTI_POSITION_0  | EXT
 186:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE13              (uint32_t)(8U  << 16U | 3U)  /*!< EXTI_POSITION_8  | EXT
 187:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE14              (uint32_t)(16U << 16U | 3U)  /*!< EXTI_POSITION_16 | EXT
 188:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_CONFIG_LINE15              (uint32_t)(24U << 16U | 3U)  /*!< EXTI_POSITION_24 | EXT
 189:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 190:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @}
 191:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 192:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 193:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @}
 194:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 195:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 196:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 197:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_MODE Mode
 198:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
 199:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 200:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_MODE_IT                 ((uint8_t)0x00U) /*!< Interrupt Mode */
 201:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_MODE_EVENT              ((uint8_t)0x01U) /*!< Event Mode */
 202:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_MODE_IT_EVENT           ((uint8_t)0x02U) /*!< Interrupt & Event Mode */
 203:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 204:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @}
 205:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 206:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 207:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger
 208:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 8


 209:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 210:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_TRIGGER_NONE            ((uint8_t)0x00U) /*!< No Trigger Mode */
 211:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING          ((uint8_t)0x01U) /*!< Trigger Rising Mode */
 212:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_TRIGGER_FALLING         ((uint8_t)0x02U) /*!< Trigger Falling Mode */
 213:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING_FALLING  ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */
 214:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 215:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 216:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @}
 217:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 218:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 219:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 220:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 221:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 222:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @}
 223:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 224:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 225:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /* Exported macro ------------------------------------------------------------*/
 226:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros
 227:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
 228:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 229:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 230:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros
 231:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
 232:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 233:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 234:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 235:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Write a value in EXTI register
 236:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  __REG__ Register to be written
 237:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  __VALUE__ Value to be written in the register
 238:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval None
 239:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 240:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
 241:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 242:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 243:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Read a value in EXTI register
 244:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  __REG__ Register to be read
 245:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval Register value
 246:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 247:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** #define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
 248:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 249:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @}
 250:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 251:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 252:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 253:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @}
 254:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 255:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 256:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /* Exported functions --------------------------------------------------------*/
 257:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions
 258:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
 259:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 260:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_IT_Management IT_Management
 261:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
 262:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 263:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 264:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 265:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 9


 266:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 267:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 268:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 269:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @rmtoll IMR1         IMx           LL_EXTI_EnableIT_0_31
 270:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 271:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 272:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 273:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 274:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 275:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 276:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 277:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 278:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 279:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 280:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 281:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 282:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 283:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 284:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 285:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 286:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 287:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 288:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 289:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18 (*)
 290:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19 (*)
 291:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 292:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 293:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22 (*)
 294:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 295:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 296:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 297:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26 (*)
 298:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 299:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 300:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 301:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 302:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 303:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 304:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
 305:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         (*) value not defined in all devices.
 306:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 307:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval None
 308:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 309:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
 106              		.loc 2 309 22 view .LVU35
 107              	.LBB11:
 310:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** {
 311:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   SET_BIT(EXTI->IMR1, ExtiLine);
 108              		.loc 2 311 3 view .LVU36
 109 003e 8020     		movs	r0, #128
 110 0040 8022     		movs	r2, #128
 111 0042 114B     		ldr	r3, .L13+8
 112 0044 5203     		lsls	r2, r2, #13
 113 0046 1958     		ldr	r1, [r3, r0]
 114 0048 1143     		orrs	r1, r2
 115 004a 1950     		str	r1, [r3, r0]
 116              	.LVL3:
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 10


 117              		.loc 2 311 3 is_stmt 0 view .LVU37
 118              	.LBE11:
 119              	.LBE10:
  68:Core/Src/rtc.c ****   LL_EXTI_EnableRisingTrig_0_31(LL_EXTI_LINE_20);
 120              		.loc 1 68 3 is_stmt 1 view .LVU38
 121              	.LBB12:
 122              	.LBI12:
 312:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** }
 313:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 314:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 32 to 63
 315:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @note The reset value for the direct lines (lines from 32 to 34, line
 316:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       39) is set to 1 in order to enable the interrupt by default.
 317:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 318:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_EnableIT_32_63
 319:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 320:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32 (*)
 321:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 322:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 323:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 324:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36 (*)
 325:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 326:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 327:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
 328:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         (*) value not defined in all devices.
 329:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval None
 330:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 331:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
 332:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** {
 333:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   SET_BIT(EXTI->IMR2, ExtiLine);
 334:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** }
 335:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 336:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 337:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 0 to 31
 338:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 339:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 340:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 341:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @rmtoll IMR1         IMx           LL_EXTI_DisableIT_0_31
 342:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 343:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 344:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 345:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 346:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 347:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 348:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 349:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 350:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 351:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 352:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 353:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 354:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 355:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 356:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 357:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 358:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 359:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 360:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 361:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18 (*)
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 11


 362:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19 (*)
 363:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 364:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 365:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22 (*)
 366:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 367:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 368:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 369:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26 (*)
 370:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 371:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 372:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 373:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 374:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 375:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 376:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
 377:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         (*) value not defined in all devices.
 378:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 379:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval None
 380:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 381:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
 382:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** {
 383:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   CLEAR_BIT(EXTI->IMR1, ExtiLine);
 384:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** }
 385:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 386:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 387:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 32 to 63
 388:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @note The reset value for the direct lines (lines from 32 to 34, line
 389:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       39) is set to 1 in order to enable the interrupt by default.
 390:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 391:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_DisableIT_32_63
 392:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 393:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32 (*)
 394:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 395:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 396:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 397:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36 (*)
 398:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 399:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 400:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
 401:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         (*) value not defined in all devices.
 402:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval None
 403:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 404:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
 405:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** {
 406:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   CLEAR_BIT(EXTI->IMR2, ExtiLine);
 407:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** }
 408:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 409:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 410:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31
 411:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 412:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 413:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 414:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @rmtoll IMR1         IMx           LL_EXTI_IsEnabledIT_0_31
 415:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 416:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 417:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 418:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 12


 419:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 420:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 421:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 422:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 423:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 424:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 425:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 426:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 427:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 428:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 429:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 430:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 431:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 432:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 433:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 434:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18 (*)
 435:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19 (*)
 436:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 437:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 438:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22 (*)
 439:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 440:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 441:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 442:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26 (*)
 443:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 444:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 445:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 446:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 447:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 448:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 449:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
 450:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         (*) value not defined in all devices.
 451:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 452:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 453:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 454:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
 455:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** {
 456:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   return ((READ_BIT(EXTI->IMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 457:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** }
 458:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 459:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 460:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63
 461:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @note The reset value for the direct lines (lines from 32 to 34, line
 462:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       39) is set to 1 in order to enable the interrupt by default.
 463:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 464:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_IsEnabledIT_32_63
 465:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 466:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32 (*)
 467:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 468:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 469:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 470:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36 (*)
 471:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 472:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 473:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
 474:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         (*) value not defined in all devices.
 475:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval State of bit (1 or 0).
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 13


 476:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 477:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine)
 478:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** {
 479:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   return ((READ_BIT(EXTI->IMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 480:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** }
 481:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 482:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 483:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @}
 484:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 485:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 486:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Event_Management Event_Management
 487:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
 488:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 489:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 490:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 491:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 0 to 31
 492:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @rmtoll EMR1         EMx           LL_EXTI_EnableEvent_0_31
 493:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 494:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 495:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 496:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 497:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 498:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 499:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 500:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 501:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 502:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 503:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 504:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 505:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 506:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 507:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 508:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 509:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 510:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 511:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 512:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18 (*)
 513:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19 (*)
 514:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 515:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 516:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 517:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 518:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24 (*)
 519:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 520:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26 (*)
 521:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 522:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 523:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 524:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 525:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 526:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 527:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
 528:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         (*) value not defined in all devices.
 529:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 530:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval None
 531:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 532:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 14


 533:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** {
 534:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   SET_BIT(EXTI->EMR1, ExtiLine);
 535:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 536:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** }
 537:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 538:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 539:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 32 to 63
 540:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_EnableEvent_32_63
 541:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 542:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32 (*)
 543:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 544:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 545:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 546:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36 (*)
 547:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 548:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 549:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
 550:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         (*) value not defined in all devices.
 551:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval None
 552:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 553:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
 554:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** {
 555:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   SET_BIT(EXTI->EMR2, ExtiLine);
 556:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** }
 557:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 558:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 559:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 0 to 31
 560:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @rmtoll EMR1         EMx           LL_EXTI_DisableEvent_0_31
 561:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 562:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 563:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 564:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 565:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 566:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 567:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 568:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 569:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 570:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 571:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 572:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 573:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 574:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 575:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 576:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 577:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 578:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 579:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 580:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18 (*)
 581:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19 (*)
 582:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 583:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 584:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22 (*)
 585:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 586:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 587:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 588:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26 (*)
 589:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 15


 590:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 591:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 592:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 593:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 594:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 595:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
 596:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         (*) value not defined in all devices.
 597:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 598:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval None
 599:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 600:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
 601:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** {
 602:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   CLEAR_BIT(EXTI->EMR1, ExtiLine);
 603:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** }
 604:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 605:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 606:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 32 to 63
 607:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_DisableEvent_32_63
 608:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 609:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32 (*)
 610:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 611:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 612:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 613:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36 (*)
 614:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 615:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 616:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
 617:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         (*) value not defined in all devices.
 618:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval None
 619:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 620:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
 621:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** {
 622:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   CLEAR_BIT(EXTI->EMR2, ExtiLine);
 623:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** }
 624:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 625:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 626:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31
 627:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @rmtoll EMR1         EMx           LL_EXTI_IsEnabledEvent_0_31
 628:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 629:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 630:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 631:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 632:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 633:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 634:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 635:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 636:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 637:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 638:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 639:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 640:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 641:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 642:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 643:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 644:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 645:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 646:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 16


 647:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18 (*)
 648:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19 (*)
 649:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 650:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 651:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22 (*)
 652:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 653:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 654:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 655:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26 (*)
 656:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 657:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 658:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 659:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 660:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 661:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 662:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
 663:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         (*) value not defined in all devices.
 664:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 665:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 666:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 667:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
 668:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** {
 669:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   return ((READ_BIT(EXTI->EMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 670:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** }
 671:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 672:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 673:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63
 674:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_IsEnabledEvent_32_63
 675:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 676:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32 (*)
 677:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 678:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 679:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 680:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36 (*)
 681:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 682:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 683:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *
 684:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         (*) value not defined in all devices.
 685:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 686:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 687:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine)
 688:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** {
 689:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   return ((READ_BIT(EXTI->EMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 690:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** }
 691:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 692:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 693:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @}
 694:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 695:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 696:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management
 697:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @{
 698:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 699:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** 
 700:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** /**
 701:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @brief  Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
 702:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 703:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 17


 704:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 705:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       pending bit is not set.
 706:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 707:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 708:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *       condition.
 709:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @rmtoll RTSR1        RTx           LL_EXTI_EnableRisingTrig_0_31
 710:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 711:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 712:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 713:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 714:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 715:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 716:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 717:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 718:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 719:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 720:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 721:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 722:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 723:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 724:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 725:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 726:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 727:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 728:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 729:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 730:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   * @retval None
 731:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   */
 732:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
 123              		.loc 2 732 22 view .LVU39
 124              	.LBB13:
 733:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h **** {
 734:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_exti.h ****   SET_BIT(EXTI->RTSR1, ExtiLine);
 125              		.loc 2 734 3 view .LVU40
 126 004c 1968     		ldr	r1, [r3]
 127 004e 0A43     		orrs	r2, r1
 128 0050 1A60     		str	r2, [r3]
 129              	.LVL4:
 130              		.loc 2 734 3 is_stmt 0 view .LVU41
 131              	.LBE13:
 132              	.LBE12:
  69:Core/Src/rtc.c **** 
  70:Core/Src/rtc.c ****   // Enable RTC wakeup interrupt in NVIC
  71:Core/Src/rtc.c ****       NVIC_EnableIRQ(RTC_TAMP_IRQn);
 133              		.loc 1 71 7 is_stmt 1 view .LVU42
 134              	.LBB14:
 135              	.LBI14:
 136              		.file 3 "Drivers/CMSIS/Include/core_cm0plus.h"
   1:Drivers/CMSIS/Include/core_cm0plus.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:Drivers/CMSIS/Include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0plus.h ****  * @version  V5.0.9
   5:Drivers/CMSIS/Include/core_cm0plus.h ****  * @date     21. August 2019
   6:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0plus.h **** /*
   8:Drivers/CMSIS/Include/core_cm0plus.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0plus.h ****  *
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 18


  10:Drivers/CMSIS/Include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  12:Drivers/CMSIS/Include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  16:Drivers/CMSIS/Include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  18:Drivers/CMSIS/Include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0plus.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  24:Drivers/CMSIS/Include/core_cm0plus.h **** 
  25:Drivers/CMSIS/Include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0plus.h **** 
  31:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm0plus.h **** 
  34:Drivers/CMSIS/Include/core_cm0plus.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0plus.h **** 
  36:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0plus.h **** 
  40:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  41:Drivers/CMSIS/Include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0plus.h **** 
  44:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0plus.h **** 
  47:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0plus.h **** 
  50:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  53:Drivers/CMSIS/Include/core_cm0plus.h **** 
  54:Drivers/CMSIS/Include/core_cm0plus.h **** 
  55:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  59:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  62:Drivers/CMSIS/Include/core_cm0plus.h **** 
  63:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0plus.h ****  
  65:Drivers/CMSIS/Include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 19


  67:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:Drivers/CMSIS/Include/core_cm0plus.h **** 
  71:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:Drivers/CMSIS/Include/core_cm0plus.h **** 
  73:Drivers/CMSIS/Include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0plus.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0plus.h **** */
  76:Drivers/CMSIS/Include/core_cm0plus.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0plus.h **** 
  78:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0plus.h **** 
  83:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARM_FP
  85:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0plus.h **** 
  88:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0plus.h **** 
  93:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0plus.h **** 
  98:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0plus.h **** 
 103:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0plus.h **** 
 108:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0plus.h **** 
 113:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0plus.h **** 
 115:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0plus.h **** 
 117:Drivers/CMSIS/Include/core_cm0plus.h **** 
 118:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0plus.h **** }
 120:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0plus.h **** 
 122:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 20


 124:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0plus.h **** 
 126:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0plus.h **** 
 129:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0plus.h **** 
 133:Drivers/CMSIS/Include/core_cm0plus.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0plus.h **** 
 140:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0plus.h **** 
 145:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
 147:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0plus.h **** 
 150:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm0plus.h **** 
 155:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 160:Drivers/CMSIS/Include/core_cm0plus.h **** 
 161:Drivers/CMSIS/Include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 163:Drivers/CMSIS/Include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:Drivers/CMSIS/Include/core_cm0plus.h **** 
 165:Drivers/CMSIS/Include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:Drivers/CMSIS/Include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:Drivers/CMSIS/Include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 168:Drivers/CMSIS/Include/core_cm0plus.h **** */
 169:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 170:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 172:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 174:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:Drivers/CMSIS/Include/core_cm0plus.h **** 
 177:Drivers/CMSIS/Include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 21


 181:Drivers/CMSIS/Include/core_cm0plus.h **** 
 182:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:Drivers/CMSIS/Include/core_cm0plus.h **** 
 184:Drivers/CMSIS/Include/core_cm0plus.h **** 
 185:Drivers/CMSIS/Include/core_cm0plus.h **** 
 186:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 187:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 Register Abstraction
 188:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Register contain:
 189:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register
 190:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Register
 191:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SCB Register
 192:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Register
 193:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core MPU Register
 194:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 195:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 196:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:Drivers/CMSIS/Include/core_cm0plus.h **** */
 199:Drivers/CMSIS/Include/core_cm0plus.h **** 
 200:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 201:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Core Register type definitions.
 204:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 205:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 206:Drivers/CMSIS/Include/core_cm0plus.h **** 
 207:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 208:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 210:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 211:Drivers/CMSIS/Include/core_cm0plus.h **** {
 212:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 213:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 214:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:Drivers/CMSIS/Include/core_cm0plus.h **** } APSR_Type;
 222:Drivers/CMSIS/Include/core_cm0plus.h **** 
 223:Drivers/CMSIS/Include/core_cm0plus.h **** /* APSR Register Definitions */
 224:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm0plus.h **** 
 227:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm0plus.h **** 
 230:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm0plus.h **** 
 233:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm0plus.h **** 
 236:Drivers/CMSIS/Include/core_cm0plus.h **** 
 237:Drivers/CMSIS/Include/core_cm0plus.h **** /**
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 22


 238:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 240:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm0plus.h **** {
 242:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 243:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 244:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm0plus.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm0plus.h **** 
 250:Drivers/CMSIS/Include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm0plus.h **** 
 254:Drivers/CMSIS/Include/core_cm0plus.h **** 
 255:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 256:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 258:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm0plus.h **** {
 260:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 261:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 262:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:Drivers/CMSIS/Include/core_cm0plus.h **** } xPSR_Type;
 273:Drivers/CMSIS/Include/core_cm0plus.h **** 
 274:Drivers/CMSIS/Include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0plus.h **** 
 278:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0plus.h **** 
 281:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm0plus.h **** 
 284:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm0plus.h **** 
 287:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm0plus.h **** 
 290:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm0plus.h **** 
 293:Drivers/CMSIS/Include/core_cm0plus.h **** 
 294:Drivers/CMSIS/Include/core_cm0plus.h **** /**
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 23


 295:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 297:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 298:Drivers/CMSIS/Include/core_cm0plus.h **** {
 299:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 300:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 301:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm0plus.h **** } CONTROL_Type;
 307:Drivers/CMSIS/Include/core_cm0plus.h **** 
 308:Drivers/CMSIS/Include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:Drivers/CMSIS/Include/core_cm0plus.h **** 
 312:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:Drivers/CMSIS/Include/core_cm0plus.h **** 
 315:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:Drivers/CMSIS/Include/core_cm0plus.h **** 
 317:Drivers/CMSIS/Include/core_cm0plus.h **** 
 318:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 319:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 323:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 324:Drivers/CMSIS/Include/core_cm0plus.h **** 
 325:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 326:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 328:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 329:Drivers/CMSIS/Include/core_cm0plus.h **** {
 330:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1[31U];
 334:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 339:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:Drivers/CMSIS/Include/core_cm0plus.h **** }  NVIC_Type;
 341:Drivers/CMSIS/Include/core_cm0plus.h **** 
 342:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:Drivers/CMSIS/Include/core_cm0plus.h **** 
 344:Drivers/CMSIS/Include/core_cm0plus.h **** 
 345:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 346:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 350:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 351:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 24


 352:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 353:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 355:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 356:Drivers/CMSIS/Include/core_cm0plus.h **** {
 357:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 362:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 364:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:Drivers/CMSIS/Include/core_cm0plus.h **** } SCB_Type;
 371:Drivers/CMSIS/Include/core_cm0plus.h **** 
 372:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 375:Drivers/CMSIS/Include/core_cm0plus.h **** 
 376:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0plus.h **** 
 379:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0plus.h **** 
 382:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0plus.h **** 
 385:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0plus.h **** 
 388:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0plus.h **** 
 392:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0plus.h **** 
 395:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0plus.h **** 
 398:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0plus.h **** 
 401:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0plus.h **** 
 404:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0plus.h **** 
 407:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 25


 409:Drivers/CMSIS/Include/core_cm0plus.h **** 
 410:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0plus.h **** 
 413:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:Drivers/CMSIS/Include/core_cm0plus.h **** 
 416:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 421:Drivers/CMSIS/Include/core_cm0plus.h **** 
 422:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:Drivers/CMSIS/Include/core_cm0plus.h **** 
 426:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:Drivers/CMSIS/Include/core_cm0plus.h **** 
 429:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:Drivers/CMSIS/Include/core_cm0plus.h **** 
 432:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0plus.h **** 
 435:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:Drivers/CMSIS/Include/core_cm0plus.h **** 
 438:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm0plus.h **** 
 442:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm0plus.h **** 
 445:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:Drivers/CMSIS/Include/core_cm0plus.h **** 
 448:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:Drivers/CMSIS/Include/core_cm0plus.h **** 
 452:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:Drivers/CMSIS/Include/core_cm0plus.h **** 
 455:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:Drivers/CMSIS/Include/core_cm0plus.h **** 
 459:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:Drivers/CMSIS/Include/core_cm0plus.h **** 
 461:Drivers/CMSIS/Include/core_cm0plus.h **** 
 462:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 463:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 26


 466:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 467:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 468:Drivers/CMSIS/Include/core_cm0plus.h **** 
 469:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 470:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 472:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 473:Drivers/CMSIS/Include/core_cm0plus.h **** {
 474:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:Drivers/CMSIS/Include/core_cm0plus.h **** } SysTick_Type;
 479:Drivers/CMSIS/Include/core_cm0plus.h **** 
 480:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0plus.h **** 
 484:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0plus.h **** 
 487:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 489:Drivers/CMSIS/Include/core_cm0plus.h **** 
 490:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:Drivers/CMSIS/Include/core_cm0plus.h **** 
 493:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:Drivers/CMSIS/Include/core_cm0plus.h **** 
 497:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:Drivers/CMSIS/Include/core_cm0plus.h **** 
 501:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:Drivers/CMSIS/Include/core_cm0plus.h **** 
 505:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:Drivers/CMSIS/Include/core_cm0plus.h **** 
 508:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 510:Drivers/CMSIS/Include/core_cm0plus.h **** 
 511:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:Drivers/CMSIS/Include/core_cm0plus.h **** 
 513:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 515:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 519:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 520:Drivers/CMSIS/Include/core_cm0plus.h **** 
 521:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 522:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 27


 523:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 524:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 525:Drivers/CMSIS/Include/core_cm0plus.h **** {
 526:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:Drivers/CMSIS/Include/core_cm0plus.h **** } MPU_Type;
 532:Drivers/CMSIS/Include/core_cm0plus.h **** 
 533:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:Drivers/CMSIS/Include/core_cm0plus.h **** 
 535:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:Drivers/CMSIS/Include/core_cm0plus.h **** 
 539:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:Drivers/CMSIS/Include/core_cm0plus.h **** 
 542:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:Drivers/CMSIS/Include/core_cm0plus.h **** 
 545:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Control Register Definitions */
 546:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:Drivers/CMSIS/Include/core_cm0plus.h **** 
 549:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:Drivers/CMSIS/Include/core_cm0plus.h **** 
 552:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:Drivers/CMSIS/Include/core_cm0plus.h **** 
 555:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:Drivers/CMSIS/Include/core_cm0plus.h **** 
 559:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:Drivers/CMSIS/Include/core_cm0plus.h **** 
 563:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:Drivers/CMSIS/Include/core_cm0plus.h **** 
 566:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 567:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:Drivers/CMSIS/Include/core_cm0plus.h **** 
 569:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:Drivers/CMSIS/Include/core_cm0plus.h **** 
 573:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:Drivers/CMSIS/Include/core_cm0plus.h **** 
 576:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:Drivers/CMSIS/Include/core_cm0plus.h **** 
 579:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 28


 580:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:Drivers/CMSIS/Include/core_cm0plus.h **** 
 582:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:Drivers/CMSIS/Include/core_cm0plus.h **** 
 585:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:Drivers/CMSIS/Include/core_cm0plus.h **** 
 588:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:Drivers/CMSIS/Include/core_cm0plus.h **** 
 591:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:Drivers/CMSIS/Include/core_cm0plus.h **** 
 594:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:Drivers/CMSIS/Include/core_cm0plus.h **** 
 597:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:Drivers/CMSIS/Include/core_cm0plus.h **** 
 600:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 602:Drivers/CMSIS/Include/core_cm0plus.h **** 
 603:Drivers/CMSIS/Include/core_cm0plus.h **** 
 604:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 605:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:Drivers/CMSIS/Include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 610:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 611:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:Drivers/CMSIS/Include/core_cm0plus.h **** 
 613:Drivers/CMSIS/Include/core_cm0plus.h **** 
 614:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 615:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 619:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 620:Drivers/CMSIS/Include/core_cm0plus.h **** 
 621:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 622:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 624:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:Drivers/CMSIS/Include/core_cm0plus.h **** */
 627:Drivers/CMSIS/Include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:Drivers/CMSIS/Include/core_cm0plus.h **** 
 629:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 630:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:Drivers/CMSIS/Include/core_cm0plus.h **** */
 635:Drivers/CMSIS/Include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 29


 637:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:Drivers/CMSIS/Include/core_cm0plus.h **** 
 639:Drivers/CMSIS/Include/core_cm0plus.h **** 
 640:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 641:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 645:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 646:Drivers/CMSIS/Include/core_cm0plus.h **** 
 647:Drivers/CMSIS/Include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:Drivers/CMSIS/Include/core_cm0plus.h **** 
 653:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:Drivers/CMSIS/Include/core_cm0plus.h **** 
 657:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
 660:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 661:Drivers/CMSIS/Include/core_cm0plus.h **** 
 662:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} */
 663:Drivers/CMSIS/Include/core_cm0plus.h **** 
 664:Drivers/CMSIS/Include/core_cm0plus.h **** 
 665:Drivers/CMSIS/Include/core_cm0plus.h **** 
 666:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 667:Drivers/CMSIS/Include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Function Interface contains:
 669:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Functions
 670:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Functions
 671:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register Access Functions
 672:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 673:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 674:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:Drivers/CMSIS/Include/core_cm0plus.h **** */
 676:Drivers/CMSIS/Include/core_cm0plus.h **** 
 677:Drivers/CMSIS/Include/core_cm0plus.h **** 
 678:Drivers/CMSIS/Include/core_cm0plus.h **** 
 679:Drivers/CMSIS/Include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 681:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 685:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 686:Drivers/CMSIS/Include/core_cm0plus.h **** 
 687:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 691:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 693:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 30


 694:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 695:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:Drivers/CMSIS/Include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:Drivers/CMSIS/Include/core_cm0plus.h **** 
 707:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 711:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 713:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:Drivers/CMSIS/Include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:Drivers/CMSIS/Include/core_cm0plus.h **** 
 717:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:Drivers/CMSIS/Include/core_cm0plus.h **** 
 719:Drivers/CMSIS/Include/core_cm0plus.h **** 
 720:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 721:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 722:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 723:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 724:Drivers/CMSIS/Include/core_cm0plus.h **** 
 725:Drivers/CMSIS/Include/core_cm0plus.h **** 
 726:Drivers/CMSIS/Include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 727:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 728:Drivers/CMSIS/Include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 729:Drivers/CMSIS/Include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 730:Drivers/CMSIS/Include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 731:Drivers/CMSIS/Include/core_cm0plus.h **** 
 732:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 733:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 734:Drivers/CMSIS/Include/core_cm0plus.h **** 
 735:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 736:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Enable Interrupt
 737:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 738:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 739:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 740:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 741:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 137              		.loc 3 741 22 view .LVU43
 138              	.LBB15:
 742:Drivers/CMSIS/Include/core_cm0plus.h **** {
 743:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 139              		.loc 3 743 3 view .LVU44
 744:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 745:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 140              		.loc 3 745 5 view .LVU45
 746:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 31


 141              		.loc 3 746 5 view .LVU46
 142              		.loc 3 746 20 is_stmt 0 view .LVU47
 143 0052 0422     		movs	r2, #4
 144 0054 0D4B     		ldr	r3, .L13+12
 145 0056 1A60     		str	r2, [r3]
 747:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 146              		.loc 3 747 5 is_stmt 1 view .LVU48
 147              	.LVL5:
 148              		.loc 3 747 5 is_stmt 0 view .LVU49
 149              	.LBE15:
 150              	.LBE14:
  72:Core/Src/rtc.c ****       NVIC_SetPriority(RTC_TAMP_IRQn, 0);
 151              		.loc 1 72 7 is_stmt 1 view .LVU50
 152              	.LBB16:
 153              	.LBI16:
 748:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 749:Drivers/CMSIS/Include/core_cm0plus.h **** }
 750:Drivers/CMSIS/Include/core_cm0plus.h **** 
 751:Drivers/CMSIS/Include/core_cm0plus.h **** 
 752:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 753:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
 754:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 755:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 756:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 757:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 758:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 759:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 760:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 761:Drivers/CMSIS/Include/core_cm0plus.h **** {
 762:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 763:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 764:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 765:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 766:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 767:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 768:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 769:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 770:Drivers/CMSIS/Include/core_cm0plus.h **** }
 771:Drivers/CMSIS/Include/core_cm0plus.h **** 
 772:Drivers/CMSIS/Include/core_cm0plus.h **** 
 773:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 774:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Disable Interrupt
 775:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 776:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 777:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 778:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 779:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 780:Drivers/CMSIS/Include/core_cm0plus.h **** {
 781:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 782:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 784:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 785:Drivers/CMSIS/Include/core_cm0plus.h ****     __ISB();
 786:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 787:Drivers/CMSIS/Include/core_cm0plus.h **** }
 788:Drivers/CMSIS/Include/core_cm0plus.h **** 
 789:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 32


 790:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 791:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 792:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 793:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 794:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 795:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 796:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 797:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 798:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 799:Drivers/CMSIS/Include/core_cm0plus.h **** {
 800:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 801:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 802:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 803:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 804:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 805:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 806:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 807:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 808:Drivers/CMSIS/Include/core_cm0plus.h **** }
 809:Drivers/CMSIS/Include/core_cm0plus.h **** 
 810:Drivers/CMSIS/Include/core_cm0plus.h **** 
 811:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 812:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 813:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 814:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 815:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 816:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 817:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 818:Drivers/CMSIS/Include/core_cm0plus.h **** {
 819:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 820:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 821:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 822:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 823:Drivers/CMSIS/Include/core_cm0plus.h **** }
 824:Drivers/CMSIS/Include/core_cm0plus.h **** 
 825:Drivers/CMSIS/Include/core_cm0plus.h **** 
 826:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 827:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 828:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 829:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 830:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 831:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 832:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 833:Drivers/CMSIS/Include/core_cm0plus.h **** {
 834:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 835:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 836:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 837:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 838:Drivers/CMSIS/Include/core_cm0plus.h **** }
 839:Drivers/CMSIS/Include/core_cm0plus.h **** 
 840:Drivers/CMSIS/Include/core_cm0plus.h **** 
 841:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 842:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 843:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 844:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 845:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 846:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 33


 847:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 848:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    The priority cannot be set for every processor exception.
 849:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 850:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 154              		.loc 3 850 22 view .LVU51
 155              	.LBB17:
 851:Drivers/CMSIS/Include/core_cm0plus.h **** {
 852:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 156              		.loc 3 852 3 view .LVU52
 853:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 854:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 157              		.loc 3 854 5 view .LVU53
 158              		.loc 3 854 52 is_stmt 0 view .LVU54
 159 0058 C021     		movs	r1, #192
 160              	.LBE17:
 161              	.LBE16:
  73:Core/Src/rtc.c **** 
  74:Core/Src/rtc.c ****   /* USER CODE END RTC_Init 2 */
  75:Core/Src/rtc.c **** 
  76:Core/Src/rtc.c **** }
 162              		.loc 1 76 1 view .LVU55
 163              		@ sp needed
 164              	.LBB19:
 165              	.LBB18:
 166              		.loc 3 854 52 view .LVU56
 167 005a 8900     		lsls	r1, r1, #2
 168 005c 5A58     		ldr	r2, [r3, r1]
 169              		.loc 3 854 33 view .LVU57
 170 005e 0C48     		ldr	r0, .L13+16
 171 0060 0240     		ands	r2, r0
 172              		.loc 3 854 30 view .LVU58
 173 0062 5A50     		str	r2, [r3, r1]
 174              	.LVL6:
 175              		.loc 3 854 30 view .LVU59
 176              	.LBE18:
 177              	.LBE19:
 178              		.loc 1 76 1 view .LVU60
 179 0064 10BD     		pop	{r4, pc}
 180              	.L11:
  55:Core/Src/rtc.c ****   }
 181              		.loc 1 55 5 is_stmt 1 view .LVU61
 182 0066 FFF7FEFF 		bl	Error_Handler
 183              	.LVL7:
  60:Core/Src/rtc.c ****   {
 184              		.loc 1 60 3 view .LVU62
  60:Core/Src/rtc.c ****   {
 185              		.loc 1 60 7 is_stmt 0 view .LVU63
 186 006a 0023     		movs	r3, #0
 187 006c 0422     		movs	r2, #4
 188 006e 3C21     		movs	r1, #60
 189 0070 2000     		movs	r0, r4
 190 0072 FFF7FEFF 		bl	HAL_RTCEx_SetWakeUpTimer_IT
 191              	.LVL8:
  60:Core/Src/rtc.c ****   {
 192              		.loc 1 60 6 view .LVU64
 193 0076 0028     		cmp	r0, #0
 194 0078 E1D0     		beq	.L3
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 34


 195              	.L12:
  62:Core/Src/rtc.c ****   }
 196              		.loc 1 62 5 is_stmt 1 view .LVU65
 197 007a FFF7FEFF 		bl	Error_Handler
 198              	.LVL9:
 199 007e DEE7     		b	.L3
 200              	.L14:
 201              		.align	2
 202              	.L13:
 203 0080 00000000 		.word	hrtc
 204 0084 00280040 		.word	1073752064
 205 0088 00180240 		.word	1073879040
 206 008c 00E100E0 		.word	-536813312
 207 0090 FFFF00FF 		.word	-16711681
 208              		.cfi_endproc
 209              	.LFE1425:
 211              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 212              		.align	1
 213              		.p2align 2,,3
 214              		.global	HAL_RTC_MspInit
 215              		.syntax unified
 216              		.code	16
 217              		.thumb_func
 219              	HAL_RTC_MspInit:
 220              	.LVL10:
 221              	.LFB1426:
  77:Core/Src/rtc.c **** 
  78:Core/Src/rtc.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
  79:Core/Src/rtc.c **** {
 222              		.loc 1 79 1 view -0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 72
 225              		@ frame_needed = 0, uses_anonymous_args = 0
  80:Core/Src/rtc.c **** 
  81:Core/Src/rtc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 226              		.loc 1 81 3 view .LVU67
  79:Core/Src/rtc.c **** 
 227              		.loc 1 79 1 is_stmt 0 view .LVU68
 228 0000 10B5     		push	{r4, lr}
 229              	.LCFI1:
 230              		.cfi_def_cfa_offset 8
 231              		.cfi_offset 4, -8
 232              		.cfi_offset 14, -4
 233 0002 0400     		movs	r4, r0
 234 0004 92B0     		sub	sp, sp, #72
 235              	.LCFI2:
 236              		.cfi_def_cfa_offset 80
 237              		.loc 1 81 28 view .LVU69
 238 0006 4422     		movs	r2, #68
 239 0008 0021     		movs	r1, #0
 240 000a 01A8     		add	r0, sp, #4
 241              	.LVL11:
 242              		.loc 1 81 28 view .LVU70
 243 000c FFF7FEFF 		bl	memset
 244              	.LVL12:
  82:Core/Src/rtc.c ****   if(rtcHandle->Instance==RTC)
 245              		.loc 1 82 3 is_stmt 1 view .LVU71
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 35


 246              		.loc 1 82 5 is_stmt 0 view .LVU72
 247 0010 164B     		ldr	r3, .L23
 248 0012 2268     		ldr	r2, [r4]
 249 0014 9A42     		cmp	r2, r3
 250 0016 01D0     		beq	.L21
 251              	.L15:
  83:Core/Src/rtc.c ****   {
  84:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  85:Core/Src/rtc.c **** 
  86:Core/Src/rtc.c ****   /* USER CODE END RTC_MspInit 0 */
  87:Core/Src/rtc.c **** 
  88:Core/Src/rtc.c ****   /** Initializes the peripherals clocks
  89:Core/Src/rtc.c ****   */
  90:Core/Src/rtc.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
  91:Core/Src/rtc.c ****     PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
  92:Core/Src/rtc.c **** 
  93:Core/Src/rtc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
  94:Core/Src/rtc.c ****     {
  95:Core/Src/rtc.c ****       Error_Handler();
  96:Core/Src/rtc.c ****     }
  97:Core/Src/rtc.c **** 
  98:Core/Src/rtc.c ****     /* RTC clock enable */
  99:Core/Src/rtc.c ****     __HAL_RCC_RTC_ENABLE();
 100:Core/Src/rtc.c ****     __HAL_RCC_RTCAPB_CLK_ENABLE();
 101:Core/Src/rtc.c **** 
 102:Core/Src/rtc.c ****     /* RTC interrupt Init */
 103:Core/Src/rtc.c ****     HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 104:Core/Src/rtc.c ****     HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 105:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 106:Core/Src/rtc.c **** 
 107:Core/Src/rtc.c ****   /* USER CODE END RTC_MspInit 1 */
 108:Core/Src/rtc.c ****   }
 109:Core/Src/rtc.c **** }
 252              		.loc 1 109 1 view .LVU73
 253 0018 12B0     		add	sp, sp, #72
 254              		@ sp needed
 255              	.LVL13:
 256              		.loc 1 109 1 view .LVU74
 257 001a 10BD     		pop	{r4, pc}
 258              	.LVL14:
 259              	.L21:
  90:Core/Src/rtc.c ****     PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 260              		.loc 1 90 5 is_stmt 1 view .LVU75
  90:Core/Src/rtc.c ****     PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 261              		.loc 1 90 40 is_stmt 0 view .LVU76
 262 001c 8023     		movs	r3, #128
 263 001e 1B02     		lsls	r3, r3, #8
 264 0020 0193     		str	r3, [sp, #4]
  91:Core/Src/rtc.c **** 
 265              		.loc 1 91 5 is_stmt 1 view .LVU77
  91:Core/Src/rtc.c **** 
 266              		.loc 1 91 37 is_stmt 0 view .LVU78
 267 0022 8023     		movs	r3, #128
  93:Core/Src/rtc.c ****     {
 268              		.loc 1 93 9 view .LVU79
 269 0024 01A8     		add	r0, sp, #4
  91:Core/Src/rtc.c **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 36


 270              		.loc 1 91 37 view .LVU80
 271 0026 9B00     		lsls	r3, r3, #2
 272 0028 1193     		str	r3, [sp, #68]
  93:Core/Src/rtc.c ****     {
 273              		.loc 1 93 5 is_stmt 1 view .LVU81
  93:Core/Src/rtc.c ****     {
 274              		.loc 1 93 9 is_stmt 0 view .LVU82
 275 002a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 276              	.LVL15:
  93:Core/Src/rtc.c ****     {
 277              		.loc 1 93 8 view .LVU83
 278 002e 0028     		cmp	r0, #0
 279 0030 18D1     		bne	.L22
 280              	.L17:
  99:Core/Src/rtc.c ****     __HAL_RCC_RTCAPB_CLK_ENABLE();
 281              		.loc 1 99 5 is_stmt 1 view .LVU84
 282 0032 9021     		movs	r1, #144
 283 0034 8022     		movs	r2, #128
 284 0036 0E4B     		ldr	r3, .L23+4
 285 0038 1202     		lsls	r2, r2, #8
 286 003a 5858     		ldr	r0, [r3, r1]
 287 003c 0243     		orrs	r2, r0
 288 003e 5A50     		str	r2, [r3, r1]
 100:Core/Src/rtc.c **** 
 289              		.loc 1 100 5 view .LVU85
 290              	.LBB20:
 100:Core/Src/rtc.c **** 
 291              		.loc 1 100 5 view .LVU86
 100:Core/Src/rtc.c **** 
 292              		.loc 1 100 5 view .LVU87
 293 0040 8021     		movs	r1, #128
 294 0042 9A6D     		ldr	r2, [r3, #88]
 295 0044 C900     		lsls	r1, r1, #3
 296 0046 0A43     		orrs	r2, r1
 297 0048 9A65     		str	r2, [r3, #88]
 100:Core/Src/rtc.c **** 
 298              		.loc 1 100 5 view .LVU88
 299 004a 9B6D     		ldr	r3, [r3, #88]
 300              	.LBE20:
 103:Core/Src/rtc.c ****     HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 301              		.loc 1 103 5 is_stmt 0 view .LVU89
 302 004c 0022     		movs	r2, #0
 303              	.LBB21:
 100:Core/Src/rtc.c **** 
 304              		.loc 1 100 5 view .LVU90
 305 004e 0B40     		ands	r3, r1
 306 0050 0093     		str	r3, [sp]
 100:Core/Src/rtc.c **** 
 307              		.loc 1 100 5 is_stmt 1 view .LVU91
 308              	.LBE21:
 103:Core/Src/rtc.c ****     HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 309              		.loc 1 103 5 is_stmt 0 view .LVU92
 310 0052 0021     		movs	r1, #0
 311 0054 0220     		movs	r0, #2
 312              	.LBB22:
 100:Core/Src/rtc.c **** 
 313              		.loc 1 100 5 view .LVU93
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 37


 314 0056 009B     		ldr	r3, [sp]
 315              	.LBE22:
 100:Core/Src/rtc.c **** 
 316              		.loc 1 100 5 is_stmt 1 view .LVU94
 103:Core/Src/rtc.c ****     HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 317              		.loc 1 103 5 view .LVU95
 318 0058 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 319              	.LVL16:
 104:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 320              		.loc 1 104 5 view .LVU96
 321 005c 0220     		movs	r0, #2
 322 005e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 323              	.LVL17:
 324              		.loc 1 109 1 is_stmt 0 view .LVU97
 325 0062 D9E7     		b	.L15
 326              	.L22:
  95:Core/Src/rtc.c ****     }
 327              		.loc 1 95 7 is_stmt 1 view .LVU98
 328 0064 FFF7FEFF 		bl	Error_Handler
 329              	.LVL18:
 330 0068 E3E7     		b	.L17
 331              	.L24:
 332 006a C046     		.align	2
 333              	.L23:
 334 006c 00280040 		.word	1073752064
 335 0070 00100240 		.word	1073876992
 336              		.cfi_endproc
 337              	.LFE1426:
 339              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 340              		.align	1
 341              		.p2align 2,,3
 342              		.global	HAL_RTC_MspDeInit
 343              		.syntax unified
 344              		.code	16
 345              		.thumb_func
 347              	HAL_RTC_MspDeInit:
 348              	.LVL19:
 349              	.LFB1427:
 110:Core/Src/rtc.c **** 
 111:Core/Src/rtc.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* rtcHandle)
 112:Core/Src/rtc.c **** {
 350              		.loc 1 112 1 view -0
 351              		.cfi_startproc
 352              		@ args = 0, pretend = 0, frame = 0
 353              		@ frame_needed = 0, uses_anonymous_args = 0
 113:Core/Src/rtc.c **** 
 114:Core/Src/rtc.c ****   if(rtcHandle->Instance==RTC)
 354              		.loc 1 114 3 view .LVU100
 355              		.loc 1 114 5 is_stmt 0 view .LVU101
 356 0000 094B     		ldr	r3, .L28
 357 0002 0268     		ldr	r2, [r0]
 112:Core/Src/rtc.c **** 
 358              		.loc 1 112 1 view .LVU102
 359 0004 10B5     		push	{r4, lr}
 360              	.LCFI3:
 361              		.cfi_def_cfa_offset 8
 362              		.cfi_offset 4, -8
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 38


 363              		.cfi_offset 14, -4
 364              		.loc 1 114 5 view .LVU103
 365 0006 9A42     		cmp	r2, r3
 366 0008 00D0     		beq	.L27
 367              	.LVL20:
 368              	.L25:
 115:Core/Src/rtc.c ****   {
 116:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 117:Core/Src/rtc.c **** 
 118:Core/Src/rtc.c ****   /* USER CODE END RTC_MspDeInit 0 */
 119:Core/Src/rtc.c ****     /* Peripheral clock disable */
 120:Core/Src/rtc.c ****     __HAL_RCC_RTC_DISABLE();
 121:Core/Src/rtc.c ****     __HAL_RCC_RTCAPB_CLK_DISABLE();
 122:Core/Src/rtc.c **** 
 123:Core/Src/rtc.c ****     /* RTC interrupt Deinit */
 124:Core/Src/rtc.c ****     HAL_NVIC_DisableIRQ(RTC_TAMP_IRQn);
 125:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 126:Core/Src/rtc.c **** 
 127:Core/Src/rtc.c ****   /* USER CODE END RTC_MspDeInit 1 */
 128:Core/Src/rtc.c ****   }
 129:Core/Src/rtc.c **** }
 369              		.loc 1 129 1 view .LVU104
 370              		@ sp needed
 371 000a 10BD     		pop	{r4, pc}
 372              	.LVL21:
 373              	.L27:
 120:Core/Src/rtc.c ****     __HAL_RCC_RTCAPB_CLK_DISABLE();
 374              		.loc 1 120 5 is_stmt 1 view .LVU105
 375 000c 9021     		movs	r1, #144
 376 000e 074B     		ldr	r3, .L28+4
 377 0010 0748     		ldr	r0, .L28+8
 378              	.LVL22:
 120:Core/Src/rtc.c ****     __HAL_RCC_RTCAPB_CLK_DISABLE();
 379              		.loc 1 120 5 is_stmt 0 view .LVU106
 380 0012 5A58     		ldr	r2, [r3, r1]
 381 0014 0240     		ands	r2, r0
 382 0016 5A50     		str	r2, [r3, r1]
 121:Core/Src/rtc.c **** 
 383              		.loc 1 121 5 is_stmt 1 view .LVU107
 384 0018 9A6D     		ldr	r2, [r3, #88]
 385 001a 0649     		ldr	r1, .L28+12
 124:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 386              		.loc 1 124 5 is_stmt 0 view .LVU108
 387 001c 0220     		movs	r0, #2
 121:Core/Src/rtc.c **** 
 388              		.loc 1 121 5 view .LVU109
 389 001e 0A40     		ands	r2, r1
 390 0020 9A65     		str	r2, [r3, #88]
 124:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 391              		.loc 1 124 5 is_stmt 1 view .LVU110
 392 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 393              	.LVL23:
 394              		.loc 1 129 1 is_stmt 0 view .LVU111
 395 0026 F0E7     		b	.L25
 396              	.L29:
 397              		.align	2
 398              	.L28:
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 39


 399 0028 00280040 		.word	1073752064
 400 002c 00100240 		.word	1073876992
 401 0030 FF7FFFFF 		.word	-32769
 402 0034 FFFBFFFF 		.word	-1025
 403              		.cfi_endproc
 404              	.LFE1427:
 406              		.global	hrtc
 407              		.section	.bss.hrtc,"aw",%nobits
 408              		.align	2
 411              	hrtc:
 412 0000 00000000 		.space	48
 412      00000000 
 412      00000000 
 412      00000000 
 412      00000000 
 413              		.text
 414              	.Letext0:
 415              		.file 4 "Drivers/CMSIS/Device/ST/STM32U0xx/Include/stm32u073xx.h"
 416              		.file 5 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 417              		.file 6 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 418              		.file 7 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_def.h"
 419              		.file 8 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_rcc_ex.h"
 420              		.file 9 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_rtc.h"
 421              		.file 10 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_dma.h"
 422              		.file 11 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_usart.h"
 423              		.file 12 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_cortex.h"
 424              		.file 13 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_rtc_ex.h"
 425              		.file 14 "Core/Inc/rtc.h"
 426              		.file 15 "Core/Inc/main.h"
 427              		.file 16 "<built-in>"
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s 			page 40


DEFINED SYMBOLS
                            *ABS*:00000000 rtc.c
C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s:19     .text.MX_RTC_Init:00000000 $t
C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s:26     .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s:203    .text.MX_RTC_Init:00000080 $d
C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s:411    .bss.hrtc:00000000 hrtc
C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s:212    .text.HAL_RTC_MspInit:00000000 $t
C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s:219    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s:334    .text.HAL_RTC_MspInit:0000006c $d
C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s:340    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s:347    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s:399    .text.HAL_RTC_MspDeInit:00000028 $d
C:\Users\upo\AppData\Local\Temp\ccULVyAZ.s:408    .bss.hrtc:00000000 $d

UNDEFINED SYMBOLS
HAL_RTC_Init
HAL_RTCEx_SetWakeUpTimer_IT
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
