{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732288121570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732288121571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 12:08:41 2024 " "Processing started: Fri Nov 22 12:08:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732288121571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288121571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maq_refri -c maq_refri " "Command: quartus_map --read_settings_files=on --write_settings_files=off maq_refri -c maq_refri" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288121571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732288121914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732288121914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_refri.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maq_refri.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maq_refri " "Found entity 1: maq_refri" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288129268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288129268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maq_refri " "Elaborating entity \"maq_refri\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732288129304 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "debouncer inst2 " "Block or symbol \"debouncer\" of instance \"inst2\" overlaps another block or symbol" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 120 296 488 232 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1732288129304 ""}
{ "Warning" "WSGN_SEARCH_FILE" "refri.vhd 2 1 " "Using design file refri.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refri-main " "Found design unit 1: refri-main" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288129658 ""} { "Info" "ISGN_ENTITY_NAME" "1 refri " "Found entity 1: refri" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288129658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732288129658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refri refri:inst " "Elaborating entity \"refri\" for hierarchy \"refri:inst\"" {  } { { "maq_refri.bdf" "inst" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 120 664 856 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732288129662 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado refri.vhd(65) " "VHDL Process Statement warning at refri.vhd(65): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732288129663 "|maq_refri|refri:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "atual refri.vhd(67) " "VHDL Process Statement warning at refri.vhd(67): signal \"atual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732288129664 "|maq_refri|refri:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "button_pressed refri.vhd(54) " "VHDL Process Statement warning at refri.vhd(54): inferring latch(es) for signal or variable \"button_pressed\", which holds its previous value in one or more paths through the process" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732288129664 "|maq_refri|refri:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_pressed refri.vhd(54) " "Inferred latch for \"button_pressed\" at refri.vhd(54)" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288129669 "|maq_refri|refri:inst"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "estado " "Can't recognize finite state machine \"estado\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1732288129670 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/15522362/Desktop/maq_refri/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288129692 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732288129692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst2 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst2\"" {  } { { "maq_refri.bdf" "inst2" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 120 296 488 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732288129693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/15522362/Desktop/maq_refri/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732288129693 "|maq_refri|debouncer:inst2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "refri:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"refri:inst\|Div0\"" {  } { { "refri.vhd" "Div0" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288129988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "refri:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"refri:inst\|Mod0\"" {  } { { "refri.vhd" "Mod0" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288129988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "refri:inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"refri:inst\|Div1\"" {  } { { "refri.vhd" "Div1" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288129988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "refri:inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"refri:inst\|Mod1\"" {  } { { "refri.vhd" "Mod1" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288129988 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1732288129988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "refri:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"refri:inst\|lpm_divide:Div0\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732288130021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "refri:inst\|lpm_divide:Div0 " "Instantiated megafunction \"refri:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130021 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732288130021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8am " "Found entity 1: lpm_divide_8am" {  } { { "db/lpm_divide_8am.tdf" "" { Text "C:/Users/15522362/Desktop/maq_refri/db/lpm_divide_8am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288130060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288130060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/15522362/Desktop/maq_refri/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288130069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288130069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "C:/Users/15522362/Desktop/maq_refri/db/alt_u_div_2te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288130082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288130082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "refri:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"refri:inst\|lpm_divide:Mod0\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732288130089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "refri:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"refri:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130089 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732288130089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/Users/15522362/Desktop/maq_refri/db/lpm_divide_c2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288130125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288130125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/15522362/Desktop/maq_refri/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288130134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288130134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/15522362/Desktop/maq_refri/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288130147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288130147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "refri:inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"refri:inst\|lpm_divide:Div1\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732288130154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "refri:inst\|lpm_divide:Div1 " "Instantiated megafunction \"refri:inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130154 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732288130154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/15522362/Desktop/maq_refri/db/lpm_divide_5am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288130193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288130193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/15522362/Desktop/maq_refri/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288130203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288130203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/15522362/Desktop/maq_refri/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288130213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288130213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "refri:inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"refri:inst\|lpm_divide:Mod1\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732288130219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "refri:inst\|lpm_divide:Mod1 " "Instantiated megafunction \"refri:inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732288130220 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732288130220 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|estado.retorna refri:inst\|estado.retorna~_emulated refri:inst\|estado.retorna~1 " "Register \"refri:inst\|estado.retorna\" is converted into an equivalent circuit using register \"refri:inst\|estado.retorna~_emulated\" and latch \"refri:inst\|estado.retorna~1\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288130417 "|maq_refri|refri:inst|estado.retorna"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|estado.refri refri:inst\|estado.refri~_emulated refri:inst\|estado.refri~1 " "Register \"refri:inst\|estado.refri\" is converted into an equivalent circuit using register \"refri:inst\|estado.refri~_emulated\" and latch \"refri:inst\|estado.refri~1\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288130417 "|maq_refri|refri:inst|estado.refri"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[0\] refri:inst\|atual\[0\]~_emulated refri:inst\|atual\[0\]~1 " "Register \"refri:inst\|atual\[0\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[0\]~_emulated\" and latch \"refri:inst\|atual\[0\]~1\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288130417 "|maq_refri|refri:inst|atual[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[1\] refri:inst\|atual\[1\]~_emulated refri:inst\|atual\[1\]~5 " "Register \"refri:inst\|atual\[1\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[1\]~_emulated\" and latch \"refri:inst\|atual\[1\]~5\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288130417 "|maq_refri|refri:inst|atual[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[2\] refri:inst\|atual\[2\]~_emulated refri:inst\|atual\[2\]~9 " "Register \"refri:inst\|atual\[2\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[2\]~_emulated\" and latch \"refri:inst\|atual\[2\]~9\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288130417 "|maq_refri|refri:inst|atual[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[3\] refri:inst\|atual\[3\]~_emulated refri:inst\|atual\[3\]~13 " "Register \"refri:inst\|atual\[3\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[3\]~_emulated\" and latch \"refri:inst\|atual\[3\]~13\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288130417 "|maq_refri|refri:inst|atual[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[7\] refri:inst\|atual\[7\]~_emulated refri:inst\|atual\[7\]~17 " "Register \"refri:inst\|atual\[7\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[7\]~_emulated\" and latch \"refri:inst\|atual\[7\]~17\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288130417 "|maq_refri|refri:inst|atual[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[6\] refri:inst\|atual\[6\]~_emulated refri:inst\|atual\[6\]~21 " "Register \"refri:inst\|atual\[6\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[6\]~_emulated\" and latch \"refri:inst\|atual\[6\]~21\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288130417 "|maq_refri|refri:inst|atual[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[5\] refri:inst\|atual\[5\]~_emulated refri:inst\|atual\[5\]~25 " "Register \"refri:inst\|atual\[5\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[5\]~_emulated\" and latch \"refri:inst\|atual\[5\]~25\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288130417 "|maq_refri|refri:inst|atual[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[4\] refri:inst\|atual\[4\]~_emulated refri:inst\|atual\[4\]~29 " "Register \"refri:inst\|atual\[4\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[4\]~_emulated\" and latch \"refri:inst\|atual\[4\]~29\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288130417 "|maq_refri|refri:inst|atual[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst2\|out_key debouncer:inst2\|out_key~_emulated debouncer:inst2\|out_key~1 " "Register \"debouncer:inst2\|out_key\" is converted into an equivalent circuit using register \"debouncer:inst2\|out_key~_emulated\" and latch \"debouncer:inst2\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/15522362/Desktop/maq_refri/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288130417 "|maq_refri|debouncer:inst2|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|estado.init refri:inst\|estado.init~_emulated refri:inst\|estado.init~1 " "Register \"refri:inst\|estado.init\" is converted into an equivalent circuit using register \"refri:inst\|estado.init~_emulated\" and latch \"refri:inst\|estado.init~1\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288130417 "|maq_refri|refri:inst|estado.init"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst2\|intermediate debouncer:inst2\|intermediate~_emulated debouncer:inst2\|out_key~1 " "Register \"debouncer:inst2\|intermediate\" is converted into an equivalent circuit using register \"debouncer:inst2\|intermediate~_emulated\" and latch \"debouncer:inst2\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/15522362/Desktop/maq_refri/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288130417 "|maq_refri|debouncer:inst2|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1732288130417 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c100\[5\] GND " "Pin \"c100\[5\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 144 960 1136 160 "c100\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288130600 "|maq_refri|c100[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732288130600 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732288130676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732288131035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732288131035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732288131080 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732288131080 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732288131080 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732288131080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732288131093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 12:08:51 2024 " "Processing ended: Fri Nov 22 12:08:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732288131093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732288131093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732288131093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288131093 ""}
