{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601122105949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601122105956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 26 20:08:25 2020 " "Processing started: Sat Sep 26 20:08:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601122105956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122105956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_clock -c my_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_clock -c my_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122105956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601122106554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601122106554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122118373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122118373 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "CL CL.v(1) " "Verilog Module Declaration warning at CL.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"CL\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122118375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cl.v 1 1 " "Found 1 design units, including 1 entities, in source file cl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CL " "Found entity 1: CL" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122118375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122118375 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_clock.v 1 1 " "Using design file my_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_clock " "Found entity 1: my_clock" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122118477 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1601122118477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_clock " "Elaborating entity \"my_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601122118478 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDRa\[9..1\] 0 my_clock.v(38) " "Net \"LEDRa\[9..1\]\" at my_clock.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601122118480 "|my_clock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDRb\[9..2\] 0 my_clock.v(38) " "Net \"LEDRb\[9..2\]\" at my_clock.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601122118480 "|my_clock"}
{ "Warning" "WSGN_SEARCH_FILE" "clock.v 1 1 " "Using design file clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122118492 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1601122118492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:clock " "Elaborating entity \"Clock\" for hierarchy \"Clock:clock\"" {  } { { "my_clock.v" "clock" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122118493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock.v(22) " "Verilog HDL assignment warning at clock.v(22): truncated value with size 32 to match size of target (25)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601122118494 "|my_clock|Clock:clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 clock.v(28) " "Verilog HDL assignment warning at clock.v(28): truncated value with size 32 to match size of target (17)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601122118495 "|my_clock|Clock:clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 clock.v(30) " "Verilog HDL assignment warning at clock.v(30): truncated value with size 32 to match size of target (17)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601122118495 "|my_clock|Clock:clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 clock.v(32) " "Verilog HDL assignment warning at clock.v(32): truncated value with size 32 to match size of target (17)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601122118495 "|my_clock|Clock:clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 clock.v(39) " "Verilog HDL assignment warning at clock.v(39): truncated value with size 32 to match size of target (17)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601122118495 "|my_clock|Clock:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:timer " "Elaborating entity \"Timer\" for hierarchy \"Timer:timer\"" {  } { { "my_clock.v" "timer" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122118527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Timer.v(26) " "Verilog HDL assignment warning at Timer.v(26): truncated value with size 32 to match size of target (25)" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601122118529 "|my_clock|Timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Timer.v(43) " "Verilog HDL assignment warning at Timer.v(43): truncated value with size 32 to match size of target (20)" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601122118529 "|my_clock|Timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CL CL:cl " "Elaborating entity \"CL\" for hierarchy \"CL:cl\"" {  } { { "my_clock.v" "cl" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122118530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 CL.v(13) " "Verilog HDL assignment warning at CL.v(13): truncated value with size 32 to match size of target (20)" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601122118531 "|my_clock|CL:cl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 CL.v(15) " "Verilog HDL assignment warning at CL.v(15): truncated value with size 32 to match size of target (20)" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601122118531 "|my_clock|CL:cl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 CL.v(17) " "Verilog HDL assignment warning at CL.v(17): truncated value with size 32 to match size of target (20)" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601122118531 "|my_clock|CL:cl"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Mod0\"" {  } { { "Timer.v" "Mod0" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Mod0\"" {  } { { "clock.v" "Mod0" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Mod0\"" {  } { { "CL.v" "Mod0" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Mod1\"" {  } { { "Timer.v" "Mod1" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Mod1\"" {  } { { "clock.v" "Mod1" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Mod1\"" {  } { { "CL.v" "Mod1" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Div1\"" {  } { { "Timer.v" "Div1" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Mod2\"" {  } { { "Timer.v" "Mod2" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Mod3\"" {  } { { "Timer.v" "Mod3" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Div1\"" {  } { { "clock.v" "Div1" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Mod2\"" {  } { { "clock.v" "Mod2" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Mod3\"" {  } { { "clock.v" "Mod3" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Div1\"" {  } { { "CL.v" "Div1" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Mod2\"" {  } { { "CL.v" "Mod2" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Mod3\"" {  } { { "CL.v" "Mod3" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Div3\"" {  } { { "Timer.v" "Div3" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Mod4\"" {  } { { "Timer.v" "Mod4" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Div3\"" {  } { { "clock.v" "Div3" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Mod4\"" {  } { { "clock.v" "Mod4" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Div3\"" {  } { { "CL.v" "Div3" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Mod4\"" {  } { { "CL.v" "Mod4" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Div4\"" {  } { { "Timer.v" "Div4" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Div4\"" {  } { { "clock.v" "Div4" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Div4\"" {  } { { "CL.v" "Div4" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122119134 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1601122119134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer:timer\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Timer:timer\|lpm_divide:Mod0\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122119181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:timer\|lpm_divide:Mod0 " "Instantiated megafunction \"Timer:timer\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119181 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601122119181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3m " "Found entity 1: lpm_divide_i3m" {  } { { "db/lpm_divide_i3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_i3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_gve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clock\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Clock:clock\|lpm_divide:Mod0\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122119290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clock\|lpm_divide:Mod0 " "Instantiated megafunction \"Clock:clock\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119290 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601122119290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o3m " "Found entity 1: lpm_divide_o3m" {  } { { "db/lpm_divide_o3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_o3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_sve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer:timer\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Timer:timer\|lpm_divide:Mod1\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122119404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:timer\|lpm_divide:Mod1 " "Instantiated megafunction \"Timer:timer\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119404 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601122119404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clock\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Clock:clock\|lpm_divide:Mod1\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122119520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clock\|lpm_divide:Mod1 " "Instantiated megafunction \"Clock:clock\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119520 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601122119520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q3m " "Found entity 1: lpm_divide_q3m" {  } { { "db/lpm_divide_q3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_q3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CL:cl\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"CL:cl\|lpm_divide:Mod1\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122119630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CL:cl\|lpm_divide:Mod1 " "Instantiated megafunction \"CL:cl\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119630 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601122119630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_k3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer:timer\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Timer:timer\|lpm_divide:Div1\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122119748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:timer\|lpm_divide:Div1 " "Instantiated megafunction \"Timer:timer\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119748 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601122119748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer:timer\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"Timer:timer\|lpm_divide:Mod3\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122119823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:timer\|lpm_divide:Mod3 " "Instantiated megafunction \"Timer:timer\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119823 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601122119823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clock\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Clock:clock\|lpm_divide:Div1\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122119923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clock\|lpm_divide:Div1 " "Instantiated megafunction \"Clock:clock\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122119923 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601122119923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_nbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122119976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122119976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CL:cl\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"CL:cl\|lpm_divide:Div1\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122120007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CL:cl\|lpm_divide:Div1 " "Instantiated megafunction \"CL:cl\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120007 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601122120007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122120061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122120061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer:timer\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"Timer:timer\|lpm_divide:Div3\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122120092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:timer\|lpm_divide:Div3 " "Instantiated megafunction \"Timer:timer\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120092 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601122120092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122120145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122120145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122120161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122120161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122120200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122120200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clock\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"Clock:clock\|lpm_divide:Div3\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122120227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clock\|lpm_divide:Div3 " "Instantiated megafunction \"Clock:clock\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120227 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601122120227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122120279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122120279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122120294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122120294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122120328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122120328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CL:cl\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"CL:cl\|lpm_divide:Div3\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122120353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CL:cl\|lpm_divide:Div3 " "Instantiated megafunction \"CL:cl\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120353 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601122120353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ucm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ucm " "Found entity 1: lpm_divide_ucm" {  } { { "db/lpm_divide_ucm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_ucm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122120407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122120407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122120422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122120422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_e2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122120461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122120461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer:timer\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"Timer:timer\|lpm_divide:Div4\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122120488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:timer\|lpm_divide:Div4 " "Instantiated megafunction \"Timer:timer\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120488 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601122120488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbm " "Found entity 1: lpm_divide_fbm" {  } { { "db/lpm_divide_fbm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_fbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122120543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122120543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clock\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"Clock:clock\|lpm_divide:Div4\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122120555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clock\|lpm_divide:Div4 " "Instantiated megafunction \"Clock:clock\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601122120555 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601122120555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_lbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601122120606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122120606 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1601122121439 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[0\] Clock:clock\|count\[0\]~_emulated Clock:clock\|count\[0\]~1 " "Register \"Clock:clock\|count\[0\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[0\]~_emulated\" and latch \"Clock:clock\|count\[0\]~1\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[1\] Clock:clock\|count\[1\]~_emulated Clock:clock\|count\[1\]~5 " "Register \"Clock:clock\|count\[1\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[1\]~_emulated\" and latch \"Clock:clock\|count\[1\]~5\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[2\] Clock:clock\|count\[2\]~_emulated Clock:clock\|count\[2\]~9 " "Register \"Clock:clock\|count\[2\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[2\]~_emulated\" and latch \"Clock:clock\|count\[2\]~9\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[3\] Clock:clock\|count\[3\]~_emulated Clock:clock\|count\[3\]~13 " "Register \"Clock:clock\|count\[3\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[3\]~_emulated\" and latch \"Clock:clock\|count\[3\]~13\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[0\] CL:cl\|count\[0\]~_emulated CL:cl\|count\[0\]~1 " "Register \"CL:cl\|count\[0\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[0\]~_emulated\" and latch \"CL:cl\|count\[0\]~1\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[1\] CL:cl\|count\[1\]~_emulated CL:cl\|count\[1\]~5 " "Register \"CL:cl\|count\[1\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[1\]~_emulated\" and latch \"CL:cl\|count\[1\]~5\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[2\] CL:cl\|count\[2\]~_emulated CL:cl\|count\[2\]~9 " "Register \"CL:cl\|count\[2\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[2\]~_emulated\" and latch \"CL:cl\|count\[2\]~9\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[3\] CL:cl\|count\[3\]~_emulated CL:cl\|count\[3\]~13 " "Register \"CL:cl\|count\[3\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[3\]~_emulated\" and latch \"CL:cl\|count\[3\]~13\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[5\] Clock:clock\|count\[5\]~_emulated Clock:clock\|count\[5\]~17 " "Register \"Clock:clock\|count\[5\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[5\]~_emulated\" and latch \"Clock:clock\|count\[5\]~17\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[4\] Clock:clock\|count\[4\]~_emulated Clock:clock\|count\[4\]~21 " "Register \"Clock:clock\|count\[4\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[4\]~_emulated\" and latch \"Clock:clock\|count\[4\]~21\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[5\] CL:cl\|count\[5\]~_emulated CL:cl\|count\[5\]~17 " "Register \"CL:cl\|count\[5\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[5\]~_emulated\" and latch \"CL:cl\|count\[5\]~17\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[4\] CL:cl\|count\[4\]~_emulated CL:cl\|count\[4\]~21 " "Register \"CL:cl\|count\[4\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[4\]~_emulated\" and latch \"CL:cl\|count\[4\]~21\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[16\] Clock:clock\|count\[16\]~_emulated Clock:clock\|count\[16\]~25 " "Register \"Clock:clock\|count\[16\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[16\]~_emulated\" and latch \"Clock:clock\|count\[16\]~25\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[15\] Clock:clock\|count\[15\]~_emulated Clock:clock\|count\[15\]~29 " "Register \"Clock:clock\|count\[15\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[15\]~_emulated\" and latch \"Clock:clock\|count\[15\]~29\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[14\] Clock:clock\|count\[14\]~_emulated Clock:clock\|count\[14\]~33 " "Register \"Clock:clock\|count\[14\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[14\]~_emulated\" and latch \"Clock:clock\|count\[14\]~33\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[13\] Clock:clock\|count\[13\]~_emulated Clock:clock\|count\[13\]~37 " "Register \"Clock:clock\|count\[13\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[13\]~_emulated\" and latch \"Clock:clock\|count\[13\]~37\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[12\] Clock:clock\|count\[12\]~_emulated Clock:clock\|count\[12\]~41 " "Register \"Clock:clock\|count\[12\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[12\]~_emulated\" and latch \"Clock:clock\|count\[12\]~41\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[11\] Clock:clock\|count\[11\]~_emulated Clock:clock\|count\[11\]~45 " "Register \"Clock:clock\|count\[11\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[11\]~_emulated\" and latch \"Clock:clock\|count\[11\]~45\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[10\] Clock:clock\|count\[10\]~_emulated Clock:clock\|count\[10\]~49 " "Register \"Clock:clock\|count\[10\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[10\]~_emulated\" and latch \"Clock:clock\|count\[10\]~49\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[9\] Clock:clock\|count\[9\]~_emulated Clock:clock\|count\[9\]~53 " "Register \"Clock:clock\|count\[9\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[9\]~_emulated\" and latch \"Clock:clock\|count\[9\]~53\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[8\] Clock:clock\|count\[8\]~_emulated Clock:clock\|count\[8\]~57 " "Register \"Clock:clock\|count\[8\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[8\]~_emulated\" and latch \"Clock:clock\|count\[8\]~57\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[7\] Clock:clock\|count\[7\]~_emulated Clock:clock\|count\[7\]~61 " "Register \"Clock:clock\|count\[7\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[7\]~_emulated\" and latch \"Clock:clock\|count\[7\]~61\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[6\] Clock:clock\|count\[6\]~_emulated Clock:clock\|count\[6\]~65 " "Register \"Clock:clock\|count\[6\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[6\]~_emulated\" and latch \"Clock:clock\|count\[6\]~65\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|Clock:clock|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[6\] CL:cl\|count\[6\]~_emulated CL:cl\|count\[6\]~25 " "Register \"CL:cl\|count\[6\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[6\]~_emulated\" and latch \"CL:cl\|count\[6\]~25\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[7\] CL:cl\|count\[7\]~_emulated CL:cl\|count\[7\]~29 " "Register \"CL:cl\|count\[7\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[7\]~_emulated\" and latch \"CL:cl\|count\[7\]~29\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[11\] CL:cl\|count\[11\]~_emulated CL:cl\|count\[11\]~33 " "Register \"CL:cl\|count\[11\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[11\]~_emulated\" and latch \"CL:cl\|count\[11\]~33\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[10\] CL:cl\|count\[10\]~_emulated CL:cl\|count\[10\]~37 " "Register \"CL:cl\|count\[10\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[10\]~_emulated\" and latch \"CL:cl\|count\[10\]~37\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[9\] CL:cl\|count\[9\]~_emulated CL:cl\|count\[9\]~41 " "Register \"CL:cl\|count\[9\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[9\]~_emulated\" and latch \"CL:cl\|count\[9\]~41\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[8\] CL:cl\|count\[8\]~_emulated CL:cl\|count\[8\]~45 " "Register \"CL:cl\|count\[8\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[8\]~_emulated\" and latch \"CL:cl\|count\[8\]~45\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[12\] CL:cl\|count\[12\]~_emulated CL:cl\|count\[12\]~49 " "Register \"CL:cl\|count\[12\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[12\]~_emulated\" and latch \"CL:cl\|count\[12\]~49\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[13\] CL:cl\|count\[13\]~_emulated CL:cl\|count\[13\]~53 " "Register \"CL:cl\|count\[13\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[13\]~_emulated\" and latch \"CL:cl\|count\[13\]~53\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[14\] CL:cl\|count\[14\]~_emulated CL:cl\|count\[14\]~57 " "Register \"CL:cl\|count\[14\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[14\]~_emulated\" and latch \"CL:cl\|count\[14\]~57\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[15\] CL:cl\|count\[15\]~_emulated CL:cl\|count\[15\]~61 " "Register \"CL:cl\|count\[15\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[15\]~_emulated\" and latch \"CL:cl\|count\[15\]~61\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[17\] CL:cl\|count\[17\]~_emulated CL:cl\|count\[17\]~65 " "Register \"CL:cl\|count\[17\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[17\]~_emulated\" and latch \"CL:cl\|count\[17\]~65\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[16\] CL:cl\|count\[16\]~_emulated CL:cl\|count\[16\]~69 " "Register \"CL:cl\|count\[16\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[16\]~_emulated\" and latch \"CL:cl\|count\[16\]~69\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[19\] CL:cl\|count\[19\]~_emulated CL:cl\|count\[19\]~73 " "Register \"CL:cl\|count\[19\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[19\]~_emulated\" and latch \"CL:cl\|count\[19\]~73\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[18\] CL:cl\|count\[18\]~_emulated CL:cl\|count\[18\]~77 " "Register \"CL:cl\|count\[18\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[18\]~_emulated\" and latch \"CL:cl\|count\[18\]~77\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601122121528 "|my_clock|CL:cl|count[18]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1601122121528 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601122123388 "|my_clock|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601122123388 "|my_clock|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601122123388 "|my_clock|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601122123388 "|my_clock|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601122123388 "|my_clock|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601122123388 "|my_clock|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601122123388 "|my_clock|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601122123388 "|my_clock|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601122123388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601122123561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601122125239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601122125239 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122125534 "|my_clock|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122125534 "|my_clock|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122125534 "|my_clock|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122125534 "|my_clock|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122125534 "|my_clock|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122125534 "|my_clock|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122125534 "|my_clock|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122125534 "|my_clock|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122125534 "|my_clock|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122125534 "|my_clock|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122125534 "|my_clock|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122125534 "|my_clock|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1601122125534 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4120 " "Implemented 4120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601122125548 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601122125548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4050 " "Implemented 4050 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601122125548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601122125548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601122125611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 20:08:45 2020 " "Processing ended: Sat Sep 26 20:08:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601122125611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601122125611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601122125611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601122125611 ""}
