<?xml version="1.0" encoding="UTF-8"?>
<events>
  <counter_set name="ARM_ARM11MPCore_cnt" count="3"/>
  <category name="ARM11MPCore" counter_set="ARM_ARM11MPCore_cnt" per_cpu="yes">
    <event counter="ARM_ARM11MPCore_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Cache" name="Inst miss" description="Instruction cache miss to a cacheable location, which requires a fetch from external memory"/>
    <event event="0x01" title="Pipeline" name="Instruction stall" description="Stall because instruction buffer cannot deliver an instruction"/>
    <event event="0x02" title="Pipeline" name="Data stall" description="Stall because of a data dependency"/>
    <event event="0x03" title="Cache" name="Inst micro TLB miss" description="Instruction MicroTLB miss (unused on ARM1156)"/>
    <event event="0x04" title="Cache" name="Data micro TLB miss" description="Data MicroTLB miss (unused on ARM1156)"/>
    <event event="0x05" title="Branch" name="Instruction executed" description="Branch instructions executed, branch might or might not have changed program flow"/>
    <event event="0x06" title="Branch" name="Not predicted" description="Branch not predicted"/>
    <event event="0x07" title="Branch" name="Mispredicted" description="Branch mispredicted"/>
    <event event="0x08" title="Core" name="Instructions" description="Instructions executed"/>
    <event event="0x09" title="Core" name="Folded Instructions" description="Folded instructions executed"/>
    <event event="0x0a" title="Cache" name="Data read access" description="Data cache read access, not including cache operations"/>
    <event event="0x0b" title="Cache" name="Data read miss" description="Data cache miss, not including Cache Operations"/>
    <event event="0x0c" title="Cache" name="Data write access" description="Data cache write access"/>
    <event event="0x0d" title="Cache" name="Data write miss" description="Data cache write miss"/>
    <event event="0x0e" title="Cache" name="Data line eviction" description="Data cache line eviction, not including cache operations"/>
    <event event="0x0f" title="Branch" name="PC change w/o mode change" description="Software changed the PC and there is not a mode change"/>
    <event event="0x10" title="Cache " name="TLB miss" description="Main TLB miss"/>
    <event event="0x11" title="External" name="External Memory request" description="External memory request (cache refill, noncachable, write-back)"/>
    <event event="0x12" title="Cache" name="Stall" description="Stall because of Load Store Unit request queue being full"/>
    <event event="0x13" title="Write Buffer" name="Drains" description="The number of times the Write Buffer was drained because of LSU ordering constraints or CP15 operations (Data Synchronization Barrier command) or Strongly Ordered operation"/>
    <event event="0x14" title="Write Buffer" name="Write Merges" description="Buffered write merged in a store buffer slot"/>
    <event event="0xFF" title="Core" name="Cycle counter" description="An increment each cycle"/>
  </category>
  <counter_set name="ARM_ARM11_cnt" count="3"/>
  <category name="ARM11" counter_set="ARM_ARM11_cnt" per_cpu="yes">
    <event counter="ARM_ARM11_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Cache" name="Inst miss" description="Instruction cache miss to a cacheable location, which requires a fetch from external memory"/>
    <event event="0x01" title="Pipeline" name="Instruction stall" description="Stall because instruction buffer cannot deliver an instruction"/>
    <event event="0x02" title="Pipeline" name="Data stall" description="Stall because of a data dependency"/>
    <event event="0x03" title="Cache" name="Inst micro TLB miss" description="Instruction MicroTLB miss (unused on ARM1156)"/>
    <event event="0x04" title="Cache" name="Data micro TLB miss" description="Data MicroTLB miss (unused on ARM1156)"/>
    <event event="0x05" title="Branch" name="Instruction executed" description="Branch instruction executed, branch might or might not have changed program flow"/>
    <event event="0x06" title="Branch" name="Mispredicted" description="Branch mis-predicted"/>
    <event event="0x07" title="Instruction" name="Executed" description="Instructions executed"/>
    <event event="0x09" title="Cache" name="Data access" description="Data cache access, not including Cache operations"/>
    <event event="0x0a" title="Cache" name="Data all access" description="Data cache access, not including Cache Operations regardless of whether or not the location is cacheable"/>
    <event event="0x0b" title="Cache" name="Data miss" description="Data cache miss, not including Cache Operations"/>
    <event event="0x0c" title="Cache" name="Write-back" description="Data cache write-back"/>
    <event event="0x0d" title="Program Counter" name="SW change" description="Software changed the PC"/>
    <event event="0x0f" title="Cache " name="TLB miss" description="Main TLB miss (unused on ARM1156)"/>
    <event event="0x10" title="External" name="Access" description="Explicit external data or peripheral access"/>
    <event event="0x11" title="Cache" name="Stall" description="Stall because of Load Store Unit request queue being full"/>
    <event event="0x12" title="Write Buffer" name="Drains" description="The number of times the Write Buffer was drained because of a Data Synchronization Barrier command or Strongly Ordered operation"/>
    <event event="0x13" title="Disable Interrupts" name="FIQ" description="The number of cycles which FIQ interrupts are disabled (ARM1156 only)"/>
    <event event="0x14" title="Disable Interrupts" name="IRQ" description="The number of cycles which IRQ interrupts are disabled (ARM1156 only)"/>
    <event event="0x20" title="ETM" name="ETMEXTOUT[0]" description="ETMEXTOUT[0] signal was asserted for a cycle"/>
    <event event="0x21" title="ETM" name="ETMEXTOUT[1]" description="ETMEXTOUT[1] signal was asserted for a cycle"/>
    <event event="0x22" title="ETM" name="ETMEXTOUT[0,1]" description="ETMEXTOUT[0] or ETMEXTOUT[1] was asserted"/>
    <event event="0x23" title="Procedure" name="Calls" description="Procedure call instruction executed"/>
    <event event="0x24" title="Procedure" name="Returns" description="Procedure return instruction executed"/>
    <event event="0x25" title="Procedure" name="Return and predicted" description="Procedure return instruction executed and return address predicted"/>
    <event event="0x26" title="Procedure" name="Return and mispredicted" description="Procedure return instruction executed and return address predicted incorrectly"/>
    <event event="0x30" title="Cache" name="Inst tag or parity error" description="Instruction cache Tag or Valid RAM parity error (ARM1156 only)"/>
    <event event="0x31" title="Cache" name="Inst parity error" description="Instruction cache RAM parity error (ARM1156 only)"/>
    <event event="0x32" title="Cache" name="Data tag or parity error" description="Data cache Tag or Valid RAM parity error (ARM1156 only)"/>
    <event event="0x33" title="Cache" name="Data parity error" description="Data cache RAM parity error (ARM1156 only)"/>
    <event event="0x34" title="ITCM" name="Error" description="ITCM error (ARM1156 only)"/>
    <event event="0x35" title="DTCM" name="Error" description="DTCM error (ARM1156 only)"/>
    <event event="0x36" title="Procedure" name="Return address pop" description="Procedure return address popped off the return stack (ARM1156 only)"/>
    <event event="0x37" title="Procedure" name="Return address misprediction" description="Procedure return address popped off the return stack has been incorrectly predicted by the PFU (ARM1156 only)"/>
    <event event="0x38" title="Cache" name="Data dirty parity error" description="Data cache Dirty RAM parity error (ARM1156 only)"/>
  </category>
  <category name="Atrace">
    <event counter="atrace_graphics" flag="0x2" title="Atrace" name="Graphics" description="Graphics"/>
    <event counter="atrace_input" flag="0x4" title="Atrace" name="Input" description="Input"/>
    <event counter="atrace_view" flag="0x8" title="Atrace" name="View" description="View"/>
    <event counter="atrace_webview" flag="0x10" title="Atrace" name="Webview" description="Webview"/>
    <event counter="atrace_window_manager" flag="0x20" title="Atrace" name="Window manager" description="Window manager"/>
    <event counter="atrace_activity_manager" flag="0x40" title="Atrace" name="Activity manager" description="Activity manager"/>
    <event counter="atrace_sync_manager" flag="0x80" title="Atrace" name="Sync manager" description="Sync manager"/>
    <event counter="atrace_audio" flag="0x100" title="Atrace" name="Audio" description="Audio"/>
    <event counter="atrace_video" flag="0x200" title="Atrace" name="Video" description="Video"/>
    <event counter="atrace_camera" flag="0x400" title="Atrace" name="Camera" description="Camera"/>
    <event counter="atrace_hal" flag="0x800" title="Atrace" name="Hal" description="Hal"/>
    <event counter="atrace_app" flag="0x1000" title="Atrace" name="App" description="App"/>
    <event counter="atrace_resources" flag="0x2000" title="Atrace" name="Resources" description="Resources"/>
    <event counter="atrace_dalvik" flag="0x4000" title="Atrace" name="Dalvik" description="Dalvik"/>
    <event counter="atrace_rs" flag="0x8000" title="Atrace" name="Rs" description="Rs"/>
    <event counter="atrace_bionic" flag="0x10000" title="Atrace" name="Bionic" description="Bionic"/>
    <event counter="atrace_power" flag="0x20000" title="Atrace" name="Power" description="Power"/>
  </category>
  <counter_set name="ARMv8_Cavium_Thunder_cnt" count="6"/>
  <category name="Cavium_Thunder" counter_set="ARMv8_Cavium_Thunder_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv8_Cavium_Thunder_ccnt" event="0x11" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Instruction architecturally executed - Software increment"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="L1 instruction cache refill"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="L1 instruction TLB refill"/>
    <event event="0x03" title="Cache" name="Data refill" description="L1 data cache refills. This counter only counts refills that cause a new miss to be processed by the L2/memory system. If the miss is satisfied by a previous miss, it is not counted. This refill counter counts both LD misses and PREF misses."/>
    <event event="0x04" title="Cache" name="Data access" description="L1 data cache access. Does not include I/O operations."/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="L1 data TLB refill"/>
    <event event="0x06" title="Instruction" name="Data Read" description="Architecturally executed load"/>
    <event event="0x07" title="Instruction" name="Memory write" description="Architecturally executed store. Includes DC ZVA."/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Architecturally executed exception return"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Architecturally executed write to CONTEXTIDR"/>
    <event event="0x0c" title="Branch" name="PC change" description="Architecturally executed software change of PC"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Architecturally executed immediate branch. Specifically counts - B, B.cond, BL, CBNZ, CBZ, TBNZ, TBZ"/>
    <event event="0x0e" title="Procedure" name="Return" description="Architecturally executed procedure return"/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Architecturally executed unaligned load or store"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Mispredicted or not predicted branch (speculatively executed)"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Predictable branch (speculative executed)"/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access (PA&lt;47&gt;=0), does not include tables walks, cache maintenance. The access maybe cache hit or miss."/>
    <event event="0x14" title="Cache" name="L1 inst access" description="L1 instruction cache access. Counts both hits and misses."/>
    <event event="0x16" title="Cache" name="L2 data access" description="Number of level 2 data cache accesses. The counter counts memory-read or memory-write operations, that the PE made, that access at least the level 2 data or unified cache. Each access to a cache line is counted including refills of the level 1 data and instruction and writes from the write buffer. Each access to other level 2 data or unified memory structures, such as refill buffers, write buffers, and write-back buffers, is also counted. The counter does not count operations made by other PEs that share this cache, nor CP15 cache maintenance instructions."/>
    <event event="0x17" title="Cache" name="L2 data refill" description="L2 data cache refills due to this AP. Counts all refills from the L2 to the icache, dcache and pwc."/>
    <event event="0x18" title="Cache" name="L2 data write" description="L2 data cache write-back due to actions by this AP."/>
    <event event="0x1a" title="Memory" name="Error" description="Local memory error - number of parity errors coming from the icache."/>
    <event event="0x1b" title="Instruction" name="Speculative" description="Instruction speculatively executed"/>
    <event event="0x1c" title="Memory" name="Translation table" description="Architecturally executed write to translation table base"/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x1e" title="Counter chain" name="Odd" description="For odd-numbered counters, counts once for each overflow of the preceding even-numbered counter"/>
    <event event="0x1f" title="Cache" name="L1 data cache allocation" description="L1 data cache allocation without refill"/>
    <event event="0x20" title="Cache" name="L2 data cache allocation" description="L2 data cache allocation without refill"/>

    <event event="0x21" title="Branch" name="BR_RETIRED" description="Counts number of branches retired that are one of conditional, unconditional, branch and link, return and eret."/>
    <event event="0x22" title="Branch" name="BR_MIS_PRED_RETIRED" description="Number of branches counted by BR_RETIRED that were not correctly predicted (and therefore have an associated performance loss)."/>
    <event event="0x23" title="Other" name="STALL_FRONTEND" description="Cycles on which no operation issued because there are instructions from the fetch unit."/>
    <event event="0x24" title="Other" name="STALL_BACKEND" description="Cycles on which no operation instructions issued, even though instructions are available from the fetch unit. Possible reasons include functional unit resource conflicts, data cache misses and similar causes."/>
    <event event="0x25" title="Memory" name="L1D_TLB" description="Number of accesses to microtlb caused by a data reference. TLB maintenance instructions do not count."/>
    <event event="0x26" title="Memory" name="L1I_TLB" description="Number of accesses to microtlb caused by an instruction reference."/>
    <event event="0x27" title="Cache" name="L2I_CACHE" description="Number of accesses made to the L2 by the L1 ICache misses."/>
    <event event="0x28" title="Cache" name="L2I_CACHE_REFILL" description="Number of refills into the L2 destined for the icache."/>
    <event event="0x2D" title="Memory" name="L2D_TLB_REFILL" description="Number of MTLB Refills due to memory read and memory write operations."/>
    <event event="0x2E" title="Memory" name="L2I_TLB_REFILL" description="Number of MTLB refills due to instruction TLB misses."/>
    <event event="0x2F" title="Memory" name="L2D_TLB" description="Number of MTLB accesses due to memory read or memory write operations."/>
    <event event="0x40" title="Cache" name="L1D_CACHE_LD" description="Number of level 1 data cache access-read operations (can be hit or miss)."/>
    <event event="0x41" title="Cache" name="L1D_CACHE_ST" description="Number of level 1 data cache access-write operations. This counts stores that can either hit or miss in the dcache."/>
    <event event="0x42" title="Cache" name="L1D_CACHE_REFILL_LD" description="Number of level 1 data cache refill - read operations caused by LD* instructions, does not include PREF. Counts refills that cause a new miss to be processed by the L2/memory system. If the miss is satisfied by a previous miss, it is not counted."/>
    <event event="0x48" title="Cache" name="L1D_CACHE_INVAL" description="Number of level 1 data cache invalidates caused event outside the core."/>
    <event event="0x4C" title="Memory" name="L1D_TLB_REFILL_LD" description="Number of level 1 data TLB refill (as in L1D_TLB_REFILL) and due to memory read operations."/>
    <event event="0x4D" title="Memory" name="L1D_TLB_REFILL_ST" description="Number of level 1 data TLB refill (as in L1D_TLB_REFILL) and due to memory write operations."/>
    <event event="0x4E" title="Memory" name="L1D_TLB_LD" description="Number of level 1 data TLB access due to memory read operations.."/>
    <event event="0x4F" title="Memory" name="L1D_TLB_ST" description="Number of level 1 data access memory write operations."/>
    <event event="0x50" title="Cache" name="L2D_CACHE_LD" description="Number of accesses to L2 cache caused by memory read operations (load instructions, page table walks). Similar to 0x16 but does not include memory write operations or instruction misses."/>
    <event event="0x51" title="Cache" name="L2D_CACHE_ST" description="Number of accesses to L2 cache caused by memory write operations (stores from the write buffer). Similar to 0x16 but does not include memory read operations or instruciton misses."/>
    <event event="0x52" title="Cache" name="L2D_CACHE_REFILL_LD" description="Number of accesses to L2 cache caused by memory read operations (load instructions, page table walks) that result in an L2 refill (miss)."/>
    <event event="0x53" title="Cache" name="L2D_CACHE_REFILL_ST" description="Number of access to L2 cache caused by memory write operations (stores from the write buffer) that result in an L2 refill."/>
    <event event="0x56" title="Cache" name="L2D_CACHE_WB_VICTIM" description="Number of accesses to L2 cache that caused a writeback to occur from the L2."/>
    <event event="0x57" title="Cache" name="L2D_CACHE_WB_CLEAN" description="Number of accesses to L2 cache that replaced a cache line that was not dirty."/>
    <event event="0x5C" title="Memory" name="L2D_TLB_REFILL_LD" description="Number of MTLB accesses that miss in the MTLB and were caused by memory read operations."/>
    <event event="0x5D" title="Memory" name="L2D_TLB_REFILL_ST" description="Number of MTLB accesses that miss in the MTLB and were caused by memory write operation."/>
    <event event="0x68" title="Memory" name="UNALIGNED_LD_SPEC" description="Number of speculative unaligned loads. A load might be counted multiple times due to replays."/>
    <event event="0x69" title="Memory" name="UNALIGNED_ST_SPEC" description="Number of speculative unaligned stores. A store might be counted multiple times due to replays."/>
    <event event="0x6A" title="Memory" name="UNALIGNED_LDST_SPEC" description="Number of speculative unaligned load or unaligned stores. These unaligned loads and stores might be counted multiple times due to replays."/>
    <event event="0x6C" title="Instruction" name="LDREX_SPEC" description="Number of speculative load exclusives."/>
    <event event="0x6D" title="Instruction" name="STREX_PASS_SPEC" description="Number of speculative store exclusive passes. might be counted multiple times due to replays."/>
    <event event="0x6E" title="Instruction" name="STREX_FAIL_SPEC" description="Number of speculative store exclusive fails. Might be counted multiple times due to replays."/>
    <event event="0x70" title="Instruction" name="LD_SPEC" description="Number of load instructions; same instructions as 0x6, but speculatively executed, instructions may be counted multiple times due to replays."/>
    <event event="0x71" title="Instruction" name="ST_SPEC" description="Number of store instructions; same instructions as 0x7, but speculatively executed, instructions may be counted multiple times due to replays."/>
    <event event="0x72" title="Instruction" name="LDST_SPEC" description="Number of load or store instructions; speculatively executed, instructions may be counted multiple times due to replays."/>
    <event event="0x73" title="Instruction" name="DP_SPEC" description="Number of data processing instructions; speculatively executed (see ARM ARM v8 for definition of this instruction class.)"/>
    <event event="0x74" title="Instruction" name="ASE_SPEC" description="Number of SIMD, speculatively executed (see v8 ARM ARM for definition of this class)."/>
    <event event="0x75" title="Instruction" name="VFP_SPEC" description="Number of FP, speculatively executed (see v8 ARM ARM for definition of this class). Includes FP SIMD instructions."/>
    <event event="0x77" title="Instruction" name="CRYPTO_SPEC" description="Number of crypto instructions (excpet PMUJLL and VMULL) speculatively executed. see v8 ARM ARM for definition of this class."/>
    <event event="0x78" title="Branch" name="BR_IMMED_SPEC" description="Number of branch with immediate."/>
    <event event="0x79" title="Branch" name="BR_RETURN_SPEC" description="Number of branch returns."/>
    <event event="0x7A" title="Branch" name="BR_INDIRECT_SPEC" description="Number of indirect branches."/>
    <event event="0x7C" title="Instruction" name="ISB_SPEC" description="Number of isb instructions."/>
    <event event="0x7D" title="Instruction" name="DSB_SPEC" description="Number of dsb instructions."/>
    <event event="0x7E" title="Instruction" name="DMB_SPEC" description="Number of dmb instruction."/>
    <event event="0x81" title="Exception" name="EXC_UNDEF" description="Number of undefined instruction synchronous exceptions taken to the default EL (i.e. locally taken). Includes all exceptions with EC=0x0 to EL1 or same EL."/>
    <event event="0x82" title="Exception" name="EXC_SVC" description="Number of SVC exceptions taken to the default EL (i.e. locally taken). Includes all exceptions with EC=0x15."/>
    <event event="0x83" title="Exception" name="EXC_PABORT" description="Number of instruction aborts taken to the default EL (i.e. locally taken). Includes all exceptions with EC=0x20,0x21."/>
    <event event="0x84" title="Exception" name="EXC_DABORT" description="Number of data aborts or errors taken to the default EL (i.e. locally taken)."/>
    <event event="0x86" title="Exception" name="EXC_IRQ" description="Number of irq exceptions taken to the default EL (i.e. locally taken). Includes VIRQ."/>
    <event event="0x87" title="Exception" name="EXC_FIQ" description="Number of fiq exceptions taken to the default EL (i.e. locally taken). Includes FIRQ."/>
    <event event="0x88" title="Exception" name="EXC_SMC" description="Number of system monitor call exceptions taken locally. Does not count SMC exceptions that are trapped to the hypervisor. Includes all exceptions with EC=0x17."/>
    <event event="0x8A" title="Exception" name="EXC_HVC" description="Number of hypervisor call exceptions taken locally. The counter counts for both hypervisor call exception taken locally in the hypervisor and as exceptions from nonsecure EL1. Includes all exceptions with EC=0x16."/>
    <event event="0x8B" title="Exception" name="EXC_TRAP_PABORT" description="Number of instruction aborts not taken locally (i.e. not taken to the default EL)."/>
    <event event="0x8C" title="Exception" name="EXC_TRAP_DABORT" description="Number of data aborts not taken locally (i.e. not taken to the default EL)."/>
    <event event="0x8D" title="Exception" name="EXC_TRAP_OTHER" description="Number of not taken locally exceptions (i.e. not taken to the default EL) that are not covered by other counters counting non locally taken exceptions. Includes all exceptions to EL2 or EL3 from a lower level."/>
    <event event="0x8E" title="Exception" name="EXC_TRAP_IRQ" description="Number of irq exceptions not taken locally exceptions (i.e. not taken to the default EL)."/>
    <event event="0x8F" title="Exception" name="EXC_TRAP_FIQ" description="Number of fiq exceptions not taken locally exceptions (i.e. not taken to the default EL)."/>
    <event event="0x90" title="Instruction" name="RC_LD_SPEC" description="Number of load-aquire instructions."/>
    <event event="0x91" title="Instruction" name="RC_ST_SPEC" description="Number of store-release instructions."/>
    <event event="0xC0" title="Other" name="ISSUE_ECLK" description="Cycles issue eclk is active (ie not gated)."/>
    <event event="0xC1" title="Other" name="ISSUE" description="Number of instructions issued."/>
    <event event="0xC2" title="Other" name="NISSUE" description="Cycles no instructions were issued."/>
    <event event="0xC3" title="Other" name="SISSUE" description="Cycles one instruction was issued."/>
    <event event="0xC4" title="Other" name="DISSUE" description="Cycles two instructions were issued."/>
    <event event="0xC5" title="Branch" name="BR_FOLDED" description="Number of branch instructions that were folded and committed."/>
    <event event="0xC6" title="Branch" name="BR_FOLDED_SPEC" description="Number of branch instructions that were folded and issued but not necessarily committed. Added in pass 2.0."/>
    <event event="0xCB" title="Memory" name="REPLAY" description="Number of mem replays."/>
    <event event="0xCC" title="Memory" name="IUNA" description="Number of operations taking an unaligned replay, these may be speculative. Generally this is a 8 cycle penalty."/>
    <event event="0xCD" title="Other" name="TRAP" description="Number of traps. These include mem replays and exceptions but not mispredicts or unaligned replays"/>
    <event event="0xCE" title="Memory" name="ULOAD" description="Number of committed loads which used the unaligned flow. Similar to UNALIGNED_LD_SPEC but this counter counts only committed loads."/>
    <event event="0xCF" title="Memory" name="USTORE" description="Number of committed stores which used the unaligned flow. Similar to UNALIGNED_ST_SPEC but this counter counts only committed stores."/>
    <event event="0xD1" title="Cache" name="IPREF_LDI" description="Number of Icache fills sent to memory subsystem due to a software instruction prefetch. These may be dropped and not result in a subsequent fill."/>
    <event event="0xD3" title="Cache" name="IFILL" description="Number of Icache fills. Noncacheable pseudo fills are not counted. - same as ARM counter 0x0001."/>
    <event event="0xD6" title="Cache" name="II" description="Number of Icache invalidates. Includes all reasons that icache may be invalidated."/>
    <event event="0xD7" title="Cache" name="IP" description="Number of Icache parity errors."/>
    <event event="0xD8" title="Cache" name="CIMISS" description="Cycles idle due to imiss. However, if an iprefetch is already active, the machine must wait for the iprefetch to return before starting the imiss. These lost cycles are not counted."/>
    <event event="0xDB" title="Cache" name="WBUF" description="Number of write buffer entries created."/>
    <event event="0xDC" title="Cache" name="WDAT" description="Number of cycles on the XMD bus which are used to transfer data from the writebuffer to the L2C."/>
    <event event="0xDD" title="Cache" name="WBUFLD" description="Number of write buffer entries forced out by loads."/>
    <event event="0xDE" title="Cache" name="WBUFFL" description="Number of cycles that there was no available write buffer entry."/>
    <event event="0xDF" title="Cache" name="WBUFTR" description="Number of stores that found no available write buffer entries."/>
    <event event="0xE6" title="Cache" name="CDMISS" description="Cycles that don't issue an instruction because the memory system is busy. This include dcache miss cycles, but also includes cycles due to uTLB misses, page table walks and write buffer full stalls. In addition, there is a fixed overhead for recovering from each dcache miss. The following formula may be used to calculate the effective memory latency: latency = [(CDMISS - L1D_TLB_REFILL * 12) - WBUFFL + (L1D_CACHE_REFILL * 8)]/L1D_CACHE_REFILL"/>
    <event event="0xE7" title="Branch" name="ERET_MIS" description="Number of committed eret's that mispredict."/>
    <event event="0xE8" title="Other" name="MSR_HAZTR" description="Number of hazard pipeline flushes."/>
    <event event="0xE9" title="Cache" name="L1D_CACHE_MISS_ST" description="Number of stores that miss in the dcache. Similar to ARM house style L1D_CACHE_REFILL_ST (0x043) but we don't allocate on store misses."/>
    <event event="0xEA" title="Cache" name="L1D_CACHE_PREF" description="Number of dcache prefetch instructions."/>
    <event event="0xEB" title="Cache" name="L1D_CACHE_REFILL_PREF" description="Number of level 1 data cache refill-prefetch misses. Counts refills that cause a new miss to be processed by the L2/memory system. If the miss is satisfied by a previous miss, it is not counted."/>
    <event event="0xEC" title="Cache" name="L1I_CACHE_PREF" description="Number of icache prefetch instructions."/>
    <event event="0xED" title="Cache" name="L1I_CACHE_REFILL_PREF" description="Number of icache prefetch instructions that miss."/>
    <event event="0xEE" title="Other" name="ISSUE_CSRCLK" description="Cycles issue csr clk is active (ie not gated)."/>
    <event event="0xEF" title="Other" name="THROTTLE_OFF" description="Cycles execution is prevented to reduce power."/>
    <event event="0x184" title="Memory" name="LD_NORM_IO" description="Number of committed load instructions to Normal memory - I/O space (PA&lt;47&gt;=1)."/>
    <event event="0x185" title="Memory" name="ST_NORM_IO" description="Number of committed store instructions to Normal memory - I/ O space (PA&lt;47&gt;=1)."/>
    <event event="0x186" title="Memory" name="LD_NORM_MEM" description="Number of committed load instructions to Normal memory - MEM space (PA&lt;47&gt;=0)."/>
    <event event="0x187" title="Memory" name="ST_NORM_MEM" description="Number of committed store instructions to Normal memory - MEM space (PA&lt;47&gt;=0)."/>
    <event event="0x188" title="Memory" name="LD_DEV_IO" description="Number of committed load instructions to Device memory - I/O space (PA&lt;47&gt;=1)."/>
    <event event="0x189" title="Memory" name="ST_DEV_IO" description="Number of committed store instructions to Device memory - I/O space (PA&lt;47&gt;=1)."/>
    <event event="0x18A" title="Memory" name="LD_DEV_MEM" description="Number of committed load instructions to Device memory - MEM space (PA&lt;47&gt;=0)."/>
    <event event="0x18B" title="Memory" name="ST_DEV_MEM" description="Number of committed store instructions to Device memory - MEM space (PA&lt;47&gt;=0)."/>
    <event event="0x18C" title="Memory" name="TLB_REFILL_TTBR0_ELX" description="Number of stage 1 MTLB misses TTBR0. Can filter by EL level and security state."/>
    <event event="0x18D" title="Memory" name="TLB_REFILL_TTBR1_ELX" description="Number of stage 1 MTLB misses TRBR1. Can filter by EL level (EL1 and EL2 - ARMv8.1)."/>
    <event event="0x18E" title="Memory" name="TLB_REFILL_VTTBR_EL2" description="Number of stage 2 MTLB misses. Only makes sense for EL0 and EL1."/>
    <event event="0x193" title="Memory" name="PTW_CYCLES" description="Number of cycles PageTable Walker is active."/>
    <event event="0x1B8" title="Other" name="GLBL_SYNC" description="Number of global syncs broadcast from this core."/>
    <event event="0x1B9" title="Other" name="SEV" description="Number of SEV instructions executed."/>
    <event event="0x1BA" title="Other" name="IC_IALLUX" description="Number of IC IALLU and IC IALLUIS executed."/>
    <event event="0x1BB" title="Other" name="IC_IVAU" description="Number of IC IVAU executed."/>
    <event event="0x1BC" title="Other" name="IC_IALLU_RCVD" description="Number of IC IALLUIS received."/>
    <event event="0x1BD" title="Other" name="IC_IVAU_RCVD" description="Number of IC IVAU received."/>
    <event event="0x1BE" title="Memory" name="DC_CIVAC" description="Number of data cache clean and invalidate by virtual address to point of coherency."/>
    <event event="0x1BF" title="Memory" name="DC_CVAC" description="Number of data cache clean by virtual address to point of coherency."/>
    <event event="0x1C0" title="Memory" name="DC_CVAU" description="Number of data cache clean by virtual address to point of unification."/>
    <event event="0x1C1" title="Memory" name="DC_ISW_L1" description="Number of data cache invalidate by set/way to L1."/>
    <event event="0x1C2" title="Memory" name="DC_ISW_L2" description="Number of data cache invalidate by set/way to L2."/>
    <event event="0x1C3" title="Memory" name="DC_IVAC" description="Number of data cache invalidate by virtual address to point of coherency."/>
    <event event="0x1C4" title="Memory" name="TLBI_SENT" description="Number of TLBIs sent."/>
    <event event="0x1C5" title="Memory" name="TLBI_RCVD" description="Number of TLBIs received."/>
    <event event="0x1C6" title="Memory" name="TLBI_ALLE1" description="Number of TLBI with ALLE1 attribute (local)."/>
    <event event="0x1C7" title="Memory" name="TLBI_ALLE1IS" description="Number of TLBI with ALLE1IS attribute."/>
    <event event="0x1C8" title="Memory" name="TLBI_ALLE2" description="Number of TLBI with ALLE2 attribute (local)."/>
    <event event="0x1C9" title="Memory" name="TLBI_ALLE2IS" description="Number of TLBI with ALLE2IS attribute (local)."/>
    <event event="0x1CA" title="Memory" name="TLBI_ALLE3" description="Number of TLBI with ALLE3 attribute (local)."/>
    <event event="0x1CB" title="Memory" name="TLBI_ALLE3IS" description="Number of TLBI with ALLE3IS attribute."/>
    <event event="0x1CC" title="Memory" name="TLBI_ASIDE1" description="Number of TLBI with ASIDE1 attribute (local)."/>
    <event event="0x1CD" title="Memory" name="TLBI_ASIDE1IS" description="Number of TLBI with ASIDE1IS attribute."/>
    <event event="0x1CE" title="Memory" name="TLBI_IPAS2E1" description="Number of TLBI with IPAS2E1 (local)."/>
    <event event="0x1CF" title="Memory" name="TLBI_IPAS2E1IS" description="Number of TLBI with IPAS2E1IS."/>
    <event event="0x1D0" title="Memory" name="TLBI_IPAS2LE1" description="Number of TLBI with IPAS2LE1 (local)."/>
    <event event="0x1D1" title="Memory" name="TLBI_IPAS2LE1IS" description="Number of TLBI with IPAS2LE1IS."/>
    <event event="0x1D2" title="Memory" name="TLBI_VAAE1" description="Number of TLBI with VAAE1 attribute (local)."/>
    <event event="0x1D3" title="Memory" name="TLBI_VAAE1IS" description="Number of TLBI with VAAE1 attribute."/>
    <event event="0x1D4" title="Memory" name="TLBI_VAALE1" description="Number of TLBI with VAALE1 attribute (local)."/>
    <event event="0x1D5" title="Memory" name="TLBI_VAALE1IS" description="Number of TLBI with VAALE1IS attribute."/>
    <event event="0x1D6" title="Memory" name="TLBI_VAE1" description="Number of TLBI with VAE1 attribute (local)."/>
    <event event="0x1D7" title="Memory" name="TLBI_VAE1IS" description="Number of TLBI with VAE1IS attribute (local)."/>
    <event event="0x1D8" title="Memory" name="TLBI_VAE2" description="Number of TLBI with VAE2 attribute (local)."/>
    <event event="0x1D9" title="Memory" name="TLBI_VAE2IS" description="Number of TLBI with VAE2IS attribute."/>
    <event event="0x1DA" title="Memory" name="TLBI_VAE3" description="Number of TLBI with VAE3 attribute (local)."/>
    <event event="0x1DB" title="Memory" name="TLBI_VAE3IS" description="Number of TLBI with VAE3IS attribute."/>
    <event event="0x1DC" title="Memory" name="TLBI_VALE1" description="Number of TLBI with VALE1 attribute (local)."/>
    <event event="0x1DD" title="Memory" name="TLBI_VALE1IS" description="Number of TLBI with VALE1IS attribute."/>
    <event event="0x1DE" title="Memory" name="TLBI_VALE2" description="Number of TLBI with VALE2 attribute (local)."/>
    <event event="0x1DF" title="Memory" name="TLBI_VALE2IS" description="Number of TLBI with VALE2IS attribute (local)."/>
    <event event="0x1E0" title="Memory" name="TLBI_VALE3" description="Number of TLBI with VALE3 attribute (local)."/>
    <event event="0x1E1" title="Memory" name="TLBI_VALE3IS" description="Number of TLBI with VALE3IS attribute."/>
    <event event="0x1E2" title="Memory" name="TLBI_VMALLE1" description="Number of TLBI with VMALLE1 attribute (local)."/>
    <event event="0x1E3" title="Memory" name="TLBI_VMALLE1IS" description="Number of TLBI with VMALLE1 attribute."/>
    <event event="0x1E4" title="Memory" name="TLBI_VMALLS12E1" description="Number of TLBI with VMALLS12E1 (local)."/>
    <event event="0x1E5" title="Memory" name="TLBI_VMALLS12E1IS" description="Number of TLBI with VMALLS12E1IS."/>
    <event event="0x1EF" title="Memory" name="TLBI_NOPS" description="Number of TLBI broadcasts that are suppressed. Added in pass 2.0."/>
    <event event="0x1F0" title="Instruction" name="ISB" description="Number of ISB instructions retired."/>
    <event event="0x1F1" title="Instruction" name="DMB_NSH" description="Number of DMB_NSH instructions retired."/>
    <event event="0x1F2" title="Instruction" name="DMB_ISH" description="Number of DMB_ISH instructions retired."/>
    <event event="0x1F3" title="Instruction" name="DMB_OSH" description="Number of DMB_OSH instructions retired."/>
    <event event="0x1F4" title="Instruction" name="DMB_SY" description="Number of DMB_SY instructions retired."/>
    <event event="0x1F5" title="Instruction" name="DSB_NSH" description="Number of DSB_NSH instructions retired."/>
    <event event="0x1F6" title="Instruction" name="DSB_ISH" description="Number of DSB_ISH instructions retired."/>
    <event event="0x1F7" title="Instruction" name="DSB_OSH" description="Number of DSB_OSH instructions retired."/>
    <event event="0x1F8" title="Instruction" name="DSB_SY" description="Number of DSB_SY instructions retired."/>
    <event event="0x1F9" title="Instruction" name="LDX" description="Number of load-exclusive instruction retired."/>
    <event event="0x1FA" title="Instruction" name="STX" description="Number of store-exclusive instruction retired (may or may not succeed)."/>
    <event event="0x1FB" title="Other" name="STX_FAIL" description="Number of store-exclusive fails."/>
    <event event="0x302" title="Other" name="F_MASK_CYC" description="Number of cycles during which FIQ is masked"/>
    <event event="0x303" title="Other" name="I_MASK_CYC" description="Number of cycles during which IRQ is masked"/>
  </category>
  <counter_set name="CCI_400_cnt" count="4"/>
  <category name="CCI-400" counter_set="CCI_400_cnt" per_cpu="no">
    <event counter="CCI_400_ccnt" event="0xff" title="CCI-400 Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" description="The number of core clock cycles"/>
    <option_set name="Slave">
      <option event_delta="0x00" name="S0" description="Slave interface 0"/>
      <option event_delta="0x20" name="S1" description="Slave interface 1"/>
      <option event_delta="0x40" name="S2" description="Slave interface 2"/>
      <option event_delta="0x60" name="S3" description="Slave interface 3"/>
      <option event_delta="0x80" name="S4" description="Slave interface 4"/>
    </option_set>
    <event event="0x00" option_set="Slave" title="CCI-400" name="Read: any" description="Read request handshake: any"/>
    <event event="0x01" option_set="Slave" title="CCI-400" name="Read: transaction" description="Read request handshake: device transaction"/>
    <event event="0x02" option_set="Slave" title="CCI-400" name="Read: normal" description="Read request handshake: normal, non-shareable or system-shareable, but not barrier or cache maintenance operation"/>
    <event event="0x03" option_set="Slave" title="CCI-400" name="Read: shareable" description="Read request handshake: inner- or outer-shareable, but not barrier, DVM message or cache maintenance operation"/>
    <event event="0x04" option_set="Slave" title="CCI-400" name="Read: cache" description="Read request handshake: cache maintenance operation, CleanInvalid, CleanShared, MakeInvalid"/>
    <event event="0x05" option_set="Slave" title="CCI-400" name="Read: memory barrier" description="Read request handshake: memory barrier"/>
    <event event="0x06" option_set="Slave" title="CCI-400" name="Read: sync barrier" description="Read request handshake: synchronization barrier"/>
    <event event="0x07" option_set="Slave" title="CCI-400" name="Read: DVM message, no sync" description="Read request handshake: DVM message, not synchronization"/>
    <event event="0x08" option_set="Slave" title="CCI-400" name="Read: DVM message, sync" description="Read request handshake: DVM message, synchronization"/>
    <event event="0x09" option_set="Slave" title="CCI-400" name="Read: stall" description="Read request stall cycle because the transaction tracker is full. Increase SIx_R_MAX to avoid this stall"/>
    <event event="0x0a" option_set="Slave" title="CCI-400" name="Read data last handshake" description="Read data last handshake: data returned from the snoop instead of from downstream"/>
    <event event="0x0b" option_set="Slave" title="CCI-400" name="Read data stall cycle" description="Read data stall cycle: RVALIDS is HIGH, RREADYS is LOW"/>
    <event event="0x0c" option_set="Slave" title="CCI-400" name="Write: any" description="Write request handshake: any"/>
    <event event="0x0d" option_set="Slave" title="CCI-400" name="Write: transaction" description="Write request handshake: device transaction"/>
    <event event="0x0e" option_set="Slave" title="CCI-400" name="Write: normal" description="Write request handshake: normal, non-shareable, or system-shareable, but not barrier"/>
    <event event="0x0f" option_set="Slave" title="CCI-400" name="Write: shareable" description="Write request handshake: inner- or outer-shareable, WriteBack or WriteClean"/>
    <event event="0x10" option_set="Slave" title="CCI-400" name="Write: WriteUnique" description="Write request handshake: WriteUnique"/>
    <event event="0x11" option_set="Slave" title="CCI-400" name="Write: WriteLineUnique" description="Write request handshake: WriteLineUnique"/>
    <event event="0x12" option_set="Slave" title="CCI-400" name="Write: Evict" description="Write request handshake: Evict"/>
    <event event="0x13" option_set="Slave" title="CCI-400" name="Write stall: tracker full" description="Write request stall cycle because the transaction tracker is full. Increase SIx_W_MAX to avoid this stall"/>
    <option_set name="Master">
      <option event_delta="0xa0" name="M0" description="Master interface 0"/>
      <option event_delta="0xc0" name="M1" description="Master interface 1"/>
      <option event_delta="0xe0" name="M2" description="Master interface 2"/>
    </option_set>
    <event event="0x14" option_set="Master" title="CCI-400" name="Retry fetch" description="RETRY of speculative fetch transaction"/>
    <event event="0x15" option_set="Master" title="CCI-400" name="Read stall: address hazard" description="Read request stall cycle because of an address hazard"/>
    <event event="0x16" option_set="Master" title="CCI-400" name="Read stall: ID hazard" description="Read request stall cycle because of an ID hazard"/>
    <event event="0x17" option_set="Master" title="CCI-400" name="Read stall: tracker full" description="Read request stall cycle because the transaction tracker is full. Increase MIx_R_MAX to avoid this stall. See the CoreLink CCI-400 Cache Coherent Interconnect Integration Manual"/>
    <event event="0x18" option_set="Master" title="CCI-400" name="Read stall: barrier hazard" description="Read request stall cycle because of a barrier hazard"/>
    <event event="0x19" option_set="Master" title="CCI-400" name="Write stall: barrier hazard" description="Write request stall cycle because of a barrier hazard"/>
    <event event="0x1a" option_set="Master" title="CCI-400" name="Write stall: tracker full" description="Write request stall cycle because the transaction tracker is full. Increase MIx_W_MAX to avoid this stall. See the CoreLink CCI-400 Cache Coherent Interconnect Integration Manual"/>
  </category>
  <counter_set name="CCI_400_r1_cnt" count="4"/>
  <category name="CCI-400" counter_set="CCI_400_r1_cnt" per_cpu="no">
    <event counter="CCI_400_r1_ccnt" event="0xff" title="CCI-400 Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" description="The number of core clock cycles"/>
    <option_set name="Slave">
      <option event_delta="0x00" name="S0" description="Slave interface 0"/>
      <option event_delta="0x20" name="S1" description="Slave interface 1"/>
      <option event_delta="0x40" name="S2" description="Slave interface 2"/>
      <option event_delta="0x60" name="S3" description="Slave interface 3"/>
      <option event_delta="0x80" name="S4" description="Slave interface 4"/>
    </option_set>
    <event event="0x00" option_set="Slave" title="CCI-400" name="Read: any" description="Read request handshake: any"/>
    <event event="0x01" option_set="Slave" title="CCI-400" name="Read: transaction" description="Read request handshake: device transaction"/>
    <event event="0x02" option_set="Slave" title="CCI-400" name="Read: normal" description="Read request handshake: normal, non-shareable or system-shareable, but not barrier or cache maintenance operation"/>
    <event event="0x03" option_set="Slave" title="CCI-400" name="Read: shareable" description="Read request handshake: inner- or outer-shareable, but not barrier, DVM message or cache maintenance operation"/>
    <event event="0x04" option_set="Slave" title="CCI-400" name="Read: cache" description="Read request handshake: cache maintenance operation"/>
    <event event="0x05" option_set="Slave" title="CCI-400" name="Read: memory barrier" description="Read request handshake: memory barrier"/>
    <event event="0x06" option_set="Slave" title="CCI-400" name="Read: sync barrier" description="Read request handshake: synchronization barrier"/>
    <event event="0x07" option_set="Slave" title="CCI-400" name="Read: DVM message, no sync" description="Read request handshake: DVM message, not synchronization"/>
    <event event="0x08" option_set="Slave" title="CCI-400" name="Read: DVM message, sync" description="Read request handshake: DVM message, synchronization"/>
    <event event="0x09" option_set="Slave" title="CCI-400" name="Read: stall" description="Read request stall cycle because the transaction tracker is full. Increase SIx_R_MAX to avoid this stall"/>
    <event event="0x0a" option_set="Slave" title="CCI-400" name="Read data last handshake" description="Read data last handshake: data returned from the snoop instead of from downstream"/>
    <event event="0x0b" option_set="Slave" title="CCI-400" name="Read data stall cycle" description="Read data stall cycle: RVALIDS is HIGH, RREADYS is LOW"/>
    <event event="0x0c" option_set="Slave" title="CCI-400" name="Write: any" description="Write request handshake: any"/>
    <event event="0x0d" option_set="Slave" title="CCI-400" name="Write: transaction" description="Write request handshake: device transaction"/>
    <event event="0x0e" option_set="Slave" title="CCI-400" name="Write: normal" description="Write request handshake: normal, non-shareable, or system-shareable, but not barrier"/>
    <event event="0x0f" option_set="Slave" title="CCI-400" name="Write: shareable" description="Write request handshake: inner- or outer-shareable, WriteBack or WriteClean"/>
    <event event="0x10" option_set="Slave" title="CCI-400" name="Write: WriteUnique" description="Write request handshake: WriteUnique"/>
    <event event="0x11" option_set="Slave" title="CCI-400" name="Write: WriteLineUnique" description="Write request handshake: WriteLineUnique"/>
    <event event="0x12" option_set="Slave" title="CCI-400" name="Write: Evict" description="Write request handshake: Evict"/>
    <event event="0x13" option_set="Slave" title="CCI-400" name="Write stall: tracker full" description="Write request stall cycle because the transaction tracker is full. Increase SIx_W_MAX to avoid this stall"/>
    <event event="0x14" option_set="Slave" title="CCI-400" name="Read stall: slave hazard" description="Read request stall cycle because of a slave interface ID hazard"/>
    <option_set name="Master">
      <option event_delta="0xa0" name="M0" description="Master interface 0"/>
      <option event_delta="0xc0" name="M1" description="Master interface 1"/>
      <option event_delta="0xe0" name="M2" description="Master interface 2"/>
    </option_set>
    <event event="0x00" option_set="Master" title="CCI-400" name="Retry fetch" description="RETRY of speculative fetch transaction"/>
    <event event="0x01" option_set="Master" title="CCI-400" name="Read stall: address hazard" description="Stall cycle because of an address hazard. A read or write invalidation is stalled because of an outstanding transaction to an overlapping address"/>
    <event event="0x02" option_set="Master" title="CCI-400" name="Read stall: ID hazard" description="Read request stall cycle because of a master interface ID hazard"/>
    <event event="0x03" option_set="Master" title="CCI-400" name="Read stall: tracker full" description="A read request with a QoS value in the high priority group is stalled for a cycle because the read transaction queue is full. Increase MIx_R_MAX to avoid this stall"/>
    <event event="0x04" option_set="Master" title="CCI-400" name="Read stall: barrier hazard" description="Read request stall cycle because of a barrier hazard"/>
    <event event="0x05" option_set="Master" title="CCI-400" name="Write stall: barrier hazard" description="Write request stall cycle because of a barrier hazard"/>
    <event event="0x06" option_set="Master" title="CCI-400" name="Write stall: tracker full" description="A write request is stalled for a cycle because the write transaction tracker is full. Increase MIx_W_MAX to avoid this stall"/>
    <event event="0x07" option_set="Master" title="CCI-400" name="Read Stall: Low Priority" description="A read request with a QoS value in the low priority group is stalled for a cycle because there are no slots available in the read queue for the low priority group"/>
    <event event="0x08" option_set="Master" title="CCI-400" name="Read Stall: Medium Priority" description="A read request with a QoS value in the medium priority group is stalled for a cycle because there are no slots available in the read queue for the medium priority group"/>
    <event event="0x09" option_set="Master" title="CCI-400" name="Read Stall: VN0" description="A read request is stalled for a cycle while it was waiting for a QVN token on VN0"/>
    <event event="0x0a" option_set="Master" title="CCI-400" name="Read Stall: VN1" description="A read request is stalled for a cycle while it was waiting for a QVN token on VN1"/>
    <event event="0x0b" option_set="Master" title="CCI-400" name="Read Stall: VN2" description="A read request is stalled for a cycle while it was waiting for a QVN token on VN2"/>
    <event event="0x0c" option_set="Master" title="CCI-400" name="Read Stall: VN3" description="A read request is stalled for a cycle while it was waiting for a QVN token on VN3"/>
    <event event="0x0d" option_set="Master" title="CCI-400" name="Write Stall: VN0" description="A write request is stalled for a cycle while it was waiting for a QVN token on VN0"/>
    <event event="0x0e" option_set="Master" title="CCI-400" name="Write Stall: VN1" description="A write request is stalled for a cycle while it was waiting for a QVN token on VN1"/>
    <event event="0x0f" option_set="Master" title="CCI-400" name="Write Stall: VN2" description="A write request is stalled for a cycle while it was waiting for a QVN token on VN2"/>
    <event event="0x10" option_set="Master" title="CCI-400" name="Write Stall: VN" description="A write request is stalled for a cycle while it was waiting for a QVN token on VN"/>
    <event event="0x11" option_set="Master" title="CCI-400" name="WriteUnique or WriteLineUnique Stall" description="A WriteUnique or WriteLineUnique request is stalled for a cycle because of an address hazard"/>
  </category>
  <counter_set name="CCI_500_cnt" count="8"/>
  <category name="CCI-500" counter_set="CCI_500_cnt" per_cpu="no">
    <option_set name="Slave">
      <option event_delta="0x00" name="S0" description="Slave interface 0"/>
      <option event_delta="0x20" name="S1" description="Slave interface 1"/>
      <option event_delta="0x40" name="S2" description="Slave interface 2"/>
      <option event_delta="0x60" name="S3" description="Slave interface 3"/>
      <option event_delta="0x80" name="S4" description="Slave interface 4"/>
      <option event_delta="0xa0" name="S5" description="Slave interface 5"/>
      <option event_delta="0xc0" name="S6" description="Slave interface 6"/>
    </option_set>
    <event event="0x00" option_set="Slave" title="CCI-500" name="Read ARVALID" description="Read request handshake: any ARVALID, ARREADY HIGH"/>
    <event event="0x01" option_set="Slave" title="CCI-500" name="Read device" description="Read request: device"/>
    <event event="0x02" option_set="Slave" title="CCI-500" name="Read non-shareable" description="Read request handshake: normal, non-shareable"/>
    <event event="0x03" option_set="Slave" title="CCI-500" name="Read non-allocating" description="Read request handshake: normal, shareable, non-allocating, for example ReadOnce"/>
    <event event="0x04" option_set="Slave" title="CCI-500" name="Read other" description="Read request handshake: normal, shareable allocating, for example ReadClean, ReadShared, ReadNotSharedDirty, ReadUnique"/>
    <event event="0x05" option_set="Slave" title="CCI-500" name="Read invalidation" description="Read request handshake: invalidation, for example MakeUnique, CleanUnique"/>
    <event event="0x06" option_set="Slave" title="CCI-500" name="Read maintenance" description="Read request handshake: cache maintenance operation, for example CleanInvalid, MakeInvalid, CleanShared"/>
    <event event="0x07" option_set="Slave" title="CCI-500" name="Read DVM" description="Read request handshake: DVM message, any"/>
    <event event="0x08" option_set="Slave" title="CCI-500" name="Read RVALID" description="Read data handshake: any RVALID, RREADY HIGH"/>
    <event event="0x09" option_set="Slave" title="CCI-500" name="Read RLAST" description="Read data handshake with RLAST set, for a snoop hit"/>
    <event event="0x0a" option_set="Slave" title="CCI-500" name="Write AWVALID" description="Write request: any AWVALID, AWREADY HIGH"/>
    <event event="0x0b" option_set="Slave" title="CCI-500" name="Write device" description="Write request: device"/>
    <event event="0x0c" option_set="Slave" title="CCI-500" name="Write non-shareable" description="Write request: non-shareable"/>
    <event event="0x0d" option_set="Slave" title="CCI-500" name="Write shareable a" description="Write request handshake: shareable, for example WriteBack, WriteClean"/>
    <event event="0x0e" option_set="Slave" title="CCI-500" name="Write shareable b" description="Write request handshake: shareable, for example WriteLineUnique"/>
    <event event="0x0f" option_set="Slave" title="CCI-500" name="Write shareable c" description="Write request handshake: shareable, for example WriteUnique"/>
    <event event="0x10" option_set="Slave" title="CCI-500" name="Write evict" description="Write request handshake, for example Evict"/>
    <!--event event="0x11" option_set="Slave" title="CCI-500" name="Write evict ?" description="Write request handshake, for example WriteEvict. WriteEvict is not supported in the CCI-500, so does not fire."/-->
    <event event="0x12" option_set="Slave" title="CCI-500" name="Write WVALID" description="Write data beat: any WVALID, WREADY HIGH"/>
    <event event="0x13" option_set="Slave" title="CCI-500" name="Snoop ACVLID" description="Snoop request: any ACVALID, ACREADY HIGH"/>
    <event event="0x14" option_set="Slave" title="CCI-500" name="Snoop read" description="Snoop request: read, for example ReadOnce, ReadClean, ReadNotSharedDirty, ReadShared, ReadUnique"/>
    <event event="0x15" option_set="Slave" title="CCI-500" name="Snoop invalidate" description="Snoop request: clean or invalidate, for example MakeInvalid, CleanInvalid, CleanShared"/>
    <event event="0x16" option_set="Slave" title="CCI-500" name="Snoop CRRESP" description="Snoop request: Data Transfer bit CRRESP[0] LOW"/>
    <event event="0x17" option_set="Slave" title="CCI-500" name="Read request stall" description="Read request stall: ARVALID HIGH ARREADY LOW"/>
    <event event="0x18" option_set="Slave" title="CCI-500" name="Read data stall" description="Read data stall: RVALID HIGH RREADY LOW"/>
    <event event="0x19" option_set="Slave" title="CCI-500" name="Write request stall" description="Write request stall: AWVALID HIGH AWREADY LOW"/>
    <event event="0x1a" option_set="Slave" title="CCI-500" name="Write data stall" description="Write data stall: WVALID HIGH WREADY LOW"/>
    <event event="0x1b" option_set="Slave" title="CCI-500" name="Write response stall" description="Write response stall: BVALID HIGH BREADY LOW"/>
    <event event="0x1c" option_set="Slave" title="CCI-500" name="Snoop request stall" description="Snoop request stall: ACVALID HIGH ACREADY LOW"/>
    <event event="0x1d" option_set="Slave" title="CCI-500" name="Snoop data stall" description="Snoop data stall: CDVALID HIGH CDREADY LOW"/>
    <event event="0x1e" option_set="Slave" title="CCI-500" name="Request stall" description="Request stall cycle because of OT transaction limit"/>
    <event event="0x1f" option_set="Slave" title="CCI-500" name="Read stall" description="Read stall because of arbitration"/>
    <option_set name="Master">
      <option event_delta="0x100" name="M0" description="Master interface 0"/>
      <option event_delta="0x120" name="M1" description="Master interface 1"/>
      <option event_delta="0x140" name="M2" description="Master interface 2"/>
      <option event_delta="0x160" name="M3" description="Master interface 3"/>
      <option event_delta="0x180" name="M4" description="Master interface 4"/>
      <option event_delta="0x1a0" name="M5" description="Master interface 5"/>
    </option_set>
    <event event="0x00" option_set="Master" title="CCI-500" name="Read data beat" description="Read data beat: any"/>
    <event event="0x01" option_set="Master" title="CCI-500" name="Write data beat" description="Write data beat: any"/>
    <event event="0x02" option_set="Master" title="CCI-500" name="Read request stall" description="Read request stall: ARVALID HIGH ARREADY LOW"/>
    <event event="0x03" option_set="Master" title="CCI-500" name="Read data stall" description="Read data stall: RVALID HIGH RREADY LOW"/>
    <event event="0x04" option_set="Master" title="CCI-500" name="Write request stall" description="Write request stall: AWVALID HIGH AWREADY LOW"/>
    <event event="0x05" option_set="Master" title="CCI-500" name="Write data stall" description="Write data stall: WVALID HIGH WREADY LOW"/>
    <event event="0x06" option_set="Master" title="CCI-500" name="Write response stall" description="Write response stall: BVALID HIGH BREADY LOW"/>
    <event event="0x1e0" title="CCI-500" name="Snoop response 0/1" description="Access to snoop filter bank 0 or 1, any response"/>
    <event event="0x1e1" title="CCI-500" name="Snoop response 2/3" description="Access to snoop filter bank 2 or 3, any response"/>
    <event event="0x1e2" title="CCI-500" name="Snoop response 3/4" description="Access to snoop filter bank 4 or 5, any response"/>
    <event event="0x1e3" title="CCI-500" name="Snoop response 6/7" description="Access to snoop filter bank 6 or 7, any response"/>
    <event event="0x1e4" title="CCI-500" name="Snoop miss 0/1" description="Access to snoop filter bank 0 or 1, miss response"/>
    <event event="0x1e5" title="CCI-500" name="Snoop miss 2/3" description="Access to snoop filter bank 2 or 3, miss response"/>
    <event event="0x1e6" title="CCI-500" name="Snoop miss 4/5" description="Access to snoop filter bank 4 or 5, miss response"/>
    <event event="0x1e7" title="CCI-500" name="Snoop miss 6/7" description="Access to snoop filter bank 6 or 7, miss response"/>
    <event event="0x1e8" title="CCI-500" name="Snoop invalidation" description="Back invalidation from snoop filter"/>
    <event event="0x1e9" title="CCI-500" name="Snoop small" description="Requests that allocate into a snoop filter bank might be stalled because all ways are used. The snoop filter RAM might be too small."/>
    <event event="0x1ea" title="CCI-500" name="TT stall" description="Stall because TT full, increase TT_DEPTH parameter to avoid performance degradation"/>
    <event event="0x1eb" title="CCI-500" name="Write request" description="CCI-generated write request"/>
    <event event="0x1ec" title="CCI-500" name="Snoop handshake" description="CD handshake in snoop network, use this to measure snoop data bandwidth. Each event corresponds to 16 bytes of snoop data."/>
    <event event="0x1ed" title="CCI-500" name="Address hazard" description="Request stall because of address hazard"/>
    <event event="0x1ee" title="CCI-500" name="TT full" description="Snoop request stall because of snoop TT being full"/>
    <event event="0x1ef" title="CCI-500" name="Snoop override" description="Snoop request type override for TZMP1 protection"/>
  </category>
  <counter_set name="CCN-504_cnt" count="4"/>
  <category name="CCN-504" counter_set="CCN-504_cnt">
    <event counter="CCN-504_ccnt" title="CCN-504 Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" description="The number of core clock cycles"/>
    <option_set name="XP_Region">
      <option event_delta="0x400000" name="XP 0" description="Crosspoint 0"/>
      <option event_delta="0x410000" name="XP 1" description="Crosspoint 1"/>
      <option event_delta="0x420000" name="XP 2" description="Crosspoint 2"/>
      <option event_delta="0x430000" name="XP 3" description="Crosspoint 3"/>
      <option event_delta="0x440000" name="XP 4" description="Crosspoint 4"/>
      <option event_delta="0x450000" name="XP 5" description="Crosspoint 5"/>
      <option event_delta="0x460000" name="XP 6" description="Crosspoint 6"/>
      <option event_delta="0x470000" name="XP 7" description="Crosspoint 7"/>
      <option event_delta="0x480000" name="XP 8" description="Crosspoint 8"/>
      <option event_delta="0x490000" name="XP 9" description="Crosspoint 9"/>
      <option event_delta="0x4A0000" name="XP 10" description="Crosspoint 10"/>
    </option_set>
    <event event="0x0801" option_set="XP_Region" title="CCN-504" name="Bus 0: REQ: H-bit" description="Bus 0: REQ: Set H-bit, signaled when this XP sets the H-bit."/>
    <event event="0x0802" option_set="XP_Region" title="CCN-504" name="Bus 0: REQ: S-bit" description="Bus 0: REQ: Set S-bit, signaled when this XP sets the S-bit."/>
    <event event="0x0803" option_set="XP_Region" title="CCN-504" name="Bus 0: REQ: P-Cnt" description="Bus 0: REQ: Set P-Cnt, signaled when this XP sets the P-Cnt. This is not applicable for the SNP VC."/>
    <event event="0x0804" option_set="XP_Region" title="CCN-504" name="Bus 0: REQ: TknV" description="Bus 0: REQ: No TknV, signaled when this XP transmits a valid packet."/>
    <event event="0x0809" option_set="XP_Region" title="CCN-504" name="Bus 1: REQ: H-bit" description="Bus 1: REQ: Set H-bit, signaled when this XP sets the H-bit."/>
    <event event="0x080A" option_set="XP_Region" title="CCN-504" name="Bus 1: REQ: S-bit" description="Bus 1: REQ: Set S-bit, signaled when this XP sets the S-bit."/>
    <event event="0x080B" option_set="XP_Region" title="CCN-504" name="Bus 1: REQ: P-Cnt" description="Bus 1: REQ: Set P-Cnt, signaled when this XP sets the P-Cnt. This is not applicable for the SNP VC."/>
    <event event="0x080C" option_set="XP_Region" title="CCN-504" name="Bus 1: REQ: TknV" description="Bus 1: REQ: No TknV, signaled when this XP transmits a valid packet."/>
    <event event="0x0811" option_set="XP_Region" title="CCN-504" name="Bus 0: RSP: H-bit" description="Bus 0: RSP: Set H-bit, signaled when this XP sets the H-bit."/>
    <event event="0x0812" option_set="XP_Region" title="CCN-504" name="Bus 0: RSP: S-bit" description="Bus 0: RSP: Set S-bit, signaled when this XP sets the S-bit."/>
    <event event="0x0813" option_set="XP_Region" title="CCN-504" name="Bus 0: RSP: P-Cnt" description="Bus 0: RSP: Set P-Cnt, signaled when this XP sets the P-Cnt. This is not applicable for the SNP VC."/>
    <event event="0x0814" option_set="XP_Region" title="CCN-504" name="Bus 0: RSP: TknV" description="Bus 0: RSP: No TknV, signaled when this XP transmits a valid packet."/>
    <event event="0x0819" option_set="XP_Region" title="CCN-504" name="Bus 1: RSP: H-bit" description="Bus 1: RSP: Set H-bit, signaled when this XP sets the H-bit."/>
    <event event="0x081A" option_set="XP_Region" title="CCN-504" name="Bus 1: RSP: S-bit" description="Bus 1: RSP: Set S-bit, signaled when this XP sets the S-bit."/>
    <event event="0x081B" option_set="XP_Region" title="CCN-504" name="Bus 1: RSP: P-Cnt" description="Bus 1: RSP: Set P-Cnt, signaled when this XP sets the P-Cnt. This is not applicable for the SNP VC."/>
    <event event="0x081C" option_set="XP_Region" title="CCN-504" name="Bus 1: RSP: TknV" description="Bus 1: RSP: No TknV, signaled when this XP transmits a valid packet."/>
    <event event="0x0821" option_set="XP_Region" title="CCN-504" name="Bus 0: SNP: H-bit" description="Bus 0: SNP: Set H-bit, signaled when this XP sets the H-bit."/>
    <event event="0x0822" option_set="XP_Region" title="CCN-504" name="Bus 0: SNP: S-bit" description="Bus 0: SNP: Set S-bit, signaled when this XP sets the S-bit."/>
    <event event="0x0823" option_set="XP_Region" title="CCN-504" name="Bus 0: SNP: P-Cnt" description="Bus 0: SNP: Set P-Cnt, signaled when this XP sets the P-Cnt. This is not applicable for the SNP VC."/>
    <event event="0x0824" option_set="XP_Region" title="CCN-504" name="Bus 0: SNP: TknV" description="Bus 0: SNP: No TknV, signaled when this XP transmits a valid packet."/>
    <event event="0x0829" option_set="XP_Region" title="CCN-504" name="Bus 1: SNP: H-bit" description="Bus 1: SNP: Set H-bit, signaled when this XP sets the H-bit."/>
    <event event="0x082A" option_set="XP_Region" title="CCN-504" name="Bus 1: SNP: S-bit" description="Bus 1: SNP: Set S-bit, signaled when this XP sets the S-bit."/>
    <event event="0x082B" option_set="XP_Region" title="CCN-504" name="Bus 1: SNP: P-Cnt" description="Bus 1: SNP: Set P-Cnt, signaled when this XP sets the P-Cnt. This is not applicable for the SNP VC."/>
    <event event="0x082C" option_set="XP_Region" title="CCN-504" name="Bus 1: SNP: TknV" description="Bus 1: SNP: No TknV, signaled when this XP transmits a valid packet."/>
    <event event="0x0831" option_set="XP_Region" title="CCN-504" name="Bus 0: DAT: H-bit" description="Bus 0: DAT: Set H-bit, signaled when this XP sets the H-bit."/>
    <event event="0x0832" option_set="XP_Region" title="CCN-504" name="Bus 0: DAT: S-bit" description="Bus 0: DAT: Set S-bit, signaled when this XP sets the S-bit."/>
    <event event="0x0833" option_set="XP_Region" title="CCN-504" name="Bus 0: DAT: P-Cnt" description="Bus 0: DAT: Set P-Cnt, signaled when this XP sets the P-Cnt. This is not applicable for the SNP VC."/>
    <event event="0x0834" option_set="XP_Region" title="CCN-504" name="Bus 0: DAT: TknV" description="Bus 0: DAT: No TknV, signaled when this XP transmits a valid packet."/>
    <event event="0x0839" option_set="XP_Region" title="CCN-504" name="Bus 1: DAT: H-bit" description="Bus 1: DAT: Set H-bit, signaled when this XP sets the H-bit."/>
    <event event="0x083A" option_set="XP_Region" title="CCN-504" name="Bus 1: DAT: S-bit" description="Bus 1: DAT: Set S-bit, signaled when this XP sets the S-bit."/>
    <event event="0x083B" option_set="XP_Region" title="CCN-504" name="Bus 1: DAT: P-Cnt" description="Bus 1: DAT: Set P-Cnt, signaled when this XP sets the P-Cnt. This is not applicable for the SNP VC."/>
    <event event="0x083C" option_set="XP_Region" title="CCN-504" name="Bus 1: DAT: TknV" description="Bus 1: DAT: No TknV, signaled when this XP transmits a valid packet."/>
    <event event="0x0871" option_set="XP_Region" title="CCN-504" name="Bus 0: DATB: H-bit" description="Bus 0: DATB: Set H-bit, signaled when this XP sets the H-bit."/>
    <event event="0x0872" option_set="XP_Region" title="CCN-504" name="Bus 0: DATB: S-bit" description="Bus 0: DATB: Set S-bit, signaled when this XP sets the S-bit."/>
    <event event="0x0873" option_set="XP_Region" title="CCN-504" name="Bus 0: DATB: P-Cnt" description="Bus 0: DATB: Set P-Cnt, signaled when this XP sets the P-Cnt. This is not applicable for the SNP VC."/>
    <event event="0x0874" option_set="XP_Region" title="CCN-504" name="Bus 0: DATB: TknV" description="Bus 0: DATB: No TknV, signaled when this XP transmits a valid packet."/>
    <event event="0x0879" option_set="XP_Region" title="CCN-504" name="Bus 1: DATB: H-bit" description="Bus 1: DATB: Set H-bit, signaled when this XP sets the H-bit."/>
    <event event="0x087A" option_set="XP_Region" title="CCN-504" name="Bus 1: DATB: S-bit" description="Bus 1: DATB: Set S-bit, signaled when this XP sets the S-bit."/>
    <event event="0x087B" option_set="XP_Region" title="CCN-504" name="Bus 1: DATB: P-Cnt" description="Bus 1: DATB: Set P-Cnt, signaled when this XP sets the P-Cnt. This is not applicable for the SNP VC."/>
    <event event="0x087C" option_set="XP_Region" title="CCN-504" name="Bus 1: DATB: TknV" description="Bus 1: DATB: No TknV, signaled when this XP transmits a valid packet."/>
    <option_set name="HN-F_Region">
      <option event_delta="0x200000" name="HN-F 3" description="Fully-coherent Home Node 3"/>
      <option event_delta="0x210000" name="HN-F 5" description="Fully-coherent Home Node 5"/>
      <option event_delta="0x220000" name="HN-F 7" description="Fully-coherent Home Node 7"/>
      <option event_delta="0x230000" name="HN-F 8" description="Fully-coherent Home Node 8"/>
      <option event_delta="0x240000" name="HN-F 13" description="Fully-coherent Home Node 13"/>
      <option event_delta="0x250000" name="HN-F 15" description="Fully-coherent Home Node 15"/>
      <option event_delta="0x260000" name="HN-F 17" description="Fully-coherent Home Node 17"/>
      <option event_delta="0x270000" name="HN-F 18" description="Fully-coherent Home Node 18"/>
    </option_set>
    <event event="0x0401" option_set="HN-F_Region" title="CCN-504" name="Cache Miss" description="Counts the total cache misses. This is the first time lookup result, and is high priority."/>
    <event event="0x0402" option_set="HN-F_Region" title="CCN-504" name="L3 SF Cache Access" description="Counts the number of cache accesses. This is the first time access, and is high priority."/>
    <event event="0x0403" option_set="HN-F_Region" title="CCN-504" name="Cache Fill" description="Counts the total allocations in the HN L3 cache, and all cache line allocations to the L3 cache."/>
    <event event="0x0404" option_set="HN-F_Region" title="CCN-504" name="POCQ Retry" description="Counts the number of requests that have been retried."/>
    <event event="0x0405" option_set="HN-F_Region" title="CCN-504" name="POCQ Reqs Recvd" description="Counts the number of requests received by HN."/>
    <event event="0x0406" option_set="HN-F_Region" title="CCN-504" name="SF Hit" description="Counts the number of snoop filter hits."/>
    <event event="0x0407" option_set="HN-F_Region" title="CCN-504" name="SF Evictions" description="Counts the number of snoop filter evictions. Cache invalidations are initiated."/>
    <event event="0x0408" option_set="HN-F_Region" title="CCN-504" name="Snoops Sent" description="Counts the number of snoops sent. Does not differentiate between broadcast or directed snoops."/>
    <event event="0x0409" option_set="HN-F_Region" title="CCN-504" name="Snoops Broadcast" description="Counts the number of snoop broadcasts sent."/>
    <event event="0x040A" option_set="HN-F_Region" title="CCN-504" name="L3 Eviction" description="Counts the number of L3 evictions."/>
    <event event="0x040B" option_set="HN-F_Region" title="CCN-504" name="L3 Fill Invalid Way" description="Counts the number of L3 fills to an invalid way."/>
    <event event="0x040C" option_set="HN-F_Region" title="CCN-504" name="MC Retries" description="Counts the number of transactions retried by the memory controller."/>
    <event event="0x040D" option_set="HN-F_Region" title="CCN-504" name="MC Reqs" description="Counts the number of requests to the memory controller."/>
    <event event="0x040E" option_set="HN-F_Region" title="CCN-504" name="QOS HH Retry" description="Counts the number of times a highest-priority QoS class was retried at the HN-F."/>
    <option_set name="RN-I_Region">
      <option event_delta="0x800000" name="RN-I 0" description="I/O-coherent Requesting Node 0"/>
      <option event_delta="0x820000" name="RN-I 2" description="I/O-coherent Requesting Node 2"/>
      <option event_delta="0x860000" name="RN-I 6" description="I/O-coherent Requesting Node 6"/>
      <option event_delta="0x8C0000" name="RN-I 12" description="I/O-coherent Requesting Node 12"/>
      <option event_delta="0x900000" name="RN-I 16" description="I/O-coherent Requesting Node 16"/>
      <option event_delta="0x940000" name="RN-I 20" description="I/O-coherent Requesting Node 20"/>
    </option_set>
    <event event="0x1601" option_set="RN-I_Region" title="CCN-504" name="S0 RDataBeats" description="S0 RDataBeats."/>
    <event event="0x1602" option_set="RN-I_Region" title="CCN-504" name="S1 RDataBeats" description="S1 RDataBeats."/>
    <event event="0x1603" option_set="RN-I_Region" title="CCN-504" name="S2 RDataBeats" description="S2 RDataBeats."/>
    <event event="0x1604" option_set="RN-I_Region" title="CCN-504" name="RXDAT Flits received" description="RXDAT Flits received."/>
    <event event="0x1605" option_set="RN-I_Region" title="CCN-504" name="TXDAT Flits sent" description="TXDAT Flits sent."/>
    <event event="0x1606" option_set="RN-I_Region" title="CCN-504" name="Total TXREQ Flits sent" description="Total TXREQ Flits sent."/>
    <event event="0x1607" option_set="RN-I_Region" title="CCN-504" name="Retried TXREQ Flits sent" description="Retried TXREQ Flits sent."/>
    <event event="0x1608" option_set="RN-I_Region" title="CCN-504" name="RRT full" description="RRT full."/>
    <event event="0x1609" option_set="RN-I_Region" title="CCN-504" name="WRT full" description="WRT full."/>
    <event event="0x160A" option_set="RN-I_Region" title="CCN-504" name="Replayed TXREQ Flits" description="Replayed TXREQ Flits."/>
    <option_set name="SBAS_Region">
      <option event_delta="0x810000" name="SBAS 1" description="ACE master to CHI protocol bridge 1"/>
      <option event_delta="0x890000" name="SBAS 9" description="ACE master to CHI protocol bridge 9"/>
      <option event_delta="0x8B0000" name="SBAS 11" description="ACE master to CHI protocol bridge 11"/>
      <option event_delta="0x930000" name="SBAS 19" description="ACE master to CHI protocol bridge 19"/>
    </option_set>
    <event event="0x1001" option_set="SBAS_Region" title="CCN-504" name="S0 RDataBeats" description="S0 RDataBeats."/>
    <event event="0x1004" option_set="SBAS_Region" title="CCN-504" name="RXDAT Flits received" description="RXDAT Flits received."/>
    <event event="0x1005" option_set="SBAS_Region" title="CCN-504" name="TXDAT Flits sent" description="TXDAT Flits sent."/>
    <event event="0x1006" option_set="SBAS_Region" title="CCN-504" name="Total TXREQ Flits sent" description="Total TXREQ Flits sent."/>
    <event event="0x1007" option_set="SBAS_Region" title="CCN-504" name="Retried TXREQ Flits sent" description="Retried TXREQ Flits sent."/>
    <event event="0x1008" option_set="SBAS_Region" title="CCN-504" name="RRT full" description="RRT full."/>
    <event event="0x1009" option_set="SBAS_Region" title="CCN-504" name="WRT full" description="WRT full."/>
    <event event="0x100A" option_set="SBAS_Region" title="CCN-504" name="Replayed TXREQ Flits" description="Replayed TXREQ Flits."/>
  </category>
  <counter_set name="ARMv7_Cortex_A15_cnt" count="6"/>
  <category name="Cortex-A15" counter_set="ARMv7_Cortex_A15_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv7_Cortex_A15_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Instruction architecturally executed, condition code check pass, software increment"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="Instruction fetch that causes a refill of at least the level of instruction or unified cache closest to the processor"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="Instruction fetch that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x03" title="Cache" name="Data refill" description="Memory Read or Write operation that causes a refill of at least the level of data or unified cache closest to the processor"/>
    <event event="0x04" title="Cache" name="Data access" description="Memory Read or Write operation that causes a cache access to at least the level of data or unified cache closest to the processor"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="Memory Read or Write operation that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Instruction architecturally executed, condition code check pass, exception return"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Instruction architecturally executed, condition code check pass, write to CONTEXTIDR"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Mispredicted or not predicted branch speculatively executed"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Branch or other change in program flow that could have been predicted by the branch prediction resources of the processor"/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="Level 1 instruction cache access"/>
    <event event="0x15" title="Cache" name="L1 data write" description="Level 1 data cache write-back"/>
    <event event="0x16" title="Cache" name="L2 data access" description="Level 2 data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="Level 2 data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="Level 2 data cache write-back"/>
    <event event="0x19" title="Bus" name="Access" description="Bus access"/>
    <event event="0x1a" title="Memory" name="Error" description="Local memory error"/>
    <event event="0x1b" title="Instruction" name="Speculative" description="Instruction speculatively executed"/>
    <event event="0x1c" title="Memory" name="Translation table" description="Instruction architecturally executed, condition code check pass, write to TTBR"/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x40" title="Cache" name="L1 data read" description="Level 1 data cache access, read"/>
    <event event="0x41" title="Cache" name="L1 data access write" description="Level 1 data cache access, write"/>
    <event event="0x42" title="Cache" name="L1 data refill read" description="Level 1 data cache refill, read"/>
    <event event="0x43" title="Cache" name="L1 data refill write" description="Level 1 data cache refill, write"/>
    <event event="0x46" title="Cache" name="L1 data victim" description="Level 1 data cache write-back, victim"/>
    <event event="0x47" title="Cache" name="L1 data clean" description="Level 1 data cache write-back, cleaning and coherency"/>
    <event event="0x48" title="Cache" name="L1 data invalidate" description="Level 1 data cache invalidate"/>
    <event event="0x4c" title="Cache" name="L1 TLB refill read" description="Level 1 data TLB refill, read"/>
    <event event="0x4d" title="Cache" name="L1 TLB refill write" description="Level 1 data TLB refill, write"/>
    <event event="0x50" title="Cache" name="L2 data read" description="Level 2 data cache access, read"/>
    <event event="0x51" title="Cache" name="L2 data access write" description="Level 2 data cache access, write"/>
    <event event="0x52" title="Cache" name="L2 data refill read" description="Level 2 data cache refill, read"/>
    <event event="0x53" title="Cache" name="L2 data refill write" description="Level 2 data cache refill, write"/>
    <event event="0x56" title="Cache" name="L2 data victim" description="Level 2 data cache write-back, victim"/>
    <event event="0x57" title="Cache" name="L2 data clean" description="Level 2 data cache write-back, cleaning and coherency"/>
    <event event="0x58" title="Cache" name="L2 data invalidate" description="Level 2 data cache invalidate"/>
    <event event="0x60" title="Bus" name="Read" description="Bus access, read"/>
    <event event="0x61" title="Bus" name="Write" description="Bus access, write"/>
    <event event="0x62" title="Bus" name="Cacheable normal" description="Bus access, Normal, Cacheable, Shareable"/>
    <event event="0x63" title="Bus" name="Not normal" description="Bus access, not Normal, Cacheable, Shareable"/>
    <event event="0x64" title="Bus" name="Access normal" description="Bus access, normal"/>
    <event event="0x65" title="Bus" name="Peripheral" description="Bus access, peripheral"/>
    <event event="0x66" title="Memory" name="Read" description="Data memory access, read"/>
    <event event="0x67" title="Memory" name="Write" description="Data memory access, write"/>
    <event event="0x68" title="Memory" name="Unaligned Read" description="Unaligned access, read"/>
    <event event="0x69" title="Memory" name="Unaligned Write" description="Unaligned access, write"/>
    <event event="0x6a" title="Memory" name="Unaligned" description="Unaligned access"/>
    <event event="0x6c" title="Intrinsic" name="LDREX" description="Exclusive instruction speculatively executed, LDREX"/>
    <event event="0x6d" title="Intrinsic" name="STREX pass" description="Exclusive instruction speculatively executed, STREX pass"/>
    <event event="0x6e" title="Intrinsic" name="STREX fail" description="Exclusive instruction speculatively executed, STREX fail"/>
    <event event="0x70" title="Instruction" name="Load" description="Instruction speculatively executed, load"/>
    <event event="0x71" title="Instruction" name="Store" description="Instruction speculatively executed, store"/>
    <event event="0x72" title="Instruction" name="Load/Store" description="Instruction speculatively executed, load or store"/>
    <event event="0x73" title="Instruction" name="Integer" description="Instruction speculatively executed, integer data processing"/>
    <event event="0x74" title="Instruction" name="Advanced SIMD" description="Instruction speculatively executed, Advanced SIMD Extension"/>
    <event event="0x75" title="Instruction" name="VFP" description="Instruction speculatively executed, Floating-point Extension"/>
    <event event="0x76" title="Instruction" name="Software change" description="Instruction speculatively executed, software change of the PC"/>
    <event event="0x78" title="Branch" name="Immediate" description="Branch speculatively executed, immediate branch"/>
    <event event="0x79" title="Procedure" name="Return" description="Branch speculatively executed, procedure return"/>
    <event event="0x7a" title="Branch" name="Indirect" description="Branch speculatively executed, indirect branch"/>
    <event event="0x7c" title="Instruction" name="ISB" description="Barrier speculatively executed, ISB"/>
    <event event="0x7d" title="Instruction" name="DSB" description="Barrier speculatively executed, DSB"/>
    <event event="0x7e" title="Instruction" name="DMB" description="Barrier speculatively executed, DMB"/>
  </category>
  <counter_set name="ARMv7_Cortex_A17_cnt" count="6"/>
  <category name="Cortex-A17" counter_set="ARMv7_Cortex_A17_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv7_Cortex_A17_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="Instruction fetch that causes a refill at (at least) the lowest level of instruction or unified cache. Includes the speculative linefills in the count."/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="Instruction fetch that causes a TLB refill at (at least) the lowest level of TLB. Includes the speculative requests in the count."/>
    <event event="0x03" title="Cache" name="Data refill" description="Data read or write operation that causes a refill at (at least) the lowest level of data or unified cache. Counts the number of allocations performed in the Data Cache because of a read or a write."/>
    <event event="0x04" title="Cache" name="Data access" description="Data read or write operation that causes a cache access at (at least) the lowest level of data or unified cache. This includes speculative reads."/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="Data read or write operation that causes a TLB refill at (at least) the lowest level of TLB. This does not include micro TLB misses because of PLD, PLI, CP15 Cache operation by MVA and CP15 VA to PA operations."/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken. Counts the number of exceptions architecturally taken."/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return architecturally executed"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Change to ContextID retired. Counts the number of instructions architecturally executed writing into the ContextID register."/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Branch mispredicted or not predicted. Counts the number of mispredicted or not-predicted branches executed. This includes the branches which are flushed because of a previous load/store which aborts late."/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Branches or other change in program flow that could have been predicted by the branch prediction resources of the processor. This includes the branches which are flushed because of a previous load/store which aborts late."/>
    <event event="0x13" title="Memory" name="Memory access" description="Level 1 data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="Level 1 instruction cache access"/>
    <event event="0x15" title="Cache" name="L1 data write" description="Level 1 data cache eviction"/>
    <event event="0x16" title="Cache" name="L2 data access" description="Level 2 data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="Level 2 data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="Level 2 data cache write-back. Data transfers made as a result of a coherency request from the Level 2 caches to outside of the Level 1 and Level 2 caches are not counted. Write-backs made as a result of CP15 cache maintenance operations are counted."/>
    <event event="0x19" title="Bus" name="Access" description="Bus accesses. Single transfer bus accesses on either of the ACE read or write channels might increment twice in one cycle if both the read and write channels are active simultaneously.Operations that utilise the bus that do not explicitly transfer data, such as barrier or coherency operations are counted as bus accesses."/>
    <event event="0x1b" title="Instruction" name="Speculative" description="Instructions speculatively executed"/>
    <event event="0x1c" title="Memory" name="Translation table" description="Write to translation table register (TTBR0 or TTBR1)"/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x40" title="Cache" name="L1 data read" description="Level 1 data cache access - Read"/>
    <event event="0x41" title="Cache" name="L1 data access write" description="Level 1 data cache access - Write"/>
    <event event="0x50" title="Cache" name="L2 data read" description="Level 2 data cache access - Read"/>
    <event event="0x51" title="Cache" name="L2 data access write" description="Level 2 data cache access - Write"/>
    <event event="0x56" title="Cache" name="L2 data victim" description="Level 2 data cache write-back - Victim"/>
    <event event="0x57" title="Cache" name="L2 data clean" description="Level 2 data cache write-back - Cleaning and coherency"/>
    <event event="0x58" title="Cache" name="L2 data invalidate" description="Level 2 data cache invalidate"/>
    <event event="0x62" title="Bus" name="Access shared" description="Bus access - Normal Cacheable"/>
    <event event="0x63" title="Bus" name="Access not shared" description="Bus access - Not Cacheable"/>
    <event event="0x64" title="Bus" name="Access normal" description="Bus access - Normal"/>
    <event event="0x65" title="Bus" name="Peripheral" description="Bus access - Peripheral"/>
    <event event="0x66" title="Memory" name="Read" description="Data memory access - Read"/>
    <event event="0x67" title="Memory" name="Write" description="Data memory access - Write"/>
    <event event="0x68" title="Memory" name="Unaligned Read" description="Unaligned access - Read"/>
    <event event="0x69" title="Memory" name="Unaligned Write" description="Unaligned access - Write"/>
    <event event="0x6a" title="Memory" name="Unaligned" description="Unaligned access"/>
    <event event="0x6c" title="Intrinsic" name="LDREX" description="Exclusive instruction speculatively executed - LDREX"/>
    <event event="0x6e" title="Intrinsic" name="STREX fail" description="Exclusive instruction speculatively executed - STREX fail"/>
    <event event="0x6f" title="Intrinsic" name="STREX" description="Exclusive instruction speculatively executed - STREX"/>
    <event event="0x70" title="Instruction" name="Load" description="Load instruction speculatively executed"/>
    <event event="0x71" title="Instruction" name="Store" description="Store instruction speculatively executed"/>
    <event event="0x72" title="Instruction" name="Load/Store" description="Instruction speculatively executed - Load or store"/>
    <event event="0x73" title="Instruction" name="Integer" description="Instruction speculatively executed - Data processing"/>
    <event event="0x74" title="Instruction" name="Advanced SIMD" description="Instruction speculatively executed - Advanced SIMD"/>
    <event event="0x75" title="Instruction" name="VFP" description="Instruction speculatively executed - VFP"/>
    <event event="0x76" title="Instruction" name="Software change" description="Instruction speculatively executed - Software change of the PC"/>
    <event event="0x78" title="Branch" name="Immediate" description="Branch speculatively executed - Immediate branch"/>
    <event event="0x79" title="Procedure" name="Return" description="Branch speculatively executed - Procedure return"/>
    <event event="0x7a" title="Branch" name="Indirect" description="Branch speculatively executed - Indirect branch"/>
    <event event="0x7c" title="Instruction" name="ISB" description="Barrier speculatively executed - ISB"/>
    <event event="0x7d" title="Instruction" name="DSB" description="Barrier speculatively executed - DSB"/>
    <event event="0x7e" title="Instruction" name="DMB" description="Barrier speculatively executed - DMB"/>
    <event event="0x81" title="Exception" name="Undefined" description="Exception taken - Undefined Instruction"/>
    <event event="0x8a" title="Exception" name="Hypervisor call" description="Exception taken - Hypervisor Call"/>
    <event event="0xc0" title="Instruction" name="Stalled Linefill" description="Instruction side stalled due to a linefill"/>
    <event event="0xc1" title="Instruction" name="Stalled Page Table Walk" description="Instruction side stalled due to a translation table walk"/>
    <event event="0xc2" title="Cache" name="4 Ways Read" description="Number of set of 4 ways read in the instruction cache - Tag RAM"/>
    <event event="0xc3" title="Cache" name="Ways Read" description="Number of ways read in the instruction cache - Data RAM"/>
    <event event="0xc4" title="Cache" name="BATC Read" description="Number of ways read in the instruction BTAC RAM"/>
    <event event="0xca" title="Memory" name="Snoop" description="Data snooped from other processor. This event counts memory-read operations that read data from another processor within the local Cortex-A17 cluster, rather than accessing the L2 cache or issuing an external read. It increments on each transaction, rather than on each beat of data."/>
    <event event="0xd3" title="Slots" name="Load-Store Unit" description="Duration during which all slots in the Load-Store Unit are busy"/>
    <event event="0xd8" title="Slots" name="Load-Store Issue Queue" description="Duration during which all slots in the Load-Store Issue queue are busy"/>
    <event event="0xd9" title="Slots" name="Data Processing Issue Queue" description="Duration during which all slots in the Data Processing issue queue are busy"/>
    <event event="0xda" title="Slots" name="Data Engine Issue Queue" description="Duration during which all slots in the Data Engine issue queue are busy"/>
    <event event="0xdb" title="NEON" name="Flush" description="Number of NEON instruction which fail their condition code and lead to a flush of the DE pipe"/>
    <event event="0xdc" title="Hypervisor" name="Traps" description="Number of Trap to hypervisor"/>
    <event event="0xde" title="PTM" name="EXTOUT 0" description="PTM EXTOUT 0"/>
    <event event="0xdf" title="PTM" name="EXTOUT 1" description="PTM EXTOUT 1"/>
    <event event="0xe0" title="MMU" name="Table Walk" description="Duration during which the MMU handle a translation table walk"/>
    <event event="0xe1" title="MMU" name="Stage1 Table Walk" description="Duration during which the MMU handle a Stage1 translation table walk"/>
    <event event="0xe2" title="MMU" name="Stage2 Table Walk" description="Duration during which the MMU handle a Stage2 translation table walk"/>
    <event event="0xe3" title="MMU" name="LSU Table Walk" description="Duration during which the MMU handle a translation table walk requested by the Load Store Unit"/>
    <event event="0xe4" title="MMU" name="Instruction Table Walk" description="Duration during which the MMU handle a translation table walk requested by the Instruction side"/>
    <event event="0xe5" title="MMU" name="Preload Table Walk" description="Duration during which the MMU handle a translation table walk requested by a Preload instruction or Prefetch request"/>
    <event event="0xe6" title="MMU" name="cp15 Table Walk" description="Duration during which the MMU handle a translation table walk requested by a CP15 operation (maintenance by MVA and VA-to-PA operation)"/>
    <event event="0xe7" title="Cache" name="L1 PLD TLB refill" description="Level 1 PLD TLB refill"/>
    <event event="0xe8" title="Cache" name="L1 CP15 TLB refill" description="Level 1 CP15 TLB refill"/>
    <event event="0xe9" title="Cache" name="L1 TLB flush" description="Level 1 TLB flush"/>
    <event event="0xea" title="Cache" name="L2 TLB access" description="Level 2 TLB access"/>
    <event event="0xeb" title="Cache" name="L2 TLB miss" description="Level 2 TLB miss"/>
  </category>
  <counter_set name="ARMv8_Cortex_A32_cnt" count="6"/>
  <category name="Cortex-A32" counter_set="ARMv8_Cortex_A32_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv8_Cortex_A32_ccnt" event="0x11" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Software increment. The register is incremented only on writes to the Software Increment Register."/>
    <event event="0x01" title="Cache" name="Instruction refill" description="L1 Instruction cache refill"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="L1 Instruction TLB refill"/>
    <event event="0x03" title="Cache" name="Data refill" description="L1 Data cache refill"/>
    <event event="0x04" title="Cache" name="Data access" description="L1 Data cache access"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="L1 Data TLB refill"/>
    <event event="0x06" title="Instruction" name="Data Read" description="Instruction that is architecturally executed, condition check pass - load"/>
    <event event="0x07" title="Instruction" name="Memory write" description="Instruction that is architecturally executed, condition check pass - store"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction that is architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Change to Context ID retired"/>
    <event event="0x0c" title="Branch" name="PC change" description="Instruction that is architecturally executed, condition check pass, software change of the PC"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Instruction that is architecturally executed, immediate branch"/>
    <event event="0x0e" title="Procedure" name="Return" description="Instruction that is architecturally executed, condition code check pass, procedure return"/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Instruction that is architecturally executed, condition check pass, unaligned load or store"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Mispredicted or not predicted branch that is speculatively executed"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Predictable branch that is speculatively executed"/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="L1 Instruction cache access"/>
    <event event="0x15" title="Cache" name="L1 data write" description="L1 Data cache writeback"/>
    <event event="0x16" title="Cache" name="L2 data access" description="L2 Data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="L2 Data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="L2 Data cache write-back"/>
    <event event="0x19" title="Bus" name="Access" description="Bus access"/>
    <event event="0x1a" title="Memory" name="Error" description="Local memory error"/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x1e" title="Counter chain" name="Odd Performance" description="Odd performance counter chain mode"/>
    <event event="0x60" title="Bus" name="Read" description="Bus access - Read"/>
    <event event="0x61" title="Bus" name="Write" description="Bus access - Write"/>
    <event event="0x7a" title="Branch" name="Indirect" description="Branch that is speculatively executed - Indirect branch"/>
    <event event="0x86" title="Interrupts" name="IRQ" description="Exception taken, IRQ"/>
    <event event="0x87" title="Interrupts" name="FIQ" description="Exception taken, FIQ"/>
    <event event="0xc0" title="Memory" name="External request" description="External memory request"/>
    <event event="0xc1" title="Memory" name="Non-cacheable ext req" description="Non-cacheable external memory request"/>
    <event event="0xc2" title="Cache" name="Linefill" description="Linefill because of prefetch"/>
    <event event="0xc4" title="Cache" name="Allocate mode enter" description="Entering read allocate mode"/>
    <event event="0xc5" title="Cache" name="Allocate mode" description="Read allocate mode"/>
    <event event="0xc6" title="Pre-decode" name="error" description="Pre-decode error"/>
    <event event="0xc7" title="Memory" name="Write stall" description="Data Write operation that stalls the pipeline because the store buffer is full"/>
    <event event="0xc8" title="Memory" name="Snoop" description="SCU Snooped data from another core for this core"/>
    <event event="0xc9" title="Branch" name="Taken" description="Conditional branch that is executed"/>
    <!--
    <event event="0xca" title="Branch" name="Mispredicted a" description="Indirect branch that is mispredicted"/>
    <event event="0xcb" title="Branch" name="Mispredicted b" description="Indirect branch that is mispredicted because of address miscompare"/>
    <event event="0xcc" title="Branch" name="Mispredicted c" description="Conditional branch that is mispredicted"/>
    -->
    <event event="0xd0" title="Cache" name="L1 inst error" description="L1 Instruction Cache (data or tag) memory error"/>
    <event event="0xd1" title="Cache" name="L1 data error" description="L1 Data Cache (data, tag, or dirty) memory error, correctable or non-correctable"/>
    <event event="0xd2" title="Cache" name="TLB error" description="TLB memory error"/>
    <event event="0xe0" title="Stall" name="DPU IP empty" description="Attributable Performance Impact Event. Counts every cycle that the DPU IQ is empty and that is not because of a recent micro-TLB miss, an instruction cache miss or a pre-decode error."/>
    <event event="0xe1" title="Stall" name="Cache miss" description="Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is an instruction cache miss being processed."/>
    <event event="0xe2" title="Stall" name="TLB miss" description="Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is an instruction micro-TLB miss being processed."/>
    <event event="0xe3" title="Stall" name="Pre-decode error" description="Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is a pre-decode error being processed."/>
    <event event="0xe4" title="Stall" name="Interlock other" description="Attributable Performance Impact Event. Counts every cycle there is an interlock that is not because of an Advanced SIMD or floating-point instruction, and not because of a load/store instruction waiting for data to calculate the address in the AGU. Stall cycles because of a stall in Wr, typically awaiting load data, are excluded."/>
    <event event="0xe5" title="Stall" name="Interlock address" description="Attributable Performance Impact Event. Counts every cycle there is an interlock that is because of a load/store instruction waiting for data to calculate the address in the AGU. Stall cycles because of a stall in Wr, typically awaiting load data, are excluded."/>
    <event event="0xe6" title="Stall" name="Interlock SIMD/FPU" description="Attributable Performance Impact Event. Counts every cycle there is an interlock that is because of an Advanced SIMD or floating-point instruction. Stall cycles because of a stall in the Wr stage, typically awaiting load data, are excluded."/>
    <event event="0xe7" title="Stall" name="Load miss" description="Attributable Performance Impact Event Counts every cycle there is a stall in the Wr stage because of a load miss"/>
    <event event="0xe8" title="Stall" name="Store" description="Attributable Performance Impact Event. Counts every cycle there is a stall in the Wr stage because of a store."/>
  </category>
  <counter_set name="ARMv8_Cortex_A35_cnt" count="6"/>
  <category name="Cortex-A35" counter_set="ARMv8_Cortex_A35_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv8_Cortex_A35_ccnt" event="0x11" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Software increment. The register is incremented only on writes to the Software Increment Register."/>
    <event event="0x01" title="Cache" name="Instruction refill" description="L1 Instruction cache refill"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="L1 Instruction TLB refill"/>
    <event event="0x03" title="Cache" name="Data refill" description="L1 Data cache refill"/>
    <event event="0x04" title="Cache" name="Data access" description="L1 Data cache access"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="L1 Data TLB refill"/>
    <event event="0x06" title="Instruction" name="Data Read" description="Instruction that is architecturally executed, condition check pass - load"/>
    <event event="0x07" title="Instruction" name="Memory write" description="Instruction that is architecturally executed, condition check pass - store"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction that is architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Change to Context ID retired"/>
    <event event="0x0c" title="Branch" name="PC change" description="Instruction that is architecturally executed, condition check pass, software change of the PC"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Instruction that is architecturally executed, immediate branch"/>
    <event event="0x0e" title="Procedure" name="Return" description="Instruction that is architecturally executed, condition code check pass, procedure return"/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Instruction that is architecturally executed, condition check pass, unaligned load or store"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Mispredicted or not predicted branch that is speculatively executed"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Predictable branch that is speculatively executed"/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="L1 Instruction cache access"/>
    <event event="0x15" title="Cache" name="L1 data write" description="L1 Data cache writeback"/>
    <event event="0x16" title="Cache" name="L2 data access" description="L2 Data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="L2 Data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="L2 Data cache write-back"/>
    <event event="0x19" title="Bus" name="Access" description="Bus access"/>
    <event event="0x1a" title="Memory" name="Error" description="Local memory error"/>
    <event event="0x1b" title="Instruction" name="Speculative" description="Operation speculatively executed"/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x1e" title="Counter chain" name="Odd Performance" description="Odd performance counter chain mode"/>
    <event event="0x60" title="Bus" name="Read" description="Bus access - Read"/>
    <event event="0x61" title="Bus" name="Write" description="Bus access - Write"/>
    <event event="0x73" title="Instruction" name="Integer" description="Operation speculatively executed, integer dataprocessing"/>
    <event event="0x74" title="Instruction" name="Advanced SIMD" description="Operation speculatively executed, Advanced SIMD instruction"/>
    <event event="0x75" title="Instruction" name="VFP" description="Operation speculatively executed, floating-point instruction"/>
    <event event="0x77" title="Instruction" name="Crypto" description="Operation speculatively executed, Cryptographic instruction"/>
    <event event="0x7a" title="Branch" name="Indirect" description="Branch that is speculatively executed - Indirect branch"/>
    <event event="0x86" title="Interrupts" name="IRQ" description="Exception taken, IRQ"/>
    <event event="0x87" title="Interrupts" name="FIQ" description="Exception taken, FIQ"/>
    <event event="0xc0" title="Memory" name="External request" description="External memory request"/>
    <event event="0xc1" title="Memory" name="Non-cacheable ext req" description="Non-cacheable external memory request"/>
    <event event="0xc2" title="Cache" name="Linefill" description="Linefill because of prefetch"/>
    <event event="0xc4" title="Cache" name="Allocate mode enter" description="Entering read allocate mode"/>
    <event event="0xc5" title="Cache" name="Allocate mode" description="Read allocate mode"/>
    <event event="0xc6" title="Pre-decode" name="error" description="Pre-decode error"/>
    <event event="0xc7" title="Memory" name="Write stall" description="Data Write operation that stalls the pipeline because the store buffer is full"/>
    <event event="0xc8" title="Memory" name="Snoop" description="SCU Snooped data from another core for this core"/>
    <event event="0xc9" title="Branch" name="Taken" description="Conditional branch that is executed"/>
    <!--
    <event event="0xca" title="Branch" name="Mispredicted a" description="Indirect branch that is mispredicted"/>
    <event event="0xcb" title="Branch" name="Mispredicted b" description="Indirect branch that is mispredicted because of address miscompare"/>
    <event event="0xcc" title="Branch" name="Mispredicted c" description="Conditional branch that is mispredicted"/>
    -->
    <event event="0xd0" title="Cache" name="L1 inst error" description="L1 Instruction Cache (data or tag) memory error"/>
    <event event="0xd1" title="Cache" name="L1 data error" description="L1 Data Cache (data, tag, or dirty) memory error, correctable or non-correctable"/>
    <event event="0xd2" title="Cache" name="TLB error" description="TLB memory error"/>
    <event event="0xe0" title="Stall" name="DPU IP empty" description="Attributable Performance Impact Event. Counts every cycle that the DPU IQ is empty and that is not because of a recent micro-TLB miss, an instruction cache miss or a pre-decode error."/>
    <event event="0xe1" title="Stall" name="Cache miss" description="Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is an instruction cache miss being processed."/>
    <event event="0xe2" title="Stall" name="TLB miss" description="Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is an instruction micro-TLB miss being processed."/>
    <event event="0xe3" title="Stall" name="Pre-decode error" description="Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is a pre-decode error being processed."/>
    <event event="0xe4" title="Stall" name="Interlock other" description="Attributable Performance Impact Event. Counts every cycle there is an interlock that is not because of an Advanced SIMD or floating-point instruction, and not because of a load/store instruction waiting for data to calculate the address in the AGU. Stall cycles because of a stall in Wr, typically awaiting load data, are excluded."/>
    <event event="0xe5" title="Stall" name="Interlock address" description="Attributable Performance Impact Event. Counts every cycle there is an interlock that is because of a load/store instruction waiting for data to calculate the address in the AGU. Stall cycles because of a stall in Wr, typically awaiting load data, are excluded."/>
    <event event="0xe6" title="Stall" name="Interlock SIMD/FPU" description="Attributable Performance Impact Event. Counts every cycle there is an interlock that is because of an Advanced SIMD or floating-point instruction. Stall cycles because of a stall in the Wr stage, typically awaiting load data, are excluded."/>
    <event event="0xe7" title="Stall" name="Load miss" description="Attributable Performance Impact Event Counts every cycle there is a stall in the Wr stage because of a load miss"/>
    <event event="0xe8" title="Stall" name="Store" description="Attributable Performance Impact Event. Counts every cycle there is a stall in the Wr stage because of a store."/>
  </category>
  <counter_set name="ARMv8_Cortex_A53_cnt" count="6"/>
  <category name="Cortex-A53" counter_set="ARMv8_Cortex_A53_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv8_Cortex_A53_ccnt" event="0x11" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Software increment. The register is incremented only on writes to the Software Increment Register."/>
    <event event="0x01" title="Cache" name="Instruction refill" description="Instruction fetch that causes a refill of at least the level of instruction or unified cache closest to the processor"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="Instruction fetch that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x03" title="Cache" name="Data refill" description="Memory Read or Write operation that causes a refill of at least the level of data or unified cache closest to the processor"/>
    <event event="0x04" title="Cache" name="Data access" description="Memory Read or Write operation that causes a cache access to at least the level of data or unified cache closest to the processor"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="Memory Read or Write operation that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x06" title="Instruction" name="Data Read" description="Instruction architecturally executed, condition check pass - load"/>
    <event event="0x07" title="Instruction" name="Memory write" description="Instruction architecturally executed, condition check pass - store"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Change to Context ID retired"/>
    <event event="0x0c" title="Branch" name="PC change" description="Instruction architecturally executed, condition check pass, software change of the PC"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Instruction architecturally executed, immediate branch"/>
    <event event="0x0e" title="Procedure" name="Return" description="Instruction architecturally executed, condition code check pass, procedure return"/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Instruction architecturally executed, condition check pass, unaligned load or store"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Mispredicted or not predicted branch speculatively executed"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Branch or other change in program flow that could have been predicted by the branch prediction resources of the processor"/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="L1 Instruction cache access"/>
    <event event="0x15" title="Cache" name="L1 data write" description="L1 Data cache Write-Back"/>
    <event event="0x16" title="Cache" name="L2 data access" description="L2 Data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="L2 Data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="L2 Data cache Write-Back"/>
    <event event="0x19" title="Bus" name="Access" description="Bus access"/>
    <event event="0x1a" title="Memory" name="Error" description="Local memory error"/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x1e" title="Counter chain" name="Odd Performance" description="Odd performance counter chain mode"/>
    <event event="0x60" title="Bus" name="Read" description="Bus access - Read"/>
    <event event="0x61" title="Bus" name="Write" description="Bus access - Write"/>
    <event event="0x7a" title="Branch" name="Indirect" description="Branch speculatively executed - Indirect branch"/>
    <event event="0x86" title="Interrupts" name="IRQ" description="Exception taken, IRQ"/>
    <event event="0x87" title="Interrupts" name="FIQ" description="Exception taken, FIQ"/>
    <event event="0xc0" title="Memory" name="External request" description="External memory request"/>
    <event event="0xc1" title="Memory" name="Non-cacheable ext req" description="Non-cacheable external memory request"/>
    <event event="0xc2" title="Cache" name="Linefill" description="Linefill because of prefetch"/>
    <event event="0xc3" title="Cache" name="Throttle" description="Instruction Cache Throttle occurred"/>
    <event event="0xc4" title="Cache" name="Allocate mode enter" description="Entering read allocate mode"/>
    <event event="0xc5" title="Cache" name="Allocate mode" description="Read allocate mode"/>
    <event event="0xc6" title="Pre-decode" name="error" description="Pre-decode error"/>
    <event event="0xc7" title="Memory" name="Write stall" description="Data Write operation that stalls the pipeline because the store buffer is full"/>
    <event event="0xc8" title="Memory" name="Snoop" description="SCU Snooped data from another CPU for this CPU"/>
    <event event="0xc9" title="Branch" name="Taken" description="Conditional branch executed"/>
    <!--
    <event event="0xca" title="Branch" name="Mispredicted a" description="Indirect branch mispredicted"/>
    <event event="0xcb" title="Branch" name="Mispredicted b" description="Indirect branch mispredicted because of address miscompare"/>
    <event event="0xcc" title="Branch" name="Mispredicted c" description="Conditional branch mispredicted"/>
    -->
    <event event="0xd0" title="Cache" name="L1 inst error" description="L1 Instruction Cache (data or tag) memory error"/>
    <event event="0xd1" title="Cache" name="L1 data error" description="L1 Data Cache (data, tag or dirty) memory error, correctable or non-correctable"/>
    <event event="0xd2" title="Cache" name="TLB error" description="TLB memory error"/>
    <event event="0xe0" title="Stall" name="DPU IP empty" description="Attributable Performance Impact Event. Counts every cycle that the DPU IQ is empty and that is not because of a recent micro-TLB miss, instruction cache miss or pre-decode error."/>
    <event event="0xe1" title="Stall" name="Cache miss" description="Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is an instruction cache miss being processed."/>
    <event event="0xe2" title="Stall" name="TLB miss" description="Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is an instruction micro-TLB miss being processed."/>
    <event event="0xe3" title="Stall" name="Pre-decode error" description="Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is a pre-decode error being processed."/>
    <event event="0xe4" title="Stall" name="Interlock other" description="Attributable Performance Impact Event. Counts every cycle there is an interlock that is not because of an Advanced SIMD or Floating-point instruction, and not because of a load/store instruction waiting for data to calculate the address in the AGU. Stall cycles because of a stall in Wr, typically awaiting load data, are excluded."/>
    <event event="0xe5" title="Stall" name="Interlock address" description="Attributable Performance Impact Event. Counts every cycle there is an interlock that is because of a load/store instruction waiting for data to calculate the address in the AGU. Stall cycles because of a stall in Wr, typically awaiting load data, are excluded."/>
    <event event="0xe6" title="Stall" name="Interlock SIMD/FPU" description="Attributable Performance Impact Event. Counts every cycle there is an interlock that is because of an Advanced SIMD or Floating-point instruction. Stall cycles because of a stall in the Wr stage, typically awaiting load data, are excluded."/>
    <event event="0xe7" title="Stall" name="Load miss" description="Attributable Performance Impact Event. Counts every cycle there is a stall in the Wr stage because of a load miss"/>
    <event event="0xe8" title="Stall" name="Store" description="Attributable Performance Impact Event. Counts every cycle there is a stall in the Wr stage because of a store."/>
  </category>
  <counter_set name="ARMv8_Cortex_A55_cnt" count="6"/>
  <category name="ARMv8_Cortex_A55" counter_set="ARMv8_Cortex_A55_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv8_Cortex_A55_ccnt" event="0x11" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Software increment. The register is incremented only on writes to the Software Increment Register."/>
    <event event="0x01" title="Cache" name="Instruction refill" description="Instruction fetch that causes a refill of at least the level of instruction or unified cache closest to the processor"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="Instruction fetch that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x03" title="Cache" name="Data refill" description="Memory Read or Write operation that causes a refill of at least the level of data or unified cache closest to the processor"/>
    <event event="0x04" title="Cache" name="Data access" description="Memory Read or Write operation that causes a cache access to at least the level of data or unified cache closest to the processor"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="Memory Read or Write operation that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x06" title="Instruction" name="Data Read" description="Instruction architecturally executed, condition check pass - load"/>
    <event event="0x07" title="Instruction" name="Memory write" description="Instruction architecturally executed, condition check pass - store"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Change to Context ID retired"/>
    <event event="0x0c" title="Branch" name="PC change" description="Instruction architecturally executed, condition check pass, software change of the PC"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Instruction architecturally executed, immediate branch"/>
    <event event="0x0e" title="Procedure" name="Return" description="Instruction architecturally executed, condition code check pass, procedure return"/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Instruction architecturally executed, condition check pass, unaligned load or store"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Mispredicted or not predicted branch speculatively executed"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Branch or other change in program flow that could have been predicted by the branch prediction resources of the processor"/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="L1 Instruction cache access"/>
    <event event="0x15" title="Cache" name="L1 data write" description="L1 Data cache Write-Back"/>
    <event event="0x16" title="Cache" name="L2 data access" description="L2 Data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="L2 Data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="L2 Data cache Write-Back"/>
    <event event="0x19" title="Bus" name="Access" description="Bus access"/>
    <event event="0x1a" title="Memory" name="Error" description="Local memory error"/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x1e" title="Counter chain" name="Odd Performance" description="Odd performance counter chain mode"/>
    <event event="0x60" title="Bus" name="Read" description="Bus access - Read"/>
    <event event="0x61" title="Bus" name="Write" description="Bus access - Write"/>
    <event event="0x7a" title="Branch" name="Indirect" description="Branch speculatively executed - Indirect branch"/>
    <event event="0x86" title="Interrupts" name="IRQ" description="Exception taken, IRQ"/>
    <event event="0x87" title="Interrupts" name="FIQ" description="Exception taken, FIQ"/>
    <event event="0xc0" title="Memory" name="External request" description="External memory request"/>
    <event event="0xc1" title="Memory" name="Non-cacheable ext req" description="Non-cacheable external memory request"/>
    <event event="0xc2" title="Cache" name="Linefill" description="Linefill because of prefetch"/>
    <event event="0xc3" title="Cache" name="Throttle" description="Instruction Cache Throttle occurred"/>
    <event event="0xc4" title="Cache" name="Allocate mode enter" description="Entering read allocate mode"/>
    <event event="0xc5" title="Cache" name="Allocate mode" description="Read allocate mode"/>
    <event event="0xc6" title="Pre-decode" name="error" description="Pre-decode error"/>
    <event event="0xc7" title="Memory" name="Write stall" description="Data Write operation that stalls the pipeline because the store buffer is full"/>
    <event event="0xc8" title="Memory" name="Snoop" description="SCU Snooped data from another CPU for this CPU"/>
    <event event="0xc9" title="Branch" name="Taken" description="Conditional branch executed"/>
    <event event="0xca" title="Branch" name="Mispredicted a" description="Indirect branch mispredicted"/>
    <event event="0xcb" title="Branch" name="Mispredicted b" description="Indirect branch mispredicted because of address miscompare"/>
    <event event="0xcc" title="Branch" name="Mispredicted c" description="Conditional branch mispredicted"/>
    <event event="0xd0" title="Cache" name="L1 inst error" description="L1 Instruction Cache (data or tag) memory error"/>
    <event event="0xd1" title="Cache" name="L1 data error" description="L1 Data Cache (data, tag or dirty) memory error, correctable or non-correctable"/>
    <event event="0xd2" title="Cache" name="TLB error" description="TLB memory error"/>
    <event event="0xe0" title="Stall" name="DPU IP empty" description="Attributable Performance Impact Event. Counts every cycle that the DPU IQ is empty and that is not because of a recent micro-TLB miss, instruction cache miss or pre-decode error."/>
    <event event="0xe1" title="Stall" name="Cache miss" description="Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is an instruction cache miss being processed."/>
    <event event="0xe2" title="Stall" name="TLB miss" description="Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is an instruction micro-TLB miss being processed."/>
    <event event="0xe3" title="Stall" name="Pre-decode error" description="Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is a pre-decode error being processed."/>
    <event event="0xe4" title="Stall" name="Interlock other" description="Attributable Performance Impact Event. Counts every cycle there is an interlock that is not because of an Advanced SIMD or Floating-point instruction, and not because of a load/store instruction waiting for data to calculate the address in the AGU. Stall cycles because of a stall in Wr, typically awaiting load data, are excluded."/>
    <event event="0xe5" title="Stall" name="Interlock address" description="Attributable Performance Impact Event. Counts every cycle there is an interlock that is because of a load/store instruction waiting for data to calculate the address in the AGU. Stall cycles because of a stall in Wr, typically awaiting load data, are excluded."/>
    <event event="0xe6" title="Stall" name="Interlock SIMD/FPU" description="Attributable Performance Impact Event. Counts every cycle there is an interlock that is because of an Advanced SIMD or Floating-point instruction. Stall cycles because of a stall in the Wr stage, typically awaiting load data, are excluded."/>
    <event event="0xe7" title="Stall" name="Load miss" description="Attributable Performance Impact Event. Counts every cycle there is a stall in the Wr stage because of a load miss"/>
    <event event="0xe8" title="Stall" name="Store" description="Attributable Performance Impact Event. Counts every cycle there is a stall in the Wr stage because of a store."/>
  </category>
  <counter_set name="ARMv8_Cortex_A57_cnt" count="6"/>
  <category name="Cortex-A57" counter_set="ARMv8_Cortex_A57_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv8_Cortex_A57_ccnt" event="0x11" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Incremented only on writes to the Software Increment Register"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="Instruction fetch that causes a refill of at least the level of instruction or unified cache closest to the processor"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="Instruction fetch that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x03" title="Cache" name="Data refill" description="Memory Read or Write operation that causes a refill of at least the level of data or unified cache closest to the processor"/>
    <event event="0x04" title="Cache" name="Data access" description="Memory Read or Write operation that causes a cache access to at least the level of data or unified cache closest to the processor"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="Memory Read or Write operation that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Instruction architecturally executed (condition check pass) - Exception return"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Instruction architecturally executed (condition check pass) - Write to CONTEXTIDR"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Mispredicted or not predicted branch speculatively executed"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Branch or other change in program flow that could have been predicted by the branch prediction resources of the processor"/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="Level 1 instruction cache access"/>
    <event event="0x15" title="Cache" name="L1 data write" description="Level 1 data cache Write-Back"/>
    <event event="0x16" title="Cache" name="L2 data access" description="Level 2 data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="Level 2 data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="Level 2 data cache Write-Back"/>
    <event event="0x19" title="Bus" name="Access" description="Bus access"/>
    <event event="0x1a" title="Memory" name="Error" description="Local memory error"/>
    <event event="0x1b" title="Instruction" name="Speculative" description="Operation speculatively executed"/>
    <event event="0x1c" title="Memory" name="Translation table" description="Instruction architecturally executed (condition check pass) - Write to translation table base"/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x1e" title="Counter chain" name="Odd Performance" description="Odd performance counter chain mode"/>
    <event event="0x40" title="Cache" name="L1 data read" description="Level 1 data cache access - Read"/>
    <event event="0x41" title="Cache" name="L1 data access write" description="Level 1 data cache access - Write"/>
    <event event="0x42" title="Cache" name="L1 data refill read" description="Level 1 data cache refill - Read"/>
    <event event="0x43" title="Cache" name="L1 data refill write" description="Level 1 data cache refill - Write"/>
    <event event="0x46" title="Cache" name="L1 data victim" description="Level 1 data cache Write-back - Victim"/>
    <event event="0x47" title="Cache" name="L1 data clean" description="Level 1 data cache Write-back - Cleaning and coherency"/>
    <event event="0x48" title="Cache" name="L1 data invalidate" description="Level 1 data cache invalidate"/>
    <event event="0x4c" title="Cache" name="L1 TLB refill read" description="Level 1 data TLB refill - Read"/>
    <event event="0x4d" title="Cache" name="L1 TLB refill write" description="Level 1 data TLB refill - Write"/>
    <event event="0x50" title="Cache" name="L2 data read" description="Level 2 data cache access - Read"/>
    <event event="0x51" title="Cache" name="L2 data access write" description="Level 2 data cache access - Write"/>
    <event event="0x52" title="Cache" name="L2 data refill read" description="Level 2 data cache refill - Read"/>
    <event event="0x53" title="Cache" name="L2 data refill write" description="Level 2 data cache refill - Write"/>
    <event event="0x56" title="Cache" name="L2 data victim" description="Level 2 data cache Write-back - Victim"/>
    <event event="0x57" title="Cache" name="L2 data clean" description="Level 2 data cache Write-back - Cleaning and coherency"/>
    <event event="0x58" title="Cache" name="L2 data invalidate" description="Level 2 data cache invalidate" per_cpu="no"/>
    <event event="0x60" title="Bus" name="Read" description="Bus access - Read"/>
    <event event="0x61" title="Bus" name="Write" description="Bus access - Write"/>
    <event event="0x62" title="Bus" name="Access shared" description="Bus access - Normal"/>
    <event event="0x63" title="Bus" name="Access not shared" description="Bus access - Not normal"/>
    <event event="0x64" title="Bus" name="Access normal" description="Bus access - Normal"/>
    <event event="0x65" title="Bus" name="Peripheral" description="Bus access - Peripheral"/>
    <event event="0x66" title="Memory" name="Read" description="Data memory access - Read"/>
    <event event="0x67" title="Memory" name="Write" description="Data memory access - Write"/>
    <event event="0x68" title="Memory" name="Unaligned Read" description="Unaligned access - Read"/>
    <event event="0x69" title="Memory" name="Unaligned Write" description="Unaligned access - Write"/>
    <event event="0x6a" title="Memory" name="Unaligned" description="Unaligned access"/>
    <event event="0x6c" title="Intrinsic" name="LDREX" description="Exclusive operation speculatively executed - LDREX"/>
    <event event="0x6d" title="Intrinsic" name="STREX pass" description="Exclusive instruction speculatively executed - STREX pass"/>
    <event event="0x6e" title="Intrinsic" name="STREX fail" description="Exclusive operation speculatively executed - STREX fail"/>
    <event event="0x70" title="Instruction" name="Load" description="Operation speculatively executed - Load"/>
    <event event="0x71" title="Instruction" name="Store" description="Operation speculatively executed - Store"/>
    <event event="0x72" title="Instruction" name="Load/Store" description="Operation speculatively executed - Load or store"/>
    <event event="0x73" title="Instruction" name="Integer" description="Operation speculatively executed - Integer data processing"/>
    <event event="0x74" title="Instruction" name="Advanced SIMD" description="Operation speculatively executed - Advanced SIMD"/>
    <event event="0x75" title="Instruction" name="VFP" description="Operation speculatively executed - VFP"/>
    <event event="0x76" title="Instruction" name="Software change" description="Operation speculatively executed - Software change of the PC"/>
    <event event="0x77" title="Instruction" name="Crypto" description="Operation speculatively executed, crypto data processing"/>
    <event event="0x78" title="Branch" name="Immediate" description="Branch speculatively executed - Immediate branch"/>
    <event event="0x79" title="Procedure" name="Return" description="Branch speculatively executed - Procedure return"/>
    <event event="0x7a" title="Branch" name="Indirect" description="Branch speculatively executed - Indirect branch"/>
    <event event="0x7c" title="Instruction" name="ISB" description="Barrier speculatively executed - ISB"/>
    <event event="0x7d" title="Instruction" name="DSB" description="Barrier speculatively executed - DSB"/>
    <event event="0x7e" title="Instruction" name="DMB" description="Barrier speculatively executed - DMB"/>
    <event event="0x81" title="Exception" name="Undefined" description="Exception taken, other synchronous"/>
    <event event="0x82" title="Exception" name="Supervisor" description="Exception taken, Supervisor Call"/>
    <event event="0x83" title="Exception" name="Instruction abort" description="Exception taken, Instruction Abort"/>
    <event event="0x84" title="Exception" name="Data abort" description="Exception taken, Data Abort or SError"/>
    <event event="0x86" title="Interrupts" name="IRQ" description="Exception taken, IRQ"/>
    <event event="0x87" title="Interrupts" name="FIQ" description="Exception taken, FIQ"/>
    <event event="0x88" title="Exception" name="Secure monitor call" description="Exception taken, Secure Monitor Call"/>
    <event event="0x8a" title="Exception" name="Hypervisor call" description="Exception taken, Hypervisor Call"/>
    <event event="0x8b" title="Exception" name="Instruction abort non-local" description="Exception taken, Instruction Abort not taken locally"/>
    <event event="0x8c" title="Exception" name="Data abort non-local" description="Exception taken, Data Abort, or SError not taken locally"/>
    <event event="0x8d" title="Exception" name="Other non-local" description="Exception taken - Other traps not taken locally"/>
    <event event="0x8e" title="Exception" name="IRQ non-local" description="Exception taken, IRQ not taken locally"/>
    <event event="0x8f" title="Exception" name="FIQ non-local" description="Exception taken, FIQ not taken locally"/>
    <event event="0x90" title="Release Consistency" name="Load" description="Release consistency instruction speculatively executed - Load-Acquire"/>
    <event event="0x91" title="Release Consistency" name="Store" description="Release consistency instruction speculatively executed - Store-Release"/>
  </category>
  <counter_set name="ARMv7_Cortex_A5_cnt" count="2"/>
  <category name="Cortex-A5" counter_set="ARMv7_Cortex_A5_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv7_Cortex_A5_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Software increment. The register is incremented only on writes to the Software Increment Register."/>
    <event event="0x01" title="Cache" name="Instruction refill" description="Instruction fetch that causes a refill at (at least) the lowest level of instruction or unified cache. Includes the speculative linefills in the count."/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="Instruction fetch that causes a TLB refill at (at least) the lowest level of TLB. Includes the speculative requests in the count."/>
    <event event="0x03" title="Cache" name="Data refill" description="Data read or write operation that causes a refill at (at least) the lowest level of data or unified cache. Counts the number of allocations performed in the Data Cache because of a read or a write."/>
    <event event="0x04" title="Cache" name="Data access" description="Data read or write operation that causes a cache access at (at least) the lowest level of data or unified cache. This includes speculative reads."/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="Data read or write operation that causes a TLB refill at (at least) the lowest level of TLB. This does not include micro TLB misses because of PLD, PLI, CP15 Cache operation by MVA and CP15 VA to PA operations."/>
    <event event="0x06" title="Instruction" name="Load" description="Data read architecturally executed. Counts the number of data read instructions accepted by the Load Store Unit. This includes counting the speculative and aborted LDR/LDM, and the reads because of the SWP instructions."/>
    <event event="0x07" title="Instruction" name="Store" description="Data write architecturally executed. Counts the number of data write instructions accepted by the Load Store Unit. This includes counting the speculative and aborted STR/STM, and the writes because of the SWP instructions."/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken. Counts the number of exceptions architecturally taken."/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return architecturally executed"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Change to ContextID retired. Counts the number of instructions architecturally executed writing into the ContextID Register."/>
    <event event="0x0c" title="Branch" name="PC change" description="Software change of PC"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Immediate branch architecturally executed (taken or not taken). This includes the branches which are flushed due to a previous load/store which aborts late."/>
    <event event="0x0e" title="Procedure" name="Return" description="Procedure return (other than exception returns) architecturally executed"/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Unaligned load-store"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Branch mispredicted/not predicted. Counts the number of mispredicted or not-predicted branches executed. This includes the branches which are flushed because of a previous load/store which aborts late."/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Branches or other change in program flow that could have been predicted by the branch prediction resources of the processor. This includes the branches which are flushed because of a previous load/store which aborts late."/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="Instruction access" description="Instruction Cache access"/>
    <event event="0x15" title="Cache" name="Data eviction" description="Data cache eviction"/>
    <event event="0x86" title="Interrupts" name="IRQ" description="IRQ exception taken"/>
    <event event="0x87" title="Interrupts" name="FIQ" description="FIQ exception taken"/>
    <event event="0xc0" title="Memory" name="External request" description="External memory request"/>
    <event event="0xc1" title="Memory" name="Non-cacheable ext req" description="Non-cacheable external memory request"/>
    <event event="0xc2" title="Cache" name="Linefill" description="Linefill because of prefetch"/>
    <event event="0xc3" title="Cache" name="Linefill dropped" description="Prefetch linefill dropped"/>
    <event event="0xc4" title="Cache" name="Allocate mode enter" description="Entering read allocate mode"/>
    <event event="0xc5" title="Cache" name="Allocate mode" description="Read allocate mode"/>
    <event event="0xc7" title="ETM" name="ETM Ext Out[0]" description="ETM Ext Out[0]"/>
    <event event="0xc8" title="ETM" name="ETM Ext Out[1]" description="ETM Ext Out[1]"/>
    <event event="0xc9" title="Instruction" name="Pipeline stall" description="Data Write operation that stalls the pipeline because the store buffer is full"/>
  </category>
  <counter_set name="ARMv8_Cortex_A72_cnt" count="6"/>
  <category name="Cortex-A72" counter_set="ARMv8_Cortex_A72_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv8_Cortex_A72_ccnt" event="0x11" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Incremented only on writes to the Software Increment Register"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="Instruction fetch that causes a refill of at least the level of instruction or unified cache closest to the processor"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="Instruction fetch that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x03" title="Cache" name="Data refill" description="Memory Read or Write operation that causes a refill of at least the level of data or unified cache closest to the processor"/>
    <event event="0x04" title="Cache" name="Data access" description="Memory Read or Write operation that causes a cache access to at least the level of data or unified cache closest to the processor"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="Memory Read or Write operation that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exceptions taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return architecturally executed"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Instruction that writes to the CONTEXTIDR architecturally executed"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Branch mispredicted or not predicted"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Branch or other change in program flow that could have been predicted by the branch prediction resources of the processor"/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="Level 1 instruction cache access"/>
    <event event="0x15" title="Cache" name="L1 data write" description="Level 1 data cache Write-Back"/>
    <event event="0x16" title="Cache" name="L2 data access" description="Level 2 data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="Level 2 data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="Level 2 data cache Write-Back"/>
    <event event="0x19" title="Bus" name="Access" description="Bus access"/>
    <event event="0x1A" title="Memory" name="Error" description="Local memory error"/>
    <event event="0x1B" title="Instruction" name="Speculative" description="Operation speculatively executed"/>
    <event event="0x1C" title="Memory" name="Translation table" description="Instruction architecturally executed (condition check pass) - Write to translation table base"/>
    <event event="0x1D" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x1E" title="Counter chain" name="Odd Performance" description="Odd performance counter chain mode"/>
    <event event="0x40" title="Cache" name="L1 data read" description="Level 1 data cache access - Read"/>
    <event event="0x41" title="Cache" name="L1 data access write" description="Level 1 data cache access - Write"/>
    <event event="0x42" title="Cache" name="L1 data refill read" description="Level 1 data cache refill - Read"/>
    <event event="0x43" title="Cache" name="L1 data refill write" description="Level 1 data cache refill - Write"/>
    <event event="0x46" title="Cache" name="L1 data victim" description="Level 1 data cache Write-back - Victim"/>
    <event event="0x47" title="Cache" name="L1 data clean" description="Level 1 data cache Write-back - Cleaning and coherency"/>
    <event event="0x48" title="Cache" name="L1 data invalidate" description="Level 1 data cache invalidate"/>
    <event event="0x4C" title="Cache" name="L1 TLB refill read" description="Level 1 data TLB refill - Read"/>
    <event event="0x4D" title="Cache" name="L1 TLB refill write" description="Level 1 data TLB refill - Write"/>
    <event event="0x50" title="Cache" name="L2 data read" description="Level 2 data cache access - Read"/>
    <event event="0x51" title="Cache" name="L2 data access write" description="Level 2 data cache access - Write"/>
    <event event="0x52" title="Cache" name="L2 data refill read" description="Level 2 data cache refill - Read"/>
    <event event="0x53" title="Cache" name="L2 data refill write" description="Level 2 data cache refill - Write"/>
    <event event="0x56" title="Cache" name="L2 data victim" description="Level 2 data cache Write-back - Victim"/>
    <event event="0x57" title="Cache" name="L2 data clean" description="Level 2 data cache Write-back - Cleaning and coherency"/>
    <event event="0x58" title="Cache" name="L2 data invalidate" description="Level 2 data cache invalidate" per_cpu="no"/>
    <event event="0x60" title="Bus" name="Read" description="Bus access - Read"/>
    <event event="0x61" title="Bus" name="Write" description="Bus access - Write"/>
    <event event="0x62" title="Bus" name="Access shared" description="Bus access - Normal"/>
    <event event="0x63" title="Bus" name="Access not shared" description="Bus access - Not normal"/>
    <event event="0x64" title="Bus" name="Access normal" description="Bus access - Normal"/>
    <event event="0x65" title="Bus" name="Peripheral" description="Bus access - Peripheral"/>
    <event event="0x66" title="Memory" name="Read" description="Data memory access - Read"/>
    <event event="0x67" title="Memory" name="Write" description="Data memory access - Write"/>
    <event event="0x68" title="Memory" name="Unaligned Read" description="Unaligned access - Read"/>
    <event event="0x69" title="Memory" name="Unaligned Write" description="Unaligned access - Write"/>
    <event event="0x6A" title="Memory" name="Unaligned" description="Unaligned access"/>
    <event event="0x6C" title="Intrinsic" name="LDREX" description="Exclusive operation speculatively executed - LDREX"/>
    <event event="0x6D" title="Intrinsic" name="STREX pass" description="Exclusive instruction speculatively executed - STREX pass"/>
    <event event="0x6E" title="Intrinsic" name="STREX fail" description="Exclusive operation speculatively executed - STREX fail"/>
    <event event="0x70" title="Instruction" name="Load" description="Operation speculatively executed - Load"/>
    <event event="0x71" title="Instruction" name="Store" description="Operation speculatively executed - Store"/>
    <event event="0x72" title="Instruction" name="Load/Store" description="Operation speculatively executed - Load or store"/>
    <event event="0x73" title="Instruction" name="Integer" description="Operation speculatively executed - Integer data processing"/>
    <event event="0x74" title="Instruction" name="Advanced SIMD" description="Operation speculatively executed - Advanced SIMD"/>
    <event event="0x75" title="Instruction" name="VFP" description="Operation speculatively executed - VFP"/>
    <event event="0x76" title="Instruction" name="Software change" description="Operation speculatively executed - Software change of the PC"/>
    <event event="0x77" title="Instruction" name="Crypto" description="Operation speculatively executed, crypto data processing"/>
    <event event="0x78" title="Branch" name="Immediate" description="Branch speculatively executed - Immediate branch"/>
    <event event="0x79" title="Procedure" name="Return" description="Branch speculatively executed - Procedure return"/>
    <event event="0x7A" title="Branch" name="Indirect" description="Branch speculatively executed - Indirect branch"/>
    <event event="0x7C" title="Instruction" name="ISB" description="Barrier speculatively executed - ISB"/>
    <event event="0x7D" title="Instruction" name="DSB" description="Barrier speculatively executed - DSB"/>
    <event event="0x7E" title="Instruction" name="DMB" description="Barrier speculatively executed - DMB"/>
    <event event="0x81" title="Exception" name="Undefined" description="Exception taken, other synchronous"/>
    <event event="0x82" title="Exception" name="Supervisor" description="Exception taken, Supervisor Call"/>
    <event event="0x83" title="Exception" name="Instruction abort" description="Exception taken, Instruction Abort"/>
    <event event="0x84" title="Exception" name="Data abort" description="Exception taken, Data Abort or SError"/>
    <event event="0x86" title="Interrupts" name="IRQ" description="Exception taken, IRQ"/>
    <event event="0x87" title="Interrupts" name="FIQ" description="Exception taken, FIQ"/>
    <event event="0x88" title="Exception" name="Secure monitor call" description="Exception taken, Secure Monitor Call"/>
    <event event="0x8A" title="Exception" name="Hypervisor call" description="Exception taken, Hypervisor Call"/>
    <event event="0x8B" title="Exception" name="Instruction abort non-local" description="Exception taken, Instruction Abort not taken locally"/>
    <event event="0x8C" title="Exception" name="Data abort non-local" description="Exception taken, Data Abort or SError not taken locally"/>
    <event event="0x8D" title="Exception" name="Other non-local" description="Exception taken - Other traps not taken locally"/>
    <event event="0x8E" title="Exception" name="IRQ non-local" description="Exception taken, IRQ not taken locally"/>
    <event event="0x8F" title="Exception" name="FIQ non-local" description="Exception taken, FIQ not taken locally"/>
    <event event="0x90" title="Release Consistency" name="Load" description="Release consistency instruction speculatively executed - Load Acquire"/>
    <event event="0x91" title="Release Consistency" name="Store" description="Release consistency instruction speculatively executed - Store Release"/>
  </category>
  <counter_set name="ARMv8_Cortex_A73_cnt" count="6"/>
  <category name="Cortex-A73" counter_set="ARMv8_Cortex_A73_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv8_Cortex_A73_ccnt" event="0x11" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="L1 instruction cache refill"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="L1 instruction TLB refill"/>
    <event event="0x03" title="Cache" name="Data refill" description="L1 data cache refill"/>
    <event event="0x04" title="Cache" name="Data access" description="L1 data cache access"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="L1 data TLB refill"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Instruction architecturally executed, condition code check pass, exception return"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Instruction architecturally executed, condition code check pass, write to CONTEXTIDR"/>
    <event event="0x0c" title="Branch" name="PC change" description="Instruction architecturally executed, condition check pass, software change of the PC"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Instruction architecturally executed, immediate branch"/>
    <event event="0x0e" title="Procedure" name="Return" description="Instruction architecturally executed, condition code check pass, procedure return"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Mispredicted or not predicted branch speculatively executed"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Predictable branch speculatively executed"/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="L1 instruction cache access"/>
    <event event="0x15" title="Cache" name="L1 data write" description="L1 data cache Write-Back"/>
    <event event="0x16" title="Cache" name="L2 data access" description="L2 data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="L2 data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="L2 data cache Write-Back"/>
    <event event="0x19" title="Bus" name="Access" description="Bus access"/>
    <event event="0x1b" title="Instruction" name="Speculative" description="Operation speculatively executed"/>
    <event event="0x1c" title="Memory" name="Translation table" description="Instruction architecturally executed (condition check pass) - Write to TTBR"/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x1e" title="Counter chain" name="Odd Performance" description="For odd-numbered counters, increments the count by one for each overflow of the preceding even-numbered counter. For even-numbered counters there is no increment."/>
    <event event="0x40" title="Cache" name="L1 data read" description="L1 data cache access, read"/>
    <event event="0x41" title="Cache" name="L1 data access write" description="L1 data cache access, write"/>
    <event event="0x50" title="Cache" name="L2 data read" description="L2 data cache access, read"/>
    <event event="0x51" title="Cache" name="L2 data access write" description="L2 data cache access, write"/>
    <event event="0x56" title="Cache" name="L2 data victim" description="L2 data cache write-back, victim"/>
    <event event="0x57" title="Cache" name="L2 data clean" description="L2 data cache write-back, cleaning and coherency"/>
    <event event="0x58" title="Cache" name="L2 data invalidate" description="L2 data cache invalidate" per_cpu="no"/>
    <event event="0x62" title="Bus" name="Access shared" description="Bus access, Normal, Cacheable, Shareable"/>
    <event event="0x63" title="Bus" name="Access not shared" description="Bus access, not Normal, Cacheable, or Shareable"/>
    <event event="0x64" title="Bus" name="Access normal" description="Bus access, Normal"/>
    <event event="0x65" title="Bus" name="Peripheral" description="Bus access, Device"/>
    <event event="0x66" title="Memory" name="Read" description="Data memory access, read"/>
    <event event="0x67" title="Memory" name="Write" description="Data memory access, write"/>
    <event event="0x6a" title="Memory" name="Unaligned" description="Unaligned access"/>
    <event event="0x6c" title="Intrinsic" name="LDREX" description="Exclusive operation speculatively executed, LDREX, or LDX"/>
    <event event="0x6e" title="Intrinsic" name="STREX fail" description="Exclusive operation speculatively executed, STREX, or STX pass"/>
    <event event="0x70" title="Instruction" name="Load" description="Operation speculatively executed, load"/>
    <event event="0x71" title="Instruction" name="Store" description="Operation speculatively executed, store"/>
    <event event="0x72" title="Instruction" name="Load/Store" description="Operation speculatively executed, load or store"/>
    <event event="0x73" title="Instruction" name="Integer" description="Operation speculatively executed, integer data processing"/>
    <event event="0x74" title="Instruction" name="Advanced SIMD" description="Operation speculatively executed, Advanced SIMD instruction"/>
    <event event="0x75" title="Instruction" name="VFP" description="Operation speculatively executed, floating-point instruction"/>
    <event event="0x77" title="Instruction" name="Crypto" description="Operation speculatively executed, Cryptographic instruction"/>
    <event event="0x7a" title="Branch" name="Indirect" description="Branch speculatively executed - Indirect branch"/>
    <event event="0x7c" title="Instruction" name="ISB" description="Barrier speculatively executed, ISB"/>
    <event event="0x7d" title="Instruction" name="DSB" description="Barrier speculatively executed, DSB"/>
    <event event="0x7e" title="Instruction" name="DMB" description="Barrier speculatively executed, DMB"/>
    <event event="0x8a" title="Exception" name="Hypervisor call" description="Exception taken, Hypervisor Call"/>
    <event event="0xc0" title="Instruction" name="Stalled Linefill" description="A linefill caused an instruction side stall"/>
    <event event="0xc1" title="Instruction" name="Stalled Page Table Walk" description="A translation table walk caused an instruction side stall"/>
    <event event="0xc2" title="Cache" name="Tag Ways" description="Number of ways read in the instruction cache - Tag RAM"/>
    <event event="0xc3" title="Cache" name="Data Ways" description="Number of ways read in the instruction cache - Data RAM"/>
    <event event="0xc4" title="Cache" name="BATC Read" description="Number of ways read in the instruction BTAC RAM"/>
    <event event="0xd3" title="Slots" name="Load-Store Unit" description="Duration for which all slots in the Load-Store Unit are busy"/>
    <event event="0xd8" title="Slots" name="Load-Store Issue Queue" description="Duration for which all slots in the load-store issue queue are busy"/>
    <event event="0xd9" title="Slots" name="Data Processing Issue Queue" description="Duration for which all slots in the data processing issue queue are busy"/>
    <event event="0xda" title="Slots" name="Data Engine Issue Queue" description="Duration for which all slots in the Data Engine issue queue are busy"/>
    <event event="0xdc" title="Hypervisor" name="Traps" description="Number of Traps to hypervisor"/>
    <event event="0xde" title="ETM" name="Output 0" description="ETM trace unit output 0"/>
    <event event="0xdf" title="ETM" name="Output 1" description="ETM trace unit output 1"/>
    <event event="0xe0" title="MMU" name="Table Walk" description="Duration of a translation table walk handled by the MMU"/>
    <event event="0xe1" title="MMU" name="Stage1 Table Walk" description="Duration of a Stage 1 translation table walk handled by the MMU"/>
    <event event="0xe2" title="MMU" name="Stage2 Table Walk" description="Duration of a Stage 2 translation table walk handled by the MMU"/>
    <event event="0xe3" title="MMU" name="LSU Table Walk" description="Duration of a translation table walk requested by the LSU"/>
    <event event="0xe4" title="MMU" name="Instruction Table Walk" description="Duration of a translation table walk requested by the Instruction Side"/>
    <event event="0xe5" title="MMU" name="Preload Table Walk" description="Duration of a translation table walk requested by a Preload instruction or Prefetch request"/>
    <event event="0xe6" title="MMU" name="cp15 Table Walk" description="Duration of a translation table walk requested by a CP15 operation (maintenance by MVA and VA to PA operations)"/>
    <event event="0xe7" title="Cache" name="L1 PLD TLB refill" description="Level 1 PLD TLB refill"/>
    <event event="0xe8" title="Cache" name="L1 CP15 TLB refill" description="Level 1 CP15 TLB refill"/>
    <event event="0xe9" title="Cache" name="L1 TLB flush" description="Level 1 TLB flush"/>
    <event event="0xea" title="Cache" name="L2 TLB access" description="Level 2 TLB access"/>
    <event event="0xeb" title="Cache" name="L2 TLB miss" description="Level 2 TLB miss"/>
    <event event="0xec" title="Cache" name="VIPT hit" description="Data cache hit in itself due to VIPT aliasing"/>
  </category>
  <counter_set name="ARMv8_Cortex_A75_cnt" count="6"/>
  <category name="ARMv8_Cortex_A75" counter_set="ARMv8_Cortex_A75_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv8_Cortex_A75_ccnt" event="0x11" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="L1 instruction cache refill"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="L1 instruction TLB refill"/>
    <event event="0x03" title="Cache" name="Data refill" description="L1 data cache refill"/>
    <event event="0x04" title="Cache" name="Data access" description="L1 data cache access"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="L1 data TLB refill"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Instruction architecturally executed, condition code check pass, exception return"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Instruction architecturally executed, condition code check pass, write to CONTEXTIDR"/>
    <event event="0x0c" title="Branch" name="PC change" description="Instruction architecturally executed, condition check pass, software change of the PC"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Instruction architecturally executed, immediate branch"/>
    <event event="0x0e" title="Procedure" name="Return" description="Instruction architecturally executed, condition code check pass, procedure return"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Mispredicted or not predicted branch speculatively executed"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Predictable branch speculatively executed"/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="L1 instruction cache access"/>
    <event event="0x15" title="Cache" name="L1 data write" description="L1 data cache Write-Back"/>
    <event event="0x16" title="Cache" name="L2 data access" description="L2 data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="L2 data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="L2 data cache Write-Back"/>
    <event event="0x19" title="Bus" name="Access" description="Bus access"/>
    <event event="0x1b" title="Instruction" name="Speculative" description="Operation speculatively executed"/>
    <event event="0x1c" title="Memory" name="Translation table" description="Instruction architecturally executed (condition check pass) - Write to TTBR"/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x1e" title="Counter chain" name="Odd Performance" description="For odd-numbered counters, increments the count by one for each overflow of the preceding even-numbered counter. For even-numbered counters there is no increment."/>
    <event event="0x40" title="Cache" name="L1 data read" description="L1 data cache access, read"/>
    <event event="0x41" title="Cache" name="L1 data access write" description="L1 data cache access, write"/>
    <event event="0x50" title="Cache" name="L2 data read" description="L2 data cache access, read"/>
    <event event="0x51" title="Cache" name="L2 data access write" description="L2 data cache access, write"/>
    <event event="0x56" title="Cache" name="L2 data victim" description="L2 data cache write-back, victim"/>
    <event event="0x57" title="Cache" name="L2 data clean" description="L2 data cache write-back, cleaning and coherency"/>
    <event event="0x58" title="Cache" name="L2 data invalidate" description="L2 data cache invalidate" per_cpu="no"/>
    <event event="0x62" title="Bus" name="Access shared" description="Bus access, Normal, Cacheable, Shareable"/>
    <event event="0x63" title="Bus" name="Access not shared" description="Bus access, not Normal, Cacheable, or Shareable"/>
    <event event="0x64" title="Bus" name="Access normal" description="Bus access, Normal"/>
    <event event="0x65" title="Bus" name="Peripheral" description="Bus access, Device"/>
    <event event="0x66" title="Memory" name="Read" description="Data memory access, read"/>
    <event event="0x67" title="Memory" name="Write" description="Data memory access, write"/>
    <event event="0x6a" title="Memory" name="Unaligned" description="Unaligned access"/>
    <event event="0x6c" title="Intrinsic" name="LDREX" description="Exclusive operation speculatively executed, LDREX, or LDX"/>
    <event event="0x6e" title="Intrinsic" name="STREX fail" description="Exclusive operation speculatively executed, STREX, or STX pass"/>
    <event event="0x70" title="Instruction" name="Load" description="Operation speculatively executed, load"/>
    <event event="0x71" title="Instruction" name="Store" description="Operation speculatively executed, store"/>
    <event event="0x72" title="Instruction" name="Load/Store" description="Operation speculatively executed, load or store"/>
    <event event="0x73" title="Instruction" name="Integer" description="Operation speculatively executed, integer data processing"/>
    <event event="0x74" title="Instruction" name="Advanced SIMD" description="Operation speculatively executed, Advanced SIMD instruction"/>
    <event event="0x75" title="Instruction" name="VFP" description="Operation speculatively executed, floating-point instruction"/>
    <event event="0x77" title="Instruction" name="Crypto" description="Operation speculatively executed, Cryptographic instruction"/>
    <event event="0x7a" title="Branch" name="Indirect" description="Branch speculatively executed - Indirect branch"/>
    <event event="0x7c" title="Instruction" name="ISB" description="Barrier speculatively executed, ISB"/>
    <event event="0x7d" title="Instruction" name="DSB" description="Barrier speculatively executed, DSB"/>
    <event event="0x7e" title="Instruction" name="DMB" description="Barrier speculatively executed, DMB"/>
    <event event="0x8a" title="Exception" name="Hypervisor call" description="Exception taken, Hypervisor Call"/>
    <event event="0xc0" title="Instruction" name="Stalled Linefill" description="A linefill caused an instruction side stall"/>
    <event event="0xc1" title="Instruction" name="Stalled Page Table Walk" description="A translation table walk caused an instruction side stall"/>
    <event event="0xc2" title="Cache" name="Tag Ways" description="Number of ways read in the instruction cache - Tag RAM"/>
    <event event="0xc3" title="Cache" name="Data Ways" description="Number of ways read in the instruction cache - Data RAM"/>
    <event event="0xc4" title="Cache" name="BATC Read" description="Number of ways read in the instruction BTAC RAM"/>
    <event event="0xd3" title="Slots" name="Load-Store Unit" description="Duration for which all slots in the Load-Store Unit are busy"/>
    <event event="0xd8" title="Slots" name="Load-Store Issue Queue" description="Duration for which all slots in the load-store issue queue are busy"/>
    <event event="0xd9" title="Slots" name="Data Processing Issue Queue" description="Duration for which all slots in the data processing issue queue are busy"/>
    <event event="0xda" title="Slots" name="Data Engine Issue Queue" description="Duration for which all slots in the Data Engine issue queue are busy"/>
    <event event="0xdc" title="Hypervisor" name="Traps" description="Number of Traps to hypervisor"/>
    <event event="0xde" title="ETM" name="Output 0" description="ETM trace unit output 0"/>
    <event event="0xdf" title="ETM" name="Output 1" description="ETM trace unit output 1"/>
    <event event="0xe0" title="MMU" name="Table Walk" description="Duration of a translation table walk handled by the MMU"/>
    <event event="0xe1" title="MMU" name="Stage1 Table Walk" description="Duration of a Stage 1 translation table walk handled by the MMU"/>
    <event event="0xe2" title="MMU" name="Stage2 Table Walk" description="Duration of a Stage 2 translation table walk handled by the MMU"/>
    <event event="0xe3" title="MMU" name="LSU Table Walk" description="Duration of a translation table walk requested by the LSU"/>
    <event event="0xe4" title="MMU" name="Instruction Table Walk" description="Duration of a translation table walk requested by the Instruction Side"/>
    <event event="0xe5" title="MMU" name="Preload Table Walk" description="Duration of a translation table walk requested by a Preload instruction or Prefetch request"/>
    <event event="0xe6" title="MMU" name="cp15 Table Walk" description="Duration of a translation table walk requested by a CP15 operation (maintenance by MVA and VA to PA operations)"/>
    <event event="0xe7" title="Cache" name="L1 PLD TLB refill" description="Level 1 PLD TLB refill"/>
    <event event="0xe8" title="Cache" name="L1 CP15 TLB refill" description="Level 1 CP15 TLB refill"/>
    <event event="0xe9" title="Cache" name="L1 TLB flush" description="Level 1 TLB flush"/>
    <event event="0xea" title="Cache" name="L2 TLB access" description="Level 2 TLB access"/>
    <event event="0xeb" title="Cache" name="L2 TLB miss" description="Level 2 TLB miss"/>
    <event event="0xec" title="Cache" name="VIPT hit" description="Data cache hit in itself due to VIPT aliasing"/>
  </category>
  <counter_set name="ARMv7_Cortex_A7_cnt" count="4"/>
  <category name="Cortex-A7" counter_set="ARMv7_Cortex_A7_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv7_Cortex_A7_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Software increment. The register is incremented only on writes to the Software Increment Register."/>
    <event event="0x01" title="Cache" name="Instruction refill" description="Instruction fetch that causes a refill at (at least) the lowest level of instruction or unified cache. Includes the speculative linefills in the count."/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="Instruction fetch that causes a TLB refill at (at least) the lowest level of TLB. Includes the speculative requests in the count."/>
    <event event="0x03" title="Cache" name="Data refill" description="Data read or write operation that causes a refill at (at least) the lowest level of data or unified cache. Counts the number of allocations performed in the Data Cache because of a read or a write."/>
    <event event="0x04" title="Cache" name="Data access" description="Data read or write operation that causes a cache access at (at least) the lowest level of data or unified cache. This includes speculative reads."/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="Data read or write operation that causes a TLB refill at (at least) the lowest level of TLB. This does not include micro TLB misses because of PLD, PLI, CP15 Cache operation by MVA and CP15 VA to PA operations."/>
    <event event="0x06" title="Instruction" name="Load" description="Data read architecturally executed. Counts the number of data read instructions accepted by the Load Store Unit. This includes counting the speculative and aborted LDR/LDM, and the reads because of the SWP instructions."/>
    <event event="0x07" title="Instruction" name="Store" description="Data write architecturally executed. Counts the number of data write instructions accepted by the Load Store Unit. This includes counting the speculative and aborted STR/STM, and the writes because of the SWP instructions."/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken. Counts the number of exceptions architecturally taken."/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return architecturally executed"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Change to ContextID retired. Counts the number of instructions architecturally executed writing into the ContextID Register."/>
    <event event="0x0c" title="Branch" name="PC change" description="Software change of PC"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Immediate branch architecturally executed (taken or not taken). This includes the branches which are flushed due to a previous load/store which aborts late."/>
    <event event="0x0e" title="Procedure" name="Return" description="Procedure return (other than exception returns) architecturally executed"/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Unaligned load-store"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Branch mispredicted/not predicted. Counts the number of mispredicted or not-predicted branches executed. This includes the branches which are flushed because of a previous load/store which aborts late."/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Branches or other change in program flow that could have been predicted by the branch prediction resources of the processor. This includes the branches which are flushed because of a previous load/store which aborts late."/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="Instruction Cache access"/>
    <event event="0x15" title="Cache" name="L1 data eviction" description="Data cache eviction"/>
    <event event="0x16" title="Cache" name="L2 data access" description="Level 2 data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="Level 2 data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="Level 2 data cache write-back. Data transfers made as a result of a coherency request from the Level 2 caches to outside of the Level 1 and Level 2 caches are not counted. Write-backs made as a result of CP15 cache maintenance operations are counted."/>
    <event event="0x19" title="Bus" name="Access" description="Bus accesses. Single transfer bus accesses on either of the ACE read or write channels might increment twice in one cycle if both the read and write channels are active simultaneously. Operations that utilise the bus that do not explicitly transfer data, such as barrier or coherency operations are counted as bus accesses."/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x60" title="Bus" name="Read" description="Bus access, read"/>
    <event event="0x61" title="Bus" name="Write" description="Bus access, write"/>
    <event event="0x86" title="Exception" name="IRQ" description="IRQ exception taken"/>
    <event event="0x87" title="Exception" name="FIQ" description="FIQ exception taken"/>
    <event event="0xc0" title="Memory" name="External request" description="External memory request"/>
    <event event="0xc1" title="Memory" name="Non-cacheable ext req" description="Non-cacheable external memory request"/>
    <event event="0xc2" title="Cache" name="Linefill" description="Linefill because of prefetch"/>
    <event event="0xc3" title="Cache" name="Linefill dropped" description="Prefetch linefill dropped"/>
    <event event="0xc4" title="Cache" name="Allocate mode enter" description="Entering read allocate mode"/>
    <event event="0xc5" title="Cache" name="Allocate mode" description="Read allocate mode"/>
    <event event="0xc7" title="ETM" name="ETM Ext Out[0]" description="ETM Ext Out[0]"/>
    <event event="0xc8" title="ETM" name="ETM Ext Out[1]" description="ETM Ext Out[1]"/>
    <event event="0xc9" title="Instruction" name="Pipeline stall" description="Data Write operation that stalls the pipeline because the store buffer is full"/>
    <event event="0xca" title="Memory" name="Snoop" description="Data snooped from other processor. This event counts memory-read operations that read data from another processor within the local Cortex-A7 cluster, rather than accessing the L2 cache or issuing an external read. It increments on each transaction, rather than on each beat of data."/>
  </category>
  <counter_set name="ARMv7_Cortex_A8_cnt" count="4"/>
  <category name="Cortex-A8" counter_set="ARMv7_Cortex_A8_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv7_Cortex_A8_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Incremented only on writes to the Software Increment Register"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="Instruction fetch that causes a refill at the lowest level of instruction or unified cache. Each instruction fetch from normal cacheable memory that causes a refill from outside of the cache is counted. Accesses that do not cause a new cache refill, but are satisfied from refilling data of a previous miss are not counted. Where instruction fetches consist of multiple instructions, these accesses count as single events. CP15 cache maintenance operations do not count as events. This counter increments for speculative instruction fetches and for fetches of instructions that reach execution."/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="Instruction fetch that causes a TLB refill at the lowest level of TLB. Each instruction fetch that causes a translation table walk or an access to another level of TLB caching is counted. CP15 TLB maintenance operations do not count as events. This counter increments for speculative instruction fetches and for fetches of instructions that reach execution."/>
    <event event="0x03" title="Cache" name="Data refill" description="Data read or write operation that causes a refill at the lowest level of data or unified cache. Each data read from or write to normal cacheable memory that causes a refill from outside of the cache is counted. Accesses that do not cause a new cache refill, but are satisfied from refilling data of a previous miss are not counted. Each access to a cache line to normal cacheable memory that causes a new linefill is counted, including the multiple transaction of instructions such as LDM or STM, PUSH and POP. Write-through writes that hit in the cache do not cause a linefill and so are not counted. CP15 cache maintenance operations do not count as events. This counter increments for speculative data accesses and for data accesses that are explicitly made by instructions."/>
    <event event="0x04" title="Cache" name="Data access" description="Data read or write operation that causes a cache access at the lowest level of data or unified cache. Each access to a cache line to normal cacheable memory is counted including the multiple transaction of instructions such as LDM or STM. CP15 cache maintenance operations do not count as events. This counter increments for speculative data accesses and for data accesses that are explicitly made by instructions."/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="Data read or write operation that causes a TLB refill at the lowest level of TLB. Each data read or write operation that causes a translation table walk or an access to another level of TLB caching is counted. CP15 TLB maintenance operations do not count as events. This counter increments for speculative data accesses and for data accesses that are explicitly made by instructions."/>
    <event event="0x06" title="Instruction" name="Load" description="Data read architecturally executed. This counter increments for every instruction that explicitly read data, including SWP. This counter only increments for instructions that are unconditional or that pass their condition codes."/>
    <event event="0x07" title="Instruction" name="Store" description="Data write architecturally executed. The counter increments for every instruction that explicitly wrote data, including SWP. This counter only increments for instructions that are unconditional or that pass their condition codes."/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed. This counter counts for all instructions, including conditional instructions that fail their condition codes."/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken. This counts for each exception taken."/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return architecturally executed. This counter only increments for instructions that are unconditional or that pass their condition codes."/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Instruction that writes to the Context ID Register architecturally executed. This counter only increments for instructions that are unconditional or that pass their condition codes."/>
    <event event="0x0c" title="Branch" name="PC change" description="Software change of PC, except by an exception, architecturally executed. This counter only increments for instructions that are unconditional or that pass their condition codes."/>
    <event event="0x0d" title="Branch" name="Immediate" description="Immediate branch architecturally executed, taken or not taken. This includes B{L}, BLX, CB{N}Z, HB{L}, and HBLP. This counter counts for all immediate branch instructions that are architecturally executed, including conditional instructions that fail their condition codes."/>
    <event event="0x0e" title="Procedure" name="Return" description="Procedure return, other than exception returns, architecturally executed. This counter only increments for instructions that are unconditional or that pass their condition codes."/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Unaligned access architecturally executed. This counts each instruction that is an access to an unaligned address. This counter only increments for instructions that are unconditional or that pass their condition codes."/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Branch mispredicted or not predicted. This counts for every pipeline flush because of a misprediction from the program flow prediction resources."/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Branches or other change in the program flow that could have been predicted by the branch prediction resources of the processor"/>
    <event event="0x40" title="Cache" name="Write buffer full" description="Any write buffer full cycle"/>
    <event event="0x41" title="Cache" name="L2 store" description="Any store that is merged in the L2 memory system"/>
    <event event="0x42" title="Cache" name="Bufferable transaction" description="Any bufferable store transaction from load/store to L2 cache, excluding eviction or cast out data"/>
    <event event="0x43" title="Cache" name="L2 access" description="Any accesses to the L2 cache"/>
    <event event="0x44" title="Cache" name="L2 miss" description="Any cacheable miss in the L2 cache"/>
    <event event="0x45" title="AXI" name="Read" description="The number of AXI read data transfers"/>
    <event event="0x46" title="AXI" name="Write" description="The number of AXI write data transfers"/>
    <event event="0x47" title="Memory" name="Replay event" description="Any replay event in the memory system"/>
    <event event="0x48" title="Memory" name="Unaligned access replay" description="Any unaligned memory access that results in a replay"/>
    <event event="0x49" title="Cache" name="L1 data hash miss" description="Any L1 data memory access that misses in the cache as a result of the hashing algorithm. The cases covered are: hash hit and physical address miss, hash hit and physical address hit in another way and hash miss and physical address hit."/>
    <event event="0x4a" title="Cache" name="L1 inst hash miss" description="Any L1 instruction memory access that misses in the cache as a result of the hashing algorithm. The cases covered are: hash hit and physical address miss, hash hit and physical address hit in another way and hash miss and physical address hit."/>
    <event event="0x4b" title="Cache" name="L1 page coloring" description="Any L1 data memory access in which a page coloring alias occurs. alias = virtual address [12] ! = physical address [12]. This behavior results in a data memory eviction or cast out."/>
    <event event="0x4c" title="NEON" name="L1 cache hit" description="Any NEON access that hits in the L1 data cache"/>
    <event event="0x4d" title="NEON" name="L1 cache access" description="Any NEON cacheable data accesses for L1 data cache"/>
    <event event="0x4e" title="NEON" name="L2 cache access" description="Any L2 cache accesses as a result of a NEON memory access"/>
    <event event="0x4f" title="NEON" name="L2 cache hit" description="Any NEON hit in the L2 cache"/>
    <event event="0x50" title="Cache" name="L1 inst access" description="Any L1 instruction cache access, excluding CP15 cache accesses"/>
    <event event="0x51" title="Branch" name="Return stack misprediction" description="Any return stack misprediction because of incorrect target address for a taken return stack pop"/>
    <event event="0x52" title="Branch" name="Direction misprediction" description="Two forms of branch direction misprediction: branch predicted taken, but was not taken and branch predicted not taken, but was taken"/>
    <event event="0x53" title="Branch" name="Taken prediction" description="Any predictable branch that is predicted to be taken"/>
    <event event="0x54" title="Branch" name="Executed and taken prediction" description="Any predictable branch that is executed and taken"/>
    <event event="0x55" title="Core" name="Operations issued" description="Number of operations issued, where an operation is either: an instruction or one operation in a sequence of operations that make up a multi-cycle instruction"/>
    <event event="0x56" title="Core" name="No issue cycles" description="Increment for every cycle that no instructions are available for issue"/>
    <event event="0x57" title="Core" name="Issue cycles" description="For every cycle, this event counts the number of instructions issued in that cycle. Multi-cycle instructions are only counted once."/>
    <event event="0x58" title="NEON" name="MRC data wait" description="Number of cycles the processor stalls waiting on MRC data from NEON"/>
    <event event="0x59" title="NEON" name="Full queue" description="Number of cycles that the processor stalls as a result of a full NEON instruction queue or NEON load queue"/>
    <event event="0x5a" title="NEON" name="Idle" description="Number of cycles that NEON and integer processors are both not idle"/>
    <event event="0x70" title="External" name="PMUEXTIN[0]" description="Counts any event from external input source PMUEXTIN[0]"/>
    <event event="0x71" title="External" name="PMUEXTIN[1]" description="Counts any event from external input source PMUEXTIN[1]"/>
    <event event="0x72" title="External" name="PMUEXTIN[0,1]" description="Counts any event from both external input sources PMUEXTIN[0] and PMUEXTIN[1]"/>
  </category>
  <counter_set name="ARMv7_Cortex_A9_cnt" count="6"/>
  <category name="Cortex-A9" counter_set="ARMv7_Cortex_A9_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv7_Cortex_A9_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Incremented only on writes to the Software Increment Register"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="Instruction fetch that causes a refill of at least the level of instruction or unified cache closest to the processor"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="Instruction fetch that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x03" title="Cache" name="Data refill" description="Memory Read or Write operation that causes a refill of at least the level of data or unified cache closest to the processor"/>
    <event event="0x04" title="Cache" name="Data access" description="Memory Read or Write operation that causes a cache access to at least the level of data or unified cache closest to the processor"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="Memory Read or Write operation that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x06" title="Instruction" name="Load" description="Memory-reading instruction architecturally executed"/>
    <event event="0x07" title="Instruction" name="Store" description="Memory-writing instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return architecturally executed"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Instruction that writes to the CONTEXTIDR architecturally executed"/>
    <event event="0x0c" title="Branch" name="PC change" description="Software change of the Program Counter, except by an exception, architecturally executed"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Immediate branch architecturally executed"/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Unaligned access architecturally executed"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Branch mispredicted or not predicted"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Branch or other change in program flow that could have been predicted by the branch prediction resources of the processor"/>
    <event event="0x40" title="Java" name="Bytecode execute" description="Counts the number of Java bytecodes being decoded, including speculative ones"/>
    <event event="0x41" title="Java" name="SW bytecode execute" description="Counts the number of software Java bytecodes being decoded, including speculative ones"/>
    <event event="0x42" title="Jazelle" name="Backward branch execute" description="Counts the number of Jazelle taken branches being executed. This includes the branches that are flushed because of a previous load/store that aborts late."/>
    <event event="0x50" title="Cache" name="Coherency miss" description="Counts the number of coherent linefill requests performed by the Cortex-A9 processor that also miss in all the other Cortex-A9 processors. This means that the request is sent to the external memory."/>
    <event event="0x51" title="Cache" name="Coherency hit" description="Counts the number of coherent linefill requests performed by the Cortex-A9 processor that hit in another Cortex-A9 processor. This means that the linefill data is fetched directly from the relevant Cortex-A9 cache."/>
    <event event="0x60" title="Cache" name="Inst dependent stall" description="Counts the number of cycles where the processor: is ready to accept new instructions, does not receive a new instruction, because: the instruction side is unable to provide one or the instruction cache is performing at least one linefill"/>
    <event event="0x61" title="Cache" name="Data dependent stall" description="Counts the number of cycles where the processor has some instructions that it cannot issue to any pipeline, and the Load Store unit has at least one pending linefill request, and no pending TLB requests"/>
    <event event="0x62" title="Cache" name="TLB stall" description="Counts the number of cycles where the processor is stalled waiting for the completion of translation table walks from the main TLB. The processor stalls because the instruction side is not able to provide the instructions, or the data side is not able to provide the necessary data."/>
    <event event="0x63" title="Intrinsic" name="STREX pass" description="Counts the number of STREX instructions architecturally executed and passed"/>
    <event event="0x64" title="Intrinsic" name="STREX fail" description="Counts the number of STREX instructions architecturally executed and failed"/>
    <event event="0x65" title="Cache" name="Data eviction" description="Counts the number of eviction requests because of a linefill in the data cache"/>
    <event event="0x66" title="Pipeline" name="Issue stage no dispatch" description="Counts the number of cycles where the issue stage does not dispatch any instruction because it is empty or cannot dispatch any instructions"/>
    <event event="0x67" title="Pipeline" name="Issue stage empty" description="Counts the number of cycles where the issue stage is empty"/>
    <event event="0x68" title="Instruction" name="Executed" description="Counts the number of instructions going through the Register Renaming stage. This number is an approximate number of the total number of instructions speculatively executed, and an even more approximate number of the total number of instructions architecturally executed. The approximation depends mainly on the branch misprediction rate."/>
    <event event="0x69" title="Cache" name="Data linefills" description="Counts the number of linefills performed on the external AXI bus. This event counts all data linefill requests, caused by: loads, including speculative ones, stores, PLD, prefetch or page table walk."/>
    <event event="0x6a" title="Cache" name="Prefetch linefills" description="Counts the number of data linefills caused by prefetcher requests"/>
    <event event="0x6b" title="Cache" name="Prefetch hits" description="Counts the number of cache hits in a line that belongs to a stream followed by the prefetcher. This includes: lines that have been prefetched by the automatic data prefetcher and lines already present in the cache, before the prefetcher action."/>
    <event event="0x6e" title="Procedure" name="Return" description="Counts the number of procedure returns whose condition codes do not fail, excluding all returns from exception. This count includes procedure returns that are flushed because of a previous load/store that aborts late."/>
    <event event="0x70" title="Instruction" name="Main execution unit" description="Counts the number of instructions being executed in the main execution pipeline of the processor, the multiply pipeline and arithmetic logic unit pipeline. The counted instructions are still speculative."/>
    <event event="0x71" title="Instruction" name="Second execution unit" description="Counts the number of instructions being executed in the processor second execution pipeline (ALU). The counted instructions are still speculative."/>
    <event event="0x72" title="Instruction" name="Load/Store" description="Counts the number of instructions being executed in the Load/Store unit. The counted instructions are still speculative."/>
    <event event="0x73" title="Instruction" name="Floating point" description="Counts the number of floating-point instructions going through the Register Rename stage. Instructions are still speculative in this stage."/>
    <event event="0x74" title="Instruction" name="NEON" description="Counts the number of NEON instructions going through the Register Rename stage. Instructions are still speculative in this stage."/>
    <event event="0x80" title="Stalls" name="PLD" description="Counts the number of cycles where the processor is stalled because PLD slots are all full"/>
    <event event="0x81" title="Stalls" name="Memory write" description="Counts the number of cycles when the processor is stalled. The data side is stalled also, because it is full and executes writes to the external memory."/>
    <event event="0x82" title="Stalls" name="Inst main TLB miss" description="Counts the number of stall cycles because of main TLB misses on requests issued by the instruction side"/>
    <event event="0x83" title="Stalls" name="Data main TLB miss" description="Counts the number of stall cycles because of main TLB misses on requests issued by the data side"/>
    <event event="0x84" title="Stalls" name="Inst micro TLB miss" description="Counts the number of stall cycles because of micro TLB misses on the instruction side. This event does not include main TLB miss stall cycles that are already counted in the corresponding main TLB event."/>
    <event event="0x85" title="Stalls" name="Data micro TLB miss" description="Counts the number of stall cycles because of micro TLB misses on the data side. This event does not include main TLB miss stall cycles that are already counted in the corresponding main TLB event."/>
    <event event="0x86" title="Stalls" name="DMB" description="Counts the number of stall cycles because of the execution of a DMB. This includes all DMB instructions being executed, even speculatively."/>
    <event event="0x8a" title="Clock" name="Integer core" description="Counts the number of cycles when the integer core clock is enabled"/>
    <event event="0x8b" title="Clock" name="Data engine" description="Counts the number of cycles when the data engine clock is enabled"/>
    <event event="0x8c" title="Clock" name="NEON" description="Counts the number of cycles when the NEON SIMD clock is enabled"/>
    <event event="0x8d" title="Memory" name="TLB inst allocations" description="Counts the number of TLB allocations because of Instruction requests"/>
    <event event="0x8e" title="Memory" name="TLB data allocations" description="Counts the number of TLB allocations because of Data requests"/>
    <event event="0x90" title="Instruction" name="ISB" description="Counts the number of ISB instructions architecturally executed"/>
    <event event="0x91" title="Instruction" name="DSB" description="Counts the number of DSB instructions architecturally executed"/>
    <event event="0x92" title="Instruction" name="DMB" description="Counts the number of DMB instructions speculatively executed"/>
    <event event="0x93" title="External" name="Interrupts" description="Counts the number of external interrupts executed by the processor"/>
    <event event="0xa0" title="PLE" name="Cache line rq completed" description="Counts the number of PLE cache line requests completed"/>
    <event event="0xa1" title="PLE" name="Cache line rq skipped" description="Counts the number of PLE cache line requests skipped"/>
    <event event="0xa2" title="PLE" name="FIFO flush" description="Counts the number of PLE FIFO flush requests"/>
    <event event="0xa3" title="PLE" name="Request completed" description="Counts the number of PLE FIFO flush completed"/>
    <event event="0xa4" title="PLE" name="FIFO overflow" description="Counts the number of PLE FIFO flush overflowed"/>
    <event event="0xa5" title="PLE" name="Request programmed" description="Counts the number of PLE FIFO flush program requests"/>
  </category>
  <counter_set name="ARMv7R_Cortex_R4_cnt" count="3"/>
  <category name="Cortex_R4" counter_set="ARMv7R_Cortex_R4_cnt" per_cpu="yes">

    <event counter="ARMv7R_Cortex_R4_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>

    <event event="0x00" title="Software" name="Increment" description="Incremented only on writes to the Software Increment Register"/>

    <event event="0x01" title="Cache" name="Instruction cache miss" description="Each instruction fetch from normal cacheable memory that causes a refill from the L2 memory system generates this event. Accesses that do not cause a new cache refill, but are satisfied from refilling data of a previous miss are not counted."/>
    <event event="0x03" title="Cache" name="Data cache miss" description="Each data read from or write to normal cacheable memory that causes a refill from the L2 memory system generates this event. Accesses that do not cause a new cache refill, but are satisfied from refilling data of a previous miss are not counted."/>
    <event event="0x04" title="Cache" name="Data access" description="Each access to a cache line is counted including the multiple transactions of an LDM, STM, or other operations. CP15 cache maintenance operations do not count as events"/>

    <event event="0x06" title="Data" name="Data Read" description="Data Read architecturally executed. This event occurs for every instruction that explicitly reads data, including SWP."/>
    <event event="0x07" title="Data" name="Data Write" description="Data Write architecturally executed. This event occurs for every instruction that explicitly writes data, including SWP."/>

    <event event="0x08" title="Instruction" name="Instruction Executed" description="Instruction architecturally executed."/>
    <event event="0x5e" title="Instruction" name="Dual-issued Pair Executed" description="Dual-issued pair of instructions architecturally executed."/>

    <event event="0x09" title="Exception" name="Taken" description="This event occurs on each exception taken."/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return architecturally executed. This event occurs on every exception return."/>
    <event event="0x0b" title="Context ID" name="Change" description="Change to Context ID executed."/>
    <event event="0x0c" title="Program Counter" name="SW change" description="Software changed the PC, except by an exception, architecturally executed."/>
    <event event="0x0d" title="Branch" name="Instruction executed" description="B immediate, BL immediate or BLX immediate instruction architecturally executed (taken or not taken)."/>
    <event event="0x0e" title="Procedure" name="Returns" description="Procedure return architecturally executed, other than exception returns, for example, BZ Rm, LDM Rn, {..,PC}."/>
    <event event="0x0f" title="Access" name="Unaligned" description="This event occurs for each instruction that was to an unaligned address that either triggered an alignment fault, or would have done so if the SCTLR A-bit had been set."/>

    <event event="0x10" title="Branch" name="Mispredicted" description="Branch mispredicted or not predicted."/>
    <event event="0x12" title="Branch" name="Predicted" description="Branches or other change in program flow that could have been predicted by the branch prediction resources of the processor."/>

    <event event="0x40" title="Pipeline" name="Instruction stall" description="Stall because instruction buffer cannot deliver an instruction. This can indicate an instruction cache miss. This event occurs every cycle where the condition is present."/>
    <event event="0x41" title="Pipeline" name="Dependency stall" description="Stall because of a data dependency between instructions. This event occurs every cycle where the condition is present."/>
    <event event="0x42" title="Cache" name="Write-back" description="Data cache write-back. This event occurs once for each line that is written back from the cache."/>
    <event event="0x43" title="External" name="Access" description="External memory request. Examples of this are cache refill, Non-cacheable accesses, write-through writes, cache line evictions (write-back)."/>
    <event event="0x44" title="Pipeline" name="LSU busy" description="Stall because of LSU being busy. This event takes place each clock cycle where the condition is met. A high incidence of this event indicates the pipeline is often waiting for transactions to complete on the external bus."/>
    <event event="0x45" title="Store Buffer" name="Drains" description="Store buffer was forced to drain completely. Examples of this are DMB, Strongly-ordered memory access, or similar events."/>

    <event event="0x46" title="Interrupt" name="FIQ Disabled" description="The number of cycles FIQ interrupts are disabled."/>
    <event event="0x47" title="Store Buffer" name="IRQ Disabled" description="The number of cycles IRQ interrupts are disabled."/>

    <event event="0x48" title="ETM" name="ETMEXTOUT[0]" description=""/>
    <event event="0x49" title="ETM" name="ETMEXTOUT[1]" description=""/>

    <event event="0x4a" title="Cache" name="Inst tag or parity error" description="Instruction cache tag RAM parity or correctable ECC error."/>
    <event event="0x4b" title="Cache" name="Inst parity error" description="Instruction cache data RAM parity or correctable ECC error."/>
    <event event="0x4c" title="Cache" name="Data tag or parity error" description="Data cache tag or dirty RAM parity error or correctable ECC error."/>
    <event event="0x4d" title="Cache" name="Data parity error" description="Data cache data RAM parity error or correctable ECC error"/>

    <event event="0x4e" title="TCM" name="Error Prefetch" description="TCM fatal ECC error reported from the prefetch unit."/>
    <event event="0x4f" title="TCM" name="Error Load/Store" description="TCM fatal ECC error reported from the load/store unit."/>

    <event event="0x50" title="Store Buffer" name="Merge" description="Store buffer merge."/>

    <event event="0x51" title="Pipeline" name="LSU store buffer full" description="LSU stall caused by full store buffer."/>
    <event event="0x52" title="Pipeline" name="LSU store queue full" description="LSU stall caused by store queue full."/>

    <event event="0x53" title="Instruction" name="Integer divide" description="Integer divide instruction, SDIV or UDIV, executed."/>
    <event event="0x54" title="Pipeline" name="Integer divide stall" description="Stall cycle caused by integer divide."/>

    <event event="0x55" title="Instruction" name="Linefill initiated" description="PLD instruction that initiates a linefill."/>
    <event event="0x56" title="Instruction" name="Linefill not initiated" description="PLD instruction that did not initiate a linefill because of a resource shortage."/>

    <event event="0x57" title="Bus" name="Non-cachable access" description="Non-cacheable access on AXI master bus."/>
    <event event="0x58" title="Cache" name="Instruction cache access" description="Instruction cache access. This is an analog to event 0x04 (Data / Cache Access)"/>

    <event event="0x59" title="Cache" name="Two slots data" description="Store buffer operation has detected that two slots have data in same cache line but with different attributes."/>
    <event event="0x5a" title="Branch" name="Dual issue case A" description="Dual issue case A (branch)."/>
    <event event="0x5b" title="Branch" name="Dual issue case B1, B2, F2, F2D" description="Dual issue case B1, B2, F2 (load/store), F2D."/>
    <event event="0x5c" title="Branch" name="Dual issue other" description="Dual issue other case."/>
    <event event="0x5d" title="Instruction" name="Double arithmetic" description="Double precision floating point arithmetic or conversion instruction executed."/>

    <event event="0x60" title="Cache" name="Data ECC error" description="Data cache data RAM fatal ECC error."/>
    <event event="0x61" title="Cache" name="Tag/dirty ECC error" description="Data cache tag/dirty RAM fatal ECC error."/>

    <event event="0x62" title="Processor" name="Livelock" description="Processor livelock because of hard errors or exception at exception vector."/>

    <event event="0x64" title="ATCM" name="Multi-bit error" description="ATCM multi-bit ECC error."/>
    <event event="0x65" title="B0TCM" name="Multi-bit error" description="B0TCM multi-bit ECC error."/>
    <event event="0x66" title="B1TCM" name="Multi-bit error" description="B1TCM multi-bit ECC error."/>
    <event event="0x67" title="ATCM" name="Single-bit error" description="ATCM single-bit ECC error."/>
    <event event="0x68" title="B0TCM" name="Single-bit error" description="B0TCM single-bit ECC error."/>
    <event event="0x69" title="B1TCM" name="Single-bit error" description="B1TCM single-bit ECC error."/>

    <event event="0x6a" title="TCM" name="Load/Store error" description="TCM correctable ECC error reported by load/store unit."/>
    <event event="0x6b" title="TCM" name="Prefetch error" description="TCM correctable ECC error reported by prefetch unit."/>
    <event event="0x6c" title="TCM" name="AXI slave fatal error" description="TCM fatal ECC error reported by AXI slave interface."/>
    <event event="0x6d" title="TCM" name="AXI slave error" description="TCM correctable ECC error reported by AXI slave interface."/>

  </category>
  <counter_set name="ARMv7R_Cortex_R5_cnt" count="3"/>
  <category name="Cortex_R5" counter_set="ARMv7R_Cortex_R5_cnt" per_cpu="yes">

    <event counter="ARMv7R_Cortex_R5_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>

    <event event="0x00" title="Software" name="Increment" description="Incremented only on writes to the Software Increment Register"/>

    <event event="0x01" title="Cache" name="Instruction cache miss" description="Each instruction fetch from normal cacheable memory that causes a refill from the L2 memory system generates this event. Accesses that do not cause a new cache refill, but are satisfied from refilling data of a previous miss are not counted."/>
    <event event="0x03" title="Cache" name="Data cache miss" description="Each data read from or write to normal cacheable memory that causes a refill from the L2 memory system generates this event. Accesses that do not cause a new cache refill, but are satisfied from refilling data of a previous miss are not counted."/>
    <event event="0x04" title="Cache" name="Data access" description="Each access to a cache line is counted including the multiple transactions of an LDM, STM, or other operations. CP15 cache maintenance operations do not count as events"/>

    <event event="0x06" title="Data" name="Data Read" description="Data Read architecturally executed. This event occurs for every instruction that explicitly reads data, including SWP."/>
    <event event="0x07" title="Data" name="Data Write" description="Data Write architecturally executed. This event occurs for every instruction that explicitly writes data, including SWP."/>

    <event event="0x08" title="Instruction" name="Instruction Executed" description="Instruction architecturally executed."/>
    <event event="0x5e" title="Instruction" name="Dual-issued Pair Executed" description="Dual-issued pair of instructions architecturally executed."/>

    <event event="0x09" title="Exception" name="Taken" description="This event occurs on each exception taken."/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return architecturally executed. This event occurs on every exception return."/>
    <event event="0x0b" title="Context ID" name="Change" description="Change to Context ID executed."/>
    <event event="0x0c" title="Program Counter" name="SW change" description="Software changed the PC, except by an exception, architecturally executed."/>
    <event event="0x0d" title="Branch" name="Instruction executed" description="B immediate, BL immediate or BLX immediate instruction architecturally executed (taken or not taken)."/>
    <event event="0x0e" title="Procedure" name="Returns" description="Procedure return architecturally executed, other than exception returns, for example, BZ Rm, LDM Rn, {..,PC}."/>
    <event event="0x0f" title="Access" name="Unaligned" description="This event occurs for each instruction that was to an unaligned address that either triggered an alignment fault, or would have done so if the SCTLR A-bit had been set."/>

    <event event="0x10" title="Branch" name="Mispredicted" description="Branch mispredicted or not predicted."/>
    <event event="0x12" title="Branch" name="Predicted" description="Branches or other change in program flow that could have been predicted by the branch prediction resources of the processor."/>

    <event event="0x40" title="Pipeline" name="Instruction stall" description="Stall because instruction buffer cannot deliver an instruction. This can indicate an instruction cache miss. This event occurs every cycle where the condition is present."/>
    <event event="0x41" title="Pipeline" name="Dependency stall" description="Stall because of a data dependency between instructions. This event occurs every cycle where the condition is present."/>
    <event event="0x42" title="Cache" name="Write-back" description="Data cache write-back. This event occurs once for each line that is written back from the cache."/>
    <event event="0x43" title="External" name="Access" description="External memory request. Examples of this are cache refill, Non-cacheable accesses, write-through writes, cache line evictions (write-back)."/>
    <event event="0x44" title="Pipeline" name="LSU busy" description="Stall because of LSU being busy. This event takes place each clock cycle where the condition is met. A high incidence of this event indicates the pipeline is often waiting for transactions to complete on the external bus."/>
    <event event="0x45" title="Store Buffer" name="Drains" description="Store buffer was forced to drain completely. Examples of this are DMB, Strongly-ordered memory access, or similar events."/>

    <event event="0x46" title="Interrupt" name="FIQ Disabled" description="The number of cycles FIQ interrupts are disabled."/>
    <event event="0x47" title="Store Buffer" name="IRQ Disabled" description="The number of cycles IRQ interrupts are disabled."/>

    <event event="0x48" title="ETM" name="ETMEXTOUT[0]" description=""/>
    <event event="0x49" title="ETM" name="ETMEXTOUT[1]" description=""/>

    <event event="0x4a" title="Cache" name="Inst tag or parity error" description="Instruction cache tag RAM parity or correctable ECC error."/>
    <event event="0x4b" title="Cache" name="Inst parity error" description="Instruction cache data RAM parity or correctable ECC error."/>
    <event event="0x4c" title="Cache" name="Data tag or parity error" description="Data cache tag or dirty RAM parity error or correctable ECC error."/>
    <event event="0x4d" title="Cache" name="Data parity error" description="Data cache data RAM parity error or correctable ECC error"/>

    <event event="0x4e" title="TCM" name="Error Prefetch" description="TCM fatal ECC error reported from the prefetch unit."/>
    <event event="0x4f" title="TCM" name="Error Load/Store" description="TCM fatal ECC error reported from the load/store unit."/>

    <event event="0x50" title="Store Buffer" name="Merge" description="Store buffer merge."/>

    <event event="0x51" title="Pipeline" name="LSU store buffer full" description="LSU stall caused by full store buffer."/>
    <event event="0x52" title="Pipeline" name="LSU store queue full" description="LSU stall caused by store queue full."/>

    <event event="0x53" title="Instruction" name="Integer divide" description="Integer divide instruction, SDIV or UDIV, executed."/>
    <event event="0x54" title="Pipeline" name="Integer divide stall" description="Stall cycle caused by integer divide."/>

    <event event="0x55" title="Instruction" name="Linefill initiated" description="PLD instruction that initiates a linefill."/>
    <event event="0x56" title="Instruction" name="Linefill not initiated" description="PLD instruction that did not initiate a linefill because of a resource shortage."/>

    <event event="0x57" title="Bus" name="Non-cachable access" description="Non-cacheable access on AXI master bus."/>
    <event event="0x58" title="Cache" name="Instruction cache access" description="Instruction cache access. This is an analog to event 0x04 (Data / Cache Access)"/>

    <event event="0x59" title="Cache" name="Two slots data" description="Store buffer operation has detected that two slots have data in same cache line but with different attributes."/>
    <event event="0x5a" title="Branch" name="Dual issue case A" description="Dual issue case A (branch)."/>
    <event event="0x5b" title="Branch" name="Dual issue case B1, B2, F2, F2D" description="Dual issue case B1, B2, F2 (load/store), F2D."/>
    <event event="0x5c" title="Branch" name="Dual issue other" description="Dual issue other case."/>
    <event event="0x5d" title="Instruction" name="Double arithmetic" description="Double precision floating point arithmetic or conversion instruction executed."/>

    <event event="0x60" title="Cache" name="Data ECC error" description="Data cache data RAM fatal ECC error."/>
    <event event="0x61" title="Cache" name="Tag/dirty ECC error" description="Data cache tag/dirty RAM fatal ECC error."/>

    <event event="0x62" title="Processor" name="Livelock" description="Processor livelock because of hard errors or exception at exception vector."/>

    <event event="0x64" title="ATCM" name="Multi-bit error" description="ATCM multi-bit ECC error."/>
    <event event="0x65" title="B0TCM" name="Multi-bit error" description="B0TCM multi-bit ECC error."/>
    <event event="0x66" title="B1TCM" name="Multi-bit error" description="B1TCM multi-bit ECC error."/>
    <event event="0x67" title="ATCM" name="Single-bit error" description="ATCM single-bit ECC error."/>
    <event event="0x68" title="B0TCM" name="Single-bit error" description="B0TCM single-bit ECC error."/>
    <event event="0x69" title="B1TCM" name="Single-bit error" description="B1TCM single-bit ECC error."/>

    <event event="0x6a" title="TCM" name="Load/Store error" description="TCM correctable ECC error reported by load/store unit."/>
    <event event="0x6b" title="TCM" name="Prefetch error" description="TCM correctable ECC error reported by prefetch unit."/>
    <event event="0x6c" title="TCM" name="AXI slave fatal error" description="TCM fatal ECC error reported by AXI slave interface."/>
    <event event="0x6d" title="TCM" name="AXI slave error" description="TCM correctable ECC error reported by AXI slave interface."/>

    <event event="0x6e" title="All Events" name="Correctable" description="All correctable events"/>
    <event event="0x6f" title="All Events" name="Fatal" description="All fatal events"/>
    <event event="0x70" title="Bus Faults" name="Correctable" description="All correctable bus faults"/>
    <event event="0x71" title="Bus Faults" name="Fatal" description="All fatal bus faults"/>

    <event event="0x72" title="D-Cache" name="Access" description="ACP D-Cache access, lookup or invalidate."/>
    <event event="0x73" title="D-Cache" name="Invalidate" description="ACP D-Cache invalidate."/>
  </category>
  <counter_set name="ARMv7R_Cortex_R7_cnt" count="8"/>
  <category name="Cortex_R7" counter_set="ARMv7R_Cortex_R7_cnt" per_cpu="yes">

    <event counter="ARMv7R_Cortex_R7_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>

    <event event="0x00" title="Software" name="Increment" description="Incremented only on writes to the Software Increment Register"/>

    <event event="0x01" title="Cache" name="Instruction cache miss" description="Each instruction fetch from normal cacheable memory that causes a refill from the L2 memory system generates this event. Accesses that do not cause a new cache refill, but are satisfied from refilling data of a previous miss are not counted."/>
    <event event="0x03" title="Cache" name="Data cache miss" description="Each data read from or write to normal cacheable memory that causes a refill from the L2 memory system generates this event. Accesses that do not cause a new cache refill, but are satisfied from refilling data of a previous miss are not counted."/>
    <event event="0x04" title="Cache" name="Data access" description="Each access to a cache line is counted including the multiple transactions of an LDM, STM, or other operations. CP15 cache maintenance operations do not count as events"/>

    <event event="0x06" title="Data" name="Data Read" description="Data Read architecturally executed. This event occurs for every instruction that explicitly reads data, including SWP."/>
    <event event="0x07" title="Data" name="Data Write" description="Data Write architecturally executed. This event occurs for every instruction that explicitly writes data, including SWP."/>

    <event event="0x08" title="Instruction" name="Instruction Executed" description="Instruction architecturally executed."/>

    <event event="0x09" title="Exception" name="Taken" description="This event occurs on each exception taken."/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return architecturally executed. This event occurs on every exception return."/>
    <event event="0x0b" title="Context ID" name="Change" description="Change to Context ID executed."/>
    <event event="0x0c" title="Program Counter" name="SW change" description="Software changed the PC, except by an exception, architecturally executed."/>
    <event event="0x0d" title="Branch" name="Instruction executed" description="B immediate, BL immediate or BLX immediate instruction architecturally executed (taken or not taken)."/>
    <event event="0x0e" title="Procedure" name="Returns" description="Procedure return architecturally executed, other than exception returns, for example, BZ Rm, LDM Rn, {..,PC}."/>
    <event event="0x0f" title="Access" name="Unaligned" description="This event occurs for each instruction that was to an unaligned address that either triggered an alignment fault, or would have done so if the SCTLR A-bit had been set."/>

    <event event="0x10" title="Branch" name="Mispredicted" description="Branch mispredicted or not predicted."/>
    <event event="0x12" title="Branch" name="Predicted" description="Branches or other change in program flow that could have been predicted by the branch prediction resources of the processor."/>
    <event event="0x14" title="Cache" name="Instruction access" description=""/>

    <event event="0x50" title="Interrupt" name="IRQ cycles" description="Number of cycles IRQs are interrupted"/>
    <event event="0x51" title="Interrupt" name="FIQ cycles" description="Number of cycles IRQs are interrupted"/>

    <event event="0x61" title="EEC" name="Parity error PRED" description="Parity error on PRED"/>
    <event event="0x62" title="EEC" name="Parity error BTAC" description="Parity error on BTAC"/>
    <event event="0x63" title="EEC" name="ITCM error" description="Detected ECC errors on ITCM"/>
    <event event="0x64" title="EEC" name="DTCM error" description="Detected ECC errors on DTCM"/>
    <event event="0x65" title="EEC" name="Instr cache error" description="Detected ECC errors on instruction cache"/>
    <event event="0x66" title="EEC" name="Data cache error" description="Detected ECC errors on data cache"/>
    <event event="0x68" title="EEC" name="Slave bus write error" description="Correctable ECC errors on slave bus, data write channel"/>
    <event event="0x69" title="EEC" name="Periph master bus read error" description="Correctable ECC errors on peripheral master bus, data read channel"/>
    <event event="0x6a" title="EEC" name="Master 0 bus read error" description="Correctable ECC errors on master 0 bus, data read channel"/>
    <event event="0x6b" title="EEC" name="Master 1 bus read error" description="Correctable ECC errors on master 1 bus, data read channel"/>
    <event event="0x6c" title="EEC" name="SCU RAM error" description="Detected ECC errors on SCU RAM"/>

    <event event="0x80" title="Software" name="STREX passed" description="STREX passed"/>
    <event event="0x81" title="Software" name="STREX failed" description="STREX failed"/>
    <event event="0x82" title="Software" name="Literal pool" description="Literal pool in TCM region"/>

    <event event="0x90" title="Microarchitecture" name="DMB stall" description=""/>
    <event event="0x91" title="Microarchitecture" name="ITCM access" description=""/>
    <event event="0x92" title="Microarchitecture" name="DTCM access" description=""/>
    <event event="0x93" title="Microarchitecture" name="Data eviction" description="SCU coherency operation (CCB request)"/>
    <event event="0x94" title="Microarchitecture" name="SCU coherency" description=""/>
    <event event="0x95" title="Microarchitecture" name="Instriction stall" description="Instruction cache dependent stall"/>
    <event event="0x96" title="Microarchitecture" name="Data stall" description="Data cache dependent stall"/>
    <event event="0x97" title="Microarchitecture" name="No peripheral stall" description="Non-cacheable no peripheral dependent stall"/>
    <event event="0x98" title="Microarchitecture" name="Peripheral stall" description="Non-cacheable peripheral dependent stall"/>
    <event event="0x99" title="Microarchitecture" name="Data high-prio stall" description="Data cache high priority dependent stall"/>

  </category>
  <counter_set name="DWT_cnt" count="6"/>
  <category name="DWT profiling counters" counter_set="DWT_cnt" per_cpu="yes">
    <!--
    Important!
    Cortex-M has separate counters for each event.
    The event numbers correspond to the index in DWT_CTRL enable bits for the counters.
    -->
    <event event="0x00" title="Overhead" name="Base" description="Additional cycles required to execute multicycle instructions and instruction fetch stalls"/>
    <event event="0x01" title="Overhead" name="Exception" description="Cycles spent in exception processing"/>
    <event event="0x02" title="Sleep" name="Cycles" description="Cycles that the processor is sleeping"/>
    <event event="0x03" title="Overhead" name="Load-store" description="Additional cycles required to execute all load or store instructions"/>
    <event event="0x04" title="Instruction" name="Folded" description="Instructions that execute in zero cycles"/>
    <event event="0x05" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="Processor cycles"/>
  </category>
  <counter_set name="ARMv8_Exynos_M1_cnt" count="6"/>
  <category name="Exynos-M1" counter_set="ARMv8_Exynos_M1_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv8_Exynos_M1_ccnt" event="0x11" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Instruction architecturally executed - Software increment"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="L1 instruction cache refill"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="L1 instruction TLB refill"/>
    <event event="0x03" title="Cache" name="Data refill" description="L1 data cache refill"/>
    <event event="0x04" title="Cache" name="Data access" description="L1 data cache access"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="L1 data TLB refill"/>
    <event event="0x06" title="Instruction" name="Data Read" description="Architecturally executed load"/>
    <event event="0x07" title="Instruction" name="Memory write" description="Architecturally executed store"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Architecturally executed exception return"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Architecturally executed write to CONTEXTIDR"/>
    <event event="0x0c" title="Branch" name="PC change" description="Architecturally executed software change of PC"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Architecturally executed immediate branch"/>
    <event event="0x0e" title="Procedure" name="Return" description="Architecturally executed procedure return"/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Architecturally executed unaligned load or store"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Mispredicted or not predicted branch (speculatively executed)"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Predictable branch (speculative executed)"/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="L1 instruction cache access"/>
    <event event="0x15" title="Cache" name="L1 data write" description="L1 data cache write-back"/>
    <event event="0x16" title="Cache" name="L2 data access" description="L2 data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="L2 data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="L2 data cache write-back"/>
    <event event="0x19" title="Bus" name="Access" description="Bus access"/>
    <event event="0x1a" title="Memory" name="Error" description="Local memory error"/>
    <event event="0x1b" title="Instruction" name="Speculative" description="Instruction speculatively executed"/>
    <event event="0x1c" title="Memory" name="Translation table" description="Architecturally executed write to translation table base"/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x1e" title="Counter chain" name="Odd Performance" description="For odd-numbered counters, counts once for each overflow of the preceding even-numbered counter"/>
    <event event="0x1f" title="Cache" name="L1 data cache allocation" description="L1 data cache allocation without refill"/>
    <event event="0x20" title="Cache" name="L2 data cache allocation" description="L2 data cache allocation without refill"/>
    <event event="0x40" title="Cache" name="L1 data read" description="L1 data cache access - Read"/>
    <event event="0x41" title="Cache" name="L1 data access write" description="L1 data cache access - Write"/>
    <event event="0x42" title="Cache" name="L1 data refill read" description="L1 data cache refill - Read"/>
    <event event="0x43" title="Cache" name="L1 data refill write" description="L1 data cache refill - Write"/>
    <event event="0x46" title="Cache" name="L1 data victim" description="L1 data cache write-back - Victim"/>
    <event event="0x47" title="Cache" name="L1 data clean" description="L1 data cache write-back - Cleaning and coherency"/>
    <event event="0x4c" title="Cache" name="L1 TLB refill read" description="L1 data TLB refill - Read"/>
    <event event="0x4d" title="Cache" name="L1 TLB refill write" description="L1 data TLB refill - Write"/>
    <event event="0x50" title="Cache" name="L2 data read" description="L2 data cache access - Read"/>
    <event event="0x51" title="Cache" name="L2 data access write" description="L2 data cache access - Write"/>
    <event event="0x52" title="Cache" name="L2 data refill read" description="L2 data cache refill - Read"/>
    <event event="0x53" title="Cache" name="L2 data refill write" description="L2 data cache refill - Write"/>
    <event event="0x56" title="Cache" name="L2 data victim" description="L2 data cache write-back - Victim"/>
    <event event="0x60" title="Bus" name="Read" description="Bus access - Read"/>
    <event event="0x61" title="Bus" name="Write" description="Bus access - Write"/>
    <event event="0x66" title="Memory" name="Read" description="Data memory access -Read"/>
    <event event="0x67" title="Memory" name="Write" description="Data memory access -Write"/>
    <event event="0x68" title="Memory" name="Unaligned Read" description="Unaligned access - Read"/>
    <event event="0x69" title="Memory" name="Unaligned Write" description="Unaligned access - Write"/>
    <event event="0x6a" title="Memory" name="Unaligned" description="Unaligned access"/>
    <event event="0x6c" title="Intrinsic" name="LDREX" description="Speculatively executed LDREX"/>
    <event event="0x6d" title="Intrinsic" name="STREX pass" description="Speculatively executed STREX pass"/>
    <event event="0x6e" title="Intrinsic" name="STREX fail" description="Speculatively executed STREX fail"/>
    <event event="0x6f" title="Intrinsic" name="STREX" description="Speculatively executed STREX"/>
    <event event="0x70" title="Instruction" name="Load" description="Speculatively executed Load"/>
    <event event="0x71" title="Instruction" name="Store" description="Speculatively executed Store"/>
    <event event="0x72" title="Instruction" name="Load/Store" description="Speculatively executed Load or Store"/>
    <event event="0x73" title="Instruction" name="Integer" description="Speculatively executed Data processing"/>
    <event event="0x74" title="Instruction" name="Advanced SIMD" description="Speculatively executed Advanced SIMD"/>
    <event event="0x75" title="Instruction" name="VFP" description="Speculatively executed VFP"/>
    <event event="0x76" title="Instruction" name="Software change" description="Speculatively executed S/W change of the PC"/>
    <event event="0x77" title="Instruction" name="Crypto" description="Speculatively executed Crypto data processing"/>
    <event event="0x78" title="Branch" name="Immediate Spec" description="Speculatively executed Immediate branch"/>
    <event event="0x79" title="Procedure" name="Return Spec" description="Speculatively executed Procedure return"/>
    <event event="0x7a" title="Branch" name="Indirect" description="Speculatively executed Indirect branch"/>
    <event event="0x7c" title="Instruction" name="ISB" description="Speculatively executed ISB"/>
    <event event="0x7d" title="Instruction" name="DSB" description="Speculatively executed DSB"/>
    <event event="0x7e" title="Instruction" name="DMB" description="Speculatively executed DMB"/>
    <event event="0x81" title="Exception" name="Undefined" description="Exception taken - Undefined instruction"/>
    <event event="0x82" title="Exception" name="Supervisor" description="Exception taken - Supervisor call"/>
    <event event="0x83" title="Exception" name="Prefetch abort" description="Exception taken - Prefetch abort"/>
    <event event="0x84" title="Exception" name="Data abort" description="Exception taken - Data abort"/>
    <event event="0x86" title="Interrupts" name="IRQ" description="Exception taken - IRQ"/>
    <event event="0x87" title="Interrupts" name="FIQ" description="Exception taken - FIQ"/>
    <event event="0x88" title="Exception" name="Secure monitor call" description="Exception taken - Secure Monitor Call"/>
    <event event="0x8a" title="Exception" name="Hypervisor call" description="Exception taken - Hypervisor call"/>
    <event event="0x8b" title="Exception" name="Instruction abort non-local" description="Exception taken - Prefetch abort not taken locally"/>
    <event event="0x8c" title="Exception" name="Data abort non-local" description="Exception taken - Data abort not taken locally"/>
    <event event="0x8d" title="Exception" name="Other Hypervisor traps" description="Exception taken - Other Hypervisor traps"/>
    <event event="0x8e" title="Exception" name="IRQ non-local" description="Exception taken - IRQ not taken locally"/>
    <event event="0x8f" title="Exception" name="FIQ non-local" description="Exception taken - FIQ not taken locally"/>
    <event event="0x90" title="Release Consistency" name="Load" description="Speculatively executed Load acquire"/>
    <event event="0x91" title="Release Consistency" name="Store" description="Speculatively executed Store release"/>
  </category>
  <category name="Filesystem">
    <!-- counter attribute must start with filesystem_ and be unique -->
    <!-- regex item in () is the value shown or, if the parentheses are missing, the number of times the regex matches is counted -->
    <!--
    <event counter="filesystem_loginuid" path="/proc/self/loginuid" title="loginuid" name="loginuid" class="absolute" description="loginuid"/>
    <event counter="filesystem_gatord_rss" path="/proc/self/stat" title="stat" name="rss" class="absolute" regex="-?[0-9]+ \(.*\) . -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ -?[0-9]+ (-?[0-9]+)" units="pages" description="resident set size"/>
    <event counter="filesystem_processes" path="/proc/stat" title="proc-stat" name="processes" class="absolute" regex="processes ([0-9]+)" description="Number of processes and threads created"/>
    <event counter="filesystem_context_switches" path="/proc/stat" title="proc-stat" name="context switches" class="absolute" regex="ctxt ([0-9]+)" description="Number of processes and threads created"/>
    -->
  </category>
  <category name="Ftrace">
    <!--
    ftrace counters require Linux 3.10 or later; if you do not see ftrace counters in counter configuration, please check your Linux version
    'counter' attribute must start with ftrace_ and be unique
    the regex item in () is the value shown or, if the parentheses are missing, the number of regex matches is counted
    'enable' (optional) is the ftrace event to enable associated with the gator event
    'tracepoint' (optional) same meaning as enable, but will use perf instead of ftrace when using user space gator
    'arg' (optional) used in conjunction with 'tracepoint' to specify the value to show otherwise the number of tracepoint events is counted
    -->
    <!--
    <event counter="ftrace_trace_marker_numbers" title="ftrace" name="trace_marker" regex="^tracing_mark_write: ([0-9]+)$" class="absolute" description="Numbers written to /sys/kernel/debug/tracing/trace_marker, ex: echo 42 > /sys/kernel/debug/tracing/trace_marker"/>
    -->

    <!-- ftrace counters -->
    <event counter="ftrace_kmem_kmalloc" title="Kmem" name="kmalloc" regex="^kmalloc:.* bytes_alloc=([0-9]+) " tracepoint="kmem/kmalloc" arg="bytes_alloc" class="incident" description="Number of bytes allocated in the kernel using kmalloc"/>
    <event counter="ftrace_ext4_ext4_da_write" title="Ext4" name="ext4_da_write" regex="^ext4_da_write_end:.* len ([0-9]+) " tracepoint="ext4/ext4_da_write_end" arg="len" class="incident" description="Number of bytes written to an ext4 filesystem"/>
    <event counter="ftrace_f2fs_f2fs_write" title="F2FS" name="f2fs_write" regex="^f2fs_write_end:.* len ([0-9]+), " tracepoint="f2fs/f2fs_write_end" arg="len" class="incident" description="Number of bytes written to an f2fs filesystem"/>
    <event counter="ftrace_power_clock_set_rate" title="Power" name="clock_set_rate" regex="^clock_set_rate:.* state=([0-9]+) " tracepoint="power/clock_set_rate" arg="state" class="absolute" description="Clock rate state"/>

    <!-- counting ftrace counters -->
    <event counter="ftrace_block_block_rq_complete" title="Block" name="block_rq_complete" regex="^block_rq_complete: " tracepoint="block/block_rq_complete" class="delta" description="Number of block IO operations completed by device driver"/>
    <event counter="ftrace_block_block_rq_issue" title="Block" name="block_rq_issue" regex="^block_rq_issue: " tracepoint="block/block_rq_issue" class="delta" description="Number of block IO operations issued to device driver"/>
    <event counter="ftrace_power_cpu_idle" title="Power" name="cpu_idle" regex="^cpu_idle: " tracepoint="power/cpu_idle" class="delta" description="Number of times cpu_idle is entered or exited"/>
  </category>
  <counter_set name="Krait_cnt" count="4"/>
  <category name="Krait" counter_set="Krait_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="Krait_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Incremented only on writes to the Software Increment Register"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="Instruction fetch that causes a refill of at least the level of instruction or unified cache closest to the processor"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="Instruction fetch that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x03" title="Cache" name="Data refill" description="Memory Read or Write operation that causes a refill of at least the level of data or unified cache closest to the processor"/>
    <event event="0x04" title="Cache" name="Data access" description="Memory Read or Write operation that causes a cache access to at least the level of data or unified cache closest to the processor"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="Memory Read or Write operation that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x06" title="Instruction" name="Load" description="Memory-reading instruction architecturally executed"/>
    <event event="0x07" title="Instruction" name="Store" description="Memory-writing instruction architecturally executed"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exceptions taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return architecturally executed"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Instruction that writes to the CONTEXTIDR architecturally executed"/>
    <event event="0x0c" title="Program Counter" name="SW change" description="Software change of PC, except by an exception, architecturally executed"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Immediate branch architecturally executed"/>
    <event event="0x0e" title="Branch" name="Procedure Return" description="Procedure return architecturally executed (not by exceptions)"/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Unaligned access architecturally executed"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Branch mispredicted or not predicted"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Branch or other change in program flow that could have been predicted by the branch prediction resources of the processor"/>
  </category>
  <counter_set name="L2C-310_cnt" count="2"/>
  <category name="L2C-310" counter_set="L2C-310_cnt" per_cpu="no">
    <event event="0x1" title="L2 Cache" name="CastOUT" description="Eviction, CastOUT, of a line from the L2 cache"/>
    <event event="0x2" title="L2 Cache" name="Data Read Hit" description="Data read hit in the L2 cache"/>
    <event event="0x3" title="L2 Cache" name="Data Read Request" description="Data read lookup to the L2 cache. Subsequently results in a hit or miss"/>
    <event event="0x4" title="L2 Cache" name="Data Write Hit" description="Data write hit in the L2 cache"/>
    <event event="0x5" title="L2 Cache" name="Data Write Request" description="Data write lookup to the L2 cache. Subsequently results in a hit or miss"/>
    <event event="0x6" title="L2 Cache" name="Data Write-Through Request" description="Data write lookup to the L2 cache with Write-Through attribute. Subsequently results in a hit or miss"/>
    <event event="0x7" title="L2 Cache" name="Instruction Read Hit" description="Instruction read hit in the L2 cache"/>
    <event event="0x8" title="L2 Cache" name="Instruction Read Request" description="Instruction read lookup to the L2 cache. Subsequently results in a hit or miss"/>
    <event event="0x9" title="L2 Cache" name="Write Allocate Miss" description="Allocation into the L2 cache caused by a write, with Write-Allocate attribute, miss"/>
    <event event="0xa" title="L2 Cache" name="Internal Prefetch Allocate" description="Allocation of a prefetch generated by L2C-310 into the L2 cache"/>
    <event event="0xb" title="L2 Cache" name="Prefetch Hit" description="Prefetch hint hits in the L2 cache"/>
    <event event="0xc" title="L2 Cache" name="Prefetch Allocate" description="Prefetch hint allocated into the L2 cache"/>
    <event event="0xd" title="L2 Cache" name="Speculative Read Received" description="Speculative read received"/>
    <event event="0xe" title="L2 Cache" name="Speculative Read Confirmed" description="Speculative read confirmed"/>
    <event event="0xf" title="L2 Cache" name="Prefetch Hint Received" description="Prefetch hint received"/>
  </category>
  <category name="Linux">
    <event counter="${cluster}_softirq" title="Interrupts" name="SoftIRQ" per_cpu="yes" description="Linux SoftIRQ taken"/>
    <event counter="${cluster}_irq" title="Interrupts" name="IRQ" per_cpu="yes" description="Linux IRQ taken"/>
    <event counter="Linux_block_rq_wr" title="Disk I/O" name="Write" units="B" description="Disk I/O Bytes Written"/>
    <event counter="Linux_block_rq_rd" title="Disk I/O" name="Read" units="B" description="Disk I/O Bytes Read"/>
    <event counter="Linux_net_rx" title="Network" name="Receive" units="B" description="Receive network traffic, including effect from Streamline"/>
    <event counter="Linux_net_tx" title="Network" name="Transmit" units="B" description="Transmit network traffic, including effect from Streamline"/>
    <event counter="${cluster}_switch" title="Scheduler" name="Switch" per_cpu="yes" description="Context switch events"/>
    <event counter="Linux_meminfo_memused" title="Memory" name="Used" class="absolute" units="B" proc="yes" description="Total used memory size. Note: a process' used memory includes shared memory that may be counted more than once (equivalent to RES from top). Kernel threads are not filterable."/>
    <event counter="Linux_meminfo_memused2" title="Memory" name="Used" class="absolute" units="B" description="Total used memory size"/>
    <event counter="Linux_meminfo_memfree" title="Memory" name="Free" class="absolute" display="minimum" units="B" description="Available memory size"/>
    <event counter="Linux_meminfo_bufferram" title="Memory" name="Buffer" class="absolute" units="B" description="Memory used by OS disk buffers, included in Memory: Used"/>
    <event counter="Linux_meminfo_cached" title="Memory" name="Cached" class="absolute" units="B" description="Memory used by OS disk cache, included in Memory: Used"/>
    <event counter="Linux_meminfo_slab" title="Memory" name="Slab" class="absolute" units="B" description="Memory used by the kernel, included in Memory: Used"/>
    <event counter="${cluster}_freq" title="Clock" name="Frequency" per_cpu="yes" class="absolute" units="Hz" series_composition="overlay" average_cores="yes" description="Frequency setting of the CPU"/>
    <event counter="Linux_cpu_wait_contention" title="CPU Contention" name="Wait" class="activity" derived="yes" rendering_type="bar" average_selection="yes" percentage="yes" multiplier="0.0001" color="0x003c96fb" description="One or more threads are runnable but waiting due to CPU contention"/>
    <event counter="Linux_cpu_wait_io" title="CPU I/O" name="Wait" class="activity" derived="yes" rendering_type="bar" average_selection="yes" percentage="yes" multiplier="0.0001" color="0x00b30000" description="One or more threads are blocked on an I/O resource"/>
    <event counter="${cluster}_system" title="CPU Activity" name="System" per_cpu="yes" class="activity" derived="yes" rendering_type="bar" average_selection="yes" percentage="yes" multiplier="0.0001" color="0x00DF4742" average_cores="yes" description="Linux System activity"/>
    <event counter="${cluster}_user" title="CPU Activity" name="User" per_cpu="yes" class="activity" derived="yes" rendering_type="bar" average_selection="yes" percentage="yes" multiplier="0.0001" color="0x003ADF43" average_cores="yes" description="Linux User activity"/>
  </category>
  <counter_set name="ARM_Mali-4xx_VP_0_cnt" count="2"/>
  <counter_set name="ARM_Mali-4xx_SW_cnt" count="0"/>
  <category name="Mali Vertex Processor" counter_set="ARM_Mali-4xx_VP_0_cnt" per_cpu="no">
    <event event="0x01" title="Mali-4xx VP" name="Active cycles" description="Number of cycles per frame the MaliGP2 was active."/>
    <event event="0x02" title="Mali-4xx VP" name="Active cycles, vertex shader" description="Number of cycles per frame the vertex shader unit was active."/>
    <event event="0x03" title="Mali-4xx VP" name="Active cycles, vertex storer" description="Number of cycles per frame the vertex storer unit was active."/>
    <event event="0x04" title="Mali-4xx VP" name="Active cycles, vertex loader" description="Number of cycles per frame the vertex loader unit was active."/>
    <event event="0x05" title="Mali-4xx VP" name="Cycles vertex loader waiting for vertex shader" description="Number of cycles per frame the vertex loader was idle while waiting on the vertex shader."/>
    <event event="0x06" title="Mali-4xx VP" name="Words read, system bus" description="Total number of 64 bit words read by the GP2 from the system bus per frame."/>
    <event event="0x07" title="Mali-4xx VP" name="Words written, system bus" description="Total number of 64 bit words written by the GP2 to the system bus per frame."/>
    <event event="0x08" title="Mali-4xx VP" name="Read bursts, system bus" description="Number of read bursts by the GP2 from the system bus per frame."/>
    <event event="0x09" title="Mali-4xx VP" name="Write bursts, system bus" description="Number of write bursts from the MaliGP2 to the system bus per frame."/>
    <event event="0x0a" title="Mali-4xx VP" name="Vertices processed" description="Number of vertices processed by the MaliGP2 per frame."/>
    <event event="0x0b" title="Mali-4xx VP" name="Vertices fetched" description="Number of vertices fetched by the MaliGP2 per frame."/>
    <event event="0x0c" title="Mali-4xx VP" name="Primitives fetched" description="Number of graphics primitives fetched by the MaliGP2 per frame."/>
    <event event="0x0e" title="Mali-4xx VP" name="Primitives culled" description="Number of graphics primitives discarded per frame, because they were seen from the back or were offscreen."/>
    <event event="0x0f" title="Mali-4xx VP" name="Commands written to tiles" description="Number of commands (8 Bytes, mainly primitives) written by GP2 to the PP input data structure per frame."/>
    <event event="0x10" title="Mali-4xx VP" name="Memory blocks allocated" description="Number of overflow data blocks needed for outputting the PP input data structure per frame ."/>
    <event event="0x13" title="Mali-4xx VP" name="Vertex loader cache misses" description="Number of cache misses for the vertex shader's vertex input unit per frame."/>
    <event event="0x16" title="Mali-4xx VP" name="Active cycles, vertex shader command processor" description="Number of cycles per frame the GP2 vertex shader command processor was active. This includes time waiting for semaphores."/>
    <event event="0x17" title="Mali-4xx VP" name="Active cycles, PLBU command processor" description="Number of cycles per frame the MaliGP2 PLBU command processor was active. This includes time waiting for semaphores."/>
    <event event="0x18" title="Mali-4xx VP" name="Active Cycles, PLBU list writer" description="Number of cycles per frame the MaliGP2 PLBU output unit was active. This includes time spent waiting on the bus."/>
    <event event="0x19" title="Mali-4xx VP" name="Active cycles, PLBU geometry processing" description="Number of cycles per frame the MaliGP2 PLBU was active, excepting final data output. In other words: active cycles through the prepare list commands. This includes time spent waiting on the bus."/>
    <event event="0x1b" title="Mali-4xx VP" name="Active cycles, PLBU primitive assembly" description="Number of active cycles per frame spent by the MaliGP2 PLBU doing primitive assembly. This does not include scissoring or final output. This includes time spent waiting on the bus."/>
    <event event="0x1c" title="Mali-4xx VP" name="Active cycles, PLBU vertex fetcher" description="Number of active cycles per frame spent by the MaliGP2 PLBU fetching vertex data. This includes time spent waiting on the bus."/>
    <event event="0x1e" title="Mali-4xx VP" name="Active cycles, Bounding-box and command generator" description="Number of active cycles per frame spent by the MaliGP2 PLBU setting up bounding boxes and commands (mainly graphics primitives). This includes time spent waiting on the bus."/>
    <event event="0x20" title="Mali-4xx VP" name="Active cycles, Scissor tile iterator" description="Number of active cycles per frame spent by the MaliGP2 PLBU iterating over tiles to perform scissoring. This includes time spent waiting on the bus."/>
    <event event="0x21" title="Mali-4xx VP" name="Active cycles, PLBU tile iterator" description="Number of active cycles per frame spent by the MaliGP2 PLBU iterating over the tiles in the bounding box generating commands (mainly graphics primitives). This includes time spent waiting on the bus."/>
  </category>
  <category name="Mali Fragment Processor" per_cpu="no">
    <counter_set name="ARM_Mali-4xx_FP_0_cnt" title="Mali-4xx FP0" description="Mali GPU Fragment Processor 0" count="2"/>
    <counter_set name="ARM_Mali-4xx_FP_1_cnt" title="Mali-4xx FP1" description="Mali GPU Fragment Processor 1" count="2"/>
    <counter_set name="ARM_Mali-4xx_FP_2_cnt" title="Mali-4xx FP2" description="Mali GPU Fragment Processor 2" count="2"/>
    <counter_set name="ARM_Mali-4xx_FP_3_cnt" title="Mali-4xx FP3" description="Mali GPU Fragment Processor 3" count="2"/>
    <counter_set name="ARM_Mali-4xx_FP_4_cnt" title="Mali-4xx FP4" description="Mali GPU Fragment Processor 4" count="2"/>
    <counter_set name="ARM_Mali-4xx_FP_5_cnt" title="Mali-4xx FP5" description="Mali GPU Fragment Processor 5" count="2"/>
    <counter_set name="ARM_Mali-4xx_FP_6_cnt" title="Mali-4xx FP6" description="Mali GPU Fragment Processor 6" count="2"/>
    <counter_set name="ARM_Mali-4xx_FP_7_cnt" title="Mali-4xx FP7" description="Mali GPU Fragment Processor 7" count="2"/>
    <event event="0x00" title="Mali-4xx FP" name="Active clock cycles" description="Active clock cycles, between polygon start and IRQ."/>
    <event event="0x02" title="Mali-4xx FP" name="Total bus reads" description="Total number of 64-bit words read from the bus."/>
    <event event="0x03" title="Mali-4xx FP" name="Total bus writes" description="Total number of 64-bit words written to the bus."/>
    <event event="0x04" title="Mali-4xx FP" name="Bus read request cycles" description="Number of cycles during which the bus read request signal was HIGH."/>
    <event event="0x05" title="Mali-4xx FP" name="Bus write request cycles" description="Number of cycles during which the bus write request signal was HIGH."/>
    <event event="0x06" title="Mali-4xx FP" name="Bus read transactions count" description="Number of read requests accepted by the bus."/>
    <event event="0x07" title="Mali-4xx FP" name="Bus write transactions" description="Number of write requests accepted by the bus."/>
    <event event="0x09" title="Mali-4xx FP" name="Tile writeback writes" description="64-bit words written to the bus by the writeback unit."/>
    <event event="0x0a" title="Mali-4xx FP" name="Store unit writes" description="64-bit words written to the bus by the store unit."/>
    <event event="0x0d" title="Mali-4xx FP" name="Texture cache uncompressed reads" description="Number of 64-bit words read from the bus into the uncompressed textures cache."/>
    <event event="0x0e" title="Mali-4xx FP" name="Polygon list reads" description="Number of 64-bit words read from the bus by the polygon list reader."/>
    <event event="0x0f" title="Mali-4xx FP" name="RSW reads" description="Number of 64-bit words read from the bus into the Render State Word register."/>
    <event event="0x10" title="Mali-4xx FP" name="Vertex cache reads" description="Number of 64-bit words read from the bus into the vertex cache."/>
    <event event="0x11" title="Mali-4xx FP" name="Uniform remapping reads" description="Number of 64-bit words read from the bus when reading from the uniform remapping table."/>
    <event event="0x12" title="Mali-4xx FP" name="Program cache reads" description="Number of 64-bit words read from the bus into the fragment shader program cache."/>
    <event event="0x13" title="Mali-4xx FP" name="Varying reads" description="Number of 64-bit words containing varyings generated by the vertex processing read from the bus."/>
    <event event="0x14" title="Mali-4xx FP" name="Texture descriptors reads" description="Number of 64-bit words containing texture descriptors read from the bus."/>
    <event event="0x15" title="Mali-4xx FP" name="Texture descriptor remapping reads" description="Number of 64-bit words read from the bus when reading from the texture descriptor remapping table."/>
    <event event="0x17" title="Mali-4xx FP" name="Load unit reads" description="Number of 64-bit words read from the bus by the LOAD sub-instruction."/>
    <event event="0x18" title="Mali-4xx FP" name="Polygon count" description="Number of triangles read from the polygon list."/>
    <event event="0x19" title="Mali-4xx FP" name="Pixel rectangle count" description="Number of pixel rectangles read from the polygon list."/>
    <event event="0x1a" title="Mali-4xx FP" name="Lines count" description="Number of lines read from the polygon list."/>
    <event event="0x1b" title="Mali-4xx FP" name="Points count" description="Number of points read from the polygon list."/>
    <event event="0x1c" title="Mali-4xx FP" name="Stall cycles PolygonListReader" description="Number of clock cycles the Polygon List Reader waited for output being collected."/>
    <event event="0x1d" title="Mali-4xx FP" name="Stall cycles triangle setup" description="Number of clock cycles the TSC waited for input."/>
    <event event="0x1e" title="Mali-4xx FP" name="Quad rasterized count" description="Number of 2x?2 quads output from rasterizer."/>
    <event event="0x1f" title="Mali-4xx FP" name="Fragment rasterized count" description="Number of fragment rasterized. Fragments/(Quads*4) gives average actual fragments per quad."/>
    <event event="0x20" title="Mali-4xx FP" name="Fragment rejected fragment-kill count" description="Number of fragments exiting the fragment shader as killed."/>
    <event event="0x21" title="Mali-4xx FP" name="Fragment rejected fwd-fragment-kill count" description="Number of fragments killed by forward fragment kill."/>
    <event event="0x22" title="Mali-4xx FP" name="Fragment passed z/stencil count" description="Number of fragments passing Z and stencil test."/>
    <event event="0x23" title="Mali-4xx FP" name="Patches rejected early z/stencil count" description="Number of patches rejected by EarlyZ. A patch can be 8x8, 4x4 or 2x2 pixels."/>
    <event event="0x24" title="Mali-4xx FP" name="Patches evaluated" description="Number of patches evaluated for EarlyZ rejection."/>
    <event event="0x25" title="Mali-4xx FP" name="Instruction completed count" description="Number of fragment shader instruction words completed. It is a function of pixels processed and the length of the shader programs."/>
    <event event="0x26" title="Mali-4xx FP" name="Instruction failed rendezvous count" description="Number of fragment shader instructions not completed because of failed Rendezvous."/>
    <event event="0x27" title="Mali-4xx FP" name="Instruction failed varying-miss count" description="Number of fragment shader instructions not completed because of failed varying operation."/>
    <event event="0x28" title="Mali-4xx FP" name="Instruction failed texture-miss count" description="Number of fragment shader instructions not completed because of failed texture operation."/>
    <event event="0x29" title="Mali-4xx FP" name="Instruction failed load-miss count" description="Number of fragment shader instructions not completed because of failed load operation."/>
    <event event="0x2a" title="Mali-4xx FP" name="Instruction failed tile read-miss count" description="Number of fragment shader instructions not completed because of failed read from the tilebuffer."/>
    <event event="0x2b" title="Mali-4xx FP" name="Instruction failed store-miss count" description="Number of fragment shader instructions not completed because of failed store operation."/>
    <event event="0x2c" title="Mali-4xx FP" name="Rendezvous breakage count" description="Number of Rendezvous breakages reported."/>
    <event event="0x2d" title="Mali-4xx FP" name="Pipeline bubbles cycle count" description="Number of unused cycles in the fragment shader while rendering is active."/>
    <event event="0x2e" title="Mali-4xx FP" name="Texture mapper multipass count" description="Number of texture operations looped because of more texture passes needed."/>
    <event event="0x2f" title="Mali-4xx FP" name="Texture mapper cycle count" description="Number of texture operation cycles."/>
    <event event="0x30" title="Mali-4xx FP" name="Vertex cache hit count" description="Number of times a requested vertex was found in the cache (Number of vertex cache hits)."/>
    <event event="0x31" title="Mali-4xx FP" name="Vertex cache miss count" description="Number of times a requested vertex was not found in the cache (Number of vertex cache misses)."/>
    <event event="0x32" title="Mali-4xx FP" name="Varying cache hit count" description="Number of times a requested varying was found in the cache (Number of varying cache hits)."/>
    <event event="0x33" title="Mali-4xx FP" name="Varying cache miss count" description="Number of times a requested varying was not found in the cache (Number of varying cache misses)."/>
    <event event="0x34" title="Mali-4xx FP" name="Varying cache conflict miss count" description="Number of times a requested varying was not in the cache and its value, retrieved from memory, must overwrite an older cache entry. This happens when an access pattern cannot be serviced by the cache."/>
    <event event="0x35" title="Mali-4xx FP" name="Texture cache hit count" description="Number of times a requested texel was found in the texture cache (Number of texture cache hits)."/>
    <event event="0x36" title="Mali-4xx FP" name="Texture cache miss count" description="Number of times a requested texel was not found in the texture cache (Number of texture cache misses)."/>
    <event event="0x37" title="Mali-4xx FP" name="Texture cache conflict miss count" description="Number of times a requested texel was not in the cache and its value, retrieved from memory, must overwrite an older cache entry. This happens when an access pattern cannot be serviced by the cache."/>
    <event event="0x38" title="Mali-4xx FP" name="Compressed texture cache hit count" description="Number of times a requested item was found in the cache."/>
    <event event="0x39" title="Mali-4xx FP" name="Compressed texture cache miss count" description="Number of times a requested item was not found in the cache."/>
    <event event="0x3a" title="Mali-4xx FP" name="Load/Store cache hit count" description="Number of hits in the load/store cache."/>
    <event event="0x3b" title="Mali-4xx FP" name="Load/Store cache miss count" description="Number of misses in the load/store cache."/>
    <event event="0x3c" title="Mali-4xx FP" name="Program cache hit count" description="Number of hits in the program cache."/>
    <event event="0x3d" title="Mali-4xx FP" name="Program cache miss count" description="Number of misses in the program cache."/>
  </category>
  <counter_set name="ARM_Mali-4xx_L2_0_cnt" title="Mali-4xx L2" description="Mali GPU L2 Cache Core 0" count="2"/>
  <category name="Mali-4xx L2" counter_set="ARM_Mali-4xx_L2_0_cnt" per_cpu="no">
    <event event="0x01" title="Mali L2 Cache" name="Total clock cycles" description="Total clock cycles"/>
    <event event="0x02" title="Mali L2 Cache" name="Active clock cycles" description="Active clock cycles"/>
    <option_set name="All">
      <option event_delta="0x08" name="Master" description="Master"/>
      <option event_delta="0x10" name="All slaves" description="All slaves"/>
      <option event_delta="0x20" name="Slave 0" description="Slave 0"/>
      <option event_delta="0x30" name="Slave 1" description="Slave 1"/>
      <option event_delta="0x40" name="Slave 2" description="Slave 2"/>
      <option event_delta="0x50" name="Slave 3" description="Slave 3"/>
      <option event_delta="0x60" name="Slave 4" description="Slave 4"/>
    </option_set>
    <option_set name="Slaves">
      <option event_delta="0x10" name="All slaves" description="All slaves"/>
      <option event_delta="0x20" name="Slave 0" description="Slave 0"/>
      <option event_delta="0x30" name="Slave 1" description="Slave 1"/>
      <option event_delta="0x40" name="Slave 2" description="Slave 2"/>
      <option event_delta="0x50" name="Slave 3" description="Slave 3"/>
      <option event_delta="0x60" name="Slave 4" description="Slave 4"/>
    </option_set>
    <event event="0x00" option_set="All" title="Mali L2 Cache" name="Read transactions" description="Read transactions"/>
    <event event="0x01" option_set="All" title="Mali L2 Cache" name="Write transactions" description="Write transactions"/>
    <event event="0x02" option_set="All" title="Mali L2 Cache" name="Words read" description="Words read"/>
    <event event="0x03" option_set="All" title="Mali L2 Cache" name="Words written" description="Words written"/>
    <event event="0x04" option_set="Slaves" title="Mali L2 Cache" name="Read hits" description="Read hits"/>
    <event event="0x05" option_set="Slaves" title="Mali L2 Cache" name="Read misses" description="Read misses"/>
    <event event="0x06" option_set="Slaves" title="Mali L2 Cache" name="Write invalidates" description="Write invalidates"/>
    <event event="0x07" option_set="Slaves" title="Mali L2 Cache" name="Read invalidates" description="Read invalidates"/>
    <event event="0x08" option_set="Slaves" title="Mali L2 Cache" name="Cacheable read transactions" description="Cacheable read transactions"/>
  </category>
  <counter_set name="ARM_Mali-4xx_L2_1_cnt" title="Mali-4xx L2 1" description="Mali GPU L2 Cache Core 1" count="2"/>
  <category name="Mali-4xx L2_1" counter_set="ARM_Mali-4xx_L2_1_cnt" per_cpu="no">
    <event event="0x01" title="Mali L2 Cache 1" name="Total clock cycles" description="Total clock cycles"/>
    <event event="0x02" title="Mali L2 Cache 1" name="Active clock cycles" description="Active clock cycles"/>
    <option_set name="All">
      <option event_delta="0x08" name="Master" description="Master"/>
      <option event_delta="0x10" name="All slaves" description="All slaves"/>
      <option event_delta="0x20" name="Slave 0" description="Slave 0"/>
      <option event_delta="0x30" name="Slave 1" description="Slave 1"/>
      <option event_delta="0x40" name="Slave 2" description="Slave 2"/>
      <option event_delta="0x50" name="Slave 3" description="Slave 3"/>
      <option event_delta="0x60" name="Slave 4" description="Slave 4"/>
    </option_set>
    <option_set name="Slaves">
      <option event_delta="0x10" name="All slaves" description="All slaves"/>
      <option event_delta="0x20" name="Slave 0" description="Slave 0"/>
      <option event_delta="0x30" name="Slave 1" description="Slave 1"/>
      <option event_delta="0x40" name="Slave 2" description="Slave 2"/>
      <option event_delta="0x50" name="Slave 3" description="Slave 3"/>
      <option event_delta="0x60" name="Slave 4" description="Slave 4"/>
    </option_set>
    <event event="0x00" option_set="All" title="Mali L2 Cache 1" name="Read transactions" description="Read transactions"/>
    <event event="0x01" option_set="All" title="Mali L2 Cache 1" name="Write transactions" description="Write transactions"/>
    <event event="0x02" option_set="All" title="Mali L2 Cache 1" name="Words read" description="Words read"/>
    <event event="0x03" option_set="All" title="Mali L2 Cache 1" name="Words written" description="Words written"/>
    <event event="0x04" option_set="Slaves" title="Mali L2 Cache 1" name="Read hits" description="Read hits"/>
    <event event="0x05" option_set="Slaves" title="Mali L2 Cache 1" name="Read misses" description="Read misses"/>
    <event event="0x06" option_set="Slaves" title="Mali L2 Cache 1" name="Write invalidates" description="Write invalidates"/>
    <event event="0x07" option_set="Slaves" title="Mali L2 Cache 1" name="Read invalidates" description="Read invalidates"/>
    <event event="0x08" option_set="Slaves" title="Mali L2 Cache 1" name="Cacheable read transactions" description="Cacheable read transactions"/>
  </category>
  <counter_set name="ARM_Mali-4xx_L2_2_cnt" title="Mali-4xx L2 2" description="Mali GPU L2 Cache Core 2" count="2"/>
  <category name="Mali-4xx L2_2" counter_set="ARM_Mali-4xx_L2_2_cnt" per_cpu="no">
    <event event="0x01" title="Mali L2 Cache 2" name="Total clock cycles" description="Total clock cycles"/>
    <event event="0x02" title="Mali L2 Cache 2" name="Active clock cycles" description="Active clock cycles"/>
    <option_set name="All">
      <option event_delta="0x08" name="Master" description="Master"/>
      <option event_delta="0x10" name="All slaves" description="All slaves"/>
      <option event_delta="0x20" name="Slave 0" description="Slave 0"/>
      <option event_delta="0x30" name="Slave 1" description="Slave 1"/>
      <option event_delta="0x40" name="Slave 2" description="Slave 2"/>
      <option event_delta="0x50" name="Slave 3" description="Slave 3"/>
      <option event_delta="0x60" name="Slave 4" description="Slave 4"/>
    </option_set>
    <option_set name="Slaves">
      <option event_delta="0x10" name="All slaves" description="All slaves"/>
      <option event_delta="0x20" name="Slave 0" description="Slave 0"/>
      <option event_delta="0x30" name="Slave 1" description="Slave 1"/>
      <option event_delta="0x40" name="Slave 2" description="Slave 2"/>
      <option event_delta="0x50" name="Slave 3" description="Slave 3"/>
      <option event_delta="0x60" name="Slave 4" description="Slave 4"/>
    </option_set>
    <event event="0x00" option_set="All" title="Mali L2 Cache 2" name="Read transactions" description="Read transactions"/>
    <event event="0x01" option_set="All" title="Mali L2 Cache 2" name="Write transactions" description="Write transactions"/>
    <event event="0x02" option_set="All" title="Mali L2 Cache 2" name="Words read" description="Words read"/>
    <event event="0x03" option_set="All" title="Mali L2 Cache 2" name="Words written" description="Words written"/>
    <event event="0x04" option_set="Slaves" title="Mali L2 Cache 2" name="Read hits" description="Read hits"/>
    <event event="0x05" option_set="Slaves" title="Mali L2 Cache 2" name="Read misses" description="Read misses"/>
    <event event="0x06" option_set="Slaves" title="Mali L2 Cache 2" name="Write invalidates" description="Write invalidates"/>
    <event event="0x07" option_set="Slaves" title="Mali L2 Cache 2" name="Read invalidates" description="Read invalidates"/>
    <event event="0x08" option_set="Slaves" title="Mali L2 Cache 2" name="Cacheable read transactions" description="Cacheable read transactions"/>
  </category>
  <counter_set name="ARM_Mali-4xx_Filmstrip_cnt" count="1"/>
  <category name="Mali-4xx Filmstrip" counter_set="ARM_Mali-4xx_Filmstrip_cnt" per_cpu="no">
    <option_set name="fs">
      <option event_delta="0x3c" name="1:60" description="captures every 60th frame"/>
      <option event_delta="0x1e" name="1:30" description="captures every 30th frame"/>
      <option event_delta="0xa" name="1:10" description="captures every 10th frame"/>
    </option_set>
    <event event="0x0400" option_set="fs" title="ARM Mali-4xx" name="Filmstrip" description="Scaled framebuffer"/>
  </category>
  <category name="ARM_Mali-4xx_Voltage" per_cpu="no">
    <event counter="ARM_Mali-4xx_Voltage" title="Mali GPU Voltage" name="Voltage" class="absolute" display="average" average_selection="yes" units="V" multiplier="0.001" description="GPU core voltage."/>
  </category>
  <category name="ARM_Mali-4xx_Frequency" per_cpu="no">
    <event counter="ARM_Mali-4xx_Frequency" title="Mali GPU Frequency" name="Frequency" class="absolute" display="average" average_selection="yes" units="MHz" description="GPU core frequency."/>
  </category>
  <category name="Mali-4xx Activity" counter_set="ARM_Mali-4xx_Activity_cnt" per_cpu="yes">
    <event counter="ARM_Mali-4xx_fragment" title="GPU Fragment" name="Activity" class="activity" activity1="Activity" activity_color1="0x00006fcc" rendering_type="bar" average_selection="yes" average_cores="yes" percentage="yes" description="GPU Fragment Activity"/>
    <event counter="ARM_Mali-4xx_vertex" title="GPU Vertex" name="Activity" class="activity" activity1="Activity" activity_color1="0x00eda000" rendering_type="bar" average_selection="yes" percentage="yes" description="GPU Vertex Activity"/>
  </category>
  <category name="Mali-4xx Software Counters" counter_set="ARM_Mali-4xx_SW_cnt" per_cpu="no">
    <!-- EGL Counters -->
    <event counter="ARM_Mali-4xx_SW_0" title="Mali EGL Software Counters" name="Blit Time" description="Time spent blitting the framebuffer from video memory to framebuffer."/>
    <!-- glDrawElements Counters -->
    <event counter="ARM_Mali-4xx_SW_1" title="glDrawElements Statistics" name="Calls to glDrawElements" description="Number of calls to glDrawElements."/>
    <event counter="ARM_Mali-4xx_SW_2" title="glDrawElements Statistics" name="Indices to glDrawElements" description="Number of indices to glDrawElements."/>
    <event counter="ARM_Mali-4xx_SW_3" title="glDrawElements Statistics" name="Transformed by glDrawElements" description="Number of vertices transformed by glDrawElements."/>
    <!-- glDrawArrays Counters -->
    <event counter="ARM_Mali-4xx_SW_4" title="glDrawArrays Statistics" name="Calls to glDrawArrays" description="Number of calls to glDrawArrays."/>
    <event counter="ARM_Mali-4xx_SW_5" title="glDrawArrays Statistics" name="Transformed by glDrawArrays" description="Number of vertices transformed by glDrawArrays."/>
    <!-- Draw Call Counters -->
    <event counter="ARM_Mali-4xx_SW_6" title="Drawcall Statistics" name="Points" description="Number of calls to glDraw* with parameter GL_POINTS."/>
    <event counter="ARM_Mali-4xx_SW_7" title="Drawcall Statistics" name="Lines" description="Number of calls to glDraw* with parameter GL_LINES."/>
    <event counter="ARM_Mali-4xx_SW_8" title="Drawcall Statistics" name="Lineloop" description="Number of calls to glDraw* with parameter GL_LINE_LOOP."/>
    <event counter="ARM_Mali-4xx_SW_9" title="Drawcall Statistics" name="Linestrip" description="Number of calls to glDraw* with parameter GL_LINE_STRIP."/>
    <event counter="ARM_Mali-4xx_SW_10" title="Drawcall Statistics" name="Triangles" description="Number of calls to glDraw* with parameter GL_TRIANGLES."/>
    <event counter="ARM_Mali-4xx_SW_11" title="Drawcall Statistics" name="Trianglestrip" description="Number of calls to glDraw* with parameter GL_TRIANGLE_STRIP."/>
    <event counter="ARM_Mali-4xx_SW_12" title="Drawcall Statistics" name="Trianglefan" description="Number of calls to glDraw* with parameter GL_TRIANGLE_FAN."/>
    <event counter="ARM_Mali-4xx_SW_13" title="Drawcall Statistics" name="Vertex Upload Time (us)" description="Time spent uploading vertex attributes and faceindex data not present in a VBO."/>
    <event counter="ARM_Mali-4xx_SW_14" title="Drawcall Statistics" name="Uniform Bytes Copied (bytes)" description="Number of bytes copied to Mali memory as a result of uniforms update."/>
    <!-- Buffer Profiling Counters -->
    <event counter="ARM_Mali-4xx_SW_15" title="Buffer Profiling" name="Texture Upload Time (ms)" description="Time spent uploading textures."/>
    <event counter="ARM_Mali-4xx_SW_16" title="Buffer Profiling" name="VBO Upload Time (ms)" description="Time spent uploading vertex buffer objects."/>
    <event counter="ARM_Mali-4xx_SW_17" title="Buffer Profiling" name="FBO Flushes" description="Number of flushed on framebuffer attachment."/>
    <!-- OpenGL ES 1.1 Emulation -->
    <event counter="ARM_Mali-4xx_SW_18" title="Fixed-function Emulation" name="# Vertex Shaders Generated" description="Number of vertex shaders generated."/>
    <event counter="ARM_Mali-4xx_SW_19" title="Fixed-function Emulation" name="# Fragment Shaders Generated" description="Number of fragment shaders generated."/>
    <!-- Geometry Statistics -->
    <event counter="ARM_Mali-4xx_SW_33" title="Geometry Statistics" name="Triangles" description="The total number of triangles passed to GLES per-frame."/>
    <event counter="ARM_Mali-4xx_SW_34" title="Geometry Statistics" name="Independent Triangles" description="Number of triangles passed to GLES using the mode GL_TRIANGLES."/>
    <event counter="ARM_Mali-4xx_SW_35" title="Geometry Statistics" name="Strip Triangles" description="Number of triangles passed to GLES using the mode GL_TRIANGLE_STRIP."/>
    <event counter="ARM_Mali-4xx_SW_36" title="Geometry Statistics" name="Fan Triangles" description="Number of triangles passed to GLES using the mode GL_TRIANGLE_FAN."/>
    <event counter="ARM_Mali-4xx_SW_37" title="Geometry Statistics" name="Lines" description="Number of lines passed to GLES per-frame."/>
    <event counter="ARM_Mali-4xx_SW_38" title="Geometry Statistics" name="Independent Lines" description="Number of lines passed to GLES using the mode GL_LINES."/>
    <event counter="ARM_Mali-4xx_SW_39" title="Geometry Statistics" name="Strip Lines" description="Number of lines passed to GLES using the mode GL_LINE_STRIP."/>
    <event counter="ARM_Mali-4xx_SW_40" title="Geometry Statistics" name="Loop Lines" description="Number of lines passed to GLES using the mode GL_LINE_LOOP."/>
  </category>
  <category name="ARM_Mali-4xx_Total_alloc_pages" per_cpu="no">
    <event counter="ARM_Mali-4xx_Total_alloc_pages" title="Mali GPU Alloc" name="pages" class="absolute" display="average" average_selection="yes" description="Total number of allocated pages"/>
  </category>
  <category name="Mali-4xx Session Memory usage" per_cpu="no">
    <event counter="ARM_Mali-4xx_vertex_index_buffer" title="Mali Memory" name="Vertex and Index buffer" units="B" class="absolute" display="average" average_selection="yes" description="Vertex and index input"/>
    <event counter="ARM_Mali-4xx_texture_buffer" title="Mali Memory" name="Texture buffer" units="B" class="absolute" display="average" average_selection="yes" description="Texture data"/>
    <event counter="ARM_Mali-4xx_varying_buffer" title="Mali Memory" name="Varying buffer" units="B" class="absolute" display="average" average_selection="yes" description="Varying buffer"/>
    <event counter="ARM_Mali-4xx_render_target" title="Mali Memory" name="Render target buffer" units="B" class="absolute" display="average" average_selection="yes" description="Render target buffer"/>
    <event counter="ARM_Mali-4xx_plbu_heap" title="Mali Memory" name="Plbu heap" units="B" class="absolute" display="average" average_selection="yes" description="The memory to store commands from PLBU when Slave tilelist memory isn't enough"/>
    <event counter="ARM_Mali-4xx_slave_tilelist" title="Mali Memory" name="Slave tilelist" units="B" class="absolute" display="average" average_selection="yes" description="Slave tilelist memory"/>
  </category>
  <category name="Mali-Bifrost Software Counters" per_cpu="no">
    <event counter="ARM_Mali-Bifrost_TOTAL_ALLOC_PAGES" title="Mali Total Alloc Pages" name="Total number of allocated pages" description="Mali total number of allocated pages."/>
  </category>
<!--
power management is disabled during profiling so these counters are not useful as they always return zero
  <category name="Mali-Bifrost PM Shader" per_cpu="no">
    <event counter="ARM_Mali-Bifrost_PM_SHADER_0" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 0" description="Mali PM Shader: PM Shader Core 0."/>
    <event counter="ARM_Mali-Bifrost_PM_SHADER_1" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 1" description="Mali PM Shader: PM Shader Core 1."/>
    <event counter="ARM_Mali-Bifrost_PM_SHADER_2" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 2" description="Mali PM Shader: PM Shader Core 2."/>
    <event counter="ARM_Mali-Bifrost_PM_SHADER_3" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 3" description="Mali PM Shader: PM Shader Core 3."/>
    <event counter="ARM_Mali-Bifrost_PM_SHADER_4" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 4" description="Mali PM Shader: PM Shader Core 4."/>
    <event counter="ARM_Mali-Bifrost_PM_SHADER_5" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 5" description="Mali PM Shader: PM Shader Core 5."/>
    <event counter="ARM_Mali-Bifrost_PM_SHADER_6" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 6" description="Mali PM Shader: PM Shader Core 6."/>
    <event counter="ARM_Mali-Bifrost_PM_SHADER_7" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 7" description="Mali PM Shader: PM Shader Core 7."/>
  </category>
  <category name="Mali-Bifrost PM Tiler" per_cpu="no">
    <event counter="ARM_Mali-Bifrost_PM_TILER_0" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Tiler" name="PM Tiler Core 0" description="Mali PM Tiler: PM Tiler Core 0."/>
  </category>
  <category name="Mali-Bifrost PM L2" per_cpu="no">
    <event counter="ARM_Mali-Bifrost_PM_L2_0" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM L2" name="PM L2 Core 0" description="Mali PM L2: PM L2 Core 0."/>
    <event counter="ARM_Mali-Bifrost_PM_L2_1" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM L2" name="PM L2 Core 1" description="Mali PM L2: PM L2 Core 1."/>
  </category>
-->
  <category name="Mali-Bifrost MMU Address Space" per_cpu="no">
    <event counter="ARM_Mali-Bifrost_MMU_AS_0" class="absolute" display="average" multiplier="0.01" average_selection="yes" percentage="yes" title="Mali MMU Address Space" name="MMU Address Space 0" description="Mali MMU Address Space 0 usage."/>
    <event counter="ARM_Mali-Bifrost_MMU_AS_1" class="absolute" display="average" multiplier="0.01" average_selection="yes" percentage="yes" title="Mali MMU Address Space" name="MMU Address Space 1" description="Mali MMU Address Space 1 usage."/>
    <event counter="ARM_Mali-Bifrost_MMU_AS_2" class="absolute" display="average" multiplier="0.01" average_selection="yes" percentage="yes" title="Mali MMU Address Space" name="MMU Address Space 2" description="Mali MMU Address Space 2 usage."/>
    <event counter="ARM_Mali-Bifrost_MMU_AS_3" class="absolute" display="average" multiplier="0.01" average_selection="yes" percentage="yes" title="Mali MMU Address Space" name="MMU Address Space 3" description="Mali MMU Address Space 3 usage."/>
  </category>
  <category name="Mali-Bifrost MMU Page Fault" per_cpu="no">
    <event counter="ARM_Mali-Bifrost_MMU_PAGE_FAULT_0" title="Mali MMU Page Fault Add. Space" name="Mali MMU Page Fault Add. Space 0" description="Reports the number of newly allocated pages after a MMU page fault in address space 0."/>
    <event counter="ARM_Mali-Bifrost_MMU_PAGE_FAULT_1" title="Mali MMU Page Fault Add. Space" name="Mali MMU Page Fault Add. Space 1" description="Reports the number of newly allocated pages after a MMU page fault in address space 1."/>
    <event counter="ARM_Mali-Bifrost_MMU_PAGE_FAULT_2" title="Mali MMU Page Fault Add. Space" name="Mali MMU Page Fault Add. Space 2" description="Reports the number of newly allocated pages after a MMU page fault in address space 2."/>
    <event counter="ARM_Mali-Bifrost_MMU_PAGE_FAULT_3" title="Mali MMU Page Fault Add. Space" name="Mali MMU Page Fault Add. Space 3" description="Reports the number of newly allocated pages after a MMU page fault in address space 3."/>
  </category>
  <counter_set name="ARM_Mali-Bifrost_Filmstrip_cnt" count="1"/>
  <category name="Mali-Bifrost Filmstrip" counter_set="ARM_Mali-Bifrost_Filmstrip_cnt" per_cpu="no">
    <option_set name="fs">
      <option event_delta="0x043c" name="1:60 s" description="captures every 60th frame at 1:4 scale"/>
      <option event_delta="0x041e" name="1:30 s" description="captures every 30th frame at 1:4 scale"/>
      <option event_delta="0x040a" name="1:10 s" description="captures every 10th frame at 1:4 scale"/>
      <option event_delta="0x023c" name="1:60 m" description="captures every 60th frame at 1:2 scale"/>
      <option event_delta="0x021e" name="1:30 m" description="captures every 30th frame at 1:2 scale"/>
      <option event_delta="0x020a" name="1:10 m" description="captures every 10th frame at 1:2 scale"/>
      <option event_delta="0x013c" name="1:60 l" description="captures every 60th frame at 1:1 scale"/>
      <option event_delta="0x011e" name="1:30 l" description="captures every 30th frame at 1:1 scale"/>
      <option event_delta="0x01-a" name="1:10 l" description="captures every 10th frame at 1:1 scale"/>
    </option_set>
    <event event="0" option_set="fs" title="ARM Mali-Bifrost" name="Filmstrip" description="Scaled framebuffer"/>
  </category>
  <counter_set name="ARM_Mali-Bifrost_Filmstrip2_cnt" count="1"/>
  <category name="Mali-Bifrost Filmstrip" counter_set="ARM_Mali-Bifrost_Filmstrip2_cnt" per_cpu="no">
    <option_set name="fs">
      <option event_delta="0x1400f03c" name="1:60 s" description="captures every 60th frame at ~320x240"/>
      <option event_delta="0x1400f01e" name="1:30 s" description="captures every 30th frame at ~320x240"/>
      <option event_delta="0x1400f00a" name="1:10 s" description="captures every 10th frame at ~320x240"/>
      <option event_delta="0x2801e03c" name="1:60 m" description="captures every 60th frame at ~640x480"/>
      <option event_delta="0x2801e01e" name="1:30 m" description="captures every 30th frame at ~640x480"/>
      <option event_delta="0x2801e00a" name="1:10 m" description="captures every 10th frame at ~640x480"/>
      <option event_delta="0x5003c03c" name="1:60 l" description="captures every 60th frame at ~1280x960"/>
      <option event_delta="0x5003c01e" name="1:30 l" description="captures every 30th frame at ~1280x960"/>
      <option event_delta="0x5003c00a" name="1:10 l" description="captures every 10th frame at ~1280x960"/>
    </option_set>
    <event event="0" option_set="fs" title="ARM Mali-Bifrost" name="Filmstrip" description="Scaled framebuffer"/>
  </category>
  <category name="Mali-Bifrost Activity" per_cpu="no">
    <event counter="ARM_Mali-Bifrost_fragment" title="GPU Fragment" name="Activity" class="activity" activity1="Activity" activity_color1="0x00006fcc" rendering_type="bar" average_selection="yes" percentage="yes" cores="1" description="GPU Job Slot 0 Activity"/>
    <event counter="ARM_Mali-Bifrost_vertex" title="GPU Vertex-Tiling-Compute" name="Activity" class="activity" activity1="Activity" activity_color1="0x00eda000" rendering_type="bar" average_selection="yes" percentage="yes" cores="1" description="GPU Job Slot 1 Activity"/>
    <event counter="ARM_Mali-Bifrost_opencl" title="GPU Vertex-Compute" name="Activity" class="activity" activity1="Activity" activity_color1="0x00ef022f" rendering_type="bar" average_selection="yes" percentage="yes" cores="1" description="GPU Job Slot 2 Activity"/>
  </category>
  <category name="Mali Job Manager" per_cpu="no">
    <event counter="ARM_Mali-G51_MESSAGES_SENT" title="Mali Job Manager Messages" name="Sent" description="Number of JCB messages sent by the job manager" advanced="yes"/>
    <event counter="ARM_Mali-G51_MESSAGES_RECEIVED" title="Mali Job Manager Messages" name="Received" description="Number of JCB messages received by the job manager" advanced="yes"/>
    <event counter="ARM_Mali-G51_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles the GPU was active"/>
    <event counter="ARM_Mali-G51_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles with active interrupts"/>
    <event counter="ARM_Mali-G51_JS0_JOBS" title="Mali Job Manager Cycles" name="JS0 jobs" description="Number of jobs completed for JS0 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-G51_JS0_TASKS" title="Mali Job Manager Cycles" name="JS0 tasks" description="Number of tasks completed for JS0 Job Slot"/>
    <event counter="ARM_Mali-G51_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 Job Slot was active"/>
    <event counter="ARM_Mali-G51_JS0_WAIT_READ" title="Mali Job Manager Cycles" name="JS0 wait read" description="Number of cycles JS0 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-G51_JS0_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS0 wait issue" description="Number of cycles JS0 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-G51_JS0_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS0 wait depend" description="Number of cycles JS0 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-G51_JS0_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS0 wait finish" description="Number of cycles JS0 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
    <event counter="ARM_Mali-G51_JS1_JOBS" title="Mali Job Manager Cycles" name="JS1 jobs" description="Number of jobs completed for JS1 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-G51_JS1_TASKS" title="Mali Job Manager Cycles" name="JS1 tasks" description="Number of tasks completed for JS1 Job Slot"/>
    <event counter="ARM_Mali-G51_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 Job Slot was active"/>
    <event counter="ARM_Mali-G51_JS1_WAIT_READ" title="Mali Job Manager Cycles" name="JS1 wait read" description="Number of cycles JS1 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-G51_JS1_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS1 wait issue" description="Number of cycles JS1 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-G51_JS1_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS1 wait depend" description="Number of cycles JS1 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-G51_JS1_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS1 wait finish" description="Number of cycles JS1 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
    <event counter="ARM_Mali-G51_JS2_JOBS" title="Mali Job Manager Cycles" name="JS2 jobs" description="Number of jobs completed for JS2 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-G51_JS2_TASKS" title="Mali Job Manager Cycles" name="JS2 tasks" description="Number of tasks completed for JS2 Job Slot"/>
    <event counter="ARM_Mali-G51_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 Job Slot was active"/>
    <event counter="ARM_Mali-G51_JS2_WAIT_READ" title="Mali Job Manager Cycles" name="JS2 wait read" description="Number of cycles JS2 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-G51_JS2_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS2 wait issue" description="Number of cycles JS2 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-G51_JS2_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS2 wait depend" description="Number of cycles JS2 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-G51_JS2_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS2 wait finish" description="Number of cycles JS2 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
  </category>
  <category name="Mali Tiler" per_cpu="no">
    <event counter="ARM_Mali-G51_TILER_ACTIVE" title="Mali Tiler Cycles" name="Tiler cycles" description="Number of cycles the tiler is active"/>
    <event counter="ARM_Mali-G51_JOBS_PROCESSED" title="Mali Tiler Cycles" name="Tiler processed" description="Number of processed tiler jobs" advanced="yes"/>
    <event counter="ARM_Mali-G51_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-G51_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-G51_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>
    <event counter="ARM_Mali-G51_FRONT_FACING" title="Mali Tiler Culling" name="Front facting prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-G51_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-G51_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-G51_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-G51_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>
    <event counter="ARM_Mali-G51_PRIM_SAT_CULLED" title="Mali Tiler Culling" name="Cullet prims SAT" description="Number of culled primitives via sample aware tiling"/>
    <event counter="ARM_Mali-G51_BUS_READ" title="Mali Tiler Bus" name="Tiler bus reads" description="Number of read data beats (128-bit) from the L2 cache"/>
    <event counter="ARM_Mali-G51_BUS_WRITE" title="Mali Tiler Bus" name="Tiler bus writes" description="Number of write data beats (128-bit) to the L2 cache"/>
    <event counter="ARM_Mali-G51_LOADING_DESC" title="Mali Tiler Cycles" name="Tiler loading descriptors" description="Number of cycles while waiting to load descriptors" advanced="yes"/>
    <event counter="ARM_Mali-G51_IDVS_POS_SHAD_REQ" title="Mali Tiler IDVS" name="Position shading requests" description="Number of IDVS position shading requests"/>
    <event counter="ARM_Mali-G51_IDVS_POS_SHAD_WAIT" title="Mali Tiler IDVS" name="Position shading wait" description="Number of cycles waiting for position shading" advanced="yes"/>
    <event counter="ARM_Mali-G51_IDVS_POS_SHAD_STALL" title="Mali Tiler IDVS" name="Position shading stall" description="Number of cycles stalled on IDVS interface requesting position shading" advanced="yes"/>
    <event counter="ARM_Mali-G51_IDVS_POS_FIFO_FULL" title="Mali Tiler IDVS" name="Position FIFO full" description="Number of cycles the L2 FIFO is full and blocking position shading requests" advanced="yes"/>
    <event counter="ARM_Mali-G51_PREFETCH_STALL" title="Mali Tiler Prefetch" name="Tiler stall" description="Number of cycles the prefetcher has valid data but is stalled by the vertex fetcher" advanced="yes"/>
    <event counter="ARM_Mali-G51_VCACHE_HIT" title="Mali Tiler VCache" name="VCache hit" description="Number of Vertex Cache hits" advanced="yes"/>
    <event counter="ARM_Mali-G51_VCACHE_MISS" title="Mali Tiler VCache" name="VCache miss" description="Number of Vertex Cache misses" advanced="yes"/>
    <event counter="ARM_Mali-G51_VCACHE_LINE_WAIT" title="Mali Tiler VCache" name="VCache line wait" description="Number of cycles waiting for a free line in the Vertex Cache" advanced="yes"/>
    <event counter="ARM_Mali-G51_VFETCH_POS_READ_WAIT" title="Mali Tiler VFetch" name="VFetch wait positions" description="Number of cycles spent reading in positions" advanced="yes"/>
    <event counter="ARM_Mali-G51_VFETCH_VERTEX_WAIT" title="Mali Tiler VFetch" name="VFetch wait vertex" description="Number of cycles waiting for a valid vertex in the vertex fetcher" advanced="yes"/>
    <event counter="ARM_Mali-G51_VFETCH_STALL" title="Mali Tiler VFetch" name="VFetch stall" description="Number of cycles the vertex fetcher has valid output data but is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G51_PRIMASSY_STALL" title="Mali Tiler Primitive Assembly" name="Assembly stall" description="Number of cycles the primitive assembly output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G51_BBOX_GEN_STALL" title="Mali Tiler Bounding Box" name="Bounding Box stall" description="Number of cycles the bounding box generator output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G51_IDVS_VBU_HIT" title="Mali Tiler IDVS" name="VBU hits" description="Number of VBU hits (divided by 4)" advanced="yes"/>
    <event counter="ARM_Mali-G51_IDVS_VBU_MISS" title="Mali Tiler IDVS" name="VBU misses" description="Number of VBU misses (divided by 4)" advanced="yes"/>
    <event counter="ARM_Mali-G51_IDVS_VBU_LINE_DEALLOCATE" title="Mali Tiler IDVS" name="VBU deallocated" description="Number of times a line in the VBU is deallocated" advanced="yes"/>
    <event counter="ARM_Mali-G51_IDVS_VAR_SHAD_REQ" title="Mali Tiler IDVS" name="Varying shading requests" description="Number of varying shading requests"/>
    <event counter="ARM_Mali-G51_IDVS_VAR_SHAD_STALL" title="Mali Tiler IDVS" name="Varying shading stall" description="Number of cycles stalled on IDVS interface requesting varying shading" advanced="yes"/>
    <event counter="ARM_Mali-G51_BINNER_STALL" title="Mali Tiler Binner" name="Binner stall" description="Number of cycles the binner output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G51_ITER_STALL" title="Mali Tiler Iterator" name="Iterator stall" description="Number of cycles the iterator output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G51_COMPRESS_MISS" title="Mali Tiler Compressor" name="Compressor misses" description="Number of misses in the write compressor" advanced="yes"/>
    <event counter="ARM_Mali-G51_COMPRESS_STALL" title="Mali Tiler Compressor" name="Compressor stall" description="Number of cycles the write compressor output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G51_PCACHE_HIT" title="Mali Tiler Pointer Cache" name="Pointer Cache hits" description="Number of Pointer Cache hits" advanced="yes"/>
    <event counter="ARM_Mali-G51_PCACHE_MISS" title="Mali Tiler Pointer Cache" name="Pointer Cache misses" description="Number of Pointer Cache misses" advanced="yes"/>
    <event counter="ARM_Mali-G51_PCACHE_MISS_STALL" title="Mali Tiler Pointer Cache" name="Pointer Cache misses stall" description="Number of cycles waiting to process a miss in the pointer cache" advanced="yes"/>
    <event counter="ARM_Mali-G51_PCACHE_EVICT_STALL" title="Mali Tiler Pointer Cache" name="Pointer Cache eviction stall" description="Number of cycles waiting for eviction in the pointer cache to complete" advanced="yes"/>
    <event counter="ARM_Mali-G51_PMGR_PTR_WR_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager wrtiteback stall" description="Number of cycles waiting for writeback pointer in the pointer manager" advanced="yes"/>
    <event counter="ARM_Mali-G51_PMGR_PTR_RD_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager read stall" description="Number of cycles waiting for a valid pointer in the pointer manager" advanced="yes"/>
    <event counter="ARM_Mali-G51_PMGR_CMD_WR_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager write buffer stall" description="Number of cycles waiting for the WRBUF to accept" advanced="yes"/>
    <event counter="ARM_Mali-G51_WRBUF_ACTIVE" title="Mali Tiler Write Buffer" name="Write Buffer active" description="Number of cycles the Write Buffer is active" advanced="yes"/>
    <event counter="ARM_Mali-G51_WRBUF_HIT" title="Mali Tiler Write Buffer" name="Write Buffer hits" description="Number of Write Buffer hits" advanced="yes"/>
    <event counter="ARM_Mali-G51_WRBUF_MISS" title="Mali Tiler Write Buffer" name="Write Buffer misses" description="Number of Write Buffer misses" advanced="yes"/>
    <event counter="ARM_Mali-G51_WRBUF_NO_FREE_LINE_STALL" title="Mali Tiler Write Buffer" name="Write Buffer no line stall" description="Number of cycles stalled waiting for a free line in the WRBUF" advanced="yes"/>
    <event counter="ARM_Mali-G51_WRBUF_NO_AXI_ID_STALL" title="Mali Tiler Write Buffer" name="Write Buffer no AXI ID stall" description="Number of cycles the AXI interface is stalled due to the max transaction limit" advanced="yes"/>
    <event counter="ARM_Mali-G51_WRBUF_AXI_STALL" title="Mali Tiler Write Buffer" name="Write Buffer AXI stall" description="Number of cycles the AXI write data interface is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G51_UTLB_TRANS" title="Mali Tiler UTLB" name="UTLB transactions" description="Number of transactions processed" advanced="yes"/>
    <event counter="ARM_Mali-G51_UTLB_TRANS_HIT" title="Mali Tiler UTLB" name="UTLB transactions hits" description="Number of micro-TLB hits" advanced="yes"/>
    <event counter="ARM_Mali-G51_UTLB_TRANS_STALL" title="Mali Tiler UTLB" name="UTLB transactions stall" description="Number of cycles transactions are stalled on the input" advanced="yes"/>
    <event counter="ARM_Mali-G51_UTLB_TRANS_MISS_DELAY" title="Mali Tiler UTLB" name="UTLB transactions miss" description="Number of cycles transactions are delayed due to a miss divided by 64" advanced="yes"/>
    <event counter="ARM_Mali-G51_UTLB_MMU_REQ" title="Mali Tiler UTLB" name="UTLB transactions MMU requests" description="Number of requests sent to the MMU" advanced="yes"/>
  </category>
  <category name="Mali Shader Core" per_cpu="no">
    <event counter="ARM_Mali-G51_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing is active"/>
    <event counter="ARM_Mali-G51_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded"/>
    <event counter="ARM_Mali-G51_FRAG_PRIM_RAST" title="Mali Fragment Primitives" name="Primitives rasterized" description="Number of rasterized primitives"/>
    <event counter="ARM_Mali-G51_FRAG_FPK_ACTIVE" title="Mali FPK Queue" name="FPK cycles" description="Number of cycles the forward pixel kill queue contains data"/>
    <event counter="ARM_Mali-G51_FRAG_STARVING" title="Mali Core Starving" name="Frameng starving" description="Number of cycles the fragment front end is starving the execution engine of new threads." advanced="yes"/>
    <event counter="ARM_Mali-G51_FRAG_WARPS" title="Mali Core Warps" name="Fragment warps" description="Number of fragment warps started"/>
    <event counter="ARM_Mali-G51_FRAG_PARTIAL_WARPS" title="Mali Core Warps" name="Fragment partial warps" description="Number of partial fragment warps started"/>
    <event counter="ARM_Mali-G51_FRAG_QUADS_RAST" title="0" name="Mali Fragment Quads" description="Number of quads rasterized" advanced="yes"/>
    <event counter="ARM_Mali-G51_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads ZS test" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-G51_FRAG_QUADS_EZS_UPDATE" title="Mali Fragment Quads" name="Quads ZS update" description="Number of quads doing early ZS update"/>
    <event counter="ARM_Mali-G51_FRAG_QUADS_EZS_KILL" title="Mali Fragment Quads" name="Quads ZS killed" description="Number of quads killed by the early ZS test"/>
    <event counter="ARM_Mali-G51_FRAG_LZS_TEST" title="Mali LZS Test" name="LZS threads" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-G51_FRAG_LZS_KILL" title="Mali LZS Test" name="LZS threads killed" description="Number of threads killed by the late ZS test"/>
    <event counter="ARM_Mali-G51_FRAG_PTILES" title="Mali Tiles" name="Tiles rendered" description="Number of physical tiles rendered"/>
    <event counter="ARM_Mali-G51_FRAG_TRANS_ELIM" title="Mali Tiles" name="Tiles trans elim" description="Number of transaction elimination signature matches"/>
    <event counter="ARM_Mali-G51_QUAD_FPK_KILLER" title="Mali FPK Queue" name="Quads enter" description="Number of quads which enter the FPK queue and can kill other quads"/>
    <event counter="ARM_Mali-G51_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles compute processing is active"/>
    <event counter="ARM_Mali-G51_COMPUTE_TASKS" title="Mali Core Compute" name="Compute tasks" description="Number of compute tasks" advanced="yes"/>
    <event counter="ARM_Mali-G51_COMPUTE_WARPS" title="Mali Core Warps" name="Compute warps" description="Number of compute warps started"/>
    <event counter="ARM_Mali-G51_COMPUTE_STARVING" title="Mali Core Cycles" name="Compute starving" description="Number of cycles unable to issue new compute threads" advanced="yes"/>
    <event counter="ARM_Mali-G51_EXEC_CORE_ACTIVE" title="Mali Core Cycles" name="Core cycles" description="Number of cycles the execution core is active"/>
    <event counter="ARM_Mali-G51_EXEC_ACTIVE" title="Mali Core Cycles" name="Engine cycles" description="Number of cycles the execution engine is active" advanced="yes"/>
    <event counter="ARM_Mali-G51_EXEC_INSTR_COUNT" title="Mali Instructions" name="Instruction count" description="Number of instruction tuples executed per compute unit"/>
    <event counter="ARM_Mali-G51_EXEC_INSTR_DIVERGED" title="Mali Instructions" name="Instruction diverged" description="Number of diverged instruction tuples per compute unit"/>
    <event counter="ARM_Mali-G51_EXEC_INSTR_STARVING" title="Mali Instructions" name="Instruction starving" description="Number of instruction starvation cycles per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G51_ARITH_INSTR_SINGLE_FMA" title="Mali Instructions" name="Single FMA instructions" description="Number of completed single FMA arithmetic instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G51_ARITH_INSTR_DOUBLE" title="Mali Instructions" name="Double intructions" description="Number of completed double arithmetic instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G51_ARITH_INSTR_MSG" title="Mali Instructions" name="Arithmetic instructions" description="Number of completed arithmetic and message passing instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G51_ARITH_INSTR_MSG_ONLY" title="Mali Instructions" name="Messages passing instructions" description="Number of completed message passing instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G51_LS_MEM_READ_FULL" title="Mali Memory" name="Full read accesses" description="Number of full memory read accesses (128-bit)"/>
    <event counter="ARM_Mali-G51_LS_MEM_READ_SHORT" title="Mali Memory" name="Short read accesses" description="Number of short memory read accesses (less than 128-bit)"/>
    <event counter="ARM_Mali-G51_LS_MEM_WRITE_FULL" title="Mali Memory" name="Full write accesses" description="Number of full memory write accesses (128-bit)"/>
    <event counter="ARM_Mali-G51_LS_MEM_WRITE_SHORT" title="Mali Memory" name="Short write accesses" description="Number of short memory write accesses (less than 128-bit)"/>
    <event counter="ARM_Mali-G51_LS_MEM_ATOMIC" title="Mali Memory" name="Atomic accesses" description="Number of atomic memory accesses" advanced="yes"/>
    <event counter="ARM_Mali-G51_VARY_INSTR" title="Mali Instructions" name="Varying instructions" description="Number of varying instructions completed"/>
    <event counter="ARM_Mali-G51_VARY_SLOT_32" title="Mali Varying Slots" name="32-bit" description="Number of 32-bit varying slots"/>
    <event counter="ARM_Mali-G51_VARY_SLOT_16" title="Mali Varying Slots" name="16-bit" description="Number of 16-bit varying slots"/>
    <event counter="ARM_Mali-G51_ATTR_INSTR" title="Mali Instructions" name="Attribute instructions" description="Number of load/store attribute instructions completed"/>
    <event counter="ARM_Mali-G51_ARITH_INSTR_FP_MUL" title="Mali Instructions" name="Floating-point multiply instructions" description="Number of completed floating-point multiply instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G51_BEATS_RD_FTC" title="Mali Cache Thread Creator" name="Read beats" description="Number of read beats for the fragment thread creator"/>
    <event counter="ARM_Mali-G51_BEATS_RD_FTC_EXT" title="Mali Cache Thread Creator" name="Read beats external" description="Number of external read beats for the fragment thread creator"/>
    <event counter="ARM_Mali-G51_BEATS_RD_LSC" title="Mali Cache Load/Store" name="Read beats" description="Number of read beats for the load/store cache"/>
    <event counter="ARM_Mali-G51_BEATS_RD_LSC_EXT" title="Mali Cache Load/Store" name="Read beats external" description="Number of external read beats for the load/store cache"/>
    <event counter="ARM_Mali-G51_BEATS_RD_TEX" title="Mali Cache Texture" name="Read beats" description="Number of read beats for the texture cache"/>
    <event counter="ARM_Mali-G51_BEATS_RD_TEX_EXT" title="Mali Cache Texture" name="Read beats external" description="Number of external read beats for the texture cache"/>
    <event counter="ARM_Mali-G51_BEATS_RD_OTHER" title="Mali Cache Other" name="Read beats" description="Number of read beats for all other masters"/>
    <event counter="ARM_Mali-G51_BEATS_WR_LSC" title="Mali Cache Load/Store" name="Write Beats" description="Number of write beats for the load/store cache"/>
    <event counter="ARM_Mali-G51_BEATS_WR_TIB" title="Mali Cache Tile" name="Write beats" description="Number of write beats for the tile buffers"/>
    <event counter="ARM_Mali-G51_TEX_MSGI_NUM_QUADS" title="Mali Textures (Messages)" name="Request Messages" description="Number of texture request messages received."/>
    <event counter="ARM_Mali-G51_TEX_DFCH_NUM_PASSES" title="Mali Textures (Passes)" name="Received" description="The number of passes received by the descriptor fetcher."/>
    <event counter="ARM_Mali-G51_TEX_DFCH_NUM_PASSES_MISS" title="Mali Textures (Passes)" name="Received with Cache Miss" description="The number of the passes received by the descriptor fetcher that encountered a cache miss in the Texture Descriptor Cache or the Sampler Descriptor Cache."/>
    <event counter="ARM_Mali-G51_TEX_DFCH_NUM_PASSES_MIP_MAP" title="Mali Textures (Passes)" name="Processed with Mip Maps" description="The number of passes processed by the descriptor fetcher that have mip-maps enabled."/>
    <event counter="ARM_Mali-G51_TEX_TIDX_NUM_SPLIT_MIP_MAP" title="Mali Textures (Passes)" name="Passes Split" description="The number of pass splits due to accessing multiple mip-map levels."/>
    <event counter="ARM_Mali-G51_TEX_TFCH_NUM_LINES_FETCHED" title="Mali Textures (Fetch)" name="Lines Fetched" description="The number of cache-lines fetched in total."/>
    <event counter="ARM_Mali-G51_TEX_TFCH_NUM_LINES_FETCHED_BLOCK_COMPRESSED" title="Mali Textures (Fetch)" name="Lines Fetched from Block-Compressed Textures" description=" The number of cache-lines fetched from block-compressed textures in memory."/>
    <event counter="ARM_Mali-G51_TEX_TFCH_NUM_OPERATIONS" title="Mali Textures (Fetch)" name="Texel Fetch Operations" description="The number of operations executed in the texel fetcher hit path."/>
    <event counter="ARM_Mali-G51_TEX_FILT_NUM_OPERATIONS" title="Mali Textures (Filter)" name="Filter Operations" description="The number of operations executed in the primary filtering unit."/>
  </category>
  <category name="Mali L2 Cache" per_cpu="no">
    <event counter="ARM_Mali-G51_MMU_REQUESTS" title="Mali L2 Cache Messages" name="MMU requests" description="Number of requests received by the MMU" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_RD_MSG_IN" title="Mali L2 Cache Messages" name="Reads in" description="Number of read messages received by the L2C from internal masters"/>
    <event counter="ARM_Mali-G51_L2_RD_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Reads in stalled" description="Number of cycles input read messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_WR_MSG_IN" title="Mali L2 Cache Messages" name="Writes in" description="Number of write messages received by the L2C from internal masters"/>
    <event counter="ARM_Mali-G51_L2_WR_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Writes in stalled" description="Number of cycles input write messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_SNP_MSG_IN" title="Mali L2 Cache Messages" name="Snoop in" description="Number of snoop messages received by the L2C from internal masters" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_SNP_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Snoop in stalled" description="Number of cycles input snoop messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_RD_MSG_OUT" title="Mali L2 Cache Messages" name="Reads out" description="Number of read messages sent by the L2C to internal masters" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_RD_MSG_OUT_STALL" title="Mali L2 Cache Messages" name="Reads out stalled" description="Number of cycles read messages are stalled by internal masters" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_WR_MSG_OUT" title="Mali L2 Cache Messages" name="Writes out" description="Number of write messages sent by the L2C to internal masters" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_ANY_LOOKUP" title="Mali L2 Cache Lookups" name="Any lookups" description="Number of L2C lookups"/>
    <event counter="ARM_Mali-G51_L2_READ_LOOKUP" title="Mali L2 Cache Lookups" name="Read lookups" description="Number of L2C lookups performed by read transactions" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_WRITE_LOOKUP" title="Mali L2 Cache Lookups" name="Write lookups" description="Number of L2C lookups performed by write transactions" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_EXT_SNOOP_LOOKUP" title="Mali L2 Cache Transactions" name="Ext snoop lookups" description="Number of L2C lookups performed by external snoop transactions" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_EXT_READ" title="Mali L2 Cache Transactions" name="Read Transactions" description="Number of external read transactions"/>
    <event counter="ARM_Mali-G51_L2_EXT_READ_NOSNP" title="Mali L2 Cache Transactions" name="Reads NoSnp" description="Number of external ReadNoSnp transactions" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_EXT_READ_UNIQUE" title="Mali L2 Cache Transactions" name="Reads unique" description="Number of external ReadUnique transactions" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_EXT_READ_BEATS" title="Mali L2 Cache Beats" name="Read" description="Number of external read data beats"/>
    <event counter="ARM_Mali-G51_L2_EXT_AR_STALL" title="Mali L2 Cache Stall" name="Read address" description="Number of cycles read address (AR) is stalled"/>
    <event counter="ARM_Mali-G51_L2_EXT_AR_CNT_Q1" title="Mali L2 Cache Read Outstanding" name="0-25" description="Number of external read transactions when 0-25% outstanding"/>
    <event counter="ARM_Mali-G51_L2_EXT_AR_CNT_Q2" title="Mali L2 Cache Read Outstanding" name="25-50" description="Number of external read transactions when 25-50% outstanding"/>
    <event counter="ARM_Mali-G51_L2_EXT_AR_CNT_Q3" title="Mali L2 Cache Read Outstanding" name="50-75" description="Number of external read transactions when 50-75% outstanding"/>
    <event counter="ARM_Mali-G51_L2_EXT_RRESP_0_127" title="Mali L2 Cache Read Latency" name="0-127" description="Number of read responses with 0-127 cycle latency"/>
    <event counter="ARM_Mali-G51_L2_EXT_RRESP_128_191" title="Mali L2 Cache Read Latency" name="128-191" description="Number of read responses with 128-191 cycle latency"/>
    <event counter="ARM_Mali-G51_L2_EXT_RRESP_192_255" title="Mali L2 Cache Read Latency" name="192-255" description="Number of read responses with 192-255 cycle latency"/>
    <event counter="ARM_Mali-G51_L2_EXT_RRESP_256_319" title="Mali L2 Cache Read Latency" name="256-319" description="Number of read responses with 256-319 cycle latency"/>
    <event counter="ARM_Mali-G51_L2_EXT_RRESP_320_383" title="Mali L2 Cache Read Latency" name="320-383" description="Number of read responses with 320-383 cycle latency"/>
    <event counter="ARM_Mali-G51_L2_EXT_WRITE" title="Mali L2 Cache Transactions" name="Write" description="Number of external write transactions"/>
    <event counter="ARM_Mali-G51_L2_EXT_WRITE_NOSNP_FULL" title="Mali L2 Cache Transactions" name="Writes NoSnpFull" description="Number of external WriteNoSnpFull transactions" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_EXT_WRITE_NOSNP_PTL" title="Mali L2 Cache Transactions" name="Writes NoSnpPtl" description="Number of external WriteNoSnpPtl transactions"/>
    <event counter="ARM_Mali-G51_L2_EXT_WRITE_SNP_FULL" title="Mali L2 Cache Transactions" name="Writes BackFull" description="Number of external WriteBackFull or WriteUniqueFull transactions" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_EXT_WRITE_SNP_PTL" title="Mali L2 Cache Transactions" name="Writes BackPtl" description="Number of external WriteBackPtl or WriteUniquePtl transactions"/>
    <event counter="ARM_Mali-G51_L2_EXT_WRITE_BEATS" title="Mali L2 Cache Beats" name="Write" description="Number of external write data beats"/>
    <event counter="ARM_Mali-G51_L2_EXT_W_STALL" title="Mali L2 Cache Stall" name="Write data" description="Number of cycles write data (W) is stalled"/>
    <event counter="ARM_Mali-G51_L2_EXT_AW_CNT_Q1" title="Mali L2 Cache Write Buffer" name="0-25" description="Number of external write transactions when the write buffer is 0-25% full"/>
    <event counter="ARM_Mali-G51_L2_EXT_AW_CNT_Q2" title="Mali L2 Cache Write Buffer" name="25-50" description="Number of external write transactions when the write buffer is 25-50% full"/>
    <event counter="ARM_Mali-G51_L2_EXT_AW_CNT_Q3" title="Mali L2 Cache Write Buffer" name="50-75" description="Number of external write transactions when the write buffer is 50-75% full"/>
    <event counter="ARM_Mali-G51_L2_EXT_SNOOP" title="Mali L2 Cache Snoop" name="Snoop transactions" description="Number of external snoop transactions" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_EXT_SNOOP_STALL" title="Mali L2 Cache Snoop" name="Cycles stalled" description="Number of cycles external snoop requests are stalled" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_EXT_SNOOP_RESP_CLEAN" title="Mali L2 Cache Snoop" name="Ext Snoop hit resp clean" description="Number of external snoops that hit a clean line in the Level 2 cache" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_EXT_SNOOP_RESP_DATA" title="Mali L2 Cache Snoop" name="Ext Snoop hit data" description="Number of external snoops that hit in the Level 2 cache and return data" advanced="yes"/>
    <event counter="ARM_Mali-G51_L2_EXT_SNOOP_INTERNAL" title="Mali L2 Cache Snoop" name="Ext Snoop internal" description="Number of external snoops that cause snoops to Level 1 caches" advanced="yes"/>
  </category>
  <category name="Mali Job Manager" per_cpu="no">
    <event counter="ARM_Mali-G71_MESSAGES_SENT" title="Mali Job Manager Messages" name="Sent" description="Number of JCB messages sent by the job manager" advanced="yes"/>
    <event counter="ARM_Mali-G71_MESSAGES_RECEIVED" title="Mali Job Manager Messages" name="Received" description="Number of JCB messages received by the job manager" advanced="yes"/>
    <event counter="ARM_Mali-G71_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles the GPU was active"/>
    <event counter="ARM_Mali-G71_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles with active interrupts"/>
    <event counter="ARM_Mali-G71_JS0_JOBS" title="Mali Job Manager Cycles" name="JS0 jobs" description="Number of jobs completed for JS0 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-G71_JS0_TASKS" title="Mali Job Manager Cycles" name="JS0 tasks" description="Number of tasks completed for JS0 Job Slot"/>
    <event counter="ARM_Mali-G71_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 Job Slot was active"/>
    <event counter="ARM_Mali-G71_JS0_WAIT_READ" title="Mali Job Manager Cycles" name="JS0 wait read" description="Number of cycles JS0 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-G71_JS0_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS0 wait issue" description="Number of cycles JS0 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-G71_JS0_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS0 wait depend" description="Number of cycles JS0 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-G71_JS0_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS0 wait finish" description="Number of cycles JS0 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
    <event counter="ARM_Mali-G71_JS1_JOBS" title="Mali Job Manager Cycles" name="JS1 jobs" description="Number of jobs completed for JS1 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-G71_JS1_TASKS" title="Mali Job Manager Cycles" name="JS1 tasks" description="Number of tasks completed for JS1 Job Slot"/>
    <event counter="ARM_Mali-G71_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 Job Slot was active"/>
    <event counter="ARM_Mali-G71_JS1_WAIT_READ" title="Mali Job Manager Cycles" name="JS1 wait read" description="Number of cycles JS1 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-G71_JS1_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS1 wait issue" description="Number of cycles JS1 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-G71_JS1_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS1 wait depend" description="Number of cycles JS1 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-G71_JS1_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS1 wait finish" description="Number of cycles JS1 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
    <event counter="ARM_Mali-G71_JS2_JOBS" title="Mali Job Manager Cycles" name="JS2 jobs" description="Number of jobs completed for JS2 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-G71_JS2_TASKS" title="Mali Job Manager Cycles" name="JS2 tasks" description="Number of tasks completed for JS2 Job Slot"/>
    <event counter="ARM_Mali-G71_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 Job Slot was active"/>
    <event counter="ARM_Mali-G71_JS2_WAIT_READ" title="Mali Job Manager Cycles" name="JS2 wait read" description="Number of cycles JS2 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-G71_JS2_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS2 wait issue" description="Number of cycles JS2 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-G71_JS2_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS2 wait depend" description="Number of cycles JS2 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-G71_JS2_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS2 wait finish" description="Number of cycles JS2 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
  </category>
  <category name="Mali Tiler" per_cpu="no">
    <event counter="ARM_Mali-G71_TILER_ACTIVE" title="Mali Tiler Cycles" name="Tiler cycles" description="Number of cycles the tiler is active"/>
    <event counter="ARM_Mali-G71_JOBS_PROCESSED" title="Mali Tiler Cycles" name="Tiler processed" description="Number of processed tiler jobs" advanced="yes"/>
    <event counter="ARM_Mali-G71_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-G71_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-G71_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>
    <event counter="ARM_Mali-G71_FRONT_FACING" title="Mali Tiler Culling" name="Front facting prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-G71_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-G71_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-G71_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-G71_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>
    <event counter="ARM_Mali-G71_PRIM_SAT_CULLED" title="Mali Tiler Culling" name="Cullet prims SAT" description="Number of culled primitives via sample aware tiling"/>
    <event counter="ARM_Mali-G71_BUS_READ" title="Mali Tiler Bus" name="Tiler bus reads" description="Number of read data beats (128-bit) from the L2 cache"/>
    <event counter="ARM_Mali-G71_BUS_WRITE" title="Mali Tiler Bus" name="Tiler bus writes" description="Number of write data beats (128-bit) to the L2 cache"/>
    <event counter="ARM_Mali-G71_LOADING_DESC" title="Mali Tiler Cycles" name="Tiler loading descriptors" description="Number of cycles while waiting to load descriptors" advanced="yes"/>
    <event counter="ARM_Mali-G71_IDVS_POS_SHAD_REQ" title="Mali Tiler IDVS" name="Position shading requests" description="Number of IDVS position shading requests"/>
    <event counter="ARM_Mali-G71_IDVS_POS_SHAD_WAIT" title="Mali Tiler IDVS" name="Position shading wait" description="Number of cycles waiting for position shading" advanced="yes"/>
    <event counter="ARM_Mali-G71_IDVS_POS_SHAD_STALL" title="Mali Tiler IDVS" name="Position shading stall" description="Number of cycles stalled on IDVS interface requesting position shading" advanced="yes"/>
    <event counter="ARM_Mali-G71_IDVS_POS_FIFO_FULL" title="Mali Tiler IDVS" name="Position FIFO full" description="Number of cycles the L2 FIFO is full and blocking position shading requests" advanced="yes"/>
    <event counter="ARM_Mali-G71_PREFETCH_STALL" title="Mali Tiler Prefetch" name="Tiler stall" description="Number of cycles the prefetcher has valid data but is stalled by the vertex fetcher" advanced="yes"/>
    <event counter="ARM_Mali-G71_VCACHE_HIT" title="Mali Tiler VCache" name="VCache hit" description="Number of Vertex Cache hits" advanced="yes"/>
    <event counter="ARM_Mali-G71_VCACHE_MISS" title="Mali Tiler VCache" name="VCache miss" description="Number of Vertex Cache misses" advanced="yes"/>
    <event counter="ARM_Mali-G71_VCACHE_LINE_WAIT" title="Mali Tiler VCache" name="VCache line wait" description="Number of cycles waiting for a free line in the Vertex Cache" advanced="yes"/>
    <event counter="ARM_Mali-G71_VFETCH_POS_READ_WAIT" title="Mali Tiler VFetch" name="VFetch wait positions" description="Number of cycles spent reading in positions" advanced="yes"/>
    <event counter="ARM_Mali-G71_VFETCH_VERTEX_WAIT" title="Mali Tiler VFetch" name="VFetch wait vertex" description="Number of cycles waiting for a valid vertex in the vertex fetcher" advanced="yes"/>
    <event counter="ARM_Mali-G71_VFETCH_STALL" title="Mali Tiler VFetch" name="VFetch stall" description="Number of cycles the vertex fetcher has valid output data but is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G71_PRIMASSY_STALL" title="Mali Tiler Primitive Assembly" name="Assembly stall" description="Number of cycles the primitive assembly output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G71_BBOX_GEN_STALL" title="Mali Tiler Bounding Box" name="Bounding Box stall" description="Number of cycles the bounding box generator output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G71_IDVS_VBU_HIT" title="Mali Tiler IDVS" name="VBU hits" description="Number of VBU hits (divided by 4)" advanced="yes"/>
    <event counter="ARM_Mali-G71_IDVS_VBU_MISS" title="Mali Tiler IDVS" name="VBU misses" description="Number of VBU misses (divided by 4)" advanced="yes"/>
    <event counter="ARM_Mali-G71_IDVS_VBU_LINE_DEALLOCATE" title="Mali Tiler IDVS" name="VBU deallocated" description="Number of times a line in the VBU is deallocated" advanced="yes"/>
    <event counter="ARM_Mali-G71_IDVS_VAR_SHAD_REQ" title="Mali Tiler IDVS" name="Varying shading requests" description="Number of varying shading requests"/>
    <event counter="ARM_Mali-G71_IDVS_VAR_SHAD_STALL" title="Mali Tiler IDVS" name="Varying shading stall" description="Number of cycles stalled on IDVS interface requesting varying shading" advanced="yes"/>
    <event counter="ARM_Mali-G71_BINNER_STALL" title="Mali Tiler Binner" name="Binner stall" description="Number of cycles the binner output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G71_ITER_STALL" title="Mali Tiler Iterator" name="Iterator stall" description="Number of cycles the iterator output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G71_COMPRESS_MISS" title="Mali Tiler Compressor" name="Compressor misses" description="Number of misses in the write compressor" advanced="yes"/>
    <event counter="ARM_Mali-G71_COMPRESS_STALL" title="Mali Tiler Compressor" name="Compressor stall" description="Number of cycles the write compressor output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G71_PCACHE_HIT" title="Mali Tiler Pointer Cache" name="Pointer Cache hits" description="Number of Pointer Cache hits" advanced="yes"/>
    <event counter="ARM_Mali-G71_PCACHE_MISS" title="Mali Tiler Pointer Cache" name="Pointer Cache misses" description="Number of Pointer Cache misses" advanced="yes"/>
    <event counter="ARM_Mali-G71_PCACHE_MISS_STALL" title="Mali Tiler Pointer Cache" name="Pointer Cache misses stall" description="Number of cycles waiting to process a miss in the pointer cache" advanced="yes"/>
    <event counter="ARM_Mali-G71_PCACHE_EVICT_STALL" title="Mali Tiler Pointer Cache" name="Pointer Cache eviction stall" description="Number of cycles waiting for eviction in the pointer cache to complete" advanced="yes"/>
    <event counter="ARM_Mali-G71_PMGR_PTR_WR_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager wrtiteback stall" description="Number of cycles waiting for writeback pointer in the pointer manager" advanced="yes"/>
    <event counter="ARM_Mali-G71_PMGR_PTR_RD_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager read stall" description="Number of cycles waiting for a valid pointer in the pointer manager" advanced="yes"/>
    <event counter="ARM_Mali-G71_PMGR_CMD_WR_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager write buffer stall" description="Number of cycles waiting for the WRBUF to accept" advanced="yes"/>
    <event counter="ARM_Mali-G71_WRBUF_ACTIVE" title="Mali Tiler Write Buffer" name="Write Buffer active" description="Number of cycles the Write Buffer is active" advanced="yes"/>
    <event counter="ARM_Mali-G71_WRBUF_HIT" title="Mali Tiler Write Buffer" name="Write Buffer hits" description="Number of Write Buffer hits" advanced="yes"/>
    <event counter="ARM_Mali-G71_WRBUF_MISS" title="Mali Tiler Write Buffer" name="Write Buffer misses" description="Number of Write Buffer misses" advanced="yes"/>
    <event counter="ARM_Mali-G71_WRBUF_NO_FREE_LINE_STALL" title="Mali Tiler Write Buffer" name="Write Buffer no line stall" description="Number of cycles stalled waiting for a free line in the WRBUF" advanced="yes"/>
    <event counter="ARM_Mali-G71_WRBUF_NO_AXI_ID_STALL" title="Mali Tiler Write Buffer" name="Write Buffer no AXI ID stall" description="Number of cycles the AXI interface is stalled due to the max transaction limit" advanced="yes"/>
    <event counter="ARM_Mali-G71_WRBUF_AXI_STALL" title="Mali Tiler Write Buffer" name="Write Buffer AXI stall" description="Number of cycles the AXI write data interface is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G71_UTLB_TRANS" title="Mali Tiler UTLB" name="UTLB transactions" description="Number of transactions processed" advanced="yes"/>
    <event counter="ARM_Mali-G71_UTLB_TRANS_HIT" title="Mali Tiler UTLB" name="UTLB transactions hits" description="Number of micro-TLB hits" advanced="yes"/>
    <event counter="ARM_Mali-G71_UTLB_TRANS_STALL" title="Mali Tiler UTLB" name="UTLB transactions stall" description="Number of cycles transactions are stalled on the input" advanced="yes"/>
    <event counter="ARM_Mali-G71_UTLB_TRANS_MISS_DELAY" title="Mali Tiler UTLB" name="UTLB transactions miss" description="Number of cycles transactions are delayed due to a miss divided by 64" advanced="yes"/>
    <event counter="ARM_Mali-G71_UTLB_MMU_REQ" title="Mali Tiler UTLB" name="UTLB transactions MMU requests" description="Number of requests sent to the MMU" advanced="yes"/>
  </category>	
  <category name="Mali Shader Core" per_cpu="no">
    <event counter="ARM_Mali-G71_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing is active"/>
    <event counter="ARM_Mali-G71_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded"/>
    <event counter="ARM_Mali-G71_FRAG_PRIM_RAST" title="Mali Fragment Primitives" name="Primitives rasterized" description="Number of rasterized primitives"/>
    <event counter="ARM_Mali-G71_FRAG_FPK_ACTIVE" title="Mali FPK Queue" name="FPK cycles" description="Number of cycles the forward pixel kill queue contains data"/>
    <event counter="ARM_Mali-G71_FRAG_STARVING" title="Mali Core Starving" name="Frameng starving" description="Number of cycles the fragment front end is starving the execution engine of new threads." advanced="yes"/>
    <event counter="ARM_Mali-G71_FRAG_WARPS" title="Mali Core Warps" name="Fragment warps" description="Number of fragment warps started"/>
    <event counter="ARM_Mali-G71_FRAG_PARTIAL_WARPS" title="Mali Core Warps" name="Fragment partial warps" description="Number of partial fragment warps started"/>
    <event counter="ARM_Mali-G71_FRAG_QUADS_RAST" title="0" name="Mali Fragment Quads" description="Number of quads rasterized" advanced="yes"/>
    <event counter="ARM_Mali-G71_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads ZS test" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-G71_FRAG_QUADS_EZS_UPDATE" title="Mali Fragment Quads" name="Quads ZS update" description="Number of quads doing early ZS update"/>
    <event counter="ARM_Mali-G71_FRAG_QUADS_EZS_KILL" title="Mali Fragment Quads" name="Quads ZS killed" description="Number of quads killed by the early ZS test"/>
    <event counter="ARM_Mali-G71_FRAG_LZS_TEST" title="Mali LZS Test" name="LZS threads" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-G71_FRAG_LZS_KILL" title="Mali LZS Test" name="LZS threads killed" description="Number of threads killed by the late ZS test"/>
    <event counter="ARM_Mali-G71_FRAG_PTILES" title="Mali Tiles" name="Tiles rendered" description="Number of physical tiles rendered"/>
    <event counter="ARM_Mali-G71_FRAG_TRANS_ELIM" title="Mali Tiles" name="Tiles trans elim" description="Number of transaction elimination signature matches"/>
    <event counter="ARM_Mali-G71_QUAD_FPK_KILLER" title="Mali FPK Queue" name="Quads enter" description="Number of quads which enter the FPK queue and can kill other quads"/>
    <event counter="ARM_Mali-G71_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles compute processing is active"/>
    <event counter="ARM_Mali-G71_COMPUTE_TASKS" title="Mali Core Compute" name="Compute tasks" description="Number of compute tasks" advanced="yes"/>
    <event counter="ARM_Mali-G71_COMPUTE_WARPS" title="Mali Core Warps" name="Compute warps" description="Number of compute warps started"/>
    <event counter="ARM_Mali-G71_COMPUTE_STARVING" title="Mali Core Cycles" name="Compute starving" description="Number of cycles unable to issue new compute threads" advanced="yes"/>
    <event counter="ARM_Mali-G71_EXEC_CORE_ACTIVE" title="Mali Core Cycles" name="Core cycles" description="Number of cycles the execution core is active"/>
    <event counter="ARM_Mali-G71_EXEC_ACTIVE" title="Mali Core Cycles" name="Engine cycles" description="Number of cycles the execution engine is active" advanced="yes"/>
    <event counter="ARM_Mali-G71_EXEC_INSTR_COUNT" title="Mali Instructions" name="Instruction count" description="Number of instruction tuples executed per compute unit"/>
    <event counter="ARM_Mali-G71_EXEC_INSTR_DIVERGED" title="Mali Instructions" name="Instruction diverged" description="Number of diverged instruction tuples per compute unit"/>
    <event counter="ARM_Mali-G71_EXEC_INSTR_STARVING" title="Mali Instructions" name="Instruction starving" description="Number of instruction starvation cycles per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G71_ARITH_INSTR_SINGLE_FMA" title="Mali Instructions" name="Single FMA instructions" description="Number of completed single FMA arithmetic instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G71_ARITH_INSTR_DOUBLE" title="Mali Instructions" name="Double intructions" description="Number of completed double arithmetic instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G71_ARITH_INSTR_MSG" title="Mali Instructions" name="Arithmetic instructions" description="Number of completed arithmetic and message passing instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G71_ARITH_INSTR_MSG_ONLY" title="Mali Instructions" name="Messages passing instructions" description="Number of completed message passing instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G71_TEX_INSTR" title="Mali Texture Instructions" name="Completed" description="Number of TEX instructions completed"/>
    <event counter="ARM_Mali-G71_TEX_INSTR_MIPMAP" title="Mali Texture Instructions" name="Mipmapped" description="Number of TEX instructions accessing mipmapped textures" advanced="yes"/>
    <event counter="ARM_Mali-G71_TEX_INSTR_COMPRESSED" title="Mali Texture Instructions" name="Compressed" description="Number of TEX instructions accessing compressed textures"/>
    <event counter="ARM_Mali-G71_TEX_INSTR_3D" title="Mali Texture Instructions" name="3D" description="Number of TEX instructions accessing 3D textures"/>
    <event counter="ARM_Mali-G71_TEX_INSTR_TRILINEAR" title="Mali Texture Instructions" name="Trilinear" description="Number of TEX instructions performing trilinear filtering"/>
    <event counter="ARM_Mali-G71_TEX_COORD_ISSUE" title="Mali Texture Threads" name="Texture threads" description="Number of threads issued to the texel coordinate stage"/>
    <event counter="ARM_Mali-G71_TEX_COORD_STALL" title="Mali Texture Cycles" name="Texel coordingates stage" description="Number of cycles the texel coordinate stage is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G71_TEX_STARVE_CACHE" title="Mali Texture Cycles" name="Cache starvation" description="Number of texture cache starvation cycles" advanced="yes"/>
    <event counter="ARM_Mali-G71_TEX_STARVE_FILTER" title="Mali Texture Cycles" name="Filter starvation" description="Number of texture filter starvation cycles" advanced="yes"/>
    <event counter="ARM_Mali-G71_LS_MEM_READ_FULL" title="Mali Memory" name="Full read accesses" description="Number of full memory read accesses (128-bit)"/>
    <event counter="ARM_Mali-G71_LS_MEM_READ_SHORT" title="Mali Memory" name="Short read accesses" description="Number of short memory read accesses (less than 128-bit)"/>
    <event counter="ARM_Mali-G71_LS_MEM_WRITE_FULL" title="Mali Memory" name="Full write accesses" description="Number of full memory write accesses (128-bit)"/>
    <event counter="ARM_Mali-G71_LS_MEM_WRITE_SHORT" title="Mali Memory" name="Short write accesses" description="Number of short memory write accesses (less than 128-bit)"/>
    <event counter="ARM_Mali-G71_LS_MEM_ATOMIC" title="Mali Memory" name="Atomic accesses" description="Number of atomic memory accesses" advanced="yes"/>
    <event counter="ARM_Mali-G71_VARY_INSTR" title="Mali Instructions" name="Varying instructions" description="Number of varying instructions completed"/>
    <event counter="ARM_Mali-G71_VARY_SLOT_32" title="Mali Varying Slots" name="32-bit" description="Number of 32-bit varying slots"/>
    <event counter="ARM_Mali-G71_VARY_SLOT_16" title="Mali Varying Slots" name="16-bit" description="Number of 16-bit varying slots"/>
    <event counter="ARM_Mali-G71_ATTR_INSTR" title="Mali Instructions" name="Attribute instructions" description="Number of load/store attribute instructions completed"/>
    <event counter="ARM_Mali-G71_ARITH_INSTR_FP_MUL" title="Mali Instructions" name="Floating-point multiply instructions" description="Number of completed floating-point multiply instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G71_BEATS_RD_FTC" title="Mali Cache Thread Creator" name="Read beats" description="Number of read beats for the fragment thread creator"/>
    <event counter="ARM_Mali-G71_BEATS_RD_FTC_EXT" title="Mali Cache Thread Creator" name="Read beats external" description="Number of external read beats for the fragment thread creator"/>
    <event counter="ARM_Mali-G71_BEATS_RD_LSC" title="Mali Cache Load/Store" name="Read beats" description="Number of read beats for the load/store cache"/>
    <event counter="ARM_Mali-G71_BEATS_RD_LSC_EXT" title="Mali Cache Load/Store" name="Read beats external" description="Number of external read beats for the load/store cache"/>
    <event counter="ARM_Mali-G71_BEATS_RD_TEX" title="Mali Cache Texture" name="Read beats" description="Number of read beats for the texture cache"/>
    <event counter="ARM_Mali-G71_BEATS_RD_TEX_EXT" title="Mali Cache Texture" name="Read beats external" description="Number of external read beats for the texture cache"/>
    <event counter="ARM_Mali-G71_BEATS_RD_OTHER" title="Mali Cache Other" name="Read beats" description="Number of read beats for all other masters"/>
    <event counter="ARM_Mali-G71_BEATS_WR_LSC" title="Mali Cache Load/Store" name="Write Beats" description="Number of write beats for the load/store cache"/>
    <event counter="ARM_Mali-G71_BEATS_WR_TIB" title="Mali Cache Tile" name="Write beats" description="Number of write beats for the tile buffers"/>
  </category>
  <category name="Mali L2 Cache" per_cpu="no">
    <event counter="ARM_Mali-G71_MMU_REQUESTS" title="Mali L2 Cache Messages" name="MMU requests" description="Number of requests received by the MMU" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_RD_MSG_IN" title="Mali L2 Cache Messages" name="Reads in" description="Number of read messages received by the L2C from internal masters"/>
    <event counter="ARM_Mali-G71_L2_RD_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Reads in stalled" description="Number of cycles input read messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_WR_MSG_IN" title="Mali L2 Cache Messages" name="Writes in" description="Number of write messages received by the L2C from internal masters"/>
    <event counter="ARM_Mali-G71_L2_WR_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Writes in stalled" description="Number of cycles input write messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_SNP_MSG_IN" title="Mali L2 Cache Messages" name="Snoop in" description="Number of snoop messages received by the L2C from internal masters" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_SNP_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Snoop in stalled" description="Number of cycles input snoop messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_RD_MSG_OUT" title="Mali L2 Cache Messages" name="Reads out" description="Number of read messages sent by the L2C to internal masters" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_RD_MSG_OUT_STALL" title="Mali L2 Cache Messages" name="Reads out stalled" description="Number of cycles read messages are stalled by internal masters" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_WR_MSG_OUT" title="Mali L2 Cache Messages" name="Writes out" description="Number of write messages sent by the L2C to internal masters" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_ANY_LOOKUP" title="Mali L2 Cache Lookups" name="Any lookups" description="Number of L2C lookups"/>
    <event counter="ARM_Mali-G71_L2_READ_LOOKUP" title="Mali L2 Cache Lookups" name="Read lookups" description="Number of L2C lookups performed by read transactions" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_WRITE_LOOKUP" title="Mali L2 Cache Lookups" name="Write lookups" description="Number of L2C lookups performed by write transactions" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_EXT_SNOOP_LOOKUP" title="Mali L2 Cache Transactions" name="Ext snoop lookups" description="Number of L2C lookups performed by external snoop transactions" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_EXT_READ" title="Mali L2 Cache Transactions" name="Read Transactions" description="Number of external read transactions"/>
    <event counter="ARM_Mali-G71_L2_EXT_READ_NOSNP" title="Mali L2 Cache Transactions" name="Reads NoSnp" description="Number of external ReadNoSnp transactions" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_EXT_READ_UNIQUE" title="Mali L2 Cache Transactions" name="Reads unique" description="Number of external ReadUnique transactions" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_EXT_READ_BEATS" title="Mali L2 Cache Beats" name="Read" description="Number of external read data beats"/>
    <event counter="ARM_Mali-G71_L2_EXT_AR_STALL" title="Mali L2 Cache Stall" name="Read address" description="Number of cycles read address (AR) is stalled"/>
    <event counter="ARM_Mali-G71_L2_EXT_AR_CNT_Q1" title="Mali L2 Cache Read Outstanding" name="0-25" description="Number of external read transactions when 0-25% outstanding"/>
    <event counter="ARM_Mali-G71_L2_EXT_AR_CNT_Q2" title="Mali L2 Cache Read Outstanding" name="25-50" description="Number of external read transactions when 25-50% outstanding"/>
    <event counter="ARM_Mali-G71_L2_EXT_AR_CNT_Q3" title="Mali L2 Cache Read Outstanding" name="50-75" description="Number of external read transactions when 50-75% outstanding"/>
    <event counter="ARM_Mali-G71_L2_EXT_RRESP_0_127" title="Mali L2 Cache Read Latency" name="0-127" description="Number of read responses with 0-127 cycle latency"/>
    <event counter="ARM_Mali-G71_L2_EXT_RRESP_128_191" title="Mali L2 Cache Read Latency" name="128-191" description="Number of read responses with 128-191 cycle latency"/>
    <event counter="ARM_Mali-G71_L2_EXT_RRESP_192_255" title="Mali L2 Cache Read Latency" name="192-255" description="Number of read responses with 192-255 cycle latency"/>
    <event counter="ARM_Mali-G71_L2_EXT_RRESP_256_319" title="Mali L2 Cache Read Latency" name="256-319" description="Number of read responses with 256-319 cycle latency"/>
    <event counter="ARM_Mali-G71_L2_EXT_RRESP_320_383" title="Mali L2 Cache Read Latency" name="320-383" description="Number of read responses with 320-383 cycle latency"/>
    <event counter="ARM_Mali-G71_L2_EXT_WRITE" title="Mali L2 Cache Transactions" name="Write" description="Number of external write transactions"/>
    <event counter="ARM_Mali-G71_L2_EXT_WRITE_NOSNP_FULL" title="Mali L2 Cache Transactions" name="Writes NoSnpFull" description="Number of external WriteNoSnpFull transactions" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_EXT_WRITE_NOSNP_PTL" title="Mali L2 Cache Transactions" name="Writes NoSnpPtl" description="Number of external WriteNoSnpPtl transactions"/>
    <event counter="ARM_Mali-G71_L2_EXT_WRITE_SNP_FULL" title="Mali L2 Cache Transactions" name="Writes BackFull" description="Number of external WriteBackFull or WriteUniqueFull transactions" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_EXT_WRITE_SNP_PTL" title="Mali L2 Cache Transactions" name="Writes BackPtl" description="Number of external WriteBackPtl or WriteUniquePtl transactions"/>
    <event counter="ARM_Mali-G71_L2_EXT_WRITE_BEATS" title="Mali L2 Cache Beats" name="Write" description="Number of external write data beats"/>
    <event counter="ARM_Mali-G71_L2_EXT_W_STALL" title="Mali L2 Cache Stall" name="Write data" description="Number of cycles write data (W) is stalled"/>
    <event counter="ARM_Mali-G71_L2_EXT_AW_CNT_Q1" title="Mali L2 Cache Write Buffer" name="0-25" description="Number of external write transactions when the write buffer is 0-25% full"/>
    <event counter="ARM_Mali-G71_L2_EXT_AW_CNT_Q2" title="Mali L2 Cache Write Buffer" name="25-50" description="Number of external write transactions when the write buffer is 25-50% full"/>
    <event counter="ARM_Mali-G71_L2_EXT_AW_CNT_Q3" title="Mali L2 Cache Write Buffer" name="50-75" description="Number of external write transactions when the write buffer is 50-75% full"/>
    <event counter="ARM_Mali-G71_L2_EXT_SNOOP" title="Mali L2 Cache Snoop" name="Snoop transactions" description="Number of external snoop transactions" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_EXT_SNOOP_STALL" title="Mali L2 Cache Snoop" name="Cycles stalled" description="Number of cycles external snoop requests are stalled" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_EXT_SNOOP_RESP_CLEAN" title="Mali L2 Cache Snoop" name="Ext Snoop hit resp clean" description="Number of external snoops that hit a clean line in the Level 2 cache" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_EXT_SNOOP_RESP_DATA" title="Mali L2 Cache Snoop" name="Ext Snoop hit data" description="Number of external snoops that hit in the Level 2 cache and return data" advanced="yes"/>
    <event counter="ARM_Mali-G71_L2_EXT_SNOOP_INTERNAL" title="Mali L2 Cache Snoop" name="Ext Snoop internal" description="Number of external snoops that cause snoops to Level 1 caches" advanced="yes"/>
  </category>
    <category name="Mali Job Manager" per_cpu="no">
    <event counter="ARM_Mali-G72_MESSAGES_SENT" title="Mali Job Manager Messages" name="Sent" description="Number of JCB messages sent by the job manager" advanced="yes"/>
    <event counter="ARM_Mali-G72_MESSAGES_RECEIVED" title="Mali Job Manager Messages" name="Received" description="Number of JCB messages received by the job manager" advanced="yes"/>
    <event counter="ARM_Mali-G72_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles the GPU was active"/>
    <event counter="ARM_Mali-G72_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles with active interrupts"/>
    <event counter="ARM_Mali-G72_JS0_JOBS" title="Mali Job Manager Cycles" name="JS0 jobs" description="Number of jobs completed for JS0 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-G72_JS0_TASKS" title="Mali Job Manager Cycles" name="JS0 tasks" description="Number of tasks completed for JS0 Job Slot"/>
    <event counter="ARM_Mali-G72_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 Job Slot was active"/>
    <event counter="ARM_Mali-G72_JS0_WAIT_READ" title="Mali Job Manager Cycles" name="JS0 wait read" description="Number of cycles JS0 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-G72_JS0_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS0 wait issue" description="Number of cycles JS0 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-G72_JS0_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS0 wait depend" description="Number of cycles JS0 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-G72_JS0_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS0 wait finish" description="Number of cycles JS0 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
    <event counter="ARM_Mali-G72_JS1_JOBS" title="Mali Job Manager Cycles" name="JS1 jobs" description="Number of jobs completed for JS1 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-G72_JS1_TASKS" title="Mali Job Manager Cycles" name="JS1 tasks" description="Number of tasks completed for JS1 Job Slot"/>
    <event counter="ARM_Mali-G72_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 Job Slot was active"/>
    <event counter="ARM_Mali-G72_JS1_WAIT_READ" title="Mali Job Manager Cycles" name="JS1 wait read" description="Number of cycles JS1 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-G72_JS1_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS1 wait issue" description="Number of cycles JS1 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-G72_JS1_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS1 wait depend" description="Number of cycles JS1 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-G72_JS1_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS1 wait finish" description="Number of cycles JS1 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
    <event counter="ARM_Mali-G72_JS2_JOBS" title="Mali Job Manager Cycles" name="JS2 jobs" description="Number of jobs completed for JS2 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-G72_JS2_TASKS" title="Mali Job Manager Cycles" name="JS2 tasks" description="Number of tasks completed for JS2 Job Slot"/>
    <event counter="ARM_Mali-G72_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 Job Slot was active"/>
    <event counter="ARM_Mali-G72_JS2_WAIT_READ" title="Mali Job Manager Cycles" name="JS2 wait read" description="Number of cycles JS2 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-G72_JS2_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS2 wait issue" description="Number of cycles JS2 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-G72_JS2_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS2 wait depend" description="Number of cycles JS2 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-G72_JS2_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS2 wait finish" description="Number of cycles JS2 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
  </category>
  <category name="Mali Tiler" per_cpu="no">
    <event counter="ARM_Mali-G72_TILER_ACTIVE" title="Mali Tiler Cycles" name="Tiler cycles" description="Number of cycles the tiler is active"/>
    <event counter="ARM_Mali-G72_JOBS_PROCESSED" title="Mali Tiler Cycles" name="Tiler processed" description="Number of processed tiler jobs" advanced="yes"/>
    <event counter="ARM_Mali-G72_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-G72_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-G72_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>
    <event counter="ARM_Mali-G72_FRONT_FACING" title="Mali Tiler Culling" name="Front facting prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-G72_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-G72_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-G72_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-G72_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>
    <event counter="ARM_Mali-G72_PRIM_SAT_CULLED" title="Mali Tiler Culling" name="Cullet prims SAT" description="Number of culled primitives via sample aware tiling"/>
    <event counter="ARM_Mali-G72_BUS_READ" title="Mali Tiler Bus" name="Tiler bus reads" description="Number of read data beats (128-bit) from the L2 cache"/>
    <event counter="ARM_Mali-G72_BUS_WRITE" title="Mali Tiler Bus" name="Tiler bus writes" description="Number of write data beats (128-bit) to the L2 cache"/>
    <event counter="ARM_Mali-G72_LOADING_DESC" title="Mali Tiler Cycles" name="Tiler loading descriptors" description="Number of cycles while waiting to load descriptors" advanced="yes"/>
    <event counter="ARM_Mali-G72_IDVS_POS_SHAD_REQ" title="Mali Tiler IDVS" name="Position shading requests" description="Number of IDVS position shading requests"/>
    <event counter="ARM_Mali-G72_IDVS_POS_SHAD_WAIT" title="Mali Tiler IDVS" name="Position shading wait" description="Number of cycles waiting for position shading" advanced="yes"/>
    <event counter="ARM_Mali-G72_IDVS_POS_SHAD_STALL" title="Mali Tiler IDVS" name="Position shading stall" description="Number of cycles stalled on IDVS interface requesting position shading" advanced="yes"/>
    <event counter="ARM_Mali-G72_IDVS_POS_FIFO_FULL" title="Mali Tiler IDVS" name="Position FIFO full" description="Number of cycles the L2 FIFO is full and blocking position shading requests" advanced="yes"/>
    <event counter="ARM_Mali-G72_PREFETCH_STALL" title="Mali Tiler Prefetch" name="Tiler stall" description="Number of cycles the prefetcher has valid data but is stalled by the vertex fetcher" advanced="yes"/>
    <event counter="ARM_Mali-G72_VCACHE_HIT" title="Mali Tiler VCache" name="VCache hit" description="Number of Vertex Cache hits" advanced="yes"/>
    <event counter="ARM_Mali-G72_VCACHE_MISS" title="Mali Tiler VCache" name="VCache miss" description="Number of Vertex Cache misses" advanced="yes"/>
    <event counter="ARM_Mali-G72_VCACHE_LINE_WAIT" title="Mali Tiler VCache" name="VCache line wait" description="Number of cycles waiting for a free line in the Vertex Cache" advanced="yes"/>
    <event counter="ARM_Mali-G72_VFETCH_POS_READ_WAIT" title="Mali Tiler VFetch" name="VFetch wait positions" description="Number of cycles spent reading in positions" advanced="yes"/>
    <event counter="ARM_Mali-G72_VFETCH_VERTEX_WAIT" title="Mali Tiler VFetch" name="VFetch wait vertex" description="Number of cycles waiting for a valid vertex in the vertex fetcher" advanced="yes"/>
    <event counter="ARM_Mali-G72_VFETCH_STALL" title="Mali Tiler VFetch" name="VFetch stall" description="Number of cycles the vertex fetcher has valid output data but is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G72_PRIMASSY_STALL" title="Mali Tiler Primitive Assembly" name="Assembly stall" description="Number of cycles the primitive assembly output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G72_BBOX_GEN_STALL" title="Mali Tiler Bounding Box" name="Bounding Box stall" description="Number of cycles the bounding box generator output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G72_IDVS_VBU_HIT" title="Mali Tiler IDVS" name="VBU hits" description="Number of VBU hits (divided by 4)" advanced="yes"/>
    <event counter="ARM_Mali-G72_IDVS_VBU_MISS" title="Mali Tiler IDVS" name="VBU misses" description="Number of VBU misses (divided by 4)" advanced="yes"/>
    <event counter="ARM_Mali-G72_IDVS_VBU_LINE_DEALLOCATE" title="Mali Tiler IDVS" name="VBU deallocated" description="Number of times a line in the VBU is deallocated" advanced="yes"/>
    <event counter="ARM_Mali-G72_IDVS_VAR_SHAD_REQ" title="Mali Tiler IDVS" name="Varying shading requests" description="Number of varying shading requests"/>
    <event counter="ARM_Mali-G72_IDVS_VAR_SHAD_STALL" title="Mali Tiler IDVS" name="Varying shading stall" description="Number of cycles stalled on IDVS interface requesting varying shading" advanced="yes"/>
    <event counter="ARM_Mali-G72_BINNER_STALL" title="Mali Tiler Binner" name="Binner stall" description="Number of cycles the binner output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G72_ITER_STALL" title="Mali Tiler Iterator" name="Iterator stall" description="Number of cycles the iterator output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G72_COMPRESS_MISS" title="Mali Tiler Compressor" name="Compressor misses" description="Number of misses in the write compressor" advanced="yes"/>
    <event counter="ARM_Mali-G72_COMPRESS_STALL" title="Mali Tiler Compressor" name="Compressor stall" description="Number of cycles the write compressor output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G72_PCACHE_HIT" title="Mali Tiler Pointer Cache" name="Pointer Cache hits" description="Number of Pointer Cache hits" advanced="yes"/>
    <event counter="ARM_Mali-G72_PCACHE_MISS" title="Mali Tiler Pointer Cache" name="Pointer Cache misses" description="Number of Pointer Cache misses" advanced="yes"/>
    <event counter="ARM_Mali-G72_PCACHE_MISS_STALL" title="Mali Tiler Pointer Cache" name="Pointer Cache misses stall" description="Number of cycles waiting to process a miss in the pointer cache" advanced="yes"/>
    <event counter="ARM_Mali-G72_PCACHE_EVICT_STALL" title="Mali Tiler Pointer Cache" name="Pointer Cache eviction stall" description="Number of cycles waiting for eviction in the pointer cache to complete" advanced="yes"/>
    <event counter="ARM_Mali-G72_PMGR_PTR_WR_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager wrtiteback stall" description="Number of cycles waiting for writeback pointer in the pointer manager" advanced="yes"/>
    <event counter="ARM_Mali-G72_PMGR_PTR_RD_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager read stall" description="Number of cycles waiting for a valid pointer in the pointer manager" advanced="yes"/>
    <event counter="ARM_Mali-G72_PMGR_CMD_WR_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager write buffer stall" description="Number of cycles waiting for the WRBUF to accept" advanced="yes"/>
    <event counter="ARM_Mali-G72_WRBUF_ACTIVE" title="Mali Tiler Write Buffer" name="Write Buffer active" description="Number of cycles the Write Buffer is active" advanced="yes"/>
    <event counter="ARM_Mali-G72_WRBUF_HIT" title="Mali Tiler Write Buffer" name="Write Buffer hits" description="Number of Write Buffer hits" advanced="yes"/>
    <event counter="ARM_Mali-G72_WRBUF_MISS" title="Mali Tiler Write Buffer" name="Write Buffer misses" description="Number of Write Buffer misses" advanced="yes"/>
    <event counter="ARM_Mali-G72_WRBUF_NO_FREE_LINE_STALL" title="Mali Tiler Write Buffer" name="Write Buffer no line stall" description="Number of cycles stalled waiting for a free line in the WRBUF" advanced="yes"/>
    <event counter="ARM_Mali-G72_WRBUF_NO_AXI_ID_STALL" title="Mali Tiler Write Buffer" name="Write Buffer no AXI ID stall" description="Number of cycles the AXI interface is stalled due to the max transaction limit" advanced="yes"/>
    <event counter="ARM_Mali-G72_WRBUF_AXI_STALL" title="Mali Tiler Write Buffer" name="Write Buffer AXI stall" description="Number of cycles the AXI write data interface is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G72_UTLB_TRANS" title="Mali Tiler UTLB" name="UTLB transactions" description="Number of transactions processed" advanced="yes"/>
    <event counter="ARM_Mali-G72_UTLB_TRANS_HIT" title="Mali Tiler UTLB" name="UTLB transactions hits" description="Number of micro-TLB hits" advanced="yes"/>
    <event counter="ARM_Mali-G72_UTLB_TRANS_STALL" title="Mali Tiler UTLB" name="UTLB transactions stall" description="Number of cycles transactions are stalled on the input" advanced="yes"/>
    <event counter="ARM_Mali-G72_UTLB_TRANS_MISS_DELAY" title="Mali Tiler UTLB" name="UTLB transactions miss" description="Number of cycles transactions are delayed due to a miss divided by 64" advanced="yes"/>
    <event counter="ARM_Mali-G72_UTLB_MMU_REQ" title="Mali Tiler UTLB" name="UTLB transactions MMU requests" description="Number of requests sent to the MMU" advanced="yes"/>
  </category>
  <category name="Mali Shader Core" per_cpu="no">
    <event counter="ARM_Mali-G72_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing is active"/>
    <event counter="ARM_Mali-G72_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded"/>
    <event counter="ARM_Mali-G72_FRAG_PRIM_RAST" title="Mali Fragment Primitives" name="Primitives rasterized" description="Number of rasterized primitives"/>
    <event counter="ARM_Mali-G72_FRAG_FPK_ACTIVE" title="Mali FPK Queue" name="FPK cycles" description="Number of cycles the forward pixel kill queue contains data"/>
    <event counter="ARM_Mali-G72_FRAG_STARVING" title="Mali Core Starving" name="Frameng starving" description="Number of cycles the fragment front end is starving the execution engine of new threads." advanced="yes"/>
    <event counter="ARM_Mali-G72_FRAG_WARPS" title="Mali Core Warps" name="Fragment warps" description="Number of fragment warps started"/>
    <event counter="ARM_Mali-G72_FRAG_PARTIAL_WARPS" title="Mali Core Warps" name="Fragment partial warps" description="Number of partial fragment warps started"/>
    <event counter="ARM_Mali-G72_FRAG_QUADS_RAST" title="0" name="Mali Fragment Quads" description="Number of quads rasterized" advanced="yes"/>
    <event counter="ARM_Mali-G72_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads ZS test" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-G72_FRAG_QUADS_EZS_UPDATE" title="Mali Fragment Quads" name="Quads ZS update" description="Number of quads doing early ZS update"/>
    <event counter="ARM_Mali-G72_FRAG_QUADS_EZS_KILL" title="Mali Fragment Quads" name="Quads ZS killed" description="Number of quads killed by the early ZS test"/>
    <event counter="ARM_Mali-G72_FRAG_LZS_TEST" title="Mali LZS Test" name="LZS threads" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-G72_FRAG_LZS_KILL" title="Mali LZS Test" name="LZS threads killed" description="Number of threads killed by the late ZS test"/>
    <event counter="ARM_Mali-G72_FRAG_PTILES" title="Mali Tiles" name="Tiles rendered" description="Number of physical tiles rendered"/>
    <event counter="ARM_Mali-G72_FRAG_TRANS_ELIM" title="Mali Tiles" name="Tiles trans elim" description="Number of transaction elimination signature matches"/>
    <event counter="ARM_Mali-G72_QUAD_FPK_KILLER" title="Mali FPK Queue" name="Quads enter" description="Number of quads which enter the FPK queue and can kill other quads"/>
    <event counter="ARM_Mali-G72_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles compute processing is active"/>
    <event counter="ARM_Mali-G72_COMPUTE_TASKS" title="Mali Core Compute" name="Compute tasks" description="Number of compute tasks" advanced="yes"/>
    <event counter="ARM_Mali-G72_COMPUTE_WARPS" title="Mali Core Warps" name="Compute warps" description="Number of compute warps started"/>
    <event counter="ARM_Mali-G72_COMPUTE_STARVING" title="Mali Core Cycles" name="Compute starving" description="Number of cycles unable to issue new compute threads" advanced="yes"/>
    <event counter="ARM_Mali-G72_EXEC_CORE_ACTIVE" title="Mali Core Cycles" name="Core cycles" description="Number of cycles the execution core is active"/>
    <event counter="ARM_Mali-G72_EXEC_ACTIVE" title="Mali Core Cycles" name="Engine cycles" description="Number of cycles the execution engine is active" advanced="yes"/>
    <event counter="ARM_Mali-G72_EXEC_INSTR_COUNT" title="Mali Instructions" name="Instruction count" description="Number of instruction tuples executed per compute unit"/>
    <event counter="ARM_Mali-G72_EXEC_INSTR_DIVERGED" title="Mali Instructions" name="Instruction diverged" description="Number of diverged instruction tuples per compute unit"/>
    <event counter="ARM_Mali-G72_EXEC_INSTR_STARVING" title="Mali Instructions" name="Instruction starving" description="Number of instruction starvation cycles per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G72_ARITH_INSTR_SINGLE_FMA" title="Mali Instructions" name="Single FMA instructions" description="Number of completed single FMA arithmetic instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G72_ARITH_INSTR_DOUBLE" title="Mali Instructions" name="Double intructions" description="Number of completed double arithmetic instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G72_ARITH_INSTR_MSG" title="Mali Instructions" name="Arithmetic instructions" description="Number of completed arithmetic and message passing instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G72_ARITH_INSTR_MSG_ONLY" title="Mali Instructions" name="Messages passing instructions" description="Number of completed message passing instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G72_TEX_INSTR" title="Mali Texture Instructions" name="Completed" description="Number of TEX instructions completed"/>
    <event counter="ARM_Mali-G72_TEX_INSTR_MIPMAP" title="Mali Texture Instructions" name="Mipmapped" description="Number of TEX instructions accessing mipmapped textures" advanced="yes"/>
    <event counter="ARM_Mali-G72_TEX_INSTR_COMPRESSED" title="Mali Texture Instructions" name="Compressed" description="Number of TEX instructions accessing compressed textures"/>
    <event counter="ARM_Mali-G72_TEX_INSTR_3D" title="Mali Texture Instructions" name="3D" description="Number of TEX instructions accessing 3D textures"/>
    <event counter="ARM_Mali-G72_TEX_INSTR_TRILINEAR" title="Mali Texture Instructions" name="Trilinear" description="Number of TEX instructions performing trilinear filtering"/>
    <event counter="ARM_Mali-G72_TEX_COORD_ISSUE" title="Mali Texture Threads" name="Texture threads" description="Number of threads issued to the texel coordinate stage"/>
    <event counter="ARM_Mali-G72_TEX_COORD_STALL" title="Mali Texture Cycles" name="Texel coordingates stage" description="Number of cycles the texel coordinate stage is stalled" advanced="yes"/>
    <event counter="ARM_Mali-G72_TEX_STARVE_CACHE" title="Mali Texture Cycles" name="Cache starvation" description="Number of texture cache starvation cycles" advanced="yes"/>
    <event counter="ARM_Mali-G72_TEX_STARVE_FILTER" title="Mali Texture Cycles" name="Filter starvation" description="Number of texture filter starvation cycles" advanced="yes"/>
    <event counter="ARM_Mali-G72_LS_MEM_READ_FULL" title="Mali Memory" name="Full read accesses" description="Number of full memory read accesses (128-bit)"/>
    <event counter="ARM_Mali-G72_LS_MEM_READ_SHORT" title="Mali Memory" name="Short read accesses" description="Number of short memory read accesses (less than 128-bit)"/>
    <event counter="ARM_Mali-G72_LS_MEM_WRITE_FULL" title="Mali Memory" name="Full write accesses" description="Number of full memory write accesses (128-bit)"/>
    <event counter="ARM_Mali-G72_LS_MEM_WRITE_SHORT" title="Mali Memory" name="Short write accesses" description="Number of short memory write accesses (less than 128-bit)"/>
    <event counter="ARM_Mali-G72_LS_MEM_ATOMIC" title="Mali Memory" name="Atomic accesses" description="Number of atomic memory accesses" advanced="yes"/>
    <event counter="ARM_Mali-G72_VARY_INSTR" title="Mali Instructions" name="Varying instructions" description="Number of varying instructions completed"/>
    <event counter="ARM_Mali-G72_VARY_SLOT_32" title="Mali Varying Slots" name="32-bit" description="Number of 32-bit varying slots"/>
    <event counter="ARM_Mali-G72_VARY_SLOT_16" title="Mali Varying Slots" name="16-bit" description="Number of 16-bit varying slots"/>
    <event counter="ARM_Mali-G72_ATTR_INSTR" title="Mali Instructions" name="Attribute instructions" description="Number of load/store attribute instructions completed"/>
    <event counter="ARM_Mali-G72_ARITH_INSTR_FP_MUL" title="Mali Instructions" name="Floating-point multiply instructions" description="Number of completed floating-point multiply instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-G72_BEATS_RD_FTC" title="Mali Cache Thread Creator" name="Read beats" description="Number of read beats for the fragment thread creator"/>
    <event counter="ARM_Mali-G72_BEATS_RD_FTC_EXT" title="Mali Cache Thread Creator" name="Read beats external" description="Number of external read beats for the fragment thread creator"/>
    <event counter="ARM_Mali-G72_BEATS_RD_LSC" title="Mali Cache Load/Store" name="Read beats" description="Number of read beats for the load/store cache"/>
    <event counter="ARM_Mali-G72_BEATS_RD_LSC_EXT" title="Mali Cache Load/Store" name="Read beats external" description="Number of external read beats for the load/store cache"/>
    <event counter="ARM_Mali-G72_BEATS_RD_TEX" title="Mali Cache Texture" name="Read beats" description="Number of read beats for the texture cache"/>
    <event counter="ARM_Mali-G72_BEATS_RD_TEX_EXT" title="Mali Cache Texture" name="Read beats external" description="Number of external read beats for the texture cache"/>
    <event counter="ARM_Mali-G72_BEATS_RD_OTHER" title="Mali Cache Other" name="Read beats" description="Number of read beats for all other masters"/>
    <event counter="ARM_Mali-G72_BEATS_WR_LSC" title="Mali Cache Load/Store" name="Write Beats" description="Number of write beats for the load/store cache"/>
    <event counter="ARM_Mali-G72_BEATS_WR_TIB" title="Mali Cache Tile" name="Write beats" description="Number of write beats for the tile buffers"/>
  </category>
  <category name="Mali L2 Cache" per_cpu="no">
    <event counter="ARM_Mali-G72_MMU_REQUESTS" title="Mali L2 Cache Messages" name="MMU requests" description="Number of requests received by the MMU" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_RD_MSG_IN" title="Mali L2 Cache Messages" name="Reads in" description="Number of read messages received by the L2C from internal masters"/>
    <event counter="ARM_Mali-G72_L2_RD_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Reads in stalled" description="Number of cycles input read messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_WR_MSG_IN" title="Mali L2 Cache Messages" name="Writes in" description="Number of write messages received by the L2C from internal masters"/>
    <event counter="ARM_Mali-G72_L2_WR_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Writes in stalled" description="Number of cycles input write messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_SNP_MSG_IN" title="Mali L2 Cache Messages" name="Snoop in" description="Number of snoop messages received by the L2C from internal masters" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_SNP_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Snoop in stalled" description="Number of cycles input snoop messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_RD_MSG_OUT" title="Mali L2 Cache Messages" name="Reads out" description="Number of read messages sent by the L2C to internal masters" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_RD_MSG_OUT_STALL" title="Mali L2 Cache Messages" name="Reads out stalled" description="Number of cycles read messages are stalled by internal masters" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_WR_MSG_OUT" title="Mali L2 Cache Messages" name="Writes out" description="Number of write messages sent by the L2C to internal masters" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_ANY_LOOKUP" title="Mali L2 Cache Lookups" name="Any lookups" description="Number of L2C lookups"/>
    <event counter="ARM_Mali-G72_L2_READ_LOOKUP" title="Mali L2 Cache Lookups" name="Read lookups" description="Number of L2C lookups performed by read transactions" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_WRITE_LOOKUP" title="Mali L2 Cache Lookups" name="Write lookups" description="Number of L2C lookups performed by write transactions" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_EXT_SNOOP_LOOKUP" title="Mali L2 Cache Transactions" name="Ext snoop lookups" description="Number of L2C lookups performed by external snoop transactions" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_EXT_READ" title="Mali L2 Cache Transactions" name="Read Transactions" description="Number of external read transactions"/>
    <event counter="ARM_Mali-G72_L2_EXT_READ_NOSNP" title="Mali L2 Cache Transactions" name="Reads NoSnp" description="Number of external ReadNoSnp transactions" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_EXT_READ_UNIQUE" title="Mali L2 Cache Transactions" name="Reads unique" description="Number of external ReadUnique transactions" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_EXT_READ_BEATS" title="Mali L2 Cache Beats" name="Read" description="Number of external read data beats"/>
    <event counter="ARM_Mali-G72_L2_EXT_AR_STALL" title="Mali L2 Cache Stall" name="Read address" description="Number of cycles read address (AR) is stalled"/>
    <event counter="ARM_Mali-G72_L2_EXT_AR_CNT_Q1" title="Mali L2 Cache Read Outstanding" name="0-25" description="Number of external read transactions when 0-25% outstanding"/>
    <event counter="ARM_Mali-G72_L2_EXT_AR_CNT_Q2" title="Mali L2 Cache Read Outstanding" name="25-50" description="Number of external read transactions when 25-50% outstanding"/>
    <event counter="ARM_Mali-G72_L2_EXT_AR_CNT_Q3" title="Mali L2 Cache Read Outstanding" name="50-75" description="Number of external read transactions when 50-75% outstanding"/>
    <event counter="ARM_Mali-G72_L2_EXT_RRESP_0_127" title="Mali L2 Cache Read Latency" name="0-127" description="Number of read responses with 0-127 cycle latency"/>
    <event counter="ARM_Mali-G72_L2_EXT_RRESP_128_191" title="Mali L2 Cache Read Latency" name="128-191" description="Number of read responses with 128-191 cycle latency"/>
    <event counter="ARM_Mali-G72_L2_EXT_RRESP_192_255" title="Mali L2 Cache Read Latency" name="192-255" description="Number of read responses with 192-255 cycle latency"/>
    <event counter="ARM_Mali-G72_L2_EXT_RRESP_256_319" title="Mali L2 Cache Read Latency" name="256-319" description="Number of read responses with 256-319 cycle latency"/>
    <event counter="ARM_Mali-G72_L2_EXT_RRESP_320_383" title="Mali L2 Cache Read Latency" name="320-383" description="Number of read responses with 320-383 cycle latency"/>
    <event counter="ARM_Mali-G72_L2_EXT_WRITE" title="Mali L2 Cache Transactions" name="Write" description="Number of external write transactions"/>
    <event counter="ARM_Mali-G72_L2_EXT_WRITE_NOSNP_FULL" title="Mali L2 Cache Transactions" name="Writes NoSnpFull" description="Number of external WriteNoSnpFull transactions" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_EXT_WRITE_NOSNP_PTL" title="Mali L2 Cache Transactions" name="Writes NoSnpPtl" description="Number of external WriteNoSnpPtl transactions"/>
    <event counter="ARM_Mali-G72_L2_EXT_WRITE_SNP_FULL" title="Mali L2 Cache Transactions" name="Writes BackFull" description="Number of external WriteBackFull or WriteUniqueFull transactions" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_EXT_WRITE_SNP_PTL" title="Mali L2 Cache Transactions" name="Writes BackPtl" description="Number of external WriteBackPtl or WriteUniquePtl transactions"/>
    <event counter="ARM_Mali-G72_L2_EXT_WRITE_BEATS" title="Mali L2 Cache Beats" name="Write" description="Number of external write data beats"/>
    <event counter="ARM_Mali-G72_L2_EXT_W_STALL" title="Mali L2 Cache Stall" name="Write data" description="Number of cycles write data (W) is stalled"/>
    <event counter="ARM_Mali-G72_L2_EXT_AW_CNT_Q1" title="Mali L2 Cache Write Buffer" name="0-25" description="Number of external write transactions when the write buffer is 0-25% full"/>
    <event counter="ARM_Mali-G72_L2_EXT_AW_CNT_Q2" title="Mali L2 Cache Write Buffer" name="25-50" description="Number of external write transactions when the write buffer is 25-50% full"/>
    <event counter="ARM_Mali-G72_L2_EXT_AW_CNT_Q3" title="Mali L2 Cache Write Buffer" name="50-75" description="Number of external write transactions when the write buffer is 50-75% full"/>
    <event counter="ARM_Mali-G72_L2_EXT_SNOOP" title="Mali L2 Cache Snoop" name="Snoop transactions" description="Number of external snoop transactions" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_EXT_SNOOP_STALL" title="Mali L2 Cache Snoop" name="Cycles stalled" description="Number of cycles external snoop requests are stalled" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_EXT_SNOOP_RESP_CLEAN" title="Mali L2 Cache Snoop" name="Ext Snoop hit resp clean" description="Number of external snoops that hit a clean line in the Level 2 cache" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_EXT_SNOOP_RESP_DATA" title="Mali L2 Cache Snoop" name="Ext Snoop hit data" description="Number of external snoops that hit in the Level 2 cache and return data" advanced="yes"/>
    <event counter="ARM_Mali-G72_L2_EXT_SNOOP_INTERNAL" title="Mali L2 Cache Snoop" name="Ext Snoop internal" description="Number of external snoops that cause snoops to Level 1 caches" advanced="yes"/>
  </category>
<!-- this file is valid for Midgard r4p0 and earlier and replaced with the core-specific files in r5p0 -->
  <category name="Mali-Midgard Job Manager" per_cpu="no">
    <event counter="ARM_Mali-Midgard_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles the GPU was active"/>
    <event counter="ARM_Mali-Midgard_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles the GPU had a pending interrupt"/>
    <event counter="ARM_Mali-Midgard_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 (fragment) was active"/>
    <event counter="ARM_Mali-Midgard_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 (vertex/tiler/compute) was active"/>
    <event counter="ARM_Mali-Midgard_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 (vertex/compute) was active"/>

    <event counter="ARM_Mali-Midgard_JS0_JOBS" title="Mali Job Manager Jobs" name="JS0 jobs" description="Number of Jobs (fragment) completed in JS0"/>
    <event counter="ARM_Mali-Midgard_JS1_JOBS" title="Mali Job Manager Jobs" name="JS1 jobs" description="Number of Jobs (vertex/tiler/compute) completed in JS1"/>
    <event counter="ARM_Mali-Midgard_JS2_JOBS" title="Mali Job Manager Jobs" name="JS2 jobs" description="Number of Jobs (vertex/compute) completed in JS2"/>

    <event counter="ARM_Mali-Midgard_JS0_TASKS" title="Mali Job Manager Tasks" name="JS0 tasks" description="Number of Tasks completed in JS0"/>
    <event counter="ARM_Mali-Midgard_JS1_TASKS" title="Mali Job Manager Tasks" name="JS1 tasks" description="Number of Tasks completed in JS1"/>
    <event counter="ARM_Mali-Midgard_JS2_TASKS" title="Mali Job Manager Tasks" name="JS2 tasks" description="Number of Tasks completed in JS2"/>
  </category>
  <category name="Mali-Midgard Tiler" per_cpu="no">
    <event counter="ARM_Mali-Midgard_POLYGONS" title="Mali Tiler Primitives" name="Polygons" description="Number of polygons processed"/>
    <event counter="ARM_Mali-Midgard_QUADS" title="Mali Tiler Primitives" name="Quads" description="Number of quads processed"/>
    <event counter="ARM_Mali-Midgard_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-Midgard_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-Midgard_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>

    <event counter="ARM_Mali-Midgard_FRONT_FACING" title="Mali Tiler Culling" name="Front facing prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-Midgard_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-Midgard_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-Midgard_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-Midgard_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>

    <event counter="ARM_Mali-Midgard_LEVEL0" title="Mali Tiler Hierarchy" name="L0 prims" description="Number of primitives in hierarchy level 0"/>
    <event counter="ARM_Mali-Midgard_LEVEL1" title="Mali Tiler Hierarchy" name="L1 prims" description="Number of primitives in hierarchy level 1"/>
    <event counter="ARM_Mali-Midgard_LEVEL2" title="Mali Tiler Hierarchy" name="L2 prims" description="Number of primitives in hierarchy level 2"/>
    <event counter="ARM_Mali-Midgard_LEVEL3" title="Mali Tiler Hierarchy" name="L3 prims" description="Number of primitives in hierarchy level 3"/>
    <event counter="ARM_Mali-Midgard_LEVEL4" title="Mali Tiler Hierarchy" name="L4 prims" description="Number of primitives in hierarchy level 4"/>
    <event counter="ARM_Mali-Midgard_LEVEL5" title="Mali Tiler Hierarchy" name="L5 prims" description="Number of primitives in hierarchy level 5"/>
    <event counter="ARM_Mali-Midgard_LEVEL6" title="Mali Tiler Hierarchy" name="L6 prims" description="Number of primitives in hierarchy level 6"/>
    <event counter="ARM_Mali-Midgard_LEVEL7" title="Mali Tiler Hierarchy" name="L7 prims" description="Number of primitives in hierarchy level 7"/>
  </category>
  <category name="Mali-Midgard Shader Core" per_cpu="no">
    <event counter="ARM_Mali-Midgard_TRIPIPE_ACTIVE" title="Mali Core Cycles" name="Tripipe cycles" description="Number of cycles the Tripipe was active"/>
    <event counter="ARM_Mali-Midgard_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing was active"/>
    <event counter="ARM_Mali-Midgard_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles vertex\compute processing was active"/>
    <event counter="ARM_Mali-Midgard_FRAG_CYCLE_NO_TILE" title="Mali Core Cycles" name="Fragment cycles waiting for tile" description="Number of cycles spent waiting for a physical tile buffer"/>

    <event counter="ARM_Mali-Midgard_FRAG_THREADS" title="Mali Core Threads" name="Fragment threads" description="Number of fragment threads started"/>
    <event counter="ARM_Mali-Midgard_FRAG_DUMMY_THREADS" title="Mali Core Threads" name="Dummy fragment threads" description="Number of dummy fragment threads started"/>
    <event counter="ARM_Mali-Midgard_FRAG_QUADS_LZS_TEST" title="Mali Core Threads" name="Frag threads doing late ZS" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-Midgard_FRAG_QUADS_LZS_KILLED" title="Mali Core Threads" name="Frag threads killed late ZS" description="Number of threads killed by late ZS test"/>
    <event counter="ARM_Mali-Midgard_FRAG_THREADS_LZS_TEST" title="Mali Core Threads" name="Frag threads doing late ZS" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-Midgard_FRAG_THREADS_LZS_KILLED" title="Mali Core Threads" name="Frag threads killed late ZS" description="Number of threads killed by late ZS test"/>

    <event counter="ARM_Mali-Midgard_COMPUTE_TASKS" title="Mali Compute Threads" name="Compute tasks" description="Number of compute tasks"/>
    <event counter="ARM_Mali-Midgard_COMPUTE_THREADS" title="Mali Compute Threads" name="Compute threads started" description="Number of compute threads started"/>
    <event counter="ARM_Mali-Midgard_COMPUTE_CYCLES_DESC" title="Mali Compute Threads" name="Compute cycles awaiting descriptors" description="Number of compute cycles spent waiting for descriptors"/>

    <event counter="ARM_Mali-Midgard_FRAG_PRIMATIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded from tiler"/>
    <event counter="ARM_Mali-Midgard_FRAG_PRIMATIVES_DROPPED" title="Mali Fragment Primitives" name="Primitives dropped" description="Number of primitives dropped because out of tile"/>
    <event counter="ARM_Mali-Midgard_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded from tiler"/>
    <event counter="ARM_Mali-Midgard_FRAG_PRIMITIVES_DROPPED" title="Mali Fragment Primitives" name="Primitives dropped" description="Number of primitives dropped because out of tile"/>

    <event counter="ARM_Mali-Midgard_FRAG_QUADS_RAST" title="Mali Fragment Quads" name="Quads rasterized" description="Number of quads rasterized"/>
    <event counter="ARM_Mali-Midgard_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads doing early ZS" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-Midgard_FRAG_QUADS_EZS_KILLED" title="Mali Fragment Quads" name="Quads killed early Z" description="Number of quads killed by early ZS test"/>

    <event counter="ARM_Mali-Midgard_FRAG_NUM_TILES" title="Mali Fragment Tasks" name="Tiles rendered" description="Number of tiles rendered"/>
    <event counter="ARM_Mali-Midgard_FRAG_TRANS_ELIM" title="Mali Fragment Tasks" name="Tile writes killed by TE" description="Number of tile writes skipped by transaction elimination"/>

    <event counter="ARM_Mali-Midgard_ARITH_WORDS" title="Mali Arithmetic Pipe" name="A instructions" description="Number of instructions completed by the the A-pipe (normalized per pipeline)"/>

    <event counter="ARM_Mali-Midgard_LS_WORDS" title="Mali Load/Store Pipe" name="LS instructions" description="Number of instructions completed by the LS-pipe"/>
    <event counter="ARM_Mali-Midgard_LS_ISSUES" title="Mali Load/Store Pipe" name="LS instruction issues" description="Number of instructions issued to the LS-pipe, including restarts"/>

    <event counter="ARM_Mali-Midgard_TEX_WORDS" title="Mali Texture Pipe" name="T instructions" description="Number of instructions completed by the T-pipe"/>
    <event counter="ARM_Mali-Midgard_TEX_THREADS" title="Mali Texture Pipe" name="T instruction issues" description="Number of instructions issused to the T-pipe, including restarts"/>
    <event counter="ARM_Mali-Midgard_TEX_RECIRC_FMISS" title="Mali Texture Pipe" name="Cache misses" description="Number of instructions in the T-pipe, recirculated due to cache miss"/>

    <event counter="ARM_Mali-Midgard_LSC_READ_HITS" title="Mali Load/Store Cache Reads" name="Read hits" description="Number of read hits in the Load/Store cache"/>
    <event counter="ARM_Mali-Midgard_LSC_READ_MISSES" title="Mali Load/Store Cache Reads" name="Read misses" description="Number of read misses in the Load/Store cache"/>
    <event counter="ARM_Mali-Midgard_LSC_WRITE_HITS" title="Mali Load/Store Cache Writes" name="Write hits" description="Number of write hits in the Load/Store cache"/>
    <event counter="ARM_Mali-Midgard_LSC_WRITE_MISSES" title="Mali Load/Store Cache Writes" name="Write misses" description="Number of write misses in the Load/Store cache"/>
    <event counter="ARM_Mali-Midgard_LSC_ATOMIC_HITS" title="Mali Load/Store Cache Atomics" name="Atomic hits" description="Number of atomic hits in the Load/Store cache"/>
    <event counter="ARM_Mali-Midgard_LSC_ATOMIC_MISSES" title="Mali Load/Store Cache Atomics" name="Atomic misses" description="Number of atomic misses in the Load/Store cache"/>
    <event counter="ARM_Mali-Midgard_LSC_LINE_FETCHES" title="Mali Load/Store Cache Bus" name="Line fetches" description="Number of line fetches in the Load/Store cache"/>
    <event counter="ARM_Mali-Midgard_LSC_DIRTY_LINE" title="Mali Load/Store Cache Bus" name="Dirty line evictions" description="Number of dirty line evictions in the Load/Store cache"/>
    <event counter="ARM_Mali-Midgard_LSC_SNOOPS" title="Mali Load/Store Cache Bus" name="Snoops in to LSC" description="Number of coherent memory snoops in to the Load/Store cache"/>
  </category>
  <category name="Mali-Midgard L2 and MMU" per_cpu="no">
    <event counter="ARM_Mali-Midgard_L2_WRITE_BEATS" title="Mali L2 Cache Ext Writes" name="External read bytes" description="Number of external bus read bytes" multiplier="16"/>
    <event counter="ARM_Mali-Midgard_L2_EXT_W_STALL" title="Mali L2 Cache Ext Writes" name="External bus stalls (W)" description="Number of cycles a valid write data (W channel) is stalled by the external interconnect"/>

    <event counter="ARM_Mali-Midgard_L2_READ_BEATS" title="Mali L2 Cache Ext Reads" name="External write bytes" description="Number of external bus write bytes" multiplier="16"/>
    <event counter="ARM_Mali-Midgard_L2_EXT_AR_STALL" title="Mali L2 Cache Ext Reads" name="External bus stalls (AR)" description="Number of cycles a valid read address (AR) is stalled by the external interconnect"/>

    <event counter="ARM_Mali-Midgard_L2_READ_SNOOP" title="Mali L2 Cache Reads" name="Read snoops" description="Number of read transaction snoops"/>
    <event counter="ARM_Mali-Midgard_L2_READ_HIT" title="Mali L2 Cache Reads" name="L2 read hits" description="Number of reads hitting in the L2 cache"/>
    <event counter="ARM_Mali-Midgard_L2_WRITE_SNOOP" title="Mali L2 Cache Writes" name="Write snoops" description="Number of write transaction snoops"/>
    <event counter="ARM_Mali-Midgard_L2_WRITE_HIT" title="Mali L2 Cache Writes" name="L2 write hits" description="Number of writes hitting in the L2 cache"/>
  </category>
  <category name="Mali-Midgard Software Counters" per_cpu="no">
    <event counter="ARM_Mali-Midgard_TOTAL_ALLOC_PAGES" title="Mali Total Alloc Pages" name="Total number of allocated pages" description="Mali total number of allocated pages."/>
  </category>
<!--
power management is disabled during profiling so these counters are not useful as they always return zero
  <category name="Mali-Midgard PM Shader" per_cpu="no">
    <event counter="ARM_Mali-Midgard_PM_SHADER_0" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 0" description="Mali PM Shader: PM Shader Core 0."/>
    <event counter="ARM_Mali-Midgard_PM_SHADER_1" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 1" description="Mali PM Shader: PM Shader Core 1."/>
    <event counter="ARM_Mali-Midgard_PM_SHADER_2" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 2" description="Mali PM Shader: PM Shader Core 2."/>
    <event counter="ARM_Mali-Midgard_PM_SHADER_3" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 3" description="Mali PM Shader: PM Shader Core 3."/>
    <event counter="ARM_Mali-Midgard_PM_SHADER_4" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 4" description="Mali PM Shader: PM Shader Core 4."/>
    <event counter="ARM_Mali-Midgard_PM_SHADER_5" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 5" description="Mali PM Shader: PM Shader Core 5."/>
    <event counter="ARM_Mali-Midgard_PM_SHADER_6" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 6" description="Mali PM Shader: PM Shader Core 6."/>
    <event counter="ARM_Mali-Midgard_PM_SHADER_7" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Shader" name="PM Shader Core 7" description="Mali PM Shader: PM Shader Core 7."/>
  </category>
  <category name="Mali-Midgard PM Tiler" per_cpu="no">
    <event counter="ARM_Mali-Midgard_PM_TILER_0" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM Tiler" name="PM Tiler Core 0" description="Mali PM Tiler: PM Tiler Core 0."/>
  </category>
  <category name="Mali-Midgard PM L2" per_cpu="no">
    <event counter="ARM_Mali-Midgard_PM_L2_0" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM L2" name="PM L2 Core 0" description="Mali PM L2: PM L2 Core 0."/>
    <event counter="ARM_Mali-Midgard_PM_L2_1" class="absolute" display="average" average_selection="yes" percentage="yes" title="Mali PM L2" name="PM L2 Core 1" description="Mali PM L2: PM L2 Core 1."/>
  </category>
-->
  <category name="Mali-Midgard MMU Address Space" per_cpu="no">
    <event counter="ARM_Mali-Midgard_MMU_AS_0" class="absolute" display="average" multiplier="0.01" average_selection="yes" percentage="yes" title="Mali MMU Address Space" name="MMU Address Space 0" description="Mali MMU Address Space 0 usage."/>
    <event counter="ARM_Mali-Midgard_MMU_AS_1" class="absolute" display="average" multiplier="0.01" average_selection="yes" percentage="yes" title="Mali MMU Address Space" name="MMU Address Space 1" description="Mali MMU Address Space 1 usage."/>
    <event counter="ARM_Mali-Midgard_MMU_AS_2" class="absolute" display="average" multiplier="0.01" average_selection="yes" percentage="yes" title="Mali MMU Address Space" name="MMU Address Space 2" description="Mali MMU Address Space 2 usage."/>
    <event counter="ARM_Mali-Midgard_MMU_AS_3" class="absolute" display="average" multiplier="0.01" average_selection="yes" percentage="yes" title="Mali MMU Address Space" name="MMU Address Space 3" description="Mali MMU Address Space 3 usage."/>
  </category>
  <category name="Mali-Midgard MMU Page Fault" per_cpu="no">
    <event counter="ARM_Mali-Midgard_MMU_PAGE_FAULT_0" title="Mali MMU Page Fault Add. Space" name="Mali MMU Page Fault Add. Space 0" description="Reports the number of newly allocated pages after a MMU page fault in address space 0."/>
    <event counter="ARM_Mali-Midgard_MMU_PAGE_FAULT_1" title="Mali MMU Page Fault Add. Space" name="Mali MMU Page Fault Add. Space 1" description="Reports the number of newly allocated pages after a MMU page fault in address space 1."/>
    <event counter="ARM_Mali-Midgard_MMU_PAGE_FAULT_2" title="Mali MMU Page Fault Add. Space" name="Mali MMU Page Fault Add. Space 2" description="Reports the number of newly allocated pages after a MMU page fault in address space 2."/>
    <event counter="ARM_Mali-Midgard_MMU_PAGE_FAULT_3" title="Mali MMU Page Fault Add. Space" name="Mali MMU Page Fault Add. Space 3" description="Reports the number of newly allocated pages after a MMU page fault in address space 3."/>
  </category>
  <counter_set name="ARM_Mali-Midgard_Filmstrip_cnt" count="1"/>
  <category name="Mali-Midgard Filmstrip" counter_set="ARM_Mali-Midgard_Filmstrip_cnt" per_cpu="no">
    <option_set name="fs">
      <option event_delta="0x043c" name="1:60 s" description="captures every 60th frame at 1:4 scale"/>
      <option event_delta="0x041e" name="1:30 s" description="captures every 30th frame at 1:4 scale"/>
      <option event_delta="0x040a" name="1:10 s" description="captures every 10th frame at 1:4 scale"/>
      <option event_delta="0x023c" name="1:60 m" description="captures every 60th frame at 1:2 scale"/>
      <option event_delta="0x021e" name="1:30 m" description="captures every 30th frame at 1:2 scale"/>
      <option event_delta="0x020a" name="1:10 m" description="captures every 10th frame at 1:2 scale"/>
      <option event_delta="0x013c" name="1:60 l" description="captures every 60th frame at 1:1 scale"/>
      <option event_delta="0x011e" name="1:30 l" description="captures every 30th frame at 1:1 scale"/>
      <option event_delta="0x01-a" name="1:10 l" description="captures every 10th frame at 1:1 scale"/>
    </option_set>
    <event event="0" option_set="fs" title="ARM Mali-Midgard" name="Filmstrip" description="Scaled framebuffer"/>
  </category>
  <counter_set name="ARM_Mali-Midgard_Filmstrip2_cnt" count="1"/>
  <category name="Mali-Midgard Filmstrip" counter_set="ARM_Mali-Midgard_Filmstrip2_cnt" per_cpu="no">
    <option_set name="fs">
      <option event_delta="0x1400f03c" name="1:60 s" description="captures every 60th frame at ~320x240"/>
      <option event_delta="0x1400f01e" name="1:30 s" description="captures every 30th frame at ~320x240"/>
      <option event_delta="0x1400f00a" name="1:10 s" description="captures every 10th frame at ~320x240"/>
      <option event_delta="0x2801e03c" name="1:60 m" description="captures every 60th frame at ~640x480"/>
      <option event_delta="0x2801e01e" name="1:30 m" description="captures every 30th frame at ~640x480"/>
      <option event_delta="0x2801e00a" name="1:10 m" description="captures every 10th frame at ~640x480"/>
      <option event_delta="0x5003c03c" name="1:60 l" description="captures every 60th frame at ~1280x960"/>
      <option event_delta="0x5003c01e" name="1:30 l" description="captures every 30th frame at ~1280x960"/>
      <option event_delta="0x5003c00a" name="1:10 l" description="captures every 10th frame at ~1280x960"/>
    </option_set>
    <event event="0" option_set="fs" title="ARM Mali-Midgard" name="Filmstrip" description="Scaled framebuffer"/>
  </category>
  <category name="Mali-Midgard Activity" per_cpu="no">
    <event counter="ARM_Mali-Midgard_fragment" title="GPU Fragment" name="Activity" class="activity" activity1="Activity" activity_color1="0x00006fcc" rendering_type="bar" average_selection="yes" percentage="yes" cores="1" description="GPU Job Slot 0 Activity"/>
    <event counter="ARM_Mali-Midgard_vertex" title="GPU Vertex-Tiling-Compute" name="Activity" class="activity" activity1="Activity" activity_color1="0x00eda000" rendering_type="bar" average_selection="yes" percentage="yes" cores="1" description="GPU Job Slot 1 Activity"/>
    <event counter="ARM_Mali-Midgard_opencl" title="GPU Vertex-Compute" name="Activity" class="activity" activity1="Activity" activity_color1="0x00ef022f" rendering_type="bar" average_selection="yes" percentage="yes" cores="1" description="GPU Job Slot 2 Activity"/>
  </category>
  <category name="Mali Misc" per_cpu="no">
    <event counter="ARM_Mali-clock" title="Mali Clock" name="Frequency" class="absolute" display="maximum" description="GPU clock frequency in Hz" units="Hz" />
  </category>
  <category name="Mali Job Manager" per_cpu="no">
    <event counter="ARM_Mali-T60x_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles GPU active"/>
    <event counter="ARM_Mali-T60x_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles GPU interrupt pending"/>
    <event counter="ARM_Mali-T60x_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 (fragment) active"/>
    <event counter="ARM_Mali-T60x_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 (vertex/tiler/compute) active"/>
    <event counter="ARM_Mali-T60x_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 (vertex/compute) active"/>
    <event counter="ARM_Mali-T60x_JS0_JOBS" title="Mali Job Manager Jobs" name="JS0 jobs" description="Number of Jobs (fragment) completed in JS0"/>
    <event counter="ARM_Mali-T60x_JS1_JOBS" title="Mali Job Manager Jobs" name="JS1 jobs" description="Number of Jobs (vertex/tiler/compute) completed in JS1"/>
    <event counter="ARM_Mali-T60x_JS2_JOBS" title="Mali Job Manager Jobs" name="JS2 jobs" description="Number of Jobs (vertex/compute) completed in JS2"/>
    <event counter="ARM_Mali-T60x_JS0_TASKS" title="Mali Job Manager" name="Pixels" description="Number of Pixels completed in JS0" multiplier="256"/>
    <event counter="ARM_Mali-T60x_JS1_TASKS" title="Mali Job Manager Tasks" name="JS1 tasks" description="Number of Tasks completed in JS1"/>
    <event counter="ARM_Mali-T60x_JS2_TASKS" title="Mali Job Manager Tasks" name="JS2 tasks" description="Number of Tasks completed in JS2"/>
  </category>
  <category name="Mali Tiler" per_cpu="no">
    <event counter="ARM_Mali-T60x_TI_ACTIVE" title="Mali Tiler Cycles" name="Tiler cycles" description="Number of cycles Tiler active"/>
    <event counter="ARM_Mali-T60x_TI_POLYGONS" title="Mali Tiler Primitives" name="Polygons" description="Number of polygons processed"/>
    <event counter="ARM_Mali-T60x_TI_QUADS" title="Mali Tiler Primitives" name="Quads" description="Number of quads processed"/>
    <event counter="ARM_Mali-T60x_TI_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-T60x_TI_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-T60x_TI_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>
    <event counter="ARM_Mali-T60x_TI_FRONT_FACING" title="Mali Tiler Culling" name="Front facing prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-T60x_TI_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-T60x_TI_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-T60x_TI_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-T60x_TI_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>
    <event counter="ARM_Mali-T60x_TI_LEVEL0" title="Mali Tiler Hierarchy" name="L0 prims" description="Number of primitives in hierarchy level 0"/>
    <event counter="ARM_Mali-T60x_TI_LEVEL1" title="Mali Tiler Hierarchy" name="L1 prims" description="Number of primitives in hierarchy level 1"/>
    <event counter="ARM_Mali-T60x_TI_LEVEL2" title="Mali Tiler Hierarchy" name="L2 prims" description="Number of primitives in hierarchy level 2"/>
    <event counter="ARM_Mali-T60x_TI_LEVEL3" title="Mali Tiler Hierarchy" name="L3 prims" description="Number of primitives in hierarchy level 3"/>
    <event counter="ARM_Mali-T60x_TI_LEVEL4" title="Mali Tiler Hierarchy" name="L4 prims" description="Number of primitives in hierarchy level 4"/>
    <event counter="ARM_Mali-T60x_TI_LEVEL5" title="Mali Tiler Hierarchy" name="L5 prims" description="Number of primitives in hierarchy level 5"/>
    <event counter="ARM_Mali-T60x_TI_LEVEL6" title="Mali Tiler Hierarchy" name="L6 prims" description="Number of primitives in hierarchy level 6"/>
    <event counter="ARM_Mali-T60x_TI_LEVEL7" title="Mali Tiler Hierarchy" name="L7 prims" description="Number of primitives in hierarchy level 7"/>
  </category>
  <category name="Mali Shader Core" per_cpu="no">
    <event counter="ARM_Mali-T60x_TRIPIPE_ACTIVE" title="Mali Core Cycles" name="Tripipe cycles" description="Number of cycles tripipe was active"/>
    <event counter="ARM_Mali-T60x_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing was active"/>
    <event counter="ARM_Mali-T60x_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles vertex\compute processing was active"/>
    <event counter="ARM_Mali-T60x_FRAG_CYCLES_NO_TILE" title="Mali Core Cycles" name="Fragment cycles waiting for tile" description="Number of cycles spent waiting for a physical tile buffer"/>
    <event counter="ARM_Mali-T60x_FRAG_THREADS" title="Mali Fragment Threads" name="Fragment threads" description="Number of fragment threads started"/>
    <event counter="ARM_Mali-T60x_FRAG_DUMMY_THREADS" title="Mali Fragment Threads" name="Dummy fragment threads" description="Number of dummy fragment threads started"/>
    <event counter="ARM_Mali-T60x_FRAG_THREADS_LZS_TEST" title="Mali Fragment Threads" name="Fragment threads doing late ZS" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-T60x_FRAG_THREADS_LZS_KILLED" title="Mali Fragment Threads" name="Fragment threads killed late ZS" description="Number of threads killed by late ZS test"/>
    <event counter="ARM_Mali-T60x_COMPUTE_TASKS" title="Mali Compute Tasks" name="Compute tasks" description="Number of compute tasks"/>
    <event counter="ARM_Mali-T60x_COMPUTE_THREADS" title="Mali Compute Threads" name="Compute threads" description="Number of compute threads started"/>
    <event counter="ARM_Mali-T60x_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded from tiler"/>
    <event counter="ARM_Mali-T60x_FRAG_PRIMITIVES_DROPPED" title="Mali Fragment Primitives" name="Primitives dropped" description="Number of primitives dropped because out of tile"/>
    <event counter="ARM_Mali-T60x_FRAG_QUADS_RAST" title="Mali Fragment Quads" name="Quads rasterized" description="Number of quads rasterized"/>
    <event counter="ARM_Mali-T60x_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads doing early ZS" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-T60x_FRAG_QUADS_EZS_KILLED" title="Mali Fragment Quads" name="Quads killed early Z" description="Number of quads killed by early ZS test"/>
    <event counter="ARM_Mali-T60x_FRAG_NUM_TILES" title="Mali Fragment" name="Pixels" description="Number of pixels rendered" multiplier="256"/>
    <event counter="ARM_Mali-T60x_FRAG_TRANS_ELIM" title="Mali Fragment Tasks" name="Tile writes killed by TE" description="Number of tile writes skipped by transaction elimination"/>
    <event counter="ARM_Mali-T60x_ARITH_WORDS" title="Mali Arithmetic Pipe" name="A instructions" description="Number of instructions completed by the the A-pipe (normalized per pipeline)"/>
    <event counter="ARM_Mali-T60x_LS_WORDS" title="Mali Load/Store Pipe" name="LS instructions" description="Number of instructions completed by the LS-pipe"/>
    <event counter="ARM_Mali-T60x_LS_ISSUES" title="Mali Load/Store Pipe" name="LS instruction issues" description="Number of instructions issued to the LS-pipe, including restarts"/>
    <event counter="ARM_Mali-T60x_TEX_WORDS" title="Mali Texture Pipe" name="T instructions" description="Number of instructions completed by the T-pipe"/>
    <event counter="ARM_Mali-T60x_TEX_ISSUES" title="Mali Texture Pipe" name="T instruction issues" description="Number of threads through loop 2 address calculation"/>
    <event counter="ARM_Mali-T60x_TEX_RECIRC_FMISS" title="Mali Texture Pipe" name="Cache misses" description="Number of instructions in the T-pipe, recirculated due to cache miss"/>
    <event counter="ARM_Mali-T60x_LSC_READ_HITS" title="Mali Load/Store Cache Reads" name="Read hits" description="Number of read hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T60x_LSC_READ_MISSES" title="Mali Load/Store Cache Reads" name="Read misses" description="Number of read misses in the Load/Store cache"/>
    <event counter="ARM_Mali-T60x_LSC_WRITE_HITS" title="Mali Load/Store Cache Writes" name="Write hits" description="Number of write hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T60x_LSC_WRITE_MISSES" title="Mali Load/Store Cache Writes" name="Write misses" description="Number of write misses in the Load/Store cache"/>
    <event counter="ARM_Mali-T60x_LSC_ATOMIC_HITS" title="Mali Load/Store Cache Atomics" name="Atomic hits" description="Number of atomic hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T60x_LSC_ATOMIC_MISSES" title="Mali Load/Store Cache Atomics" name="Atomic misses" description="Number of atomic misses in the Load/Store cache"/>
    <event counter="ARM_Mali-T60x_LSC_LINE_FETCHES" title="Mali Load/Store Cache Bus" name="Line fetches" description="Number of line fetches in the Load/Store cache"/>
    <event counter="ARM_Mali-T60x_LSC_DIRTY_LINE" title="Mali Load/Store Cache Bus" name="Dirty line evictions" description="Number of dirty line evictions in the Load/Store cache"/>
    <event counter="ARM_Mali-T60x_LSC_SNOOPS" title="Mali Load/Store Cache Bus" name="Snoops in to LSC" description="Number of coherent memory snoops in to the Load/Store cache"/>
  </category>
  <category name="Mali L2 Cache" per_cpu="no">
    <event counter="ARM_Mali-T60x_L2_READ_LOOKUP" title="Mali L2 Cache Reads" name="L2 read lookups" description="Number of reads into the L2 cache"/>
    <event counter="ARM_Mali-T60x_L2_READ_SNOOP" title="Mali L2 Cache Reads" name="Read snoops" description="Number of read transaction snoops"/>
    <event counter="ARM_Mali-T60x_L2_READ_HIT" title="Mali L2 Cache Reads" name="L2 read hits" description="Number of reads hitting in the L2 cache"/>
    <event counter="ARM_Mali-T60x_L2_WRITE_SNOOP" title="Mali L2 Cache Writes" name="Write snoops" description="Number of write transaction snoops"/>
    <event counter="ARM_Mali-T60x_L2_WRITE_HIT" title="Mali L2 Cache Writes" name="L2 write hits" description="Number of writes hitting in the L2 cache"/>
    <event counter="ARM_Mali-T60x_L2_WRITE_LOOKUP" title="Mali L2 Cache Writes" name="L2 write lookups" description="Number of writes into the L2 cache"/>
    <event counter="ARM_Mali-T60x_L2_EXT_READ_BEATS" title="Mali L2 Cache Ext Reads" name="External read bytes" description="Number of external bus read bytes" multiplier="16"/>
    <event counter="ARM_Mali-T60x_L2_EXT_AR_STALL" title="Mali L2 Cache Ext Reads" name="External bus stalls (AR)" description="Number of cycles a valid read address (AR) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T60x_L2_EXT_R_BUF_FULL" title="Mali L2 Cache Ext Reads" name="External bus response buffer full" description="Number of cycles a valid request is blocked by a full response buffer"/>
    <event counter="ARM_Mali-T60x_L2_EXT_RD_BUF_FULL" title="Mali L2 Cache Ext Reads" name="External bus read data buffer full" description="Number of cycles a valid request is blocked by a full read data buffer"/>
    <event counter="ARM_Mali-T60x_L2_EXT_WRITE_BEATS" title="Mali L2 Cache Ext Writes" name="External write bytes" description="Number of external bus write bytes" multiplier="16"/>
    <event counter="ARM_Mali-T60x_L2_EXT_W_STALL" title="Mali L2 Cache Ext Writes" name="External bus stalls (W)" description="Number of cycles a valid write data (W channel) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T60x_L2_EXT_W_BUF_FULL" title="Mali L2 Cache Ext Writes" name="External bus write buffer full" description="Number of cycles a valid request is blocked by a full write buffer"/>
  </category>
  <category name="Mali Job Manager" per_cpu="no">
    <event counter="ARM_Mali-T62x_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles GPU active"/>
    <event counter="ARM_Mali-T62x_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles GPU interrupt pending"/>
    <event counter="ARM_Mali-T62x_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 (fragment) active"/>
    <event counter="ARM_Mali-T62x_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 (vertex/tiler/compute) active"/>
    <event counter="ARM_Mali-T62x_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 (vertex/compute) active"/>
    <event counter="ARM_Mali-T62x_JS0_JOBS" title="Mali Job Manager Jobs" name="JS0 jobs" description="Number of Jobs (fragment) completed in JS0"/>
    <event counter="ARM_Mali-T62x_JS1_JOBS" title="Mali Job Manager Jobs" name="JS1 jobs" description="Number of Jobs (vertex/tiler/compute) completed in JS1"/>
    <event counter="ARM_Mali-T62x_JS2_JOBS" title="Mali Job Manager Jobs" name="JS2 jobs" description="Number of Jobs (vertex/compute) completed in JS2"/>
    <event counter="ARM_Mali-T62x_JS0_TASKS" title="Mali Job Manager" name="Pixels" description="Number of Pixels completed in JS0" multiplier="256"/>
    <event counter="ARM_Mali-T62x_JS1_TASKS" title="Mali Job Manager Tasks" name="JS1 tasks" description="Number of Tasks completed in JS1"/>
    <event counter="ARM_Mali-T62x_JS2_TASKS" title="Mali Job Manager Tasks" name="JS2 tasks" description="Number of Tasks completed in JS2"/>
  </category>
  <category name="Mali Tiler" per_cpu="no">
    <event counter="ARM_Mali-T62x_TI_ACTIVE" title="Mali Tiler Cycles" name="Tiler cycles" description="Number of cycles Tiler active"/>
    <event counter="ARM_Mali-T62x_TI_POLYGONS" title="Mali Tiler Primitives" name="Polygons" description="Number of polygons processed"/>
    <event counter="ARM_Mali-T62x_TI_QUADS" title="Mali Tiler Primitives" name="Quads" description="Number of quads processed"/>
    <event counter="ARM_Mali-T62x_TI_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-T62x_TI_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-T62x_TI_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>
    <event counter="ARM_Mali-T62x_TI_FRONT_FACING" title="Mali Tiler Culling" name="Front facing prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-T62x_TI_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-T62x_TI_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-T62x_TI_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-T62x_TI_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>
    <event counter="ARM_Mali-T62x_TI_LEVEL0" title="Mali Tiler Hierarchy" name="L0 prims" description="Number of primitives in hierarchy level 0"/>
    <event counter="ARM_Mali-T62x_TI_LEVEL1" title="Mali Tiler Hierarchy" name="L1 prims" description="Number of primitives in hierarchy level 1"/>
    <event counter="ARM_Mali-T62x_TI_LEVEL2" title="Mali Tiler Hierarchy" name="L2 prims" description="Number of primitives in hierarchy level 2"/>
    <event counter="ARM_Mali-T62x_TI_LEVEL3" title="Mali Tiler Hierarchy" name="L3 prims" description="Number of primitives in hierarchy level 3"/>
    <event counter="ARM_Mali-T62x_TI_LEVEL4" title="Mali Tiler Hierarchy" name="L4 prims" description="Number of primitives in hierarchy level 4"/>
    <event counter="ARM_Mali-T62x_TI_LEVEL5" title="Mali Tiler Hierarchy" name="L5 prims" description="Number of primitives in hierarchy level 5"/>
    <event counter="ARM_Mali-T62x_TI_LEVEL6" title="Mali Tiler Hierarchy" name="L6 prims" description="Number of primitives in hierarchy level 6"/>
    <event counter="ARM_Mali-T62x_TI_LEVEL7" title="Mali Tiler Hierarchy" name="L7 prims" description="Number of primitives in hierarchy level 7"/>
  </category>
  <category name="Mali Shader Core" per_cpu="no">
    <event counter="ARM_Mali-T62x_TRIPIPE_ACTIVE" title="Mali Core Cycles" name="Tripipe cycles" description="Number of cycles tripipe was active"/>
    <event counter="ARM_Mali-T62x_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing was active"/>
    <event counter="ARM_Mali-T62x_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles vertex\compute processing was active"/>
    <event counter="ARM_Mali-T62x_FRAG_CYCLES_NO_TILE" title="Mali Core Cycles" name="Fragment cycles waiting for tile" description="Number of cycles spent waiting for a physical tile buffer"/>
    <event counter="ARM_Mali-T62x_FRAG_CYCLES_FPKQ_ACTIVE" title="Mali Core Cycles" name="Fragment cycles pre-pipe buffer not empty" description="Number of cycles the pre-pipe queue contains quads"/>
    <event counter="ARM_Mali-T62x_FRAG_THREADS" title="Mali Fragment Threads" name="Fragment threads" description="Number of fragment threads started"/>
    <event counter="ARM_Mali-T62x_FRAG_DUMMY_THREADS" title="Mali Fragment Threads" name="Dummy fragment threads" description="Number of dummy fragment threads started"/>
    <event counter="ARM_Mali-T62x_FRAG_THREADS_LZS_TEST" title="Mali Fragment Threads" name="Fragment threads doing late ZS" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-T62x_FRAG_THREADS_LZS_KILLED" title="Mali Fragment Threads" name="Fragment threads killed late ZS" description="Number of threads killed by late ZS test"/>
    <event counter="ARM_Mali-T62x_COMPUTE_TASKS" title="Mali Compute Tasks" name="Compute tasks" description="Number of compute tasks"/>
    <event counter="ARM_Mali-T62x_COMPUTE_THREADS" title="Mali Compute Threads" name="Compute threads" description="Number of compute threads started"/>
    <event counter="ARM_Mali-T62x_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded from tiler"/>
    <event counter="ARM_Mali-T62x_FRAG_PRIMITIVES_DROPPED" title="Mali Fragment Primitives" name="Primitives dropped" description="Number of primitives dropped because out of tile"/>
    <event counter="ARM_Mali-T62x_FRAG_QUADS_RAST" title="Mali Fragment Quads" name="Quads rasterized" description="Number of quads rasterized"/>
    <event counter="ARM_Mali-T62x_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads doing early ZS" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-T62x_FRAG_QUADS_EZS_KILLED" title="Mali Fragment Quads" name="Quads killed early Z" description="Number of quads killed by early ZS test"/>
    <event counter="ARM_Mali-T62x_FRAG_NUM_TILES" title="Mali Fragment" name="Pixels" description="Number of pixels rendered" multiplier="256"/>
    <event counter="ARM_Mali-T62x_FRAG_TRANS_ELIM" title="Mali Fragment Tasks" name="Tile writes killed by TE" description="Number of tile writes skipped by transaction elimination"/>
    <event counter="ARM_Mali-T62x_ARITH_WORDS" title="Mali Arithmetic Pipe" name="A instructions" description="Number of instructions completed by the the A-pipe (normalized per pipeline)"/>
    <event counter="ARM_Mali-T62x_LS_WORDS" title="Mali Load/Store Pipe" name="LS instructions" description="Number of instructions completed by the LS-pipe"/>
    <event counter="ARM_Mali-T62x_LS_ISSUES" title="Mali Load/Store Pipe" name="LS instruction issues" description="Number of instructions issued to the LS-pipe, including restarts"/>
    <event counter="ARM_Mali-T62x_TEX_WORDS" title="Mali Texture Pipe" name="T instructions" description="Number of instructions completed by the T-pipe"/>
    <event counter="ARM_Mali-T62x_TEX_ISSUES" title="Mali Texture Pipe" name="T instruction issues" description="Number of threads through loop 2 address calculation"/>
    <event counter="ARM_Mali-T62x_TEX_RECIRC_FMISS" title="Mali Texture Pipe" name="Cache misses" description="Number of instructions in the T-pipe, recirculated due to cache miss"/>
    <event counter="ARM_Mali-T62x_LSC_READ_HITS" title="Mali Load/Store Cache Reads" name="Read hits" description="Number of read hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T62x_LSC_READ_MISSES" title="Mali Load/Store Cache Reads" name="Read misses" description="Number of read misses in the Load/Store cache"/>
    <event counter="ARM_Mali-T62x_LSC_WRITE_HITS" title="Mali Load/Store Cache Writes" name="Write hits" description="Number of write hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T62x_LSC_WRITE_MISSES" title="Mali Load/Store Cache Writes" name="Write misses" description="Number of write misses in the Load/Store cache"/>
    <event counter="ARM_Mali-T62x_LSC_ATOMIC_HITS" title="Mali Load/Store Cache Atomics" name="Atomic hits" description="Number of atomic hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T62x_LSC_ATOMIC_MISSES" title="Mali Load/Store Cache Atomics" name="Atomic misses" description="Number of atomic misses in the Load/Store cache"/>
    <event counter="ARM_Mali-T62x_LSC_LINE_FETCHES" title="Mali Load/Store Cache Bus" name="Line fetches" description="Number of line fetches in the Load/Store cache"/>
    <event counter="ARM_Mali-T62x_LSC_DIRTY_LINE" title="Mali Load/Store Cache Bus" name="Dirty line evictions" description="Number of dirty line evictions in the Load/Store cache"/>
    <event counter="ARM_Mali-T62x_LSC_SNOOPS" title="Mali Load/Store Cache Bus" name="Snoops in to LSC" description="Number of coherent memory snoops in to the Load/Store cache"/>
  </category>
  <category name="Mali L2 Cache" per_cpu="no">
    <event counter="ARM_Mali-T62x_L2_READ_LOOKUP" title="Mali L2 Cache Reads" name="L2 read lookups" description="Number of reads into the L2 cache"/>
    <event counter="ARM_Mali-T62x_L2_READ_SNOOP" title="Mali L2 Cache Reads" name="Read snoops" description="Number of read transaction snoops"/>
    <event counter="ARM_Mali-T62x_L2_READ_HIT" title="Mali L2 Cache Reads" name="L2 read hits" description="Number of reads hitting in the L2 cache"/>
    <event counter="ARM_Mali-T62x_L2_WRITE_SNOOP" title="Mali L2 Cache Writes" name="Write snoops" description="Number of write transaction snoops"/>
    <event counter="ARM_Mali-T62x_L2_WRITE_HIT" title="Mali L2 Cache Writes" name="L2 write hits" description="Number of writes hitting in the L2 cache"/>
    <event counter="ARM_Mali-T62x_L2_WRITE_LOOKUP" title="Mali L2 Cache Writes" name="L2 write lookups" description="Number of writes into the L2 cache"/>
    <event counter="ARM_Mali-T62x_L2_EXT_READ_BEATS" title="Mali L2 Cache Ext Reads" name="External read bytes" description="Number of external bus read bytes" multiplier="16"/>
    <event counter="ARM_Mali-T62x_L2_EXT_AR_STALL" title="Mali L2 Cache Ext Reads" name="External bus stalls (AR)" description="Number of cycles a valid read address (AR) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T62x_L2_EXT_R_BUF_FULL" title="Mali L2 Cache Ext Reads" name="External bus response buffer full" description="Number of cycles a valid request is blocked by a full response buffer"/>
    <event counter="ARM_Mali-T62x_L2_EXT_RD_BUF_FULL" title="Mali L2 Cache Ext Reads" name="External bus read data buffer full" description="Number of cycles a valid request is blocked by a full read data buffer"/>
    <event counter="ARM_Mali-T62x_L2_EXT_WRITE_BEATS" title="Mali L2 Cache Ext Writes" name="External write bytes" description="Number of external bus write bytes" multiplier="16"/>
    <event counter="ARM_Mali-T62x_L2_EXT_W_STALL" title="Mali L2 Cache Ext Writes" name="External bus stalls (W)" description="Number of cycles a valid write data (W channel) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T62x_L2_EXT_W_BUF_FULL" title="Mali L2 Cache Ext Writes" name="External bus write buffer full" description="Number of cycles a valid request is blocked by a full write buffer"/>
  </category>
  <category name="Mali Job Manager" per_cpu="no">
    <event counter="ARM_Mali-T72x_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles GPU active"/>
    <event counter="ARM_Mali-T72x_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles GPU interrupt pending"/>
    <event counter="ARM_Mali-T72x_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 (fragment) active"/>
    <event counter="ARM_Mali-T72x_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 (vertex/tiler/compute) active"/>
    <event counter="ARM_Mali-T72x_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 (vertex/compute) active"/>
    <event counter="ARM_Mali-T72x_JS0_JOBS" title="Mali Job Manager Jobs" name="JS0 jobs" description="Number of Jobs (fragment) completed in JS0"/>
    <event counter="ARM_Mali-T72x_JS1_JOBS" title="Mali Job Manager Jobs" name="JS1 jobs" description="Number of Jobs (vertex/tiler/compute) completed in JS1"/>
    <event counter="ARM_Mali-T72x_JS2_JOBS" title="Mali Job Manager Jobs" name="JS2 jobs" description="Number of Jobs (vertex/compute) completed in JS2"/>
    <event counter="ARM_Mali-T72x_JS0_TASKS" title="Mali Job Manager" name="Pixels" description="Number of Pixels completed in JS0" multiplier="256"/>
    <event counter="ARM_Mali-T72x_JS1_TASKS" title="Mali Job Manager Tasks" name="JS1 tasks" description="Number of Tasks completed in JS1"/>
    <event counter="ARM_Mali-T72x_JS2_TASKS" title="Mali Job Manager Tasks" name="JS2 tasks" description="Number of Tasks completed in JS2"/>
  </category>
  <category name="Mali Tiler" per_cpu="no">
    <event counter="ARM_Mali-T72x_TI_ACTIVE" title="Mali Tiler Cycles" name="Tiler cycles" description="Number of cycles Tiler active"/>
    <event counter="ARM_Mali-T72x_TI_POLYGONS" title="Mali Tiler Primitives" name="Polygons" description="Number of polygons processed"/>
    <event counter="ARM_Mali-T72x_TI_QUADS" title="Mali Tiler Primitives" name="Quads" description="Number of quads processed"/>
    <event counter="ARM_Mali-T72x_TI_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-T72x_TI_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-T72x_TI_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>
    <event counter="ARM_Mali-T72x_TI_FRONT_FACING" title="Mali Tiler Culling" name="Front facing prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-T72x_TI_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-T72x_TI_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-T72x_TI_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-T72x_TI_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>
  </category>
  <category name="Mali Shader Core" per_cpu="no">
    <event counter="ARM_Mali-T72x_TRIPIPE_ACTIVE" title="Mali Core Cycles" name="Tripipe cycles" description="Number of cycles tripipe was active"/>
    <event counter="ARM_Mali-T72x_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing was active"/>
    <event counter="ARM_Mali-T72x_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles vertex\compute processing was active"/>
    <event counter="ARM_Mali-T72x_FRAG_CYCLES_NO_TILE" title="Mali Core Cycles" name="Fragment cycles waiting for tile" description="Number of cycles spent waiting for a physical tile buffer"/>
    <event counter="ARM_Mali-T72x_FRAG_THREADS" title="Mali Fragment Threads" name="Fragment threads" description="Number of fragment threads started"/>
    <event counter="ARM_Mali-T72x_FRAG_DUMMY_THREADS" title="Mali Fragment Threads" name="Dummy fragment threads" description="Number of dummy fragment threads started"/>
    <event counter="ARM_Mali-T72x_FRAG_THREADS_LZS_TEST" title="Mali Fragment Threads" name="Fragment threads doing late ZS" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-T72x_FRAG_THREADS_LZS_KILLED" title="Mali Fragment Threads" name="Fragment threads killed late ZS" description="Number of threads killed by late ZS test"/>
    <event counter="ARM_Mali-T72x_COMPUTE_TASKS" title="Mali Compute Tasks" name="Compute tasks" description="Number of compute tasks"/>
    <event counter="ARM_Mali-T72x_COMPUTE_THREADS" title="Mali Compute Threads" name="Compute threads" description="Number of compute threads started"/>
    <event counter="ARM_Mali-T72x_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded from tiler"/>
    <event counter="ARM_Mali-T72x_FRAG_PRIMITIVES_DROPPED" title="Mali Fragment Primitives" name="Primitives dropped" description="Number of primitives dropped because out of tile"/>
    <event counter="ARM_Mali-T72x_FRAG_QUADS_RAST" title="Mali Fragment Quads" name="Quads rasterized" description="Number of quads rasterized"/>
    <event counter="ARM_Mali-T72x_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads doing early ZS" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-T72x_FRAG_QUADS_EZS_KILLED" title="Mali Fragment Quads" name="Quads killed early Z" description="Number of quads killed by early ZS test"/>
    <event counter="ARM_Mali-T72x_FRAG_NUM_TILES" title="Mali Fragment" name="Pixels" description="Number of pixels rendered" multiplier="256"/>
    <event counter="ARM_Mali-T72x_FRAG_TRANS_ELIM" title="Mali Fragment Tasks" name="Tile writes killed by TE" description="Number of tile writes skipped by transaction elimination"/>
    <event counter="ARM_Mali-T72x_ARITH_WORDS" title="Mali Arithmetic Pipe" name="A instructions" description="Number of batched instructions executed by the A-pipe"/>
    <event counter="ARM_Mali-T72x_LS_WORDS" title="Mali Load/Store Pipe" name="LS instructions" description="Number of instructions completed by the LS-pipe"/>
    <event counter="ARM_Mali-T72x_LS_ISSUES" title="Mali Load/Store Pipe" name="LS instruction issues" description="Number of instructions issued to the LS-pipe, including restarts"/>
    <event counter="ARM_Mali-T72x_TEX_WORDS" title="Mali Texture Pipe" name="T instructions" description="Number of instructions completed by the T-pipe"/>
    <event counter="ARM_Mali-T72x_TEX_ISSUES" title="Mali Texture Pipe" name="T instruction issues" description="Number of threads through loop 2 address calculation"/>
    <event counter="ARM_Mali-T72x_LSC_READ_HITS" title="Mali Load/Store Cache Reads" name="Read hits" description="Number of read hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T72x_LSC_READ_MISSES" title="Mali Load/Store Cache Reads" name="Read misses" description="Number of read misses in the Load/Store cache"/>
    <event counter="ARM_Mali-T72x_LSC_WRITE_HITS" title="Mali Load/Store Cache Writes" name="Write hits" description="Number of write hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T72x_LSC_WRITE_MISSES" title="Mali Load/Store Cache Writes" name="Write misses" description="Number of write misses in the Load/Store cache"/>
    <event counter="ARM_Mali-T72x_LSC_ATOMIC_HITS" title="Mali Load/Store Cache Atomics" name="Atomic hits" description="Number of atomic hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T72x_LSC_ATOMIC_MISSES" title="Mali Load/Store Cache Atomics" name="Atomic misses" description="Number of atomic misses in the Load/Store cache"/>
    <event counter="ARM_Mali-T72x_LSC_LINE_FETCHES" title="Mali Load/Store Cache Bus" name="Line fetches" description="Number of line fetches in the Load/Store cache"/>
    <event counter="ARM_Mali-T72x_LSC_DIRTY_LINE" title="Mali Load/Store Cache Bus" name="Dirty line evictions" description="Number of dirty line evictions in the Load/Store cache"/>
    <event counter="ARM_Mali-T72x_LSC_SNOOPS" title="Mali Load/Store Cache Bus" name="Snoops in to LSC" description="Number of coherent memory snoops in to the Load/Store cache"/>
  </category>
  <category name="Mali L2 Cache" per_cpu="no">
    <event counter="ARM_Mali-T72x_L2_READ_SNOOP" title="Mali L2 Cache Reads" name="Read snoops" description="Number of read transaction snoops"/>
    <event counter="ARM_Mali-T72x_L2_READ_HIT" title="Mali L2 Cache Reads" name="L2 read hits" description="Number of reads hitting in the L2 cache"/>
    <event counter="ARM_Mali-T72x_L2_WRITE_SNOOP" title="Mali L2 Cache Writes" name="Write snoops" description="Number of write transaction snoops"/>
    <event counter="ARM_Mali-T72x_L2_WRITE_HIT" title="Mali L2 Cache Writes" name="L2 write hits" description="Number of writes hitting in the L2 cache"/>
    <event counter="ARM_Mali-T72x_L2_EXT_READ_BEAT" title="Mali L2 Cache Ext Reads" name="External read bytes" description="Number of external bus read bytes" multiplier="16"/>
    <event counter="ARM_Mali-T72x_L2_EXT_AR_STALL" title="Mali L2 Cache Ext Reads" name="External bus stalls (AR)" description="Number of cycles a valid read address (AR) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T72x_L2_EXT_WRITE_BEAT" title="Mali L2 Cache Ext Writes" name="External write bytes" description="Number of external bus write bytes" multiplier="16"/>
    <event counter="ARM_Mali-T72x_L2_EXT_W_STALL" title="Mali L2 Cache Ext Writes" name="External bus stalls (W)" description="Number of cycles a valid write data (W channel) is stalled by the external interconnect"/>
  </category>
  <category name="Mali Job Manager" per_cpu="no">
    <event counter="ARM_Mali-T76x_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles GPU active"/>
    <event counter="ARM_Mali-T76x_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles GPU interrupt pending"/>
    <event counter="ARM_Mali-T76x_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 (fragment) active"/>
    <event counter="ARM_Mali-T76x_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 (vertex/tiler/compute) active"/>
    <event counter="ARM_Mali-T76x_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 (vertex/compute) active"/>
    <event counter="ARM_Mali-T76x_JS0_JOBS" title="Mali Job Manager Jobs" name="JS0 jobs" description="Number of Jobs (fragment) completed in JS0"/>
    <event counter="ARM_Mali-T76x_JS1_JOBS" title="Mali Job Manager Jobs" name="JS1 jobs" description="Number of Jobs (vertex/tiler/compute) completed in JS1"/>
    <event counter="ARM_Mali-T76x_JS2_JOBS" title="Mali Job Manager Jobs" name="JS2 jobs" description="Number of Jobs (vertex/compute) completed in JS2"/>
    <event counter="ARM_Mali-T76x_JS0_TASKS" title="Mali Job Manager" name="Pixels" description="Number of Pixels completed in JS0" multiplier="1024"/>
    <event counter="ARM_Mali-T76x_JS1_TASKS" title="Mali Job Manager Tasks" name="JS1 tasks" description="Number of Tasks completed in JS1"/>
    <event counter="ARM_Mali-T76x_JS2_TASKS" title="Mali Job Manager Tasks" name="JS2 tasks" description="Number of Tasks completed in JS2"/>
  </category>
  <category name="Mali Tiler" per_cpu="no">
    <event counter="ARM_Mali-T76x_TI_ACTIVE" title="Mali Tiler Cycles" name="Tiler cycles" description="Number of cycles Tiler active"/>
    <event counter="ARM_Mali-T76x_TI_POLYGONS" title="Mali Tiler Primitives" name="Polygons" description="Number of polygons processed"/>
    <event counter="ARM_Mali-T76x_TI_QUADS" title="Mali Tiler Primitives" name="Quads" description="Number of quads processed"/>
    <event counter="ARM_Mali-T76x_TI_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-T76x_TI_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-T76x_TI_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>
    <event counter="ARM_Mali-T76x_TI_FRONT_FACING" title="Mali Tiler Culling" name="Front facing prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-T76x_TI_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-T76x_TI_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-T76x_TI_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-T76x_TI_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>
    <event counter="ARM_Mali-T76x_TI_LEVEL0" title="Mali Tiler Hierarchy" name="L0 prims" description="Number of primitives in hierarchy level 0"/>
    <event counter="ARM_Mali-T76x_TI_LEVEL1" title="Mali Tiler Hierarchy" name="L1 prims" description="Number of primitives in hierarchy level 1"/>
    <event counter="ARM_Mali-T76x_TI_LEVEL2" title="Mali Tiler Hierarchy" name="L2 prims" description="Number of primitives in hierarchy level 2"/>
    <event counter="ARM_Mali-T76x_TI_LEVEL3" title="Mali Tiler Hierarchy" name="L3 prims" description="Number of primitives in hierarchy level 3"/>
    <event counter="ARM_Mali-T76x_TI_LEVEL4" title="Mali Tiler Hierarchy" name="L4 prims" description="Number of primitives in hierarchy level 4"/>
    <event counter="ARM_Mali-T76x_TI_LEVEL5" title="Mali Tiler Hierarchy" name="L5 prims" description="Number of primitives in hierarchy level 5"/>
    <event counter="ARM_Mali-T76x_TI_LEVEL6" title="Mali Tiler Hierarchy" name="L6 prims" description="Number of primitives in hierarchy level 6"/>
    <event counter="ARM_Mali-T76x_TI_LEVEL7" title="Mali Tiler Hierarchy" name="L7 prims" description="Number of primitives in hierarchy level 7"/>
  </category>
  <category name="Mali Shader Core" per_cpu="no">
    <event counter="ARM_Mali-T76x_TRIPIPE_ACTIVE" title="Mali Core Cycles" name="Tripipe cycles" description="Number of cycles tripipe was active"/>
    <event counter="ARM_Mali-T76x_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing was active"/>
    <event counter="ARM_Mali-T76x_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles vertex\compute processing was active"/>
    <event counter="ARM_Mali-T76x_FRAG_CYCLES_NO_TILE" title="Mali Core Cycles" name="Fragment cycles waiting for tile" description="Number of cycles spent waiting for a physical tile buffer"/>
    <event counter="ARM_Mali-T76x_FRAG_CYCLES_FPKQ_ACTIVE" title="Mali Core Cycles" name="Fragment cycles pre-pipe buffer not empty" description="Number of cycles the pre-pipe queue contains quads"/>
    <event counter="ARM_Mali-T76x_FRAG_THREADS" title="Mali Fragment Threads" name="Fragment threads" description="Number of fragment threads started"/>
    <event counter="ARM_Mali-T76x_FRAG_DUMMY_THREADS" title="Mali Fragment Threads" name="Dummy fragment threads" description="Number of dummy fragment threads started"/>
    <event counter="ARM_Mali-T76x_FRAG_THREADS_LZS_TEST" title="Mali Fragment Threads" name="Fragment threads doing late ZS" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-T76x_FRAG_THREADS_LZS_KILLED" title="Mali Fragment Threads" name="Fragment threads killed late ZS" description="Number of threads killed by late ZS test"/>
    <event counter="ARM_Mali-T76x_COMPUTE_TASKS" title="Mali Compute Tasks" name="Compute tasks" description="Number of compute tasks"/>
    <event counter="ARM_Mali-T76x_COMPUTE_THREADS" title="Mali Compute Threads" name="Compute threads" description="Number of compute threads started"/>
    <event counter="ARM_Mali-T76x_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded from tiler"/>
    <event counter="ARM_Mali-T76x_FRAG_PRIMITIVES_DROPPED" title="Mali Fragment Primitives" name="Primitives dropped" description="Number of primitives dropped because out of tile"/>
    <event counter="ARM_Mali-T76x_FRAG_QUADS_RAST" title="Mali Fragment Quads" name="Quads rasterized" description="Number of quads rasterized"/>
    <event counter="ARM_Mali-T76x_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads doing early ZS" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-T76x_FRAG_QUADS_EZS_KILLED" title="Mali Fragment Quads" name="Quads killed early Z" description="Number of quads killed by early ZS test"/>
    <event counter="ARM_Mali-T76x_FRAG_NUM_TILES" title="Mali Fragment" name="Pixels" description="Number of pixels rendered" multiplier="1024"/>
    <event counter="ARM_Mali-T76x_FRAG_TRANS_ELIM" title="Mali Fragment Tasks" name="Tile writes killed by TE" description="Number of tile writes skipped by transaction elimination"/>
    <event counter="ARM_Mali-T76x_ARITH_WORDS" title="Mali Arithmetic Pipe" name="A instructions" description="Number of instructions completed by the the A-pipe (normalized per pipeline)"/>
    <event counter="ARM_Mali-T76x_LS_WORDS" title="Mali Load/Store Pipe" name="LS instructions" description="Number of instructions completed by the LS-pipe"/>
    <event counter="ARM_Mali-T76x_LS_ISSUES" title="Mali Load/Store Pipe" name="LS instruction issues" description="Number of instructions issued to the LS-pipe, including restarts"/>
    <event counter="ARM_Mali-T76x_TEX_WORDS" title="Mali Texture Pipe" name="T instructions" description="Number of instructions completed by the T-pipe"/>
    <event counter="ARM_Mali-T76x_TEX_ISSUES" title="Mali Texture Pipe" name="T instruction issues" description="Number of threads through loop 2 address calculation"/>
    <event counter="ARM_Mali-T76x_TEX_RECIRC_FMISS" title="Mali Texture Pipe" name="Cache misses" description="Number of instructions in the T-pipe, recirculated due to cache miss"/>
    <event counter="ARM_Mali-T76x_LSC_READ_OP" title="Mali Load/Store Cache Reads" name="Read operations" description="Number of read operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T76x_LSC_READ_HITS" title="Mali Load/Store Cache Reads" name="Read hits" description="Number of read hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T76x_LSC_WRITE_OP" title="Mali Load/Store Cache Writes" name="Write operations" description="Number of write operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T76x_LSC_WRITE_HITS" title="Mali Load/Store Cache Writes" name="Write hits" description="Number of write hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T76x_LSC_ATOMIC_OP" title="Mali Load/Store Cache Atomics" name="Atomic operations" description="Number of atomic operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T76x_LSC_ATOMIC_HITS" title="Mali Load/Store Cache Atomics" name="Atomic hits" description="Number of atomic hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T76x_LSC_LINE_FETCHES" title="Mali Load/Store Cache Bus" name="Line fetches" description="Number of line fetches in the Load/Store cache"/>
    <event counter="ARM_Mali-T76x_LSC_DIRTY_LINE" title="Mali Load/Store Cache Bus" name="Dirty line evictions" description="Number of dirty line evictions in the Load/Store cache"/>
    <event counter="ARM_Mali-T76x_LSC_SNOOPS" title="Mali Load/Store Cache Bus" name="Snoops in to LSC" description="Number of coherent memory snoops in to the Load/Store cache"/>
  </category>
  <category name="Mali L2 Cache" per_cpu="no">
    <event counter="ARM_Mali-T76x_L2_READ_LOOKUP" title="Mali L2 Cache Reads" name="L2 read lookups" description="Number of reads into the L2 cache"/>
    <event counter="ARM_Mali-T76x_L2_READ_SNOOP" title="Mali L2 Cache Reads" name="Read snoops" description="Number of read transaction snoops"/>
    <event counter="ARM_Mali-T76x_L2_READ_HIT" title="Mali L2 Cache Reads" name="L2 read hits" description="Number of reads hitting in the L2 cache"/>
    <event counter="ARM_Mali-T76x_L2_WRITE_SNOOP" title="Mali L2 Cache Writes" name="Write snoops" description="Number of write transaction snoops"/>
    <event counter="ARM_Mali-T76x_L2_WRITE_HIT" title="Mali L2 Cache Writes" name="L2 write hits" description="Number of writes hitting in the L2 cache"/>
    <event counter="ARM_Mali-T76x_L2_WRITE_LOOKUP" title="Mali L2 Cache Writes" name="L2 write lookups" description="Number of writes into the L2 cache"/>
    <event counter="ARM_Mali-T76x_L2_EXT_READ_BEATS" title="Mali L2 Cache Ext Reads" name="External read bytes" description="Number of external bus read bytes" multiplier="16"/>
    <event counter="ARM_Mali-T76x_L2_EXT_AR_STALL" title="Mali L2 Cache Ext Reads" name="External bus stalls (AR)" description="Number of cycles a valid read address (AR) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T76x_L2_EXT_R_BUF_FULL" title="Mali L2 Cache Ext Reads" name="External bus response buffer full" description="Number of cycles a valid request is blocked by a full response buffer"/>
    <event counter="ARM_Mali-T76x_L2_EXT_RD_BUF_FULL" title="Mali L2 Cache Ext Reads" name="External bus read data buffer full" description="Number of cycles a valid request is blocked by a full read data buffer"/>
    <event counter="ARM_Mali-T76x_L2_EXT_WRITE_BEATS" title="Mali L2 Cache Ext Writes" name="External write bytes" description="Number of external bus write bytes" multiplier="16"/>
    <event counter="ARM_Mali-T76x_L2_EXT_W_STALL" title="Mali L2 Cache Ext Writes" name="External bus stalls (W)" description="Number of cycles a valid write data (W channel) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T76x_L2_EXT_W_BUF_FULL" title="Mali L2 Cache Ext Writes" name="External bus write buffer full" description="Number of cycles a valid request is blocked by a full write buffer"/>
  </category>
  <category name="Mali Job Manager" per_cpu="no">
    <event counter="ARM_Mali-T82x_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles GPU active"/>
    <event counter="ARM_Mali-T82x_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles GPU interrupt pending"/>
    <event counter="ARM_Mali-T82x_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 (fragment) active"/>
    <event counter="ARM_Mali-T82x_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 (vertex/tiler/compute) active"/>
    <event counter="ARM_Mali-T82x_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 (vertex/compute) active"/>
    <event counter="ARM_Mali-T82x_JS0_JOBS" title="Mali Job Manager Jobs" name="JS0 jobs" description="Number of Jobs (fragment) completed in JS0"/>
    <event counter="ARM_Mali-T82x_JS1_JOBS" title="Mali Job Manager Jobs" name="JS1 jobs" description="Number of Jobs (vertex/tiler/compute) completed in JS1"/>
    <event counter="ARM_Mali-T82x_JS2_JOBS" title="Mali Job Manager Jobs" name="JS2 jobs" description="Number of Jobs (vertex/compute) completed in JS2"/>
    <event counter="ARM_Mali-T82x_JS0_TASKS" title="Mali Job Manager" name="Pixels" description="Number of Pixels completed in JS0" multiplier="1024"/>
    <event counter="ARM_Mali-T82x_JS1_TASKS" title="Mali Job Manager Tasks" name="JS1 tasks" description="Number of Tasks completed in JS1"/>
    <event counter="ARM_Mali-T82x_JS2_TASKS" title="Mali Job Manager Tasks" name="JS2 tasks" description="Number of Tasks completed in JS2"/>
  </category>
  <category name="Mali Tiler" per_cpu="no">
    <event counter="ARM_Mali-T82x_TI_ACTIVE" title="Mali Tiler Cycles" name="Tiler cycles" description="Number of cycles Tiler active"/>
    <event counter="ARM_Mali-T82x_TI_POLYGONS" title="Mali Tiler Primitives" name="Polygons" description="Number of polygons processed"/>
    <event counter="ARM_Mali-T82x_TI_QUADS" title="Mali Tiler Primitives" name="Quads" description="Number of quads processed"/>
    <event counter="ARM_Mali-T82x_TI_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-T82x_TI_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-T82x_TI_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>
    <event counter="ARM_Mali-T82x_TI_FRONT_FACING" title="Mali Tiler Culling" name="Front facing prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-T82x_TI_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-T82x_TI_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-T82x_TI_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-T82x_TI_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>
  </category>
  <category name="Mali Shader Core" per_cpu="no">
    <event counter="ARM_Mali-T82x_TRIPIPE_ACTIVE" title="Mali Core Cycles" name="Tripipe cycles" description="Number of cycles tripipe was active"/>
    <event counter="ARM_Mali-T82x_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing was active"/>
    <event counter="ARM_Mali-T82x_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles vertex\compute processing was active"/>
    <event counter="ARM_Mali-T82x_FRAG_CYCLES_NO_TILE" title="Mali Core Cycles" name="Fragment cycles waiting for tile" description="Number of cycles spent waiting for a physical tile buffer"/>
    <event counter="ARM_Mali-T82x_FRAG_CYCLES_FPKQ_ACTIVE" title="Mali Core Cycles" name="Fragment cycles pre-pipe buffer not empty" description="Number of cycles the pre-pipe queue contains quads"/>
    <event counter="ARM_Mali-T82x_FRAG_THREADS" title="Mali Fragment Threads" name="Fragment threads" description="Number of fragment threads started"/>
    <event counter="ARM_Mali-T82x_FRAG_DUMMY_THREADS" title="Mali Fragment Threads" name="Dummy fragment threads" description="Number of dummy fragment threads started"/>
    <event counter="ARM_Mali-T82x_FRAG_THREADS_LZS_TEST" title="Mali Fragment Threads" name="Fragment threads doing late ZS" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-T82x_FRAG_THREADS_LZS_KILLED" title="Mali Fragment Threads" name="Fragment threads killed late ZS" description="Number of threads killed by late ZS test"/>
    <event counter="ARM_Mali-T82x_COMPUTE_TASKS" title="Mali Compute Tasks" name="Compute tasks" description="Number of compute tasks"/>
    <event counter="ARM_Mali-T82x_COMPUTE_THREADS" title="Mali Compute Threads" name="Compute threads" description="Number of compute threads started"/>
    <event counter="ARM_Mali-T82x_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded from tiler"/>
    <event counter="ARM_Mali-T82x_FRAG_PRIMITIVES_DROPPED" title="Mali Fragment Primitives" name="Primitives dropped" description="Number of primitives dropped because out of tile"/>
    <event counter="ARM_Mali-T82x_FRAG_QUADS_RAST" title="Mali Fragment Quads" name="Quads rasterized" description="Number of quads rasterized"/>
    <event counter="ARM_Mali-T82x_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads doing early ZS" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-T82x_FRAG_QUADS_EZS_KILLED" title="Mali Fragment Quads" name="Quads killed early Z" description="Number of quads killed by early ZS test"/>
    <event counter="ARM_Mali-T82x_FRAG_NUM_TILES" title="Mali Fragment" name="Pixels" description="Number of pixels rendered" multiplier="1024"/>
    <event counter="ARM_Mali-T82x_FRAG_TRANS_ELIM" title="Mali Fragment Tasks" name="Tile writes killed by TE" description="Number of tile writes skipped by transaction elimination"/>
    <event counter="ARM_Mali-T82x_ARITH_WORDS" title="Mali Arithmetic Pipe" name="A instructions" description="Number of batched instructions executed by the A-pipe (normalized per pipe)"/>
    <event counter="ARM_Mali-T82x_LS_WORDS" title="Mali Load/Store Pipe" name="LS instructions" description="Number of instructions completed by the LS-pipe"/>
    <event counter="ARM_Mali-T82x_LS_ISSUES" title="Mali Load/Store Pipe" name="LS instruction issues" description="Number of instructions issued to the LS-pipe, including restarts"/>
    <event counter="ARM_Mali-T82x_TEX_WORDS" title="Mali Texture Pipe" name="T instructions" description="Number of instructions completed by the T-pipe"/>
    <event counter="ARM_Mali-T82x_TEX_ISSUES" title="Mali Texture Pipe" name="T instruction issues" description="Number of threads through loop 2 address calculation"/>
    <event counter="ARM_Mali-T82x_TEX_RECIRC_FMISS" title="Mali Texture Pipe" name="Cache misses" description="Number of instructions in the T-pipe, recirculated due to cache miss"/>
    <event counter="ARM_Mali-T82x_LSC_READ_OP" title="Mali Load/Store Cache Reads" name="Read operations" description="Number of read operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T82x_LSC_READ_HITS" title="Mali Load/Store Cache Reads" name="Read hits" description="Number of read hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T82x_LSC_WRITE_OP" title="Mali Load/Store Cache Writes" name="Write operations" description="Number of write operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T82x_LSC_WRITE_HITS" title="Mali Load/Store Cache Writes" name="Write hits" description="Number of write hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T82x_LSC_ATOMIC_OP" title="Mali Load/Store Cache Atomics" name="Atomic operations" description="Number of atomic operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T82x_LSC_ATOMIC_HITS" title="Mali Load/Store Cache Atomics" name="Atomic hits" description="Number of atomic hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T82x_LSC_LINE_FETCHES" title="Mali Load/Store Cache Bus" name="Line fetches" description="Number of line fetches in the Load/Store cache"/>
    <event counter="ARM_Mali-T82x_LSC_DIRTY_LINE" title="Mali Load/Store Cache Bus" name="Dirty line evictions" description="Number of dirty line evictions in the Load/Store cache"/>
    <event counter="ARM_Mali-T82x_LSC_SNOOPS" title="Mali Load/Store Cache Bus" name="Snoops in to LSC" description="Number of coherent memory snoops in to the Load/Store cache"/>
  </category>
  <category name="Mali L2 Cache" per_cpu="no">
    <event counter="ARM_Mali-T82x_L2_READ_LOOKUP" title="Mali L2 Cache Reads" name="L2 read lookups" description="Number of reads into the L2 cache"/>
    <event counter="ARM_Mali-T82x_L2_READ_SNOOP" title="Mali L2 Cache Reads" name="Read snoops" description="Number of read transaction snoops"/>
    <event counter="ARM_Mali-T82x_L2_READ_HIT" title="Mali L2 Cache Reads" name="L2 read hits" description="Number of reads hitting in the L2 cache"/>
    <event counter="ARM_Mali-T82x_L2_WRITE_SNOOP" title="Mali L2 Cache Writes" name="Write snoops" description="Number of write transaction snoops"/>
    <event counter="ARM_Mali-T82x_L2_WRITE_HIT" title="Mali L2 Cache Writes" name="L2 write hits" description="Number of writes hitting in the L2 cache"/>
    <event counter="ARM_Mali-T82x_L2_WRITE_LOOKUP" title="Mali L2 Cache Writes" name="L2 write lookups" description="Number of writes into the L2 cache"/>
    <event counter="ARM_Mali-T82x_L2_EXT_READ_BEATS" title="Mali L2 Cache Ext Reads" name="External read bytes" description="Number of external bus read bytes" multiplier="16"/>
    <event counter="ARM_Mali-T82x_L2_EXT_AR_STALL" title="Mali L2 Cache Ext Reads" name="External bus stalls (AR)" description="Number of cycles a valid read address (AR) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T82x_L2_EXT_R_BUF_FULL" title="Mali L2 Cache Ext Reads" name="External bus response buffer full" description="Number of cycles a valid request is blocked by a full response buffer"/>
    <event counter="ARM_Mali-T82x_L2_EXT_RD_BUF_FULL" title="Mali L2 Cache Ext Reads" name="External bus read data buffer full" description="Number of cycles a valid request is blocked by a full read data buffer"/>
    <event counter="ARM_Mali-T82x_L2_EXT_WRITE_BEATS" title="Mali L2 Cache Ext Writes" name="External write bytes" description="Number of external bus write bytes" multiplier="16"/>
    <event counter="ARM_Mali-T82x_L2_EXT_W_STALL" title="Mali L2 Cache Ext Writes" name="External bus stalls (W)" description="Number of cycles a valid write data (W channel) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T82x_L2_EXT_W_BUF_FULL" title="Mali L2 Cache Ext Writes" name="External bus write buffer full" description="Number of cycles a valid request is blocked by a full write buffer"/>
  </category>
  <category name="Mali Job Manager" per_cpu="no">
    <event counter="ARM_Mali-T83x_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles GPU active"/>
    <event counter="ARM_Mali-T83x_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles GPU interrupt pending"/>
    <event counter="ARM_Mali-T83x_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 (fragment) active"/>
    <event counter="ARM_Mali-T83x_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 (vertex/tiler/compute) active"/>
    <event counter="ARM_Mali-T83x_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 (vertex/compute) active"/>
    <event counter="ARM_Mali-T83x_JS0_JOBS" title="Mali Job Manager Jobs" name="JS0 jobs" description="Number of Jobs (fragment) completed in JS0"/>
    <event counter="ARM_Mali-T83x_JS1_JOBS" title="Mali Job Manager Jobs" name="JS1 jobs" description="Number of Jobs (vertex/tiler/compute) completed in JS1"/>
    <event counter="ARM_Mali-T83x_JS2_JOBS" title="Mali Job Manager Jobs" name="JS2 jobs" description="Number of Jobs (vertex/compute) completed in JS2"/>
    <event counter="ARM_Mali-T83x_JS0_TASKS" title="Mali Job Manager" name="Pixels" description="Number of Pixels completed in JS0" multiplier="1024"/>
    <event counter="ARM_Mali-T83x_JS1_TASKS" title="Mali Job Manager Tasks" name="JS1 tasks" description="Number of Tasks completed in JS1"/>
    <event counter="ARM_Mali-T83x_JS2_TASKS" title="Mali Job Manager Tasks" name="JS2 tasks" description="Number of Tasks completed in JS2"/>
  </category>
  <category name="Mali Tiler" per_cpu="no">
    <event counter="ARM_Mali-T83x_TI_ACTIVE" title="Mali Tiler Cycles" name="Tiler cycles" description="Number of cycles Tiler active"/>
    <event counter="ARM_Mali-T83x_TI_POLYGONS" title="Mali Tiler Primitives" name="Polygons" description="Number of polygons processed"/>
    <event counter="ARM_Mali-T83x_TI_QUADS" title="Mali Tiler Primitives" name="Quads" description="Number of quads processed"/>
    <event counter="ARM_Mali-T83x_TI_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-T83x_TI_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-T83x_TI_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>
    <event counter="ARM_Mali-T83x_TI_FRONT_FACING" title="Mali Tiler Culling" name="Front facing prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-T83x_TI_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-T83x_TI_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-T83x_TI_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-T83x_TI_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>
  </category>
  <category name="Mali Shader Core" per_cpu="no">
    <event counter="ARM_Mali-T83x_TRIPIPE_ACTIVE" title="Mali Core Cycles" name="Tripipe cycles" description="Number of cycles tripipe was active"/>
    <event counter="ARM_Mali-T83x_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing was active"/>
    <event counter="ARM_Mali-T83x_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles vertex\compute processing was active"/>
    <event counter="ARM_Mali-T83x_FRAG_CYCLES_NO_TILE" title="Mali Core Cycles" name="Fragment cycles waiting for tile" description="Number of cycles spent waiting for a physical tile buffer"/>
    <event counter="ARM_Mali-T83x_FRAG_CYCLES_FPKQ_ACTIVE" title="Mali Core Cycles" name="Fragment cycles pre-pipe buffer not empty" description="Number of cycles the pre-pipe queue contains quads"/>
    <event counter="ARM_Mali-T83x_FRAG_THREADS" title="Mali Fragment Threads" name="Fragment threads" description="Number of fragment threads started"/>
    <event counter="ARM_Mali-T83x_FRAG_DUMMY_THREADS" title="Mali Fragment Threads" name="Dummy fragment threads" description="Number of dummy fragment threads started"/>
    <event counter="ARM_Mali-T83x_FRAG_THREADS_LZS_TEST" title="Mali Fragment Threads" name="Fragment threads doing late ZS" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-T83x_FRAG_THREADS_LZS_KILLED" title="Mali Fragment Threads" name="Fragment threads killed late ZS" description="Number of threads killed by late ZS test"/>
    <event counter="ARM_Mali-T83x_COMPUTE_TASKS" title="Mali Compute Tasks" name="Compute tasks" description="Number of compute tasks"/>
    <event counter="ARM_Mali-T83x_COMPUTE_THREADS" title="Mali Compute Threads" name="Compute threads" description="Number of compute threads started"/>
    <event counter="ARM_Mali-T83x_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded from tiler"/>
    <event counter="ARM_Mali-T83x_FRAG_PRIMITIVES_DROPPED" title="Mali Fragment Primitives" name="Primitives dropped" description="Number of primitives dropped because out of tile"/>
    <event counter="ARM_Mali-T83x_FRAG_QUADS_RAST" title="Mali Fragment Quads" name="Quads rasterized" description="Number of quads rasterized"/>
    <event counter="ARM_Mali-T83x_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads doing early ZS" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-T83x_FRAG_QUADS_EZS_KILLED" title="Mali Fragment Quads" name="Quads killed early Z" description="Number of quads killed by early ZS test"/>
    <event counter="ARM_Mali-T83x_FRAG_NUM_TILES" title="Mali Fragment" name="Pixels" description="Number of pixels rendered" multiplier="1024"/>
    <event counter="ARM_Mali-T83x_FRAG_TRANS_ELIM" title="Mali Fragment Tasks" name="Tile writes killed by TE" description="Number of tile writes skipped by transaction elimination"/>
    <event counter="ARM_Mali-T83x_ARITH_WORDS" title="Mali Arithmetic Pipe" name="A instructions" description="Number of batched instructions executed by the A-pipe (normalized per pipe)"/>
    <event counter="ARM_Mali-T83x_LS_WORDS" title="Mali Load/Store Pipe" name="LS instructions" description="Number of instructions completed by the LS-pipe"/>
    <event counter="ARM_Mali-T83x_LS_ISSUES" title="Mali Load/Store Pipe" name="LS instruction issues" description="Number of instructions issued to the LS-pipe, including restarts"/>
    <event counter="ARM_Mali-T83x_TEX_WORDS" title="Mali Texture Pipe" name="T instructions" description="Number of instructions completed by the T-pipe"/>
    <event counter="ARM_Mali-T83x_TEX_ISSUES" title="Mali Texture Pipe" name="T instruction issues" description="Number of threads through loop 2 address calculation"/>
    <event counter="ARM_Mali-T83x_TEX_RECIRC_FMISS" title="Mali Texture Pipe" name="Cache misses" description="Number of instructions in the T-pipe, recirculated due to cache miss"/>
    <event counter="ARM_Mali-T83x_LSC_READ_OP" title="Mali Load/Store Cache Reads" name="Read operations" description="Number of read operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T83x_LSC_READ_HITS" title="Mali Load/Store Cache Reads" name="Read hits" description="Number of read hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T83x_LSC_WRITE_OP" title="Mali Load/Store Cache Writes" name="Write operations" description="Number of write operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T83x_LSC_WRITE_HITS" title="Mali Load/Store Cache Writes" name="Write hits" description="Number of write hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T83x_LSC_ATOMIC_OP" title="Mali Load/Store Cache Atomics" name="Atomic operations" description="Number of atomic operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T83x_LSC_ATOMIC_HITS" title="Mali Load/Store Cache Atomics" name="Atomic hits" description="Number of atomic hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T83x_LSC_LINE_FETCHES" title="Mali Load/Store Cache Bus" name="Line fetches" description="Number of line fetches in the Load/Store cache"/>
    <event counter="ARM_Mali-T83x_LSC_DIRTY_LINE" title="Mali Load/Store Cache Bus" name="Dirty line evictions" description="Number of dirty line evictions in the Load/Store cache"/>
    <event counter="ARM_Mali-T83x_LSC_SNOOPS" title="Mali Load/Store Cache Bus" name="Snoops in to LSC" description="Number of coherent memory snoops in to the Load/Store cache"/>
  </category>
  <category name="Mali L2 Cache" per_cpu="no">
    <event counter="ARM_Mali-T83x_L2_READ_LOOKUP" title="Mali L2 Cache Reads" name="L2 read lookups" description="Number of reads into the L2 cache"/>
    <event counter="ARM_Mali-T83x_L2_READ_SNOOP" title="Mali L2 Cache Reads" name="Read snoops" description="Number of read transaction snoops"/>
    <event counter="ARM_Mali-T83x_L2_READ_HIT" title="Mali L2 Cache Reads" name="L2 read hits" description="Number of reads hitting in the L2 cache"/>
    <event counter="ARM_Mali-T83x_L2_WRITE_SNOOP" title="Mali L2 Cache Writes" name="Write snoops" description="Number of write transaction snoops"/>
    <event counter="ARM_Mali-T83x_L2_WRITE_HIT" title="Mali L2 Cache Writes" name="L2 write hits" description="Number of writes hitting in the L2 cache"/>
    <event counter="ARM_Mali-T83x_L2_WRITE_LOOKUP" title="Mali L2 Cache Writes" name="L2 write lookups" description="Number of writes into the L2 cache"/>
    <event counter="ARM_Mali-T83x_L2_EXT_READ_BEATS" title="Mali L2 Cache Ext Reads" name="External read bytes" description="Number of external bus read bytes" multiplier="16"/>
    <event counter="ARM_Mali-T83x_L2_EXT_AR_STALL" title="Mali L2 Cache Ext Reads" name="External bus stalls (AR)" description="Number of cycles a valid read address (AR) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T83x_L2_EXT_R_BUF_FULL" title="Mali L2 Cache Ext Reads" name="External bus response buffer full" description="Number of cycles a valid request is blocked by a full response buffer"/>
    <event counter="ARM_Mali-T83x_L2_EXT_RD_BUF_FULL" title="Mali L2 Cache Ext Reads" name="External bus read data buffer full" description="Number of cycles a valid request is blocked by a full read data buffer"/>
    <event counter="ARM_Mali-T83x_L2_EXT_WRITE_BEATS" title="Mali L2 Cache Ext Writes" name="External write bytes" description="Number of external bus write bytes" multiplier="16"/>
    <event counter="ARM_Mali-T83x_L2_EXT_W_STALL" title="Mali L2 Cache Ext Writes" name="External bus stalls (W)" description="Number of cycles a valid write data (W channel) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T83x_L2_EXT_W_BUF_FULL" title="Mali L2 Cache Ext Writes" name="External bus write buffer full" description="Number of cycles a valid request is blocked by a full write buffer"/>
  </category>
  <category name="Mali Job Manager" per_cpu="no">
    <event counter="ARM_Mali-T86x_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles GPU active"/>
    <event counter="ARM_Mali-T86x_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles GPU interrupt pending"/>
    <event counter="ARM_Mali-T86x_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 (fragment) active"/>
    <event counter="ARM_Mali-T86x_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 (vertex/tiler/compute) active"/>
    <event counter="ARM_Mali-T86x_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 (vertex/compute) active"/>
    <event counter="ARM_Mali-T86x_JS0_JOBS" title="Mali Job Manager Jobs" name="JS0 jobs" description="Number of Jobs (fragment) completed in JS0"/>
    <event counter="ARM_Mali-T86x_JS1_JOBS" title="Mali Job Manager Jobs" name="JS1 jobs" description="Number of Jobs (vertex/tiler/compute) completed in JS1"/>
    <event counter="ARM_Mali-T86x_JS2_JOBS" title="Mali Job Manager Jobs" name="JS2 jobs" description="Number of Jobs (vertex/compute) completed in JS2"/>
    <event counter="ARM_Mali-T86x_JS0_TASKS" title="Mali Job Manager" name="Pixels" description="Number of Pixels completed in JS0" multiplier="1024"/>
    <event counter="ARM_Mali-T86x_JS1_TASKS" title="Mali Job Manager Tasks" name="JS1 tasks" description="Number of Tasks completed in JS1"/>
    <event counter="ARM_Mali-T86x_JS2_TASKS" title="Mali Job Manager Tasks" name="JS2 tasks" description="Number of Tasks completed in JS2"/>
  </category>
  <category name="Mali Tiler" per_cpu="no">
    <event counter="ARM_Mali-T86x_TI_ACTIVE" title="Mali Tiler Cycles" name="Tiler cycles" description="Number of cycles Tiler active"/>
    <event counter="ARM_Mali-T86x_TI_POLYGONS" title="Mali Tiler Primitives" name="Polygons" description="Number of polygons processed"/>
    <event counter="ARM_Mali-T86x_TI_QUADS" title="Mali Tiler Primitives" name="Quads" description="Number of quads processed"/>
    <event counter="ARM_Mali-T86x_TI_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-T86x_TI_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-T86x_TI_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>
    <event counter="ARM_Mali-T86x_TI_FRONT_FACING" title="Mali Tiler Culling" name="Front facing prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-T86x_TI_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-T86x_TI_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-T86x_TI_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-T86x_TI_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>
    <event counter="ARM_Mali-T86x_TI_LEVEL0" title="Mali Tiler Hierarchy" name="L0 prims" description="Number of primitives in hierarchy level 0"/>
    <event counter="ARM_Mali-T86x_TI_LEVEL1" title="Mali Tiler Hierarchy" name="L1 prims" description="Number of primitives in hierarchy level 1"/>
    <event counter="ARM_Mali-T86x_TI_LEVEL2" title="Mali Tiler Hierarchy" name="L2 prims" description="Number of primitives in hierarchy level 2"/>
    <event counter="ARM_Mali-T86x_TI_LEVEL3" title="Mali Tiler Hierarchy" name="L3 prims" description="Number of primitives in hierarchy level 3"/>
    <event counter="ARM_Mali-T86x_TI_LEVEL4" title="Mali Tiler Hierarchy" name="L4 prims" description="Number of primitives in hierarchy level 4"/>
    <event counter="ARM_Mali-T86x_TI_LEVEL5" title="Mali Tiler Hierarchy" name="L5 prims" description="Number of primitives in hierarchy level 5"/>
    <event counter="ARM_Mali-T86x_TI_LEVEL6" title="Mali Tiler Hierarchy" name="L6 prims" description="Number of primitives in hierarchy level 6"/>
    <event counter="ARM_Mali-T86x_TI_LEVEL7" title="Mali Tiler Hierarchy" name="L7 prims" description="Number of primitives in hierarchy level 7"/>
  </category>
  <category name="Mali Shader Core" per_cpu="no">
    <event counter="ARM_Mali-T86x_TRIPIPE_ACTIVE" title="Mali Core Cycles" name="Tripipe cycles" description="Number of cycles tripipe was active"/>
    <event counter="ARM_Mali-T86x_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing was active"/>
    <event counter="ARM_Mali-T86x_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles vertex\compute processing was active"/>
    <event counter="ARM_Mali-T86x_FRAG_CYCLES_NO_TILE" title="Mali Core Cycles" name="Fragment cycles waiting for tile" description="Number of cycles spent waiting for a physical tile buffer"/>
    <event counter="ARM_Mali-T86x_FRAG_CYCLES_FPKQ_ACTIVE" title="Mali Core Cycles" name="Fragment cycles pre-pipe buffer not empty" description="Number of cycles the pre-pipe queue contains quads"/>
    <event counter="ARM_Mali-T86x_FRAG_THREADS" title="Mali Fragment Threads" name="Fragment threads" description="Number of fragment threads started"/>
    <event counter="ARM_Mali-T86x_FRAG_DUMMY_THREADS" title="Mali Fragment Threads" name="Dummy fragment threads" description="Number of dummy fragment threads started"/>
    <event counter="ARM_Mali-T86x_FRAG_THREADS_LZS_TEST" title="Mali Fragment Threads" name="Fragment threads doing late ZS" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-T86x_FRAG_THREADS_LZS_KILLED" title="Mali Fragment Threads" name="Fragment threads killed late ZS" description="Number of threads killed by late ZS test"/>
    <event counter="ARM_Mali-T86x_COMPUTE_TASKS" title="Mali Compute Tasks" name="Compute tasks" description="Number of compute tasks"/>
    <event counter="ARM_Mali-T86x_COMPUTE_THREADS" title="Mali Compute Threads" name="Compute threads" description="Number of compute threads started"/>
    <event counter="ARM_Mali-T86x_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded from tiler"/>
    <event counter="ARM_Mali-T86x_FRAG_PRIMITIVES_DROPPED" title="Mali Fragment Primitives" name="Primitives dropped" description="Number of primitives dropped because out of tile"/>
    <event counter="ARM_Mali-T86x_FRAG_QUADS_RAST" title="Mali Fragment Quads" name="Quads rasterized" description="Number of quads rasterized"/>
    <event counter="ARM_Mali-T86x_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads doing early ZS" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-T86x_FRAG_QUADS_EZS_KILLED" title="Mali Fragment Quads" name="Quads killed early Z" description="Number of quads killed by early ZS test"/>
    <event counter="ARM_Mali-T86x_FRAG_NUM_TILES" title="Mali Fragment" name="Pixels" description="Number of pixels rendered" multiplier="1024"/>
    <event counter="ARM_Mali-T86x_FRAG_TRANS_ELIM" title="Mali Fragment Tasks" name="Tile writes killed by TE" description="Number of tile writes skipped by transaction elimination"/>
    <event counter="ARM_Mali-T86x_ARITH_WORDS" title="Mali Arithmetic Pipe" name="A instructions" description="Number of instructions completed by the the A-pipe (normalized per pipeline)"/>
    <event counter="ARM_Mali-T86x_LS_WORDS" title="Mali Load/Store Pipe" name="LS instructions" description="Number of instructions completed by the LS-pipe"/>
    <event counter="ARM_Mali-T86x_LS_ISSUES" title="Mali Load/Store Pipe" name="LS instruction issues" description="Number of instructions issued to the LS-pipe, including restarts"/>
    <event counter="ARM_Mali-T86x_TEX_WORDS" title="Mali Texture Pipe" name="T instructions" description="Number of instructions completed by the T-pipe"/>
    <event counter="ARM_Mali-T86x_TEX_ISSUES" title="Mali Texture Pipe" name="T instruction issues" description="Number of threads through loop 2 address calculation"/>
    <event counter="ARM_Mali-T86x_TEX_RECIRC_FMISS" title="Mali Texture Pipe" name="Cache misses" description="Number of instructions in the T-pipe, recirculated due to cache miss"/>
    <event counter="ARM_Mali-T86x_LSC_READ_OP" title="Mali Load/Store Cache Reads" name="Read operations" description="Number of read operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T86x_LSC_READ_HITS" title="Mali Load/Store Cache Reads" name="Read hits" description="Number of read hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T86x_LSC_WRITE_OP" title="Mali Load/Store Cache Writes" name="Write operations" description="Number of write operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T86x_LSC_WRITE_HITS" title="Mali Load/Store Cache Writes" name="Write hits" description="Number of write hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T86x_LSC_ATOMIC_OP" title="Mali Load/Store Cache Atomics" name="Atomic operations" description="Number of atomic operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T86x_LSC_ATOMIC_HITS" title="Mali Load/Store Cache Atomics" name="Atomic hits" description="Number of atomic hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T86x_LSC_LINE_FETCHES" title="Mali Load/Store Cache Bus" name="Line fetches" description="Number of line fetches in the Load/Store cache"/>
    <event counter="ARM_Mali-T86x_LSC_DIRTY_LINE" title="Mali Load/Store Cache Bus" name="Dirty line evictions" description="Number of dirty line evictions in the Load/Store cache"/>
    <event counter="ARM_Mali-T86x_LSC_SNOOPS" title="Mali Load/Store Cache Bus" name="Snoops in to LSC" description="Number of coherent memory snoops in to the Load/Store cache"/>
  </category>
  <category name="Mali L2 Cache" per_cpu="no">
    <event counter="ARM_Mali-T86x_L2_READ_LOOKUP" title="Mali L2 Cache Reads" name="L2 read lookups" description="Number of reads into the L2 cache"/>
    <event counter="ARM_Mali-T86x_L2_READ_SNOOP" title="Mali L2 Cache Reads" name="Read snoops" description="Number of read transaction snoops"/>
    <event counter="ARM_Mali-T86x_L2_READ_HIT" title="Mali L2 Cache Reads" name="L2 read hits" description="Number of reads hitting in the L2 cache"/>
    <event counter="ARM_Mali-T86x_L2_WRITE_SNOOP" title="Mali L2 Cache Writes" name="Write snoops" description="Number of write transaction snoops"/>
    <event counter="ARM_Mali-T86x_L2_WRITE_HIT" title="Mali L2 Cache Writes" name="L2 write hits" description="Number of writes hitting in the L2 cache"/>
    <event counter="ARM_Mali-T86x_L2_WRITE_LOOKUP" title="Mali L2 Cache Writes" name="L2 write lookups" description="Number of writes into the L2 cache"/>
    <event counter="ARM_Mali-T86x_L2_EXT_READ_BEATS" title="Mali L2 Cache Ext Reads" name="External read bytes" description="Number of external bus read bytes" multiplier="16"/>
    <event counter="ARM_Mali-T86x_L2_EXT_AR_STALL" title="Mali L2 Cache Ext Reads" name="External bus stalls (AR)" description="Number of cycles a valid read address (AR) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T86x_L2_EXT_R_BUF_FULL" title="Mali L2 Cache Ext Reads" name="External bus response buffer full" description="Number of cycles a valid request is blocked by a full response buffer"/>
    <event counter="ARM_Mali-T86x_L2_EXT_RD_BUF_FULL" title="Mali L2 Cache Ext Reads" name="External bus read data buffer full" description="Number of cycles a valid request is blocked by a full read data buffer"/>
    <event counter="ARM_Mali-T86x_L2_EXT_WRITE_BEATS" title="Mali L2 Cache Ext Writes" name="External write bytes" description="Number of external bus write bytes" multiplier="16"/>
    <event counter="ARM_Mali-T86x_L2_EXT_W_STALL" title="Mali L2 Cache Ext Writes" name="External bus stalls (W)" description="Number of cycles a valid write data (W channel) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T86x_L2_EXT_W_BUF_FULL" title="Mali L2 Cache Ext Writes" name="External bus write buffer full" description="Number of cycles a valid request is blocked by a full write buffer"/>
  </category>
  <category name="Mali Job Manager" per_cpu="no">
    <event counter="ARM_Mali-T88x_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles GPU active"/>
    <event counter="ARM_Mali-T88x_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles GPU interrupt pending"/>
    <event counter="ARM_Mali-T88x_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 (fragment) active"/>
    <event counter="ARM_Mali-T88x_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 (vertex/tiler/compute) active"/>
    <event counter="ARM_Mali-T88x_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 (vertex/compute) active"/>
    <event counter="ARM_Mali-T88x_JS0_JOBS" title="Mali Job Manager Jobs" name="JS0 jobs" description="Number of Jobs (fragment) completed in JS0"/>
    <event counter="ARM_Mali-T88x_JS1_JOBS" title="Mali Job Manager Jobs" name="JS1 jobs" description="Number of Jobs (vertex/tiler/compute) completed in JS1"/>
    <event counter="ARM_Mali-T88x_JS2_JOBS" title="Mali Job Manager Jobs" name="JS2 jobs" description="Number of Jobs (vertex/compute) completed in JS2"/>
    <event counter="ARM_Mali-T88x_JS0_TASKS" title="Mali Job Manager" name="Pixels" description="Number of Pixels completed in JS0" multiplier="1024"/>
    <event counter="ARM_Mali-T88x_JS1_TASKS" title="Mali Job Manager Tasks" name="JS1 tasks" description="Number of Tasks completed in JS1"/>
    <event counter="ARM_Mali-T88x_JS2_TASKS" title="Mali Job Manager Tasks" name="JS2 tasks" description="Number of Tasks completed in JS2"/>
  </category>
  <category name="Mali Tiler" per_cpu="no">
    <event counter="ARM_Mali-T88x_TI_ACTIVE" title="Mali Tiler Cycles" name="Tiler cycles" description="Number of cycles Tiler active"/>
    <event counter="ARM_Mali-T88x_TI_POLYGONS" title="Mali Tiler Primitives" name="Polygons" description="Number of polygons processed"/>
    <event counter="ARM_Mali-T88x_TI_QUADS" title="Mali Tiler Primitives" name="Quads" description="Number of quads processed"/>
    <event counter="ARM_Mali-T88x_TI_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-T88x_TI_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-T88x_TI_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>
    <event counter="ARM_Mali-T88x_TI_FRONT_FACING" title="Mali Tiler Culling" name="Front facing prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-T88x_TI_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-T88x_TI_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-T88x_TI_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-T88x_TI_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>
    <event counter="ARM_Mali-T88x_TI_LEVEL0" title="Mali Tiler Hierarchy" name="L0 prims" description="Number of primitives in hierarchy level 0"/>
    <event counter="ARM_Mali-T88x_TI_LEVEL1" title="Mali Tiler Hierarchy" name="L1 prims" description="Number of primitives in hierarchy level 1"/>
    <event counter="ARM_Mali-T88x_TI_LEVEL2" title="Mali Tiler Hierarchy" name="L2 prims" description="Number of primitives in hierarchy level 2"/>
    <event counter="ARM_Mali-T88x_TI_LEVEL3" title="Mali Tiler Hierarchy" name="L3 prims" description="Number of primitives in hierarchy level 3"/>
    <event counter="ARM_Mali-T88x_TI_LEVEL4" title="Mali Tiler Hierarchy" name="L4 prims" description="Number of primitives in hierarchy level 4"/>
    <event counter="ARM_Mali-T88x_TI_LEVEL5" title="Mali Tiler Hierarchy" name="L5 prims" description="Number of primitives in hierarchy level 5"/>
    <event counter="ARM_Mali-T88x_TI_LEVEL6" title="Mali Tiler Hierarchy" name="L6 prims" description="Number of primitives in hierarchy level 6"/>
    <event counter="ARM_Mali-T88x_TI_LEVEL7" title="Mali Tiler Hierarchy" name="L7 prims" description="Number of primitives in hierarchy level 7"/>
  </category>
  <category name="Mali Shader Core" per_cpu="no">
    <event counter="ARM_Mali-T88x_TRIPIPE_ACTIVE" title="Mali Core Cycles" name="Tripipe cycles" description="Number of cycles tripipe was active"/>
    <event counter="ARM_Mali-T88x_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing was active"/>
    <event counter="ARM_Mali-T88x_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles vertex\compute processing was active"/>
    <event counter="ARM_Mali-T88x_FRAG_CYCLES_NO_TILE" title="Mali Core Cycles" name="Fragment cycles waiting for tile" description="Number of cycles spent waiting for a physical tile buffer"/>
    <event counter="ARM_Mali-T88x_FRAG_CYCLES_FPKQ_ACTIVE" title="Mali Core Cycles" name="Fragment cycles pre-pipe buffer not empty" description="Number of cycles the pre-pipe queue contains quads"/>
    <event counter="ARM_Mali-T88x_FRAG_THREADS" title="Mali Fragment Threads" name="Fragment threads" description="Number of fragment threads started"/>
    <event counter="ARM_Mali-T88x_FRAG_DUMMY_THREADS" title="Mali Fragment Threads" name="Dummy fragment threads" description="Number of dummy fragment threads started"/>
    <event counter="ARM_Mali-T88x_FRAG_THREADS_LZS_TEST" title="Mali Fragment Threads" name="Fragment threads doing late ZS" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-T88x_FRAG_THREADS_LZS_KILLED" title="Mali Fragment Threads" name="Fragment threads killed late ZS" description="Number of threads killed by late ZS test"/>
    <event counter="ARM_Mali-T88x_COMPUTE_TASKS" title="Mali Compute Tasks" name="Compute tasks" description="Number of compute tasks"/>
    <event counter="ARM_Mali-T88x_COMPUTE_THREADS" title="Mali Compute Threads" name="Compute threads" description="Number of compute threads started"/>
    <event counter="ARM_Mali-T88x_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded from tiler"/>
    <event counter="ARM_Mali-T88x_FRAG_PRIMITIVES_DROPPED" title="Mali Fragment Primitives" name="Primitives dropped" description="Number of primitives dropped because out of tile"/>
    <event counter="ARM_Mali-T88x_FRAG_QUADS_RAST" title="Mali Fragment Quads" name="Quads rasterized" description="Number of quads rasterized"/>
    <event counter="ARM_Mali-T88x_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads doing early ZS" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-T88x_FRAG_QUADS_EZS_KILLED" title="Mali Fragment Quads" name="Quads killed early Z" description="Number of quads killed by early ZS test"/>
    <event counter="ARM_Mali-T88x_FRAG_NUM_TILES" title="Mali Fragment" name="Pixels" description="Number of pixels rendered" multiplier="1024"/>
    <event counter="ARM_Mali-T88x_FRAG_TRANS_ELIM" title="Mali Fragment Tasks" name="Tile writes killed by TE" description="Number of tile writes skipped by transaction elimination"/>
    <event counter="ARM_Mali-T88x_ARITH_WORDS" title="Mali Arithmetic Pipe" name="A instructions" description="Number of instructions completed by the the A-pipe (normalized per pipeline)"/>
    <event counter="ARM_Mali-T88x_LS_WORDS" title="Mali Load/Store Pipe" name="LS instructions" description="Number of instructions completed by the LS-pipe"/>
    <event counter="ARM_Mali-T88x_LS_ISSUES" title="Mali Load/Store Pipe" name="LS instruction issues" description="Number of instructions issued to the LS-pipe, including restarts"/>
    <event counter="ARM_Mali-T88x_TEX_WORDS" title="Mali Texture Pipe" name="T instructions" description="Number of instructions completed by the T-pipe"/>
    <event counter="ARM_Mali-T88x_TEX_ISSUES" title="Mali Texture Pipe" name="T instruction issues" description="Number of threads through loop 2 address calculation"/>
    <event counter="ARM_Mali-T88x_TEX_RECIRC_FMISS" title="Mali Texture Pipe" name="Cache misses" description="Number of instructions in the T-pipe, recirculated due to cache miss"/>
    <event counter="ARM_Mali-T88x_LSC_READ_OP" title="Mali Load/Store Cache Reads" name="Read operations" description="Number of read operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T88x_LSC_READ_HITS" title="Mali Load/Store Cache Reads" name="Read hits" description="Number of read hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T88x_LSC_WRITE_OP" title="Mali Load/Store Cache Writes" name="Write operations" description="Number of write operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T88x_LSC_WRITE_HITS" title="Mali Load/Store Cache Writes" name="Write hits" description="Number of write hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T88x_LSC_ATOMIC_OP" title="Mali Load/Store Cache Atomics" name="Atomic operations" description="Number of atomic operations in the Load/Store cache"/>
    <event counter="ARM_Mali-T88x_LSC_ATOMIC_HITS" title="Mali Load/Store Cache Atomics" name="Atomic hits" description="Number of atomic hits in the Load/Store cache"/>
    <event counter="ARM_Mali-T88x_LSC_LINE_FETCHES" title="Mali Load/Store Cache Bus" name="Line fetches" description="Number of line fetches in the Load/Store cache"/>
    <event counter="ARM_Mali-T88x_LSC_DIRTY_LINE" title="Mali Load/Store Cache Bus" name="Dirty line evictions" description="Number of dirty line evictions in the Load/Store cache"/>
    <event counter="ARM_Mali-T88x_LSC_SNOOPS" title="Mali Load/Store Cache Bus" name="Snoops in to LSC" description="Number of coherent memory snoops in to the Load/Store cache"/>
  </category>
  <category name="Mali L2 Cache" per_cpu="no">
    <event counter="ARM_Mali-T88x_L2_READ_LOOKUP" title="Mali L2 Cache Reads" name="L2 read lookups" description="Number of reads into the L2 cache"/>
    <event counter="ARM_Mali-T88x_L2_READ_SNOOP" title="Mali L2 Cache Reads" name="Read snoops" description="Number of read transaction snoops"/>
    <event counter="ARM_Mali-T88x_L2_READ_HIT" title="Mali L2 Cache Reads" name="L2 read hits" description="Number of reads hitting in the L2 cache"/>
    <event counter="ARM_Mali-T88x_L2_WRITE_SNOOP" title="Mali L2 Cache Writes" name="Write snoops" description="Number of write transaction snoops"/>
    <event counter="ARM_Mali-T88x_L2_WRITE_HIT" title="Mali L2 Cache Writes" name="L2 write hits" description="Number of writes hitting in the L2 cache"/>
    <event counter="ARM_Mali-T88x_L2_WRITE_LOOKUP" title="Mali L2 Cache Writes" name="L2 write lookups" description="Number of writes into the L2 cache"/>
    <event counter="ARM_Mali-T88x_L2_EXT_READ_BEATS" title="Mali L2 Cache Ext Reads" name="External read bytes" description="Number of external bus read bytes" multiplier="16"/>
    <event counter="ARM_Mali-T88x_L2_EXT_AR_STALL" title="Mali L2 Cache Ext Reads" name="External bus stalls (AR)" description="Number of cycles a valid read address (AR) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T88x_L2_EXT_R_BUF_FULL" title="Mali L2 Cache Ext Reads" name="External bus response buffer full" description="Number of cycles a valid request is blocked by a full response buffer"/>
    <event counter="ARM_Mali-T88x_L2_EXT_RD_BUF_FULL" title="Mali L2 Cache Ext Reads" name="External bus read data buffer full" description="Number of cycles a valid request is blocked by a full read data buffer"/>
    <event counter="ARM_Mali-T88x_L2_EXT_WRITE_BEATS" title="Mali L2 Cache Ext Writes" name="External write bytes" description="Number of external bus write bytes" multiplier="16"/>
    <event counter="ARM_Mali-T88x_L2_EXT_W_STALL" title="Mali L2 Cache Ext Writes" name="External bus stalls (W)" description="Number of cycles a valid write data (W channel) is stalled by the external interconnect"/>
    <event counter="ARM_Mali-T88x_L2_EXT_W_BUF_FULL" title="Mali L2 Cache Ext Writes" name="External bus write buffer full" description="Number of cycles a valid request is blocked by a full write buffer"/>
  </category>
  <category name="Mali Job Manager" per_cpu="no">
    <event counter="ARM_Mali-THEx_MESSAGES_SENT" title="Mali Job Manager Messages" name="Sent" description="Number of JCB messages sent by the job manager" advanced="yes"/>
    <event counter="ARM_Mali-THEx_MESSAGES_RECEIVED" title="Mali Job Manager Messages" name="Received" description="Number of JCB messages received by the job manager" advanced="yes"/>
    <event counter="ARM_Mali-THEx_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles the GPU was active"/>
    <event counter="ARM_Mali-THEx_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles with active interrupts"/>
    <event counter="ARM_Mali-THEx_JS0_JOBS" title="Mali Job Manager Cycles" name="JS0 jobs" description="Number of jobs completed for JS0 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-THEx_JS0_TASKS" title="Mali Job Manager Cycles" name="JS0 tasks" description="Number of tasks completed for JS0 Job Slot"/>
    <event counter="ARM_Mali-THEx_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 Job Slot was active"/>
    <event counter="ARM_Mali-THEx_JS0_WAIT_READ" title="Mali Job Manager Cycles" name="JS0 wait read" description="Number of cycles JS0 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-THEx_JS0_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS0 wait issue" description="Number of cycles JS0 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-THEx_JS0_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS0 wait depend" description="Number of cycles JS0 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-THEx_JS0_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS0 wait finish" description="Number of cycles JS0 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
    <event counter="ARM_Mali-THEx_JS1_JOBS" title="Mali Job Manager Cycles" name="JS1 jobs" description="Number of jobs completed for JS1 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-THEx_JS1_TASKS" title="Mali Job Manager Cycles" name="JS1 tasks" description="Number of tasks completed for JS1 Job Slot"/>
    <event counter="ARM_Mali-THEx_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 Job Slot was active"/>
    <event counter="ARM_Mali-THEx_JS1_WAIT_READ" title="Mali Job Manager Cycles" name="JS1 wait read" description="Number of cycles JS1 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-THEx_JS1_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS1 wait issue" description="Number of cycles JS1 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-THEx_JS1_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS1 wait depend" description="Number of cycles JS1 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-THEx_JS1_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS1 wait finish" description="Number of cycles JS1 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
    <event counter="ARM_Mali-THEx_JS2_JOBS" title="Mali Job Manager Cycles" name="JS2 jobs" description="Number of jobs completed for JS2 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-THEx_JS2_TASKS" title="Mali Job Manager Cycles" name="JS2 tasks" description="Number of tasks completed for JS2 Job Slot"/>
    <event counter="ARM_Mali-THEx_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 Job Slot was active"/>
    <event counter="ARM_Mali-THEx_JS2_WAIT_READ" title="Mali Job Manager Cycles" name="JS2 wait read" description="Number of cycles JS2 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-THEx_JS2_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS2 wait issue" description="Number of cycles JS2 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-THEx_JS2_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS2 wait depend" description="Number of cycles JS2 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-THEx_JS2_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS2 wait finish" description="Number of cycles JS2 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
  </category>
  <category name="Mali Tiler" per_cpu="no">
    <event counter="ARM_Mali-THEx_TILER_ACTIVE" title="Mali Tiler Cycles" name="Tiler cycles" description="Number of cycles the tiler is active"/>
    <event counter="ARM_Mali-THEx_JOBS_PROCESSED" title="Mali Tiler Cycles" name="Tiler processed" description="Number of processed tiler jobs" advanced="yes"/>
    <event counter="ARM_Mali-THEx_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-THEx_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-THEx_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>
    <event counter="ARM_Mali-THEx_FRONT_FACING" title="Mali Tiler Culling" name="Front facting prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-THEx_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-THEx_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-THEx_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-THEx_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>
    <event counter="ARM_Mali-THEx_PRIM_SAT_CULLED" title="Mali Tiler Culling" name="Cullet prims SAT" description="Number of culled primitives via sample aware tiling"/>
    <event counter="ARM_Mali-THEx_BUS_READ" title="Mali Tiler Bus" name="Tiler bus reads" description="Number of read data beats (128-bit) from the L2 cache"/>
    <event counter="ARM_Mali-THEx_BUS_WRITE" title="Mali Tiler Bus" name="Tiler bus writes" description="Number of write data beats (128-bit) to the L2 cache"/>
    <event counter="ARM_Mali-THEx_LOADING_DESC" title="Mali Tiler Cycles" name="Tiler loading descriptors" description="Number of cycles while waiting to load descriptors" advanced="yes"/>
    <event counter="ARM_Mali-THEx_IDVS_POS_SHAD_REQ" title="Mali Tiler IDVS" name="Position shading requests" description="Number of IDVS position shading requests"/>
    <event counter="ARM_Mali-THEx_IDVS_POS_SHAD_WAIT" title="Mali Tiler IDVS" name="Position shading wait" description="Number of cycles waiting for position shading" advanced="yes"/>
    <event counter="ARM_Mali-THEx_IDVS_POS_SHAD_STALL" title="Mali Tiler IDVS" name="Position shading stall" description="Number of cycles stalled on IDVS interface requesting position shading" advanced="yes"/>
    <event counter="ARM_Mali-THEx_IDVS_POS_FIFO_FULL" title="Mali Tiler IDVS" name="Position FIFO full" description="Number of cycles the L2 FIFO is full and blocking position shading requests" advanced="yes"/>
    <event counter="ARM_Mali-THEx_PREFETCH_STALL" title="Mali Tiler Prefetch" name="Tiler stall" description="Number of cycles the prefetcher has valid data but is stalled by the vertex fetcher" advanced="yes"/>
    <event counter="ARM_Mali-THEx_VCACHE_HIT" title="Mali Tiler VCache" name="VCache hit" description="Number of Vertex Cache hits" advanced="yes"/>
    <event counter="ARM_Mali-THEx_VCACHE_MISS" title="Mali Tiler VCache" name="VCache miss" description="Number of Vertex Cache misses" advanced="yes"/>
    <event counter="ARM_Mali-THEx_VCACHE_LINE_WAIT" title="Mali Tiler VCache" name="VCache line wait" description="Number of cycles waiting for a free line in the Vertex Cache" advanced="yes"/>
    <event counter="ARM_Mali-THEx_VFETCH_POS_READ_WAIT" title="Mali Tiler VFetch" name="VFetch wait positions" description="Number of cycles spent reading in positions" advanced="yes"/>
    <event counter="ARM_Mali-THEx_VFETCH_VERTEX_WAIT" title="Mali Tiler VFetch" name="VFetch wait vertex" description="Number of cycles waiting for a valid vertex in the vertex fetcher" advanced="yes"/>
    <event counter="ARM_Mali-THEx_VFETCH_STALL" title="Mali Tiler VFetch" name="VFetch stall" description="Number of cycles the vertex fetcher has valid output data but is stalled" advanced="yes"/>
    <event counter="ARM_Mali-THEx_PRIMASSY_STALL" title="Mali Tiler Primitive Assembly" name="Assembly stall" description="Number of cycles the primitive assembly output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-THEx_BBOX_GEN_STALL" title="Mali Tiler Bounding Box" name="Bounding Box stall" description="Number of cycles the bounding box generator output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-THEx_IDVS_VBU_HIT" title="Mali Tiler IDVS" name="VBU hits" description="Number of VBU hits (divided by 4)" advanced="yes"/>
    <event counter="ARM_Mali-THEx_IDVS_VBU_MISS" title="Mali Tiler IDVS" name="VBU misses" description="Number of VBU misses (divided by 4)" advanced="yes"/>
    <event counter="ARM_Mali-THEx_IDVS_VBU_LINE_DEALLOCATE" title="Mali Tiler IDVS" name="VBU deallocated" description="Number of times a line in the VBU is deallocated" advanced="yes"/>
    <event counter="ARM_Mali-THEx_IDVS_VAR_SHAD_REQ" title="Mali Tiler IDVS" name="Varying shading requests" description="Number of varying shading requests"/>
    <event counter="ARM_Mali-THEx_IDVS_VAR_SHAD_STALL" title="Mali Tiler IDVS" name="Varying shading stall" description="Number of cycles stalled on IDVS interface requesting varying shading" advanced="yes"/>
    <event counter="ARM_Mali-THEx_BINNER_STALL" title="Mali Tiler Binner" name="Binner stall" description="Number of cycles the binner output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-THEx_ITER_STALL" title="Mali Tiler Iterator" name="Iterator stall" description="Number of cycles the iterator output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-THEx_COMPRESS_MISS" title="Mali Tiler Compressor" name="Compressor misses" description="Number of misses in the write compressor" advanced="yes"/>
    <event counter="ARM_Mali-THEx_COMPRESS_STALL" title="Mali Tiler Compressor" name="Compressor stall" description="Number of cycles the write compressor output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-THEx_PCACHE_HIT" title="Mali Tiler Pointer Cache" name="Pointer Cache hits" description="Number of Pointer Cache hits" advanced="yes"/>
    <event counter="ARM_Mali-THEx_PCACHE_MISS" title="Mali Tiler Pointer Cache" name="Pointer Cache misses" description="Number of Pointer Cache misses" advanced="yes"/>
    <event counter="ARM_Mali-THEx_PCACHE_MISS_STALL" title="Mali Tiler Pointer Cache" name="Pointer Cache misses stall" description="Number of cycles waiting to process a miss in the pointer cache" advanced="yes"/>
    <event counter="ARM_Mali-THEx_PCACHE_EVICT_STALL" title="Mali Tiler Pointer Cache" name="Pointer Cache eviction stall" description="Number of cycles waiting for eviction in the pointer cache to complete" advanced="yes"/>
    <event counter="ARM_Mali-THEx_PMGR_PTR_WR_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager wrtiteback stall" description="Number of cycles waiting for writeback pointer in the pointer manager" advanced="yes"/>
    <event counter="ARM_Mali-THEx_PMGR_PTR_RD_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager read stall" description="Number of cycles waiting for a valid pointer in the pointer manager" advanced="yes"/>
    <event counter="ARM_Mali-THEx_PMGR_CMD_WR_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager write buffer stall" description="Number of cycles waiting for the WRBUF to accept" advanced="yes"/>
    <event counter="ARM_Mali-THEx_WRBUF_ACTIVE" title="Mali Tiler Write Buffer" name="Write Buffer active" description="Number of cycles the Write Buffer is active" advanced="yes"/>
    <event counter="ARM_Mali-THEx_WRBUF_HIT" title="Mali Tiler Write Buffer" name="Write Buffer hits" description="Number of Write Buffer hits" advanced="yes"/>
    <event counter="ARM_Mali-THEx_WRBUF_MISS" title="Mali Tiler Write Buffer" name="Write Buffer misses" description="Number of Write Buffer misses" advanced="yes"/>
    <event counter="ARM_Mali-THEx_WRBUF_NO_FREE_LINE_STALL" title="Mali Tiler Write Buffer" name="Write Buffer no line stall" description="Number of cycles stalled waiting for a free line in the WRBUF" advanced="yes"/>
    <event counter="ARM_Mali-THEx_WRBUF_NO_AXI_ID_STALL" title="Mali Tiler Write Buffer" name="Write Buffer no AXI ID stall" description="Number of cycles the AXI interface is stalled due to the max transaction limit" advanced="yes"/>
    <event counter="ARM_Mali-THEx_WRBUF_AXI_STALL" title="Mali Tiler Write Buffer" name="Write Buffer AXI stall" description="Number of cycles the AXI write data interface is stalled" advanced="yes"/>
    <event counter="ARM_Mali-THEx_UTLB_TRANS" title="Mali Tiler UTLB" name="UTLB transactions" description="Number of transactions processed" advanced="yes"/>
    <event counter="ARM_Mali-THEx_UTLB_TRANS_HIT" title="Mali Tiler UTLB" name="UTLB transactions hits" description="Number of micro-TLB hits" advanced="yes"/>
    <event counter="ARM_Mali-THEx_UTLB_TRANS_STALL" title="Mali Tiler UTLB" name="UTLB transactions stall" description="Number of cycles transactions are stalled on the input" advanced="yes"/>
    <event counter="ARM_Mali-THEx_UTLB_TRANS_MISS_DELAY" title="Mali Tiler UTLB" name="UTLB transactions miss" description="Number of cycles transactions are delayed due to a miss divided by 64" advanced="yes"/>
    <event counter="ARM_Mali-THEx_UTLB_MMU_REQ" title="Mali Tiler UTLB" name="UTLB transactions MMU requests" description="Number of requests sent to the MMU" advanced="yes"/>
  </category>
  <category name="Mali Shader Core" per_cpu="no">
    <event counter="ARM_Mali-THEx_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing is active"/>
    <event counter="ARM_Mali-THEx_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded"/>
    <event counter="ARM_Mali-THEx_FRAG_PRIM_RAST" title="Mali Fragment Primitives" name="Primitives rasterized" description="Number of rasterized primitives"/>
    <event counter="ARM_Mali-THEx_FRAG_FPK_ACTIVE" title="Mali FPK Queue" name="FPK cycles" description="Number of cycles the forward pixel kill queue contains data"/>
    <event counter="ARM_Mali-THEx_FRAG_STARVING" title="Mali Core Starving" name="Frameng starving" description="Number of cycles the fragment front end is starving the execution engine of new threads." advanced="yes"/>
    <event counter="ARM_Mali-THEx_FRAG_WARPS" title="Mali Core Warps" name="Fragment warps" description="Number of fragment warps started"/>
    <event counter="ARM_Mali-THEx_FRAG_PARTIAL_WARPS" title="Mali Core Warps" name="Fragment partial warps" description="Number of partial fragment warps started"/>
    <event counter="ARM_Mali-THEx_FRAG_QUADS_RAST" title="0" name="Mali Fragment Quads" description="Number of quads rasterized" advanced="yes"/>
    <event counter="ARM_Mali-THEx_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads ZS test" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-THEx_FRAG_QUADS_EZS_UPDATE" title="Mali Fragment Quads" name="Quads ZS update" description="Number of quads doing early ZS update"/>
    <event counter="ARM_Mali-THEx_FRAG_QUADS_EZS_KILL" title="Mali Fragment Quads" name="Quads ZS killed" description="Number of quads killed by the early ZS test"/>
    <event counter="ARM_Mali-THEx_FRAG_LZS_TEST" title="Mali LZS Test" name="LZS threads" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-THEx_FRAG_LZS_KILL" title="Mali LZS Test" name="LZS threads killed" description="Number of threads killed by the late ZS test"/>
    <event counter="ARM_Mali-THEx_FRAG_PTILES" title="Mali Tiles" name="Tiles rendered" description="Number of physical tiles rendered"/>
    <event counter="ARM_Mali-THEx_FRAG_TRANS_ELIM" title="Mali Tiles" name="Tiles trans elim" description="Number of transaction elimination signature matches"/>
    <event counter="ARM_Mali-THEx_QUAD_FPK_KILLER" title="Mali FPK Queue" name="Quads enter" description="Number of quads which enter the FPK queue and can kill other quads"/>
    <event counter="ARM_Mali-THEx_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles compute processing is active"/>
    <event counter="ARM_Mali-THEx_COMPUTE_TASKS" title="Mali Core Compute" name="Compute tasks" description="Number of compute tasks" advanced="yes"/>
    <event counter="ARM_Mali-THEx_COMPUTE_WARPS" title="Mali Core Warps" name="Compute warps" description="Number of compute warps started"/>
    <event counter="ARM_Mali-THEx_COMPUTE_STARVING" title="Mali Core Cycles" name="Compute starving" description="Number of cycles unable to issue new compute threads" advanced="yes"/>
    <event counter="ARM_Mali-THEx_EXEC_CORE_ACTIVE" title="Mali Core Cycles" name="Core cycles" description="Number of cycles the execution core is active"/>
    <event counter="ARM_Mali-THEx_EXEC_ACTIVE" title="Mali Core Cycles" name="Engine cycles" description="Number of cycles the execution engine is active" advanced="yes"/>
    <event counter="ARM_Mali-THEx_EXEC_INSTR_COUNT" title="Mali Instructions" name="Instruction count" description="Number of instruction tuples executed per compute unit"/>
    <event counter="ARM_Mali-THEx_EXEC_INSTR_DIVERGED" title="Mali Instructions" name="Instruction diverged" description="Number of diverged instruction tuples per compute unit"/>
    <event counter="ARM_Mali-THEx_EXEC_INSTR_STARVING" title="Mali Instructions" name="Instruction starving" description="Number of instruction starvation cycles per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-THEx_ARITH_INSTR_SINGLE_FMA" title="Mali Instructions" name="Single FMA instructions" description="Number of completed single FMA arithmetic instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-THEx_ARITH_INSTR_DOUBLE" title="Mali Instructions" name="Double intructions" description="Number of completed double arithmetic instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-THEx_ARITH_INSTR_MSG" title="Mali Instructions" name="Arithmetic instructions" description="Number of completed arithmetic and message passing instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-THEx_ARITH_INSTR_MSG_ONLY" title="Mali Instructions" name="Messages passing instructions" description="Number of completed message passing instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-THEx_TEX_INSTR" title="Mali Texture Instructions" name="Completed" description="Number of TEX instructions completed"/>
    <event counter="ARM_Mali-THEx_TEX_INSTR_MIPMAP" title="Mali Texture Instructions" name="Mipmapped" description="Number of TEX instructions accessing mipmapped textures" advanced="yes"/>
    <event counter="ARM_Mali-THEx_TEX_INSTR_COMPRESSED" title="Mali Texture Instructions" name="Compressed" description="Number of TEX instructions accessing compressed textures"/>
    <event counter="ARM_Mali-THEx_TEX_INSTR_3D" title="Mali Texture Instructions" name="3D" description="Number of TEX instructions accessing 3D textures"/>
    <event counter="ARM_Mali-THEx_TEX_INSTR_TRILINEAR" title="Mali Texture Instructions" name="Trilinear" description="Number of TEX instructions performing trilinear filtering"/>
    <event counter="ARM_Mali-THEx_TEX_COORD_ISSUE" title="Mali Texture Threads" name="Texture threads" description="Number of threads issued to the texel coordinate stage"/>
    <event counter="ARM_Mali-THEx_TEX_COORD_STALL" title="Mali Texture Cycles" name="Texel coordingates stage" description="Number of cycles the texel coordinate stage is stalled" advanced="yes"/>
    <event counter="ARM_Mali-THEx_TEX_STARVE_CACHE" title="Mali Texture Cycles" name="Cache starvation" description="Number of texture cache starvation cycles" advanced="yes"/>
    <event counter="ARM_Mali-THEx_TEX_STARVE_FILTER" title="Mali Texture Cycles" name="Filter starvation" description="Number of texture filter starvation cycles" advanced="yes"/>
    <event counter="ARM_Mali-THEx_LS_MEM_READ_FULL" title="Mali Memory" name="Full read accesses" description="Number of full memory read accesses (128-bit)"/>
    <event counter="ARM_Mali-THEx_LS_MEM_READ_SHORT" title="Mali Memory" name="Short read accesses" description="Number of short memory read accesses (less than 128-bit)"/>
    <event counter="ARM_Mali-THEx_LS_MEM_WRITE_FULL" title="Mali Memory" name="Full write accesses" description="Number of full memory write accesses (128-bit)"/>
    <event counter="ARM_Mali-THEx_LS_MEM_WRITE_SHORT" title="Mali Memory" name="Short write accesses" description="Number of short memory write accesses (less than 128-bit)"/>
    <event counter="ARM_Mali-THEx_LS_MEM_ATOMIC" title="Mali Memory" name="Atomic accesses" description="Number of atomic memory accesses" advanced="yes"/>
    <event counter="ARM_Mali-THEx_VARY_INSTR" title="Mali Instructions" name="Varying instructions" description="Number of varying instructions completed"/>
    <event counter="ARM_Mali-THEx_VARY_SLOT_32" title="Mali Varying Slots" name="32-bit" description="Number of 32-bit varying slots"/>
    <event counter="ARM_Mali-THEx_VARY_SLOT_16" title="Mali Varying Slots" name="16-bit" description="Number of 16-bit varying slots"/>
    <event counter="ARM_Mali-THEx_ATTR_INSTR" title="Mali Instructions" name="Attribute instructions" description="Number of load/store attribute instructions completed"/>
    <event counter="ARM_Mali-THEx_ARITH_INSTR_FP_MUL" title="Mali Instructions" name="Floating-point multiply instructions" description="Number of completed floating-point multiply instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-THEx_BEATS_RD_FTC" title="Mali Cache Thread Creator" name="Read beats" description="Number of read beats for the fragment thread creator"/>
    <event counter="ARM_Mali-THEx_BEATS_RD_FTC_EXT" title="Mali Cache Thread Creator" name="Read beats external" description="Number of external read beats for the fragment thread creator"/>
    <event counter="ARM_Mali-THEx_BEATS_RD_LSC" title="Mali Cache Load/Store" name="Read beats" description="Number of read beats for the load/store cache"/>
    <event counter="ARM_Mali-THEx_BEATS_RD_LSC_EXT" title="Mali Cache Load/Store" name="Read beats external" description="Number of external read beats for the load/store cache"/>
    <event counter="ARM_Mali-THEx_BEATS_RD_TEX" title="Mali Cache Texture" name="Read beats" description="Number of read beats for the texture cache"/>
    <event counter="ARM_Mali-THEx_BEATS_RD_TEX_EXT" title="Mali Cache Texture" name="Read beats external" description="Number of external read beats for the texture cache"/>
    <event counter="ARM_Mali-THEx_BEATS_RD_OTHER" title="Mali Cache Other" name="Read beats" description="Number of read beats for all other masters"/>
    <event counter="ARM_Mali-THEx_BEATS_WR_LSC" title="Mali Cache Load/Store" name="Write Beats" description="Number of write beats for the load/store cache"/>
    <event counter="ARM_Mali-THEx_BEATS_WR_TIB" title="Mali Cache Tile" name="Write beats" description="Number of write beats for the tile buffers"/>
  </category>
  <category name="Mali L2 Cache" per_cpu="no">
    <event counter="ARM_Mali-THEx_MMU_REQUESTS" title="Mali L2 Cache Messages" name="MMU requests" description="Number of requests received by the MMU" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_RD_MSG_IN" title="Mali L2 Cache Messages" name="Reads in" description="Number of read messages received by the L2C from internal masters"/>
    <event counter="ARM_Mali-THEx_L2_RD_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Reads in stalled" description="Number of cycles input read messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_WR_MSG_IN" title="Mali L2 Cache Messages" name="Writes in" description="Number of write messages received by the L2C from internal masters"/>
    <event counter="ARM_Mali-THEx_L2_WR_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Writes in stalled" description="Number of cycles input write messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_SNP_MSG_IN" title="Mali L2 Cache Messages" name="Snoop in" description="Number of snoop messages received by the L2C from internal masters" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_SNP_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Snoop in stalled" description="Number of cycles input snoop messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_RD_MSG_OUT" title="Mali L2 Cache Messages" name="Reads out" description="Number of read messages sent by the L2C to internal masters" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_RD_MSG_OUT_STALL" title="Mali L2 Cache Messages" name="Reads out stalled" description="Number of cycles read messages are stalled by internal masters" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_WR_MSG_OUT" title="Mali L2 Cache Messages" name="Writes out" description="Number of write messages sent by the L2C to internal masters" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_ANY_LOOKUP" title="Mali L2 Cache Lookups" name="Any lookups" description="Number of L2C lookups"/>
    <event counter="ARM_Mali-THEx_L2_READ_LOOKUP" title="Mali L2 Cache Lookups" name="Read lookups" description="Number of L2C lookups performed by read transactions" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_WRITE_LOOKUP" title="Mali L2 Cache Lookups" name="Write lookups" description="Number of L2C lookups performed by write transactions" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_EXT_SNOOP_LOOKUP" title="Mali L2 Cache Transactions" name="Ext snoop lookups" description="Number of L2C lookups performed by external snoop transactions" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_EXT_READ" title="Mali L2 Cache Transactions" name="Read Transactions" description="Number of external read transactions"/>
    <event counter="ARM_Mali-THEx_L2_EXT_READ_NOSNP" title="Mali L2 Cache Transactions" name="Reads NoSnp" description="Number of external ReadNoSnp transactions" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_EXT_READ_UNIQUE" title="Mali L2 Cache Transactions" name="Reads unique" description="Number of external ReadUnique transactions" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_EXT_READ_BEATS" title="Mali L2 Cache Beats" name="Read" description="Number of external read data beats"/>
    <event counter="ARM_Mali-THEx_L2_EXT_AR_STALL" title="Mali L2 Cache Stall" name="Read address" description="Number of cycles read address (AR) is stalled"/>
    <event counter="ARM_Mali-THEx_L2_EXT_AR_CNT_Q1" title="Mali L2 Cache Read Outstanding" name="0-25" description="Number of external read transactions when 0-25% outstanding"/>
    <event counter="ARM_Mali-THEx_L2_EXT_AR_CNT_Q2" title="Mali L2 Cache Read Outstanding" name="25-50" description="Number of external read transactions when 25-50% outstanding"/>
    <event counter="ARM_Mali-THEx_L2_EXT_AR_CNT_Q3" title="Mali L2 Cache Read Outstanding" name="50-75" description="Number of external read transactions when 50-75% outstanding"/>
    <event counter="ARM_Mali-THEx_L2_EXT_RRESP_0_127" title="Mali L2 Cache Read Latency" name="0-127" description="Number of read responses with 0-127 cycle latency"/>
    <event counter="ARM_Mali-THEx_L2_EXT_RRESP_128_191" title="Mali L2 Cache Read Latency" name="128-191" description="Number of read responses with 128-191 cycle latency"/>
    <event counter="ARM_Mali-THEx_L2_EXT_RRESP_192_255" title="Mali L2 Cache Read Latency" name="192-255" description="Number of read responses with 192-255 cycle latency"/>
    <event counter="ARM_Mali-THEx_L2_EXT_RRESP_256_319" title="Mali L2 Cache Read Latency" name="256-319" description="Number of read responses with 256-319 cycle latency"/>
    <event counter="ARM_Mali-THEx_L2_EXT_RRESP_320_383" title="Mali L2 Cache Read Latency" name="320-383" description="Number of read responses with 320-383 cycle latency"/>
    <event counter="ARM_Mali-THEx_L2_EXT_WRITE" title="Mali L2 Cache Transactions" name="Write" description="Number of external write transactions"/>
    <event counter="ARM_Mali-THEx_L2_EXT_WRITE_NOSNP_FULL" title="Mali L2 Cache Transactions" name="Writes NoSnpFull" description="Number of external WriteNoSnpFull transactions" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_EXT_WRITE_NOSNP_PTL" title="Mali L2 Cache Transactions" name="Writes NoSnpPtl" description="Number of external WriteNoSnpPtl transactions"/>
    <event counter="ARM_Mali-THEx_L2_EXT_WRITE_SNP_FULL" title="Mali L2 Cache Transactions" name="Writes BackFull" description="Number of external WriteBackFull or WriteUniqueFull transactions" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_EXT_WRITE_SNP_PTL" title="Mali L2 Cache Transactions" name="Writes BackPtl" description="Number of external WriteBackPtl or WriteUniquePtl transactions"/>
    <event counter="ARM_Mali-THEx_L2_EXT_WRITE_BEATS" title="Mali L2 Cache Beats" name="Write" description="Number of external write data beats"/>
    <event counter="ARM_Mali-THEx_L2_EXT_W_STALL" title="Mali L2 Cache Stall" name="Write data" description="Number of cycles write data (W) is stalled"/>
    <event counter="ARM_Mali-THEx_L2_EXT_AW_CNT_Q1" title="Mali L2 Cache Write Buffer" name="0-25" description="Number of external write transactions when the write buffer is 0-25% full"/>
    <event counter="ARM_Mali-THEx_L2_EXT_AW_CNT_Q2" title="Mali L2 Cache Write Buffer" name="25-50" description="Number of external write transactions when the write buffer is 25-50% full"/>
    <event counter="ARM_Mali-THEx_L2_EXT_AW_CNT_Q3" title="Mali L2 Cache Write Buffer" name="50-75" description="Number of external write transactions when the write buffer is 50-75% full"/>
    <event counter="ARM_Mali-THEx_L2_EXT_SNOOP" title="Mali L2 Cache Snoop" name="Snoop transactions" description="Number of external snoop transactions" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_EXT_SNOOP_STALL" title="Mali L2 Cache Snoop" name="Cycles stalled" description="Number of cycles external snoop requests are stalled" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_EXT_SNOOP_RESP_CLEAN" title="Mali L2 Cache Snoop" name="Ext Snoop hit resp clean" description="Number of external snoops that hit a clean line in the Level 2 cache" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_EXT_SNOOP_RESP_DATA" title="Mali L2 Cache Snoop" name="Ext Snoop hit data" description="Number of external snoops that hit in the Level 2 cache and return data" advanced="yes"/>
    <event counter="ARM_Mali-THEx_L2_EXT_SNOOP_INTERNAL" title="Mali L2 Cache Snoop" name="Ext Snoop internal" description="Number of external snoops that cause snoops to Level 1 caches" advanced="yes"/>
  </category>  <category name="Mali Job Manager" per_cpu="no">
    <event counter="ARM_Mali-TMIx_MESSAGES_SENT" title="Mali Job Manager Messages" name="Sent" description="Number of JCB messages sent by the job manager" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_MESSAGES_RECEIVED" title="Mali Job Manager Messages" name="Received" description="Number of JCB messages received by the job manager" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles the GPU was active"/>
    <event counter="ARM_Mali-TMIx_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles with active interrupts"/>
    <event counter="ARM_Mali-TMIx_JS0_JOBS" title="Mali Job Manager Cycles" name="JS0 jobs" description="Number of jobs completed for JS0 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_JS0_TASKS" title="Mali Job Manager Cycles" name="JS0 tasks" description="Number of tasks completed for JS0 Job Slot"/>
    <event counter="ARM_Mali-TMIx_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 Job Slot was active"/>
    <event counter="ARM_Mali-TMIx_JS0_WAIT_READ" title="Mali Job Manager Cycles" name="JS0 wait read" description="Number of cycles JS0 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_JS0_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS0 wait issue" description="Number of cycles JS0 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_JS0_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS0 wait depend" description="Number of cycles JS0 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_JS0_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS0 wait finish" description="Number of cycles JS0 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_JS1_JOBS" title="Mali Job Manager Cycles" name="JS1 jobs" description="Number of jobs completed for JS1 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_JS1_TASKS" title="Mali Job Manager Cycles" name="JS1 tasks" description="Number of tasks completed for JS1 Job Slot"/>
    <event counter="ARM_Mali-TMIx_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 Job Slot was active"/>
    <event counter="ARM_Mali-TMIx_JS1_WAIT_READ" title="Mali Job Manager Cycles" name="JS1 wait read" description="Number of cycles JS1 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_JS1_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS1 wait issue" description="Number of cycles JS1 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_JS1_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS1 wait depend" description="Number of cycles JS1 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_JS1_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS1 wait finish" description="Number of cycles JS1 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_JS2_JOBS" title="Mali Job Manager Cycles" name="JS2 jobs" description="Number of jobs completed for JS2 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_JS2_TASKS" title="Mali Job Manager Cycles" name="JS2 tasks" description="Number of tasks completed for JS2 Job Slot"/>
    <event counter="ARM_Mali-TMIx_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 Job Slot was active"/>
    <event counter="ARM_Mali-TMIx_JS2_WAIT_READ" title="Mali Job Manager Cycles" name="JS2 wait read" description="Number of cycles JS2 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_JS2_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS2 wait issue" description="Number of cycles JS2 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_JS2_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS2 wait depend" description="Number of cycles JS2 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_JS2_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS2 wait finish" description="Number of cycles JS2 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
  </category>
  <category name="Mali Tiler" per_cpu="no">
    <event counter="ARM_Mali-TMIx_TILER_ACTIVE" title="Mali Tiler Cycles" name="Tiler cycles" description="Number of cycles the tiler is active"/>
    <event counter="ARM_Mali-TMIx_JOBS_PROCESSED" title="Mali Tiler Cycles" name="Tiler processed" description="Number of processed tiler jobs" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-TMIx_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-TMIx_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>
    <event counter="ARM_Mali-TMIx_FRONT_FACING" title="Mali Tiler Culling" name="Front facting prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-TMIx_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-TMIx_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-TMIx_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-TMIx_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>
    <event counter="ARM_Mali-TMIx_PRIM_SAT_CULLED" title="Mali Tiler Culling" name="Cullet prims SAT" description="Number of culled primitives via sample aware tiling"/>
    <event counter="ARM_Mali-TMIx_BUS_READ" title="Mali Tiler Bus" name="Tiler bus reads" description="Number of read data beats (128-bit) from the L2 cache"/>
    <event counter="ARM_Mali-TMIx_BUS_WRITE" title="Mali Tiler Bus" name="Tiler bus writes" description="Number of write data beats (128-bit) to the L2 cache"/>
    <event counter="ARM_Mali-TMIx_LOADING_DESC" title="Mali Tiler Cycles" name="Tiler loading descriptors" description="Number of cycles while waiting to load descriptors" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_IDVS_POS_SHAD_REQ" title="Mali Tiler IDVS" name="Position shading requests" description="Number of IDVS position shading requests"/>
    <event counter="ARM_Mali-TMIx_IDVS_POS_SHAD_WAIT" title="Mali Tiler IDVS" name="Position shading wait" description="Number of cycles waiting for position shading" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_IDVS_POS_SHAD_STALL" title="Mali Tiler IDVS" name="Position shading stall" description="Number of cycles stalled on IDVS interface requesting position shading" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_IDVS_POS_FIFO_FULL" title="Mali Tiler IDVS" name="Position FIFO full" description="Number of cycles the L2 FIFO is full and blocking position shading requests" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_PREFETCH_STALL" title="Mali Tiler Prefetch" name="Tiler stall" description="Number of cycles the prefetcher has valid data but is stalled by the vertex fetcher" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_VCACHE_HIT" title="Mali Tiler VCache" name="VCache hit" description="Number of Vertex Cache hits" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_VCACHE_MISS" title="Mali Tiler VCache" name="VCache miss" description="Number of Vertex Cache misses" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_VCACHE_LINE_WAIT" title="Mali Tiler VCache" name="VCache line wait" description="Number of cycles waiting for a free line in the Vertex Cache" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_VFETCH_POS_READ_WAIT" title="Mali Tiler VFetch" name="VFetch wait positions" description="Number of cycles spent reading in positions" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_VFETCH_VERTEX_WAIT" title="Mali Tiler VFetch" name="VFetch wait vertex" description="Number of cycles waiting for a valid vertex in the vertex fetcher" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_VFETCH_STALL" title="Mali Tiler VFetch" name="VFetch stall" description="Number of cycles the vertex fetcher has valid output data but is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_PRIMASSY_STALL" title="Mali Tiler Primitive Assembly" name="Assembly stall" description="Number of cycles the primitive assembly output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_BBOX_GEN_STALL" title="Mali Tiler Bounding Box" name="Bounding Box stall" description="Number of cycles the bounding box generator output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_IDVS_VBU_HIT" title="Mali Tiler IDVS" name="VBU hits" description="Number of VBU hits (divided by 4)" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_IDVS_VBU_MISS" title="Mali Tiler IDVS" name="VBU misses" description="Number of VBU misses (divided by 4)" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_IDVS_VBU_LINE_DEALLOCATE" title="Mali Tiler IDVS" name="VBU deallocated" description="Number of times a line in the VBU is deallocated" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_IDVS_VAR_SHAD_REQ" title="Mali Tiler IDVS" name="Varying shading requests" description="Number of varying shading requests"/>
    <event counter="ARM_Mali-TMIx_IDVS_VAR_SHAD_STALL" title="Mali Tiler IDVS" name="Varying shading stall" description="Number of cycles stalled on IDVS interface requesting varying shading" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_BINNER_STALL" title="Mali Tiler Binner" name="Binner stall" description="Number of cycles the binner output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_ITER_STALL" title="Mali Tiler Iterator" name="Iterator stall" description="Number of cycles the iterator output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_COMPRESS_MISS" title="Mali Tiler Compressor" name="Compressor misses" description="Number of misses in the write compressor" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_COMPRESS_STALL" title="Mali Tiler Compressor" name="Compressor stall" description="Number of cycles the write compressor output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_PCACHE_HIT" title="Mali Tiler Pointer Cache" name="Pointer Cache hits" description="Number of Pointer Cache hits" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_PCACHE_MISS" title="Mali Tiler Pointer Cache" name="Pointer Cache misses" description="Number of Pointer Cache misses" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_PCACHE_MISS_STALL" title="Mali Tiler Pointer Cache" name="Pointer Cache misses stall" description="Number of cycles waiting to process a miss in the pointer cache" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_PCACHE_EVICT_STALL" title="Mali Tiler Pointer Cache" name="Pointer Cache eviction stall" description="Number of cycles waiting for eviction in the pointer cache to complete" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_PMGR_PTR_WR_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager wrtiteback stall" description="Number of cycles waiting for writeback pointer in the pointer manager" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_PMGR_PTR_RD_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager read stall" description="Number of cycles waiting for a valid pointer in the pointer manager" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_PMGR_CMD_WR_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager write buffer stall" description="Number of cycles waiting for the WRBUF to accept" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_WRBUF_ACTIVE" title="Mali Tiler Write Buffer" name="Write Buffer active" description="Number of cycles the Write Buffer is active" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_WRBUF_HIT" title="Mali Tiler Write Buffer" name="Write Buffer hits" description="Number of Write Buffer hits" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_WRBUF_MISS" title="Mali Tiler Write Buffer" name="Write Buffer misses" description="Number of Write Buffer misses" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_WRBUF_NO_FREE_LINE_STALL" title="Mali Tiler Write Buffer" name="Write Buffer no line stall" description="Number of cycles stalled waiting for a free line in the WRBUF" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_WRBUF_NO_AXI_ID_STALL" title="Mali Tiler Write Buffer" name="Write Buffer no AXI ID stall" description="Number of cycles the AXI interface is stalled due to the max transaction limit" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_WRBUF_AXI_STALL" title="Mali Tiler Write Buffer" name="Write Buffer AXI stall" description="Number of cycles the AXI write data interface is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_UTLB_TRANS" title="Mali Tiler UTLB" name="UTLB transactions" description="Number of transactions processed" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_UTLB_TRANS_HIT" title="Mali Tiler UTLB" name="UTLB transactions hits" description="Number of micro-TLB hits" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_UTLB_TRANS_STALL" title="Mali Tiler UTLB" name="UTLB transactions stall" description="Number of cycles transactions are stalled on the input" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_UTLB_TRANS_MISS_DELAY" title="Mali Tiler UTLB" name="UTLB transactions miss" description="Number of cycles transactions are delayed due to a miss divided by 64" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_UTLB_MMU_REQ" title="Mali Tiler UTLB" name="UTLB transactions MMU requests" description="Number of requests sent to the MMU" advanced="yes"/>
  </category>	
  <category name="Mali Shader Core" per_cpu="no">
    <event counter="ARM_Mali-TMIx_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing is active"/>
    <event counter="ARM_Mali-TMIx_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded"/>
    <event counter="ARM_Mali-TMIx_FRAG_PRIM_RAST" title="Mali Fragment Primitives" name="Primitives rasterized" description="Number of rasterized primitives"/>
    <event counter="ARM_Mali-TMIx_FRAG_FPK_ACTIVE" title="Mali FPK Queue" name="FPK cycles" description="Number of cycles the forward pixel kill queue contains data"/>
    <event counter="ARM_Mali-TMIx_FRAG_STARVING" title="Mali Core Starving" name="Frameng starving" description="Number of cycles the fragment front end is starving the execution engine of new threads." advanced="yes"/>
    <event counter="ARM_Mali-TMIx_FRAG_WARPS" title="Mali Core Warps" name="Fragment warps" description="Number of fragment warps started"/>
    <event counter="ARM_Mali-TMIx_FRAG_PARTIAL_WARPS" title="Mali Core Warps" name="Fragment partial warps" description="Number of partial fragment warps started"/>
    <event counter="ARM_Mali-TMIx_FRAG_QUADS_RAST" title="0" name="Mali Fragment Quads" description="Number of quads rasterized" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads ZS test" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-TMIx_FRAG_QUADS_EZS_UPDATE" title="Mali Fragment Quads" name="Quads ZS update" description="Number of quads doing early ZS update"/>
    <event counter="ARM_Mali-TMIx_FRAG_QUADS_EZS_KILL" title="Mali Fragment Quads" name="Quads ZS killed" description="Number of quads killed by the early ZS test"/>
    <event counter="ARM_Mali-TMIx_FRAG_LZS_TEST" title="Mali LZS Test" name="LZS threads" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-TMIx_FRAG_LZS_KILL" title="Mali LZS Test" name="LZS threads killed" description="Number of threads killed by the late ZS test"/>
    <event counter="ARM_Mali-TMIx_FRAG_PTILES" title="Mali Tiles" name="Tiles rendered" description="Number of physical tiles rendered"/>
    <event counter="ARM_Mali-TMIx_FRAG_TRANS_ELIM" title="Mali Tiles" name="Tiles trans elim" description="Number of transaction elimination signature matches"/>
    <event counter="ARM_Mali-TMIx_QUAD_FPK_KILLER" title="Mali FPK Queue" name="Quads enter" description="Number of quads which enter the FPK queue and can kill other quads"/>
    <event counter="ARM_Mali-TMIx_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles compute processing is active"/>
    <event counter="ARM_Mali-TMIx_COMPUTE_TASKS" title="Mali Core Compute" name="Compute tasks" description="Number of compute tasks" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_COMPUTE_WARPS" title="Mali Core Warps" name="Compute warps" description="Number of compute warps started"/>
    <event counter="ARM_Mali-TMIx_COMPUTE_STARVING" title="Mali Core Cycles" name="Compute starving" description="Number of cycles unable to issue new compute threads" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_EXEC_CORE_ACTIVE" title="Mali Core Cycles" name="Core cycles" description="Number of cycles the execution core is active"/>
    <event counter="ARM_Mali-TMIx_EXEC_ACTIVE" title="Mali Core Cycles" name="Engine cycles" description="Number of cycles the execution engine is active" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_EXEC_INSTR_COUNT" title="Mali Instructions" name="Instruction count" description="Number of instruction tuples executed per compute unit"/>
    <event counter="ARM_Mali-TMIx_EXEC_INSTR_DIVERGED" title="Mali Instructions" name="Instruction diverged" description="Number of diverged instruction tuples per compute unit"/>
    <event counter="ARM_Mali-TMIx_EXEC_INSTR_STARVING" title="Mali Instructions" name="Instruction starving" description="Number of instruction starvation cycles per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_ARITH_INSTR_SINGLE_FMA" title="Mali Instructions" name="Single FMA instructions" description="Number of completed single FMA arithmetic instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_ARITH_INSTR_DOUBLE" title="Mali Instructions" name="Double intructions" description="Number of completed double arithmetic instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_ARITH_INSTR_MSG" title="Mali Instructions" name="Arithmetic instructions" description="Number of completed arithmetic and message passing instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_ARITH_INSTR_MSG_ONLY" title="Mali Instructions" name="Messages passing instructions" description="Number of completed message passing instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_TEX_INSTR" title="Mali Texture Instructions" name="Completed" description="Number of TEX instructions completed"/>
    <event counter="ARM_Mali-TMIx_TEX_INSTR_MIPMAP" title="Mali Texture Instructions" name="Mipmapped" description="Number of TEX instructions accessing mipmapped textures" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_TEX_INSTR_COMPRESSED" title="Mali Texture Instructions" name="Compressed" description="Number of TEX instructions accessing compressed textures"/>
    <event counter="ARM_Mali-TMIx_TEX_INSTR_3D" title="Mali Texture Instructions" name="3D" description="Number of TEX instructions accessing 3D textures"/>
    <event counter="ARM_Mali-TMIx_TEX_INSTR_TRILINEAR" title="Mali Texture Instructions" name="Trilinear" description="Number of TEX instructions performing trilinear filtering"/>
    <event counter="ARM_Mali-TMIx_TEX_COORD_ISSUE" title="Mali Texture Threads" name="Texture threads" description="Number of threads issued to the texel coordinate stage"/>
    <event counter="ARM_Mali-TMIx_TEX_COORD_STALL" title="Mali Texture Cycles" name="Texel coordingates stage" description="Number of cycles the texel coordinate stage is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_TEX_STARVE_CACHE" title="Mali Texture Cycles" name="Cache starvation" description="Number of texture cache starvation cycles" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_TEX_STARVE_FILTER" title="Mali Texture Cycles" name="Filter starvation" description="Number of texture filter starvation cycles" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_LS_MEM_READ_FULL" title="Mali Memory" name="Full read accesses" description="Number of full memory read accesses (128-bit)"/>
    <event counter="ARM_Mali-TMIx_LS_MEM_READ_SHORT" title="Mali Memory" name="Short read accesses" description="Number of short memory read accesses (less than 128-bit)"/>
    <event counter="ARM_Mali-TMIx_LS_MEM_WRITE_FULL" title="Mali Memory" name="Full write accesses" description="Number of full memory write accesses (128-bit)"/>
    <event counter="ARM_Mali-TMIx_LS_MEM_WRITE_SHORT" title="Mali Memory" name="Short write accesses" description="Number of short memory write accesses (less than 128-bit)"/>
    <event counter="ARM_Mali-TMIx_LS_MEM_ATOMIC" title="Mali Memory" name="Atomic accesses" description="Number of atomic memory accesses" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_VARY_INSTR" title="Mali Instructions" name="Varying instructions" description="Number of varying instructions completed"/>
    <event counter="ARM_Mali-TMIx_VARY_SLOT_32" title="Mali Varying Slots" name="32-bit" description="Number of 32-bit varying slots"/>
    <event counter="ARM_Mali-TMIx_VARY_SLOT_16" title="Mali Varying Slots" name="16-bit" description="Number of 16-bit varying slots"/>
    <event counter="ARM_Mali-TMIx_ATTR_INSTR" title="Mali Instructions" name="Attribute instructions" description="Number of load/store attribute instructions completed"/>
    <event counter="ARM_Mali-TMIx_ARITH_INSTR_FP_MUL" title="Mali Instructions" name="Floating-point multiply instructions" description="Number of completed floating-point multiply instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_BEATS_RD_FTC" title="Mali Cache Thread Creator" name="Read beats" description="Number of read beats for the fragment thread creator"/>
    <event counter="ARM_Mali-TMIx_BEATS_RD_FTC_EXT" title="Mali Cache Thread Creator" name="Read beats external" description="Number of external read beats for the fragment thread creator"/>
    <event counter="ARM_Mali-TMIx_BEATS_RD_LSC" title="Mali Cache Load/Store" name="Read beats" description="Number of read beats for the load/store cache"/>
    <event counter="ARM_Mali-TMIx_BEATS_RD_LSC_EXT" title="Mali Cache Load/Store" name="Read beats external" description="Number of external read beats for the load/store cache"/>
    <event counter="ARM_Mali-TMIx_BEATS_RD_TEX" title="Mali Cache Texture" name="Read beats" description="Number of read beats for the texture cache"/>
    <event counter="ARM_Mali-TMIx_BEATS_RD_TEX_EXT" title="Mali Cache Texture" name="Read beats external" description="Number of external read beats for the texture cache"/>
    <event counter="ARM_Mali-TMIx_BEATS_RD_OTHER" title="Mali Cache Other" name="Read beats" description="Number of read beats for all other masters"/>
    <event counter="ARM_Mali-TMIx_BEATS_WR_LSC" title="Mali Cache Load/Store" name="Write Beats" description="Number of write beats for the load/store cache"/>
    <event counter="ARM_Mali-TMIx_BEATS_WR_TIB" title="Mali Cache Tile" name="Write beats" description="Number of write beats for the tile buffers"/>
  </category>
  <category name="Mali L2 Cache" per_cpu="no">
    <event counter="ARM_Mali-TMIx_MMU_REQUESTS" title="Mali L2 Cache Messages" name="MMU requests" description="Number of requests received by the MMU" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_RD_MSG_IN" title="Mali L2 Cache Messages" name="Reads in" description="Number of read messages received by the L2C from internal masters"/>
    <event counter="ARM_Mali-TMIx_L2_RD_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Reads in stalled" description="Number of cycles input read messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_WR_MSG_IN" title="Mali L2 Cache Messages" name="Writes in" description="Number of write messages received by the L2C from internal masters"/>
    <event counter="ARM_Mali-TMIx_L2_WR_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Writes in stalled" description="Number of cycles input write messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_SNP_MSG_IN" title="Mali L2 Cache Messages" name="Snoop in" description="Number of snoop messages received by the L2C from internal masters" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_SNP_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Snoop in stalled" description="Number of cycles input snoop messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_RD_MSG_OUT" title="Mali L2 Cache Messages" name="Reads out" description="Number of read messages sent by the L2C to internal masters" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_RD_MSG_OUT_STALL" title="Mali L2 Cache Messages" name="Reads out stalled" description="Number of cycles read messages are stalled by internal masters" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_WR_MSG_OUT" title="Mali L2 Cache Messages" name="Writes out" description="Number of write messages sent by the L2C to internal masters" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_ANY_LOOKUP" title="Mali L2 Cache Lookups" name="Any lookups" description="Number of L2C lookups"/>
    <event counter="ARM_Mali-TMIx_L2_READ_LOOKUP" title="Mali L2 Cache Lookups" name="Read lookups" description="Number of L2C lookups performed by read transactions" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_WRITE_LOOKUP" title="Mali L2 Cache Lookups" name="Write lookups" description="Number of L2C lookups performed by write transactions" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_SNOOP_LOOKUP" title="Mali L2 Cache Transactions" name="Ext snoop lookups" description="Number of L2C lookups performed by external snoop transactions" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_READ" title="Mali L2 Cache Transactions" name="Read Transactions" description="Number of external read transactions"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_READ_NOSNP" title="Mali L2 Cache Transactions" name="Reads NoSnp" description="Number of external ReadNoSnp transactions" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_READ_UNIQUE" title="Mali L2 Cache Transactions" name="Reads unique" description="Number of external ReadUnique transactions" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_READ_BEATS" title="Mali L2 Cache Beats" name="Read" description="Number of external read data beats"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_AR_STALL" title="Mali L2 Cache Stall" name="Read address" description="Number of cycles read address (AR) is stalled"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_AR_CNT_Q1" title="Mali L2 Cache Read Outstanding" name="0-25" description="Number of external read transactions when 0-25% outstanding"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_AR_CNT_Q2" title="Mali L2 Cache Read Outstanding" name="25-50" description="Number of external read transactions when 25-50% outstanding"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_AR_CNT_Q3" title="Mali L2 Cache Read Outstanding" name="50-75" description="Number of external read transactions when 50-75% outstanding"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_RRESP_0_127" title="Mali L2 Cache Read Latency" name="0-127" description="Number of read responses with 0-127 cycle latency"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_RRESP_128_191" title="Mali L2 Cache Read Latency" name="128-191" description="Number of read responses with 128-191 cycle latency"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_RRESP_192_255" title="Mali L2 Cache Read Latency" name="192-255" description="Number of read responses with 192-255 cycle latency"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_RRESP_256_319" title="Mali L2 Cache Read Latency" name="256-319" description="Number of read responses with 256-319 cycle latency"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_RRESP_320_383" title="Mali L2 Cache Read Latency" name="320-383" description="Number of read responses with 320-383 cycle latency"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_WRITE" title="Mali L2 Cache Transactions" name="Write" description="Number of external write transactions"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_WRITE_NOSNP_FULL" title="Mali L2 Cache Transactions" name="Writes NoSnpFull" description="Number of external WriteNoSnpFull transactions" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_WRITE_NOSNP_PTL" title="Mali L2 Cache Transactions" name="Writes NoSnpPtl" description="Number of external WriteNoSnpPtl transactions"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_WRITE_SNP_FULL" title="Mali L2 Cache Transactions" name="Writes BackFull" description="Number of external WriteBackFull or WriteUniqueFull transactions" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_WRITE_SNP_PTL" title="Mali L2 Cache Transactions" name="Writes BackPtl" description="Number of external WriteBackPtl or WriteUniquePtl transactions"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_WRITE_BEATS" title="Mali L2 Cache Beats" name="Write" description="Number of external write data beats"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_W_STALL" title="Mali L2 Cache Stall" name="Write data" description="Number of cycles write data (W) is stalled"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_AW_CNT_Q1" title="Mali L2 Cache Write Buffer" name="0-25" description="Number of external write transactions when the write buffer is 0-25% full"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_AW_CNT_Q2" title="Mali L2 Cache Write Buffer" name="25-50" description="Number of external write transactions when the write buffer is 25-50% full"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_AW_CNT_Q3" title="Mali L2 Cache Write Buffer" name="50-75" description="Number of external write transactions when the write buffer is 50-75% full"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_SNOOP" title="Mali L2 Cache Snoop" name="Snoop transactions" description="Number of external snoop transactions" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_SNOOP_STALL" title="Mali L2 Cache Snoop" name="Cycles stalled" description="Number of cycles external snoop requests are stalled" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_SNOOP_RESP_CLEAN" title="Mali L2 Cache Snoop" name="Ext Snoop hit resp clean" description="Number of external snoops that hit a clean line in the Level 2 cache" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_SNOOP_RESP_DATA" title="Mali L2 Cache Snoop" name="Ext Snoop hit data" description="Number of external snoops that hit in the Level 2 cache and return data" advanced="yes"/>
    <event counter="ARM_Mali-TMIx_L2_EXT_SNOOP_INTERNAL" title="Mali L2 Cache Snoop" name="Ext Snoop internal" description="Number of external snoops that cause snoops to Level 1 caches" advanced="yes"/>
  </category>
    <category name="Mali Job Manager" per_cpu="no">
    <event counter="ARM_Mali-TSIx_MESSAGES_SENT" title="Mali Job Manager Messages" name="Sent" description="Number of JCB messages sent by the job manager" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_MESSAGES_RECEIVED" title="Mali Job Manager Messages" name="Received" description="Number of JCB messages received by the job manager" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_GPU_ACTIVE" title="Mali Job Manager Cycles" name="GPU cycles" description="Number of cycles the GPU was active"/>
    <event counter="ARM_Mali-TSIx_IRQ_ACTIVE" title="Mali Job Manager Cycles" name="IRQ cycles" description="Number of cycles with active interrupts"/>
    <event counter="ARM_Mali-TSIx_JS0_JOBS" title="Mali Job Manager Cycles" name="JS0 jobs" description="Number of jobs completed for JS0 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_JS0_TASKS" title="Mali Job Manager Cycles" name="JS0 tasks" description="Number of tasks completed for JS0 Job Slot"/>
    <event counter="ARM_Mali-TSIx_JS0_ACTIVE" title="Mali Job Manager Cycles" name="JS0 cycles" description="Number of cycles JS0 Job Slot was active"/>
    <event counter="ARM_Mali-TSIx_JS0_WAIT_READ" title="Mali Job Manager Cycles" name="JS0 wait read" description="Number of cycles JS0 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_JS0_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS0 wait issue" description="Number of cycles JS0 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_JS0_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS0 wait depend" description="Number of cycles JS0 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_JS0_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS0 wait finish" description="Number of cycles JS0 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_JS1_JOBS" title="Mali Job Manager Cycles" name="JS1 jobs" description="Number of jobs completed for JS1 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_JS1_TASKS" title="Mali Job Manager Cycles" name="JS1 tasks" description="Number of tasks completed for JS1 Job Slot"/>
    <event counter="ARM_Mali-TSIx_JS1_ACTIVE" title="Mali Job Manager Cycles" name="JS1 cycles" description="Number of cycles JS1 Job Slot was active"/>
    <event counter="ARM_Mali-TSIx_JS1_WAIT_READ" title="Mali Job Manager Cycles" name="JS1 wait read" description="Number of cycles JS1 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_JS1_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS1 wait issue" description="Number of cycles JS1 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_JS1_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS1 wait depend" description="Number of cycles JS1 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_JS1_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS1 wait finish" description="Number of cycles JS1 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_JS2_JOBS" title="Mali Job Manager Cycles" name="JS2 jobs" description="Number of jobs completed for JS2 Job Slot" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_JS2_TASKS" title="Mali Job Manager Cycles" name="JS2 tasks" description="Number of tasks completed for JS2 Job Slot"/>
    <event counter="ARM_Mali-TSIx_JS2_ACTIVE" title="Mali Job Manager Cycles" name="JS2 cycles" description="Number of cycles JS2 Job Slot was active"/>
    <event counter="ARM_Mali-TSIx_JS2_WAIT_READ" title="Mali Job Manager Cycles" name="JS2 wait read" description="Number of cycles JS2 Job Slot stalled waiting for descriptors to be read" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_JS2_WAIT_ISSUE" title="Mali Job Manager Cycles" name="JS2 wait issue" description="Number of cycles JS2 Job Slot stalled unable to issue tasks because all available cores were full" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_JS2_WAIT_DEPEND" title="Mali Job Manager Cycles" name="JS2 wait depend" description="Number of cycles JS2 Job Slot stalled waiting for task dependencies" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_JS2_WAIT_FINISH" title="Mali Job Manager Cycles" name="JS2 wait finish" description="Number of cycles JS2 Job Slot stalled waiting for the last task to finish" advanced="yes"/>
  </category>
  <category name="Mali Tiler" per_cpu="no">
    <event counter="ARM_Mali-TSIx_TILER_ACTIVE" title="Mali Tiler Cycles" name="Tiler cycles" description="Number of cycles the tiler is active"/>
    <event counter="ARM_Mali-TSIx_JOBS_PROCESSED" title="Mali Tiler Cycles" name="Tiler processed" description="Number of processed tiler jobs" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_TRIANGLES" title="Mali Tiler Primitives" name="Triangles" description="Number of triangles processed"/>
    <event counter="ARM_Mali-TSIx_LINES" title="Mali Tiler Primitives" name="Lines" description="Number of lines processed"/>
    <event counter="ARM_Mali-TSIx_POINTS" title="Mali Tiler Primitives" name="Points" description="Number of points processed"/>
    <event counter="ARM_Mali-TSIx_FRONT_FACING" title="Mali Tiler Culling" name="Front facting prims" description="Number of front facing primitives"/>
    <event counter="ARM_Mali-TSIx_BACK_FACING" title="Mali Tiler Culling" name="Back facing prims" description="Number of back facing primitives"/>
    <event counter="ARM_Mali-TSIx_PRIM_VISIBLE" title="Mali Tiler Culling" name="Visible prims" description="Number of visible primitives"/>
    <event counter="ARM_Mali-TSIx_PRIM_CULLED" title="Mali Tiler Culling" name="Culled prims" description="Number of culled primitives"/>
    <event counter="ARM_Mali-TSIx_PRIM_CLIPPED" title="Mali Tiler Culling" name="Clipped prims" description="Number of clipped primitives"/>
    <event counter="ARM_Mali-TSIx_PRIM_SAT_CULLED" title="Mali Tiler Culling" name="Cullet prims SAT" description="Number of culled primitives via sample aware tiling"/>
    <event counter="ARM_Mali-TSIx_BUS_READ" title="Mali Tiler Bus" name="Tiler bus reads" description="Number of read data beats (128-bit) from the L2 cache"/>
    <event counter="ARM_Mali-TSIx_BUS_WRITE" title="Mali Tiler Bus" name="Tiler bus writes" description="Number of write data beats (128-bit) to the L2 cache"/>
    <event counter="ARM_Mali-TSIx_LOADING_DESC" title="Mali Tiler Cycles" name="Tiler loading descriptors" description="Number of cycles while waiting to load descriptors" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_IDVS_POS_SHAD_REQ" title="Mali Tiler IDVS" name="Position shading requests" description="Number of IDVS position shading requests"/>
    <event counter="ARM_Mali-TSIx_IDVS_POS_SHAD_WAIT" title="Mali Tiler IDVS" name="Position shading wait" description="Number of cycles waiting for position shading" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_IDVS_POS_SHAD_STALL" title="Mali Tiler IDVS" name="Position shading stall" description="Number of cycles stalled on IDVS interface requesting position shading" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_IDVS_POS_FIFO_FULL" title="Mali Tiler IDVS" name="Position FIFO full" description="Number of cycles the L2 FIFO is full and blocking position shading requests" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_PREFETCH_STALL" title="Mali Tiler Prefetch" name="Tiler stall" description="Number of cycles the prefetcher has valid data but is stalled by the vertex fetcher" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_VCACHE_HIT" title="Mali Tiler VCache" name="VCache hit" description="Number of Vertex Cache hits" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_VCACHE_MISS" title="Mali Tiler VCache" name="VCache miss" description="Number of Vertex Cache misses" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_VCACHE_LINE_WAIT" title="Mali Tiler VCache" name="VCache line wait" description="Number of cycles waiting for a free line in the Vertex Cache" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_VFETCH_POS_READ_WAIT" title="Mali Tiler VFetch" name="VFetch wait positions" description="Number of cycles spent reading in positions" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_VFETCH_VERTEX_WAIT" title="Mali Tiler VFetch" name="VFetch wait vertex" description="Number of cycles waiting for a valid vertex in the vertex fetcher" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_VFETCH_STALL" title="Mali Tiler VFetch" name="VFetch stall" description="Number of cycles the vertex fetcher has valid output data but is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_PRIMASSY_STALL" title="Mali Tiler Primitive Assembly" name="Assembly stall" description="Number of cycles the primitive assembly output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_BBOX_GEN_STALL" title="Mali Tiler Bounding Box" name="Bounding Box stall" description="Number of cycles the bounding box generator output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_IDVS_VBU_HIT" title="Mali Tiler IDVS" name="VBU hits" description="Number of VBU hits (divided by 4)" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_IDVS_VBU_MISS" title="Mali Tiler IDVS" name="VBU misses" description="Number of VBU misses (divided by 4)" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_IDVS_VBU_LINE_DEALLOCATE" title="Mali Tiler IDVS" name="VBU deallocated" description="Number of times a line in the VBU is deallocated" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_IDVS_VAR_SHAD_REQ" title="Mali Tiler IDVS" name="Varying shading requests" description="Number of varying shading requests"/>
    <event counter="ARM_Mali-TSIx_IDVS_VAR_SHAD_STALL" title="Mali Tiler IDVS" name="Varying shading stall" description="Number of cycles stalled on IDVS interface requesting varying shading" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_BINNER_STALL" title="Mali Tiler Binner" name="Binner stall" description="Number of cycles the binner output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_ITER_STALL" title="Mali Tiler Iterator" name="Iterator stall" description="Number of cycles the iterator output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_COMPRESS_MISS" title="Mali Tiler Compressor" name="Compressor misses" description="Number of misses in the write compressor" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_COMPRESS_STALL" title="Mali Tiler Compressor" name="Compressor stall" description="Number of cycles the write compressor output is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_PCACHE_HIT" title="Mali Tiler Pointer Cache" name="Pointer Cache hits" description="Number of Pointer Cache hits" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_PCACHE_MISS" title="Mali Tiler Pointer Cache" name="Pointer Cache misses" description="Number of Pointer Cache misses" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_PCACHE_MISS_STALL" title="Mali Tiler Pointer Cache" name="Pointer Cache misses stall" description="Number of cycles waiting to process a miss in the pointer cache" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_PCACHE_EVICT_STALL" title="Mali Tiler Pointer Cache" name="Pointer Cache eviction stall" description="Number of cycles waiting for eviction in the pointer cache to complete" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_PMGR_PTR_WR_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager wrtiteback stall" description="Number of cycles waiting for writeback pointer in the pointer manager" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_PMGR_PTR_RD_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager read stall" description="Number of cycles waiting for a valid pointer in the pointer manager" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_PMGR_CMD_WR_STALL" title="Mali Tiler Pointer Manager" name="Pointer Manager write buffer stall" description="Number of cycles waiting for the WRBUF to accept" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_WRBUF_ACTIVE" title="Mali Tiler Write Buffer" name="Write Buffer active" description="Number of cycles the Write Buffer is active" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_WRBUF_HIT" title="Mali Tiler Write Buffer" name="Write Buffer hits" description="Number of Write Buffer hits" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_WRBUF_MISS" title="Mali Tiler Write Buffer" name="Write Buffer misses" description="Number of Write Buffer misses" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_WRBUF_NO_FREE_LINE_STALL" title="Mali Tiler Write Buffer" name="Write Buffer no line stall" description="Number of cycles stalled waiting for a free line in the WRBUF" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_WRBUF_NO_AXI_ID_STALL" title="Mali Tiler Write Buffer" name="Write Buffer no AXI ID stall" description="Number of cycles the AXI interface is stalled due to the max transaction limit" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_WRBUF_AXI_STALL" title="Mali Tiler Write Buffer" name="Write Buffer AXI stall" description="Number of cycles the AXI write data interface is stalled" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_UTLB_TRANS" title="Mali Tiler UTLB" name="UTLB transactions" description="Number of transactions processed" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_UTLB_TRANS_HIT" title="Mali Tiler UTLB" name="UTLB transactions hits" description="Number of micro-TLB hits" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_UTLB_TRANS_STALL" title="Mali Tiler UTLB" name="UTLB transactions stall" description="Number of cycles transactions are stalled on the input" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_UTLB_TRANS_MISS_DELAY" title="Mali Tiler UTLB" name="UTLB transactions miss" description="Number of cycles transactions are delayed due to a miss divided by 64" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_UTLB_MMU_REQ" title="Mali Tiler UTLB" name="UTLB transactions MMU requests" description="Number of requests sent to the MMU" advanced="yes"/>
  </category>
  <category name="Mali Shader Core" per_cpu="no">
    <event counter="ARM_Mali-TSIx_FRAG_ACTIVE" title="Mali Core Cycles" name="Fragment cycles" description="Number of cycles fragment processing is active"/>
    <event counter="ARM_Mali-TSIx_FRAG_PRIMITIVES" title="Mali Fragment Primitives" name="Primitives loaded" description="Number of primitives loaded"/>
    <event counter="ARM_Mali-TSIx_FRAG_PRIM_RAST" title="Mali Fragment Primitives" name="Primitives rasterized" description="Number of rasterized primitives"/>
    <event counter="ARM_Mali-TSIx_FRAG_FPK_ACTIVE" title="Mali FPK Queue" name="FPK cycles" description="Number of cycles the forward pixel kill queue contains data"/>
    <event counter="ARM_Mali-TSIx_FRAG_STARVING" title="Mali Core Starving" name="Frameng starving" description="Number of cycles the fragment front end is starving the execution engine of new threads." advanced="yes"/>
    <event counter="ARM_Mali-TSIx_FRAG_WARPS" title="Mali Core Warps" name="Fragment warps" description="Number of fragment warps started"/>
    <event counter="ARM_Mali-TSIx_FRAG_PARTIAL_WARPS" title="Mali Core Warps" name="Fragment partial warps" description="Number of partial fragment warps started"/>
    <event counter="ARM_Mali-TSIx_FRAG_QUADS_RAST" title="0" name="Mali Fragment Quads" description="Number of quads rasterized" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_FRAG_QUADS_EZS_TEST" title="Mali Fragment Quads" name="Quads ZS test" description="Number of quads doing early ZS test"/>
    <event counter="ARM_Mali-TSIx_FRAG_QUADS_EZS_UPDATE" title="Mali Fragment Quads" name="Quads ZS update" description="Number of quads doing early ZS update"/>
    <event counter="ARM_Mali-TSIx_FRAG_QUADS_EZS_KILL" title="Mali Fragment Quads" name="Quads ZS killed" description="Number of quads killed by the early ZS test"/>
    <event counter="ARM_Mali-TSIx_FRAG_LZS_TEST" title="Mali LZS Test" name="LZS threads" description="Number of threads doing late ZS test"/>
    <event counter="ARM_Mali-TSIx_FRAG_LZS_KILL" title="Mali LZS Test" name="LZS threads killed" description="Number of threads killed by the late ZS test"/>
    <event counter="ARM_Mali-TSIx_FRAG_PTILES" title="Mali Tiles" name="Tiles rendered" description="Number of physical tiles rendered"/>
    <event counter="ARM_Mali-TSIx_FRAG_TRANS_ELIM" title="Mali Tiles" name="Tiles trans elim" description="Number of transaction elimination signature matches"/>
    <event counter="ARM_Mali-TSIx_QUAD_FPK_KILLER" title="Mali FPK Queue" name="Quads enter" description="Number of quads which enter the FPK queue and can kill other quads"/>
    <event counter="ARM_Mali-TSIx_COMPUTE_ACTIVE" title="Mali Core Cycles" name="Compute cycles" description="Number of cycles compute processing is active"/>
    <event counter="ARM_Mali-TSIx_COMPUTE_TASKS" title="Mali Core Compute" name="Compute tasks" description="Number of compute tasks" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_COMPUTE_WARPS" title="Mali Core Warps" name="Compute warps" description="Number of compute warps started"/>
    <event counter="ARM_Mali-TSIx_COMPUTE_STARVING" title="Mali Core Cycles" name="Compute starving" description="Number of cycles unable to issue new compute threads" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_EXEC_CORE_ACTIVE" title="Mali Core Cycles" name="Core cycles" description="Number of cycles the execution core is active"/>
    <event counter="ARM_Mali-TSIx_EXEC_ACTIVE" title="Mali Core Cycles" name="Engine cycles" description="Number of cycles the execution engine is active" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_EXEC_INSTR_COUNT" title="Mali Instructions" name="Instruction count" description="Number of instruction tuples executed per compute unit"/>
    <event counter="ARM_Mali-TSIx_EXEC_INSTR_DIVERGED" title="Mali Instructions" name="Instruction diverged" description="Number of diverged instruction tuples per compute unit"/>
    <event counter="ARM_Mali-TSIx_EXEC_INSTR_STARVING" title="Mali Instructions" name="Instruction starving" description="Number of instruction starvation cycles per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_ARITH_INSTR_SINGLE_FMA" title="Mali Instructions" name="Single FMA instructions" description="Number of completed single FMA arithmetic instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_ARITH_INSTR_DOUBLE" title="Mali Instructions" name="Double intructions" description="Number of completed double arithmetic instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_ARITH_INSTR_MSG" title="Mali Instructions" name="Arithmetic instructions" description="Number of completed arithmetic and message passing instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_ARITH_INSTR_MSG_ONLY" title="Mali Instructions" name="Messages passing instructions" description="Number of completed message passing instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_LS_MEM_READ_FULL" title="Mali Memory" name="Full read accesses" description="Number of full memory read accesses (128-bit)"/>
    <event counter="ARM_Mali-TSIx_LS_MEM_READ_SHORT" title="Mali Memory" name="Short read accesses" description="Number of short memory read accesses (less than 128-bit)"/>
    <event counter="ARM_Mali-TSIx_LS_MEM_WRITE_FULL" title="Mali Memory" name="Full write accesses" description="Number of full memory write accesses (128-bit)"/>
    <event counter="ARM_Mali-TSIx_LS_MEM_WRITE_SHORT" title="Mali Memory" name="Short write accesses" description="Number of short memory write accesses (less than 128-bit)"/>
    <event counter="ARM_Mali-TSIx_LS_MEM_ATOMIC" title="Mali Memory" name="Atomic accesses" description="Number of atomic memory accesses" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_VARY_INSTR" title="Mali Instructions" name="Varying instructions" description="Number of varying instructions completed"/>
    <event counter="ARM_Mali-TSIx_VARY_SLOT_32" title="Mali Varying Slots" name="32-bit" description="Number of 32-bit varying slots"/>
    <event counter="ARM_Mali-TSIx_VARY_SLOT_16" title="Mali Varying Slots" name="16-bit" description="Number of 16-bit varying slots"/>
    <event counter="ARM_Mali-TSIx_ATTR_INSTR" title="Mali Instructions" name="Attribute instructions" description="Number of load/store attribute instructions completed"/>
    <event counter="ARM_Mali-TSIx_ARITH_INSTR_FP_MUL" title="Mali Instructions" name="Floating-point multiply instructions" description="Number of completed floating-point multiply instructions per compute unit" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_BEATS_RD_FTC" title="Mali Cache Thread Creator" name="Read beats" description="Number of read beats for the fragment thread creator"/>
    <event counter="ARM_Mali-TSIx_BEATS_RD_FTC_EXT" title="Mali Cache Thread Creator" name="Read beats external" description="Number of external read beats for the fragment thread creator"/>
    <event counter="ARM_Mali-TSIx_BEATS_RD_LSC" title="Mali Cache Load/Store" name="Read beats" description="Number of read beats for the load/store cache"/>
    <event counter="ARM_Mali-TSIx_BEATS_RD_LSC_EXT" title="Mali Cache Load/Store" name="Read beats external" description="Number of external read beats for the load/store cache"/>
    <event counter="ARM_Mali-TSIx_BEATS_RD_TEX" title="Mali Cache Texture" name="Read beats" description="Number of read beats for the texture cache"/>
    <event counter="ARM_Mali-TSIx_BEATS_RD_TEX_EXT" title="Mali Cache Texture" name="Read beats external" description="Number of external read beats for the texture cache"/>
    <event counter="ARM_Mali-TSIx_BEATS_RD_OTHER" title="Mali Cache Other" name="Read beats" description="Number of read beats for all other masters"/>
    <event counter="ARM_Mali-TSIx_BEATS_WR_LSC" title="Mali Cache Load/Store" name="Write Beats" description="Number of write beats for the load/store cache"/>
    <event counter="ARM_Mali-TSIx_BEATS_WR_TIB" title="Mali Cache Tile" name="Write beats" description="Number of write beats for the tile buffers"/>
    <event counter="ARM_Mali-TSIx_TEX_MSGI_NUM_QUADS" title="Mali Textures (Messages)" name="Request Messages" description="Number of texture request messages received."/>
    <event counter="ARM_Mali-TSIx_TEX_DFCH_NUM_PASSES" title="Mali Textures (Passes)" name="Received" description="The number of passes received by the descriptor fetcher."/>
    <event counter="ARM_Mali-TSIx_TEX_DFCH_NUM_PASSES_MISS" title="Mali Textures (Passes)" name="Received with Cache Miss" description="The number of the passes received by the descriptor fetcher that encountered a cache miss in the Texture Descriptor Cache or the Sampler Descriptor Cache."/>
    <event counter="ARM_Mali-TSIx_TEX_DFCH_NUM_PASSES_MIP_MAP" title="Mali Textures (Passes)" name="Processed with Mip Maps" description="The number of passes processed by the descriptor fetcher that have mip-maps enabled."/>
    <event counter="ARM_Mali-TSIx_TEX_TIDX_NUM_SPLIT_MIP_MAP" title="Mali Textures (Passes)" name="Passes Split" description="The number of pass splits due to accessing multiple mip-map levels."/>
    <event counter="ARM_Mali-TSIx_TEX_TFCH_NUM_LINES_FETCHED" title="Mali Textures (Fetch)" name="Lines Fetched" description="The number of cache-lines fetched in total."/>
    <event counter="ARM_Mali-TSIx_TEX_TFCH_NUM_LINES_FETCHED_BLOCK_COMPRESSED" title="Mali Textures (Fetch)" name="Lines Fetched from Block-Compressed Textures" description=" The number of cache-lines fetched from block-compressed textures in memory."/>
    <event counter="ARM_Mali-TSIx_TEX_TFCH_NUM_OPERATIONS" title="Mali Textures (Fetch)" name="Texel Fetch Operations" description="The number of operations executed in the texel fetcher hit path."/>
    <event counter="ARM_Mali-TSIx_TEX_FILT_NUM_OPERATIONS" title="Mali Textures (Filter)" name="Filter Operations" description="The number of operations executed in the primary filtering unit."/>
  </category>
  <category name="Mali L2 Cache" per_cpu="no">
    <event counter="ARM_Mali-TSIx_MMU_REQUESTS" title="Mali L2 Cache Messages" name="MMU requests" description="Number of requests received by the MMU" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_RD_MSG_IN" title="Mali L2 Cache Messages" name="Reads in" description="Number of read messages received by the L2C from internal masters"/>
    <event counter="ARM_Mali-TSIx_L2_RD_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Reads in stalled" description="Number of cycles input read messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_WR_MSG_IN" title="Mali L2 Cache Messages" name="Writes in" description="Number of write messages received by the L2C from internal masters"/>
    <event counter="ARM_Mali-TSIx_L2_WR_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Writes in stalled" description="Number of cycles input write messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_SNP_MSG_IN" title="Mali L2 Cache Messages" name="Snoop in" description="Number of snoop messages received by the L2C from internal masters" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_SNP_MSG_IN_STALL" title="Mali L2 Cache Messages" name="Snoop in stalled" description="Number of cycles input snoop messages are stalled by the L2C" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_RD_MSG_OUT" title="Mali L2 Cache Messages" name="Reads out" description="Number of read messages sent by the L2C to internal masters" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_RD_MSG_OUT_STALL" title="Mali L2 Cache Messages" name="Reads out stalled" description="Number of cycles read messages are stalled by internal masters" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_WR_MSG_OUT" title="Mali L2 Cache Messages" name="Writes out" description="Number of write messages sent by the L2C to internal masters" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_ANY_LOOKUP" title="Mali L2 Cache Lookups" name="Any lookups" description="Number of L2C lookups"/>
    <event counter="ARM_Mali-TSIx_L2_READ_LOOKUP" title="Mali L2 Cache Lookups" name="Read lookups" description="Number of L2C lookups performed by read transactions" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_WRITE_LOOKUP" title="Mali L2 Cache Lookups" name="Write lookups" description="Number of L2C lookups performed by write transactions" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_SNOOP_LOOKUP" title="Mali L2 Cache Transactions" name="Ext snoop lookups" description="Number of L2C lookups performed by external snoop transactions" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_READ" title="Mali L2 Cache Transactions" name="Read Transactions" description="Number of external read transactions"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_READ_NOSNP" title="Mali L2 Cache Transactions" name="Reads NoSnp" description="Number of external ReadNoSnp transactions" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_READ_UNIQUE" title="Mali L2 Cache Transactions" name="Reads unique" description="Number of external ReadUnique transactions" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_READ_BEATS" title="Mali L2 Cache Beats" name="Read" description="Number of external read data beats"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_AR_STALL" title="Mali L2 Cache Stall" name="Read address" description="Number of cycles read address (AR) is stalled"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_AR_CNT_Q1" title="Mali L2 Cache Read Outstanding" name="0-25" description="Number of external read transactions when 0-25% outstanding"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_AR_CNT_Q2" title="Mali L2 Cache Read Outstanding" name="25-50" description="Number of external read transactions when 25-50% outstanding"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_AR_CNT_Q3" title="Mali L2 Cache Read Outstanding" name="50-75" description="Number of external read transactions when 50-75% outstanding"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_RRESP_0_127" title="Mali L2 Cache Read Latency" name="0-127" description="Number of read responses with 0-127 cycle latency"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_RRESP_128_191" title="Mali L2 Cache Read Latency" name="128-191" description="Number of read responses with 128-191 cycle latency"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_RRESP_192_255" title="Mali L2 Cache Read Latency" name="192-255" description="Number of read responses with 192-255 cycle latency"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_RRESP_256_319" title="Mali L2 Cache Read Latency" name="256-319" description="Number of read responses with 256-319 cycle latency"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_RRESP_320_383" title="Mali L2 Cache Read Latency" name="320-383" description="Number of read responses with 320-383 cycle latency"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_WRITE" title="Mali L2 Cache Transactions" name="Write" description="Number of external write transactions"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_WRITE_NOSNP_FULL" title="Mali L2 Cache Transactions" name="Writes NoSnpFull" description="Number of external WriteNoSnpFull transactions" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_WRITE_NOSNP_PTL" title="Mali L2 Cache Transactions" name="Writes NoSnpPtl" description="Number of external WriteNoSnpPtl transactions"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_WRITE_SNP_FULL" title="Mali L2 Cache Transactions" name="Writes BackFull" description="Number of external WriteBackFull or WriteUniqueFull transactions" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_WRITE_SNP_PTL" title="Mali L2 Cache Transactions" name="Writes BackPtl" description="Number of external WriteBackPtl or WriteUniquePtl transactions"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_WRITE_BEATS" title="Mali L2 Cache Beats" name="Write" description="Number of external write data beats"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_W_STALL" title="Mali L2 Cache Stall" name="Write data" description="Number of cycles write data (W) is stalled"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_AW_CNT_Q1" title="Mali L2 Cache Write Buffer" name="0-25" description="Number of external write transactions when the write buffer is 0-25% full"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_AW_CNT_Q2" title="Mali L2 Cache Write Buffer" name="25-50" description="Number of external write transactions when the write buffer is 25-50% full"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_AW_CNT_Q3" title="Mali L2 Cache Write Buffer" name="50-75" description="Number of external write transactions when the write buffer is 50-75% full"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_SNOOP" title="Mali L2 Cache Snoop" name="Snoop transactions" description="Number of external snoop transactions" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_SNOOP_STALL" title="Mali L2 Cache Snoop" name="Cycles stalled" description="Number of cycles external snoop requests are stalled" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_SNOOP_RESP_CLEAN" title="Mali L2 Cache Snoop" name="Ext Snoop hit resp clean" description="Number of external snoops that hit a clean line in the Level 2 cache" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_SNOOP_RESP_DATA" title="Mali L2 Cache Snoop" name="Ext Snoop hit data" description="Number of external snoops that hit in the Level 2 cache and return data" advanced="yes"/>
    <event counter="ARM_Mali-TSIx_L2_EXT_SNOOP_INTERNAL" title="Mali L2 Cache Snoop" name="Ext Snoop internal" description="Number of external snoops that cause snoops to Level 1 caches" advanced="yes"/>
  </category>
  <category name="Mali-V500">
    <event counter="ARM_Mali-V500_cnt0" title="MVE-V500 Stats" name="Samples" class="absolute" description="The number of times we have taken a sample"/>
    <event counter="ARM_Mali-V500_cnt1" title="MVE-V500 Input Totals" name="Queued input-buffers" class="absolute" description="The number of input-buffers that has been queued for consumption by the MVE"/>
    <event counter="ARM_Mali-V500_cnt2" title="MVE-V500 Input Totals" name="Consumed input-buffers" class="absolute" description="The number of input-buffers that has been consumed by the MVE and returned to the application"/>
    <event counter="ARM_Mali-V500_cnt3" title="MVE-V500 Output Totals" name="Queued output-buffers" class="absolute" description="The number of output-buffers that has been queued for usage by the MVE"/>
    <event counter="ARM_Mali-V500_cnt4" title="MVE-V500 Output Totals" name="Consumed output-buffers" class="absolute" description="The number of output-buffers that has been consumed by the MVE and returned to the application"/>
    <event counter="ARM_Mali-V500_cnt5" title="MVE-V500 Stats" name="Created Sessions" class="absolute" description="The number of created sessions throughout the lifetime of the process"/>
    <event counter="ARM_Mali-V500_cnt6" title="MVE-V500 Sessions" name="Active Sessions" description="The number of currently existing sessions"/>
    <event counter="ARM_Mali-V500_cnt7" title="MVE-V500 Stats" name="Processed Frames" class="absolute" description="The number of processed frames. A processed frame is one where the encode or decode is complete for that particular frame. Frames can be processed out of order so this is not the same as the number of output-buffers returned"/>
    <event counter="ARM_Mali-V500_cnt8" title="MVE-V500 Input Totals" name="Input Flushes Requested" class="absolute" description="The number of requested flushes of the input queue"/>
    <event counter="ARM_Mali-V500_cnt9" title="MVE-V500 Input Totals" name="Input Flushes Complete" class="absolute" description="The number of completed flushes of the input queue"/>
    <event counter="ARM_Mali-V500_cnt10" title="MVE-V500 Output Totals" name="Output Flushes Requested" class="absolute" description="The number of requested flushes of the output queue"/>
    <event counter="ARM_Mali-V500_cnt11" title="MVE-V500 Output Totals" name="Output Flushes Complete" class="absolute" description="The number of completed flushes of the output queue"/>
    <event counter="ARM_Mali-V500_cnt12" title="MVE-V500 Output" name="Queued Output Buffers (current)" description="The number of output-buffers that are currently queued for usage by the MVE"/>
    <event counter="ARM_Mali-V500_cnt13" title="MVE-V500 Input" name="Queued Input Buffers (current)" description="The number of input-buffers that are currently queued for consumption by the MVE"/>
    <event counter="ARM_Mali-V500_cnt14" title="MVE-V500 Output" name="Output Queue Flushes" description="The number of pending flushes for the MVE output-queue"/>
    <event counter="ARM_Mali-V500_cnt15" title="MVE-V500 Input" name="Input Queue Flushes" description="The number of pending flushes for the MVE input-queue"/>
    <event counter="ARM_Mali-V500_cnt16" title="MVE-V500 Stats" name="Errors encountered" class="absolute" description="The number of errors encountered"/>
    <event counter="ARM_Mali-V500_cnt17" title="MVE-V500 Bandwidth" name="Bits consumed" class="absolute" description="The number of bits consumed during decode"/>
    <event counter="ARM_Mali-V500_cnt18" title="MVE-V500 Bandwidth" name="AFBC bandwidth" class="absolute" description="The amount of AFBC-encoded bytes read or written"/>
    <event counter="ARM_Mali-V500_cnt19" title="MVE-V500 Bandwidth" name="Bandwidth (read)" class="absolute" description="The amount of bytes read over the AXI bus"/>
    <event counter="ARM_Mali-V500_cnt20" title="MVE-V500 Bandwidth" name="Bandwidth (write)" class="absolute" description="The amount of bytes written over the AXI bus"/>
    <event counter="ARM_Mali-V500_evn0" title="MVE-V500 Sessions" name="Session created" description="Generated when a session has been created"/>
    <event counter="ARM_Mali-V500_evn1" title="MVE-V500 Sessions" name="Session destroyed" description="Generated when a session has been destroyed"/>
    <event counter="ARM_Mali-V500_evn2" title="MVE-V500 Frames" name="Frame Processed" description="Generated when the MVE has finished processing a frame"/>
    <event counter="ARM_Mali-V500_evn3" title="MVE-V500 Output" name="Output buffer received" description="Generated when an an output buffer is returned to us from the MVE"/>
    <event counter="ARM_Mali-V500_evn4" title="MVE-V500 Input" name="Input buffer received" description="Generated when we an input buffer is returned to us from the MVE"/>
    <event counter="ARM_Mali-V500_act0" title="MVE-V500 Parsed" name="Activity" class="activity" activity1="activity" activity_color1="0x000000ff" rendering_type="bar" average_selection="yes" average_cores="yes" percentage="yes" per_cpu="yes" cores="8" description="Mali-V500 Activity"/>
    <event counter="ARM_Mali-V500_act1" title="MVE-V500 Piped" name="Activity" class="activity" activity1="activity" activity_color1="0x0000ff00" rendering_type="bar" average_selection="yes" average_cores="yes" percentage="yes" per_cpu="yes" cores="8" description="Mali-V500 Activity"/>
  </category>
  <counter_set name="Other_cnt" count="6"/>
  <category name="Other" counter_set="Other_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="Other_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Instruction architecturally executed, condition code check pass, software increment"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="Level 1 instruction cache refill"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="Level 1 instruction TLB refill"/>
    <event event="0x03" title="Cache" name="Data refill" description="Level 1 data cache refill"/>
    <event event="0x04" title="Cache" name="Data access" description="Level 1 data cache access"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="Level 1 data TLB refill"/>
    <event event="0x06" title="Instruction" name="Load" description="Instruction architecturally executed, condition code check pass, load"/>
    <event event="0x07" title="Instruction" name="Store" description="Instruction architecturally executed, condition code check pass, store"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Instruction architecturally executed, condition code check pass, exception return"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Instruction architecturally executed, condition code check pass, write to CONTEXTIDR"/>
    <event event="0x0c" title="Branch" name="PC change" description="Instruction architecturally executed, condition code check pass, software change of the PC"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Instruction architecturally executed, immediate branch"/>
    <event event="0x0e" title="Procedure" name="Return" description="Instruction architecturally executed, condition code check pass, procedure return"/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Instruction architecturally executed, condition code check pass, unaligned load or store"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Mispredicted or not predicted branch speculatively executed"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Predictable branch speculatively executed"/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="Level 1 instruction cache access"/>
    <event event="0x15" title="Cache" name="L1 data write" description="Level 1 data cache write-back"/>
    <event event="0x16" title="Cache" name="L2 data access" description="Level 2 data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="Level 2 data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="Level 2 data cache write-back"/>
    <event event="0x19" title="Bus" name="Access" description="Bus access"/>
    <event event="0x1a" title="Memory" name="Error" description="Local memory error"/>
    <event event="0x1b" title="Instruction" name="Speculative" description="Instruction speculatively executed"/>
    <event event="0x1c" title="Memory" name="Translation table" description="Instruction architecturally executed, condition code check pass, write to TTBR"/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
  </category>
  <counter_set name="Perf_Hardware_cnt" count="6"/>
  <category name="Perf Hardware" counter_set="Perf_Hardware_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="Perf_Hardware_ccnt" event="0" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="1" title="Instruction" name="Executed" description="Instruction executed"/>
    <event event="2" title="Cache" name="References" description="Cache References"/>
    <event event="3" title="Cache" name="Misses" description="Cache Misses"/>
    <event event="4" title="Branch" name="Instructions" description="Branch or other change in program flow that could have been predicted by the branch prediction resources of the processor"/>
    <event event="5" title="Branch" name="Misses" description="Branch mispredicted or not predicted"/>
    <event event="6" title="Bus" name="Cycles" description="Bus Cycles"/>
    <event event="7" title="Instruction" name="Stalled Frontend" description="Stalled Frontend Cycles"/>
    <event event="8" title="Instruction" name="Stalled Backend" description="Stalled Backend Cycles"/>
  </category>
  <counter_set name="Perf_Software_cnt" count="6"/>
  <category name="Perf Software" counter_set="Perf_Software_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="Perf_Software_ccnt" event="0" title="Clock" name="CPU Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="1" title="Clock" name="Task Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of task clock cycles"/>
    <event event="3" title="Process" name="Context Switches" display="average" units="" average_selection="yes" average_cores="yes" description="The number of context switches"/>
    <event event="4" title="Process" name="CPU Migrations" display="average" units="" average_selection="yes" average_cores="yes" description="The number of process CPU migrations"/>
    <event event="2" title="Page Faults" name="Faults" display="average" units="" average_selection="yes" average_cores="yes" description="The number of page faults"/>
    <event event="5" title="Page Faults" name="Major Faults" display="average" units="" average_selection="yes" average_cores="yes" description="The number of page faults that required to read from disk"/>
    <event event="6" title="Page Faults" name="Minor Faults" display="average" units="" average_selection="yes" average_cores="yes" description="The number of page faults that did not require to read from disk"/>
    <event event="7" title="Alignment Faults" name="Faults" display="average" units="" average_selection="yes" average_cores="yes" description="The number of unaligned read faults"/>
    <event event="8" title="Emulation Faults" name="Faults" display="average" units="" average_selection="yes" average_cores="yes" description="The number of emulation faults"/>
  </category>
  <counter_set name="ScorpionMP_cnt" count="4"/>
  <category name="ScorpionMP" counter_set="ScorpionMP_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ScorpionMP_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Incremented only on writes to the Software Increment Register"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="Instruction fetch that causes a refill of at least the level of instruction or unified cache closest to the processor"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="Instruction fetch that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x03" title="Cache" name="Data refill" description="Memory Read or Write operation that causes a refill of at least the level of data or unified cache closest to the processor"/>
    <event event="0x04" title="Cache" name="Data access" description="Memory Read or Write operation that causes a cache access to at least the level of data or unified cache closest to the processor"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="Memory Read or Write operation that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x06" title="Instruction" name="Load" description="Memory-reading instruction architecturally executed"/>
    <event event="0x07" title="Instruction" name="Store" description="Memory-writing instruction architecturally executed"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exceptions taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return architecturally executed"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Instruction that writes to the CONTEXTIDR architecturally executed"/>
    <event event="0x0c" title="Program Counter" name="SW change" description="Software change of PC, except by an exception, architecturally executed"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Immediate branch architecturally executed"/>
    <event event="0x0e" title="Branch" name="Procedure Return" description="Procedure return architecturally executed (not by exceptions)"/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Unaligned access architecturally executed"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Branch mispredicted or not predicted"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Branch or other change in program flow that could have been predicted by the branch prediction resources of the processor"/>
    <event event="0x4c" title="Scorpion" name="ICACHE_EXPL_INV" description="I-cache explicit invalidates"/>
    <event event="0x4d" title="Scorpion" name="ICACHE_MISS" description="I-cache misses"/>
    <event event="0x4e" title="Scorpion" name="ICACHE_ACCESS" description="I-cache accesses"/>
    <event event="0x4f" title="Scorpion" name="ICACHE_CACHEREQ_L2" description="I-cache cacheable requests to L2"/>
    <event event="0x50" title="Scorpion" name="ICACHE_NOCACHE_L2" description="I-cache non-cacheable requests to L2"/>
    <event event="0x51" title="Scorpion" name="HIQUP_NOPED" description="Conditional instructions HIQUPs NOPed"/>
    <event event="0x52" title="Scorpion" name="DATA_ABORT" description="Interrupts and Exceptions Data Abort"/>
    <event event="0x53" title="Scorpion" name="IRQ" description="Interrupts and Exceptions IRQ"/>
    <event event="0x54" title="Scorpion" name="FIQ" description="Interrupts and Exceptions FIQ"/>
    <event event="0x55" title="Scorpion" name="ALL_EXCPT" description="Interrupts and Exceptions All interrupts"/>
    <event event="0x56" title="Scorpion" name="UNDEF" description="Interrupts and Exceptions Undefined"/>
    <event event="0x57" title="Scorpion" name="SVC" description="Interrupts and Exceptions SVC"/>
    <event event="0x58" title="Scorpion" name="SMC" description="Interrupts and Exceptions SMC"/>
    <event event="0x59" title="Scorpion" name="PREFETCH_ABORT" description="Interrupts and Exceptions Prefetch Abort"/>
    <event event="0x5a" title="Scorpion" name="INDEX_CHECK" description="Interrupts and Exceptions Index Check"/>
    <event event="0x5b" title="Scorpion" name="NULL_CHECK" description="Interrupts and Exceptions Null Check"/>
    <event event="0x5c" title="Scorpion" name="EXPL_ICIALLU" description="I-cache and BTAC Invalidates Explicit ICIALLU"/>
    <event event="0x5d" title="Scorpion" name="IMPL_ICIALLU" description="I-cache and BTAC Invalidates Implicit ICIALLU"/>
    <event event="0x5e" title="Scorpion" name="NONICIALLU_BTAC_INV" description="I-cache and BTAC Invalidates Non-ICIALLU BTAC Invalidate"/>
    <event event="0x5f" title="Scorpion" name="ICIMVAU_IMPL_ICIALLU" description="I-cache and BTAC Invalidates ICIMVAU-implied ICIALLU"/>
    <event event="0x60" title="Scorpion" name="SPIPE_ONLY_CYCLES" description="Issue S-pipe only issue cycles"/>
    <event event="0x61" title="Scorpion" name="XPIPE_ONLY_CYCLES" description="Issue X-pipe only issue cycles"/>
    <event event="0x62" title="Scorpion" name="DUAL_CYCLES" description="Issue dual issue cycles"/>
    <event event="0x63" title="Scorpion" name="DISPATCH_ANY_CYCLES" description="Dispatch any dispatch cycles"/>
    <event event="0x64" title="Scorpion" name="FIFO_FULLBLK_CMT" description="Commits Trace FIFO full Blk CMT"/>
    <event event="0x65" title="Scorpion" name="FAIL_COND_INST" description="Conditional instructions failing conditional instrs (excluding branches)"/>
    <event event="0x66" title="Scorpion" name="PASS_COND_INST" description="Conditional instructions passing conditional instrs (excluding branches)"/>
    <event event="0x67" title="Scorpion" name="ALLOW_VU_CLK" description="Unit Clock Gating Allow VU Clks"/>
    <event event="0x68" title="Scorpion" name="VU_IDLE" description="Unit Clock Gating VU Idle"/>
    <event event="0x69" title="Scorpion" name="ALLOW_L2_CLK" description="Unit Clock Gating Allow L2 Clks"/>
    <event event="0x6a" title="Scorpion" name="L2_IDLE" description="Unit Clock Gating L2 Idle"/>
    <event event="0x6b" title="Scorpion" name="DTLB_IMPL_INV_SCTLR_DACR" description="DTLB implicit invalidates writes to SCTLR and DACR"/>
    <event event="0x6c" title="Scorpion" name="DTLB_EXPL_INV" description="DTLB explicit invalidates"/>
    <event event="0x6d" title="Scorpion" name="DTLB_MISS" description="DTLB misses"/>
    <event event="0x6e" title="Scorpion" name="DTLB_ACCESS" description="DTLB accesses"/>
    <event event="0x6f" title="Scorpion" name="ITLB_MISS" description="ITLB misses"/>
    <event event="0x70" title="Scorpion" name="ITLB_IMPL_INV" description="ITLB implicit ITLB invalidates"/>
    <event event="0x71" title="Scorpion" name="ITLB_EXPL_INV" description="ITLB explicit ITLB invalidates"/>
    <event event="0x72" title="Scorpion" name="UTLB_D_MISS" description="UTLB d-side misses"/>
    <event event="0x73" title="Scorpion" name="UTLB_D_ACCESS" description="UTLB d-side accesses"/>
    <event event="0x74" title="Scorpion" name="UTLB_I_MISS" description="UTLB i-side misses"/>
    <event event="0x75" title="Scorpion" name="UTLB_I_ACCESS" description="UTLB i-side accesses"/>
    <event event="0x76" title="Scorpion" name="UTLB_INV_ASID" description="UTLB invalidate by ASID"/>
    <event event="0x77" title="Scorpion" name="UTLB_INV_MVA" description="UTLB invalidate by MVA"/>
    <event event="0x78" title="Scorpion" name="UTLB_INV_ALL" description="UTLB invalidate all"/>
    <event event="0x79" title="Scorpion" name="S2_HOLD_RDQ_UNAVAIL" description="S2 hold RDQ unavail"/>
    <event event="0x7a" title="Scorpion" name="S2_HOLD" description="S2 hold"/>
    <event event="0x7b" title="Scorpion" name="S2_HOLD_DEV_OP" description="S2 hold device op"/>
    <event event="0x7c" title="Scorpion" name="S2_HOLD_ORDER" description="S2 hold strongly ordered op"/>
    <event event="0x7d" title="Scorpion" name="S2_HOLD_BARRIER" description="S2 hold barrier"/>
    <event event="0x7e" title="Scorpion" name="VIU_DUAL_CYCLE" description="Scorpion VIU dual cycle"/>
    <event event="0x7f" title="Scorpion" name="VIU_SINGLE_CYCLE" description="Scorpion VIU single cycle"/>
    <event event="0x80" title="Scorpion" name="VX_PIPE_WAR_STALL_CYCLES" description="Scorpion VX pipe WAR cycles"/>
    <event event="0x81" title="Scorpion" name="VX_PIPE_WAW_STALL_CYCLES" description="Scorpion VX pipe WAW cycles"/>
    <event event="0x82" title="Scorpion" name="VX_PIPE_RAW_STALL_CYCLES" description="Scorpion VX pipe RAW cycles"/>
    <event event="0x83" title="Scorpion" name="VX_PIPE_LOAD_USE_STALL" description="Scorpion VX pipe load use stall"/>
    <event event="0x84" title="Scorpion" name="VS_PIPE_WAR_STALL_CYCLES" description="Scorpion VS pipe WAR stall cycles"/>
    <event event="0x85" title="Scorpion" name="VS_PIPE_WAW_STALL_CYCLES" description="Scorpion VS pipe WAW stall cycles"/>
    <event event="0x86" title="Scorpion" name="VS_PIPE_RAW_STALL_CYCLES" description="Scorpion VS pipe RAW stall cycles"/>
    <event event="0x87" title="Scorpion" name="EXCEPTIONS_INV_OPERATION" description="Scorpion invalid operation exceptions"/>
    <event event="0x88" title="Scorpion" name="EXCEPTIONS_DIV_BY_ZERO" description="Scorpion divide by zero exceptions"/>
    <event event="0x89" title="Scorpion" name="COND_INST_FAIL_VX_PIPE" description="Scorpion conditional instruction fail VX pipe"/>
    <event event="0x8a" title="Scorpion" name="COND_INST_FAIL_VS_PIPE" description="Scorpion conditional instruction fail VS pipe"/>
    <event event="0x8b" title="Scorpion" name="EXCEPTIONS_OVERFLOW" description="Scorpion overflow exceptions"/>
    <event event="0x8c" title="Scorpion" name="EXCEPTIONS_UNDERFLOW" description="Scorpion underflow exceptions"/>
    <event event="0x8d" title="Scorpion" name="EXCEPTIONS_DENORM" description="Scorpion denorm exceptions"/>
    <event event="0x8e" title="ScorpionMP" name="NUM_BARRIERS" description="Barriers"/>
    <event event="0x8f" title="ScorpionMP" name="BARRIER_CYCLES" description="Barrier cycles"/>
  </category>
  <counter_set name="Scorpion_cnt" count="4"/>
  <category name="Scorpion" counter_set="Scorpion_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="Scorpion_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Incremented only on writes to the Software Increment Register"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="Instruction fetch that causes a refill of at least the level of instruction or unified cache closest to the processor"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="Instruction fetch that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x03" title="Cache" name="Data refill" description="Memory Read or Write operation that causes a refill of at least the level of data or unified cache closest to the processor"/>
    <event event="0x04" title="Cache" name="Data access" description="Memory Read or Write operation that causes a cache access to at least the level of data or unified cache closest to the processor"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="Memory Read or Write operation that causes a TLB refill of at least the level of TLB closest to the processor"/>
    <event event="0x06" title="Instruction" name="Load" description="Memory-reading instruction architecturally executed"/>
    <event event="0x07" title="Instruction" name="Store" description="Memory-writing instruction architecturally executed"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exceptions taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return architecturally executed"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Instruction that writes to the CONTEXTIDR architecturally executed"/>
    <event event="0x0c" title="Program Counter" name="SW change" description="Software change of PC, except by an exception, architecturally executed"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Immediate branch architecturally executed"/>
    <event event="0x0e" title="Branch" name="Procedure Return" description="Procedure return architecturally executed (not by exceptions)"/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Unaligned access architecturally executed"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Branch mispredicted or not predicted"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Branch or other change in program flow that could have been predicted by the branch prediction resources of the processor"/>
    <event event="0x4c" title="Scorpion" name="ICACHE_EXPL_INV" description="I-cache explicit invalidates"/>
    <event event="0x4d" title="Scorpion" name="ICACHE_MISS" description="I-cache misses"/>
    <event event="0x4e" title="Scorpion" name="ICACHE_ACCESS" description="I-cache accesses"/>
    <event event="0x4f" title="Scorpion" name="ICACHE_CACHEREQ_L2" description="I-cache cacheable requests to L2"/>
    <event event="0x50" title="Scorpion" name="ICACHE_NOCACHE_L2" description="I-cache non-cacheable requests to L2"/>
    <event event="0x51" title="Scorpion" name="HIQUP_NOPED" description="Conditional instructions HIQUPs NOPed"/>
    <event event="0x52" title="Scorpion" name="DATA_ABORT" description="Interrupts and Exceptions Data Abort"/>
    <event event="0x53" title="Scorpion" name="IRQ" description="Interrupts and Exceptions IRQ"/>
    <event event="0x54" title="Scorpion" name="FIQ" description="Interrupts and Exceptions FIQ"/>
    <event event="0x55" title="Scorpion" name="ALL_EXCPT" description="Interrupts and Exceptions All interrupts"/>
    <event event="0x56" title="Scorpion" name="UNDEF" description="Interrupts and Exceptions Undefined"/>
    <event event="0x57" title="Scorpion" name="SVC" description="Interrupts and Exceptions SVC"/>
    <event event="0x58" title="Scorpion" name="SMC" description="Interrupts and Exceptions SMC"/>
    <event event="0x59" title="Scorpion" name="PREFETCH_ABORT" description="Interrupts and Exceptions Prefetch Abort"/>
    <event event="0x5a" title="Scorpion" name="INDEX_CHECK" description="Interrupts and Exceptions Index Check"/>
    <event event="0x5b" title="Scorpion" name="NULL_CHECK" description="Interrupts and Exceptions Null Check"/>
    <event event="0x5c" title="Scorpion" name="EXPL_ICIALLU" description="I-cache and BTAC Invalidates Explicit ICIALLU"/>
    <event event="0x5d" title="Scorpion" name="IMPL_ICIALLU" description="I-cache and BTAC Invalidates Implicit ICIALLU"/>
    <event event="0x5e" title="Scorpion" name="NONICIALLU_BTAC_INV" description="I-cache and BTAC Invalidates Non-ICIALLU BTAC Invalidate"/>
    <event event="0x5f" title="Scorpion" name="ICIMVAU_IMPL_ICIALLU" description="I-cache and BTAC Invalidates ICIMVAU-implied ICIALLU"/>
    <event event="0x60" title="Scorpion" name="SPIPE_ONLY_CYCLES" description="Issue S-pipe only issue cycles"/>
    <event event="0x61" title="Scorpion" name="XPIPE_ONLY_CYCLES" description="Issue X-pipe only issue cycles"/>
    <event event="0x62" title="Scorpion" name="DUAL_CYCLES" description="Issue dual issue cycles"/>
    <event event="0x63" title="Scorpion" name="DISPATCH_ANY_CYCLES" description="Dispatch any dispatch cycles"/>
    <event event="0x64" title="Scorpion" name="FIFO_FULLBLK_CMT" description="Commits Trace FIFO full Blk CMT"/>
    <event event="0x65" title="Scorpion" name="FAIL_COND_INST" description="Conditional instructions failing conditional instrs (excluding branches)"/>
    <event event="0x66" title="Scorpion" name="PASS_COND_INST" description="Conditional instructions passing conditional instrs (excluding branches)"/>
    <event event="0x67" title="Scorpion" name="ALLOW_VU_CLK" description="Unit Clock Gating Allow VU Clks"/>
    <event event="0x68" title="Scorpion" name="VU_IDLE" description="Unit Clock Gating VU Idle"/>
    <event event="0x69" title="Scorpion" name="ALLOW_L2_CLK" description="Unit Clock Gating Allow L2 Clks"/>
    <event event="0x6a" title="Scorpion" name="L2_IDLE" description="Unit Clock Gating L2 Idle"/>
    <event event="0x6b" title="Scorpion" name="DTLB_IMPL_INV_SCTLR_DACR" description="DTLB implicit invalidates writes to SCTLR and DACR"/>
    <event event="0x6c" title="Scorpion" name="DTLB_EXPL_INV" description="DTLB explicit invalidates"/>
    <event event="0x6d" title="Scorpion" name="DTLB_MISS" description="DTLB misses"/>
    <event event="0x6e" title="Scorpion" name="DTLB_ACCESS" description="DTLB accesses"/>
    <event event="0x6f" title="Scorpion" name="ITLB_MISS" description="ITLB misses"/>
    <event event="0x70" title="Scorpion" name="ITLB_IMPL_INV" description="ITLB implicit ITLB invalidates"/>
    <event event="0x71" title="Scorpion" name="ITLB_EXPL_INV" description="ITLB explicit ITLB invalidates"/>
    <event event="0x72" title="Scorpion" name="UTLB_D_MISS" description="UTLB d-side misses"/>
    <event event="0x73" title="Scorpion" name="UTLB_D_ACCESS" description="UTLB d-side accesses"/>
    <event event="0x74" title="Scorpion" name="UTLB_I_MISS" description="UTLB i-side misses"/>
    <event event="0x75" title="Scorpion" name="UTLB_I_ACCESS" description="UTLB i-side accesses"/>
    <event event="0x76" title="Scorpion" name="UTLB_INV_ASID" description="UTLB invalidate by ASID"/>
    <event event="0x77" title="Scorpion" name="UTLB_INV_MVA" description="UTLB invalidate by MVA"/>
    <event event="0x78" title="Scorpion" name="UTLB_INV_ALL" description="UTLB invalidate all"/>
    <event event="0x79" title="Scorpion" name="S2_HOLD_RDQ_UNAVAIL" description="S2 hold RDQ unavail"/>
    <event event="0x7a" title="Scorpion" name="S2_HOLD" description="S2 hold"/>
    <event event="0x7b" title="Scorpion" name="S2_HOLD_DEV_OP" description="S2 hold device op"/>
    <event event="0x7c" title="Scorpion" name="S2_HOLD_ORDER" description="S2 hold strongly ordered op"/>
    <event event="0x7d" title="Scorpion" name="S2_HOLD_BARRIER" description="S2 hold barrier"/>
    <event event="0x7e" title="Scorpion" name="VIU_DUAL_CYCLE" description="Scorpion VIU dual cycle"/>
    <event event="0x7f" title="Scorpion" name="VIU_SINGLE_CYCLE" description="Scorpion VIU single cycle"/>
    <event event="0x80" title="Scorpion" name="VX_PIPE_WAR_STALL_CYCLES" description="Scorpion VX pipe WAR cycles"/>
    <event event="0x81" title="Scorpion" name="VX_PIPE_WAW_STALL_CYCLES" description="Scorpion VX pipe WAW cycles"/>
    <event event="0x82" title="Scorpion" name="VX_PIPE_RAW_STALL_CYCLES" description="Scorpion VX pipe RAW cycles"/>
    <event event="0x83" title="Scorpion" name="VX_PIPE_LOAD_USE_STALL" description="Scorpion VX pipe load use stall"/>
    <event event="0x84" title="Scorpion" name="VS_PIPE_WAR_STALL_CYCLES" description="Scorpion VS pipe WAR stall cycles"/>
    <event event="0x85" title="Scorpion" name="VS_PIPE_WAW_STALL_CYCLES" description="Scorpion VS pipe WAW stall cycles"/>
    <event event="0x86" title="Scorpion" name="VS_PIPE_RAW_STALL_CYCLES" description="Scorpion VS pipe RAW stall cycles"/>
    <event event="0x87" title="Scorpion" name="EXCEPTIONS_INV_OPERATION" description="Scorpion invalid operation exceptions"/>
    <event event="0x88" title="Scorpion" name="EXCEPTIONS_DIV_BY_ZERO" description="Scorpion divide by zero exceptions"/>
    <event event="0x89" title="Scorpion" name="COND_INST_FAIL_VX_PIPE" description="Scorpion conditional instruction fail VX pipe"/>
    <event event="0x8a" title="Scorpion" name="COND_INST_FAIL_VS_PIPE" description="Scorpion conditional instruction fail VS pipe"/>
    <event event="0x8b" title="Scorpion" name="EXCEPTIONS_OVERFLOW" description="Scorpion overflow exceptions"/>
    <event event="0x8c" title="Scorpion" name="EXCEPTIONS_UNDERFLOW" description="Scorpion underflow exceptions"/>
    <event event="0x8d" title="Scorpion" name="EXCEPTIONS_DENORM" description="Scorpion denorm exceptions"/>
    <event event="0x8e" title="Scorpion" name="BANK_AB_HIT" description="L2 hit rates bank A/B hits"/>
    <event event="0x8f" title="Scorpion" name="BANK_AB_ACCESS" description="L2 hit rates bank A/B accesses"/>
    <event event="0x90" title="Scorpion" name="BANK_CD_HIT" description="L2 hit rates bank C/D hits"/>
    <event event="0x91" title="Scorpion" name="BANK_CD_ACCESS" description="L2 hit rates bank C/D accesses"/>
    <event event="0x92" title="Scorpion" name="BANK_AB_DSIDE_HIT" description="L2 hit rates bank A/B d-side hits"/>
    <event event="0x93" title="Scorpion" name="BANK_AB_DSIDE_ACCESS" description="L2 hit rates bank A/B d-side accesses"/>
    <event event="0x94" title="Scorpion" name="BANK_CD_DSIDE_HIT" description="L2 hit rates bank C/D d-side hits"/>
    <event event="0x95" title="Scorpion" name="BANK_CD_DSIDE_ACCESS" description="L2 hit rates bank C/D d-side accesses"/>
    <event event="0x96" title="Scorpion" name="BANK_AB_ISIDE_HIT" description="L2 hit rates bank A/B i-side hits"/>
    <event event="0x97" title="Scorpion" name="BANK_AB_ISIDE_ACCESS" description="L2 hit rates bank A/B i-side accesses"/>
    <event event="0x98" title="Scorpion" name="BANK_CD_ISIDE_HIT" description="L2 hit rates bank C/D i-side hits"/>
    <event event="0x99" title="Scorpion" name="BANK_CD_ISIDE_ACCESS" description="L2 hit rates bank C/D i-side accesses"/>
    <event event="0x9a" title="Scorpion" name="ISIDE_RD_WAIT" description="fills and castouts cycles that i-side RD requests wait on data from bus"/>
    <event event="0x9b" title="Scorpion" name="DSIDE_RD_WAIT" description="fills and castouts cycles that d-side RD requests wait on data from bus"/>
    <event event="0x9c" title="Scorpion" name="BANK_BYPASS_WRITE" description="fills and castouts bank bypass writes"/>
    <event event="0x9d" title="Scorpion" name="BANK_AB_NON_CASTOUT" description="fills and castouts bank A/B non-castout writes to bus"/>
    <event event="0x9e" title="Scorpion" name="BANK_AB_L2_CASTOUT" description="fills and castouts bank A/B L2 castouts (granules)"/>
    <event event="0x9f" title="Scorpion" name="BANK_CD_NON_CASTOUT" description="fills and castouts bank C/D non-castout writes to bus"/>
    <event event="0xa0" title="Scorpion" name="BANK_CD_L2_CASTOUT" description="fills and castouts bank C/D L2 castouts (granules)"/>
  </category>

<!-- PUB0 -->
<counter_set name="iWh2_PUB0_BM0_cnt" count="7" />
<category name="SPRD BIA_AP PUB0" counter_set="iWh2_PUB0_BM0_cnt" per_cpu="no">
  <!--
	PUB0_BIA_AP Performence Bus Monitor
  -->
  <event event="0x0000C002" title="BIA_AP" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 BIA_AP Read Transaction"/>
  <event event="0x0001C002" title="BIA_AP" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 BIA_AP Read BandWidth"/>
  <event event="0x0002C002" title="BIA_AP" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 BIA_AP Read Latency"/>
  <event event="0x0003C002" title="BIA_AP" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 BIA_AP Write Transaction"/>
  <event event="0x0004C002" title="BIA_AP" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 BIA_AP Write BandWidth"/>
  <event event="0x0005C002" title="BIA_AP" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 BIA_AP Write Latency"/>
  <event event="0x0006C002" title="BIA_AP" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 BIA_AP Peak BandWidth"/>
</category>

<counter_set name="iWh2_PUB0_BM1_cnt" count="7" />
<category name="SPRD VSP_GSP PUB0" counter_set="iWh2_PUB0_BM1_cnt" per_cpu="no">
  <!--
	PUB0_VSP_GSP Performence Bus Monitor
  -->
  <event event="0x0100C003" title="VSP_GSP" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 VSP_GSP Read Transaction"/>
  <event event="0x0101C003" title="VSP_GSP" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 VSP_GSP Read BandWidth"/>
  <event event="0x0102C003" title="VSP_GSP" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 VSP_GSP Read Latency"/>
  <event event="0x0103C003" title="VSP_GSP" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 VSP_GSP Write Transaction"/>
  <event event="0x0104C003" title="VSP_GSP" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 VSP_GSP Write BandWidth"/>
  <event event="0x0105C003" title="VSP_GSP" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 VSP_GSP Write Latency"/>
  <event event="0x0106C003" title="VSP_GSP" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 VSP_GSP Peak BandWidth"/>
</category>

<counter_set name="iWh2_PUB0_BM2_cnt" count="7" />
<category name="SPRD DISP_CAM PUB0" counter_set="iWh2_PUB0_BM2_cnt" per_cpu="no">
  <!--
	PUB0_DISP_CAM Performence Bus Monitor
  -->
  <event event="0x0200C004" title="DISP_CAM" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 DISP_CAM Read Transaction"/>
  <event event="0x0201C004" title="DISP_CAM" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 DISP_CAM Read BandWidth"/>
  <event event="0x0202C004" title="DISP_CAM" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 DISP_CAM Read Latency"/>
  <event event="0x0203C004" title="DISP_CAM" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 DISP_CAM Write Transaction"/>
  <event event="0x0204C004" title="DISP_CAM" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 DISP_CAM Write BandWidth"/>
  <event event="0x0205C004" title="DISP_CAM" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 DISP_CAM Write Latency"/>
  <event event="0x0206C004" title="DISP_CAM" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 DISP_CAM Peak BandWidth"/>
</category>

<counter_set name="iWh2_PUB0_BM3_cnt" count="7" />
<category name="SPRD GPU PUB0" counter_set="iWh2_PUB0_BM3_cnt" per_cpu="no">
  <!--
	PUB0_GPU Performence Bus Monitor
  -->
  <event event="0x0300C005" title="GPU" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 GPU Read Transaction"/>
  <event event="0x0301C005" title="GPU" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 GPU Read BandWidth"/>
  <event event="0x0302C005" title="GPU" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 GPU Read Latency"/>
  <event event="0x0303C005" title="GPU" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 GPU Write Transaction"/>
  <event event="0x0304C005" title="GPU" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 GPU Write BandWidth"/>
  <event event="0x0305C005" title="GPU" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 GPU Write Latency"/>
  <event event="0x0306C005" title="GPU" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 GPU Peak BandWidth"/>
</category>

<counter_set name="iWh2_PUB0_BM4_cnt" count="7" />
<category name="SPRD WTL PUB0" counter_set="iWh2_PUB0_BM4_cnt" per_cpu="no">
  <!--
	PUB0_WTL Performence Bus Monitor
  -->
  <event event="0x0400C006" title="WTL" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 WTL Read Transaction"/>
  <event event="0x0401C006" title="WTL" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 WTL Read BandWidth"/>
  <event event="0x0402C006" title="WTL" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 WTL Read Latency"/>
  <event event="0x0403C006" title="WTL" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 WTL Write Transaction"/>
  <event event="0x0404C006" title="WTL" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 WTL Write BandWidth"/>
  <event event="0x0405C006" title="WTL" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 WTL Write Latency"/>
  <event event="0x0406C006" title="WTL" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 WTL Peak BandWidth"/>
</category>

<counter_set name="iWh2_PUB0_BM5_cnt" count="7" />
<category name="SPRD AG_PUBCP PUB0" counter_set="iWh2_PUB0_BM5_cnt" per_cpu="no">
  <!--
	PUB0_AG_PUBCP Performence Bus Monitor
  -->
  <event event="0x0500C007" title="AG_PUBCP" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 AG_PUBCP Read Transaction"/>
  <event event="0x0501C007" title="AG_PUBCP" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 AG_PUBCP Read BandWidth"/>
  <event event="0x0502C007" title="AG_PUBCP" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 AG_PUBCP Read Latency"/>
  <event event="0x0503C007" title="AG_PUBCP" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 AG_PUBCP Write Transaction"/>
  <event event="0x0504C007" title="AG_PUBCP" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 AG_PUBCP Write BandWidth"/>
  <event event="0x0505C007" title="AG_PUBCP" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 AG_PUBCP Write Latency"/>
  <event event="0x0506C007" title="AG_PUBCP" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 AG_PUBCP Peak BandWidth"/>
</category>

<!-- PUB1 -->
<counter_set name="iWh2_PUB1_BM0_cnt" count="7" />
<category name="SPRD BIA_AP PUB1" counter_set="iWh2_PUB1_BM0_cnt" per_cpu="no">
  <!--
	PUB1_BIA_AP Performence Bus Monitor
  -->
  <event event="0x1000C082" title="BIA_AP" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 BIA_AP Read Transaction"/>
  <event event="0x1001C082" title="BIA_AP" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 BIA_AP Read BandWidth"/>
  <event event="0x1002C082" title="BIA_AP" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 BIA_AP Read Latency"/>
  <event event="0x1003C082" title="BIA_AP" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 BIA_AP Write Transaction"/>
  <event event="0x1004C082" title="BIA_AP" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 BIA_AP Write BandWidth"/>
  <event event="0x1005C082" title="BIA_AP" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 BIA_AP Write Latency"/>
  <event event="0x1006C082" title="BIA_AP" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 BIA_AP Peak BandWidth"/>
</category>

<counter_set name="iWh2_PUB1_BM1_cnt" count="7" />
<category name="SPRD VSP_GSP PUB1" counter_set="iWh2_PUB1_BM1_cnt" per_cpu="no">
  <!--
	PUB1_VSP_GSP Performence Bus Monitor
  -->
  <event event="0x1100C083" title="VSP_GSP" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 VSP_GSP Read Transaction"/>
  <event event="0x1101C083" title="VSP_GSP" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 VSP_GSP Read BandWidth"/>
  <event event="0x1102C083" title="VSP_GSP" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 VSP_GSP Read Latency"/>
  <event event="0x1103C083" title="VSP_GSP" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 VSP_GSP Write Transaction"/>
  <event event="0x1104C083" title="VSP_GSP" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 VSP_GSP Write BandWidth"/>
  <event event="0x1105C083" title="VSP_GSP" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 VSP_GSP Write Latency"/>
  <event event="0x1106C083" title="VSP_GSP" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 VSP_GSP Peak BandWidth"/>
</category>

<counter_set name="iWh2_PUB1_BM2_cnt" count="7" />
<category name="SPRD DISP_CAM PUB1" counter_set="iWh2_PUB1_BM2_cnt" per_cpu="no">
  <!--
	PUB1_DISP_CAM Performence Bus Monitor
  -->
  <event event="0x1200C084" title="DISP_CAM" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 DISP_CAM Read Transaction"/>
  <event event="0x1201C084" title="DISP_CAM" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 DISP_CAM Read BandWidth"/>
  <event event="0x1202C084" title="DISP_CAM" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 DISP_CAM Read Latency"/>
  <event event="0x1203C084" title="DISP_CAM" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 DISP_CAM Write Transaction"/>
  <event event="0x1204C084" title="DISP_CAM" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 DISP_CAM Write BandWidth"/>
  <event event="0x1205C084" title="DISP_CAM" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 DISP_CAM Write Latency"/>
  <event event="0x1206C084" title="DISP_CAM" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 DISP_CAM Peak BandWidth"/>
</category>

<counter_set name="iWh2_PUB1_BM3_cnt" count="7" />
<category name="SPRD GPU PUB1" counter_set="iWh2_PUB1_BM3_cnt" per_cpu="no">
  <!--
	PUB1_GPU Performence Bus Monitor
  -->
  <event event="0x1300C085" title="GPU" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 GPU Read Transaction"/>
  <event event="0x1301C085" title="GPU" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 GPU Read BandWidth"/>
  <event event="0x1302C085" title="GPU" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 GPU Read Latency"/>
  <event event="0x1303C085" title="GPU" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 GPU Write Transaction"/>
  <event event="0x1304C085" title="GPU" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 GPU Write BandWidth"/>
  <event event="0x1305C085" title="GPU" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 GPU Write Latency"/>
  <event event="0x1306C085" title="GPU" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 GPU Peak BandWidth"/>
</category>


<!-- PUB -->
<counter_set name="SJ1_PUB0_BM0_cnt" count="7" />
<category name="SPRD ISP PUB" counter_set="SJ1_PUB0_BM0_cnt" per_cpu="no">
  <!--
	PUB_ISP Performence Bus Monitor
  -->
  <event event="0x00003004" title="ISP" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB ISP Read Transaction"/>
  <event event="0x00013004" title="ISP" name="PUB_RBW" display="accumulate" class="incident" description="PUB ISP Read BandWidth"/>
  <event event="0x00023004" title="ISP" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB ISP Read Latency"/>
  <event event="0x00033004" title="ISP" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB ISP Write Transaction"/>
  <event event="0x00043004" title="ISP" name="PUB_WBW" display="accumulate" class="incident" description="PUB ISP Write BandWidth"/>
  <event event="0x00053004" title="ISP" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB ISP Write Latency"/>
  <event event="0x00063004" title="ISP" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB ISP Peak BandWidth"/>
</category>

<counter_set name="SJ1_PUB0_BM1_cnt" count="7" />
<category name="SPRD GPU_GSP PUB" counter_set="SJ1_PUB0_BM1_cnt" per_cpu="no">
  <!--
	PUB_GPU_GSP Performence Bus Monitor
  -->
  <event event="0x01003005" title="GPU_GSP" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB GPU_GSP Read Transaction"/>
  <event event="0x01013005" title="GPU_GSP" name="PUB_RBW" display="accumulate" class="incident" description="PUB GPU_GSP Read BandWidth"/>
  <event event="0x01023005" title="GPU_GSP" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB GPU_GSP Read Latency"/>
  <event event="0x01033005" title="GPU_GSP" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB GPU_GSP Write Transaction"/>
  <event event="0x01043005" title="GPU_GSP" name="PUB_WBW" display="accumulate" class="incident" description="PUB GPU_GSP Write BandWidth"/>
  <event event="0x01053005" title="GPU_GSP" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB GPU_GSP Write Latency"/>
  <event event="0x01063005" title="GPU_GSP" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB GPU_GSP Peak BandWidth"/>
</category>

<counter_set name="SJ1_PUB0_BM2_cnt" count="7" />
<category name="SPRD DISPC PUB" counter_set="SJ1_PUB0_BM2_cnt" per_cpu="no">
  <!--
	PUB_DISPC Performence Bus Monitor
  -->
  <event event="0x02003006" title="DISPC" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB DISPC Read Transaction"/>
  <event event="0x02013006" title="DISPC" name="PUB_RBW" display="accumulate" class="incident" description="PUB DISPC Read BandWidth"/>
  <event event="0x02023006" title="DISPC" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB DISPC Read Latency"/>
  <event event="0x02033006" title="DISPC" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB DISPC Write Transaction"/>
  <event event="0x02043006" title="DISPC" name="PUB_WBW" display="accumulate" class="incident" description="PUB DISPC Write BandWidth"/>
  <event event="0x02053006" title="DISPC" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB DISPC Write Latency"/>
  <event event="0x02063006" title="DISPC" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB DISPC Peak BandWidth"/>
</category>

<counter_set name="SJ1_PUB0_BM3_cnt" count="7" />
<category name="SPRD A53_JVL PUB" counter_set="SJ1_PUB0_BM3_cnt" per_cpu="no">
  <!--
	PUB_A53_JVL Performence Bus Monitor
  -->
  <event event="0x03003007" title="A53_JVL" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB A53_JVL Read Transaction"/>
  <event event="0x03013007" title="A53_JVL" name="PUB_RBW" display="accumulate" class="incident" description="PUB A53_JVL Read BandWidth"/>
  <event event="0x03023007" title="A53_JVL" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB A53_JVL Read Latency"/>
  <event event="0x03033007" title="A53_JVL" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB A53_JVL Write Transaction"/>
  <event event="0x03043007" title="A53_JVL" name="PUB_WBW" display="accumulate" class="incident" description="PUB A53_JVL Write BandWidth"/>
  <event event="0x03053007" title="A53_JVL" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB A53_JVL Write Latency"/>
  <event event="0x03063007" title="A53_JVL" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB A53_JVL Peak BandWidth"/>
</category>

<counter_set name="SJ1_PUB0_BM4_cnt" count="7" />
<category name="SPRD PUBCP PUB" counter_set="SJ1_PUB0_BM4_cnt" per_cpu="no">
  <!--
	PUB_PUBCP Performence Bus Monitor
  -->
  <event event="0x04003008" title="PUBCP" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB PUBCP Read Transaction"/>
  <event event="0x04013008" title="PUBCP" name="PUB_RBW" display="accumulate" class="incident" description="PUB PUBCP Read BandWidth"/>
  <event event="0x04023008" title="PUBCP" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB PUBCP Read Latency"/>
  <event event="0x04033008" title="PUBCP" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB PUBCP Write Transaction"/>
  <event event="0x04043008" title="PUBCP" name="PUB_WBW" display="accumulate" class="incident" description="PUB PUBCP Write BandWidth"/>
  <event event="0x04053008" title="PUBCP" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB PUBCP Write Latency"/>
  <event event="0x04063008" title="PUBCP" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB PUBCP Peak BandWidth"/>
</category>

<counter_set name="SJ1_PUB0_BM5_cnt" count="7" />
<category name="SPRD VSP PUB" counter_set="SJ1_PUB0_BM5_cnt" per_cpu="no">
  <!--
	PUB_VSP Performence Bus Monitor
  -->
  <event event="0x05003009" title="VSP" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB VSP Read Transaction"/>
  <event event="0x05013009" title="VSP" name="PUB_RBW" display="accumulate" class="incident" description="PUB VSP Read BandWidth"/>
  <event event="0x05023009" title="VSP" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB VSP Read Latency"/>
  <event event="0x05033009" title="VSP" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB VSP Write Transaction"/>
  <event event="0x05043009" title="VSP" name="PUB_WBW" display="accumulate" class="incident" description="PUB VSP Write BandWidth"/>
  <event event="0x05053009" title="VSP" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB VSP Write Latency"/>
  <event event="0x05063009" title="VSP" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB VSP Peak BandWidth"/>
</category>

<counter_set name="SJ1_PUB0_BM6_cnt" count="7" />
<category name="SPRD WTL_DSP PUB" counter_set="SJ1_PUB0_BM6_cnt" per_cpu="no">
  <!--
	PUB_WTL_DSP Performence Bus Monitor
  -->
  <event event="0x0600300A" title="WTL_DSP" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB WTL_DSP Read Transaction"/>
  <event event="0x0601300A" title="WTL_DSP" name="PUB_RBW" display="accumulate" class="incident" description="PUB WTL_DSP Read BandWidth"/>
  <event event="0x0602300A" title="WTL_DSP" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB WTL_DSP Read Latency"/>
  <event event="0x0603300A" title="WTL_DSP" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB WTL_DSP Write Transaction"/>
  <event event="0x0604300A" title="WTL_DSP" name="PUB_WBW" display="accumulate" class="incident" description="PUB WTL_DSP Write BandWidth"/>
  <event event="0x0605300A" title="WTL_DSP" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB WTL_DSP Write Latency"/>
  <event event="0x0606300A" title="WTL_DSP" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB WTL_DSP Peak BandWidth"/>
</category>

<counter_set name="SJ1_PUB0_BM7_cnt" count="7" />
<category name="SPRD AP_AON PUB" counter_set="SJ1_PUB0_BM7_cnt" per_cpu="no">
  <!--
	PUB_AP_AON Performence Bus Monitor
  -->
  <event event="0x0700300B" title="AP_AON" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB AP_AON Read Transaction"/>
  <event event="0x0701300B" title="AP_AON" name="PUB_RBW" display="accumulate" class="incident" description="PUB AP_AON Read BandWidth"/>
  <event event="0x0702300B" title="AP_AON" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB AP_AON Read Latency"/>
  <event event="0x0703300B" title="AP_AON" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB AP_AON Write Transaction"/>
  <event event="0x0704300B" title="AP_AON" name="PUB_WBW" display="accumulate" class="incident" description="PUB AP_AON Write BandWidth"/>
  <event event="0x0705300B" title="AP_AON" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB AP_AON Write Latency"/>
  <event event="0x0706300B" title="AP_AON" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB AP_AON Peak BandWidth"/>
</category>


<!-- PUB -->
<counter_set name="SL2_PUB0_BM0_cnt" count="7" />
<category name="SPRD ISP PUB" counter_set="SL2_PUB0_BM0_cnt" per_cpu="no">
  <!--
	PUB_ISP Performence Bus Monitor
  -->
  <event event="0x00003004" title="ISP" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB ISP Read Transaction"/>
  <event event="0x00013004" title="ISP" name="PUB_RBW" display="accumulate" class="incident" description="PUB ISP Read BandWidth"/>
  <event event="0x00023004" title="ISP" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB ISP Read Latency"/>
  <event event="0x00033004" title="ISP" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB ISP Write Transaction"/>
  <event event="0x00043004" title="ISP" name="PUB_WBW" display="accumulate" class="incident" description="PUB ISP Write BandWidth"/>
  <event event="0x00053004" title="ISP" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB ISP Write Latency"/>
  <event event="0x00063004" title="ISP" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB ISP Peak BandWidth"/>
</category>

<counter_set name="SL2_PUB0_BM1_cnt" count="7" />
<category name="SPRD GPU_GSP PUB" counter_set="SL2_PUB0_BM1_cnt" per_cpu="no">
  <!--
	PUB_GPU_GSP Performence Bus Monitor
  -->
  <event event="0x01003005" title="GPU_GSP" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB GPU_GSP Read Transaction"/>
  <event event="0x01013005" title="GPU_GSP" name="PUB_RBW" display="accumulate" class="incident" description="PUB GPU_GSP Read BandWidth"/>
  <event event="0x01023005" title="GPU_GSP" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB GPU_GSP Read Latency"/>
  <event event="0x01033005" title="GPU_GSP" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB GPU_GSP Write Transaction"/>
  <event event="0x01043005" title="GPU_GSP" name="PUB_WBW" display="accumulate" class="incident" description="PUB GPU_GSP Write BandWidth"/>
  <event event="0x01053005" title="GPU_GSP" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB GPU_GSP Write Latency"/>
  <event event="0x01063005" title="GPU_GSP" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB GPU_GSP Peak BandWidth"/>
</category>

<counter_set name="SL2_PUB0_BM2_cnt" count="7" />
<category name="SPRD DISPC PUB" counter_set="SL2_PUB0_BM2_cnt" per_cpu="no">
  <!--
	PUB_DISPC Performence Bus Monitor
  -->
  <event event="0x02003006" title="DISPC" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB DISPC Read Transaction"/>
  <event event="0x02013006" title="DISPC" name="PUB_RBW" display="accumulate" class="incident" description="PUB DISPC Read BandWidth"/>
  <event event="0x02023006" title="DISPC" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB DISPC Read Latency"/>
  <event event="0x02033006" title="DISPC" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB DISPC Write Transaction"/>
  <event event="0x02043006" title="DISPC" name="PUB_WBW" display="accumulate" class="incident" description="PUB DISPC Write BandWidth"/>
  <event event="0x02053006" title="DISPC" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB DISPC Write Latency"/>
  <event event="0x02063006" title="DISPC" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB DISPC Peak BandWidth"/>
</category>

<counter_set name="SL2_PUB0_BM3_cnt" count="7" />
<category name="SPRD A7 PUB" counter_set="SL2_PUB0_BM3_cnt" per_cpu="no">
  <!--
	PUB_A7 Performence Bus Monitor
  -->
  <event event="0x03003007" title="A7" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB A7 Read Transaction"/>
  <event event="0x03013007" title="A7" name="PUB_RBW" display="accumulate" class="incident" description="PUB A7 Read BandWidth"/>
  <event event="0x03023007" title="A7" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB A7 Read Latency"/>
  <event event="0x03033007" title="A7" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB A7 Write Transaction"/>
  <event event="0x03043007" title="A7" name="PUB_WBW" display="accumulate" class="incident" description="PUB A7 Write BandWidth"/>
  <event event="0x03053007" title="A7" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB A7 Write Latency"/>
  <event event="0x03063007" title="A7" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB A7 Peak BandWidth"/>
</category>

<counter_set name="SL2_PUB0_BM4_cnt" count="7" />
<category name="SPRD PUBCP PUB" counter_set="SL2_PUB0_BM4_cnt" per_cpu="no">
  <!--
	PUB_PUBCP Performence Bus Monitor
  -->
  <event event="0x04003008" title="PUBCP" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB PUBCP Read Transaction"/>
  <event event="0x04013008" title="PUBCP" name="PUB_RBW" display="accumulate" class="incident" description="PUB PUBCP Read BandWidth"/>
  <event event="0x04023008" title="PUBCP" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB PUBCP Read Latency"/>
  <event event="0x04033008" title="PUBCP" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB PUBCP Write Transaction"/>
  <event event="0x04043008" title="PUBCP" name="PUB_WBW" display="accumulate" class="incident" description="PUB PUBCP Write BandWidth"/>
  <event event="0x04053008" title="PUBCP" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB PUBCP Write Latency"/>
  <event event="0x04063008" title="PUBCP" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB PUBCP Peak BandWidth"/>
</category>

<counter_set name="SL2_PUB0_BM5_cnt" count="7" />
<category name="SPRD VSP PUB" counter_set="SL2_PUB0_BM5_cnt" per_cpu="no">
  <!--
	PUB_VSP Performence Bus Monitor
  -->
  <event event="0x05003009" title="VSP" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB VSP Read Transaction"/>
  <event event="0x05013009" title="VSP" name="PUB_RBW" display="accumulate" class="incident" description="PUB VSP Read BandWidth"/>
  <event event="0x05023009" title="VSP" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB VSP Read Latency"/>
  <event event="0x05033009" title="VSP" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB VSP Write Transaction"/>
  <event event="0x05043009" title="VSP" name="PUB_WBW" display="accumulate" class="incident" description="PUB VSP Write BandWidth"/>
  <event event="0x05053009" title="VSP" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB VSP Write Latency"/>
  <event event="0x05063009" title="VSP" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB VSP Peak BandWidth"/>
</category>

<counter_set name="SL2_PUB0_BM6_cnt" count="7" />
<category name="SPRD WTL_DSP PUB" counter_set="SL2_PUB0_BM6_cnt" per_cpu="no">
  <!--
	PUB_WTL_DSP Performence Bus Monitor
  -->
  <event event="0x0600300A" title="WTL_DSP" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB WTL_DSP Read Transaction"/>
  <event event="0x0601300A" title="WTL_DSP" name="PUB_RBW" display="accumulate" class="incident" description="PUB WTL_DSP Read BandWidth"/>
  <event event="0x0602300A" title="WTL_DSP" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB WTL_DSP Read Latency"/>
  <event event="0x0603300A" title="WTL_DSP" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB WTL_DSP Write Transaction"/>
  <event event="0x0604300A" title="WTL_DSP" name="PUB_WBW" display="accumulate" class="incident" description="PUB WTL_DSP Write BandWidth"/>
  <event event="0x0605300A" title="WTL_DSP" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB WTL_DSP Write Latency"/>
  <event event="0x0606300A" title="WTL_DSP" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB WTL_DSP Peak BandWidth"/>
</category>

<counter_set name="SL2_PUB0_BM7_cnt" count="7" />
<category name="SPRD AP_AON PUB" counter_set="SL2_PUB0_BM7_cnt" per_cpu="no">
  <!--
	PUB_AP_AON Performence Bus Monitor
  -->
  <event event="0x0700300B" title="AP_AON" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB AP_AON Read Transaction"/>
  <event event="0x0701300B" title="AP_AON" name="PUB_RBW" display="accumulate" class="incident" description="PUB AP_AON Read BandWidth"/>
  <event event="0x0702300B" title="AP_AON" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB AP_AON Read Latency"/>
  <event event="0x0703300B" title="AP_AON" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB AP_AON Write Transaction"/>
  <event event="0x0704300B" title="AP_AON" name="PUB_WBW" display="accumulate" class="incident" description="PUB AP_AON Write BandWidth"/>
  <event event="0x0705300B" title="AP_AON" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB AP_AON Write Latency"/>
  <event event="0x0706300B" title="AP_AON" name="PUB_PEAKBW" display="maximum" class="absolute" description="PUB AP_AON Peak BandWidth"/>
</category>


<!-- PUB -->
<counter_set name="SLE_PUB0_BM0_cnt" count="6" />
<category name="SPRD MM PUB" counter_set="SLE_PUB0_BM0_cnt" per_cpu="no">
  <!--
	PUB_MM Performence Bus Monitor
  -->
  <event event="0x00DC3004" title="MM" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB MM Read Transaction"/>
  <event event="0x009C3004" title="MM" name="PUB_RBW" display="accumulate" class="incident" description="PUB MM Read BandWidth"/>
  <event event="0x00C03004" title="MM" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB MM Read Latency"/>
  <event event="0x011C3004" title="MM" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB MM Write Transaction"/>
  <event event="0x00803004" title="MM" name="PUB_WBW" display="accumulate" class="incident" description="PUB MM Write BandWidth"/>
  <event event="0x01003004" title="MM" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB MM Write Latency"/>
</category>

<counter_set name="SLE_PUB0_BM1_cnt" count="6" />
<category name="SPRD GPU PUB" counter_set="SLE_PUB0_BM1_cnt" per_cpu="no">
  <!--
	PUB_GPU Performence Bus Monitor
  -->
  <event event="0x00E03004" title="GPU" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB GPU Read Transaction"/>
  <event event="0x00A03004" title="GPU" name="PUB_RBW" display="accumulate" class="incident" description="PUB GPU Read BandWidth"/>
  <event event="0x00C43004" title="GPU" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB GPU Read Latency"/>
  <event event="0x01203004" title="GPU" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB GPU Write Transaction"/>
  <event event="0x00843004" title="GPU" name="PUB_WBW" display="accumulate" class="incident" description="PUB GPU Write BandWidth"/>
  <event event="0x01043004" title="GPU" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB GPU Write Latency"/>
</category>

<counter_set name="SLE_PUB0_BM2_cnt" count="6" />
<category name="SPRD DISPC PUB" counter_set="SLE_PUB0_BM2_cnt" per_cpu="no">
  <!--
	PUB_DISPC Performence Bus Monitor
  -->
  <event event="0x00E43004" title="DISPC" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB DISPC Read Transaction"/>
  <event event="0x00A43004" title="DISPC" name="PUB_RBW" display="accumulate" class="incident" description="PUB DISPC Read BandWidth"/>
  <event event="0x00C83004" title="DISPC" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB DISPC Read Latency"/>
  <event event="0x01243004" title="DISPC" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB DISPC Write Transaction"/>
  <event event="0x00883004" title="DISPC" name="PUB_WBW" display="accumulate" class="incident" description="PUB DISPC Write BandWidth"/>
  <event event="0x01083004" title="DISPC" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB DISPC Write Latency"/>
</category>

<counter_set name="SLE_PUB0_BM3_cnt" count="6" />
<category name="SPRD A53 PUB" counter_set="SLE_PUB0_BM3_cnt" per_cpu="no">
  <!--
	PUB_A53 Performence Bus Monitor
  -->
  <event event="0x00E83004" title="A53" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB A53 Read Transaction"/>
  <event event="0x00A83004" title="A53" name="PUB_RBW" display="accumulate" class="incident" description="PUB A53 Read BandWidth"/>
  <event event="0x00CC3004" title="A53" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB A53 Read Latency"/>
  <event event="0x01283004" title="A53" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB A53 Write Transaction"/>
  <event event="0x008C3004" title="A53" name="PUB_WBW" display="accumulate" class="incident" description="PUB A53 Write BandWidth"/>
  <event event="0x010C3004" title="A53" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB A53 Write Latency"/>
</category>

<counter_set name="SLE_PUB0_BM4_cnt" count="6" />
<category name="SPRD AP_VSP_GSP PUB" counter_set="SLE_PUB0_BM4_cnt" per_cpu="no">
  <!--
	PUB_AP_VSP_GSP Performence Bus Monitor
  -->
  <event event="0x00EC3004" title="AP_VSP_GSP" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB AP_VSP_GSP Read Transaction"/>
  <event event="0x00AC3004" title="AP_VSP_GSP" name="PUB_RBW" display="accumulate" class="incident" description="PUB AP_VSP_GSP Read BandWidth"/>
  <event event="0x00D03004" title="AP_VSP_GSP" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB AP_VSP_GSP Read Latency"/>
  <event event="0x012C3004" title="AP_VSP_GSP" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB AP_VSP_GSP Write Transaction"/>
  <event event="0x00903004" title="AP_VSP_GSP" name="PUB_WBW" display="accumulate" class="incident" description="PUB AP_VSP_GSP Write BandWidth"/>
  <event event="0x01103004" title="AP_VSP_GSP" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB AP_VSP_GSP Write Latency"/>
</category>

<counter_set name="SLE_PUB0_BM5_cnt" count="6" />
<category name="SPRD WTL_PUBCP PUB" counter_set="SLE_PUB0_BM5_cnt" per_cpu="no">
  <!--
	PUB_WTL_PUBCP Performence Bus Monitor
  -->
  <event event="0x00F03004" title="WTL_PUBCP" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB WTL_PUBCP Read Transaction"/>
  <event event="0x00B03004" title="WTL_PUBCP" name="PUB_RBW" display="accumulate" class="incident" description="PUB WTL_PUBCP Read BandWidth"/>
  <event event="0x00D43004" title="WTL_PUBCP" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB WTL_PUBCP Read Latency"/>
  <event event="0x01303004" title="WTL_PUBCP" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB WTL_PUBCP Write Transaction"/>
  <event event="0x00943004" title="WTL_PUBCP" name="PUB_WBW" display="accumulate" class="incident" description="PUB WTL_PUBCP Write BandWidth"/>
  <event event="0x01143004" title="WTL_PUBCP" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB WTL_PUBCP Write Latency"/>
</category>

<counter_set name="SLE_PUB0_BM6_cnt" count="6" />
<category name="SPRD WCN_AON PUB" counter_set="SLE_PUB0_BM6_cnt" per_cpu="no">
  <!--
	PUB_WCN_AON Performence Bus Monitor
  -->
  <event event="0x00F43004" title="WCN_AON" name="PUB_RTRANS" display="accumulate" class="incident" description="PUB WCN_AON Read Transaction"/>
  <event event="0x00B43004" title="WCN_AON" name="PUB_RBW" display="accumulate" class="incident" description="PUB WCN_AON Read BandWidth"/>
  <event event="0x00D83004" title="WCN_AON" name="PUB_RLATENCY" display="accumulate" class="incident" description="PUB WCN_AON Read Latency"/>
  <event event="0x01343004" title="WCN_AON" name="PUB_WTRANS" display="accumulate" class="incident" description="PUB WCN_AON Write Transaction"/>
  <event event="0x00983004" title="WCN_AON" name="PUB_WBW" display="accumulate" class="incident" description="PUB WCN_AON Write BandWidth"/>
  <event event="0x01183004" title="WCN_AON" name="PUB_WLATENCY" display="accumulate" class="incident" description="PUB WCN_AON Write Latency"/>
</category>


<!-- PUB0 -->
<counter_set name="Wh2_PUB0_BM0_cnt" count="7" />
<category name="SPRD A53 PUB0" counter_set="Wh2_PUB0_BM0_cnt" per_cpu="no">
  <!--
	PUB0_A53 Performence Bus Monitor
  -->
  <event event="0x00003002" title="A53" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 A53 Read Transaction"/>
  <event event="0x00013002" title="A53" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 A53 Read BandWidth"/>
  <event event="0x00023002" title="A53" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 A53 Read Latency"/>
  <event event="0x00033002" title="A53" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 A53 Write Transaction"/>
  <event event="0x00043002" title="A53" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 A53 Write BandWidth"/>
  <event event="0x00053002" title="A53" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 A53 Write Latency"/>
  <event event="0x00063002" title="A53" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 A53 Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB0_BM1_cnt" count="7" />
<category name="SPRD DISPC PUB0" counter_set="Wh2_PUB0_BM1_cnt" per_cpu="no">
  <!--
	PUB0_DISPC Performence Bus Monitor
  -->
  <event event="0x01003003" title="DISPC" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 DISPC Read Transaction"/>
  <event event="0x01013003" title="DISPC" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 DISPC Read BandWidth"/>
  <event event="0x01023003" title="DISPC" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 DISPC Read Latency"/>
  <event event="0x01033003" title="DISPC" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 DISPC Write Transaction"/>
  <event event="0x01043003" title="DISPC" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 DISPC Write BandWidth"/>
  <event event="0x01053003" title="DISPC" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 DISPC Write Latency"/>
  <event event="0x01063003" title="DISPC" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 DISPC Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB0_BM2_cnt" count="7" />
<category name="SPRD GPU_GSP PUB0" counter_set="Wh2_PUB0_BM2_cnt" per_cpu="no">
  <!--
	PUB0_GPU_GSP Performence Bus Monitor
  -->
  <event event="0x02003004" title="GPU_GSP" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 GPU_GSP Read Transaction"/>
  <event event="0x02013004" title="GPU_GSP" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 GPU_GSP Read BandWidth"/>
  <event event="0x02023004" title="GPU_GSP" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 GPU_GSP Read Latency"/>
  <event event="0x02033004" title="GPU_GSP" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 GPU_GSP Write Transaction"/>
  <event event="0x02043004" title="GPU_GSP" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 GPU_GSP Write BandWidth"/>
  <event event="0x02053004" title="GPU_GSP" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 GPU_GSP Write Latency"/>
  <event event="0x02063004" title="GPU_GSP" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 GPU_GSP Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB0_BM3_cnt" count="7" />
<category name="SPRD AP PUB0" counter_set="Wh2_PUB0_BM3_cnt" per_cpu="no">
  <!--
	PUB0_AP Performence Bus Monitor
  -->
  <event event="0x03003005" title="AP" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 AP Read Transaction"/>
  <event event="0x03013005" title="AP" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 AP Read BandWidth"/>
  <event event="0x03023005" title="AP" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 AP Read Latency"/>
  <event event="0x03033005" title="AP" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 AP Write Transaction"/>
  <event event="0x03043005" title="AP" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 AP Write BandWidth"/>
  <event event="0x03053005" title="AP" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 AP Write Latency"/>
  <event event="0x03063005" title="AP" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 AP Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB0_BM4_cnt" count="7" />
<category name="SPRD CAM PUB0" counter_set="Wh2_PUB0_BM4_cnt" per_cpu="no">
  <!--
	PUB0_CAM Performence Bus Monitor
  -->
  <event event="0x04003006" title="CAM" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 CAM Read Transaction"/>
  <event event="0x04013006" title="CAM" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 CAM Read BandWidth"/>
  <event event="0x04023006" title="CAM" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 CAM Read Latency"/>
  <event event="0x04033006" title="CAM" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 CAM Write Transaction"/>
  <event event="0x04043006" title="CAM" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 CAM Write BandWidth"/>
  <event event="0x04053006" title="CAM" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 CAM Write Latency"/>
  <event event="0x04063006" title="CAM" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 CAM Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB0_BM5_cnt" count="7" />
<category name="SPRD VSP PUB0" counter_set="Wh2_PUB0_BM5_cnt" per_cpu="no">
  <!--
	PUB0_VSP Performence Bus Monitor
  -->
  <event event="0x05003007" title="VSP" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 VSP Read Transaction"/>
  <event event="0x05013007" title="VSP" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 VSP Read BandWidth"/>
  <event event="0x05023007" title="VSP" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 VSP Read Latency"/>
  <event event="0x05033007" title="VSP" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 VSP Write Transaction"/>
  <event event="0x05043007" title="VSP" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 VSP Write BandWidth"/>
  <event event="0x05053007" title="VSP" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 VSP Write Latency"/>
  <event event="0x05063007" title="VSP" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 VSP Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB0_BM6_cnt" count="7" />
<category name="SPRD WTL_DSP PUB0" counter_set="Wh2_PUB0_BM6_cnt" per_cpu="no">
  <!--
	PUB0_WTL_DSP Performence Bus Monitor
  -->
  <event event="0x06003008" title="WTL_DSP" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 WTL_DSP Read Transaction"/>
  <event event="0x06013008" title="WTL_DSP" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 WTL_DSP Read BandWidth"/>
  <event event="0x06023008" title="WTL_DSP" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 WTL_DSP Read Latency"/>
  <event event="0x06033008" title="WTL_DSP" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 WTL_DSP Write Transaction"/>
  <event event="0x06043008" title="WTL_DSP" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 WTL_DSP Write BandWidth"/>
  <event event="0x06053008" title="WTL_DSP" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 WTL_DSP Write Latency"/>
  <event event="0x06063008" title="WTL_DSP" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 WTL_DSP Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB0_BM7_cnt" count="7" />
<category name="SPRD WTL_ACC PUB0" counter_set="Wh2_PUB0_BM7_cnt" per_cpu="no">
  <!--
	PUB0_WTL_ACC Performence Bus Monitor
  -->
  <event event="0x07003009" title="WTL_ACC" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 WTL_ACC Read Transaction"/>
  <event event="0x07013009" title="WTL_ACC" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 WTL_ACC Read BandWidth"/>
  <event event="0x07023009" title="WTL_ACC" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 WTL_ACC Read Latency"/>
  <event event="0x07033009" title="WTL_ACC" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 WTL_ACC Write Transaction"/>
  <event event="0x07043009" title="WTL_ACC" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 WTL_ACC Write BandWidth"/>
  <event event="0x07053009" title="WTL_ACC" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 WTL_ACC Write Latency"/>
  <event event="0x07063009" title="WTL_ACC" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 WTL_ACC Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB0_BM8_cnt" count="7" />
<category name="SPRD PUBCP PUB0" counter_set="Wh2_PUB0_BM8_cnt" per_cpu="no">
  <!--
	PUB0_PUBCP Performence Bus Monitor
  -->
  <event event="0x0800300A" title="PUBCP" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 PUBCP Read Transaction"/>
  <event event="0x0801300A" title="PUBCP" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 PUBCP Read BandWidth"/>
  <event event="0x0802300A" title="PUBCP" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 PUBCP Read Latency"/>
  <event event="0x0803300A" title="PUBCP" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 PUBCP Write Transaction"/>
  <event event="0x0804300A" title="PUBCP" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 PUBCP Write BandWidth"/>
  <event event="0x0805300A" title="PUBCP" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 PUBCP Write Latency"/>
  <event event="0x0806300A" title="PUBCP" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 PUBCP Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB0_BM9_cnt" count="7" />
<category name="SPRD AUDCP PUB0" counter_set="Wh2_PUB0_BM9_cnt" per_cpu="no">
  <!--
	PUB0_AUDCP Performence Bus Monitor
  -->
  <event event="0x0900300B" title="AUDCP" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 AUDCP Read Transaction"/>
  <event event="0x0901300B" title="AUDCP" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 AUDCP Read BandWidth"/>
  <event event="0x0902300B" title="AUDCP" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 AUDCP Read Latency"/>
  <event event="0x0903300B" title="AUDCP" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 AUDCP Write Transaction"/>
  <event event="0x0904300B" title="AUDCP" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 AUDCP Write BandWidth"/>
  <event event="0x0905300B" title="AUDCP" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 AUDCP Write Latency"/>
  <event event="0x0906300B" title="AUDCP" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 AUDCP Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB0_BM10_cnt" count="7" />
<category name="SPRD CAM2 PUB0" counter_set="Wh2_PUB0_BM10_cnt" per_cpu="no">
  <!--
	PUB0_CAM2 Performence Bus Monitor
  -->
  <event event="0x0A00300F" title="CAM2" name="PUB0_RTRANS" display="accumulate" class="incident" description="PUB0 CAM2 Read Transaction"/>
  <event event="0x0A01300F" title="CAM2" name="PUB0_RBW" display="accumulate" class="incident" description="PUB0 CAM2 Read BandWidth"/>
  <event event="0x0A02300F" title="CAM2" name="PUB0_RLATENCY" display="accumulate" class="incident" description="PUB0 CAM2 Read Latency"/>
  <event event="0x0A03300F" title="CAM2" name="PUB0_WTRANS" display="accumulate" class="incident" description="PUB0 CAM2 Write Transaction"/>
  <event event="0x0A04300F" title="CAM2" name="PUB0_WBW" display="accumulate" class="incident" description="PUB0 CAM2 Write BandWidth"/>
  <event event="0x0A05300F" title="CAM2" name="PUB0_WLATENCY" display="accumulate" class="incident" description="PUB0 CAM2 Write Latency"/>
  <event event="0x0A06300F" title="CAM2" name="PUB0_PEAKBW" display="maximum" class="absolute" description="PUB0 CAM2 Peak BandWidth"/>
</category>


<!-- PUB1 -->
<counter_set name="Wh2_PUB1_BM0_cnt" count="7" />
<category name="SPRD A53 PUB1" counter_set="Wh2_PUB1_BM0_cnt" per_cpu="no">
  <!--
	PUB1_A53 Performence Bus Monitor
  -->
  <event event="0x10003082" title="A53" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 A53 Read Transaction"/>
  <event event="0x10013082" title="A53" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 A53 Read BandWidth"/>
  <event event="0x10023082" title="A53" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 A53 Read Latency"/>
  <event event="0x10033082" title="A53" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 A53 Write Transaction"/>
  <event event="0x10043082" title="A53" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 A53 Write BandWidth"/>
  <event event="0x10053082" title="A53" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 A53 Write Latency"/>
  <event event="0x10063082" title="A53" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 A53 Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB1_BM1_cnt" count="7" />
<category name="SPRD DISPC PUB1" counter_set="Wh2_PUB1_BM1_cnt" per_cpu="no">
  <!--
	PUB1_DISPC Performence Bus Monitor
  -->
  <event event="0x11003083" title="DISPC" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 DISPC Read Transaction"/>
  <event event="0x11013083" title="DISPC" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 DISPC Read BandWidth"/>
  <event event="0x11023083" title="DISPC" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 DISPC Read Latency"/>
  <event event="0x11033083" title="DISPC" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 DISPC Write Transaction"/>
  <event event="0x11043083" title="DISPC" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 DISPC Write BandWidth"/>
  <event event="0x11053083" title="DISPC" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 DISPC Write Latency"/>
  <event event="0x11063083" title="DISPC" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 DISPC Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB1_BM2_cnt" count="7" />
<category name="SPRD GPU_GSP PUB1" counter_set="Wh2_PUB1_BM2_cnt" per_cpu="no">
  <!--
	PUB1_GPU_GSP Performence Bus Monitor
  -->
  <event event="0x12003084" title="GPU_GSP" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 GPU_GSP Read Transaction"/>
  <event event="0x12013084" title="GPU_GSP" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 GPU_GSP Read BandWidth"/>
  <event event="0x12023084" title="GPU_GSP" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 GPU_GSP Read Latency"/>
  <event event="0x12033084" title="GPU_GSP" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 GPU_GSP Write Transaction"/>
  <event event="0x12043084" title="GPU_GSP" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 GPU_GSP Write BandWidth"/>
  <event event="0x12053084" title="GPU_GSP" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 GPU_GSP Write Latency"/>
  <event event="0x12063084" title="GPU_GSP" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 GPU_GSP Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB1_BM3_cnt" count="7" />
<category name="SPRD AP PUB1" counter_set="Wh2_PUB1_BM3_cnt" per_cpu="no">
  <!--
	PUB1_AP Performence Bus Monitor
  -->
  <event event="0x13003085" title="AP" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 AP Read Transaction"/>
  <event event="0x13013085" title="AP" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 AP Read BandWidth"/>
  <event event="0x13023085" title="AP" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 AP Read Latency"/>
  <event event="0x13033085" title="AP" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 AP Write Transaction"/>
  <event event="0x13043085" title="AP" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 AP Write BandWidth"/>
  <event event="0x13053085" title="AP" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 AP Write Latency"/>
  <event event="0x13063085" title="AP" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 AP Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB1_BM4_cnt" count="7" />
<category name="SPRD CAM PUB1" counter_set="Wh2_PUB1_BM4_cnt" per_cpu="no">
  <!--
	PUB1_CAM Performence Bus Monitor
  -->
  <event event="0x14003086" title="CAM" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 CAM Read Transaction"/>
  <event event="0x14013086" title="CAM" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 CAM Read BandWidth"/>
  <event event="0x14023086" title="CAM" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 CAM Read Latency"/>
  <event event="0x14033086" title="CAM" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 CAM Write Transaction"/>
  <event event="0x14043086" title="CAM" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 CAM Write BandWidth"/>
  <event event="0x14053086" title="CAM" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 CAM Write Latency"/>
  <event event="0x14063086" title="CAM" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 CAM Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB1_BM5_cnt" count="7" />
<category name="SPRD VSP PUB1" counter_set="Wh2_PUB1_BM5_cnt" per_cpu="no">
  <!--
	PUB1_VSP Performence Bus Monitor
  -->
  <event event="0x15003087" title="VSP" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 VSP Read Transaction"/>
  <event event="0x15013087" title="VSP" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 VSP Read BandWidth"/>
  <event event="0x15023087" title="VSP" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 VSP Read Latency"/>
  <event event="0x15033087" title="VSP" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 VSP Write Transaction"/>
  <event event="0x15043087" title="VSP" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 VSP Write BandWidth"/>
  <event event="0x15053087" title="VSP" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 VSP Write Latency"/>
  <event event="0x15063087" title="VSP" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 VSP Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB1_BM6_cnt" count="7" />
<category name="SPRD WTL_DSP PUB1" counter_set="Wh2_PUB1_BM6_cnt" per_cpu="no">
  <!--
	PUB1_WTL_DSP Performence Bus Monitor
  -->
  <event event="0x16003088" title="WTL_DSP" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 WTL_DSP Read Transaction"/>
  <event event="0x16013088" title="WTL_DSP" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 WTL_DSP Read BandWidth"/>
  <event event="0x16023088" title="WTL_DSP" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 WTL_DSP Read Latency"/>
  <event event="0x16033088" title="WTL_DSP" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 WTL_DSP Write Transaction"/>
  <event event="0x16043088" title="WTL_DSP" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 WTL_DSP Write BandWidth"/>
  <event event="0x16053088" title="WTL_DSP" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 WTL_DSP Write Latency"/>
  <event event="0x16063088" title="WTL_DSP" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 WTL_DSP Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB1_BM7_cnt" count="7" />
<category name="SPRD WTL_ACC PUB1" counter_set="Wh2_PUB1_BM7_cnt" per_cpu="no">
  <!--
	PUB1_WTL_ACC Performence Bus Monitor
  -->
  <event event="0x17003089" title="WTL_ACC" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 WTL_ACC Read Transaction"/>
  <event event="0x17013089" title="WTL_ACC" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 WTL_ACC Read BandWidth"/>
  <event event="0x17023089" title="WTL_ACC" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 WTL_ACC Read Latency"/>
  <event event="0x17033089" title="WTL_ACC" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 WTL_ACC Write Transaction"/>
  <event event="0x17043089" title="WTL_ACC" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 WTL_ACC Write BandWidth"/>
  <event event="0x17053089" title="WTL_ACC" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 WTL_ACC Write Latency"/>
  <event event="0x17063089" title="WTL_ACC" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 WTL_ACC Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB1_BM8_cnt" count="7" />
<category name="SPRD PUBCP PUB1" counter_set="Wh2_PUB1_BM8_cnt" per_cpu="no">
  <!--
	PUB1_PUBCP Performence Bus Monitor
  -->
  <event event="0x1800308A" title="PUBCP" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 PUBCP Read Transaction"/>
  <event event="0x1801308A" title="PUBCP" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 PUBCP Read BandWidth"/>
  <event event="0x1802308A" title="PUBCP" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 PUBCP Read Latency"/>
  <event event="0x1803308A" title="PUBCP" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 PUBCP Write Transaction"/>
  <event event="0x1804308A" title="PUBCP" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 PUBCP Write BandWidth"/>
  <event event="0x1805308A" title="PUBCP" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 PUBCP Write Latency"/>
  <event event="0x1806308A" title="PUBCP" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 PUBCP Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB1_BM9_cnt" count="7" />
<category name="SPRD AUDCP PUB1" counter_set="Wh2_PUB1_BM9_cnt" per_cpu="no">
  <!--
	PUB1_AUDCP Performence Bus Monitor
  -->
  <event event="0x1900308B" title="AUDCP" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 AUDCP Read Transaction"/>
  <event event="0x1901308B" title="AUDCP" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 AUDCP Read BandWidth"/>
  <event event="0x1902308B" title="AUDCP" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 AUDCP Read Latency"/>
  <event event="0x1903308B" title="AUDCP" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 AUDCP Write Transaction"/>
  <event event="0x1904308B" title="AUDCP" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 AUDCP Write BandWidth"/>
  <event event="0x1905308B" title="AUDCP" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 AUDCP Write Latency"/>
  <event event="0x1906308B" title="AUDCP" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 AUDCP Peak BandWidth"/>
</category>

<counter_set name="Wh2_PUB1_BM10_cnt" count="7" />
<category name="SPRD CAM2 PUB1" counter_set="Wh2_PUB1_BM10_cnt" per_cpu="no">
  <!--
	PUB1_CAM2 Performence Bus Monitor
  -->
  <event event="0x1A00308F" title="CAM2" name="PUB1_RTRANS" display="accumulate" class="incident" description="PUB1 CAM2 Read Transaction"/>
  <event event="0x1A01308F" title="CAM2" name="PUB1_RBW" display="accumulate" class="incident" description="PUB1 CAM2 Read BandWidth"/>
  <event event="0x1A02308F" title="CAM2" name="PUB1_RLATENCY" display="accumulate" class="incident" description="PUB1 CAM2 Read Latency"/>
  <event event="0x1A03308F" title="CAM2" name="PUB1_WTRANS" display="accumulate" class="incident" description="PUB1 CAM2 Write Transaction"/>
  <event event="0x1A04308F" title="CAM2" name="PUB1_WBW" display="accumulate" class="incident" description="PUB1 CAM2 Write BandWidth"/>
  <event event="0x1A05308F" title="CAM2" name="PUB1_WLATENCY" display="accumulate" class="incident" description="PUB1 CAM2 Write Latency"/>
  <event event="0x1A06308F" title="CAM2" name="PUB1_PEAKBW" display="maximum" class="absolute" description="PUB1 CAM2 Peak BandWidth"/>
</category>

  <category name="Ttrace">
    <event counter="ttrace_graphics" flag="0x2" title="Ttrace" name="Graphics" description="Graphics"/>
    <event counter="ttrace_input" flag="0x4" title="Ttrace" name="Input" description="Input"/>
    <event counter="ttrace_view" flag="0x8" title="Ttrace" name="View" description="View"/>
    <event counter="ttrace_web" flag="0x10" title="Ttrace" name="Web" description="Web"/>
    <event counter="ttrace_window_manager" flag="0x20" title="Ttrace" name="Window Manager" description="Window Manager"/>
    <event counter="ttrace_application_manager" flag="0x40" title="Ttrace" name="Application Manager" description="Application Manager"/>
    <event counter="ttrace_image" flag="0x80" title="Ttrace" name="Image" description="Image"/>
    <event counter="ttrace_audio" flag="0x100" title="Ttrace" name="Audio" description="Audio"/>
    <event counter="ttrace_video" flag="0x200" title="Ttrace" name="Video" description="Video"/>
    <event counter="ttrace_camera" flag="0x400" title="Ttrace" name="Camera" description="Camera"/>
    <event counter="ttrace_hal" flag="0x800" title="Ttrace" name="Hal" description="Hal"/>
    <event counter="ttrace_media_content" flag="0x1000" title="Ttrace" name="Media Content" description="Media Content"/>
    <event counter="ttrace_media_db" flag="0x2000" title="Ttrace" name="Media DB" description="Media DB"/>
    <event counter="ttrace_screen_mirroring" flag="0x4000" title="Ttrace" name="Screen Mirroring" description="Screen Mirroring"/>
    <event counter="ttrace_app" flag="0x8000" title="Ttrace" name="App" description="App"/>
  </category>
</events>
