#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Sep 10 23:03:55 2024
# Process ID: 17516
# Current directory: D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9240 D:\Third Year\COA Lab\ALU Design 1\GRP7_KALU_1\ALU_Design_2.xpr
# Log file: D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/vivado.log
# Journal file: D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1\vivado.jou
# Running On: Omkar, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 16785 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.961 ; gain = 303.371
close_project
open_project {D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v:30]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'b' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'out' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v:33]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 's' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:50]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'diff' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:51]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'p' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:52]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:53]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'out' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:54]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'out' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:55]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'out' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:56]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'out' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'Y' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:58]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'Y' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:59]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'Y' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'b' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:61]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'b_in' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:62]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
WARNING: [VRFC 10-3705] select index 8 into 'sum' is out of bounds [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:75]
WARNING: [VRFC 10-3705] select index 8 into 'diff' is out of bounds [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:76]
WARNING: [VRFC 10-3705] select index 8 into 'prod' is out of bounds [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:77]
WARNING: [VRFC 10-3705] select index 8 into 'quot' is out of bounds [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:78]
WARNING: [VRFC 10-3705] select index 8 into 'andAB' is out of bounds [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:79]
WARNING: [VRFC 10-3705] select index 8 into 'orAB' is out of bounds [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:80]
WARNING: [VRFC 10-3705] select index 8 into 'xorAB' is out of bounds [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:81]
WARNING: [VRFC 10-3705] select index 8 into 'complementA' is out of bounds [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:82]
WARNING: [VRFC 10-3705] select index 8 into 'a_shift_left_b' is out of bounds [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:85]
WARNING: [VRFC 10-3705] select index 8 into 'a_shift_right_b' is out of bounds [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:86]
WARNING: [VRFC 10-3705] select index 8 into 'a_shift_right_arith_b' is out of bounds [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:87]
WARNING: [VRFC 10-3705] select index 8 into 'a_plus_4' is out of bounds [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:88]
WARNING: [VRFC 10-3705] select index 8 into 'a_minus_4' is out of bounds [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:89]
WARNING: [VRFC 10-3705] select index 8 into 'ham' is out of bounds [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=16)
Compiling module xil_defaultlib.ALU_Adder_default
Compiling module xil_defaultlib.Twos_Complement(SIZE=16)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=16)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=16)
Compiling module xil_defaultlib.ALU_Divide(SIZE=16)
Compiling module xil_defaultlib.ALU_AND(SIZE=16)
Compiling module xil_defaultlib.ALU_OR(SIZE=16)
Compiling module xil_defaultlib.ALU_XOR(SIZE=16)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=16)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=16...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=16)
Compiling module xil_defaultlib.ALU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1184.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
10101100 : 
10101000 : 
xxxxxxxx : 
00000010 : 
10101010 : 
10101000 : 
01010101 : 
10101010 : 
00000010 : 
x0x0x000 : 
xxx0x0x0 : 
xxxxxxxx : 
10101110 : 
10100110 : 
00000100 : 
$finish called at time : 260 ns : File "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1229.117 ; gain = 45.078
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.617 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v:30]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'b' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'out' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v:33]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'b' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:61]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'b_in' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:62]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=16)
Compiling module xil_defaultlib.ALU_Adder_default
Compiling module xil_defaultlib.Twos_Complement(SIZE=16)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=16)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=16)
Compiling module xil_defaultlib.ALU_Divide(SIZE=16)
Compiling module xil_defaultlib.ALU_AND(SIZE=16)
Compiling module xil_defaultlib.ALU_OR(SIZE=16)
Compiling module xil_defaultlib.ALU_XOR(SIZE=16)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=16)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=16...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=16)
Compiling module xil_defaultlib.ALU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
10101100 : 
10101000 : 
xxxxxxxx : 
00000010 : 
10101010 : 
10101000 : 
01010101 : 
10101010 : 
00000010 : 
x0x0x000 : 
xxx0x0x0 : 
xxxxxxxx : 
10101110 : 
10100110 : 
00000100 : 
$finish called at time : 260 ns : File "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1238.879 ; gain = 7.262
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.879 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'b' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:61]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'b_in' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:62]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=16)
Compiling module xil_defaultlib.ALU_Adder_default
Compiling module xil_defaultlib.Twos_Complement(SIZE=16)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=16)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=16)
Compiling module xil_defaultlib.ALU_Divide(SIZE=16)
Compiling module xil_defaultlib.ALU_AND(SIZE=16)
Compiling module xil_defaultlib.ALU_OR(SIZE=16)
Compiling module xil_defaultlib.ALU_XOR(SIZE=16)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=16)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=16...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=16)
Compiling module xil_defaultlib.ALU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1238.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1010101010101100 : 
xxxxxxxx10101000 : 
0101010101010100 : 
0101010101010101 : 
0000000000000010 : 
1010101010101010 : 
1010101010101000 : 
0101010101010101 : 
1010101010101010 : 
0000000000000010 : 
1010101010101000 : 
0010101010101010 : 
1110101010101010 : 
xxxxxxxx10101110 : 
xxxxxxxx10100110 : 
xxxxxxxx00000100 : 
$finish called at time : 260 ns : File "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1238.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v:37]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=16)
Compiling module xil_defaultlib.ALU_Adder_default
Compiling module xil_defaultlib.Twos_Complement(SIZE=16)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=16)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=16)
Compiling module xil_defaultlib.ALU_Divide(SIZE=16)
Compiling module xil_defaultlib.ALU_AND(SIZE=16)
Compiling module xil_defaultlib.ALU_OR(SIZE=16)
Compiling module xil_defaultlib.ALU_XOR(SIZE=16)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=16)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=16...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=16)
Compiling module xil_defaultlib.ALU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1238.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1010101010101011 : 
xxxxxxxx10101001 : 
1010101010101010 : 
0000000000000000 : 
1010101010101011 : 
0101010101010101 : 
1010101010101010 : 
0000000000000001 : 
0101010101010100 : 
0101010101010101 : 
1101010101010101 : 
1010101010101110 : 
xxxxxxxx10100110 : 
xxxxxxxx00000100 : 
$finish called at time : 260 ns : File "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1241.086 ; gain = 2.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v:37]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=16)
Compiling module xil_defaultlib.ALU_Adder_default
Compiling module xil_defaultlib.Twos_Complement(SIZE=16)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=16)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=16)
Compiling module xil_defaultlib.ALU_Divide(SIZE=16)
Compiling module xil_defaultlib.ALU_AND(SIZE=16)
Compiling module xil_defaultlib.ALU_OR(SIZE=16)
Compiling module xil_defaultlib.ALU_XOR(SIZE=16)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=16)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=16...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=16)
Compiling module xil_defaultlib.ALU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1241.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1010101010101011 : 
xxxxxxxx10101001 : 
1010101010101010 : 
0000000000000000 : 
1010101010101011 : 
0101010101010101 : 
1010101010101010 : 
0000000000000001 : 
0101010101010100 : 
0101010101010101 : 
1101010101010101 : 
1010101010101110 : 
xxxxxxxx10100110 : 
xxxxxxxx00000100 : 
$finish called at time : 260 ns : File "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1243.430 ; gain = 2.344
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v:37]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=16)
Compiling module xil_defaultlib.ALU_Adder_default
Compiling module xil_defaultlib.Twos_Complement(SIZE=16)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=16)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=16)
Compiling module xil_defaultlib.ALU_Divide(SIZE=16)
Compiling module xil_defaultlib.ALU_AND(SIZE=16)
Compiling module xil_defaultlib.ALU_OR(SIZE=16)
Compiling module xil_defaultlib.ALU_XOR(SIZE=16)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=16)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=16...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=16)
Compiling module xil_defaultlib.ALU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1243.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1010101010101011 : 
xxxxxxxx10101001 : 
1010101010101010 : 
0000000000000000 : 
1010101010101011 : 
0101010101010101 : 
1010101010101010 : 
0000000000000001 : 
0101010101010100 : 
0101010101010101 : 
1101010101010101 : 
1010101010101110 : 
xxxxxxxx10100110 : 
xxxxxxxx00000100 : 
$finish called at time : 260 ns : File "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=16)
Compiling module xil_defaultlib.Twos_Complement(SIZE=16)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=16)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=16)
Compiling module xil_defaultlib.ALU_Divide(SIZE=16)
Compiling module xil_defaultlib.ALU_AND(SIZE=16)
Compiling module xil_defaultlib.ALU_OR(SIZE=16)
Compiling module xil_defaultlib.ALU_XOR(SIZE=16)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=16)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=16...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=16)
Compiling module xil_defaultlib.ALU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1010101010101011 : 
1010101010101001 : 
1010101010101010 : 
0000000000000000 : 
1010101010101011 : 
0101010101010101 : 
1010101010101010 : 
0000000000000001 : 
0101010101010100 : 
0101010101010101 : 
1101010101010101 : 
1010101010101110 : 
1010101010100110 : 
xxxxxxxx00000100 : 
$finish called at time : 260 ns : File "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1249.148 ; gain = 5.719
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=16)
Compiling module xil_defaultlib.Twos_Complement(SIZE=16)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=16)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=16)
Compiling module xil_defaultlib.ALU_Divide(SIZE=16)
Compiling module xil_defaultlib.ALU_AND(SIZE=16)
Compiling module xil_defaultlib.ALU_OR(SIZE=16)
Compiling module xil_defaultlib.ALU_XOR(SIZE=16)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=16)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=16)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=16...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=16)
Compiling module xil_defaultlib.ALU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1010101010101011 : 
1010101010101001 : 
1010101010101010 : 
0000000000000000 : 
1010101010101011 : 
0101010101010101 : 
1010101010101010 : 
0000000000000001 : 
0101010101010100 : 
0101010101010101 : 
1101010101010101 : 
1010101010101110 : 
1010101010100110 : 
xxxxxxxx00000100 : 
$finish called at time : 260 ns : File "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1250.941 ; gain = 1.793
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Register32.v} w ]
add_files {{D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Register32.v}}
close [ open {D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Register_Bank.v} w ]
add_files {{D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Register_Bank.v}}
close [ open {D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ControlPath.v} w ]
add_files {{D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ControlPath.v}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/control_path_tb.v} w ]
add_files -fileset sim_1 {{D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/control_path_tb.v}}
set_property top ControlPath_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ControlPath_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlPath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlPath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlPath_tb_behav xil_defaultlib.ControlPath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlPath_tb_behav xil_defaultlib.ControlPath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=32)
Compiling module xil_defaultlib.ALU_Divide(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.ControlPath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlPath_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlPath_tb_behav -key {Behavioral:sim_1:Functional:ControlPath_tb} -tclbatch {ControlPath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ControlPath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time                    0: c = 000, ALU_result =         12
At time                10000: c = 001, ALU_result =          0
At time                20000: c = 010, ALU_result =        384
At time                30000: c = 011, ALU_result =          0
At time                40000: c = 100, ALU_result =         36
At time                50000: c = 101, ALU_result =          6
At time                60000: c = 110, ALU_result =          6
At time                70000: c = 111, ALU_result =          0
$finish called at time : 80 ns : File "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/control_path_tb.v" Line 81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlPath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1260.566 ; gain = 9.625
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ControlPath_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlPath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlPath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlPath_tb_behav xil_defaultlib.ControlPath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlPath_tb_behav xil_defaultlib.ControlPath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=32)
Compiling module xil_defaultlib.ALU_Divide(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.ControlPath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlPath_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1260.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlPath_tb_behav -key {Behavioral:sim_1:Functional:ControlPath_tb} -tclbatch {ControlPath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ControlPath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time                    0: c = 000, ALU_result =          8
At time                10000: c = 001, ALU_result = 4294967292
At time                20000: c = 010, ALU_result =          8
At time                30000: c = 011, ALU_result =          0
At time                40000: c = 100, ALU_result =          4
At time                50000: c = 101, ALU_result =          2
At time                60000: c = 110, ALU_result =          2
At time                70000: c = 111, ALU_result =          0
$finish called at time : 80 ns : File "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/control_path_tb.v" Line 81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlPath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1260.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ControlPath_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlPath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlPath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlPath_tb_behav xil_defaultlib.ControlPath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlPath_tb_behav xil_defaultlib.ControlPath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=32)
Compiling module xil_defaultlib.ALU_Divide(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.ControlPath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlPath_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlPath_tb_behav -key {Behavioral:sim_1:Functional:ControlPath_tb} -tclbatch {ControlPath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ControlPath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time                    0: c = 000, ALU_result =          8
R1 =          2, R2 =          2, R3 =          6, R4 =          6, R5 =          6, R6 =          6, R7 =          6
At time               100000: c = 001, ALU_result = 4294967292
At time               200000: c = 010, ALU_result =          8
At time               300000: c = 011, ALU_result =          0
At time               400000: c = 100, ALU_result =          4
At time               500000: c = 101, ALU_result =          2
At time               600000: c = 110, ALU_result =          2
At time               700000: c = 111, ALU_result =          0
$finish called at time : 800 ns : File "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/control_path_tb.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlPath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.457 ; gain = 2.633
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ControlPath_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlPath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlPath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlPath_tb_behav xil_defaultlib.ControlPath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlPath_tb_behav xil_defaultlib.ControlPath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=32)
Compiling module xil_defaultlib.ALU_Divide(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.ControlPath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlPath_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlPath_tb_behav -key {Behavioral:sim_1:Functional:ControlPath_tb} -tclbatch {ControlPath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ControlPath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time                    0: c = 000, ALU_result =          8
R1 =          2, R2 =          2, R3 =          6, R4 =          6, R5 =          6, R6 =          6, R7 =          6
At time               100000: c = 001, ALU_result = 4294967292
At time               200000: c = 010, ALU_result =          8
At time               300000: c = 011, ALU_result =          0
At time               400000: c = 100, ALU_result =          4
At time               500000: c = 101, ALU_result =          2
At time               600000: c = 110, ALU_result =          2
At time               700000: c = 111, ALU_result =          0
$finish called at time : 800 ns : File "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/control_path_tb.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlPath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1264.051 ; gain = 0.594
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ControlPath_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlPath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlPath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlPath_tb_behav xil_defaultlib.ControlPath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlPath_tb_behav xil_defaultlib.ControlPath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=32)
Compiling module xil_defaultlib.ALU_Divide(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.ControlPath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlPath_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1264.051 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlPath_tb_behav -key {Behavioral:sim_1:Functional:ControlPath_tb} -tclbatch {ControlPath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ControlPath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R1 =          2, R2 =          2, R3 =          6, R4 =          6, R5 =          6, R6 =          6, R7 =          6
At time                    0: c = 000, ALU_result =          8
At time               100000: c = 001, ALU_result = 4294967292
At time               200000: c = 010, ALU_result =          8
At time               300000: c = 011, ALU_result =          0
At time               400000: c = 100, ALU_result =          4
At time               500000: c = 101, ALU_result =          2
At time               600000: c = 110, ALU_result =          2
At time               700000: c = 111, ALU_result =          0
$finish called at time : 800 ns : File "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/control_path_tb.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlPath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1264.949 ; gain = 0.898
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ControlPath_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlPath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlPath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlPath_tb_behav xil_defaultlib.ControlPath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlPath_tb_behav xil_defaultlib.ControlPath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=32)
Compiling module xil_defaultlib.ALU_Divide(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.ControlPath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlPath_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1264.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlPath_tb_behav -key {Behavioral:sim_1:Functional:ControlPath_tb} -tclbatch {ControlPath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ControlPath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R1 =          2, R2 =          2, R3 =          6, R4 =          6, R5 =          6, R6 =          6, R7 =          6
At time                    0: c = 000, ALU_result =          8
At time               100000: c = 001, ALU_result = 4294967292
At time               200000: c = 010, ALU_result =          8
At time               300000: c = 011, ALU_result =          0
At time               400000: c = 100, ALU_result =          4
At time               500000: c = 101, ALU_result =          2
At time               600000: c = 110, ALU_result =          2
At time               700000: c = 111, ALU_result =          0
$finish called at time : 800 ns : File "D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sim_1/new/control_path_tb.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlPath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1265.969 ; gain = 1.020
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 00:06:14 2024...
