<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1644' type='void llvm::MachineInstr::print(llvm::raw_ostream &amp; OS, bool IsStandalone = true, bool SkipOpers = false, bool SkipDebugLoc = false, bool AddNewLine = true, const llvm::TargetInstrInfo * TII = nullptr) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1864' u='c' c='_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1635'>/// Print this MI to \p OS.
  /// Don&apos;t print information that can be inferred from other instructions if
  /// \p IsStandalone is false. It is usually true when only a fragment of the
  /// function is printed.
  /// Only print the defs and the opcode if \p SkipOpers is true.
  /// Otherwise, also print operands if \p SkipDebugLoc is true.
  /// Otherwise, also print the debug loc, with a terminating newline.
  /// \p TII is used to print the opcode name.  If it&apos;s not present, but the
  /// MI is in a function, the opcode will be printed using the function&apos;s TII.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp' l='105' u='c' c='_ZL25rescheduleLexographicallySt6vectorIPN4llvm12MachineInstrESaIS2_EEPNS0_17MachineBasicBlockESt8functionIFNS0_26MachineInstrBundleIteratorIS1_Lb0EEEvEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCheckDebugify.cpp' l='70' u='c' c='_ZN12_GLOBAL__N_123CheckDebugMachineModule11runOnModuleERN4llvm6ModuleE'/>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1572' ll='1588' type='void llvm::MachineInstr::print(llvm::raw_ostream &amp; OS, bool IsStandalone = true, bool SkipOpers = false, bool SkipDebugLoc = false, bool AddNewLine = true, const llvm::TargetInstrInfo * TII = nullptr) const'/>
<use f='llvm/llvm/lib/CodeGen/MachineOptimizationRemarkEmitter.cpp' l='30' u='c' c='_ZN4llvm29DiagnosticInfoMIROptimization15MachineArgumentC1ENS_9StringRefERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='491' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1190' u='c' c='_ZNK4llvm17ScheduleDAGInstrs17getGraphNodeLabelB5cxx11EPKNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp' l='290' u='c' c='_ZNK12_GLOBAL__N_15Chain3strB5cxx11Ev'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp' l='292' u='c' c='_ZNK12_GLOBAL__N_15Chain3strB5cxx11Ev'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp' l='295' u='c' c='_ZNK12_GLOBAL__N_15Chain3strB5cxx11Ev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp' l='266' u='c' c='_ZN4llvm16AMDGPUAsmPrinter15emitInstructionEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp' l='393' u='c' c='_ZN4llvm14R600AsmPrinter15emitInstructionEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMAsmPrinter.cpp' l='1135' u='c' c='_ZN4llvm13ARMAsmPrinter24EmitUnwindingInstructionEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMAsmPrinter.cpp' l='1193' u='c' c='_ZN4llvm13ARMAsmPrinter24EmitUnwindingInstructionEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMAsmPrinter.cpp' l='1242' u='c' c='_ZN4llvm13ARMAsmPrinter24EmitUnwindingInstructionEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMAsmPrinter.cpp' l='1278' u='c' c='_ZN4llvm13ARMAsmPrinter24EmitUnwindingInstructionEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='10990' u='c' c='_ZNK4llvm17ARMTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRMCInstLower.cpp' l='70' u='c' c='_ZNK4llvm14AVRMCInstLower16lowerInstructionERKNS_12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMCInstLower.cpp' l='56' u='c' c='_ZNK4llvm14BPFMCInstLower5LowerEPKNS_12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMCInstLower.cpp' l='119' u='c' c='_ZN4llvm16HexagonLowerToMCERKNS_11MCInstrInfoEPKNS_12MachineInstrERNS_6MCInstERNS_17HexagonAsmPrinterE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiMCInstLower.cpp' l='132' u='c' c='_ZNK4llvm16LanaiMCInstLower5LowerEPKNS_12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430MCInstLower.cpp' l='124' u='c' c='_ZNK4llvm17MSP430MCInstLower5LowerEPKNS_12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp' l='224' u='c' c='_ZNK4llvm22WebAssemblyMCInstLower5lowerEPKNS_12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp' l='227' u='c' c='_ZNK4llvm22WebAssemblyMCInstLower5lowerEPKNS_12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='360' u='c' c='_ZNK12_GLOBAL__N_17Closure4dumpEPKN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86MCInstLower.cpp' l='429' u='c' c='_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerTest.cpp' l='26' u='c' c='_ZN12_GLOBAL__N_111isNullMIPtrEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/unittests/CodeGen/MachineInstrTest.cpp' l='212' u='c' c='_ZN12_GLOBAL__N_146MachineInstrPrintingTest_DebugLocPrinting_Test8TestBodyEv'/>
