#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Jan 18 07:40:02 2022
# Process ID: 6312
# Current directory: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5200 C:\Users\justi\Documents\verilog_lab\final_project\drinkinator\drink_master\drink_master.xpr
# Log file: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/vivado.log
# Journal file: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 1465.988 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 07:40:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 07:40:58 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-01:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.988 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A6F1E6A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2735.719 ; gain = 1269.730
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 07:51:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 07:51:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A6F1E6A
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 08:01:25 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 08:01:25 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 08:03:04 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 08:03:04 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B035C6A
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 08:09:59 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 08:09:59 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 08:12:59 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 08:12:59 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 08:17:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 08:17:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 08:28:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 08:28:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 08:30:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 08:30:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B035C6A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B169E3A
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B169E3A
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 08:39:53 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 08:39:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 08:53:43 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 08:53:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B169E3A
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 09:13:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 09:13:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B169E3A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3095.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3101.500 ; gain = 293.594
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B169E3A
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 10:55:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 10:55:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 11:29:41 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 11:29:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B035C6A
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 11:40:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 11:40:50 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 11:46:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 11:46:50 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/drinkinator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 18 11:53:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/synth_1/runme.log
[Tue Jan 18 11:53:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/justi/Documents/verilog_lab/final_project/drinkinator/drink_master/drink_master.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3110.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 300 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 3761.648 ; gain = 0.000
open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3761.648 ; gain = 651.051
INFO: [Common 17-344] 'open_run' was cancelled
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B035C6A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 18 12:02:35 2022...
