Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot operating_system_behav xil_defaultlib.operating_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_3567339121
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.serial_receiver_default
Compiling module xil_defaultlib.serial_transmitter_default
Compiling module xil_defaultlib.operating_system
Compiling module xil_defaultlib.glbl
Built simulation snapshot operating_system_behav
