Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Control_Unit_behav xil_defaultlib.tb_Control_Unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sync_Gen
Compiling module xil_defaultlib.FR_Decoder
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.F_Generator
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.tb_Control_Unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Control_Unit_behav
