/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_80bb0fc370d94d7ea187bc45c662f1ff.v:2.7-20.10" *)
module dna_detector(outX, outY, \seq_in[0] , \seq_in[1] , \seq_in[2] );
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_80bb0fc370d94d7ea187bc45c662f1ff.v:2.34-2.38" *)
  output outX;
  wire outX;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_80bb0fc370d94d7ea187bc45c662f1ff.v:2.40-2.44" *)
  output outY;
  wire outY;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_80bb0fc370d94d7ea187bc45c662f1ff.v:2.58-2.64" *)
  input \seq_in[0] ;
  wire \seq_in[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_80bb0fc370d94d7ea187bc45c662f1ff.v:2.58-2.64" *)
  input \seq_in[1] ;
  wire \seq_in[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_80bb0fc370d94d7ea187bc45c662f1ff.v:2.58-2.64" *)
  input \seq_in[2] ;
  wire \seq_in[2] ;
  assign outY = \seq_in[1] ;
  assign outX = \seq_in[0] ;
endmodule
