# Lab 6

> <h3>Learning Objectives</h3>

> - Designing a MIPS single cycle datapath

### Lab Exercise

Implement following `Verilog` modules for single cycle datapath:
1. Instruction Memory
2. Register File
3. ALU
4. Control Unit and ALU Control
5. Data Memory
6. Sign Extender
7. Shifter
8. Adders (required for computing next PC)
9. Multiplexers

