// Seed: 1733843497
module module_0 #(
    parameter id_1 = 32'd60
);
  wire _id_1;
  wire [id_1 : -1 'b0] id_2;
  logic [1 : {  id_1  ,  1 'd0 }] id_3;
endmodule
module module_1 #(
    parameter id_16 = 32'd18,
    parameter id_8  = 32'd1
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  inout tri id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire _id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire _id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_22;
  parameter id_23 = 1 & 1 & 1;
  assign id_22[-1 : {id_16, id_8}] = id_20++ > id_20;
  module_0 modCall_1 ();
endmodule
