# BCD-to_sevSeg_basys3_FPGA
## verilog code for a 4 digit seven segment controller and the Basys 3 FPGA implementation using built-in switches for bcd inputs.

Company: Dunwoody College of Technology
Engineer: Jacob Kearin
Written in Vivado 2019.1
Professor: Matthew Beckler

Create Date: 09/29/2021 12:03:54 PM
Design Name: 
Module Name: bcd
Project Name: 
Target Devices: 
Tool Versions: 
Description: 

Dependencies: 
 
Revision:
Revision 0.01 - File Created
Additional Comments:

## instructions:
single source use: utilize complete_basys_3_implementation.v file with .... .xdc constraints file
