# pyadi-jif: Python interface for ADI JESD Interface Framework

This project tries to simplify JESD configuration exploration and validation for ADI JESD based converters and clock chips with different FPGA vendors.

<p align="center">
  <img width="600" src="/imgs/jesd_basic.png">
</p>
