
---------- Begin Simulation Statistics ----------
final_tick                               1045922981000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58078                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702948                       # Number of bytes of host memory used
host_op_rate                                    58268                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19040.50                       # Real time elapsed on the host
host_tick_rate                               54931495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105828653                       # Number of instructions simulated
sim_ops                                    1109454029                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.045923                       # Number of seconds simulated
sim_ticks                                1045922981000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.065200                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              144716044                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           166215715                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14242148                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        228607873                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18435466                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18641924                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          206458                       # Number of indirect misses.
system.cpu0.branchPred.lookups              289380342                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863906                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811481                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9490089                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260686147                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29492888                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441412                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      101222379                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050755456                       # Number of instructions committed
system.cpu0.commit.committedOps            1052569454                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1932079878                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.544786                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.302122                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1413595500     73.16%     73.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    316822947     16.40%     89.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71575904      3.70%     93.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67734245      3.51%     96.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19919654      1.03%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7364680      0.38%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2071576      0.11%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3502484      0.18%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29492888      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1932079878                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857572                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015946516                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326221415                       # Number of loads committed
system.cpu0.commit.membars                    3625359                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625365      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583914626     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328032888     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127155133     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052569454                       # Class of committed instruction
system.cpu0.commit.refs                     455188045                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050755456                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052569454                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.988107                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.988107                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            315375416                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4760665                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142412939                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1183270946                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               808581296                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                811730980                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9501753                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8155715                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5611562                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  289380342                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                207205667                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1136473175                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5672659                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          122                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1215482550                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          122                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               28507664                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138525                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         800073648                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         163151510                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.581845                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1950801007                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.626386                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.916167                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1096445450     56.20%     56.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               623423968     31.96%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               138696873      7.11%     95.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                70981153      3.64%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9065237      0.46%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6854931      0.35%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1596655      0.08%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816508      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1920232      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1950801007                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      53                       # number of floating regfile writes
system.cpu0.idleCycles                      138213614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9595978                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               270719395                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.529733                       # Inst execution rate
system.cpu0.iew.exec_refs                   482992687                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133823513                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              259735326                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            362828673                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4273365                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5199069                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           141236197                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1153751898                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349169174                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8616587                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1106619461                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1811029                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5005699                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9501753                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8169298                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       103808                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16093124                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        46737                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13033                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4278322                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     36607258                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     12269567                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13033                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1511131                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8084847                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                455552092                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1096824067                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.884124                       # average fanout of values written-back
system.cpu0.iew.wb_producers                402764555                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525044                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1096904785                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1353977013                       # number of integer regfile reads
system.cpu0.int_regfile_writes              700351621                       # number of integer regfile writes
system.cpu0.ipc                              0.502991                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.502991                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626929      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            614155055     55.07%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8034939      0.72%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811549      0.16%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           353948398     31.74%     88.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133659091     11.98%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             50      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1115236049                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     90                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                178                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           77                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               208                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2140101                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001919                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 382463     17.87%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1600592     74.79%     92.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               157044      7.34%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1113749131                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4183532787                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1096823990                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1254946385                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1140955370                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1115236049                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12796528                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      101182440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           119760                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       7355116                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     58013262                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1950801007                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.571681                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799629                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1138829214     58.38%     58.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          567209820     29.08%     87.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          201562574     10.33%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33246188      1.70%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6349813      0.33%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2391179      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             818331      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             253720      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             140168      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1950801007                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533857                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         30338663                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5223801                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           362828673                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          141236197                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1506                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2089014621                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2832187                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              279631061                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670617910                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8305760                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               819979412                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12992287                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                68737                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1431348332                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1170583761                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          751434898                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                803937734                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15011906                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9501753                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             37619974                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                80816980                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1431348292                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        131073                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4753                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21049557                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4747                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3056359726                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2326320673                       # The number of ROB writes
system.cpu0.timesIdled                       25742812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1473                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.030187                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9852841                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10368117                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1989268                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19133838                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            319129                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         484424                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          165295                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20825863                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4858                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811200                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1161434                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12201701                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1236598                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434271                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22547220                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55073197                       # Number of instructions committed
system.cpu1.commit.committedOps              56884575                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    346258976                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.164283                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.799739                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    322787184     93.22%     93.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11601096      3.35%     96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3785631      1.09%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3682910      1.06%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1012982      0.29%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       315256      0.09%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1718738      0.50%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       118581      0.03%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1236598      0.36%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    346258976                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502346                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52970483                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16125319                       # Number of loads committed
system.cpu1.commit.membars                    3622519                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622519      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32008882     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17936519     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3316514      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56884575                       # Class of committed instruction
system.cpu1.commit.refs                      21253045                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55073197                       # Number of Instructions Simulated
system.cpu1.committedOps                     56884575                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.356188                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.356188                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            302992475                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               833939                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8862279                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87511585                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12345072                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28734628                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1161945                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1207410                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4593139                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20825863                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12930906                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    333691382                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               127485                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     101052761                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3979558                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.059493                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14146097                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10171970                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.288676                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         349827259                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.300230                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.796744                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               290647621     83.08%     83.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31617492      9.04%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16580157      4.74%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6060678      1.73%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2990878      0.85%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1484705      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  442023      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     150      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3555      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           349827259                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         228344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1227648                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14780323                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184734                       # Inst execution rate
system.cpu1.iew.exec_refs                    22535331                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5218688                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              260376408                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22595035                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2711887                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1737506                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7096703                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79422068                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17316643                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           867809                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64667239                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1484903                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2379873                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1161945                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5857117                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21731                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          299025                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8805                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          529                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2676                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6469716                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1968977                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           529                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       206941                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1020707                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36635998                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64217325                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852126                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31218494                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183449                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64234567                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80764325                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42702199                       # number of integer regfile writes
system.cpu1.ipc                              0.157327                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.157327                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622626      5.53%      5.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39231598     59.86%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19258592     29.39%     94.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3422089      5.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65535048                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1904859                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029066                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 300719     15.79%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1444335     75.82%     91.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               159803      8.39%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63817267                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         482916042                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64217313                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101959988                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71287415                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65535048                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8134653                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22537492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           113854                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700382                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15021003                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    349827259                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.187335                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.637350                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          309309104     88.42%     88.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27002281      7.72%     96.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7150224      2.04%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2949203      0.84%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2488310      0.71%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             353969      0.10%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             401392      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             128935      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              43841      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      349827259                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187213                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16102182                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1937166                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22595035                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7096703                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       350055603                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1741780899                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              280024803                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37993122                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10906465                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14715890                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2653927                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                46111                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102936401                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83621480                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56446212                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 29119582                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10174172                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1161945                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             24783163                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18453090                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102936389                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21876                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               628                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22625815                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           625                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   424453900                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162437287                       # The number of ROB writes
system.cpu1.timesIdled                           2671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11239969                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              9510197                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            21824687                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              59179                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1823863                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12295679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24540533                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1930149                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        65031                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59164463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3883386                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118316248                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3948417                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9882590                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2784075                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9460647                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              346                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            260                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2412146                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2412141                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9882590                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           465                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36835260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36835260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    965043584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               965043584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              539                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12295807                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12295807    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12295807                       # Request fanout histogram
system.membus.respLayer1.occupancy        63225704318                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         38305858734                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       283219200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   448997111.699034                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       945500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1035442000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1044506885000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1416096000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    175613789                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       175613789                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    175613789                       # number of overall hits
system.cpu0.icache.overall_hits::total      175613789                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31591877                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31591877                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31591877                       # number of overall misses
system.cpu0.icache.overall_misses::total     31591877                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 412608175496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 412608175496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 412608175496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 412608175496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    207205666                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    207205666                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    207205666                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    207205666                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.152466                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.152466                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.152466                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.152466                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13060.578056                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13060.578056                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13060.578056                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13060.578056                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4452                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.562500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29805513                       # number of writebacks
system.cpu0.icache.writebacks::total         29805513                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1786331                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1786331                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1786331                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1786331                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29805546                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29805546                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29805546                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29805546                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 366173637499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 366173637499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 366173637499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 366173637499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143845                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143845                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143845                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143845                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12285.419549                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12285.419549                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12285.419549                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12285.419549                       # average overall mshr miss latency
system.cpu0.icache.replacements              29805513                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    175613789                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      175613789                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31591877                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31591877                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 412608175496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 412608175496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    207205666                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    207205666                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.152466                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.152466                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13060.578056                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13060.578056                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1786331                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1786331                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29805546                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29805546                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 366173637499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 366173637499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143845                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143845                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12285.419549                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12285.419549                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          205419110                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29805513                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.891984                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999957                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        444216877                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       444216877                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    410787417                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       410787417                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    410787417                       # number of overall hits
system.cpu0.dcache.overall_hits::total      410787417                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44764401                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44764401                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44764401                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44764401                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1150168271122                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1150168271122                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1150168271122                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1150168271122                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455551818                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455551818                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455551818                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455551818                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098264                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098264                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098264                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098264                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25693.815743                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25693.815743                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25693.815743                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25693.815743                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6060232                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       492828                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           119330                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4856                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.785486                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   101.488468                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27610602                       # number of writebacks
system.cpu0.dcache.writebacks::total         27610602                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17905024                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17905024                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17905024                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17905024                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26859377                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26859377                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26859377                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26859377                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 483470957547                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 483470957547                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 483470957547                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 483470957547                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058960                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058960                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058960                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058960                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18000.080849                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18000.080849                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18000.080849                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18000.080849                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27610602                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    295487647                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      295487647                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32912115                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32912115                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 719977885000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 719977885000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328399762                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328399762                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100220                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100220                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21875.770822                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21875.770822                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11073011                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11073011                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21839104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21839104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 343834602500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 343834602500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066502                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066502                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15743.988513                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15743.988513                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115299770                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115299770                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11852286                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11852286                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 430190386122                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 430190386122                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127152056                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127152056                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.093213                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.093213                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36295.984262                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36295.984262                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6832013                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6832013                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5020273                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5020273                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 139636355047                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 139636355047                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039482                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039482                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27814.494361                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27814.494361                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2441                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2441                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          719                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          719                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7130000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7130000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.227532                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.227532                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9916.550765                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9916.550765                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          705                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          705                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1040000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1040000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004430                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004430                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 74285.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74285.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2951                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2951                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       685000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       685000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3091                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3091                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045293                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045293                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4892.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4892.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       545000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       545000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045293                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045293                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3892.857143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3892.857143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050696                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050696                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760785                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760785                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65392543500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65392543500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811481                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811481                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419980                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419980                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85954.038920                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85954.038920                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760784                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760784                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64631758500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64631758500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419979                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419979                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84954.150587                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84954.150587                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987610                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439463363                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27619930                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.911096                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987610                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999613                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999613                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942359062                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942359062                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29741464                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25505579                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1068                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              285175                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55533286                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29741464                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25505579                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1068                       # number of overall hits
system.l2.overall_hits::.cpu1.data             285175                       # number of overall hits
system.l2.overall_hits::total                55533286                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64077                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2104078                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1767                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1440696                       # number of demand (read+write) misses
system.l2.demand_misses::total                3610618                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64077                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2104078                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1767                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1440696                       # number of overall misses
system.l2.overall_misses::total               3610618                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5708939498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 222692748451                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    167891996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 159508925167                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     388078505112                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5708939498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 222692748451                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    167891996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 159508925167                       # number of overall miss cycles
system.l2.overall_miss_latency::total    388078505112                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29805541                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27609657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2835                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1725871                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59143904                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29805541                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27609657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2835                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1725871                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59143904                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002150                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.076208                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.623280                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.834765                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061048                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002150                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.076208                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.623280                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.834765                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061048                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89094.987250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105838.637375                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95015.277872                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110716.573911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107482.570882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89094.987250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105838.637375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95015.277872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110716.573911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107482.570882                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             685492                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     20033                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.218140                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8404212                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2784075                       # number of writebacks
system.l2.writebacks::total                   2784075                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            100                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         156444                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          69409                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              225968                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           100                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        156444                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         69409                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             225968                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1947634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1371287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3384650                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1947634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1371287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9043460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12428110                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5062701999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 190387996877                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    149565496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 138787695866                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 334387960238                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5062701999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 190387996877                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    149565496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 138787695866                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 841924159730                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1176312119968                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.070542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.617989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.794548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057227                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.070542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.617989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.794548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210133                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79133.157213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97753.477746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85368.433790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101209.809373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98795.432390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79133.157213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97753.477746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85368.433790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101209.809373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93097.571033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94649.316748                       # average overall mshr miss latency
system.l2.replacements                       16049389                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7430515                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7430515                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7430515                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7430515                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51595385                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51595385                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51595385                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51595385                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9043460                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9043460                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 841924159730                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 841924159730                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93097.571033                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93097.571033                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.960000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.901961                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         5000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2608.695652                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       475500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       437499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       912999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.960000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.901961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19812.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19886.318182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19847.804348                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.958333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       387500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       467500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.958333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20394.736842                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20326.086957                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4367284                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           125093                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4492377                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1417222                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1095481                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2512703                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 145596822548                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 115860129139                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  261456951687                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5784506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1220574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7005080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.245003                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.897513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.358697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102733.955970                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105761.879155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104054.061179                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        72825                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        30532                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           103357                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1344397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1064949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2409346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 125510994695                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 101640226712                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 227151221407                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.232413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.872499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.343943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93358.579865                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95441.403027                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94279.203322                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29741464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1068                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29742532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64077                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            65844                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5708939498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    167891996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5876831494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29805541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2835                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29808376                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.623280                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89094.987250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95015.277872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89253.865105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          100                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           115                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63977                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1752                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        65729                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5062701999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    149565496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5212267495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002146                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.617989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002205                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79133.157213                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85368.433790                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79299.357894                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21138295                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       160082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21298377                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       686856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       345215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1032071                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  77095925903                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  43648796028                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 120744721931                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21825151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       505297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22330448                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.683192                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112244.671231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 126439.453755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116992.650633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        83619                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38877                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       122496                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       603237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       306338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       909575                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  64877002182                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  37147469154                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 102024471336                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027640                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.606253                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.040733                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107548.114890                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121263.013906                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 112167.189441                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           63                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                81                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          490                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          131                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             621                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9075973                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1803988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10879961                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          553                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          149                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           702                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.886076                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.879195                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.884615                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18522.393878                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13770.900763                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17520.066023                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          127                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           29                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          156                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          363                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          102                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          465                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7292474                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2111483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9403957                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.656420                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.684564                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.662393                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20089.460055                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20700.813725                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20223.563441                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999928                       # Cycle average of tags in use
system.l2.tags.total_refs                   126840175                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16049626                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.902999                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.149375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.414627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.958753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.070676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.404996                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.486709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.139981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.318828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 961414338                       # Number of tag accesses
system.l2.tags.data_accesses                961414338                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4094656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     124811136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        112192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      87841344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    570003456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          786862784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4094656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       112192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4206848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    178180800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       178180800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1950174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1372521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8906304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12294731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2784075                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2784075                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3914873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        119331096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           107266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         83984524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    544976510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             752314270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3914873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       107266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4022139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170357477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170357477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170357477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3914873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       119331096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          107266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        83984524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    544976510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            922671747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2738579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1891936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1348465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8895137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007923269750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168102                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168102                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20880150                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2579846                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12294731                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2784075                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12294731                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2784075                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  93461                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 45496                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            631337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            634578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            718203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1317782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            750818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            835431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            765545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            790002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            867246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            797207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           727429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           676465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           753159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           638298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           635484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           662286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            187559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            212586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            207013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            221998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            233852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            220736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           156218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146437                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 525777005323                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61006350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            754550817823                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43091.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61841.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9968417                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1617445                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12294731                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2784075                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1825891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1957906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1413382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1077767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  712268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  679132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  644773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  601420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  529640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  416380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 421314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 816051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 380406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 200135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 172507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 149907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 122995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  70877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 120889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 148242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 159557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 164875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 167993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 170319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 173128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 177541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 184276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 176187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 173795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 169617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 166460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3353950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    285.080572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.070194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.275596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1067750     31.84%     31.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1107065     33.01%     64.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       260203      7.76%     72.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       174630      5.21%     77.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       234805      7.00%     84.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       126884      3.78%     88.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        52598      1.57%     90.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        30338      0.90%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       299677      8.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3353950                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.582051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.549395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    644.640677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       168101    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168102                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.291032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.271353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.844347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146500     87.15%     87.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3570      2.12%     89.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12283      7.31%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3599      2.14%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1352      0.80%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              442      0.26%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              215      0.13%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               94      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               26      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168102                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              780881280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5981504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175267520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               786862784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            178180800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       746.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    752.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1045922872000                       # Total gap between requests
system.mem_ctrls.avgGap                      69363.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4094656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    121083904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       112192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     86301760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    569288768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175267520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3914873.345726782922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 115767514.625438764691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 107266.024399553760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 82512538.272643625736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 544293201.642540454865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167572109.212504267693                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1950174                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1372521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8906304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2784075                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2407703010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 109974241619                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     76264106                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  81902300590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 560190308498                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25099923356216                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37632.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56392.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43504.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59672.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62898.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9015534.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12018162240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6387778155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         41109078360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7251248160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82563976560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     227708121240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     209880217440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       586918582155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.148950                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 542949010257                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34925540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 468048430743                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11929133580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6340462095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46007989440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7044008940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82563976560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     323538138900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     129181255200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       606604964715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.970969                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 332067325009                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34925540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 678930115991                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10122928936.046511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46822575392.332832                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        93500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 348032432500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   175351092500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 870571888500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12927659                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12927659                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12927659                       # number of overall hits
system.cpu1.icache.overall_hits::total       12927659                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3247                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3247                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3247                       # number of overall misses
system.cpu1.icache.overall_misses::total         3247                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    207291500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    207291500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    207291500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    207291500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12930906                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12930906                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12930906                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12930906                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000251                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000251                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000251                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000251                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63840.930089                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63840.930089                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63840.930089                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63840.930089                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2803                       # number of writebacks
system.cpu1.icache.writebacks::total             2803                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          412                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          412                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          412                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          412                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2835                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2835                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2835                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2835                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    184139000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    184139000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    184139000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    184139000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000219                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000219                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64952.028219                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64952.028219                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64952.028219                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64952.028219                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2803                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12927659                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12927659                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3247                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3247                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    207291500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    207291500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12930906                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12930906                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000251                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000251                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63840.930089                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63840.930089                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          412                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          412                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2835                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2835                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    184139000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    184139000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64952.028219                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64952.028219                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990062                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12916257                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2803                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4608.011773                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        323436500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990062                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999689                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999689                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25864647                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25864647                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16369940                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16369940                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16369940                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16369940                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3874745                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3874745                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3874745                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3874745                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 421932828767                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 421932828767                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 421932828767                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 421932828767                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20244685                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20244685                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20244685                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20244685                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191396                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191396                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191396                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191396                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 108893.057160                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108893.057160                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 108893.057160                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108893.057160                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1393022                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       250963                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            23216                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2099                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.002671                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   119.563125                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1725741                       # number of writebacks
system.cpu1.dcache.writebacks::total          1725741                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2847480                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2847480                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2847480                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2847480                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1027265                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1027265                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1027265                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1027265                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103747739970                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103747739970                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103747739970                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103747739970                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050742                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050742                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050742                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050742                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100994.134882                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100994.134882                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100994.134882                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100994.134882                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1725741                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14646950                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14646950                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2281654                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2281654                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 226907119000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 226907119000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16928604                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16928604                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134781                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134781                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99448.522432                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99448.522432                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1776128                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1776128                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       505526                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       505526                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  46499057000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  46499057000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029862                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029862                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91981.534085                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91981.534085                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1722990                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1722990                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1593091                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1593091                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 195025709767                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 195025709767                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3316081                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3316081                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.480414                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.480414                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 122419.692137                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 122419.692137                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1071352                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1071352                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       521739                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       521739                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  57248682970                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  57248682970                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157336                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157336                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109726.669791                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109726.669791                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7668000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7668000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.361884                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.361884                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45372.781065                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45372.781065                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3655500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3655500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.109208                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.109208                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71676.470588                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71676.470588                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          317                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          317                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1034000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1034000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.277904                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.277904                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8475.409836                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8475.409836                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       913000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       913000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.277904                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.277904                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7483.606557                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7483.606557                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103015                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103015                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708185                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708185                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63030577000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63030577000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811200                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811200                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391003                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391003                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89002.982272                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89002.982272                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708185                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708185                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62322392000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62322392000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391003                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391003                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88002.982272                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88002.982272                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.777949                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19205103                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1735345                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.067023                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        323448000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.777949                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.930561                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.930561                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45848954                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45848954                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1045922981000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52139673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10214590                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51714131                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13265314                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15195648                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             348                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            609                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7023338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7023338                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29808381                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22331293                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          702                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          702                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89416599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82841152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5187429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177453653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3815107392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3534096192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       360832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    220902912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7570467328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31264683                       # Total snoops (count)
system.tol2bus.snoopTraffic                 179403968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         90413428                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065968                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.251374                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               84518341     93.48%     93.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5827566      6.45%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  65734      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1787      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           90413428                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118306255998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41433000120                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44744608772                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2603614842                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4258987                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1627025634000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 140845                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704536                       # Number of bytes of host memory used
host_op_rate                                   141203                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10121.60                       # Real time elapsed on the host
host_tick_rate                               57412109                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1425578665                       # Number of instructions simulated
sim_ops                                    1429205456                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.581103                       # Number of seconds simulated
sim_ticks                                581102653000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.884661                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               93558619                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            93666653                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3549006                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        102393858                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5346                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12873                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7527                       # Number of indirect misses.
system.cpu0.branchPred.lookups              103872259                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1596                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           766                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3547171                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  59995369                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13386643                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2853                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      120446523                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262549867                       # Number of instructions committed
system.cpu0.commit.committedOps             262550501                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1139913015                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.230325                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.164711                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1076524091     94.44%     94.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12596211      1.11%     95.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20750499      1.82%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2260212      0.20%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1104216      0.10%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1291362      0.11%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       292629      0.03%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11707152      1.03%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13386643      1.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1139913015                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10419                       # Number of function calls committed.
system.cpu0.commit.int_insts                261309474                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81058058                       # Number of loads committed
system.cpu0.commit.membars                       1006                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1057      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180218994     68.64%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81058768     30.87%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1270328      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262550501                       # Class of committed instruction
system.cpu0.commit.refs                      82329190                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262549867                       # Number of Instructions Simulated
system.cpu0.committedOps                    262550501                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.415184                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.415184                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            944351187                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1907                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            80934342                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             404657004                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                49484523                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                140266963                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3547575                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3586                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             20185971                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  103872259                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 94718503                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1057980428                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1026998                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                     462702562                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                7098820                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.089606                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          96306381                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          93563965                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.399155                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1157836219                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.399628                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.706834                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               815100360     70.40%     70.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               238762640     20.62%     91.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96326522      8.32%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3316818      0.29%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2315827      0.20%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   12854      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1999434      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     418      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1346      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1157836219                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     214                       # number of floating regfile writes
system.cpu0.idleCycles                        1369805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3668302                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                72899178                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.455712                       # Inst execution rate
system.cpu0.iew.exec_refs                   301043902                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1292139                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               98340112                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            118706964                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2018                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2080825                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1674330                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          379441934                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            299751763                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3127016                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            528263739                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                959154                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            589577612                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3547575                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            590783513                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19439853                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1653                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           48                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37648906                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       403198                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           184                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       649428                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3018874                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                275880105                       # num instructions consuming a value
system.cpu0.iew.wb_count                    323822807                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.745570                       # average fanout of values written-back
system.cpu0.iew.wb_producers                205687989                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.279349                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     324729239                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               637268474                       # number of integer regfile reads
system.cpu0.int_regfile_writes              250544533                       # number of integer regfile writes
system.cpu0.ipc                              0.226491                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.226491                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1322      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            228121008     42.93%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1332      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  252      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     42.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           301924500     56.82%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1342019      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             531390754                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                642                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          320                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               331                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40075346                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.075416                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2116603      5.28%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              37957742     94.72%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1000      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             571464457                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2267210938                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    323822487                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        496333185                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 379438824                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                531390754                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3110                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      116891436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6518506                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           257                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     74663952                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1157836219                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.458952                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.195096                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          940757944     81.25%     81.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           95005815      8.21%     89.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           39158135      3.38%     92.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18428975      1.59%     94.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           35007962      3.02%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           19650455      1.70%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5761769      0.50%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2594305      0.22%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1470859      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1157836219                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.458409                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2477690                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          521293                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           118706964                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1674330                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    589                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1159206024                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2999283                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              697598550                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201289954                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25577018                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                59889037                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             239716045                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               280729                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            523933317                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             390717857                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          301346485                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                146585541                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1082590                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3547575                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            250125048                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               100056539                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       523933003                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         90468                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1278                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                121543778                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1256                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1509520198                       # The number of ROB reads
system.cpu0.rob.rob_writes                  783929626                       # The number of ROB writes
system.cpu0.timesIdled                          16758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  265                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.486212                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16333509                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16417862                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2195857                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28101387                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              3865                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21574                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17709                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29798545                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          437                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           464                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2195561                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13124335                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3090727                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2595                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       48152003                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57200145                       # Number of instructions committed
system.cpu1.commit.committedOps              57200926                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    194368744                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.294291                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.215568                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    175447468     90.27%     90.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8161001      4.20%     94.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4399978      2.26%     96.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       868800      0.45%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       626642      0.32%     97.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       959496      0.49%     97.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        98719      0.05%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       715913      0.37%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3090727      1.59%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    194368744                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4174                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55961248                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13956964                       # Number of loads committed
system.cpu1.commit.membars                       1129                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1129      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41866096     73.19%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13957428     24.40%     97.59% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1376033      2.41%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57200926                       # Class of committed instruction
system.cpu1.commit.refs                      15333461                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57200145                       # Number of Instructions Simulated
system.cpu1.committedOps                     57200926                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.542925                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.542925                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            128042348                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  318                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13893028                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             117951859                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15682644                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53727566                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2204732                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1116                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2770191                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29798545                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 17991642                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    181608090                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               610845                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     138496005                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4410056                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.147040                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18614363                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16337374                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.683405                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         202427481                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.684185                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.092732                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               119383269     58.98%     58.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                49974743     24.69%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22869954     11.30%     94.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4002550      1.98%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3183405      1.57%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   40626      0.02%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2972323      1.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      60      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     551      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           202427481                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         228363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2342440                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18150080                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.433448                       # Inst execution rate
system.cpu1.iew.exec_refs                    25878210                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1541580                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               57011916                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26095699                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1606                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3392999                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2442769                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          104917860                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24336630                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1865444                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             87840805                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                344340                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             39808406                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2204732                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             40375571                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       656990                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          285029                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          899                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         9029                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12138735                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1066272                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          9029                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1253981                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1088459                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65505854                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81570577                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.735342                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48169238                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.402508                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81936507                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               113528826                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62248193                       # number of integer regfile writes
system.cpu1.ipc                              0.282253                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.282253                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1327      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62997796     70.23%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2905      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            25077761     27.96%     98.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1626300      1.81%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              89706249                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     962958                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010735                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 153517     15.94%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                809248     84.04%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  193      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              90667880                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         383133896                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81570577                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        152643790                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 104914964                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 89706249                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2896                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       47716934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           330959                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           301                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     32041982                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    202427481                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.443153                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.997888                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          154769013     76.46%     76.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24670519     12.19%     88.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12860009      6.35%     95.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4698590      2.32%     97.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3424623      1.69%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1096419      0.54%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             499795      0.25%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             227519      0.11%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             180994      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      202427481                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.442653                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5230444                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          924258                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26095699                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2442769                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    198                       # number of misc regfile reads
system.cpu1.numCycles                       202655844                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   959450470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              104915878                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42702400                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3358691                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18289174                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              19964480                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               291408                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            151850992                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             113083623                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86065460                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52983624                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1100634                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2204732                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23980183                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                43363060                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       151850992                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         53890                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1270                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11104804                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1264                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   296630491                       # The number of ROB reads
system.cpu1.rob.rob_writes                  218774447                       # The number of ROB writes
system.cpu1.timesIdled                           2455                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         30845878                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4932835                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            36687624                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                828                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1478239                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     49490642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      98892849                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       387080                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        85200                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25337510                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     21866813                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50672843                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       21952013                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           49466138                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       419705                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict         48982912                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1588                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            442                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22061                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22057                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      49466139                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    148381044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              148381044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3194105728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3194105728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1343                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          49490230                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                49490230    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            49490230                       # Request fanout histogram
system.membus.respLayer1.occupancy       255558970449                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        114857586737                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   581102653000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   581102653000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    83313916.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   30200122.253478                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       291500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     97823500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   579603002500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1499650500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94701859                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94701859                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94701859                       # number of overall hits
system.cpu0.icache.overall_hits::total       94701859                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16644                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16644                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16644                       # number of overall misses
system.cpu0.icache.overall_misses::total        16644                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1108445500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1108445500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1108445500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1108445500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     94718503                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     94718503                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     94718503                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     94718503                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000176                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000176                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66597.302331                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66597.302331                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66597.302331                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66597.302331                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1582                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.550000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15324                       # number of writebacks
system.cpu0.icache.writebacks::total            15324                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1320                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1320                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1320                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1320                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15324                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15324                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15324                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15324                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1022386000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1022386000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1022386000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1022386000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000162                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000162                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000162                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000162                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66717.958758                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66717.958758                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66717.958758                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66717.958758                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15324                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94701859                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94701859                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16644                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16644                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1108445500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1108445500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     94718503                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     94718503                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000176                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66597.302331                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66597.302331                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1320                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1320                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15324                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15324                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1022386000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1022386000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66717.958758                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66717.958758                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           94717407                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15356                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6168.104129                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        189452330                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       189452330                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66483593                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66483593                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66483593                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66483593                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     36495676                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36495676                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     36495676                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36495676                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2844474231148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2844474231148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2844474231148                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2844474231148                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    102979269                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    102979269                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    102979269                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    102979269                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.354398                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.354398                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.354398                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.354398                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77940.034078                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77940.034078                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77940.034078                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77940.034078                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    857548792                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       297708                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19670401                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5207                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.595898                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.174573                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23261664                       # number of writebacks
system.cpu0.dcache.writebacks::total         23261664                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13232110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13232110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13232110                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13232110                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23263566                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23263566                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23263566                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23263566                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2019208585404                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2019208585404                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2019208585404                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2019208585404                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.225905                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.225905                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.225905                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.225905                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86797.036422                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86797.036422                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86797.036422                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86797.036422                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23261664                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     65614734                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       65614734                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36094934                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36094934                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2819463729500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2819463729500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    101709668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    101709668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.354882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.354882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78112.450060                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78112.450060                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12875715                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12875715                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23219219                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23219219                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2016668267000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2016668267000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.228289                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.228289                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86853.406525                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86853.406525                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       868859                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        868859                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       400742                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       400742                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25010501648                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25010501648                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1269601                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1269601                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.315644                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.315644                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62410.482675                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62410.482675                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       356395                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       356395                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44347                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44347                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2540318404                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2540318404                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034930                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034930                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 57282.756534                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57282.756534                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          695                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          695                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          149                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8109500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8109500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.176540                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.176540                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 54426.174497                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 54426.174497                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          142                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       207500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       207500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008294                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008294                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 29642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          533                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          533                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          228                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          228                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1057000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1057000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          761                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          761                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.299606                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.299606                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4635.964912                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4635.964912                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          228                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          228                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       829000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       829000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.299606                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.299606                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3635.964912                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3635.964912                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          109                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          109                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       520000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       520000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          766                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          766                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.142298                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.142298                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4770.642202                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4770.642202                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          109                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          109                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       411000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       411000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.142298                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.142298                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3770.642202                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3770.642202                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999240                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89751620                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23262394                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.858228                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999240                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        229225642                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       229225642                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2712181                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 512                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              346792                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3063622                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4137                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2712181                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                512                       # number of overall hits
system.l2.overall_hits::.cpu1.data             346792                       # number of overall hits
system.l2.overall_hits::total                 3063622                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             11187                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20547810                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2072                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1696555                       # number of demand (read+write) misses
system.l2.demand_misses::total               22257624                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            11187                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20547810                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2072                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1696555                       # number of overall misses
system.l2.overall_misses::total              22257624                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    953881000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1942296616956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    182671997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 194783841829                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2138217011782                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    953881000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1942296616956                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    182671997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 194783841829                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2138217011782                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15324                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23259991                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2043347                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25321246                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15324                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23259991                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2043347                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25321246                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.730031                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.883397                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.801858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.830282                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.879010                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.730031                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.883397                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.801858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.830282                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.879010                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85266.916957                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94525.724004                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88162.160714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114811.392398                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96066.723554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85266.916957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94525.724004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88162.160714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114811.392398                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96066.723554                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1292833                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     63053                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.503909                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  27806539                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              419705                       # number of writebacks
system.l2.writebacks::total                    419705                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1207824                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          51247                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1259140                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1207824                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         51247                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1259140                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        11135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     19339986                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1645308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          20998484                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        11135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     19339986                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1645308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     28701797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         49700281                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    839298000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1682284585568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    161095997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 175011062533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1858296042098                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    839298000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1682284585568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    161095997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 175011062533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2219763640838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4078059682936                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.726638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.831470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.795279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.805202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.829283                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.726638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.831470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.795279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.805202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.962790                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75374.764257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86984.788178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78392.212652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106369.787622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88496.676336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75374.764257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86984.788178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78392.212652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106369.787622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77338.838430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82053.050826                       # average overall mshr miss latency
system.l2.replacements                       71112282                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       479935                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           479935                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       479936                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       479936                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24461713                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24461713                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24461715                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24461715                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     28701797                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       28701797                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2219763640838                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2219763640838                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77338.838430                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77338.838430                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             140                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  173                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           507                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           155                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                662                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3193500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       666000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3859500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          647                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          188                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              835                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.783617                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.824468                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.792814                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6298.816568                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4296.774194                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5830.060423                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          505                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          151                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           656                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10221500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3304000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13525500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.780526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.803191                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.785629                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20240.594059                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21880.794702                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20618.140244                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        62000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        15500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2066.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       523500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       582000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.852941                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20134.615385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20068.965517                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            17340                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            19034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36374                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          25699                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23390                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               49089                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2260273500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2101362000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4361635500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.597110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.551339                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.574389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87951.807463                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89840.188115                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88851.585895                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        13775                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13329                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27104                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        11924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        10061                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21985                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1212254500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1084703000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2296957500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.277051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.237153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.257246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101665.087219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107812.642878                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104478.394360                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           512                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        11187                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2072                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13259                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    953881000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    182671997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1136552997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17908                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.730031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.801858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.740395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85266.916957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88162.160714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85719.360208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        11135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2055                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    839298000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    161095997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1000393997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.726638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.795279                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.736542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75374.764257                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78392.212652                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75844.882259                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2694841                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       327758                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3022599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20522111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1673165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22195276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1940036343456                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 192682479829                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2132718823285                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23216952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2000923                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25217875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.883928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.836197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.880141                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94533.956251                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115160.477197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96088.862481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1194049                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        37918                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1231967                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     19328062                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1635247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     20963309                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1681072331068                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 173926359533                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1854998690601                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.832498                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.817246                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.831288                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86975.731507                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106360.910329                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88487.876155                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                    77507598                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  71112347                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.089932                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.206863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.006506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.427065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.935057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.422937                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.331357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.272298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.381608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 473224163                       # Number of tag accesses
system.l2.tags.data_accesses                473224163                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        712640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1239193856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        131648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     105368960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1821837376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3167244480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       712640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       131648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        844288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26861120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26861120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          11135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       19362404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1646390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     28466209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            49488195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       419705                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             419705                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1226358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2132487005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           226549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        181325897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3135138631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5450404440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1226358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       226549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1452907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       46224397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46224397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       46224397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1226358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2132487005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          226549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       181325897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3135138631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5496628837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    392711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     11135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  19307507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1629880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  28448989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034041854500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24126                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            80347632                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             370682                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    49488196                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     419707                       # Number of write requests accepted
system.mem_ctrls.readBursts                  49488196                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   419707                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  88628                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 26996                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1234524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1119493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1061540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1053698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4922240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6952704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6920492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5486330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5694363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5056070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2963338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1556479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1440364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1364662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1308148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1265123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22171                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1387777251414                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               246997840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2314019151414                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28092.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46842.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 41626311                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  330336                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              49488196                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               419707                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4314683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6283957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7411600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7476849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 5968532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4455029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3228219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2404147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1766571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1489796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1274629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1379738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 915362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 408741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 274587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 182743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 109620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  47705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7835626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    406.694327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   288.756737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.806329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       557976      7.12%      7.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2556232     32.62%     39.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1233554     15.74%     55.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       865994     11.05%     66.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       682699      8.71%     75.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       372433      4.75%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       279915      3.57%     83.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       227520      2.90%     86.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1059303     13.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7835626                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2047.562215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    185.998055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  38554.482579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        24110     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.44179e+06-1.50733e+06           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.277170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.254729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.916664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21493     89.09%     89.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              430      1.78%     90.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1205      4.99%     95.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              585      2.42%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              214      0.89%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               91      0.38%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               48      0.20%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.11%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24126                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3161572352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5672192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25132992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3167244544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26861248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5440.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5450.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     46.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  581102747000                       # Total gap between requests
system.mem_ctrls.avgGap                      11643.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       712640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1235680448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       131648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    104312320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1820735296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25132992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1226358.193893842166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2126440899.246763706207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 226548.612917793740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 179507561.119326025248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3133242098.621085166931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 43250520.145190253854                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        11135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     19362404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1646390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     28466210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       419707                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    377664849                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 879233215599                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     75424266                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 106612291522                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1327720555178                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14053654363559                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33916.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45409.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36667.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64755.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46641.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33484441.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23812521180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12656670345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        147430625580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          971426340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45871812480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     259648298100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4492220640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       494883574665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        851.628490                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9327413777                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19404320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 552370919223                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          32133834180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17079530325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        205282289940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1078483320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45871812480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     262432183800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2147895840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       566026029885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        974.055147                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3357021129                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19404320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 558341311871                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                326                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          164                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    2925456173.780488                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   5948616286.262905                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          164    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        56000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  15242373500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            164                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   101327840500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 479774812500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     17988922                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17988922                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     17988922                       # number of overall hits
system.cpu1.icache.overall_hits::total       17988922                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2720                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2720                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2720                       # number of overall misses
system.cpu1.icache.overall_misses::total         2720                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    203095500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    203095500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    203095500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    203095500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     17991642                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17991642                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     17991642                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17991642                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000151                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000151                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74667.463235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74667.463235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74667.463235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74667.463235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2584                       # number of writebacks
system.cpu1.icache.writebacks::total             2584                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          136                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          136                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2584                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2584                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2584                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2584                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    192780500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    192780500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    192780500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    192780500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000144                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000144                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000144                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000144                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74605.456656                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74605.456656                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74605.456656                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74605.456656                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2584                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     17988922                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17988922                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2720                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2720                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    203095500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    203095500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     17991642                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17991642                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74667.463235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74667.463235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          136                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2584                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2584                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    192780500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    192780500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74605.456656                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74605.456656                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18005743                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2616                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6882.929281                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         35985868                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        35985868                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16101864                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16101864                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16101864                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16101864                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4743505                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4743505                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4743505                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4743505                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 389339070277                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 389339070277                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 389339070277                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 389339070277                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20845369                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20845369                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20845369                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20845369                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227557                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227557                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227557                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227557                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82078.351404                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82078.351404                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82078.351404                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82078.351404                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     44164140                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        42552                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           696277                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            606                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.428980                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.217822                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2044135                       # number of writebacks
system.cpu1.dcache.writebacks::total          2044135                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2697429                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2697429                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2697429                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2697429                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2046076                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2046076                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2046076                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2046076                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 202961919325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 202961919325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 202961919325                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 202961919325                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.098155                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.098155                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.098155                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.098155                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99195.689371                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99195.689371                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99195.689371                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99195.689371                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2044134                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15122409                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15122409                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4347731                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4347731                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 364286258500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 364286258500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19470140                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19470140                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.223303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.223303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83787.671891                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83787.671891                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2344288                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2344288                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2003443                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2003443                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 200565967000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 200565967000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.102898                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.102898                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100110.643028                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100110.643028                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       979455                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        979455                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       395774                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       395774                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  25052811777                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  25052811777                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1375229                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1375229                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287788                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287788                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63300.802420                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63300.802420                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       353141                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       353141                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42633                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42633                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2395952325                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2395952325                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.031001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 56199.477517                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56199.477517                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          712                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          712                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12553000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12553000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.180667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.180667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 79955.414013                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 79955.414013                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           92                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           92                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6869500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6869500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.105869                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.105869                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 74668.478261                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74668.478261                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          221                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          221                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1661000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1661000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          795                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          795                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.277987                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.277987                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7515.837104                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7515.837104                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          221                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          221                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1442000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1442000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.277987                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.277987                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6524.886878                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6524.886878                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        71000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        71000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        69000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        69000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          310                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            310                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          154                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          154                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       769000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       769000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.331897                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.331897                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4993.506494                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4993.506494                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          154                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          154                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       615000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       615000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.331897                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.331897                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3993.506494                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3993.506494                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.992639                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18154271                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2045916                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.873420                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.992639                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999770                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999770                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43740883                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43740883                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 581102653000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25240487                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       899641                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24843771                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        70692577                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         42269836                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1761                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           447                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2208                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85670                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85670                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17908                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25222579                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69786219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6134249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75974192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1961472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2977385920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       330752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261598912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3241277056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       113388371                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27175616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        138719880                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.161664                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.369807                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              116379036     83.89%     83.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1               22255644     16.04%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  85200      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          138719880                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50669999718                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34897838450                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22989992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3071523272                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3879992                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
