============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  04:10:03 pm
  Module:                 ms_serial_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int2)            launch                                    0 R 
TOP
  genblk1[2].genblk1.sng
    ctr
      countval_reg[2]/CLK                               0             0 R 
      countval_reg[2]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs42/A                                           +0     115   
      drc_bufs42/Y          BUFX2             4 11.4   14   +42     157 F 
    ctr/countval[2] 
    g208/A                                                   +0     157   
    g208/Y                  OR2X1             2  3.4   16   +43     200 F 
    g206/A                                                   +0     200   
    g206/Y                  INVX1            17 39.2  166  +123     323 R 
    g201/B                                                   +0     323   
    g201/Y                  OR2X1            17 39.3  196  +171     494 R 
    g199/A                                                   +0     494   
    g199/Y                  OR2X1            16 36.8  174  +148     642 R 
  genblk1[2].genblk1.sng/sn_out[0] 
  g535/B                                                     +0     642   
  g535/Y                    AND2X1            1  4.6   27   +38     680 R 
  genblk2.stoch2bin/data_in[56] 
    par_ctr/a[56] 
      p0/a[24] 
        p0/a[8] 
          p0/a[0] 
            p1/a[0] 
              ha0/a 
                g17/A                                        +0     680   
                g17/YS      HAX1              1  4.0   19   +65     745 F 
              ha0/s 
            p1/y[0] 
            g168/A                                           +0     745   
            g168/YC         HAX1              1  8.8   35   +65     810 F 
            g167/B                                           +0     810   
            g167/YC         FAX1              1  7.1   29   +89     898 F 
            g166/C                                           +0     898   
            g166/YS         FAX1              1 12.7   67  +103    1001 R 
          p0/y[2] 
          g236/A                                             +0    1001   
          g236/YS           FAX1              1 12.7   67  +117    1118 R 
        p0/y[2] 
        g287/A                                               +0    1118   
        g287/YS             FAX1              1 12.7   67  +117    1236 R 
      p0/y[2] 
      g360/A                                                 +0    1236   
      g360/YS               FAX1              2 11.1   34  +108    1344 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g584/B                                                 +0    1344   
      g584/YC               FAX1              1  7.1   29   +88    1432 F 
      g580/C                                                 +0    1432   
      g580/YC               FAX1              1  7.1   29   +82    1514 F 
      g576/C                                                 +0    1514   
      g576/YC               FAX1              1  7.1   29   +82    1595 F 
      g572/C                                                 +0    1595   
      g572/YC               FAX1              1  7.1   29   +82    1677 F 
      g568/C                                                 +0    1677   
      g568/YC               FAX1              1  7.1   29   +82    1758 F 
      g564/C                                                 +0    1758   
      g564/YC               FAX1              1 10.9   37   +89    1848 F 
      g2/A                                                   +0    1848   
      g2/YS                 FAX1              1  2.8   21   +84    1932 R 
      g558/A                                                 +0    1932   
      g558/Y                MUX2X1            1  1.5   18   +23    1954 F 
      g557/A                                                 +0    1954   
      g557/Y                INVX1             1  2.0    0    +3    1957 R 
      countval_reg[8]/D     DFFSR                            +0    1957   
      countval_reg[8]/CLK   setup                       0   +70    2028 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    2922ps 
Start-point  : TOP/genblk1[2].genblk1.sng/ctr/countval_reg[2]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[8]/D
