$date
	Thu Sep 15 15:15:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_tb $end
$scope module the_circuit $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % E $end
$var wire 1 & w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1%
1$
0#
0"
0!
$end
#100
0$
0%
1#
#200
1$
1%
0#
1"
#300
0$
0%
1#
#400
1$
1%
0#
0"
1!
#500
0$
0%
1#
#600
1$
1%
1&
0#
1"
#700
0%
1#
#800
1%
0&
0#
0"
0!
