// Seed: 824033778
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6 = id_5;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output tri id_2,
    input wire id_3,
    input wand id_4,
    input supply1 id_5,
    input tri0 id_6,
    output uwire id_7,
    output supply1 id_8,
    output supply1 id_9,
    output tri1 id_10
);
  wire id_12;
  tri  id_13 = 1'h0;
  always @(*) begin : LABEL_0
    id_8 = id_13;
  end
  or primCall (id_7, id_4, id_13, id_12, id_6, id_0);
  assign id_1 = 1;
  assign id_7 = id_0 | 1 == ~id_3;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
