<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › sibyte › common › sb_tbprof.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>sb_tbprof.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version 2</span>
<span class="cm"> * of the License, or (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2001, 2002, 2003 Broadcom Corporation</span>
<span class="cm"> * Copyright (C) 2007 Ralf Baechle &lt;ralf@linux-mips.org&gt;</span>
<span class="cm"> * Copyright (C) 2007 MIPS Technologies, Inc.</span>
<span class="cm"> *    written by Ralf Baechle &lt;ralf@linux-mips.org&gt;</span>
<span class="cm"> */</span>

<span class="cp">#undef DEBUG</span>

<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/vmalloc.h&gt;</span>
<span class="cp">#include &lt;linux/fs.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/wait.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/sibyte/sb1250.h&gt;</span>

<span class="cp">#if defined(CONFIG_SIBYTE_BCM1x55) || defined(CONFIG_SIBYTE_BCM1x80)</span>
<span class="cp">#include &lt;asm/sibyte/bcm1480_regs.h&gt;</span>
<span class="cp">#include &lt;asm/sibyte/bcm1480_scd.h&gt;</span>
<span class="cp">#include &lt;asm/sibyte/bcm1480_int.h&gt;</span>
<span class="cp">#elif defined(CONFIG_SIBYTE_SB1250) || defined(CONFIG_SIBYTE_BCM112X)</span>
<span class="cp">#include &lt;asm/sibyte/sb1250_regs.h&gt;</span>
<span class="cp">#include &lt;asm/sibyte/sb1250_scd.h&gt;</span>
<span class="cp">#include &lt;asm/sibyte/sb1250_int.h&gt;</span>
<span class="cp">#else</span>
<span class="cp">#error invalid SiByte UART configuration</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_SIBYTE_BCM1x55) || defined(CONFIG_SIBYTE_BCM1x80)</span>
<span class="cp">#undef K_INT_TRACE_FREEZE</span>
<span class="cp">#define K_INT_TRACE_FREEZE K_BCM1480_INT_TRACE_FREEZE</span>
<span class="cp">#undef K_INT_PERF_CNT</span>
<span class="cp">#define K_INT_PERF_CNT K_BCM1480_INT_PERF_CNT</span>
<span class="cp">#endif</span>

<span class="cp">#include &lt;asm/uaccess.h&gt;</span>

<span class="cp">#define SBPROF_TB_MAJOR 240</span>

<span class="k">typedef</span> <span class="n">u64</span> <span class="n">tb_sample_t</span><span class="p">[</span><span class="mi">6</span><span class="o">*</span><span class="mi">256</span><span class="p">];</span>

<span class="k">enum</span> <span class="n">open_status</span> <span class="p">{</span>
	<span class="n">SB_CLOSED</span><span class="p">,</span>
	<span class="n">SB_OPENING</span><span class="p">,</span>
	<span class="n">SB_OPEN</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sbprof_tb</span> <span class="p">{</span>
	<span class="n">wait_queue_head_t</span>	<span class="n">tb_sync</span><span class="p">;</span>
	<span class="n">wait_queue_head_t</span>	<span class="n">tb_read</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span>		<span class="n">lock</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">open_status</span>	<span class="n">open</span><span class="p">;</span>
	<span class="n">tb_sample_t</span>		<span class="o">*</span><span class="n">sbprof_tbbuf</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">next_tb_sample</span><span class="p">;</span>

	<span class="k">volatile</span> <span class="kt">int</span>		<span class="n">tb_enable</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">int</span>		<span class="n">tb_armed</span><span class="p">;</span>

<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sbprof_tb</span> <span class="n">sbp</span><span class="p">;</span>

<span class="cp">#define MAX_SAMPLE_BYTES (24*1024*1024)</span>
<span class="cp">#define MAX_TBSAMPLE_BYTES (12*1024*1024)</span>

<span class="cp">#define MAX_SAMPLES (MAX_SAMPLE_BYTES/sizeof(u_int32_t))</span>
<span class="cp">#define TB_SAMPLE_SIZE (sizeof(tb_sample_t))</span>
<span class="cp">#define MAX_TB_SAMPLES (MAX_TBSAMPLE_BYTES/TB_SAMPLE_SIZE)</span>

<span class="cm">/* ioctls */</span>
<span class="cp">#define SBPROF_ZBSTART		_IOW(&#39;s&#39;, 0, int)</span>
<span class="cp">#define SBPROF_ZBSTOP		_IOW(&#39;s&#39;, 1, int)</span>
<span class="cp">#define SBPROF_ZBWAITFULL	_IOW(&#39;s&#39;, 2, int)</span>

<span class="cm">/*</span>
<span class="cm"> * Routines for using 40-bit SCD cycle counter</span>
<span class="cm"> *</span>
<span class="cm"> * Client responsible for either handling interrupts or making sure</span>
<span class="cm"> * the cycles counter never saturates, e.g., by doing</span>
<span class="cm"> * zclk_timer_init(0) at least every 2^40 - 1 ZCLKs.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Configures SCD counter 0 to count ZCLKs starting from val;</span>
<span class="cm"> * Configures SCD counters1,2,3 to count nothing.</span>
<span class="cm"> * Must not be called while gathering ZBbus profiles.</span>
<span class="cm"> */</span>

<span class="cp">#define zclk_timer_init(val) \</span>
<span class="cp">  __asm__ __volatile__ (&quot;.set push;&quot; \</span>
<span class="cp">			&quot;.set mips64;&quot; \</span>
<span class="cp">			&quot;la   $8, 0xb00204c0;&quot; </span><span class="cm">/* SCD perf_cnt_cfg */</span><span class="cp"> \</span>
<span class="cp">			&quot;sd   %0, 0x10($8);&quot;   </span><span class="cm">/* write val to counter0 */</span><span class="cp"> \</span>
<span class="cp">			&quot;sd   %1, 0($8);&quot;      </span><span class="cm">/* config counter0 for zclks*/</span><span class="cp"> \</span>
<span class="cp">			&quot;.set pop&quot; \</span>
<span class="cp">			: </span><span class="cm">/* no outputs */</span><span class="cp"> \</span>
<span class="cp">						     </span><span class="cm">/* enable, counter0 */</span><span class="cp"> \</span>
<span class="cp">			: </span><span class="cm">/* inputs */</span><span class="cp"> &quot;r&quot;(val), &quot;r&quot; ((1ULL &lt;&lt; 33) | 1ULL) \</span>
<span class="cp">			: </span><span class="cm">/* modifies */</span><span class="cp"> &quot;$8&quot; )</span>


<span class="cm">/* Reads SCD counter 0 and puts result in value</span>
<span class="cm">   unsigned long long val; */</span>
<span class="cp">#define zclk_get(val) \</span>
<span class="cp">  __asm__ __volatile__ (&quot;.set push;&quot; \</span>
<span class="cp">			&quot;.set mips64;&quot; \</span>
<span class="cp">			&quot;la   $8, 0xb00204c0;&quot; </span><span class="cm">/* SCD perf_cnt_cfg */</span><span class="cp"> \</span>
<span class="cp">			&quot;ld   %0, 0x10($8);&quot;   </span><span class="cm">/* write val to counter0 */</span><span class="cp"> \</span>
<span class="cp">			&quot;.set pop&quot; \</span>
<span class="cp">			: </span><span class="cm">/* outputs */</span><span class="cp"> &quot;=r&quot;(val) \</span>
<span class="cp">			: </span><span class="cm">/* inputs */</span><span class="cp"> \</span>
<span class="cp">			: </span><span class="cm">/* modifies */</span><span class="cp"> &quot;$8&quot; )</span>

<span class="cp">#define DEVNAME &quot;sb_tbprof&quot;</span>

<span class="cp">#define TB_FULL (sbp.next_tb_sample == MAX_TB_SAMPLES)</span>

<span class="cm">/*</span>
<span class="cm"> * Support for ZBbus sampling using the trace buffer</span>
<span class="cm"> *</span>
<span class="cm"> * We use the SCD performance counter interrupt, caused by a Zclk counter</span>
<span class="cm"> * overflow, to trigger the start of tracing.</span>
<span class="cm"> *</span>
<span class="cm"> * We set the trace buffer to sample everything and freeze on</span>
<span class="cm"> * overflow.</span>
<span class="cm"> *</span>
<span class="cm"> * We map the interrupt for trace_buffer_freeze to handle it on CPU 0.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u64</span> <span class="n">tb_period</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">arm_tb</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
        <span class="n">u64</span> <span class="n">scdperfcnt</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">next</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="mi">40</span><span class="p">)</span> <span class="o">-</span> <span class="n">tb_period</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tb_options</span> <span class="o">=</span> <span class="n">M_SCD_TRACE_CFG_FREEZE_FULL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Generate an SCD_PERFCNT interrupt in TB_PERIOD Zclks to</span>
<span class="cm">	 * trigger start of trace.  XXX vary sampling period</span>
<span class="cm">	 */</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_PERF_CNT_1</span><span class="p">));</span>
	<span class="n">scdperfcnt</span> <span class="o">=</span> <span class="n">__raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_PERF_CNT_CFG</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Unfortunately, in Pass 2 we must clear all counters to knock down</span>
<span class="cm">	 * a previous interrupt request.  This means that bus profiling</span>
<span class="cm">	 * requires ALL of the SCD perf counters.</span>
<span class="cm">	 */</span>
<span class="cp">#if defined(CONFIG_SIBYTE_BCM1x55) || defined(CONFIG_SIBYTE_BCM1x80)</span>
	<span class="n">__raw_writeq</span><span class="p">((</span><span class="n">scdperfcnt</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">M_SPC_CFG_SRC1</span><span class="p">)</span> <span class="o">|</span>
						<span class="cm">/* keep counters 0,2,3,4,5,6,7 as is */</span>
		     <span class="n">V_SPC_CFG_SRC1</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>		<span class="cm">/* counter 1 counts cycles */</span>
		     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_SCD_PERF_CNT_CFG0</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span>
		     <span class="n">M_SPC_CFG_ENABLE</span> <span class="o">|</span>		<span class="cm">/* enable counting */</span>
		     <span class="n">M_SPC_CFG_CLEAR</span> <span class="o">|</span>		<span class="cm">/* clear all counters */</span>
		     <span class="n">V_SPC_CFG_SRC1</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>		<span class="cm">/* counter 1 counts cycles */</span>
		     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_SCD_PERF_CNT_CFG1</span><span class="p">));</span>
<span class="cp">#else</span>
	<span class="n">__raw_writeq</span><span class="p">((</span><span class="n">scdperfcnt</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">M_SPC_CFG_SRC1</span><span class="p">)</span> <span class="o">|</span>
						<span class="cm">/* keep counters 0,2,3 as is */</span>
		     <span class="n">M_SPC_CFG_ENABLE</span> <span class="o">|</span>		<span class="cm">/* enable counting */</span>
		     <span class="n">M_SPC_CFG_CLEAR</span> <span class="o">|</span>		<span class="cm">/* clear all counters */</span>
		     <span class="n">V_SPC_CFG_SRC1</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>		<span class="cm">/* counter 1 counts cycles */</span>
		     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_PERF_CNT_CFG</span><span class="p">));</span>
<span class="cp">#endif</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">next</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_PERF_CNT_1</span><span class="p">));</span>
	<span class="cm">/* Reset the trace buffer */</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">M_SCD_TRACE_CFG_RESET</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_CFG</span><span class="p">));</span>
<span class="cp">#if 0</span><span class="c"> &amp;&amp; defined(M_SCD_TRACE_CFG_FORCECNT)</span>
<span class="c">	/* XXXKW may want to expose control to the data-collector */</span>
<span class="c">	tb_options |= M_SCD_TRACE_CFG_FORCECNT;</span>
<span class="cp">#endif</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">tb_options</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_CFG</span><span class="p">));</span>
	<span class="n">sbp</span><span class="p">.</span><span class="n">tb_armed</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sbprof_tb_intr</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="n">DEVNAME</span> <span class="s">&quot;: tb_intr</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sbp</span><span class="p">.</span><span class="n">next_tb_sample</span> <span class="o">&lt;</span> <span class="n">MAX_TB_SAMPLES</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* XXX should use XKPHYS to make writes bypass L2 */</span>
		<span class="n">u64</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">sbp</span><span class="p">.</span><span class="n">sbprof_tbbuf</span><span class="p">[</span><span class="n">sbp</span><span class="p">.</span><span class="n">next_tb_sample</span><span class="o">++</span><span class="p">];</span>
		<span class="cm">/* Read out trace */</span>
		<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">M_SCD_TRACE_CFG_START_READ</span><span class="p">,</span>
			     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_CFG</span><span class="p">));</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;sync&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
		<span class="cm">/* Loop runs backwards because bundles are read out in reverse order */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">256</span> <span class="o">*</span> <span class="mi">6</span><span class="p">;</span> <span class="n">i</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">-=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Subscripts decrease to put bundle in the order */</span>
			<span class="cm">/*   t0 lo, t0 hi, t1 lo, t1 hi, t2 lo, t2 hi */</span>
			<span class="n">p</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">__raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_READ</span><span class="p">));</span>
			<span class="cm">/* read t2 hi */</span>
			<span class="n">p</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">__raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_READ</span><span class="p">));</span>
			<span class="cm">/* read t2 lo */</span>
			<span class="n">p</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">__raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_READ</span><span class="p">));</span>
			<span class="cm">/* read t1 hi */</span>
			<span class="n">p</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">__raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_READ</span><span class="p">));</span>
			<span class="cm">/* read t1 lo */</span>
			<span class="n">p</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">__raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_READ</span><span class="p">));</span>
			<span class="cm">/* read t0 hi */</span>
			<span class="n">p</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="n">__raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_READ</span><span class="p">));</span>
			<span class="cm">/* read t0 lo */</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sbp</span><span class="p">.</span><span class="n">tb_enable</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_debug</span><span class="p">(</span><span class="n">DEVNAME</span> <span class="s">&quot;: tb_intr shutdown</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">M_SCD_TRACE_CFG_RESET</span><span class="p">,</span>
				     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_CFG</span><span class="p">));</span>
			<span class="n">sbp</span><span class="p">.</span><span class="n">tb_armed</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">wake_up_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">tb_sync</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* knock down current interrupt and get another one later */</span>
			<span class="n">arm_tb</span><span class="p">();</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* No more trace buffer samples */</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="n">DEVNAME</span> <span class="s">&quot;: tb_intr full</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">M_SCD_TRACE_CFG_RESET</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_CFG</span><span class="p">));</span>
		<span class="n">sbp</span><span class="p">.</span><span class="n">tb_armed</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sbp</span><span class="p">.</span><span class="n">tb_enable</span><span class="p">)</span>
			<span class="n">wake_up_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">tb_sync</span><span class="p">);</span>
		<span class="n">wake_up_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">tb_read</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sbprof_pc_intr</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">DEVNAME</span> <span class="s">&quot;: unexpected pc_intr&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Requires: Already called zclk_timer_init with a value that won&#39;t</span>
<span class="cm"> *           saturate 40 bits.  No subsequent use of SCD performance counters</span>
<span class="cm"> *           or trace buffer.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sbprof_zbprof_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">scdperfcnt</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">xchg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">tb_enable</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="n">DEVNAME</span> <span class="s">&quot;: starting</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">sbp</span><span class="p">.</span><span class="n">next_tb_sample</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">filp</span><span class="o">-&gt;</span><span class="n">f_pos</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">K_INT_TRACE_FREEZE</span><span class="p">,</span> <span class="n">sbprof_tb_intr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			  <span class="n">DEVNAME</span> <span class="s">&quot; trace freeze&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sbp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="cm">/* Make sure there isn&#39;t a perf-cnt interrupt waiting */</span>
	<span class="n">scdperfcnt</span> <span class="o">=</span> <span class="n">__raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_PERF_CNT_CFG</span><span class="p">));</span>
	<span class="cm">/* Disable and clear counters, override SRC_1 */</span>
	<span class="n">__raw_writeq</span><span class="p">((</span><span class="n">scdperfcnt</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">M_SPC_CFG_SRC1</span> <span class="o">|</span> <span class="n">M_SPC_CFG_ENABLE</span><span class="p">))</span> <span class="o">|</span>
		     <span class="n">M_SPC_CFG_ENABLE</span> <span class="o">|</span> <span class="n">M_SPC_CFG_CLEAR</span> <span class="o">|</span> <span class="n">V_SPC_CFG_SRC1</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
		     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_PERF_CNT_CFG</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * We grab this interrupt to prevent others from trying to use</span>
<span class="cm">         * it, even though we don&#39;t want to service the interrupts</span>
<span class="cm">         * (they only feed into the trace-on-interrupt mechanism)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">K_INT_PERF_CNT</span><span class="p">,</span> <span class="n">sbprof_pc_intr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DEVNAME</span> <span class="s">&quot; scd perfcnt&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sbp</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">K_INT_TRACE_FREEZE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sbp</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * I need the core to mask these, but the interrupt mapper to</span>
<span class="cm">	 *  pass them through.  I am exploiting my knowledge that</span>
<span class="cm">	 *  cp0_status masks out IP[5]. krw</span>
<span class="cm">	 */</span>
<span class="cp">#if defined(CONFIG_SIBYTE_BCM1x55) || defined(CONFIG_SIBYTE_BCM1x80)</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">K_BCM1480_INT_MAP_I3</span><span class="p">,</span>
		     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_REGISTER</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">R_BCM1480_IMR_INTERRUPT_MAP_BASE_L</span><span class="p">)</span> <span class="o">+</span>
			    <span class="p">((</span><span class="n">K_BCM1480_INT_PERF_CNT</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)));</span>
<span class="cp">#else</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">K_INT_MAP_I3</span><span class="p">,</span>
		     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_IMR_REGISTER</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">R_IMR_INTERRUPT_MAP_BASE</span><span class="p">)</span> <span class="o">+</span>
			    <span class="p">(</span><span class="n">K_INT_PERF_CNT</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)));</span>
<span class="cp">#endif</span>

	<span class="cm">/* Initialize address traps */</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_ADDR_TRAP_UP_0</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_ADDR_TRAP_UP_1</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_ADDR_TRAP_UP_2</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_ADDR_TRAP_UP_3</span><span class="p">));</span>

	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_ADDR_TRAP_DOWN_0</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_ADDR_TRAP_DOWN_1</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_ADDR_TRAP_DOWN_2</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_ADDR_TRAP_DOWN_3</span><span class="p">));</span>

	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_ADDR_TRAP_CFG_0</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_ADDR_TRAP_CFG_1</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_ADDR_TRAP_CFG_2</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_ADDR_TRAP_CFG_3</span><span class="p">));</span>

	<span class="cm">/* Initialize Trace Event 0-7 */</span>
	<span class="cm">/*				when interrupt  */</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">M_SCD_TREVT_INTERRUPT</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_EVENT_0</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_EVENT_1</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_EVENT_2</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_EVENT_3</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_EVENT_4</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_EVENT_5</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_EVENT_6</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_EVENT_7</span><span class="p">));</span>

	<span class="cm">/* Initialize Trace Sequence 0-7 */</span>
	<span class="cm">/*				     Start on event 0 (interrupt) */</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">V_SCD_TRSEQ_FUNC_START</span> <span class="o">|</span> <span class="mh">0x0fff</span><span class="p">,</span>
		     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_SEQUENCE_0</span><span class="p">));</span>
	<span class="cm">/*			  dsamp when d used | asamp when a used */</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">M_SCD_TRSEQ_ASAMPLE</span> <span class="o">|</span> <span class="n">M_SCD_TRSEQ_DSAMPLE</span> <span class="o">|</span>
		     <span class="n">K_SCD_TRSEQ_TRIGGER_ALL</span><span class="p">,</span>
		     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_SEQUENCE_1</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_SEQUENCE_2</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_SEQUENCE_3</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_SEQUENCE_4</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_SEQUENCE_5</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_SEQUENCE_6</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_SCD_TRACE_SEQUENCE_7</span><span class="p">));</span>

	<span class="cm">/* Now indicate the PERF_CNT interrupt as a trace-relevant interrupt */</span>
<span class="cp">#if defined(CONFIG_SIBYTE_BCM1x55) || defined(CONFIG_SIBYTE_BCM1x80)</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">K_BCM1480_INT_PERF_CNT</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">),</span>
		     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_BCM1480_IMR_REGISTER</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">R_BCM1480_IMR_INTERRUPT_TRACE_L</span><span class="p">)));</span>
<span class="cp">#else</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="n">K_INT_PERF_CNT</span><span class="p">,</span>
		     <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_IMR_REGISTER</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">R_IMR_INTERRUPT_TRACE</span><span class="p">)));</span>
<span class="cp">#endif</span>
	<span class="n">arm_tb</span><span class="p">();</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="n">DEVNAME</span> <span class="s">&quot;: done starting</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sbprof_zbprof_stop</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="n">DEVNAME</span> <span class="s">&quot;: stopping</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sbp</span><span class="p">.</span><span class="n">tb_enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * XXXKW there is a window here where the intr handler may run,</span>
<span class="cm">		 * see the disable, and do the wake_up before this sleep</span>
<span class="cm">		 * happens.</span>
<span class="cm">		 */</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="n">DEVNAME</span> <span class="s">&quot;: wait for disarm</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">wait_event_interruptible</span><span class="p">(</span><span class="n">sbp</span><span class="p">.</span><span class="n">tb_sync</span><span class="p">,</span> <span class="o">!</span><span class="n">sbp</span><span class="p">.</span><span class="n">tb_armed</span><span class="p">);</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="n">DEVNAME</span> <span class="s">&quot;: disarm complete, stat %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

		<span class="n">sbp</span><span class="p">.</span><span class="n">tb_enable</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">K_INT_TRACE_FREEZE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sbp</span><span class="p">);</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">K_INT_PERF_CNT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sbp</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="n">DEVNAME</span> <span class="s">&quot;: done stopping</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sbprof_tb_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span> <span class="o">*</span><span class="n">inode</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">minor</span><span class="p">;</span>

	<span class="n">minor</span> <span class="o">=</span> <span class="n">iminor</span><span class="p">(</span><span class="n">inode</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">minor</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">xchg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">open</span><span class="p">,</span> <span class="n">SB_OPENING</span><span class="p">)</span> <span class="o">!=</span> <span class="n">SB_CLOSED</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">sbprof_tb</span><span class="p">));</span>
	<span class="n">sbp</span><span class="p">.</span><span class="n">sbprof_tbbuf</span> <span class="o">=</span> <span class="n">vzalloc</span><span class="p">(</span><span class="n">MAX_TBSAMPLE_BYTES</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sbp</span><span class="p">.</span><span class="n">sbprof_tbbuf</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sbp</span><span class="p">.</span><span class="n">open</span> <span class="o">=</span> <span class="n">SB_CLOSED</span><span class="p">;</span>
		<span class="n">wmb</span><span class="p">();</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">init_waitqueue_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">tb_sync</span><span class="p">);</span>
	<span class="n">init_waitqueue_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">tb_read</span><span class="p">);</span>
	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">sbp</span><span class="p">.</span><span class="n">open</span> <span class="o">=</span> <span class="n">SB_OPEN</span><span class="p">;</span>
	<span class="n">wmb</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sbprof_tb_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span> <span class="o">*</span><span class="n">inode</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">minor</span><span class="p">;</span>

	<span class="n">minor</span> <span class="o">=</span> <span class="n">iminor</span><span class="p">(</span><span class="n">inode</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">minor</span> <span class="o">!=</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">sbp</span><span class="p">.</span><span class="n">open</span> <span class="o">!=</span> <span class="n">SB_CLOSED</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sbp</span><span class="p">.</span><span class="n">tb_armed</span> <span class="o">||</span> <span class="n">sbp</span><span class="p">.</span><span class="n">tb_enable</span><span class="p">)</span>
		<span class="n">sbprof_zbprof_stop</span><span class="p">();</span>

	<span class="n">vfree</span><span class="p">(</span><span class="n">sbp</span><span class="p">.</span><span class="n">sbprof_tbbuf</span><span class="p">);</span>
	<span class="n">sbp</span><span class="p">.</span><span class="n">open</span> <span class="o">=</span> <span class="n">SB_CLOSED</span><span class="p">;</span>
	<span class="n">wmb</span><span class="p">();</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">sbprof_tb_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filp</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
			      <span class="kt">size_t</span> <span class="n">size</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">offp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cur_sample</span><span class="p">,</span> <span class="n">sample_off</span><span class="p">,</span> <span class="n">cur_count</span><span class="p">,</span> <span class="n">sample_left</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">src</span><span class="p">;</span>
	<span class="kt">int</span>   <span class="n">count</span>   <span class="o">=</span>	 <span class="mi">0</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">dest</span>    <span class="o">=</span>	 <span class="n">buf</span><span class="p">;</span>
	<span class="kt">long</span>  <span class="n">cur_off</span> <span class="o">=</span> <span class="o">*</span><span class="n">offp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">access_ok</span><span class="p">(</span><span class="n">VERIFY_WRITE</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">size</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cur_sample</span> <span class="o">=</span> <span class="n">cur_off</span> <span class="o">/</span> <span class="n">TB_SAMPLE_SIZE</span><span class="p">;</span>
	<span class="n">sample_off</span> <span class="o">=</span> <span class="n">cur_off</span> <span class="o">%</span> <span class="n">TB_SAMPLE_SIZE</span><span class="p">;</span>
	<span class="n">sample_left</span> <span class="o">=</span> <span class="n">TB_SAMPLE_SIZE</span> <span class="o">-</span> <span class="n">sample_off</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">size</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">cur_sample</span> <span class="o">&lt;</span> <span class="n">sbp</span><span class="p">.</span><span class="n">next_tb_sample</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

		<span class="n">cur_count</span> <span class="o">=</span> <span class="n">size</span> <span class="o">&lt;</span> <span class="n">sample_left</span> <span class="o">?</span> <span class="n">size</span> <span class="o">:</span> <span class="n">sample_left</span><span class="p">;</span>
		<span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)(((</span><span class="kt">long</span><span class="p">)</span><span class="n">sbp</span><span class="p">.</span><span class="n">sbprof_tbbuf</span><span class="p">[</span><span class="n">cur_sample</span><span class="p">])</span><span class="o">+</span><span class="n">sample_off</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">__copy_to_user</span><span class="p">(</span><span class="n">dest</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">cur_count</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">offp</span> <span class="o">=</span> <span class="n">cur_off</span> <span class="o">+</span> <span class="n">cur_count</span> <span class="o">-</span> <span class="n">err</span><span class="p">;</span>
			<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="n">DEVNAME</span> <span class="s">&quot;: read from sample %d, %d bytes</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		         <span class="n">cur_sample</span><span class="p">,</span> <span class="n">cur_count</span><span class="p">);</span>
		<span class="n">size</span> <span class="o">-=</span> <span class="n">cur_count</span><span class="p">;</span>
		<span class="n">sample_left</span> <span class="o">-=</span> <span class="n">cur_count</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sample_left</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cur_sample</span><span class="o">++</span><span class="p">;</span>
			<span class="n">sample_off</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">sample_left</span> <span class="o">=</span> <span class="n">TB_SAMPLE_SIZE</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">sample_off</span> <span class="o">+=</span> <span class="n">cur_count</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">cur_off</span> <span class="o">+=</span> <span class="n">cur_count</span><span class="p">;</span>
		<span class="n">dest</span> <span class="o">+=</span> <span class="n">cur_count</span><span class="p">;</span>
		<span class="n">count</span> <span class="o">+=</span> <span class="n">cur_count</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="o">*</span><span class="n">offp</span> <span class="o">=</span> <span class="n">cur_off</span><span class="p">;</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">sbprof_tb_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filp</span><span class="p">,</span>
			    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">command</span><span class="p">,</span>
			    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">command</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SBPROF_ZBSTART</span>:
		<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">sbprof_zbprof_start</span><span class="p">(</span><span class="n">filp</span><span class="p">);</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SBPROF_ZBSTOP</span>:
		<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">sbprof_zbprof_stop</span><span class="p">();</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sbp</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SBPROF_ZBWAITFULL</span>: <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">wait_event_interruptible</span><span class="p">(</span><span class="n">sbp</span><span class="p">.</span><span class="n">tb_read</span><span class="p">,</span> <span class="n">TB_FULL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">err</span> <span class="o">=</span> <span class="n">put_user</span><span class="p">(</span><span class="n">TB_FULL</span><span class="p">,</span> <span class="p">(</span><span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">arg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="nl">default:</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">file_operations</span> <span class="n">sbprof_tb_fops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>		<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">open</span>		<span class="o">=</span> <span class="n">sbprof_tb_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">release</span>	<span class="o">=</span> <span class="n">sbprof_tb_release</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">sbprof_tb_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unlocked_ioctl</span>	<span class="o">=</span> <span class="n">sbprof_tb_ioctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">compat_ioctl</span>	<span class="o">=</span> <span class="n">sbprof_tb_ioctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mmap</span>		<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">llseek</span>		<span class="o">=</span> <span class="n">default_llseek</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">class</span> <span class="o">*</span><span class="n">tb_class</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">tb_dev</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sbprof_tb_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">class</span> <span class="o">*</span><span class="n">tbc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">register_chrdev</span><span class="p">(</span><span class="n">SBPROF_TB_MAJOR</span><span class="p">,</span> <span class="n">DEVNAME</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sbprof_tb_fops</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="n">DEVNAME</span> <span class="s">&quot;: initialization failed (dev %d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">SBPROF_TB_MAJOR</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tbc</span> <span class="o">=</span> <span class="n">class_create</span><span class="p">(</span><span class="n">THIS_MODULE</span><span class="p">,</span> <span class="s">&quot;sb_tracebuffer&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">tbc</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">tbc</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_chrdev</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tb_class</span> <span class="o">=</span> <span class="n">tbc</span><span class="p">;</span>

	<span class="n">dev</span> <span class="o">=</span> <span class="n">device_create</span><span class="p">(</span><span class="n">tbc</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">MKDEV</span><span class="p">(</span><span class="n">SBPROF_TB_MAJOR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;tb&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_class</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">tb_dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>

	<span class="n">sbp</span><span class="p">.</span><span class="n">open</span> <span class="o">=</span> <span class="n">SB_CLOSED</span><span class="p">;</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">tb_period</span> <span class="o">=</span> <span class="n">zbbus_mhz</span> <span class="o">*</span> <span class="mi">10000LL</span><span class="p">;</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="n">DEVNAME</span> <span class="s">&quot;: initialized - tb_period = %lld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="kt">long</span> <span class="kt">long</span><span class="p">)</span> <span class="n">tb_period</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">out_class:</span>
	<span class="n">class_destroy</span><span class="p">(</span><span class="n">tb_class</span><span class="p">);</span>
<span class="nl">out_chrdev:</span>
	<span class="n">unregister_chrdev</span><span class="p">(</span><span class="n">SBPROF_TB_MAJOR</span><span class="p">,</span> <span class="n">DEVNAME</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">sbprof_tb_cleanup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">device_destroy</span><span class="p">(</span><span class="n">tb_class</span><span class="p">,</span> <span class="n">MKDEV</span><span class="p">(</span><span class="n">SBPROF_TB_MAJOR</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">unregister_chrdev</span><span class="p">(</span><span class="n">SBPROF_TB_MAJOR</span><span class="p">,</span> <span class="n">DEVNAME</span><span class="p">);</span>
	<span class="n">class_destroy</span><span class="p">(</span><span class="n">tb_class</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">sbprof_tb_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">sbprof_tb_cleanup</span><span class="p">);</span>

<span class="n">MODULE_ALIAS_CHARDEV_MAJOR</span><span class="p">(</span><span class="n">SBPROF_TB_MAJOR</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Ralf Baechle &lt;ralf@linux-mips.org&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
