
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//swapon_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402538 <.init>:
  402538:	stp	x29, x30, [sp, #-16]!
  40253c:	mov	x29, sp
  402540:	bl	402cd0 <ferror@plt+0x60>
  402544:	ldp	x29, x30, [sp], #16
  402548:	ret

Disassembly of section .plt:

0000000000402550 <mnt_table_set_parser_errcb@plt-0x20>:
  402550:	stp	x16, x30, [sp, #-16]!
  402554:	adrp	x16, 41c000 <ferror@plt+0x19390>
  402558:	ldr	x17, [x16, #4088]
  40255c:	add	x16, x16, #0xff8
  402560:	br	x17
  402564:	nop
  402568:	nop
  40256c:	nop

0000000000402570 <mnt_table_set_parser_errcb@plt>:
  402570:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402574:	ldr	x17, [x16]
  402578:	add	x16, x16, #0x0
  40257c:	br	x17

0000000000402580 <memcpy@plt>:
  402580:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402584:	ldr	x17, [x16, #8]
  402588:	add	x16, x16, #0x8
  40258c:	br	x17

0000000000402590 <mnt_fs_get_source@plt>:
  402590:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402594:	ldr	x17, [x16, #16]
  402598:	add	x16, x16, #0x10
  40259c:	br	x17

00000000004025a0 <_exit@plt>:
  4025a0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4025a4:	ldr	x17, [x16, #24]
  4025a8:	add	x16, x16, #0x18
  4025ac:	br	x17

00000000004025b0 <setuid@plt>:
  4025b0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4025b4:	ldr	x17, [x16, #32]
  4025b8:	add	x16, x16, #0x20
  4025bc:	br	x17

00000000004025c0 <strtoul@plt>:
  4025c0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4025c4:	ldr	x17, [x16, #40]
  4025c8:	add	x16, x16, #0x28
  4025cc:	br	x17

00000000004025d0 <strlen@plt>:
  4025d0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4025d4:	ldr	x17, [x16, #48]
  4025d8:	add	x16, x16, #0x30
  4025dc:	br	x17

00000000004025e0 <fputs@plt>:
  4025e0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4025e4:	ldr	x17, [x16, #56]
  4025e8:	add	x16, x16, #0x38
  4025ec:	br	x17

00000000004025f0 <exit@plt>:
  4025f0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4025f4:	ldr	x17, [x16, #64]
  4025f8:	add	x16, x16, #0x40
  4025fc:	br	x17

0000000000402600 <mnt_unref_table@plt>:
  402600:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402604:	ldr	x17, [x16, #72]
  402608:	add	x16, x16, #0x48
  40260c:	br	x17

0000000000402610 <dup@plt>:
  402610:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402614:	ldr	x17, [x16, #80]
  402618:	add	x16, x16, #0x50
  40261c:	br	x17

0000000000402620 <scols_line_refer_data@plt>:
  402620:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402624:	ldr	x17, [x16, #88]
  402628:	add	x16, x16, #0x58
  40262c:	br	x17

0000000000402630 <strtoimax@plt>:
  402630:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402634:	ldr	x17, [x16, #96]
  402638:	add	x16, x16, #0x60
  40263c:	br	x17

0000000000402640 <blkid_probe_lookup_value@plt>:
  402640:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402644:	ldr	x17, [x16, #104]
  402648:	add	x16, x16, #0x68
  40264c:	br	x17

0000000000402650 <strtod@plt>:
  402650:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402654:	ldr	x17, [x16, #112]
  402658:	add	x16, x16, #0x70
  40265c:	br	x17

0000000000402660 <geteuid@plt>:
  402660:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402664:	ldr	x17, [x16, #120]
  402668:	add	x16, x16, #0x78
  40266c:	br	x17

0000000000402670 <scols_table_enable_noheadings@plt>:
  402670:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402674:	ldr	x17, [x16, #128]
  402678:	add	x16, x16, #0x80
  40267c:	br	x17

0000000000402680 <scols_table_new_column@plt>:
  402680:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402684:	ldr	x17, [x16, #136]
  402688:	add	x16, x16, #0x88
  40268c:	br	x17

0000000000402690 <mnt_table_find_source@plt>:
  402690:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402694:	ldr	x17, [x16, #144]
  402698:	add	x16, x16, #0x90
  40269c:	br	x17

00000000004026a0 <blkid_new_probe_from_filename@plt>:
  4026a0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4026a4:	ldr	x17, [x16, #152]
  4026a8:	add	x16, x16, #0x98
  4026ac:	br	x17

00000000004026b0 <blkid_probe_enable_superblocks@plt>:
  4026b0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4026b4:	ldr	x17, [x16, #160]
  4026b8:	add	x16, x16, #0xa0
  4026bc:	br	x17

00000000004026c0 <getuid@plt>:
  4026c0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4026c4:	ldr	x17, [x16, #168]
  4026c8:	add	x16, x16, #0xa8
  4026cc:	br	x17

00000000004026d0 <mnt_table_next_fs@plt>:
  4026d0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4026d4:	ldr	x17, [x16, #176]
  4026d8:	add	x16, x16, #0xb0
  4026dc:	br	x17

00000000004026e0 <__cxa_atexit@plt>:
  4026e0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4026e4:	ldr	x17, [x16, #184]
  4026e8:	add	x16, x16, #0xb8
  4026ec:	br	x17

00000000004026f0 <fputc@plt>:
  4026f0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4026f4:	ldr	x17, [x16, #192]
  4026f8:	add	x16, x16, #0xc0
  4026fc:	br	x17

0000000000402700 <scols_table_enable_raw@plt>:
  402700:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402704:	ldr	x17, [x16, #200]
  402708:	add	x16, x16, #0xc8
  40270c:	br	x17

0000000000402710 <mnt_new_iter@plt>:
  402710:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402714:	ldr	x17, [x16, #208]
  402718:	add	x16, x16, #0xd0
  40271c:	br	x17

0000000000402720 <fork@plt>:
  402720:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402724:	ldr	x17, [x16, #216]
  402728:	add	x16, x16, #0xd8
  40272c:	br	x17

0000000000402730 <blkid_do_safeprobe@plt>:
  402730:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402734:	ldr	x17, [x16, #224]
  402738:	add	x16, x16, #0xe0
  40273c:	br	x17

0000000000402740 <lseek@plt>:
  402740:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402744:	ldr	x17, [x16, #232]
  402748:	add	x16, x16, #0xe8
  40274c:	br	x17

0000000000402750 <snprintf@plt>:
  402750:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402754:	ldr	x17, [x16, #240]
  402758:	add	x16, x16, #0xf0
  40275c:	br	x17

0000000000402760 <localeconv@plt>:
  402760:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402764:	ldr	x17, [x16, #248]
  402768:	add	x16, x16, #0xf8
  40276c:	br	x17

0000000000402770 <fileno@plt>:
  402770:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402774:	ldr	x17, [x16, #256]
  402778:	add	x16, x16, #0x100
  40277c:	br	x17

0000000000402780 <fsync@plt>:
  402780:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402784:	ldr	x17, [x16, #264]
  402788:	add	x16, x16, #0x108
  40278c:	br	x17

0000000000402790 <atoi@plt>:
  402790:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402794:	ldr	x17, [x16, #272]
  402798:	add	x16, x16, #0x110
  40279c:	br	x17

00000000004027a0 <malloc@plt>:
  4027a0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4027a4:	ldr	x17, [x16, #280]
  4027a8:	add	x16, x16, #0x118
  4027ac:	br	x17

00000000004027b0 <open@plt>:
  4027b0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4027b4:	ldr	x17, [x16, #288]
  4027b8:	add	x16, x16, #0x120
  4027bc:	br	x17

00000000004027c0 <mnt_new_table@plt>:
  4027c0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4027c4:	ldr	x17, [x16, #296]
  4027c8:	add	x16, x16, #0x128
  4027cc:	br	x17

00000000004027d0 <mnt_resolve_spec@plt>:
  4027d0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4027d4:	ldr	x17, [x16, #304]
  4027d8:	add	x16, x16, #0x130
  4027dc:	br	x17

00000000004027e0 <mnt_fs_get_priority@plt>:
  4027e0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4027e4:	ldr	x17, [x16, #312]
  4027e8:	add	x16, x16, #0x138
  4027ec:	br	x17

00000000004027f0 <strncmp@plt>:
  4027f0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4027f4:	ldr	x17, [x16, #320]
  4027f8:	add	x16, x16, #0x140
  4027fc:	br	x17

0000000000402800 <bindtextdomain@plt>:
  402800:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402804:	ldr	x17, [x16, #328]
  402808:	add	x16, x16, #0x148
  40280c:	br	x17

0000000000402810 <__libc_start_main@plt>:
  402810:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402814:	ldr	x17, [x16, #336]
  402818:	add	x16, x16, #0x150
  40281c:	br	x17

0000000000402820 <fgetc@plt>:
  402820:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402824:	ldr	x17, [x16, #344]
  402828:	add	x16, x16, #0x158
  40282c:	br	x17

0000000000402830 <memset@plt>:
  402830:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402834:	ldr	x17, [x16, #352]
  402838:	add	x16, x16, #0x160
  40283c:	br	x17

0000000000402840 <scols_new_table@plt>:
  402840:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402844:	ldr	x17, [x16, #360]
  402848:	add	x16, x16, #0x168
  40284c:	br	x17

0000000000402850 <mnt_table_parse_swaps@plt>:
  402850:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402854:	ldr	x17, [x16, #368]
  402858:	add	x16, x16, #0x170
  40285c:	br	x17

0000000000402860 <blkid_probe_set_superblocks_flags@plt>:
  402860:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402864:	ldr	x17, [x16, #376]
  402868:	add	x16, x16, #0x178
  40286c:	br	x17

0000000000402870 <mnt_fs_get_swaptype@plt>:
  402870:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402874:	ldr	x17, [x16, #384]
  402878:	add	x16, x16, #0x180
  40287c:	br	x17

0000000000402880 <realloc@plt>:
  402880:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402884:	ldr	x17, [x16, #392]
  402888:	add	x16, x16, #0x188
  40288c:	br	x17

0000000000402890 <getpagesize@plt>:
  402890:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402894:	ldr	x17, [x16, #400]
  402898:	add	x16, x16, #0x190
  40289c:	br	x17

00000000004028a0 <strdup@plt>:
  4028a0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4028a4:	ldr	x17, [x16, #408]
  4028a8:	add	x16, x16, #0x198
  4028ac:	br	x17

00000000004028b0 <scols_table_new_line@plt>:
  4028b0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4028b4:	ldr	x17, [x16, #416]
  4028b8:	add	x16, x16, #0x1a0
  4028bc:	br	x17

00000000004028c0 <scols_unref_table@plt>:
  4028c0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4028c4:	ldr	x17, [x16, #424]
  4028c8:	add	x16, x16, #0x1a8
  4028cc:	br	x17

00000000004028d0 <close@plt>:
  4028d0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4028d4:	ldr	x17, [x16, #432]
  4028d8:	add	x16, x16, #0x1b0
  4028dc:	br	x17

00000000004028e0 <__gmon_start__@plt>:
  4028e0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4028e4:	ldr	x17, [x16, #440]
  4028e8:	add	x16, x16, #0x1b8
  4028ec:	br	x17

00000000004028f0 <write@plt>:
  4028f0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4028f4:	ldr	x17, [x16, #448]
  4028f8:	add	x16, x16, #0x1c0
  4028fc:	br	x17

0000000000402900 <blkid_probe_filter_superblocks_type@plt>:
  402900:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402904:	ldr	x17, [x16, #456]
  402908:	add	x16, x16, #0x1c8
  40290c:	br	x17

0000000000402910 <strtoumax@plt>:
  402910:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402914:	ldr	x17, [x16, #464]
  402918:	add	x16, x16, #0x1d0
  40291c:	br	x17

0000000000402920 <abort@plt>:
  402920:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402924:	ldr	x17, [x16, #472]
  402928:	add	x16, x16, #0x1d8
  40292c:	br	x17

0000000000402930 <setgid@plt>:
  402930:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402934:	ldr	x17, [x16, #480]
  402938:	add	x16, x16, #0x1e0
  40293c:	br	x17

0000000000402940 <access@plt>:
  402940:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402944:	ldr	x17, [x16, #488]
  402948:	add	x16, x16, #0x1e8
  40294c:	br	x17

0000000000402950 <memcmp@plt>:
  402950:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402954:	ldr	x17, [x16, #496]
  402958:	add	x16, x16, #0x1f0
  40295c:	br	x17

0000000000402960 <textdomain@plt>:
  402960:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402964:	ldr	x17, [x16, #504]
  402968:	add	x16, x16, #0x1f8
  40296c:	br	x17

0000000000402970 <mnt_init_debug@plt>:
  402970:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402974:	ldr	x17, [x16, #512]
  402978:	add	x16, x16, #0x200
  40297c:	br	x17

0000000000402980 <execvp@plt>:
  402980:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402984:	ldr	x17, [x16, #520]
  402988:	add	x16, x16, #0x208
  40298c:	br	x17

0000000000402990 <getopt_long@plt>:
  402990:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402994:	ldr	x17, [x16, #528]
  402998:	add	x16, x16, #0x210
  40299c:	br	x17

00000000004029a0 <strcmp@plt>:
  4029a0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4029a4:	ldr	x17, [x16, #536]
  4029a8:	add	x16, x16, #0x218
  4029ac:	br	x17

00000000004029b0 <warn@plt>:
  4029b0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4029b4:	ldr	x17, [x16, #544]
  4029b8:	add	x16, x16, #0x220
  4029bc:	br	x17

00000000004029c0 <__ctype_b_loc@plt>:
  4029c0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4029c4:	ldr	x17, [x16, #552]
  4029c8:	add	x16, x16, #0x228
  4029cc:	br	x17

00000000004029d0 <mnt_table_is_empty@plt>:
  4029d0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4029d4:	ldr	x17, [x16, #560]
  4029d8:	add	x16, x16, #0x230
  4029dc:	br	x17

00000000004029e0 <mnt_new_cache@plt>:
  4029e0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4029e4:	ldr	x17, [x16, #568]
  4029e8:	add	x16, x16, #0x238
  4029ec:	br	x17

00000000004029f0 <strtol@plt>:
  4029f0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  4029f4:	ldr	x17, [x16, #576]
  4029f8:	add	x16, x16, #0x240
  4029fc:	br	x17

0000000000402a00 <mnt_fs_get_option@plt>:
  402a00:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402a04:	ldr	x17, [x16, #584]
  402a08:	add	x16, x16, #0x248
  402a0c:	br	x17

0000000000402a10 <mnt_free_iter@plt>:
  402a10:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402a14:	ldr	x17, [x16, #592]
  402a18:	add	x16, x16, #0x250
  402a1c:	br	x17

0000000000402a20 <mnt_unref_cache@plt>:
  402a20:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402a24:	ldr	x17, [x16, #600]
  402a28:	add	x16, x16, #0x258
  402a2c:	br	x17

0000000000402a30 <free@plt>:
  402a30:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402a34:	ldr	x17, [x16, #608]
  402a38:	add	x16, x16, #0x260
  402a3c:	br	x17

0000000000402a40 <mnt_optstr_get_option@plt>:
  402a40:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402a44:	ldr	x17, [x16, #616]
  402a48:	add	x16, x16, #0x268
  402a4c:	br	x17

0000000000402a50 <getgid@plt>:
  402a50:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402a54:	ldr	x17, [x16, #624]
  402a58:	add	x16, x16, #0x270
  402a5c:	br	x17

0000000000402a60 <mnt_table_find_next_fs@plt>:
  402a60:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402a64:	ldr	x17, [x16, #632]
  402a68:	add	x16, x16, #0x278
  402a6c:	br	x17

0000000000402a70 <mnt_table_set_cache@plt>:
  402a70:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402a74:	ldr	x17, [x16, #640]
  402a78:	add	x16, x16, #0x280
  402a7c:	br	x17

0000000000402a80 <strncasecmp@plt>:
  402a80:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402a84:	ldr	x17, [x16, #648]
  402a88:	add	x16, x16, #0x288
  402a8c:	br	x17

0000000000402a90 <vasprintf@plt>:
  402a90:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402a94:	ldr	x17, [x16, #656]
  402a98:	add	x16, x16, #0x290
  402a9c:	br	x17

0000000000402aa0 <strndup@plt>:
  402aa0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402aa4:	ldr	x17, [x16, #664]
  402aa8:	add	x16, x16, #0x298
  402aac:	br	x17

0000000000402ab0 <strspn@plt>:
  402ab0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402ab4:	ldr	x17, [x16, #672]
  402ab8:	add	x16, x16, #0x2a0
  402abc:	br	x17

0000000000402ac0 <strchr@plt>:
  402ac0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402ac4:	ldr	x17, [x16, #680]
  402ac8:	add	x16, x16, #0x2a8
  402acc:	br	x17

0000000000402ad0 <mnt_resolve_tag@plt>:
  402ad0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402ad4:	ldr	x17, [x16, #688]
  402ad8:	add	x16, x16, #0x2b0
  402adc:	br	x17

0000000000402ae0 <mnt_get_fstab_path@plt>:
  402ae0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402ae4:	ldr	x17, [x16, #696]
  402ae8:	add	x16, x16, #0x2b8
  402aec:	br	x17

0000000000402af0 <blkid_free_probe@plt>:
  402af0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402af4:	ldr	x17, [x16, #704]
  402af8:	add	x16, x16, #0x2c0
  402afc:	br	x17

0000000000402b00 <mnt_fs_get_size@plt>:
  402b00:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402b04:	ldr	x17, [x16, #712]
  402b08:	add	x16, x16, #0x2c8
  402b0c:	br	x17

0000000000402b10 <fflush@plt>:
  402b10:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402b14:	ldr	x17, [x16, #720]
  402b18:	add	x16, x16, #0x2d0
  402b1c:	br	x17

0000000000402b20 <swapon@plt>:
  402b20:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402b24:	ldr	x17, [x16, #728]
  402b28:	add	x16, x16, #0x2d8
  402b2c:	br	x17

0000000000402b30 <scols_print_table@plt>:
  402b30:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402b34:	ldr	x17, [x16, #736]
  402b38:	add	x16, x16, #0x2e0
  402b3c:	br	x17

0000000000402b40 <warnx@plt>:
  402b40:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402b44:	ldr	x17, [x16, #744]
  402b48:	add	x16, x16, #0x2e8
  402b4c:	br	x17

0000000000402b50 <read@plt>:
  402b50:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402b54:	ldr	x17, [x16, #752]
  402b58:	add	x16, x16, #0x2f0
  402b5c:	br	x17

0000000000402b60 <__fxstat@plt>:
  402b60:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402b64:	ldr	x17, [x16, #760]
  402b68:	add	x16, x16, #0x2f8
  402b6c:	br	x17

0000000000402b70 <mnt_fs_is_swaparea@plt>:
  402b70:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402b74:	ldr	x17, [x16, #768]
  402b78:	add	x16, x16, #0x300
  402b7c:	br	x17

0000000000402b80 <mnt_fs_get_usedsize@plt>:
  402b80:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402b84:	ldr	x17, [x16, #776]
  402b88:	add	x16, x16, #0x308
  402b8c:	br	x17

0000000000402b90 <errx@plt>:
  402b90:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402b94:	ldr	x17, [x16, #784]
  402b98:	add	x16, x16, #0x310
  402b9c:	br	x17

0000000000402ba0 <mnt_fs_get_options@plt>:
  402ba0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402ba4:	ldr	x17, [x16, #792]
  402ba8:	add	x16, x16, #0x318
  402bac:	br	x17

0000000000402bb0 <strcspn@plt>:
  402bb0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402bb4:	ldr	x17, [x16, #800]
  402bb8:	add	x16, x16, #0x320
  402bbc:	br	x17

0000000000402bc0 <printf@plt>:
  402bc0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402bc4:	ldr	x17, [x16, #808]
  402bc8:	add	x16, x16, #0x328
  402bcc:	br	x17

0000000000402bd0 <mnt_table_parse_fstab@plt>:
  402bd0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402bd4:	ldr	x17, [x16, #816]
  402bd8:	add	x16, x16, #0x330
  402bdc:	br	x17

0000000000402be0 <__assert_fail@plt>:
  402be0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402be4:	ldr	x17, [x16, #824]
  402be8:	add	x16, x16, #0x338
  402bec:	br	x17

0000000000402bf0 <__errno_location@plt>:
  402bf0:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402bf4:	ldr	x17, [x16, #832]
  402bf8:	add	x16, x16, #0x340
  402bfc:	br	x17

0000000000402c00 <waitpid@plt>:
  402c00:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402c04:	ldr	x17, [x16, #840]
  402c08:	add	x16, x16, #0x348
  402c0c:	br	x17

0000000000402c10 <gettext@plt>:
  402c10:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402c14:	ldr	x17, [x16, #848]
  402c18:	add	x16, x16, #0x350
  402c1c:	br	x17

0000000000402c20 <fprintf@plt>:
  402c20:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402c24:	ldr	x17, [x16, #856]
  402c28:	add	x16, x16, #0x358
  402c2c:	br	x17

0000000000402c30 <scols_init_debug@plt>:
  402c30:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402c34:	ldr	x17, [x16, #864]
  402c38:	add	x16, x16, #0x360
  402c3c:	br	x17

0000000000402c40 <err@plt>:
  402c40:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402c44:	ldr	x17, [x16, #872]
  402c48:	add	x16, x16, #0x368
  402c4c:	br	x17

0000000000402c50 <ioctl@plt>:
  402c50:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402c54:	ldr	x17, [x16, #880]
  402c58:	add	x16, x16, #0x370
  402c5c:	br	x17

0000000000402c60 <setlocale@plt>:
  402c60:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402c64:	ldr	x17, [x16, #888]
  402c68:	add	x16, x16, #0x378
  402c6c:	br	x17

0000000000402c70 <ferror@plt>:
  402c70:	adrp	x16, 41d000 <ferror@plt+0x1a390>
  402c74:	ldr	x17, [x16, #896]
  402c78:	add	x16, x16, #0x380
  402c7c:	br	x17

Disassembly of section .text:

0000000000402c80 <.text>:
  402c80:	mov	x29, #0x0                   	// #0
  402c84:	mov	x30, #0x0                   	// #0
  402c88:	mov	x5, x0
  402c8c:	ldr	x1, [sp]
  402c90:	add	x2, sp, #0x8
  402c94:	mov	x6, sp
  402c98:	movz	x0, #0x0, lsl #48
  402c9c:	movk	x0, #0x0, lsl #32
  402ca0:	movk	x0, #0x40, lsl #16
  402ca4:	movk	x0, #0x56b4
  402ca8:	movz	x3, #0x0, lsl #48
  402cac:	movk	x3, #0x0, lsl #32
  402cb0:	movk	x3, #0x40, lsl #16
  402cb4:	movk	x3, #0x9788
  402cb8:	movz	x4, #0x0, lsl #48
  402cbc:	movk	x4, #0x0, lsl #32
  402cc0:	movk	x4, #0x40, lsl #16
  402cc4:	movk	x4, #0x9808
  402cc8:	bl	402810 <__libc_start_main@plt>
  402ccc:	bl	402920 <abort@plt>
  402cd0:	adrp	x0, 41c000 <ferror@plt+0x19390>
  402cd4:	ldr	x0, [x0, #4064]
  402cd8:	cbz	x0, 402ce0 <ferror@plt+0x70>
  402cdc:	b	4028e0 <__gmon_start__@plt>
  402ce0:	ret
  402ce4:	stp	x29, x30, [sp, #-32]!
  402ce8:	mov	x29, sp
  402cec:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  402cf0:	add	x0, x0, #0x490
  402cf4:	str	x0, [sp, #24]
  402cf8:	ldr	x0, [sp, #24]
  402cfc:	str	x0, [sp, #24]
  402d00:	ldr	x1, [sp, #24]
  402d04:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  402d08:	add	x0, x0, #0x490
  402d0c:	cmp	x1, x0
  402d10:	b.eq	402d4c <ferror@plt+0xdc>  // b.none
  402d14:	adrp	x0, 409000 <ferror@plt+0x6390>
  402d18:	add	x0, x0, #0x848
  402d1c:	ldr	x0, [x0]
  402d20:	str	x0, [sp, #16]
  402d24:	ldr	x0, [sp, #16]
  402d28:	str	x0, [sp, #16]
  402d2c:	ldr	x0, [sp, #16]
  402d30:	cmp	x0, #0x0
  402d34:	b.eq	402d50 <ferror@plt+0xe0>  // b.none
  402d38:	ldr	x1, [sp, #16]
  402d3c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  402d40:	add	x0, x0, #0x490
  402d44:	blr	x1
  402d48:	b	402d50 <ferror@plt+0xe0>
  402d4c:	nop
  402d50:	ldp	x29, x30, [sp], #32
  402d54:	ret
  402d58:	stp	x29, x30, [sp, #-48]!
  402d5c:	mov	x29, sp
  402d60:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  402d64:	add	x0, x0, #0x490
  402d68:	str	x0, [sp, #40]
  402d6c:	ldr	x0, [sp, #40]
  402d70:	str	x0, [sp, #40]
  402d74:	ldr	x1, [sp, #40]
  402d78:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  402d7c:	add	x0, x0, #0x490
  402d80:	sub	x0, x1, x0
  402d84:	asr	x0, x0, #3
  402d88:	lsr	x1, x0, #63
  402d8c:	add	x0, x1, x0
  402d90:	asr	x0, x0, #1
  402d94:	str	x0, [sp, #32]
  402d98:	ldr	x0, [sp, #32]
  402d9c:	cmp	x0, #0x0
  402da0:	b.eq	402de0 <ferror@plt+0x170>  // b.none
  402da4:	adrp	x0, 409000 <ferror@plt+0x6390>
  402da8:	add	x0, x0, #0x850
  402dac:	ldr	x0, [x0]
  402db0:	str	x0, [sp, #24]
  402db4:	ldr	x0, [sp, #24]
  402db8:	str	x0, [sp, #24]
  402dbc:	ldr	x0, [sp, #24]
  402dc0:	cmp	x0, #0x0
  402dc4:	b.eq	402de4 <ferror@plt+0x174>  // b.none
  402dc8:	ldr	x2, [sp, #24]
  402dcc:	ldr	x1, [sp, #32]
  402dd0:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  402dd4:	add	x0, x0, #0x490
  402dd8:	blr	x2
  402ddc:	b	402de4 <ferror@plt+0x174>
  402de0:	nop
  402de4:	ldp	x29, x30, [sp], #48
  402de8:	ret
  402dec:	stp	x29, x30, [sp, #-16]!
  402df0:	mov	x29, sp
  402df4:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  402df8:	add	x0, x0, #0x4b8
  402dfc:	ldrb	w0, [x0]
  402e00:	and	x0, x0, #0xff
  402e04:	cmp	x0, #0x0
  402e08:	b.ne	402e24 <ferror@plt+0x1b4>  // b.any
  402e0c:	bl	402ce4 <ferror@plt+0x74>
  402e10:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  402e14:	add	x0, x0, #0x4b8
  402e18:	mov	w1, #0x1                   	// #1
  402e1c:	strb	w1, [x0]
  402e20:	b	402e28 <ferror@plt+0x1b8>
  402e24:	nop
  402e28:	ldp	x29, x30, [sp], #16
  402e2c:	ret
  402e30:	stp	x29, x30, [sp, #-16]!
  402e34:	mov	x29, sp
  402e38:	bl	402d58 <ferror@plt+0xe8>
  402e3c:	nop
  402e40:	ldp	x29, x30, [sp], #16
  402e44:	ret
  402e48:	sub	sp, sp, #0x10
  402e4c:	str	w0, [sp, #12]
  402e50:	ldr	w0, [sp, #12]
  402e54:	rev	w0, w0
  402e58:	add	sp, sp, #0x10
  402e5c:	ret
  402e60:	stp	x29, x30, [sp, #-48]!
  402e64:	mov	x29, sp
  402e68:	str	x0, [sp, #24]
  402e6c:	ldr	x0, [sp, #24]
  402e70:	bl	4027a0 <malloc@plt>
  402e74:	str	x0, [sp, #40]
  402e78:	ldr	x0, [sp, #40]
  402e7c:	cmp	x0, #0x0
  402e80:	b.ne	402ea4 <ferror@plt+0x234>  // b.any
  402e84:	ldr	x0, [sp, #24]
  402e88:	cmp	x0, #0x0
  402e8c:	b.eq	402ea4 <ferror@plt+0x234>  // b.none
  402e90:	ldr	x2, [sp, #24]
  402e94:	adrp	x0, 409000 <ferror@plt+0x6390>
  402e98:	add	x1, x0, #0x858
  402e9c:	mov	w0, #0x1                   	// #1
  402ea0:	bl	402c40 <err@plt>
  402ea4:	ldr	x0, [sp, #40]
  402ea8:	ldp	x29, x30, [sp], #48
  402eac:	ret
  402eb0:	stp	x29, x30, [sp, #-48]!
  402eb4:	mov	x29, sp
  402eb8:	str	x0, [sp, #24]
  402ebc:	ldr	x0, [sp, #24]
  402ec0:	cmp	x0, #0x0
  402ec4:	b.ne	402ee8 <ferror@plt+0x278>  // b.any
  402ec8:	adrp	x0, 40a000 <ferror@plt+0x7390>
  402ecc:	add	x3, x0, #0xb88
  402ed0:	mov	w2, #0x4a                  	// #74
  402ed4:	adrp	x0, 409000 <ferror@plt+0x6390>
  402ed8:	add	x1, x0, #0x878
  402edc:	adrp	x0, 409000 <ferror@plt+0x6390>
  402ee0:	add	x0, x0, #0x890
  402ee4:	bl	402be0 <__assert_fail@plt>
  402ee8:	ldr	x0, [sp, #24]
  402eec:	bl	4028a0 <strdup@plt>
  402ef0:	str	x0, [sp, #40]
  402ef4:	ldr	x0, [sp, #40]
  402ef8:	cmp	x0, #0x0
  402efc:	b.ne	402f10 <ferror@plt+0x2a0>  // b.any
  402f00:	adrp	x0, 409000 <ferror@plt+0x6390>
  402f04:	add	x1, x0, #0x898
  402f08:	mov	w0, #0x1                   	// #1
  402f0c:	bl	402c40 <err@plt>
  402f10:	ldr	x0, [sp, #40]
  402f14:	ldp	x29, x30, [sp], #48
  402f18:	ret
  402f1c:	stp	x29, x30, [sp, #-288]!
  402f20:	mov	x29, sp
  402f24:	str	x0, [sp, #56]
  402f28:	str	x1, [sp, #48]
  402f2c:	str	x2, [sp, #240]
  402f30:	str	x3, [sp, #248]
  402f34:	str	x4, [sp, #256]
  402f38:	str	x5, [sp, #264]
  402f3c:	str	x6, [sp, #272]
  402f40:	str	x7, [sp, #280]
  402f44:	str	q0, [sp, #112]
  402f48:	str	q1, [sp, #128]
  402f4c:	str	q2, [sp, #144]
  402f50:	str	q3, [sp, #160]
  402f54:	str	q4, [sp, #176]
  402f58:	str	q5, [sp, #192]
  402f5c:	str	q6, [sp, #208]
  402f60:	str	q7, [sp, #224]
  402f64:	add	x0, sp, #0x120
  402f68:	str	x0, [sp, #72]
  402f6c:	add	x0, sp, #0x120
  402f70:	str	x0, [sp, #80]
  402f74:	add	x0, sp, #0xf0
  402f78:	str	x0, [sp, #88]
  402f7c:	mov	w0, #0xffffffd0            	// #-48
  402f80:	str	w0, [sp, #96]
  402f84:	mov	w0, #0xffffff80            	// #-128
  402f88:	str	w0, [sp, #100]
  402f8c:	add	x2, sp, #0x10
  402f90:	add	x3, sp, #0x48
  402f94:	ldp	x0, x1, [x3]
  402f98:	stp	x0, x1, [x2]
  402f9c:	ldp	x0, x1, [x3, #16]
  402fa0:	stp	x0, x1, [x2, #16]
  402fa4:	add	x0, sp, #0x10
  402fa8:	mov	x2, x0
  402fac:	ldr	x1, [sp, #48]
  402fb0:	ldr	x0, [sp, #56]
  402fb4:	bl	402a90 <vasprintf@plt>
  402fb8:	str	w0, [sp, #108]
  402fbc:	ldr	w0, [sp, #108]
  402fc0:	cmp	w0, #0x0
  402fc4:	b.ge	402fd8 <ferror@plt+0x368>  // b.tcont
  402fc8:	adrp	x0, 409000 <ferror@plt+0x6390>
  402fcc:	add	x1, x0, #0x8b0
  402fd0:	mov	w0, #0x1                   	// #1
  402fd4:	bl	402c40 <err@plt>
  402fd8:	ldr	w0, [sp, #108]
  402fdc:	ldp	x29, x30, [sp], #288
  402fe0:	ret
  402fe4:	sub	sp, sp, #0x10
  402fe8:	str	w0, [sp, #12]
  402fec:	ldr	w0, [sp, #12]
  402ff0:	sub	w0, w0, #0x21
  402ff4:	cmp	w0, #0x5d
  402ff8:	b.hi	403004 <ferror@plt+0x394>  // b.pmore
  402ffc:	mov	w0, #0x1                   	// #1
  403000:	b	403008 <ferror@plt+0x398>
  403004:	mov	w0, #0x0                   	// #0
  403008:	add	sp, sp, #0x10
  40300c:	ret
  403010:	stp	x29, x30, [sp, #-48]!
  403014:	mov	x29, sp
  403018:	str	w0, [sp, #28]
  40301c:	str	x1, [sp, #16]
  403020:	ldr	x0, [sp, #16]
  403024:	cmp	x0, #0x0
  403028:	b.ne	40304c <ferror@plt+0x3dc>  // b.any
  40302c:	adrp	x0, 40a000 <ferror@plt+0x7390>
  403030:	add	x3, x0, #0xf88
  403034:	mov	w2, #0xe                   	// #14
  403038:	adrp	x0, 409000 <ferror@plt+0x6390>
  40303c:	add	x1, x0, #0x8c8
  403040:	adrp	x0, 409000 <ferror@plt+0x6390>
  403044:	add	x0, x0, #0x8e0
  403048:	bl	402be0 <__assert_fail@plt>
  40304c:	ldr	x0, [sp, #16]
  403050:	str	x0, [sp, #40]
  403054:	b	403084 <ferror@plt+0x414>
  403058:	ldr	x0, [sp, #40]
  40305c:	ldr	w0, [x0, #24]
  403060:	ldr	w1, [sp, #28]
  403064:	cmp	w1, w0
  403068:	b.ne	403078 <ferror@plt+0x408>  // b.any
  40306c:	ldr	x0, [sp, #40]
  403070:	ldr	x0, [x0]
  403074:	b	403098 <ferror@plt+0x428>
  403078:	ldr	x0, [sp, #40]
  40307c:	add	x0, x0, #0x20
  403080:	str	x0, [sp, #40]
  403084:	ldr	x0, [sp, #40]
  403088:	ldr	x0, [x0]
  40308c:	cmp	x0, #0x0
  403090:	b.ne	403058 <ferror@plt+0x3e8>  // b.any
  403094:	mov	x0, #0x0                   	// #0
  403098:	ldp	x29, x30, [sp], #48
  40309c:	ret
  4030a0:	stp	x29, x30, [sp, #-96]!
  4030a4:	mov	x29, sp
  4030a8:	str	x19, [sp, #16]
  4030ac:	str	w0, [sp, #60]
  4030b0:	str	x1, [sp, #48]
  4030b4:	str	x2, [sp, #40]
  4030b8:	str	x3, [sp, #32]
  4030bc:	str	wzr, [sp, #92]
  4030c0:	b	4032b8 <ferror@plt+0x648>
  4030c4:	ldrsw	x0, [sp, #92]
  4030c8:	lsl	x0, x0, #6
  4030cc:	ldr	x1, [sp, #40]
  4030d0:	add	x0, x1, x0
  4030d4:	str	x0, [sp, #80]
  4030d8:	b	403280 <ferror@plt+0x610>
  4030dc:	ldr	x0, [sp, #80]
  4030e0:	ldr	w0, [x0]
  4030e4:	ldr	w1, [sp, #60]
  4030e8:	cmp	w1, w0
  4030ec:	b.eq	403100 <ferror@plt+0x490>  // b.none
  4030f0:	ldr	x0, [sp, #80]
  4030f4:	add	x0, x0, #0x4
  4030f8:	str	x0, [sp, #80]
  4030fc:	b	403280 <ferror@plt+0x610>
  403100:	ldrsw	x0, [sp, #92]
  403104:	lsl	x0, x0, #2
  403108:	ldr	x1, [sp, #32]
  40310c:	add	x0, x1, x0
  403110:	ldr	w0, [x0]
  403114:	cmp	w0, #0x0
  403118:	b.ne	403138 <ferror@plt+0x4c8>  // b.any
  40311c:	ldrsw	x0, [sp, #92]
  403120:	lsl	x0, x0, #2
  403124:	ldr	x1, [sp, #32]
  403128:	add	x0, x1, x0
  40312c:	ldr	w1, [sp, #60]
  403130:	str	w1, [x0]
  403134:	b	4032a8 <ferror@plt+0x638>
  403138:	ldrsw	x0, [sp, #92]
  40313c:	lsl	x0, x0, #2
  403140:	ldr	x1, [sp, #32]
  403144:	add	x0, x1, x0
  403148:	ldr	w0, [x0]
  40314c:	ldr	w1, [sp, #60]
  403150:	cmp	w1, w0
  403154:	b.eq	4032a8 <ferror@plt+0x638>  // b.none
  403158:	str	xzr, [sp, #72]
  40315c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  403160:	add	x0, x0, #0x490
  403164:	ldr	x19, [x0]
  403168:	adrp	x0, 409000 <ferror@plt+0x6390>
  40316c:	add	x0, x0, #0x8f0
  403170:	bl	402c10 <gettext@plt>
  403174:	mov	x1, x0
  403178:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  40317c:	add	x0, x0, #0x4b0
  403180:	ldr	x0, [x0]
  403184:	mov	x2, x0
  403188:	mov	x0, x19
  40318c:	bl	402c20 <fprintf@plt>
  403190:	ldrsw	x0, [sp, #92]
  403194:	lsl	x0, x0, #6
  403198:	ldr	x1, [sp, #40]
  40319c:	add	x0, x1, x0
  4031a0:	str	x0, [sp, #80]
  4031a4:	b	403240 <ferror@plt+0x5d0>
  4031a8:	ldr	x0, [sp, #80]
  4031ac:	ldr	w0, [x0]
  4031b0:	ldr	x1, [sp, #48]
  4031b4:	bl	403010 <ferror@plt+0x3a0>
  4031b8:	str	x0, [sp, #64]
  4031bc:	ldr	x0, [sp, #64]
  4031c0:	cmp	x0, #0x0
  4031c4:	b.eq	4031ec <ferror@plt+0x57c>  // b.none
  4031c8:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4031cc:	add	x0, x0, #0x490
  4031d0:	ldr	x3, [x0]
  4031d4:	ldr	x2, [sp, #64]
  4031d8:	adrp	x0, 409000 <ferror@plt+0x6390>
  4031dc:	add	x1, x0, #0x918
  4031e0:	mov	x0, x3
  4031e4:	bl	402c20 <fprintf@plt>
  4031e8:	b	403228 <ferror@plt+0x5b8>
  4031ec:	ldr	x0, [sp, #80]
  4031f0:	ldr	w0, [x0]
  4031f4:	bl	402fe4 <ferror@plt+0x374>
  4031f8:	cmp	w0, #0x0
  4031fc:	b.eq	403228 <ferror@plt+0x5b8>  // b.none
  403200:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  403204:	add	x0, x0, #0x490
  403208:	ldr	x3, [x0]
  40320c:	ldr	x0, [sp, #80]
  403210:	ldr	w0, [x0]
  403214:	mov	w2, w0
  403218:	adrp	x0, 409000 <ferror@plt+0x6390>
  40321c:	add	x1, x0, #0x920
  403220:	mov	x0, x3
  403224:	bl	402c20 <fprintf@plt>
  403228:	ldr	x0, [sp, #80]
  40322c:	add	x0, x0, #0x4
  403230:	str	x0, [sp, #80]
  403234:	ldr	x0, [sp, #72]
  403238:	add	x0, x0, #0x1
  40323c:	str	x0, [sp, #72]
  403240:	ldr	x0, [sp, #72]
  403244:	add	x0, x0, #0x1
  403248:	cmp	x0, #0xf
  40324c:	b.hi	403260 <ferror@plt+0x5f0>  // b.pmore
  403250:	ldr	x0, [sp, #80]
  403254:	ldr	w0, [x0]
  403258:	cmp	w0, #0x0
  40325c:	b.ne	4031a8 <ferror@plt+0x538>  // b.any
  403260:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  403264:	add	x0, x0, #0x490
  403268:	ldr	x0, [x0]
  40326c:	mov	x1, x0
  403270:	mov	w0, #0xa                   	// #10
  403274:	bl	4026f0 <fputc@plt>
  403278:	mov	w0, #0x1                   	// #1
  40327c:	bl	4025f0 <exit@plt>
  403280:	ldr	x0, [sp, #80]
  403284:	ldr	w0, [x0]
  403288:	cmp	w0, #0x0
  40328c:	b.eq	4032ac <ferror@plt+0x63c>  // b.none
  403290:	ldr	x0, [sp, #80]
  403294:	ldr	w0, [x0]
  403298:	ldr	w1, [sp, #60]
  40329c:	cmp	w1, w0
  4032a0:	b.ge	4030dc <ferror@plt+0x46c>  // b.tcont
  4032a4:	b	4032ac <ferror@plt+0x63c>
  4032a8:	nop
  4032ac:	ldr	w0, [sp, #92]
  4032b0:	add	w0, w0, #0x1
  4032b4:	str	w0, [sp, #92]
  4032b8:	ldrsw	x0, [sp, #92]
  4032bc:	lsl	x0, x0, #6
  4032c0:	ldr	x1, [sp, #40]
  4032c4:	add	x0, x1, x0
  4032c8:	ldr	w0, [x0]
  4032cc:	cmp	w0, #0x0
  4032d0:	b.eq	4032f4 <ferror@plt+0x684>  // b.none
  4032d4:	ldrsw	x0, [sp, #92]
  4032d8:	lsl	x0, x0, #6
  4032dc:	ldr	x1, [sp, #40]
  4032e0:	add	x0, x1, x0
  4032e4:	ldr	w0, [x0]
  4032e8:	ldr	w1, [sp, #60]
  4032ec:	cmp	w1, w0
  4032f0:	b.ge	4030c4 <ferror@plt+0x454>  // b.tcont
  4032f4:	nop
  4032f8:	ldr	x19, [sp, #16]
  4032fc:	ldp	x29, x30, [sp], #96
  403300:	ret
  403304:	stp	x29, x30, [sp, #-48]!
  403308:	mov	x29, sp
  40330c:	str	x0, [sp, #24]
  403310:	bl	402bf0 <__errno_location@plt>
  403314:	str	wzr, [x0]
  403318:	ldr	x0, [sp, #24]
  40331c:	bl	402c70 <ferror@plt>
  403320:	cmp	w0, #0x0
  403324:	b.ne	403380 <ferror@plt+0x710>  // b.any
  403328:	ldr	x0, [sp, #24]
  40332c:	bl	402b10 <fflush@plt>
  403330:	cmp	w0, #0x0
  403334:	b.ne	403380 <ferror@plt+0x710>  // b.any
  403338:	ldr	x0, [sp, #24]
  40333c:	bl	402770 <fileno@plt>
  403340:	str	w0, [sp, #44]
  403344:	ldr	w0, [sp, #44]
  403348:	cmp	w0, #0x0
  40334c:	b.lt	403388 <ferror@plt+0x718>  // b.tstop
  403350:	ldr	w0, [sp, #44]
  403354:	bl	402610 <dup@plt>
  403358:	str	w0, [sp, #44]
  40335c:	ldr	w0, [sp, #44]
  403360:	cmp	w0, #0x0
  403364:	b.lt	403388 <ferror@plt+0x718>  // b.tstop
  403368:	ldr	w0, [sp, #44]
  40336c:	bl	4028d0 <close@plt>
  403370:	cmp	w0, #0x0
  403374:	b.ne	403388 <ferror@plt+0x718>  // b.any
  403378:	mov	w0, #0x0                   	// #0
  40337c:	b	4033a8 <ferror@plt+0x738>
  403380:	nop
  403384:	b	40338c <ferror@plt+0x71c>
  403388:	nop
  40338c:	bl	402bf0 <__errno_location@plt>
  403390:	ldr	w0, [x0]
  403394:	cmp	w0, #0x9
  403398:	b.ne	4033a4 <ferror@plt+0x734>  // b.any
  40339c:	mov	w0, #0x0                   	// #0
  4033a0:	b	4033a8 <ferror@plt+0x738>
  4033a4:	mov	w0, #0xffffffff            	// #-1
  4033a8:	ldp	x29, x30, [sp], #48
  4033ac:	ret
  4033b0:	stp	x29, x30, [sp, #-16]!
  4033b4:	mov	x29, sp
  4033b8:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4033bc:	add	x0, x0, #0x4a8
  4033c0:	ldr	x0, [x0]
  4033c4:	bl	403304 <ferror@plt+0x694>
  4033c8:	cmp	w0, #0x0
  4033cc:	b.eq	40341c <ferror@plt+0x7ac>  // b.none
  4033d0:	bl	402bf0 <__errno_location@plt>
  4033d4:	ldr	w0, [x0]
  4033d8:	cmp	w0, #0x20
  4033dc:	b.eq	40341c <ferror@plt+0x7ac>  // b.none
  4033e0:	bl	402bf0 <__errno_location@plt>
  4033e4:	ldr	w0, [x0]
  4033e8:	cmp	w0, #0x0
  4033ec:	b.eq	403404 <ferror@plt+0x794>  // b.none
  4033f0:	adrp	x0, 409000 <ferror@plt+0x6390>
  4033f4:	add	x0, x0, #0x928
  4033f8:	bl	402c10 <gettext@plt>
  4033fc:	bl	4029b0 <warn@plt>
  403400:	b	403414 <ferror@plt+0x7a4>
  403404:	adrp	x0, 409000 <ferror@plt+0x6390>
  403408:	add	x0, x0, #0x928
  40340c:	bl	402c10 <gettext@plt>
  403410:	bl	402b40 <warnx@plt>
  403414:	mov	w0, #0x1                   	// #1
  403418:	bl	4025a0 <_exit@plt>
  40341c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  403420:	add	x0, x0, #0x490
  403424:	ldr	x0, [x0]
  403428:	bl	403304 <ferror@plt+0x694>
  40342c:	cmp	w0, #0x0
  403430:	b.eq	40343c <ferror@plt+0x7cc>  // b.none
  403434:	mov	w0, #0x1                   	// #1
  403438:	bl	4025a0 <_exit@plt>
  40343c:	nop
  403440:	ldp	x29, x30, [sp], #16
  403444:	ret
  403448:	stp	x29, x30, [sp, #-16]!
  40344c:	mov	x29, sp
  403450:	adrp	x0, 403000 <ferror@plt+0x390>
  403454:	add	x0, x0, #0x3b0
  403458:	bl	409810 <ferror@plt+0x6ba0>
  40345c:	nop
  403460:	ldp	x29, x30, [sp], #16
  403464:	ret
  403468:	stp	x29, x30, [sp, #-48]!
  40346c:	mov	x29, sp
  403470:	str	w0, [sp, #28]
  403474:	ldr	w0, [sp, #28]
  403478:	bl	402780 <fsync@plt>
  40347c:	cmp	w0, #0x0
  403480:	cset	w0, ne  // ne = any
  403484:	and	w0, w0, #0xff
  403488:	str	w0, [sp, #44]
  40348c:	ldr	w0, [sp, #28]
  403490:	bl	4028d0 <close@plt>
  403494:	cmp	w0, #0x0
  403498:	cset	w0, ne  // ne = any
  40349c:	and	w0, w0, #0xff
  4034a0:	str	w0, [sp, #40]
  4034a4:	ldr	w0, [sp, #44]
  4034a8:	cmp	w0, #0x0
  4034ac:	b.ne	4034bc <ferror@plt+0x84c>  // b.any
  4034b0:	ldr	w0, [sp, #40]
  4034b4:	cmp	w0, #0x0
  4034b8:	b.eq	4034c4 <ferror@plt+0x854>  // b.none
  4034bc:	mov	w0, #0xffffffff            	// #-1
  4034c0:	b	4034c8 <ferror@plt+0x858>
  4034c4:	mov	w0, #0x0                   	// #0
  4034c8:	ldp	x29, x30, [sp], #48
  4034cc:	ret
  4034d0:	stp	x29, x30, [sp, #-48]!
  4034d4:	mov	x29, sp
  4034d8:	str	x0, [sp, #24]
  4034dc:	str	x1, [sp, #16]
  4034e0:	ldr	x0, [sp, #24]
  4034e4:	cmp	x0, #0x0
  4034e8:	b.ne	40350c <ferror@plt+0x89c>  // b.any
  4034ec:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4034f0:	add	x3, x0, #0xad8
  4034f4:	mov	w2, #0x8e                  	// #142
  4034f8:	adrp	x0, 409000 <ferror@plt+0x6390>
  4034fc:	add	x1, x0, #0xa00
  403500:	adrp	x0, 409000 <ferror@plt+0x6390>
  403504:	add	x0, x0, #0xa18
  403508:	bl	402be0 <__assert_fail@plt>
  40350c:	str	xzr, [sp, #40]
  403510:	b	403574 <ferror@plt+0x904>
  403514:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  403518:	add	x1, x0, #0x398
  40351c:	ldr	x0, [sp, #40]
  403520:	lsl	x0, x0, #5
  403524:	add	x0, x1, x0
  403528:	ldr	x0, [x0]
  40352c:	str	x0, [sp, #32]
  403530:	ldr	x2, [sp, #16]
  403534:	ldr	x1, [sp, #32]
  403538:	ldr	x0, [sp, #24]
  40353c:	bl	402a80 <strncasecmp@plt>
  403540:	cmp	w0, #0x0
  403544:	b.ne	403568 <ferror@plt+0x8f8>  // b.any
  403548:	ldr	x1, [sp, #32]
  40354c:	ldr	x0, [sp, #16]
  403550:	add	x0, x1, x0
  403554:	ldrsb	w0, [x0]
  403558:	cmp	w0, #0x0
  40355c:	b.ne	403568 <ferror@plt+0x8f8>  // b.any
  403560:	ldr	x0, [sp, #40]
  403564:	b	403598 <ferror@plt+0x928>
  403568:	ldr	x0, [sp, #40]
  40356c:	add	x0, x0, #0x1
  403570:	str	x0, [sp, #40]
  403574:	ldr	x0, [sp, #40]
  403578:	cmp	x0, #0x6
  40357c:	b.ls	403514 <ferror@plt+0x8a4>  // b.plast
  403580:	adrp	x0, 409000 <ferror@plt+0x6390>
  403584:	add	x0, x0, #0xa20
  403588:	bl	402c10 <gettext@plt>
  40358c:	ldr	x1, [sp, #24]
  403590:	bl	402b40 <warnx@plt>
  403594:	mov	w0, #0xffffffff            	// #-1
  403598:	ldp	x29, x30, [sp], #48
  40359c:	ret
  4035a0:	stp	x29, x30, [sp, #-32]!
  4035a4:	mov	x29, sp
  4035a8:	str	x0, [sp, #24]
  4035ac:	str	w1, [sp, #20]
  4035b0:	ldr	x0, [sp, #24]
  4035b4:	ldr	w0, [x0, #56]
  4035b8:	ldr	w1, [sp, #20]
  4035bc:	cmp	w1, w0
  4035c0:	b.lt	4035e4 <ferror@plt+0x974>  // b.tstop
  4035c4:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4035c8:	add	x3, x0, #0xb00
  4035cc:	mov	w2, #0x9c                  	// #156
  4035d0:	adrp	x0, 409000 <ferror@plt+0x6390>
  4035d4:	add	x1, x0, #0xa00
  4035d8:	adrp	x0, 409000 <ferror@plt+0x6390>
  4035dc:	add	x0, x0, #0xa38
  4035e0:	bl	402be0 <__assert_fail@plt>
  4035e4:	ldr	x0, [sp, #24]
  4035e8:	ldrsw	x1, [sp, #20]
  4035ec:	ldr	w0, [x0, x1, lsl #2]
  4035f0:	cmp	w0, #0x6
  4035f4:	b.le	403618 <ferror@plt+0x9a8>
  4035f8:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4035fc:	add	x3, x0, #0xb00
  403600:	mov	w2, #0x9d                  	// #157
  403604:	adrp	x0, 409000 <ferror@plt+0x6390>
  403608:	add	x1, x0, #0xa00
  40360c:	adrp	x0, 409000 <ferror@plt+0x6390>
  403610:	add	x0, x0, #0xa50
  403614:	bl	402be0 <__assert_fail@plt>
  403618:	ldr	x0, [sp, #24]
  40361c:	ldrsw	x1, [sp, #20]
  403620:	ldr	w0, [x0, x1, lsl #2]
  403624:	ldp	x29, x30, [sp], #32
  403628:	ret
  40362c:	stp	x29, x30, [sp, #-32]!
  403630:	mov	x29, sp
  403634:	str	x0, [sp, #24]
  403638:	str	w1, [sp, #20]
  40363c:	ldr	w0, [sp, #20]
  403640:	mov	w1, w0
  403644:	ldr	x0, [sp, #24]
  403648:	bl	4035a0 <ferror@plt+0x930>
  40364c:	sxtw	x0, w0
  403650:	lsl	x1, x0, #5
  403654:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  403658:	add	x0, x0, #0x398
  40365c:	add	x0, x1, x0
  403660:	ldp	x29, x30, [sp], #32
  403664:	ret
  403668:	stp	x29, x30, [sp, #-96]!
  40366c:	mov	x29, sp
  403670:	str	x0, [sp, #40]
  403674:	str	x1, [sp, #32]
  403678:	str	x2, [sp, #24]
  40367c:	str	xzr, [sp, #80]
  403680:	ldr	x0, [sp, #32]
  403684:	cmp	x0, #0x0
  403688:	b.ne	4036ac <ferror@plt+0xa3c>  // b.any
  40368c:	adrp	x0, 40a000 <ferror@plt+0x7390>
  403690:	add	x3, x0, #0xaf0
  403694:	mov	w2, #0xae                  	// #174
  403698:	adrp	x0, 409000 <ferror@plt+0x6390>
  40369c:	add	x1, x0, #0xa00
  4036a0:	adrp	x0, 409000 <ferror@plt+0x6390>
  4036a4:	add	x0, x0, #0xa80
  4036a8:	bl	402be0 <__assert_fail@plt>
  4036ac:	ldr	x0, [sp, #24]
  4036b0:	cmp	x0, #0x0
  4036b4:	b.ne	4036d8 <ferror@plt+0xa68>  // b.any
  4036b8:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4036bc:	add	x3, x0, #0xaf0
  4036c0:	mov	w2, #0xaf                  	// #175
  4036c4:	adrp	x0, 409000 <ferror@plt+0x6390>
  4036c8:	add	x1, x0, #0xa00
  4036cc:	adrp	x0, 409000 <ferror@plt+0x6390>
  4036d0:	add	x0, x0, #0xa88
  4036d4:	bl	402be0 <__assert_fail@plt>
  4036d8:	mov	x1, #0x0                   	// #0
  4036dc:	ldr	x0, [sp, #32]
  4036e0:	bl	4028b0 <scols_table_new_line@plt>
  4036e4:	str	x0, [sp, #72]
  4036e8:	ldr	x0, [sp, #72]
  4036ec:	cmp	x0, #0x0
  4036f0:	b.ne	40370c <ferror@plt+0xa9c>  // b.any
  4036f4:	adrp	x0, 409000 <ferror@plt+0x6390>
  4036f8:	add	x0, x0, #0xa90
  4036fc:	bl	402c10 <gettext@plt>
  403700:	mov	x1, x0
  403704:	mov	w0, #0x1                   	// #1
  403708:	bl	402c40 <err@plt>
  40370c:	ldr	x0, [sp, #24]
  403710:	bl	402590 <mnt_fs_get_source@plt>
  403714:	str	x0, [sp, #56]
  403718:	ldr	x0, [sp, #56]
  40371c:	mov	w1, #0x4                   	// #4
  403720:	bl	402940 <access@plt>
  403724:	cmp	w0, #0x0
  403728:	b.ne	403738 <ferror@plt+0xac8>  // b.any
  40372c:	ldr	x0, [sp, #56]
  403730:	bl	406270 <ferror@plt+0x3600>
  403734:	str	x0, [sp, #80]
  403738:	str	wzr, [sp, #92]
  40373c:	b	4039ec <ferror@plt+0xd7c>
  403740:	str	xzr, [sp, #48]
  403744:	ldr	w1, [sp, #92]
  403748:	ldr	x0, [sp, #40]
  40374c:	bl	4035a0 <ferror@plt+0x930>
  403750:	cmp	w0, #0x6
  403754:	b.eq	403938 <ferror@plt+0xcc8>  // b.none
  403758:	cmp	w0, #0x6
  40375c:	b.gt	403988 <ferror@plt+0xd18>
  403760:	cmp	w0, #0x5
  403764:	b.eq	4038e8 <ferror@plt+0xc78>  // b.none
  403768:	cmp	w0, #0x5
  40376c:	b.gt	403988 <ferror@plt+0xd18>
  403770:	cmp	w0, #0x4
  403774:	b.eq	4038c4 <ferror@plt+0xc54>  // b.none
  403778:	cmp	w0, #0x4
  40377c:	b.gt	403988 <ferror@plt+0xd18>
  403780:	cmp	w0, #0x3
  403784:	b.eq	403860 <ferror@plt+0xbf0>  // b.none
  403788:	cmp	w0, #0x3
  40378c:	b.gt	403988 <ferror@plt+0xd18>
  403790:	cmp	w0, #0x2
  403794:	b.eq	4037fc <ferror@plt+0xb8c>  // b.none
  403798:	cmp	w0, #0x2
  40379c:	b.gt	403988 <ferror@plt+0xd18>
  4037a0:	cmp	w0, #0x0
  4037a4:	b.eq	4037b4 <ferror@plt+0xb44>  // b.none
  4037a8:	cmp	w0, #0x1
  4037ac:	b.eq	4037d8 <ferror@plt+0xb68>  // b.none
  4037b0:	b	403988 <ferror@plt+0xd18>
  4037b4:	ldr	x0, [sp, #24]
  4037b8:	bl	402590 <mnt_fs_get_source@plt>
  4037bc:	add	x3, sp, #0x30
  4037c0:	mov	x2, x0
  4037c4:	adrp	x0, 409000 <ferror@plt+0x6390>
  4037c8:	add	x1, x0, #0xab0
  4037cc:	mov	x0, x3
  4037d0:	bl	402f1c <ferror@plt+0x2ac>
  4037d4:	b	40399c <ferror@plt+0xd2c>
  4037d8:	ldr	x0, [sp, #24]
  4037dc:	bl	402870 <mnt_fs_get_swaptype@plt>
  4037e0:	add	x3, sp, #0x30
  4037e4:	mov	x2, x0
  4037e8:	adrp	x0, 409000 <ferror@plt+0x6390>
  4037ec:	add	x1, x0, #0xab0
  4037f0:	mov	x0, x3
  4037f4:	bl	402f1c <ferror@plt+0x2ac>
  4037f8:	b	40399c <ferror@plt+0xd2c>
  4037fc:	ldr	x0, [sp, #24]
  403800:	bl	402b00 <mnt_fs_get_size@plt>
  403804:	str	x0, [sp, #64]
  403808:	ldr	x0, [sp, #64]
  40380c:	lsl	x0, x0, #10
  403810:	str	x0, [sp, #64]
  403814:	ldr	x0, [sp, #40]
  403818:	ldrb	w0, [x0, #72]
  40381c:	and	w0, w0, #0x2
  403820:	and	w0, w0, #0xff
  403824:	cmp	w0, #0x0
  403828:	b.eq	403848 <ferror@plt+0xbd8>  // b.none
  40382c:	add	x3, sp, #0x30
  403830:	ldr	x2, [sp, #64]
  403834:	adrp	x0, 409000 <ferror@plt+0x6390>
  403838:	add	x1, x0, #0xab8
  40383c:	mov	x0, x3
  403840:	bl	402f1c <ferror@plt+0x2ac>
  403844:	b	40399c <ferror@plt+0xd2c>
  403848:	ldr	x0, [sp, #64]
  40384c:	mov	x1, x0
  403850:	mov	w0, #0x0                   	// #0
  403854:	bl	408424 <ferror@plt+0x57b4>
  403858:	str	x0, [sp, #48]
  40385c:	b	40399c <ferror@plt+0xd2c>
  403860:	ldr	x0, [sp, #24]
  403864:	bl	402b80 <mnt_fs_get_usedsize@plt>
  403868:	str	x0, [sp, #64]
  40386c:	ldr	x0, [sp, #64]
  403870:	lsl	x0, x0, #10
  403874:	str	x0, [sp, #64]
  403878:	ldr	x0, [sp, #40]
  40387c:	ldrb	w0, [x0, #72]
  403880:	and	w0, w0, #0x2
  403884:	and	w0, w0, #0xff
  403888:	cmp	w0, #0x0
  40388c:	b.eq	4038ac <ferror@plt+0xc3c>  // b.none
  403890:	add	x3, sp, #0x30
  403894:	ldr	x2, [sp, #64]
  403898:	adrp	x0, 409000 <ferror@plt+0x6390>
  40389c:	add	x1, x0, #0xab8
  4038a0:	mov	x0, x3
  4038a4:	bl	402f1c <ferror@plt+0x2ac>
  4038a8:	b	40399c <ferror@plt+0xd2c>
  4038ac:	ldr	x0, [sp, #64]
  4038b0:	mov	x1, x0
  4038b4:	mov	w0, #0x0                   	// #0
  4038b8:	bl	408424 <ferror@plt+0x57b4>
  4038bc:	str	x0, [sp, #48]
  4038c0:	b	40399c <ferror@plt+0xd2c>
  4038c4:	ldr	x0, [sp, #24]
  4038c8:	bl	4027e0 <mnt_fs_get_priority@plt>
  4038cc:	add	x3, sp, #0x30
  4038d0:	mov	w2, w0
  4038d4:	adrp	x0, 409000 <ferror@plt+0x6390>
  4038d8:	add	x1, x0, #0xac0
  4038dc:	mov	x0, x3
  4038e0:	bl	402f1c <ferror@plt+0x2ac>
  4038e4:	b	40399c <ferror@plt+0xd2c>
  4038e8:	ldr	x0, [sp, #80]
  4038ec:	cmp	x0, #0x0
  4038f0:	b.eq	403990 <ferror@plt+0xd20>  // b.none
  4038f4:	add	x0, sp, #0x38
  4038f8:	mov	x3, #0x0                   	// #0
  4038fc:	mov	x2, x0
  403900:	adrp	x0, 409000 <ferror@plt+0x6390>
  403904:	add	x1, x0, #0x9d0
  403908:	ldr	x0, [sp, #80]
  40390c:	bl	402640 <blkid_probe_lookup_value@plt>
  403910:	cmp	w0, #0x0
  403914:	b.ne	403990 <ferror@plt+0xd20>  // b.any
  403918:	ldr	x0, [sp, #56]
  40391c:	add	x3, sp, #0x30
  403920:	mov	x2, x0
  403924:	adrp	x0, 409000 <ferror@plt+0x6390>
  403928:	add	x1, x0, #0xab0
  40392c:	mov	x0, x3
  403930:	bl	402f1c <ferror@plt+0x2ac>
  403934:	b	403990 <ferror@plt+0xd20>
  403938:	ldr	x0, [sp, #80]
  40393c:	cmp	x0, #0x0
  403940:	b.eq	403998 <ferror@plt+0xd28>  // b.none
  403944:	add	x0, sp, #0x38
  403948:	mov	x3, #0x0                   	// #0
  40394c:	mov	x2, x0
  403950:	adrp	x0, 409000 <ferror@plt+0x6390>
  403954:	add	x1, x0, #0x9e8
  403958:	ldr	x0, [sp, #80]
  40395c:	bl	402640 <blkid_probe_lookup_value@plt>
  403960:	cmp	w0, #0x0
  403964:	b.ne	403998 <ferror@plt+0xd28>  // b.any
  403968:	ldr	x0, [sp, #56]
  40396c:	add	x3, sp, #0x30
  403970:	mov	x2, x0
  403974:	adrp	x0, 409000 <ferror@plt+0x6390>
  403978:	add	x1, x0, #0xab0
  40397c:	mov	x0, x3
  403980:	bl	402f1c <ferror@plt+0x2ac>
  403984:	b	403998 <ferror@plt+0xd28>
  403988:	nop
  40398c:	b	40399c <ferror@plt+0xd2c>
  403990:	nop
  403994:	b	40399c <ferror@plt+0xd2c>
  403998:	nop
  40399c:	ldr	x0, [sp, #48]
  4039a0:	cmp	x0, #0x0
  4039a4:	b.eq	4039e0 <ferror@plt+0xd70>  // b.none
  4039a8:	ldrsw	x0, [sp, #92]
  4039ac:	ldr	x1, [sp, #48]
  4039b0:	mov	x2, x1
  4039b4:	mov	x1, x0
  4039b8:	ldr	x0, [sp, #72]
  4039bc:	bl	402620 <scols_line_refer_data@plt>
  4039c0:	cmp	w0, #0x0
  4039c4:	b.eq	4039e0 <ferror@plt+0xd70>  // b.none
  4039c8:	adrp	x0, 409000 <ferror@plt+0x6390>
  4039cc:	add	x0, x0, #0xac8
  4039d0:	bl	402c10 <gettext@plt>
  4039d4:	mov	x1, x0
  4039d8:	mov	w0, #0x1                   	// #1
  4039dc:	bl	402c40 <err@plt>
  4039e0:	ldr	w0, [sp, #92]
  4039e4:	add	w0, w0, #0x1
  4039e8:	str	w0, [sp, #92]
  4039ec:	ldr	x0, [sp, #40]
  4039f0:	ldr	w0, [x0, #56]
  4039f4:	ldr	w1, [sp, #92]
  4039f8:	cmp	w1, w0
  4039fc:	b.lt	403740 <ferror@plt+0xad0>  // b.tstop
  403a00:	ldr	x0, [sp, #80]
  403a04:	cmp	x0, #0x0
  403a08:	b.eq	403a18 <ferror@plt+0xda8>  // b.none
  403a0c:	ldr	x0, [sp, #80]
  403a10:	bl	402af0 <blkid_free_probe@plt>
  403a14:	nop
  403a18:	nop
  403a1c:	ldp	x29, x30, [sp], #96
  403a20:	ret
  403a24:	stp	x29, x30, [sp, #-80]!
  403a28:	mov	x29, sp
  403a2c:	stp	x19, x20, [sp, #16]
  403a30:	stp	x21, x22, [sp, #32]
  403a34:	bl	405ed8 <ferror@plt+0x3268>
  403a38:	str	x0, [sp, #72]
  403a3c:	ldr	x0, [sp, #72]
  403a40:	cmp	x0, #0x0
  403a44:	b.ne	403a50 <ferror@plt+0xde0>  // b.any
  403a48:	mov	w0, #0xffffffff            	// #-1
  403a4c:	b	403b44 <ferror@plt+0xed4>
  403a50:	ldr	x0, [sp, #72]
  403a54:	bl	4029d0 <mnt_table_is_empty@plt>
  403a58:	cmp	w0, #0x0
  403a5c:	b.eq	403a68 <ferror@plt+0xdf8>  // b.none
  403a60:	mov	w0, #0x0                   	// #0
  403a64:	b	403b44 <ferror@plt+0xed4>
  403a68:	mov	w0, #0x0                   	// #0
  403a6c:	bl	402710 <mnt_new_iter@plt>
  403a70:	str	x0, [sp, #64]
  403a74:	ldr	x0, [sp, #64]
  403a78:	cmp	x0, #0x0
  403a7c:	b.ne	403a98 <ferror@plt+0xe28>  // b.any
  403a80:	adrp	x0, 409000 <ferror@plt+0x6390>
  403a84:	add	x0, x0, #0xae8
  403a88:	bl	402c10 <gettext@plt>
  403a8c:	mov	x1, x0
  403a90:	mov	w0, #0x1                   	// #1
  403a94:	bl	402c40 <err@plt>
  403a98:	adrp	x0, 409000 <ferror@plt+0x6390>
  403a9c:	add	x0, x0, #0xb10
  403aa0:	bl	402c10 <gettext@plt>
  403aa4:	mov	x19, x0
  403aa8:	adrp	x0, 409000 <ferror@plt+0x6390>
  403aac:	add	x0, x0, #0xb30
  403ab0:	bl	402c10 <gettext@plt>
  403ab4:	mov	x1, x0
  403ab8:	mov	x0, x19
  403abc:	bl	402bc0 <printf@plt>
  403ac0:	b	403b1c <ferror@plt+0xeac>
  403ac4:	ldr	x0, [sp, #56]
  403ac8:	bl	402590 <mnt_fs_get_source@plt>
  403acc:	mov	x19, x0
  403ad0:	ldr	x0, [sp, #56]
  403ad4:	bl	402870 <mnt_fs_get_swaptype@plt>
  403ad8:	mov	x20, x0
  403adc:	ldr	x0, [sp, #56]
  403ae0:	bl	402b00 <mnt_fs_get_size@plt>
  403ae4:	mov	x21, x0
  403ae8:	ldr	x0, [sp, #56]
  403aec:	bl	402b80 <mnt_fs_get_usedsize@plt>
  403af0:	mov	x22, x0
  403af4:	ldr	x0, [sp, #56]
  403af8:	bl	4027e0 <mnt_fs_get_priority@plt>
  403afc:	mov	w5, w0
  403b00:	mov	x4, x22
  403b04:	mov	x3, x21
  403b08:	mov	x2, x20
  403b0c:	mov	x1, x19
  403b10:	adrp	x0, 409000 <ferror@plt+0x6390>
  403b14:	add	x0, x0, #0xb40
  403b18:	bl	402bc0 <printf@plt>
  403b1c:	add	x0, sp, #0x38
  403b20:	mov	x2, x0
  403b24:	ldr	x1, [sp, #64]
  403b28:	ldr	x0, [sp, #72]
  403b2c:	bl	4026d0 <mnt_table_next_fs@plt>
  403b30:	cmp	w0, #0x0
  403b34:	b.eq	403ac4 <ferror@plt+0xe54>  // b.none
  403b38:	ldr	x0, [sp, #64]
  403b3c:	bl	402a10 <mnt_free_iter@plt>
  403b40:	mov	w0, #0x0                   	// #0
  403b44:	ldp	x19, x20, [sp, #16]
  403b48:	ldp	x21, x22, [sp, #32]
  403b4c:	ldp	x29, x30, [sp], #80
  403b50:	ret
  403b54:	stp	x29, x30, [sp, #-80]!
  403b58:	mov	x29, sp
  403b5c:	str	x0, [sp, #24]
  403b60:	bl	405ed8 <ferror@plt+0x3268>
  403b64:	str	x0, [sp, #64]
  403b68:	str	xzr, [sp, #56]
  403b6c:	str	xzr, [sp, #48]
  403b70:	ldr	x0, [sp, #64]
  403b74:	cmp	x0, #0x0
  403b78:	b.ne	403b84 <ferror@plt+0xf14>  // b.any
  403b7c:	mov	w0, #0xffffffff            	// #-1
  403b80:	b	403cf0 <ferror@plt+0x1080>
  403b84:	mov	w0, #0x0                   	// #0
  403b88:	bl	402710 <mnt_new_iter@plt>
  403b8c:	str	x0, [sp, #56]
  403b90:	ldr	x0, [sp, #56]
  403b94:	cmp	x0, #0x0
  403b98:	b.ne	403bb4 <ferror@plt+0xf44>  // b.any
  403b9c:	adrp	x0, 409000 <ferror@plt+0x6390>
  403ba0:	add	x0, x0, #0xae8
  403ba4:	bl	402c10 <gettext@plt>
  403ba8:	mov	x1, x0
  403bac:	mov	w0, #0x1                   	// #1
  403bb0:	bl	402c40 <err@plt>
  403bb4:	mov	w0, #0x0                   	// #0
  403bb8:	bl	402c30 <scols_init_debug@plt>
  403bbc:	bl	402840 <scols_new_table@plt>
  403bc0:	str	x0, [sp, #48]
  403bc4:	ldr	x0, [sp, #48]
  403bc8:	cmp	x0, #0x0
  403bcc:	b.ne	403be8 <ferror@plt+0xf78>  // b.any
  403bd0:	adrp	x0, 409000 <ferror@plt+0x6390>
  403bd4:	add	x0, x0, #0xb58
  403bd8:	bl	402c10 <gettext@plt>
  403bdc:	mov	x1, x0
  403be0:	mov	w0, #0x1                   	// #1
  403be4:	bl	402c40 <err@plt>
  403be8:	ldr	x0, [sp, #24]
  403bec:	ldrb	w0, [x0, #72]
  403bf0:	ubfx	x0, x0, #4, #1
  403bf4:	and	w0, w0, #0xff
  403bf8:	mov	w1, w0
  403bfc:	ldr	x0, [sp, #48]
  403c00:	bl	402700 <scols_table_enable_raw@plt>
  403c04:	ldr	x0, [sp, #24]
  403c08:	ldrb	w0, [x0, #72]
  403c0c:	ubfx	x0, x0, #3, #1
  403c10:	and	w0, w0, #0xff
  403c14:	mov	w1, w0
  403c18:	ldr	x0, [sp, #48]
  403c1c:	bl	402670 <scols_table_enable_noheadings@plt>
  403c20:	str	wzr, [sp, #76]
  403c24:	b	403c8c <ferror@plt+0x101c>
  403c28:	ldr	w0, [sp, #76]
  403c2c:	mov	w1, w0
  403c30:	ldr	x0, [sp, #24]
  403c34:	bl	40362c <ferror@plt+0x9bc>
  403c38:	str	x0, [sp, #40]
  403c3c:	ldr	x0, [sp, #40]
  403c40:	ldr	x1, [x0]
  403c44:	ldr	x0, [sp, #40]
  403c48:	ldr	d0, [x0, #8]
  403c4c:	ldr	x0, [sp, #40]
  403c50:	ldr	w0, [x0, #16]
  403c54:	mov	w2, w0
  403c58:	ldr	x0, [sp, #48]
  403c5c:	bl	402680 <scols_table_new_column@plt>
  403c60:	cmp	x0, #0x0
  403c64:	b.ne	403c80 <ferror@plt+0x1010>  // b.any
  403c68:	adrp	x0, 409000 <ferror@plt+0x6390>
  403c6c:	add	x0, x0, #0xb78
  403c70:	bl	402c10 <gettext@plt>
  403c74:	mov	x1, x0
  403c78:	mov	w0, #0x1                   	// #1
  403c7c:	bl	402c40 <err@plt>
  403c80:	ldr	w0, [sp, #76]
  403c84:	add	w0, w0, #0x1
  403c88:	str	w0, [sp, #76]
  403c8c:	ldr	x0, [sp, #24]
  403c90:	ldr	w0, [x0, #56]
  403c94:	ldr	w1, [sp, #76]
  403c98:	cmp	w1, w0
  403c9c:	b.lt	403c28 <ferror@plt+0xfb8>  // b.tstop
  403ca0:	b	403cb8 <ferror@plt+0x1048>
  403ca4:	ldr	x0, [sp, #32]
  403ca8:	mov	x2, x0
  403cac:	ldr	x1, [sp, #48]
  403cb0:	ldr	x0, [sp, #24]
  403cb4:	bl	403668 <ferror@plt+0x9f8>
  403cb8:	add	x0, sp, #0x20
  403cbc:	mov	x2, x0
  403cc0:	ldr	x1, [sp, #56]
  403cc4:	ldr	x0, [sp, #64]
  403cc8:	bl	4026d0 <mnt_table_next_fs@plt>
  403ccc:	cmp	w0, #0x0
  403cd0:	b.eq	403ca4 <ferror@plt+0x1034>  // b.none
  403cd4:	ldr	x0, [sp, #48]
  403cd8:	bl	402b30 <scols_print_table@plt>
  403cdc:	ldr	x0, [sp, #48]
  403ce0:	bl	4028c0 <scols_unref_table@plt>
  403ce4:	ldr	x0, [sp, #56]
  403ce8:	bl	402a10 <mnt_free_iter@plt>
  403cec:	mov	w0, #0x0                   	// #0
  403cf0:	ldp	x29, x30, [sp], #80
  403cf4:	ret
  403cf8:	stp	x29, x30, [sp, #-128]!
  403cfc:	mov	x29, sp
  403d00:	str	x19, [sp, #16]
  403d04:	str	x0, [sp, #40]
  403d08:	str	wzr, [sp, #124]
  403d0c:	ldr	x0, [sp, #40]
  403d10:	cmp	x0, #0x0
  403d14:	b.ne	403d38 <ferror@plt+0x10c8>  // b.any
  403d18:	adrp	x0, 40a000 <ferror@plt+0x7390>
  403d1c:	add	x3, x0, #0xb10
  403d20:	mov	w2, #0x139                 	// #313
  403d24:	adrp	x0, 409000 <ferror@plt+0x6390>
  403d28:	add	x1, x0, #0xa00
  403d2c:	adrp	x0, 409000 <ferror@plt+0x6390>
  403d30:	add	x0, x0, #0xba0
  403d34:	bl	402be0 <__assert_fail@plt>
  403d38:	ldr	x0, [sp, #40]
  403d3c:	ldr	x0, [x0]
  403d40:	cmp	x0, #0x0
  403d44:	b.ne	403d68 <ferror@plt+0x10f8>  // b.any
  403d48:	adrp	x0, 40a000 <ferror@plt+0x7390>
  403d4c:	add	x3, x0, #0xb10
  403d50:	mov	w2, #0x13a                 	// #314
  403d54:	adrp	x0, 409000 <ferror@plt+0x6390>
  403d58:	add	x1, x0, #0xa00
  403d5c:	adrp	x0, 409000 <ferror@plt+0x6390>
  403d60:	add	x0, x0, #0xba8
  403d64:	bl	402be0 <__assert_fail@plt>
  403d68:	adrp	x0, 409000 <ferror@plt+0x6390>
  403d6c:	add	x0, x0, #0xbb8
  403d70:	bl	402c10 <gettext@plt>
  403d74:	mov	x2, x0
  403d78:	ldr	x0, [sp, #40]
  403d7c:	ldr	x0, [x0]
  403d80:	mov	x1, x0
  403d84:	mov	x0, x2
  403d88:	bl	402b40 <warnx@plt>
  403d8c:	bl	402720 <fork@plt>
  403d90:	str	w0, [sp, #120]
  403d94:	ldr	w0, [sp, #120]
  403d98:	cmn	w0, #0x1
  403d9c:	b.eq	403db0 <ferror@plt+0x1140>  // b.none
  403da0:	ldr	w0, [sp, #120]
  403da4:	cmp	w0, #0x0
  403da8:	b.eq	403dc8 <ferror@plt+0x1158>  // b.none
  403dac:	b	403f6c <ferror@plt+0x12fc>
  403db0:	adrp	x0, 409000 <ferror@plt+0x6390>
  403db4:	add	x0, x0, #0xbd8
  403db8:	bl	402c10 <gettext@plt>
  403dbc:	bl	4029b0 <warn@plt>
  403dc0:	mov	w0, #0xffffffff            	// #-1
  403dc4:	b	403ff8 <ferror@plt+0x1388>
  403dc8:	bl	402660 <geteuid@plt>
  403dcc:	mov	w19, w0
  403dd0:	bl	4026c0 <getuid@plt>
  403dd4:	cmp	w19, w0
  403dd8:	b.eq	403e0c <ferror@plt+0x119c>  // b.none
  403ddc:	bl	402a50 <getgid@plt>
  403de0:	bl	402930 <setgid@plt>
  403de4:	cmp	w0, #0x0
  403de8:	b.ge	403df4 <ferror@plt+0x1184>  // b.tcont
  403dec:	mov	w0, #0x1                   	// #1
  403df0:	bl	4025f0 <exit@plt>
  403df4:	bl	4026c0 <getuid@plt>
  403df8:	bl	4025b0 <setuid@plt>
  403dfc:	cmp	w0, #0x0
  403e00:	b.ge	403e0c <ferror@plt+0x119c>  // b.tcont
  403e04:	mov	w0, #0x1                   	// #1
  403e08:	bl	4025f0 <exit@plt>
  403e0c:	ldr	w0, [sp, #124]
  403e10:	add	w1, w0, #0x1
  403e14:	str	w1, [sp, #124]
  403e18:	sxtw	x0, w0
  403e1c:	lsl	x0, x0, #3
  403e20:	add	x1, sp, #0x38
  403e24:	adrp	x2, 409000 <ferror@plt+0x6390>
  403e28:	add	x2, x2, #0xbe8
  403e2c:	str	x2, [x1, x0]
  403e30:	ldr	x0, [sp, #40]
  403e34:	ldr	x0, [x0, #8]
  403e38:	cmp	x0, #0x0
  403e3c:	b.eq	403e88 <ferror@plt+0x1218>  // b.none
  403e40:	ldr	w0, [sp, #124]
  403e44:	add	w1, w0, #0x1
  403e48:	str	w1, [sp, #124]
  403e4c:	sxtw	x0, w0
  403e50:	lsl	x0, x0, #3
  403e54:	add	x1, sp, #0x38
  403e58:	adrp	x2, 409000 <ferror@plt+0x6390>
  403e5c:	add	x2, x2, #0xbf0
  403e60:	str	x2, [x1, x0]
  403e64:	ldr	w0, [sp, #124]
  403e68:	add	w1, w0, #0x1
  403e6c:	str	w1, [sp, #124]
  403e70:	ldr	x1, [sp, #40]
  403e74:	ldr	x2, [x1, #8]
  403e78:	sxtw	x0, w0
  403e7c:	lsl	x0, x0, #3
  403e80:	add	x1, sp, #0x38
  403e84:	str	x2, [x1, x0]
  403e88:	ldr	x0, [sp, #40]
  403e8c:	ldr	x0, [x0, #16]
  403e90:	cmp	x0, #0x0
  403e94:	b.eq	403ee0 <ferror@plt+0x1270>  // b.none
  403e98:	ldr	w0, [sp, #124]
  403e9c:	add	w1, w0, #0x1
  403ea0:	str	w1, [sp, #124]
  403ea4:	sxtw	x0, w0
  403ea8:	lsl	x0, x0, #3
  403eac:	add	x1, sp, #0x38
  403eb0:	adrp	x2, 409000 <ferror@plt+0x6390>
  403eb4:	add	x2, x2, #0xbf8
  403eb8:	str	x2, [x1, x0]
  403ebc:	ldr	w0, [sp, #124]
  403ec0:	add	w1, w0, #0x1
  403ec4:	str	w1, [sp, #124]
  403ec8:	ldr	x1, [sp, #40]
  403ecc:	ldr	x2, [x1, #16]
  403ed0:	sxtw	x0, w0
  403ed4:	lsl	x0, x0, #3
  403ed8:	add	x1, sp, #0x38
  403edc:	str	x2, [x1, x0]
  403ee0:	ldr	w0, [sp, #124]
  403ee4:	add	w1, w0, #0x1
  403ee8:	str	w1, [sp, #124]
  403eec:	ldr	x1, [sp, #40]
  403ef0:	ldr	x2, [x1]
  403ef4:	sxtw	x0, w0
  403ef8:	lsl	x0, x0, #3
  403efc:	add	x1, sp, #0x38
  403f00:	str	x2, [x1, x0]
  403f04:	ldr	w0, [sp, #124]
  403f08:	add	w1, w0, #0x1
  403f0c:	str	w1, [sp, #124]
  403f10:	sxtw	x0, w0
  403f14:	lsl	x0, x0, #3
  403f18:	add	x1, sp, #0x38
  403f1c:	str	xzr, [x1, x0]
  403f20:	ldr	x0, [sp, #56]
  403f24:	add	x1, sp, #0x38
  403f28:	bl	402980 <execvp@plt>
  403f2c:	bl	402bf0 <__errno_location@plt>
  403f30:	ldr	w0, [x0]
  403f34:	cmp	w0, #0x2
  403f38:	b.ne	403f44 <ferror@plt+0x12d4>  // b.any
  403f3c:	mov	w19, #0x7f                  	// #127
  403f40:	b	403f48 <ferror@plt+0x12d8>
  403f44:	mov	w19, #0x7e                  	// #126
  403f48:	adrp	x0, 409000 <ferror@plt+0x6390>
  403f4c:	add	x0, x0, #0xc00
  403f50:	bl	402c10 <gettext@plt>
  403f54:	mov	x1, x0
  403f58:	ldr	x0, [sp, #56]
  403f5c:	mov	x2, x0
  403f60:	mov	w0, w19
  403f64:	bl	402c40 <err@plt>
  403f68:	nop
  403f6c:	add	x0, sp, #0x70
  403f70:	mov	w2, #0x0                   	// #0
  403f74:	mov	x1, x0
  403f78:	ldr	w0, [sp, #120]
  403f7c:	bl	402c00 <waitpid@plt>
  403f80:	str	w0, [sp, #116]
  403f84:	ldr	w0, [sp, #116]
  403f88:	cmn	w0, #0x1
  403f8c:	b.ne	403fa0 <ferror@plt+0x1330>  // b.any
  403f90:	bl	402bf0 <__errno_location@plt>
  403f94:	ldr	w0, [x0]
  403f98:	cmp	w0, #0x4
  403f9c:	b.eq	403f68 <ferror@plt+0x12f8>  // b.none
  403fa0:	ldr	w0, [sp, #116]
  403fa4:	cmp	w0, #0x0
  403fa8:	b.ge	403fc4 <ferror@plt+0x1354>  // b.tcont
  403fac:	adrp	x0, 409000 <ferror@plt+0x6390>
  403fb0:	add	x0, x0, #0xc18
  403fb4:	bl	402c10 <gettext@plt>
  403fb8:	bl	4029b0 <warn@plt>
  403fbc:	mov	w0, #0xffffffff            	// #-1
  403fc0:	b	403ff8 <ferror@plt+0x1388>
  403fc4:	ldr	w0, [sp, #112]
  403fc8:	and	w0, w0, #0x7f
  403fcc:	cmp	w0, #0x0
  403fd0:	b.ne	403ff0 <ferror@plt+0x1380>  // b.any
  403fd4:	ldr	w0, [sp, #112]
  403fd8:	asr	w0, w0, #8
  403fdc:	and	w0, w0, #0xff
  403fe0:	cmp	w0, #0x0
  403fe4:	b.ne	403ff0 <ferror@plt+0x1380>  // b.any
  403fe8:	mov	w0, #0x0                   	// #0
  403fec:	b	403ff8 <ferror@plt+0x1388>
  403ff0:	nop
  403ff4:	mov	w0, #0xffffffff            	// #-1
  403ff8:	ldr	x19, [sp, #16]
  403ffc:	ldp	x29, x30, [sp], #128
  404000:	ret
  404004:	stp	x29, x30, [sp, #-48]!
  404008:	mov	x29, sp
  40400c:	str	x0, [sp, #24]
  404010:	mov	w0, #0xffffffff            	// #-1
  404014:	str	w0, [sp, #44]
  404018:	ldr	x0, [sp, #24]
  40401c:	cmp	x0, #0x0
  404020:	b.ne	404044 <ferror@plt+0x13d4>  // b.any
  404024:	adrp	x0, 40a000 <ferror@plt+0x7390>
  404028:	add	x3, x0, #0xb28
  40402c:	mov	w2, #0x171                 	// #369
  404030:	adrp	x0, 409000 <ferror@plt+0x6390>
  404034:	add	x1, x0, #0xa00
  404038:	adrp	x0, 409000 <ferror@plt+0x6390>
  40403c:	add	x0, x0, #0xba0
  404040:	bl	402be0 <__assert_fail@plt>
  404044:	ldr	x0, [sp, #24]
  404048:	ldr	x0, [x0]
  40404c:	cmp	x0, #0x0
  404050:	b.ne	404074 <ferror@plt+0x1404>  // b.any
  404054:	adrp	x0, 40a000 <ferror@plt+0x7390>
  404058:	add	x3, x0, #0xb28
  40405c:	mov	w2, #0x172                 	// #370
  404060:	adrp	x0, 409000 <ferror@plt+0x6390>
  404064:	add	x1, x0, #0xa00
  404068:	adrp	x0, 409000 <ferror@plt+0x6390>
  40406c:	add	x0, x0, #0xba8
  404070:	bl	402be0 <__assert_fail@plt>
  404074:	ldr	x0, [sp, #24]
  404078:	ldr	w0, [x0, #24]
  40407c:	cmp	w0, #0x0
  404080:	b.ne	4040a4 <ferror@plt+0x1434>  // b.any
  404084:	adrp	x0, 40a000 <ferror@plt+0x7390>
  404088:	add	x3, x0, #0xb28
  40408c:	mov	w2, #0x173                 	// #371
  404090:	adrp	x0, 409000 <ferror@plt+0x6390>
  404094:	add	x1, x0, #0xa00
  404098:	adrp	x0, 409000 <ferror@plt+0x6390>
  40409c:	add	x0, x0, #0xc28
  4040a0:	bl	402be0 <__assert_fail@plt>
  4040a4:	ldr	x0, [sp, #24]
  4040a8:	ldr	x0, [x0]
  4040ac:	mov	w1, #0x1                   	// #1
  4040b0:	bl	4027b0 <open@plt>
  4040b4:	str	w0, [sp, #40]
  4040b8:	ldr	w0, [sp, #40]
  4040bc:	cmn	w0, #0x1
  4040c0:	b.ne	4040f0 <ferror@plt+0x1480>  // b.any
  4040c4:	adrp	x0, 409000 <ferror@plt+0x6390>
  4040c8:	add	x0, x0, #0xc38
  4040cc:	bl	402c10 <gettext@plt>
  4040d0:	mov	x2, x0
  4040d4:	ldr	x0, [sp, #24]
  4040d8:	ldr	x0, [x0]
  4040dc:	mov	x1, x0
  4040e0:	mov	x0, x2
  4040e4:	bl	4029b0 <warn@plt>
  4040e8:	mov	w0, #0xffffffff            	// #-1
  4040ec:	b	4041c8 <ferror@plt+0x1558>
  4040f0:	ldr	x0, [sp, #24]
  4040f4:	ldr	w0, [x0, #24]
  4040f8:	mov	w0, w0
  4040fc:	sub	x0, x0, #0xa
  404100:	mov	w2, #0x0                   	// #0
  404104:	mov	x1, x0
  404108:	ldr	w0, [sp, #40]
  40410c:	bl	402740 <lseek@plt>
  404110:	cmp	x0, #0x0
  404114:	b.ge	404140 <ferror@plt+0x14d0>  // b.tcont
  404118:	adrp	x0, 409000 <ferror@plt+0x6390>
  40411c:	add	x0, x0, #0xc48
  404120:	bl	402c10 <gettext@plt>
  404124:	mov	x2, x0
  404128:	ldr	x0, [sp, #24]
  40412c:	ldr	x0, [x0]
  404130:	mov	x1, x0
  404134:	mov	x0, x2
  404138:	bl	4029b0 <warn@plt>
  40413c:	b	404188 <ferror@plt+0x1518>
  404140:	mov	x2, #0xa                   	// #10
  404144:	adrp	x0, 409000 <ferror@plt+0x6390>
  404148:	add	x1, x0, #0xc60
  40414c:	ldr	w0, [sp, #40]
  404150:	bl	4028f0 <write@plt>
  404154:	cmp	x0, #0xa
  404158:	b.eq	404184 <ferror@plt+0x1514>  // b.none
  40415c:	adrp	x0, 409000 <ferror@plt+0x6390>
  404160:	add	x0, x0, #0xc70
  404164:	bl	402c10 <gettext@plt>
  404168:	mov	x2, x0
  40416c:	ldr	x0, [sp, #24]
  404170:	ldr	x0, [x0]
  404174:	mov	x1, x0
  404178:	mov	x0, x2
  40417c:	bl	4029b0 <warn@plt>
  404180:	b	404188 <ferror@plt+0x1518>
  404184:	str	wzr, [sp, #44]
  404188:	ldr	w0, [sp, #40]
  40418c:	bl	403468 <ferror@plt+0x7f8>
  404190:	cmp	w0, #0x0
  404194:	b.eq	4041c4 <ferror@plt+0x1554>  // b.none
  404198:	adrp	x0, 409000 <ferror@plt+0x6390>
  40419c:	add	x0, x0, #0xc90
  4041a0:	bl	402c10 <gettext@plt>
  4041a4:	mov	x2, x0
  4041a8:	ldr	x0, [sp, #24]
  4041ac:	ldr	x0, [x0]
  4041b0:	mov	x1, x0
  4041b4:	mov	x0, x2
  4041b8:	bl	4029b0 <warn@plt>
  4041bc:	mov	w0, #0xffffffff            	// #-1
  4041c0:	str	w0, [sp, #44]
  4041c4:	ldr	w0, [sp, #44]
  4041c8:	ldp	x29, x30, [sp], #48
  4041cc:	ret
  4041d0:	stp	x29, x30, [sp, #-32]!
  4041d4:	mov	x29, sp
  4041d8:	str	x0, [sp, #24]
  4041dc:	str	x1, [sp, #16]
  4041e0:	ldr	x0, [sp, #24]
  4041e4:	cmp	x0, #0x0
  4041e8:	b.ne	40420c <ferror@plt+0x159c>  // b.any
  4041ec:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4041f0:	add	x3, x0, #0xb40
  4041f4:	mov	w2, #0x191                 	// #401
  4041f8:	adrp	x0, 409000 <ferror@plt+0x6390>
  4041fc:	add	x1, x0, #0xa00
  404200:	adrp	x0, 409000 <ferror@plt+0x6390>
  404204:	add	x0, x0, #0xca8
  404208:	bl	402be0 <__assert_fail@plt>
  40420c:	ldr	x0, [sp, #16]
  404210:	cmp	x0, #0x0
  404214:	b.ne	404238 <ferror@plt+0x15c8>  // b.any
  404218:	adrp	x0, 40a000 <ferror@plt+0x7390>
  40421c:	add	x3, x0, #0xb40
  404220:	mov	w2, #0x192                 	// #402
  404224:	adrp	x0, 409000 <ferror@plt+0x6390>
  404228:	add	x1, x0, #0xa00
  40422c:	adrp	x0, 409000 <ferror@plt+0x6390>
  404230:	add	x0, x0, #0xcb0
  404234:	bl	402be0 <__assert_fail@plt>
  404238:	mov	x2, #0xa                   	// #10
  40423c:	adrp	x0, 409000 <ferror@plt+0x6390>
  404240:	add	x1, x0, #0xc60
  404244:	ldr	x0, [sp, #24]
  404248:	bl	402950 <memcmp@plt>
  40424c:	cmp	w0, #0x0
  404250:	b.ne	404264 <ferror@plt+0x15f4>  // b.any
  404254:	ldr	x0, [sp, #16]
  404258:	mov	w1, #0x1                   	// #1
  40425c:	str	w1, [x0]
  404260:	b	404308 <ferror@plt+0x1698>
  404264:	mov	x2, #0x9                   	// #9
  404268:	adrp	x0, 409000 <ferror@plt+0x6390>
  40426c:	add	x1, x0, #0xcb8
  404270:	ldr	x0, [sp, #24]
  404274:	bl	402950 <memcmp@plt>
  404278:	cmp	w0, #0x0
  40427c:	b.eq	4042f0 <ferror@plt+0x1680>  // b.none
  404280:	mov	x2, #0x9                   	// #9
  404284:	adrp	x0, 409000 <ferror@plt+0x6390>
  404288:	add	x1, x0, #0xcc8
  40428c:	ldr	x0, [sp, #24]
  404290:	bl	402950 <memcmp@plt>
  404294:	cmp	w0, #0x0
  404298:	b.eq	4042f0 <ferror@plt+0x1680>  // b.none
  40429c:	mov	x2, #0x9                   	// #9
  4042a0:	adrp	x0, 409000 <ferror@plt+0x6390>
  4042a4:	add	x1, x0, #0xcd8
  4042a8:	ldr	x0, [sp, #24]
  4042ac:	bl	402950 <memcmp@plt>
  4042b0:	cmp	w0, #0x0
  4042b4:	b.eq	4042f0 <ferror@plt+0x1680>  // b.none
  4042b8:	mov	x2, #0x8                   	// #8
  4042bc:	adrp	x0, 409000 <ferror@plt+0x6390>
  4042c0:	add	x1, x0, #0xce8
  4042c4:	ldr	x0, [sp, #24]
  4042c8:	bl	402950 <memcmp@plt>
  4042cc:	cmp	w0, #0x0
  4042d0:	b.eq	4042f0 <ferror@plt+0x1680>  // b.none
  4042d4:	mov	x2, #0xa                   	// #10
  4042d8:	adrp	x0, 409000 <ferror@plt+0x6390>
  4042dc:	add	x1, x0, #0xcf8
  4042e0:	ldr	x0, [sp, #24]
  4042e4:	bl	402950 <memcmp@plt>
  4042e8:	cmp	w0, #0x0
  4042ec:	b.ne	404300 <ferror@plt+0x1690>  // b.any
  4042f0:	ldr	x0, [sp, #16]
  4042f4:	mov	w1, #0x2                   	// #2
  4042f8:	str	w1, [x0]
  4042fc:	b	404308 <ferror@plt+0x1698>
  404300:	mov	w0, #0x0                   	// #0
  404304:	b	40430c <ferror@plt+0x169c>
  404308:	mov	w0, #0x1                   	// #1
  40430c:	ldp	x29, x30, [sp], #32
  404310:	ret
  404314:	stp	x29, x30, [sp, #-80]!
  404318:	mov	x29, sp
  40431c:	str	w0, [sp, #44]
  404320:	str	x1, [sp, #32]
  404324:	str	x2, [sp, #24]
  404328:	ldr	x0, [sp, #32]
  40432c:	cmp	x0, #0x0
  404330:	b.ne	404354 <ferror@plt+0x16e4>  // b.any
  404334:	adrp	x0, 40a000 <ferror@plt+0x7390>
  404338:	add	x3, x0, #0xb58
  40433c:	mov	w2, #0x1a9                 	// #425
  404340:	adrp	x0, 409000 <ferror@plt+0x6390>
  404344:	add	x1, x0, #0xa00
  404348:	adrp	x0, 409000 <ferror@plt+0x6390>
  40434c:	add	x0, x0, #0xcb0
  404350:	bl	402be0 <__assert_fail@plt>
  404354:	ldr	x0, [sp, #24]
  404358:	cmp	x0, #0x0
  40435c:	b.ne	404380 <ferror@plt+0x1710>  // b.any
  404360:	adrp	x0, 40a000 <ferror@plt+0x7390>
  404364:	add	x3, x0, #0xb58
  404368:	mov	w2, #0x1aa                 	// #426
  40436c:	adrp	x0, 409000 <ferror@plt+0x6390>
  404370:	add	x1, x0, #0xa00
  404374:	adrp	x0, 409000 <ferror@plt+0x6390>
  404378:	add	x0, x0, #0xd08
  40437c:	bl	402be0 <__assert_fail@plt>
  404380:	ldr	x0, [sp, #24]
  404384:	str	wzr, [x0]
  404388:	ldr	x0, [sp, #32]
  40438c:	str	wzr, [x0]
  404390:	mov	x0, #0x10000               	// #65536
  404394:	bl	402e60 <ferror@plt+0x1f0>
  404398:	str	x0, [sp, #64]
  40439c:	mov	x2, #0x10000               	// #65536
  4043a0:	ldr	x1, [sp, #64]
  4043a4:	ldr	w0, [sp, #44]
  4043a8:	bl	402b50 <read@plt>
  4043ac:	str	x0, [sp, #56]
  4043b0:	ldr	x0, [sp, #56]
  4043b4:	cmn	x0, #0x1
  4043b8:	b.eq	404458 <ferror@plt+0x17e8>  // b.none
  4043bc:	mov	w0, #0x1000                	// #4096
  4043c0:	str	w0, [sp, #76]
  4043c4:	b	404434 <ferror@plt+0x17c4>
  4043c8:	ldr	w0, [sp, #76]
  4043cc:	cmp	w0, #0x8, lsl #12
  4043d0:	b.eq	404424 <ferror@plt+0x17b4>  // b.none
  4043d4:	ldr	x0, [sp, #56]
  4043d8:	cmp	x0, #0x0
  4043dc:	b.lt	404440 <ferror@plt+0x17d0>  // b.tstop
  4043e0:	ldr	w0, [sp, #76]
  4043e4:	sub	x1, x0, #0xa
  4043e8:	ldr	x0, [sp, #56]
  4043ec:	cmp	x1, x0
  4043f0:	b.hi	404440 <ferror@plt+0x17d0>  // b.pmore
  4043f4:	ldr	w0, [sp, #76]
  4043f8:	sub	x0, x0, #0xa
  4043fc:	ldr	x1, [sp, #64]
  404400:	add	x0, x1, x0
  404404:	ldr	x1, [sp, #32]
  404408:	bl	4041d0 <ferror@plt+0x1560>
  40440c:	cmp	w0, #0x0
  404410:	b.eq	404428 <ferror@plt+0x17b8>  // b.none
  404414:	ldr	x0, [sp, #24]
  404418:	ldr	w1, [sp, #76]
  40441c:	str	w1, [x0]
  404420:	b	404440 <ferror@plt+0x17d0>
  404424:	nop
  404428:	ldr	w0, [sp, #76]
  40442c:	lsl	w0, w0, #1
  404430:	str	w0, [sp, #76]
  404434:	ldr	w0, [sp, #76]
  404438:	cmp	w0, #0x10, lsl #12
  40443c:	b.ls	4043c8 <ferror@plt+0x1758>  // b.plast
  404440:	ldr	x0, [sp, #24]
  404444:	ldr	w0, [x0]
  404448:	cmp	w0, #0x0
  40444c:	b.eq	404460 <ferror@plt+0x17f0>  // b.none
  404450:	ldr	x0, [sp, #64]
  404454:	b	404470 <ferror@plt+0x1800>
  404458:	nop
  40445c:	b	404464 <ferror@plt+0x17f4>
  404460:	nop
  404464:	ldr	x0, [sp, #64]
  404468:	bl	402a30 <free@plt>
  40446c:	mov	x0, #0x0                   	// #0
  404470:	ldp	x29, x30, [sp], #80
  404474:	ret
  404478:	stp	x29, x30, [sp, #-48]!
  40447c:	mov	x29, sp
  404480:	str	x0, [sp, #24]
  404484:	str	x1, [sp, #16]
  404488:	str	wzr, [sp, #44]
  40448c:	mov	w0, #0x1                   	// #1
  404490:	str	w0, [sp, #40]
  404494:	ldr	x0, [sp, #24]
  404498:	cmp	x0, #0x0
  40449c:	b.ne	4044c0 <ferror@plt+0x1850>  // b.any
  4044a0:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4044a4:	add	x3, x0, #0xb68
  4044a8:	mov	w2, #0x1d3                 	// #467
  4044ac:	adrp	x0, 409000 <ferror@plt+0x6390>
  4044b0:	add	x1, x0, #0xa00
  4044b4:	adrp	x0, 409000 <ferror@plt+0x6390>
  4044b8:	add	x0, x0, #0xba0
  4044bc:	bl	402be0 <__assert_fail@plt>
  4044c0:	ldr	x0, [sp, #24]
  4044c4:	ldr	w0, [x0, #24]
  4044c8:	cmp	w0, #0x0
  4044cc:	b.ne	4044f0 <ferror@plt+0x1880>  // b.any
  4044d0:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4044d4:	add	x3, x0, #0xb68
  4044d8:	mov	w2, #0x1d4                 	// #468
  4044dc:	adrp	x0, 409000 <ferror@plt+0x6390>
  4044e0:	add	x1, x0, #0xa00
  4044e4:	adrp	x0, 409000 <ferror@plt+0x6390>
  4044e8:	add	x0, x0, #0xd18
  4044ec:	bl	402be0 <__assert_fail@plt>
  4044f0:	ldr	x0, [sp, #16]
  4044f4:	str	x0, [sp, #32]
  4044f8:	ldr	x0, [sp, #32]
  4044fc:	ldr	w0, [x0, #1024]
  404500:	ldr	w1, [sp, #40]
  404504:	cmp	w1, w0
  404508:	b.ne	40451c <ferror@plt+0x18ac>  // b.any
  40450c:	ldr	x0, [sp, #32]
  404510:	ldr	w0, [x0, #1028]
  404514:	str	w0, [sp, #44]
  404518:	b	404548 <ferror@plt+0x18d8>
  40451c:	ldr	x0, [sp, #32]
  404520:	ldr	w0, [x0, #1024]
  404524:	bl	402e48 <ferror@plt+0x1d8>
  404528:	mov	w1, w0
  40452c:	ldr	w0, [sp, #40]
  404530:	cmp	w0, w1
  404534:	b.ne	404548 <ferror@plt+0x18d8>  // b.any
  404538:	ldr	x0, [sp, #32]
  40453c:	ldr	w0, [x0, #1028]
  404540:	bl	402e48 <ferror@plt+0x1d8>
  404544:	str	w0, [sp, #44]
  404548:	ldr	w0, [sp, #44]
  40454c:	add	x1, x0, #0x1
  404550:	ldr	x0, [sp, #24]
  404554:	ldr	w0, [x0, #24]
  404558:	mov	w0, w0
  40455c:	mul	x0, x1, x0
  404560:	ldp	x29, x30, [sp], #48
  404564:	ret
  404568:	sub	sp, sp, #0xc0
  40456c:	stp	x29, x30, [sp, #96]
  404570:	add	x29, sp, #0x60
  404574:	str	x0, [sp, #120]
  404578:	str	x1, [sp, #112]
  40457c:	ldr	x0, [sp, #112]
  404580:	str	x0, [sp, #184]
  404584:	ldr	x0, [sp, #120]
  404588:	cmp	x0, #0x0
  40458c:	b.ne	4045b0 <ferror@plt+0x1940>  // b.any
  404590:	adrp	x0, 40a000 <ferror@plt+0x7390>
  404594:	add	x3, x0, #0xb78
  404598:	mov	w2, #0x1e4                 	// #484
  40459c:	adrp	x0, 409000 <ferror@plt+0x6390>
  4045a0:	add	x1, x0, #0xa00
  4045a4:	adrp	x0, 409000 <ferror@plt+0x6390>
  4045a8:	add	x0, x0, #0xba0
  4045ac:	bl	402be0 <__assert_fail@plt>
  4045b0:	ldr	x0, [sp, #184]
  4045b4:	cmp	x0, #0x0
  4045b8:	b.eq	4045e4 <ferror@plt+0x1974>  // b.none
  4045bc:	ldr	x0, [sp, #184]
  4045c0:	ldrsb	w0, [x0, #1052]
  4045c4:	cmp	w0, #0x0
  4045c8:	b.eq	4045e4 <ferror@plt+0x1974>  // b.none
  4045cc:	ldr	x0, [sp, #184]
  4045d0:	add	x0, x0, #0x41c
  4045d4:	bl	402eb0 <ferror@plt+0x240>
  4045d8:	mov	x1, x0
  4045dc:	ldr	x0, [sp, #120]
  4045e0:	str	x1, [x0, #8]
  4045e4:	ldr	x0, [sp, #184]
  4045e8:	cmp	x0, #0x0
  4045ec:	b.eq	404770 <ferror@plt+0x1b00>  // b.none
  4045f0:	ldr	x0, [sp, #184]
  4045f4:	ldrb	w0, [x0, #1036]
  4045f8:	cmp	w0, #0x0
  4045fc:	b.eq	404770 <ferror@plt+0x1b00>  // b.none
  404600:	ldr	x0, [sp, #184]
  404604:	add	x0, x0, #0x40c
  404608:	str	x0, [sp, #176]
  40460c:	ldr	x0, [sp, #176]
  404610:	ldrb	w0, [x0]
  404614:	mov	w12, w0
  404618:	ldr	x0, [sp, #176]
  40461c:	add	x0, x0, #0x1
  404620:	ldrb	w0, [x0]
  404624:	mov	w13, w0
  404628:	ldr	x0, [sp, #176]
  40462c:	add	x0, x0, #0x2
  404630:	ldrb	w0, [x0]
  404634:	mov	w14, w0
  404638:	ldr	x0, [sp, #176]
  40463c:	add	x0, x0, #0x3
  404640:	ldrb	w0, [x0]
  404644:	mov	w15, w0
  404648:	ldr	x0, [sp, #176]
  40464c:	add	x0, x0, #0x4
  404650:	ldrb	w0, [x0]
  404654:	mov	w16, w0
  404658:	ldr	x0, [sp, #176]
  40465c:	add	x0, x0, #0x5
  404660:	ldrb	w0, [x0]
  404664:	mov	w1, w0
  404668:	ldr	x0, [sp, #176]
  40466c:	add	x0, x0, #0x6
  404670:	ldrb	w0, [x0]
  404674:	mov	w2, w0
  404678:	ldr	x0, [sp, #176]
  40467c:	add	x0, x0, #0x7
  404680:	ldrb	w0, [x0]
  404684:	mov	w3, w0
  404688:	ldr	x0, [sp, #176]
  40468c:	add	x0, x0, #0x8
  404690:	ldrb	w0, [x0]
  404694:	mov	w4, w0
  404698:	ldr	x0, [sp, #176]
  40469c:	add	x0, x0, #0x9
  4046a0:	ldrb	w0, [x0]
  4046a4:	mov	w5, w0
  4046a8:	ldr	x0, [sp, #176]
  4046ac:	add	x0, x0, #0xa
  4046b0:	ldrb	w0, [x0]
  4046b4:	mov	w6, w0
  4046b8:	ldr	x0, [sp, #176]
  4046bc:	add	x0, x0, #0xb
  4046c0:	ldrb	w0, [x0]
  4046c4:	mov	w7, w0
  4046c8:	ldr	x0, [sp, #176]
  4046cc:	add	x0, x0, #0xc
  4046d0:	ldrb	w0, [x0]
  4046d4:	mov	w9, w0
  4046d8:	ldr	x0, [sp, #176]
  4046dc:	add	x0, x0, #0xd
  4046e0:	ldrb	w0, [x0]
  4046e4:	mov	w10, w0
  4046e8:	ldr	x0, [sp, #176]
  4046ec:	add	x0, x0, #0xe
  4046f0:	ldrb	w0, [x0]
  4046f4:	mov	w11, w0
  4046f8:	ldr	x0, [sp, #176]
  4046fc:	add	x0, x0, #0xf
  404700:	ldrb	w0, [x0]
  404704:	add	x8, sp, #0x88
  404708:	str	w0, [sp, #80]
  40470c:	str	w11, [sp, #72]
  404710:	str	w10, [sp, #64]
  404714:	str	w9, [sp, #56]
  404718:	str	w7, [sp, #48]
  40471c:	str	w6, [sp, #40]
  404720:	str	w5, [sp, #32]
  404724:	str	w4, [sp, #24]
  404728:	str	w3, [sp, #16]
  40472c:	str	w2, [sp, #8]
  404730:	str	w1, [sp]
  404734:	mov	w7, w16
  404738:	mov	w6, w15
  40473c:	mov	w5, w14
  404740:	mov	w4, w13
  404744:	mov	w3, w12
  404748:	adrp	x0, 409000 <ferror@plt+0x6390>
  40474c:	add	x2, x0, #0xd30
  404750:	mov	x1, #0x25                  	// #37
  404754:	mov	x0, x8
  404758:	bl	402750 <snprintf@plt>
  40475c:	add	x0, sp, #0x88
  404760:	bl	402eb0 <ferror@plt+0x240>
  404764:	mov	x1, x0
  404768:	ldr	x0, [sp, #120]
  40476c:	str	x1, [x0, #16]
  404770:	nop
  404774:	ldp	x29, x30, [sp, #96]
  404778:	add	sp, sp, #0xc0
  40477c:	ret
  404780:	stp	x29, x30, [sp, #-208]!
  404784:	mov	x29, sp
  404788:	str	x0, [sp, #24]
  40478c:	str	x1, [sp, #16]
  404790:	str	xzr, [sp, #200]
  404794:	str	xzr, [sp, #32]
  404798:	ldr	x0, [sp, #24]
  40479c:	cmp	x0, #0x0
  4047a0:	b.ne	4047c4 <ferror@plt+0x1b54>  // b.any
  4047a4:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4047a8:	add	x3, x0, #0xb90
  4047ac:	mov	w2, #0x200                 	// #512
  4047b0:	adrp	x0, 409000 <ferror@plt+0x6390>
  4047b4:	add	x1, x0, #0xa00
  4047b8:	adrp	x0, 409000 <ferror@plt+0x6390>
  4047bc:	add	x0, x0, #0xd78
  4047c0:	bl	402be0 <__assert_fail@plt>
  4047c4:	ldr	x0, [sp, #16]
  4047c8:	cmp	x0, #0x0
  4047cc:	b.ne	4047f0 <ferror@plt+0x1b80>  // b.any
  4047d0:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4047d4:	add	x3, x0, #0xb90
  4047d8:	mov	w2, #0x201                 	// #513
  4047dc:	adrp	x0, 409000 <ferror@plt+0x6390>
  4047e0:	add	x1, x0, #0xa00
  4047e4:	adrp	x0, 409000 <ferror@plt+0x6390>
  4047e8:	add	x0, x0, #0xba0
  4047ec:	bl	402be0 <__assert_fail@plt>
  4047f0:	ldr	x0, [sp, #16]
  4047f4:	ldr	x0, [x0]
  4047f8:	cmp	x0, #0x0
  4047fc:	b.ne	404820 <ferror@plt+0x1bb0>  // b.any
  404800:	adrp	x0, 40a000 <ferror@plt+0x7390>
  404804:	add	x3, x0, #0xb90
  404808:	mov	w2, #0x202                 	// #514
  40480c:	adrp	x0, 409000 <ferror@plt+0x6390>
  404810:	add	x1, x0, #0xa00
  404814:	adrp	x0, 409000 <ferror@plt+0x6390>
  404818:	add	x0, x0, #0xba8
  40481c:	bl	402be0 <__assert_fail@plt>
  404820:	ldr	x0, [sp, #16]
  404824:	ldr	x0, [x0]
  404828:	mov	w1, #0x0                   	// #0
  40482c:	bl	4027b0 <open@plt>
  404830:	str	w0, [sp, #196]
  404834:	ldr	w0, [sp, #196]
  404838:	cmn	w0, #0x1
  40483c:	b.ne	404868 <ferror@plt+0x1bf8>  // b.any
  404840:	adrp	x0, 409000 <ferror@plt+0x6390>
  404844:	add	x0, x0, #0xc38
  404848:	bl	402c10 <gettext@plt>
  40484c:	mov	x2, x0
  404850:	ldr	x0, [sp, #16]
  404854:	ldr	x0, [x0]
  404858:	mov	x1, x0
  40485c:	mov	x0, x2
  404860:	bl	4029b0 <warn@plt>
  404864:	b	404cc0 <ferror@plt+0x2050>
  404868:	add	x0, sp, #0x30
  40486c:	mov	x1, x0
  404870:	ldr	w0, [sp, #196]
  404874:	bl	409820 <ferror@plt+0x6bb0>
  404878:	cmp	w0, #0x0
  40487c:	b.ge	4048a8 <ferror@plt+0x1c38>  // b.tcont
  404880:	adrp	x0, 409000 <ferror@plt+0x6390>
  404884:	add	x0, x0, #0xd80
  404888:	bl	402c10 <gettext@plt>
  40488c:	mov	x2, x0
  404890:	ldr	x0, [sp, #16]
  404894:	ldr	x0, [x0]
  404898:	mov	x1, x0
  40489c:	mov	x0, x2
  4048a0:	bl	4029b0 <warn@plt>
  4048a4:	b	404cc0 <ferror@plt+0x2050>
  4048a8:	ldr	w0, [sp, #64]
  4048ac:	and	w0, w0, #0xf000
  4048b0:	cmp	w0, #0x6, lsl #12
  4048b4:	b.ne	4048c0 <ferror@plt+0x1c50>  // b.any
  4048b8:	mov	w0, #0xe07                 	// #3591
  4048bc:	b	4048c4 <ferror@plt+0x1c54>
  4048c0:	mov	w0, #0xe3f                 	// #3647
  4048c4:	str	w0, [sp, #192]
  4048c8:	ldr	w1, [sp, #64]
  4048cc:	ldr	w0, [sp, #192]
  4048d0:	and	w0, w1, w0
  4048d4:	cmp	w0, #0x0
  4048d8:	b.eq	40491c <ferror@plt+0x1cac>  // b.none
  4048dc:	adrp	x0, 409000 <ferror@plt+0x6390>
  4048e0:	add	x0, x0, #0xd98
  4048e4:	bl	402c10 <gettext@plt>
  4048e8:	mov	x5, x0
  4048ec:	ldr	x0, [sp, #16]
  4048f0:	ldr	x4, [x0]
  4048f4:	ldr	w0, [sp, #64]
  4048f8:	and	w2, w0, #0xfff
  4048fc:	ldr	w0, [sp, #192]
  404900:	mvn	w1, w0
  404904:	mov	w0, #0x1b6                 	// #438
  404908:	and	w0, w1, w0
  40490c:	mov	w3, w0
  404910:	mov	x1, x4
  404914:	mov	x0, x5
  404918:	bl	402b40 <warnx@plt>
  40491c:	ldr	w0, [sp, #64]
  404920:	and	w0, w0, #0xf000
  404924:	cmp	w0, #0x8, lsl #12
  404928:	b.ne	404964 <ferror@plt+0x1cf4>  // b.any
  40492c:	ldr	w0, [sp, #72]
  404930:	cmp	w0, #0x0
  404934:	b.eq	404964 <ferror@plt+0x1cf4>  // b.none
  404938:	adrp	x0, 409000 <ferror@plt+0x6390>
  40493c:	add	x0, x0, #0xdc8
  404940:	bl	402c10 <gettext@plt>
  404944:	mov	x3, x0
  404948:	ldr	x0, [sp, #16]
  40494c:	ldr	x0, [x0]
  404950:	ldr	w1, [sp, #72]
  404954:	mov	w2, w1
  404958:	mov	x1, x0
  40495c:	mov	x0, x3
  404960:	bl	402b40 <warnx@plt>
  404964:	ldr	w0, [sp, #64]
  404968:	and	w0, w0, #0xf000
  40496c:	cmp	w0, #0x8, lsl #12
  404970:	b.ne	4049b8 <ferror@plt+0x1d48>  // b.any
  404974:	ldr	x0, [sp, #112]
  404978:	lsl	x1, x0, #9
  40497c:	ldr	x0, [sp, #96]
  404980:	cmp	x1, x0
  404984:	b.ge	4049b0 <ferror@plt+0x1d40>  // b.tcont
  404988:	adrp	x0, 409000 <ferror@plt+0x6390>
  40498c:	add	x0, x0, #0xdf8
  404990:	bl	402c10 <gettext@plt>
  404994:	mov	x2, x0
  404998:	ldr	x0, [sp, #16]
  40499c:	ldr	x0, [x0]
  4049a0:	mov	x1, x0
  4049a4:	mov	x0, x2
  4049a8:	bl	402b40 <warnx@plt>
  4049ac:	b	404cc0 <ferror@plt+0x2050>
  4049b0:	ldr	x0, [sp, #96]
  4049b4:	str	x0, [sp, #32]
  4049b8:	ldr	w0, [sp, #64]
  4049bc:	and	w0, w0, #0xf000
  4049c0:	cmp	w0, #0x6, lsl #12
  4049c4:	b.ne	404a08 <ferror@plt+0x1d98>  // b.any
  4049c8:	add	x0, sp, #0x20
  4049cc:	mov	x1, x0
  4049d0:	ldr	w0, [sp, #196]
  4049d4:	bl	406600 <ferror@plt+0x3990>
  4049d8:	cmp	w0, #0x0
  4049dc:	b.eq	404a08 <ferror@plt+0x1d98>  // b.none
  4049e0:	adrp	x0, 409000 <ferror@plt+0x6390>
  4049e4:	add	x0, x0, #0xe28
  4049e8:	bl	402c10 <gettext@plt>
  4049ec:	mov	x2, x0
  4049f0:	ldr	x0, [sp, #16]
  4049f4:	ldr	x0, [x0]
  4049f8:	mov	x1, x0
  4049fc:	mov	x0, x2
  404a00:	bl	402b40 <warnx@plt>
  404a04:	b	404cc0 <ferror@plt+0x2050>
  404a08:	ldr	x0, [sp, #16]
  404a0c:	add	x1, x0, #0x18
  404a10:	add	x0, sp, #0x2c
  404a14:	mov	x2, x1
  404a18:	mov	x1, x0
  404a1c:	ldr	w0, [sp, #196]
  404a20:	bl	404314 <ferror@plt+0x16a4>
  404a24:	str	x0, [sp, #200]
  404a28:	ldr	x0, [sp, #200]
  404a2c:	cmp	x0, #0x0
  404a30:	b.ne	404a5c <ferror@plt+0x1dec>  // b.any
  404a34:	adrp	x0, 409000 <ferror@plt+0x6390>
  404a38:	add	x0, x0, #0xe40
  404a3c:	bl	402c10 <gettext@plt>
  404a40:	mov	x2, x0
  404a44:	ldr	x0, [sp, #16]
  404a48:	ldr	x0, [x0]
  404a4c:	mov	x1, x0
  404a50:	mov	x0, x2
  404a54:	bl	402b40 <warnx@plt>
  404a58:	b	404cc0 <ferror@plt+0x2050>
  404a5c:	ldr	x0, [sp, #24]
  404a60:	ldrb	w0, [x0, #72]
  404a64:	and	w0, w0, #0x40
  404a68:	and	w0, w0, #0xff
  404a6c:	cmp	w0, #0x0
  404a70:	b.eq	404ad8 <ferror@plt+0x1e68>  // b.none
  404a74:	adrp	x0, 409000 <ferror@plt+0x6390>
  404a78:	add	x0, x0, #0xe60
  404a7c:	bl	402c10 <gettext@plt>
  404a80:	mov	x4, x0
  404a84:	ldr	x0, [sp, #16]
  404a88:	ldr	x1, [x0]
  404a8c:	ldr	x0, [sp, #16]
  404a90:	ldr	w2, [x0, #24]
  404a94:	ldr	w0, [sp, #44]
  404a98:	cmp	w0, #0x1
  404a9c:	b.eq	404ac4 <ferror@plt+0x1e54>  // b.none
  404aa0:	ldr	w0, [sp, #44]
  404aa4:	cmp	w0, #0x2
  404aa8:	b.ne	404ab8 <ferror@plt+0x1e48>  // b.any
  404aac:	adrp	x0, 409000 <ferror@plt+0x6390>
  404ab0:	add	x0, x0, #0xe90
  404ab4:	b	404acc <ferror@plt+0x1e5c>
  404ab8:	adrp	x0, 409000 <ferror@plt+0x6390>
  404abc:	add	x0, x0, #0xe98
  404ac0:	b	404acc <ferror@plt+0x1e5c>
  404ac4:	adrp	x0, 409000 <ferror@plt+0x6390>
  404ac8:	add	x0, x0, #0xea0
  404acc:	mov	x3, x0
  404ad0:	mov	x0, x4
  404ad4:	bl	402b40 <warnx@plt>
  404ad8:	ldr	w0, [sp, #44]
  404adc:	cmp	w0, #0x1
  404ae0:	b.ne	404c5c <ferror@plt+0x1fec>  // b.any
  404ae4:	ldr	x0, [sp, #16]
  404ae8:	ldr	w0, [x0, #24]
  404aec:	cmp	w0, #0x0
  404af0:	b.eq	404c5c <ferror@plt+0x1fec>  // b.none
  404af4:	ldr	x1, [sp, #200]
  404af8:	ldr	x0, [sp, #16]
  404afc:	bl	404478 <ferror@plt+0x1808>
  404b00:	str	x0, [sp, #184]
  404b04:	bl	402890 <getpagesize@plt>
  404b08:	str	w0, [sp, #180]
  404b0c:	ldr	x0, [sp, #24]
  404b10:	ldrb	w0, [x0, #72]
  404b14:	and	w0, w0, #0x40
  404b18:	and	w0, w0, #0xff
  404b1c:	cmp	w0, #0x0
  404b20:	b.eq	404b5c <ferror@plt+0x1eec>  // b.none
  404b24:	adrp	x0, 409000 <ferror@plt+0x6390>
  404b28:	add	x0, x0, #0xea8
  404b2c:	bl	402c10 <gettext@plt>
  404b30:	mov	x5, x0
  404b34:	ldr	x0, [sp, #16]
  404b38:	ldr	x1, [x0]
  404b3c:	ldr	x0, [sp, #16]
  404b40:	ldr	w0, [x0, #24]
  404b44:	ldr	x2, [sp, #32]
  404b48:	mov	x4, x2
  404b4c:	ldr	x3, [sp, #184]
  404b50:	mov	w2, w0
  404b54:	mov	x0, x5
  404b58:	bl	402b40 <warnx@plt>
  404b5c:	ldr	x0, [sp, #32]
  404b60:	ldr	x1, [sp, #184]
  404b64:	cmp	x1, x0
  404b68:	b.ls	404bb0 <ferror@plt+0x1f40>  // b.plast
  404b6c:	ldr	x0, [sp, #24]
  404b70:	ldrb	w0, [x0, #72]
  404b74:	and	w0, w0, #0x40
  404b78:	and	w0, w0, #0xff
  404b7c:	cmp	w0, #0x0
  404b80:	b.eq	404ca0 <ferror@plt+0x2030>  // b.none
  404b84:	adrp	x0, 409000 <ferror@plt+0x6390>
  404b88:	add	x0, x0, #0xed8
  404b8c:	bl	402c10 <gettext@plt>
  404b90:	mov	x3, x0
  404b94:	ldr	x0, [sp, #16]
  404b98:	ldr	x0, [x0]
  404b9c:	ldr	x2, [sp, #184]
  404ba0:	mov	x1, x0
  404ba4:	mov	x0, x3
  404ba8:	bl	402b40 <warnx@plt>
  404bac:	b	404ca0 <ferror@plt+0x2030>
  404bb0:	ldr	w0, [sp, #180]
  404bb4:	cmp	w0, #0x0
  404bb8:	b.lt	404bd0 <ferror@plt+0x1f60>  // b.tstop
  404bbc:	ldr	x0, [sp, #16]
  404bc0:	ldr	w1, [x0, #24]
  404bc4:	ldr	w0, [sp, #180]
  404bc8:	cmp	w1, w0
  404bcc:	b.eq	404ca0 <ferror@plt+0x2030>  // b.none
  404bd0:	ldr	x0, [sp, #24]
  404bd4:	ldrb	w0, [x0, #72]
  404bd8:	and	w0, w0, #0x4
  404bdc:	and	w0, w0, #0xff
  404be0:	cmp	w0, #0x0
  404be4:	b.eq	404c34 <ferror@plt+0x1fc4>  // b.none
  404be8:	ldr	x1, [sp, #200]
  404bec:	ldr	x0, [sp, #16]
  404bf0:	bl	404568 <ferror@plt+0x18f8>
  404bf4:	adrp	x0, 409000 <ferror@plt+0x6390>
  404bf8:	add	x0, x0, #0xf18
  404bfc:	bl	402c10 <gettext@plt>
  404c00:	mov	x2, x0
  404c04:	ldr	x0, [sp, #16]
  404c08:	ldr	x0, [x0]
  404c0c:	mov	x1, x0
  404c10:	mov	x0, x2
  404c14:	bl	402b40 <warnx@plt>
  404c18:	ldr	x0, [sp, #16]
  404c1c:	bl	403cf8 <ferror@plt+0x1088>
  404c20:	str	w0, [sp, #176]
  404c24:	ldr	w0, [sp, #176]
  404c28:	cmp	w0, #0x0
  404c2c:	b.ge	404ca0 <ferror@plt+0x2030>  // b.tcont
  404c30:	b	404cc0 <ferror@plt+0x2050>
  404c34:	adrp	x0, 409000 <ferror@plt+0x6390>
  404c38:	add	x0, x0, #0xf48
  404c3c:	bl	402c10 <gettext@plt>
  404c40:	mov	x2, x0
  404c44:	ldr	x0, [sp, #16]
  404c48:	ldr	x0, [x0]
  404c4c:	mov	x1, x0
  404c50:	mov	x0, x2
  404c54:	bl	402b40 <warnx@plt>
  404c58:	b	404ca0 <ferror@plt+0x2030>
  404c5c:	ldr	w0, [sp, #44]
  404c60:	cmp	w0, #0x2
  404c64:	b.ne	404ca4 <ferror@plt+0x2034>  // b.any
  404c68:	adrp	x0, 409000 <ferror@plt+0x6390>
  404c6c:	add	x0, x0, #0xf98
  404c70:	bl	402c10 <gettext@plt>
  404c74:	mov	x2, x0
  404c78:	ldr	x0, [sp, #16]
  404c7c:	ldr	x0, [x0]
  404c80:	mov	x1, x0
  404c84:	mov	x0, x2
  404c88:	bl	402b40 <warnx@plt>
  404c8c:	ldr	x0, [sp, #16]
  404c90:	bl	404004 <ferror@plt+0x1394>
  404c94:	cmp	w0, #0x0
  404c98:	b.lt	404cbc <ferror@plt+0x204c>  // b.tstop
  404c9c:	b	404ca4 <ferror@plt+0x2034>
  404ca0:	nop
  404ca4:	ldr	x0, [sp, #200]
  404ca8:	bl	402a30 <free@plt>
  404cac:	ldr	w0, [sp, #196]
  404cb0:	bl	4028d0 <close@plt>
  404cb4:	mov	w0, #0x0                   	// #0
  404cb8:	b	404ce0 <ferror@plt+0x2070>
  404cbc:	nop
  404cc0:	ldr	w0, [sp, #196]
  404cc4:	cmn	w0, #0x1
  404cc8:	b.eq	404cd4 <ferror@plt+0x2064>  // b.none
  404ccc:	ldr	w0, [sp, #196]
  404cd0:	bl	4028d0 <close@plt>
  404cd4:	ldr	x0, [sp, #200]
  404cd8:	bl	402a30 <free@plt>
  404cdc:	mov	w0, #0xffffffff            	// #-1
  404ce0:	ldp	x29, x30, [sp], #208
  404ce4:	ret
  404ce8:	stp	x29, x30, [sp, #-96]!
  404cec:	mov	x29, sp
  404cf0:	str	x0, [sp, #40]
  404cf4:	str	x1, [sp, #32]
  404cf8:	str	x2, [sp, #24]
  404cfc:	str	w3, [sp, #20]
  404d00:	stp	xzr, xzr, [sp, #48]
  404d04:	stp	xzr, xzr, [sp, #64]
  404d08:	str	wzr, [sp, #92]
  404d0c:	ldr	x0, [sp, #40]
  404d10:	cmp	x0, #0x0
  404d14:	b.ne	404d38 <ferror@plt+0x20c8>  // b.any
  404d18:	adrp	x0, 40a000 <ferror@plt+0x7390>
  404d1c:	add	x3, x0, #0xba0
  404d20:	mov	w2, #0x273                 	// #627
  404d24:	adrp	x0, 409000 <ferror@plt+0x6390>
  404d28:	add	x1, x0, #0xa00
  404d2c:	adrp	x0, 409000 <ferror@plt+0x6390>
  404d30:	add	x0, x0, #0xd78
  404d34:	bl	402be0 <__assert_fail@plt>
  404d38:	ldr	x0, [sp, #32]
  404d3c:	cmp	x0, #0x0
  404d40:	b.ne	404d64 <ferror@plt+0x20f4>  // b.any
  404d44:	adrp	x0, 40a000 <ferror@plt+0x7390>
  404d48:	add	x3, x0, #0xba0
  404d4c:	mov	w2, #0x274                 	// #628
  404d50:	adrp	x0, 409000 <ferror@plt+0x6390>
  404d54:	add	x1, x0, #0xa00
  404d58:	adrp	x0, 409000 <ferror@plt+0x6390>
  404d5c:	add	x0, x0, #0xfe0
  404d60:	bl	402be0 <__assert_fail@plt>
  404d64:	ldr	w0, [sp, #20]
  404d68:	cmp	w0, #0x0
  404d6c:	b.ne	404da4 <ferror@plt+0x2134>  // b.any
  404d70:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  404d74:	add	x0, x0, #0x4c0
  404d78:	ldr	x0, [x0]
  404d7c:	mov	x1, x0
  404d80:	ldr	x0, [sp, #24]
  404d84:	bl	4027d0 <mnt_resolve_spec@plt>
  404d88:	str	x0, [sp, #48]
  404d8c:	ldr	x0, [sp, #48]
  404d90:	cmp	x0, #0x0
  404d94:	b.ne	404dac <ferror@plt+0x213c>  // b.any
  404d98:	ldr	x0, [sp, #24]
  404d9c:	bl	40605c <ferror@plt+0x33ec>
  404da0:	b	404ef4 <ferror@plt+0x2284>
  404da4:	ldr	x0, [sp, #24]
  404da8:	str	x0, [sp, #48]
  404dac:	ldr	x0, [sp, #32]
  404db0:	ldr	w0, [x0, #4]
  404db4:	str	w0, [sp, #88]
  404db8:	add	x0, sp, #0x30
  404dbc:	mov	x1, x0
  404dc0:	ldr	x0, [sp, #40]
  404dc4:	bl	404780 <ferror@plt+0x1b10>
  404dc8:	cmp	w0, #0x0
  404dcc:	b.eq	404dd8 <ferror@plt+0x2168>  // b.none
  404dd0:	mov	w0, #0xffffffff            	// #-1
  404dd4:	b	404ef4 <ferror@plt+0x2284>
  404dd8:	ldr	w0, [sp, #88]
  404ddc:	cmp	w0, #0x0
  404de0:	b.lt	404e0c <ferror@plt+0x219c>  // b.tstop
  404de4:	ldr	w1, [sp, #88]
  404de8:	mov	w0, #0x7fff                	// #32767
  404dec:	cmp	w1, w0
  404df0:	b.le	404dfc <ferror@plt+0x218c>
  404df4:	mov	w0, #0x7fff                	// #32767
  404df8:	str	w0, [sp, #88]
  404dfc:	ldr	w0, [sp, #88]
  404e00:	and	w0, w0, #0xffff
  404e04:	orr	w0, w0, #0x8000
  404e08:	str	w0, [sp, #92]
  404e0c:	ldr	x0, [sp, #32]
  404e10:	ldr	w0, [x0]
  404e14:	cmp	w0, #0x0
  404e18:	b.eq	404e7c <ferror@plt+0x220c>  // b.none
  404e1c:	ldr	x0, [sp, #32]
  404e20:	ldr	w0, [x0]
  404e24:	and	w0, w0, #0xfff8ffff
  404e28:	cmp	w0, #0x0
  404e2c:	b.ne	404e7c <ferror@plt+0x220c>  // b.any
  404e30:	ldr	x0, [sp, #32]
  404e34:	ldr	w0, [x0]
  404e38:	and	w0, w0, #0x20000
  404e3c:	cmp	w0, #0x0
  404e40:	b.eq	404e68 <ferror@plt+0x21f8>  // b.none
  404e44:	ldr	x0, [sp, #32]
  404e48:	ldr	w0, [x0]
  404e4c:	and	w0, w0, #0x40000
  404e50:	cmp	w0, #0x0
  404e54:	b.eq	404e68 <ferror@plt+0x21f8>  // b.none
  404e58:	ldr	w0, [sp, #92]
  404e5c:	orr	w0, w0, #0x10000
  404e60:	str	w0, [sp, #92]
  404e64:	b	404e7c <ferror@plt+0x220c>
  404e68:	ldr	x0, [sp, #32]
  404e6c:	ldr	w0, [x0]
  404e70:	ldr	w1, [sp, #92]
  404e74:	orr	w0, w1, w0
  404e78:	str	w0, [sp, #92]
  404e7c:	ldr	x0, [sp, #40]
  404e80:	ldrb	w0, [x0, #72]
  404e84:	and	w0, w0, #0x40
  404e88:	and	w0, w0, #0xff
  404e8c:	cmp	w0, #0x0
  404e90:	b.eq	404eb4 <ferror@plt+0x2244>  // b.none
  404e94:	adrp	x0, 409000 <ferror@plt+0x6390>
  404e98:	add	x0, x0, #0xfe8
  404e9c:	bl	402c10 <gettext@plt>
  404ea0:	mov	x2, x0
  404ea4:	ldr	x0, [sp, #48]
  404ea8:	mov	x1, x0
  404eac:	mov	x0, x2
  404eb0:	bl	402bc0 <printf@plt>
  404eb4:	ldr	x0, [sp, #48]
  404eb8:	ldr	w1, [sp, #92]
  404ebc:	bl	402b20 <swapon@plt>
  404ec0:	str	w0, [sp, #84]
  404ec4:	ldr	w0, [sp, #84]
  404ec8:	cmp	w0, #0x0
  404ecc:	b.ge	404ef0 <ferror@plt+0x2280>  // b.tcont
  404ed0:	adrp	x0, 409000 <ferror@plt+0x6390>
  404ed4:	add	x0, x0, #0xff8
  404ed8:	bl	402c10 <gettext@plt>
  404edc:	mov	x2, x0
  404ee0:	ldr	x0, [sp, #48]
  404ee4:	mov	x1, x0
  404ee8:	mov	x0, x2
  404eec:	bl	4029b0 <warn@plt>
  404ef0:	ldr	w0, [sp, #84]
  404ef4:	ldp	x29, x30, [sp], #96
  404ef8:	ret
  404efc:	stp	x29, x30, [sp, #-48]!
  404f00:	mov	x29, sp
  404f04:	str	x0, [sp, #24]
  404f08:	str	x1, [sp, #16]
  404f0c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  404f10:	add	x0, x0, #0x4c0
  404f14:	ldr	x0, [x0]
  404f18:	mov	x2, x0
  404f1c:	ldr	x1, [sp, #16]
  404f20:	adrp	x0, 409000 <ferror@plt+0x6390>
  404f24:	add	x0, x0, #0x9e8
  404f28:	bl	402ad0 <mnt_resolve_tag@plt>
  404f2c:	str	x0, [sp, #40]
  404f30:	ldr	x0, [sp, #40]
  404f34:	cmp	x0, #0x0
  404f38:	b.eq	404f5c <ferror@plt+0x22ec>  // b.none
  404f3c:	ldr	x0, [sp, #24]
  404f40:	add	x0, x0, #0x3c
  404f44:	mov	w3, #0x1                   	// #1
  404f48:	ldr	x2, [sp, #40]
  404f4c:	mov	x1, x0
  404f50:	ldr	x0, [sp, #24]
  404f54:	bl	404ce8 <ferror@plt+0x2078>
  404f58:	b	404f64 <ferror@plt+0x22f4>
  404f5c:	ldr	x0, [sp, #16]
  404f60:	bl	40605c <ferror@plt+0x33ec>
  404f64:	ldp	x29, x30, [sp], #48
  404f68:	ret
  404f6c:	stp	x29, x30, [sp, #-48]!
  404f70:	mov	x29, sp
  404f74:	str	x0, [sp, #24]
  404f78:	str	x1, [sp, #16]
  404f7c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  404f80:	add	x0, x0, #0x4c0
  404f84:	ldr	x0, [x0]
  404f88:	mov	x2, x0
  404f8c:	ldr	x1, [sp, #16]
  404f90:	adrp	x0, 409000 <ferror@plt+0x6390>
  404f94:	add	x0, x0, #0x9d0
  404f98:	bl	402ad0 <mnt_resolve_tag@plt>
  404f9c:	str	x0, [sp, #40]
  404fa0:	ldr	x0, [sp, #40]
  404fa4:	cmp	x0, #0x0
  404fa8:	b.eq	404fcc <ferror@plt+0x235c>  // b.none
  404fac:	ldr	x0, [sp, #24]
  404fb0:	add	x0, x0, #0x3c
  404fb4:	mov	w3, #0x1                   	// #1
  404fb8:	ldr	x2, [sp, #40]
  404fbc:	mov	x1, x0
  404fc0:	ldr	x0, [sp, #24]
  404fc4:	bl	404ce8 <ferror@plt+0x2078>
  404fc8:	b	404fd4 <ferror@plt+0x2364>
  404fcc:	ldr	x0, [sp, #16]
  404fd0:	bl	40605c <ferror@plt+0x33ec>
  404fd4:	ldp	x29, x30, [sp], #48
  404fd8:	ret
  404fdc:	stp	x29, x30, [sp, #-48]!
  404fe0:	mov	x29, sp
  404fe4:	str	x0, [sp, #24]
  404fe8:	str	x1, [sp, #16]
  404fec:	str	xzr, [sp, #40]
  404ff0:	str	xzr, [sp, #32]
  404ff4:	ldr	x0, [sp, #24]
  404ff8:	cmp	x0, #0x0
  404ffc:	b.ne	405020 <ferror@plt+0x23b0>  // b.any
  405000:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405004:	add	x3, x0, #0xbb0
  405008:	mov	w2, #0x2b9                 	// #697
  40500c:	adrp	x0, 409000 <ferror@plt+0x6390>
  405010:	add	x1, x0, #0xa00
  405014:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405018:	add	x0, x0, #0x10
  40501c:	bl	402be0 <__assert_fail@plt>
  405020:	ldr	x0, [sp, #16]
  405024:	cmp	x0, #0x0
  405028:	b.ne	40504c <ferror@plt+0x23dc>  // b.any
  40502c:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405030:	add	x3, x0, #0xbb0
  405034:	mov	w2, #0x2ba                 	// #698
  405038:	adrp	x0, 409000 <ferror@plt+0x6390>
  40503c:	add	x1, x0, #0xa00
  405040:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405044:	add	x0, x0, #0x18
  405048:	bl	402be0 <__assert_fail@plt>
  40504c:	mov	x3, #0x0                   	// #0
  405050:	mov	x2, #0x0                   	// #0
  405054:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405058:	add	x1, x0, #0x20
  40505c:	ldr	x0, [sp, #16]
  405060:	bl	402a40 <mnt_optstr_get_option@plt>
  405064:	cmp	w0, #0x0
  405068:	b.ne	405078 <ferror@plt+0x2408>  // b.any
  40506c:	ldr	x0, [sp, #24]
  405070:	mov	w1, #0x1                   	// #1
  405074:	str	w1, [x0, #8]
  405078:	add	x1, sp, #0x20
  40507c:	add	x0, sp, #0x28
  405080:	mov	x3, x1
  405084:	mov	x2, x0
  405088:	adrp	x0, 40a000 <ferror@plt+0x7390>
  40508c:	add	x1, x0, #0x28
  405090:	ldr	x0, [sp, #16]
  405094:	bl	402a40 <mnt_optstr_get_option@plt>
  405098:	cmp	w0, #0x0
  40509c:	b.ne	405130 <ferror@plt+0x24c0>  // b.any
  4050a0:	ldr	x0, [sp, #24]
  4050a4:	ldr	w0, [x0]
  4050a8:	orr	w1, w0, #0x10000
  4050ac:	ldr	x0, [sp, #24]
  4050b0:	str	w1, [x0]
  4050b4:	ldr	x0, [sp, #40]
  4050b8:	cmp	x0, #0x0
  4050bc:	b.eq	405130 <ferror@plt+0x24c0>  // b.none
  4050c0:	ldr	x3, [sp, #40]
  4050c4:	ldr	x0, [sp, #32]
  4050c8:	mov	x2, x0
  4050cc:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4050d0:	add	x1, x0, #0x30
  4050d4:	mov	x0, x3
  4050d8:	bl	4027f0 <strncmp@plt>
  4050dc:	cmp	w0, #0x0
  4050e0:	b.ne	4050f8 <ferror@plt+0x2488>  // b.any
  4050e4:	ldr	x0, [sp, #24]
  4050e8:	ldr	w0, [x0]
  4050ec:	orr	w1, w0, #0x20000
  4050f0:	ldr	x0, [sp, #24]
  4050f4:	str	w1, [x0]
  4050f8:	ldr	x3, [sp, #40]
  4050fc:	ldr	x0, [sp, #32]
  405100:	mov	x2, x0
  405104:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405108:	add	x1, x0, #0x38
  40510c:	mov	x0, x3
  405110:	bl	4027f0 <strncmp@plt>
  405114:	cmp	w0, #0x0
  405118:	b.ne	405130 <ferror@plt+0x24c0>  // b.any
  40511c:	ldr	x0, [sp, #24]
  405120:	ldr	w0, [x0]
  405124:	orr	w1, w0, #0x40000
  405128:	ldr	x0, [sp, #24]
  40512c:	str	w1, [x0]
  405130:	str	xzr, [sp, #40]
  405134:	add	x0, sp, #0x28
  405138:	mov	x3, #0x0                   	// #0
  40513c:	mov	x2, x0
  405140:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405144:	add	x1, x0, #0x40
  405148:	ldr	x0, [sp, #16]
  40514c:	bl	402a40 <mnt_optstr_get_option@plt>
  405150:	cmp	w0, #0x0
  405154:	b.ne	405178 <ferror@plt+0x2508>  // b.any
  405158:	ldr	x0, [sp, #40]
  40515c:	cmp	x0, #0x0
  405160:	b.eq	405178 <ferror@plt+0x2508>  // b.none
  405164:	ldr	x0, [sp, #40]
  405168:	bl	402790 <atoi@plt>
  40516c:	mov	w1, w0
  405170:	ldr	x0, [sp, #24]
  405174:	str	w1, [x0, #4]
  405178:	mov	w0, #0x0                   	// #0
  40517c:	ldp	x29, x30, [sp], #48
  405180:	ret
  405184:	stp	x29, x30, [sp, #-112]!
  405188:	mov	x29, sp
  40518c:	str	x19, [sp, #16]
  405190:	str	x0, [sp, #40]
  405194:	bl	405e14 <ferror@plt+0x31a4>
  405198:	str	x0, [sp, #96]
  40519c:	str	wzr, [sp, #108]
  4051a0:	ldr	x0, [sp, #96]
  4051a4:	cmp	x0, #0x0
  4051a8:	b.ne	4051d0 <ferror@plt+0x2560>  // b.any
  4051ac:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4051b0:	add	x0, x0, #0x48
  4051b4:	bl	402c10 <gettext@plt>
  4051b8:	mov	x19, x0
  4051bc:	bl	402ae0 <mnt_get_fstab_path@plt>
  4051c0:	mov	x2, x0
  4051c4:	mov	x1, x19
  4051c8:	mov	w0, #0x1                   	// #1
  4051cc:	bl	402c40 <err@plt>
  4051d0:	mov	w0, #0x0                   	// #0
  4051d4:	bl	402710 <mnt_new_iter@plt>
  4051d8:	str	x0, [sp, #88]
  4051dc:	ldr	x0, [sp, #88]
  4051e0:	cmp	x0, #0x0
  4051e4:	b.ne	4053dc <ferror@plt+0x276c>  // b.any
  4051e8:	adrp	x0, 409000 <ferror@plt+0x6390>
  4051ec:	add	x0, x0, #0xae8
  4051f0:	bl	402c10 <gettext@plt>
  4051f4:	mov	x1, x0
  4051f8:	mov	w0, #0x1                   	// #1
  4051fc:	bl	402c40 <err@plt>
  405200:	ldr	x4, [sp, #64]
  405204:	mov	x3, #0x0                   	// #0
  405208:	mov	x2, #0x0                   	// #0
  40520c:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405210:	add	x1, x0, #0x60
  405214:	mov	x0, x4
  405218:	bl	402a00 <mnt_fs_get_option@plt>
  40521c:	cmp	w0, #0x0
  405220:	b.ne	405264 <ferror@plt+0x25f4>  // b.any
  405224:	ldr	x0, [sp, #40]
  405228:	ldrb	w0, [x0, #72]
  40522c:	and	w0, w0, #0x40
  405230:	and	w0, w0, #0xff
  405234:	cmp	w0, #0x0
  405238:	b.eq	4053c0 <ferror@plt+0x2750>  // b.none
  40523c:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405240:	add	x0, x0, #0x68
  405244:	bl	402c10 <gettext@plt>
  405248:	mov	x19, x0
  40524c:	ldr	x0, [sp, #64]
  405250:	bl	402590 <mnt_fs_get_source@plt>
  405254:	mov	x1, x0
  405258:	mov	x0, x19
  40525c:	bl	402b40 <warnx@plt>
  405260:	b	4053c0 <ferror@plt+0x2750>
  405264:	ldr	x0, [sp, #40]
  405268:	add	x1, x0, #0x3c
  40526c:	add	x0, sp, #0x30
  405270:	ldr	x2, [x1]
  405274:	str	x2, [x0]
  405278:	ldr	w1, [x1, #8]
  40527c:	str	w1, [x0, #8]
  405280:	ldr	x0, [sp, #64]
  405284:	bl	402ba0 <mnt_fs_get_options@plt>
  405288:	str	x0, [sp, #80]
  40528c:	ldr	x0, [sp, #80]
  405290:	cmp	x0, #0x0
  405294:	b.eq	4052a4 <ferror@plt+0x2634>  // b.none
  405298:	add	x0, sp, #0x30
  40529c:	ldr	x1, [sp, #80]
  4052a0:	bl	404fdc <ferror@plt+0x236c>
  4052a4:	ldr	x0, [sp, #64]
  4052a8:	bl	402590 <mnt_fs_get_source@plt>
  4052ac:	mov	x2, x0
  4052b0:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4052b4:	add	x0, x0, #0x4c0
  4052b8:	ldr	x0, [x0]
  4052bc:	mov	x1, x0
  4052c0:	mov	x0, x2
  4052c4:	bl	4027d0 <mnt_resolve_spec@plt>
  4052c8:	str	x0, [sp, #72]
  4052cc:	ldr	x0, [sp, #72]
  4052d0:	cmp	x0, #0x0
  4052d4:	b.ne	405304 <ferror@plt+0x2694>  // b.any
  4052d8:	ldr	w0, [sp, #56]
  4052dc:	cmp	w0, #0x0
  4052e0:	b.ne	4053c8 <ferror@plt+0x2758>  // b.any
  4052e4:	ldr	x0, [sp, #64]
  4052e8:	bl	402590 <mnt_fs_get_source@plt>
  4052ec:	bl	40605c <ferror@plt+0x33ec>
  4052f0:	mov	w1, w0
  4052f4:	ldr	w0, [sp, #108]
  4052f8:	orr	w0, w0, w1
  4052fc:	str	w0, [sp, #108]
  405300:	b	4053c8 <ferror@plt+0x2758>
  405304:	ldr	x0, [sp, #72]
  405308:	bl	406010 <ferror@plt+0x33a0>
  40530c:	cmp	w0, #0x0
  405310:	b.eq	405344 <ferror@plt+0x26d4>  // b.none
  405314:	ldr	x0, [sp, #40]
  405318:	ldrb	w0, [x0, #72]
  40531c:	and	w0, w0, #0x40
  405320:	and	w0, w0, #0xff
  405324:	cmp	w0, #0x0
  405328:	b.eq	4053d0 <ferror@plt+0x2760>  // b.none
  40532c:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405330:	add	x0, x0, #0x88
  405334:	bl	402c10 <gettext@plt>
  405338:	ldr	x1, [sp, #72]
  40533c:	bl	402b40 <warnx@plt>
  405340:	b	4053d0 <ferror@plt+0x2760>
  405344:	ldr	w0, [sp, #56]
  405348:	cmp	w0, #0x0
  40534c:	b.eq	405394 <ferror@plt+0x2724>  // b.none
  405350:	mov	w1, #0x4                   	// #4
  405354:	ldr	x0, [sp, #72]
  405358:	bl	402940 <access@plt>
  40535c:	cmp	w0, #0x0
  405360:	b.eq	405394 <ferror@plt+0x2724>  // b.none
  405364:	ldr	x0, [sp, #40]
  405368:	ldrb	w0, [x0, #72]
  40536c:	and	w0, w0, #0x40
  405370:	and	w0, w0, #0xff
  405374:	cmp	w0, #0x0
  405378:	b.eq	4053d8 <ferror@plt+0x2768>  // b.none
  40537c:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405380:	add	x0, x0, #0xa8
  405384:	bl	402c10 <gettext@plt>
  405388:	ldr	x1, [sp, #72]
  40538c:	bl	402b40 <warnx@plt>
  405390:	b	4053d8 <ferror@plt+0x2768>
  405394:	add	x0, sp, #0x30
  405398:	mov	w3, #0x1                   	// #1
  40539c:	ldr	x2, [sp, #72]
  4053a0:	mov	x1, x0
  4053a4:	ldr	x0, [sp, #40]
  4053a8:	bl	404ce8 <ferror@plt+0x2078>
  4053ac:	mov	w1, w0
  4053b0:	ldr	w0, [sp, #108]
  4053b4:	orr	w0, w0, w1
  4053b8:	str	w0, [sp, #108]
  4053bc:	b	4053dc <ferror@plt+0x276c>
  4053c0:	nop
  4053c4:	b	4053dc <ferror@plt+0x276c>
  4053c8:	nop
  4053cc:	b	4053dc <ferror@plt+0x276c>
  4053d0:	nop
  4053d4:	b	4053dc <ferror@plt+0x276c>
  4053d8:	nop
  4053dc:	add	x0, sp, #0x40
  4053e0:	mov	x4, x0
  4053e4:	mov	x3, #0x0                   	// #0
  4053e8:	adrp	x0, 405000 <ferror@plt+0x2390>
  4053ec:	add	x2, x0, #0xfd0
  4053f0:	ldr	x1, [sp, #88]
  4053f4:	ldr	x0, [sp, #96]
  4053f8:	bl	402a60 <mnt_table_find_next_fs@plt>
  4053fc:	cmp	w0, #0x0
  405400:	b.eq	405200 <ferror@plt+0x2590>  // b.none
  405404:	ldr	x0, [sp, #88]
  405408:	bl	402a10 <mnt_free_iter@plt>
  40540c:	ldr	w0, [sp, #108]
  405410:	ldr	x19, [sp, #16]
  405414:	ldp	x29, x30, [sp], #112
  405418:	ret
  40541c:	stp	x29, x30, [sp, #-48]!
  405420:	mov	x29, sp
  405424:	str	x19, [sp, #16]
  405428:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  40542c:	add	x0, x0, #0x4a8
  405430:	ldr	x0, [x0]
  405434:	str	x0, [sp, #32]
  405438:	adrp	x0, 40a000 <ferror@plt+0x7390>
  40543c:	add	x0, x0, #0xc8
  405440:	bl	402c10 <gettext@plt>
  405444:	ldr	x1, [sp, #32]
  405448:	bl	4025e0 <fputs@plt>
  40544c:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405450:	add	x0, x0, #0xd8
  405454:	bl	402c10 <gettext@plt>
  405458:	mov	x1, x0
  40545c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405460:	add	x0, x0, #0x4b0
  405464:	ldr	x0, [x0]
  405468:	mov	x2, x0
  40546c:	ldr	x0, [sp, #32]
  405470:	bl	402c20 <fprintf@plt>
  405474:	ldr	x1, [sp, #32]
  405478:	mov	w0, #0xa                   	// #10
  40547c:	bl	4026f0 <fputc@plt>
  405480:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405484:	add	x0, x0, #0xf0
  405488:	bl	402c10 <gettext@plt>
  40548c:	ldr	x1, [sp, #32]
  405490:	bl	4025e0 <fputs@plt>
  405494:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405498:	add	x0, x0, #0x128
  40549c:	bl	402c10 <gettext@plt>
  4054a0:	ldr	x1, [sp, #32]
  4054a4:	bl	4025e0 <fputs@plt>
  4054a8:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4054ac:	add	x0, x0, #0x138
  4054b0:	bl	402c10 <gettext@plt>
  4054b4:	ldr	x1, [sp, #32]
  4054b8:	bl	4025e0 <fputs@plt>
  4054bc:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4054c0:	add	x0, x0, #0x178
  4054c4:	bl	402c10 <gettext@plt>
  4054c8:	ldr	x1, [sp, #32]
  4054cc:	bl	4025e0 <fputs@plt>
  4054d0:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4054d4:	add	x0, x0, #0x1c0
  4054d8:	bl	402c10 <gettext@plt>
  4054dc:	ldr	x1, [sp, #32]
  4054e0:	bl	4025e0 <fputs@plt>
  4054e4:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4054e8:	add	x0, x0, #0x208
  4054ec:	bl	402c10 <gettext@plt>
  4054f0:	ldr	x1, [sp, #32]
  4054f4:	bl	4025e0 <fputs@plt>
  4054f8:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4054fc:	add	x0, x0, #0x250
  405500:	bl	402c10 <gettext@plt>
  405504:	ldr	x1, [sp, #32]
  405508:	bl	4025e0 <fputs@plt>
  40550c:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405510:	add	x0, x0, #0x290
  405514:	bl	402c10 <gettext@plt>
  405518:	ldr	x1, [sp, #32]
  40551c:	bl	4025e0 <fputs@plt>
  405520:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405524:	add	x0, x0, #0x2d8
  405528:	bl	402c10 <gettext@plt>
  40552c:	ldr	x1, [sp, #32]
  405530:	bl	4025e0 <fputs@plt>
  405534:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405538:	add	x0, x0, #0x328
  40553c:	bl	402c10 <gettext@plt>
  405540:	ldr	x1, [sp, #32]
  405544:	bl	4025e0 <fputs@plt>
  405548:	adrp	x0, 40a000 <ferror@plt+0x7390>
  40554c:	add	x0, x0, #0x368
  405550:	bl	402c10 <gettext@plt>
  405554:	ldr	x1, [sp, #32]
  405558:	bl	4025e0 <fputs@plt>
  40555c:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405560:	add	x0, x0, #0x3b0
  405564:	bl	402c10 <gettext@plt>
  405568:	ldr	x1, [sp, #32]
  40556c:	bl	4025e0 <fputs@plt>
  405570:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405574:	add	x0, x0, #0x3f8
  405578:	bl	402c10 <gettext@plt>
  40557c:	ldr	x1, [sp, #32]
  405580:	bl	4025e0 <fputs@plt>
  405584:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405588:	add	x0, x0, #0x440
  40558c:	bl	402c10 <gettext@plt>
  405590:	ldr	x1, [sp, #32]
  405594:	bl	4025e0 <fputs@plt>
  405598:	ldr	x1, [sp, #32]
  40559c:	mov	w0, #0xa                   	// #10
  4055a0:	bl	4026f0 <fputc@plt>
  4055a4:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4055a8:	add	x0, x0, #0x468
  4055ac:	bl	402c10 <gettext@plt>
  4055b0:	mov	x19, x0
  4055b4:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4055b8:	add	x0, x0, #0x480
  4055bc:	bl	402c10 <gettext@plt>
  4055c0:	mov	x4, x0
  4055c4:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4055c8:	add	x3, x0, #0x490
  4055cc:	mov	x2, x19
  4055d0:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4055d4:	add	x1, x0, #0x4a0
  4055d8:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4055dc:	add	x0, x0, #0x4b0
  4055e0:	bl	402bc0 <printf@plt>
  4055e4:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4055e8:	add	x0, x0, #0x4c8
  4055ec:	bl	402c10 <gettext@plt>
  4055f0:	ldr	x1, [sp, #32]
  4055f4:	bl	4025e0 <fputs@plt>
  4055f8:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4055fc:	add	x0, x0, #0x698
  405600:	bl	402c10 <gettext@plt>
  405604:	ldr	x1, [sp, #32]
  405608:	bl	4025e0 <fputs@plt>
  40560c:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405610:	add	x0, x0, #0x780
  405614:	bl	402c10 <gettext@plt>
  405618:	ldr	x1, [sp, #32]
  40561c:	bl	4025e0 <fputs@plt>
  405620:	str	xzr, [sp, #40]
  405624:	b	405680 <ferror@plt+0x2a10>
  405628:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  40562c:	add	x1, x0, #0x398
  405630:	ldr	x0, [sp, #40]
  405634:	lsl	x0, x0, #5
  405638:	add	x0, x1, x0
  40563c:	ldr	x19, [x0]
  405640:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405644:	add	x1, x0, #0x398
  405648:	ldr	x0, [sp, #40]
  40564c:	lsl	x0, x0, #5
  405650:	add	x0, x1, x0
  405654:	ldr	x0, [x0, #24]
  405658:	bl	402c10 <gettext@plt>
  40565c:	mov	x3, x0
  405660:	mov	x2, x19
  405664:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405668:	add	x1, x0, #0x7a0
  40566c:	ldr	x0, [sp, #32]
  405670:	bl	402c20 <fprintf@plt>
  405674:	ldr	x0, [sp, #40]
  405678:	add	x0, x0, #0x1
  40567c:	str	x0, [sp, #40]
  405680:	ldr	x0, [sp, #40]
  405684:	cmp	x0, #0x6
  405688:	b.ls	405628 <ferror@plt+0x29b8>  // b.plast
  40568c:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405690:	add	x0, x0, #0x7b0
  405694:	bl	402c10 <gettext@plt>
  405698:	mov	x2, x0
  40569c:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4056a0:	add	x1, x0, #0x7d0
  4056a4:	mov	x0, x2
  4056a8:	bl	402bc0 <printf@plt>
  4056ac:	mov	w0, #0x0                   	// #0
  4056b0:	bl	4025f0 <exit@plt>
  4056b4:	stp	x29, x30, [sp, #-176]!
  4056b8:	mov	x29, sp
  4056bc:	str	x19, [sp, #16]
  4056c0:	str	w0, [sp, #44]
  4056c4:	str	x1, [sp, #32]
  4056c8:	str	wzr, [sp, #172]
  4056cc:	str	xzr, [sp, #152]
  4056d0:	stp	xzr, xzr, [sp, #128]
  4056d4:	str	wzr, [sp, #144]
  4056d8:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4056dc:	add	x1, x0, #0x7e0
  4056e0:	mov	w0, #0x6                   	// #6
  4056e4:	bl	402c60 <setlocale@plt>
  4056e8:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4056ec:	add	x1, x0, #0x7e8
  4056f0:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4056f4:	add	x0, x0, #0x800
  4056f8:	bl	402800 <bindtextdomain@plt>
  4056fc:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405700:	add	x0, x0, #0x800
  405704:	bl	402960 <textdomain@plt>
  405708:	bl	403448 <ferror@plt+0x7d8>
  40570c:	add	x0, sp, #0x30
  405710:	mov	x2, #0x4c                  	// #76
  405714:	mov	w1, #0x0                   	// #0
  405718:	bl	402830 <memset@plt>
  40571c:	mov	w0, #0xffffffff            	// #-1
  405720:	str	w0, [sp, #112]
  405724:	mov	w0, #0x0                   	// #0
  405728:	bl	402970 <mnt_init_debug@plt>
  40572c:	bl	4029e0 <mnt_new_cache@plt>
  405730:	mov	x1, x0
  405734:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405738:	add	x0, x0, #0x4c0
  40573c:	str	x1, [x0]
  405740:	b	405a64 <ferror@plt+0x2df4>
  405744:	add	x0, sp, #0x80
  405748:	mov	x3, x0
  40574c:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405750:	add	x2, x0, #0xe48
  405754:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405758:	add	x1, x0, #0xc48
  40575c:	ldr	w0, [sp, #148]
  405760:	bl	4030a0 <ferror@plt+0x430>
  405764:	ldr	w0, [sp, #148]
  405768:	cmp	w0, #0x84
  40576c:	b.hi	405a28 <ferror@plt+0x2db8>  // b.pmore
  405770:	adrp	x1, 40a000 <ferror@plt+0x7390>
  405774:	add	x1, x1, #0x8c4
  405778:	ldr	w0, [x1, w0, uxtw #2]
  40577c:	adr	x1, 405788 <ferror@plt+0x2b18>
  405780:	add	x0, x1, w0, sxtw #2
  405784:	br	x0
  405788:	ldrb	w0, [sp, #120]
  40578c:	orr	w0, w0, #0x1
  405790:	strb	w0, [sp, #120]
  405794:	b	405a64 <ferror@plt+0x2df4>
  405798:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  40579c:	add	x0, x0, #0x498
  4057a0:	ldr	x0, [x0]
  4057a4:	str	x0, [sp, #152]
  4057a8:	b	405a64 <ferror@plt+0x2df4>
  4057ac:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4057b0:	add	x0, x0, #0x498
  4057b4:	ldr	x19, [x0]
  4057b8:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4057bc:	add	x0, x0, #0x810
  4057c0:	bl	402c10 <gettext@plt>
  4057c4:	mov	x1, x0
  4057c8:	mov	x0, x19
  4057cc:	bl	4076c0 <ferror@plt+0x4a50>
  4057d0:	sxth	w0, w0
  4057d4:	str	w0, [sp, #112]
  4057d8:	b	405a64 <ferror@plt+0x2df4>
  4057dc:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4057e0:	add	x0, x0, #0x498
  4057e4:	ldr	x0, [x0]
  4057e8:	bl	406088 <ferror@plt+0x3418>
  4057ec:	b	405a64 <ferror@plt+0x2df4>
  4057f0:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4057f4:	add	x0, x0, #0x498
  4057f8:	ldr	x0, [x0]
  4057fc:	bl	40617c <ferror@plt+0x350c>
  405800:	b	405a64 <ferror@plt+0x2df4>
  405804:	ldr	w0, [sp, #108]
  405808:	orr	w0, w0, #0x10000
  40580c:	str	w0, [sp, #108]
  405810:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405814:	add	x0, x0, #0x498
  405818:	ldr	x0, [x0]
  40581c:	cmp	x0, #0x0
  405820:	b.eq	405a64 <ferror@plt+0x2df4>  // b.none
  405824:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405828:	add	x0, x0, #0x498
  40582c:	ldr	x0, [x0]
  405830:	ldrsb	w0, [x0]
  405834:	cmp	w0, #0x3d
  405838:	b.ne	405858 <ferror@plt+0x2be8>  // b.any
  40583c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405840:	add	x0, x0, #0x498
  405844:	ldr	x0, [x0]
  405848:	add	x1, x0, #0x1
  40584c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405850:	add	x0, x0, #0x498
  405854:	str	x1, [x0]
  405858:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  40585c:	add	x0, x0, #0x498
  405860:	ldr	x2, [x0]
  405864:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405868:	add	x1, x0, #0x30
  40586c:	mov	x0, x2
  405870:	bl	4029a0 <strcmp@plt>
  405874:	cmp	w0, #0x0
  405878:	b.ne	40588c <ferror@plt+0x2c1c>  // b.any
  40587c:	ldr	w0, [sp, #108]
  405880:	orr	w0, w0, #0x20000
  405884:	str	w0, [sp, #108]
  405888:	b	405a64 <ferror@plt+0x2df4>
  40588c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405890:	add	x0, x0, #0x498
  405894:	ldr	x2, [x0]
  405898:	adrp	x0, 40a000 <ferror@plt+0x7390>
  40589c:	add	x1, x0, #0x38
  4058a0:	mov	x0, x2
  4058a4:	bl	4029a0 <strcmp@plt>
  4058a8:	cmp	w0, #0x0
  4058ac:	b.ne	4058c0 <ferror@plt+0x2c50>  // b.any
  4058b0:	ldr	w0, [sp, #108]
  4058b4:	orr	w0, w0, #0x40000
  4058b8:	str	w0, [sp, #108]
  4058bc:	b	405a64 <ferror@plt+0x2df4>
  4058c0:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4058c4:	add	x0, x0, #0x830
  4058c8:	bl	402c10 <gettext@plt>
  4058cc:	mov	x1, x0
  4058d0:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4058d4:	add	x0, x0, #0x498
  4058d8:	ldr	x0, [x0]
  4058dc:	mov	x2, x0
  4058e0:	mov	w0, #0x1                   	// #1
  4058e4:	bl	402b90 <errx@plt>
  4058e8:	mov	w0, #0x1                   	// #1
  4058ec:	str	w0, [sp, #116]
  4058f0:	b	405a64 <ferror@plt+0x2df4>
  4058f4:	ldrb	w0, [sp, #120]
  4058f8:	orr	w0, w0, #0x4
  4058fc:	strb	w0, [sp, #120]
  405900:	b	405a64 <ferror@plt+0x2df4>
  405904:	bl	403a24 <ferror@plt+0xdb4>
  405908:	str	w0, [sp, #172]
  40590c:	ldr	w0, [sp, #172]
  405910:	b	405d6c <ferror@plt+0x30fc>
  405914:	ldrb	w0, [sp, #120]
  405918:	orr	w0, w0, #0x40
  40591c:	strb	w0, [sp, #120]
  405920:	b	405a64 <ferror@plt+0x2df4>
  405924:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405928:	add	x0, x0, #0x498
  40592c:	ldr	x0, [x0]
  405930:	cmp	x0, #0x0
  405934:	b.eq	405974 <ferror@plt+0x2d04>  // b.none
  405938:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  40593c:	add	x0, x0, #0x498
  405940:	ldr	x4, [x0]
  405944:	add	x1, sp, #0x30
  405948:	adrp	x0, 403000 <ferror@plt+0x390>
  40594c:	add	x3, x0, #0x4d0
  405950:	mov	x2, #0xe                   	// #14
  405954:	mov	x0, x4
  405958:	bl	408714 <ferror@plt+0x5aa4>
  40595c:	str	w0, [sp, #104]
  405960:	ldr	w0, [sp, #104]
  405964:	cmp	w0, #0x0
  405968:	b.ge	405974 <ferror@plt+0x2d04>  // b.tcont
  40596c:	mov	w0, #0x1                   	// #1
  405970:	b	405d6c <ferror@plt+0x30fc>
  405974:	ldrb	w0, [sp, #120]
  405978:	orr	w0, w0, #0x20
  40597c:	strb	w0, [sp, #120]
  405980:	b	405a64 <ferror@plt+0x2df4>
  405984:	str	wzr, [sp, #104]
  405988:	b	4059b0 <ferror@plt+0x2d40>
  40598c:	ldr	w0, [sp, #104]
  405990:	ldr	w2, [sp, #104]
  405994:	sxtw	x0, w0
  405998:	lsl	x0, x0, #2
  40599c:	add	x1, sp, #0x30
  4059a0:	str	w2, [x1, x0]
  4059a4:	ldr	w0, [sp, #104]
  4059a8:	add	w0, w0, #0x1
  4059ac:	str	w0, [sp, #104]
  4059b0:	ldr	w0, [sp, #104]
  4059b4:	cmp	w0, #0x6
  4059b8:	b.ls	40598c <ferror@plt+0x2d1c>  // b.plast
  4059bc:	b	405a64 <ferror@plt+0x2df4>
  4059c0:	ldrb	w0, [sp, #120]
  4059c4:	orr	w0, w0, #0x8
  4059c8:	strb	w0, [sp, #120]
  4059cc:	b	405a64 <ferror@plt+0x2df4>
  4059d0:	ldrb	w0, [sp, #120]
  4059d4:	orr	w0, w0, #0x10
  4059d8:	strb	w0, [sp, #120]
  4059dc:	b	405a64 <ferror@plt+0x2df4>
  4059e0:	ldrb	w0, [sp, #120]
  4059e4:	orr	w0, w0, #0x2
  4059e8:	strb	w0, [sp, #120]
  4059ec:	b	405a64 <ferror@plt+0x2df4>
  4059f0:	bl	40541c <ferror@plt+0x27ac>
  4059f4:	adrp	x0, 40a000 <ferror@plt+0x7390>
  4059f8:	add	x0, x0, #0x850
  4059fc:	bl	402c10 <gettext@plt>
  405a00:	mov	x3, x0
  405a04:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405a08:	add	x0, x0, #0x4b0
  405a0c:	ldr	x1, [x0]
  405a10:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405a14:	add	x2, x0, #0x860
  405a18:	mov	x0, x3
  405a1c:	bl	402bc0 <printf@plt>
  405a20:	mov	w0, #0x0                   	// #0
  405a24:	bl	4025f0 <exit@plt>
  405a28:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405a2c:	add	x0, x0, #0x490
  405a30:	ldr	x19, [x0]
  405a34:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405a38:	add	x0, x0, #0x878
  405a3c:	bl	402c10 <gettext@plt>
  405a40:	mov	x1, x0
  405a44:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405a48:	add	x0, x0, #0x4b0
  405a4c:	ldr	x0, [x0]
  405a50:	mov	x2, x0
  405a54:	mov	x0, x19
  405a58:	bl	402c20 <fprintf@plt>
  405a5c:	mov	w0, #0x1                   	// #1
  405a60:	bl	4025f0 <exit@plt>
  405a64:	mov	x4, #0x0                   	// #0
  405a68:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405a6c:	add	x3, x0, #0xc48
  405a70:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405a74:	add	x2, x0, #0x8a0
  405a78:	ldr	x1, [sp, #32]
  405a7c:	ldr	w0, [sp, #44]
  405a80:	bl	402990 <getopt_long@plt>
  405a84:	str	w0, [sp, #148]
  405a88:	ldr	w0, [sp, #148]
  405a8c:	cmn	w0, #0x1
  405a90:	b.ne	405744 <ferror@plt+0x2ad4>  // b.any
  405a94:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405a98:	add	x0, x0, #0x4a0
  405a9c:	ldr	w0, [x0]
  405aa0:	sxtw	x0, w0
  405aa4:	lsl	x0, x0, #3
  405aa8:	ldr	x1, [sp, #32]
  405aac:	add	x0, x1, x0
  405ab0:	str	x0, [sp, #32]
  405ab4:	ldrb	w0, [sp, #120]
  405ab8:	and	w0, w0, #0x20
  405abc:	and	w0, w0, #0xff
  405ac0:	cmp	w0, #0x0
  405ac4:	b.ne	405b04 <ferror@plt+0x2e94>  // b.any
  405ac8:	ldrb	w0, [sp, #120]
  405acc:	and	w0, w0, #0x1
  405ad0:	and	w0, w0, #0xff
  405ad4:	cmp	w0, #0x0
  405ad8:	b.ne	405bc0 <ferror@plt+0x2f50>  // b.any
  405adc:	bl	40616c <ferror@plt+0x34fc>
  405ae0:	cmp	x0, #0x0
  405ae4:	b.ne	405bc0 <ferror@plt+0x2f50>  // b.any
  405ae8:	bl	406260 <ferror@plt+0x35f0>
  405aec:	cmp	x0, #0x0
  405af0:	b.ne	405bc0 <ferror@plt+0x2f50>  // b.any
  405af4:	ldr	x0, [sp, #32]
  405af8:	ldr	x0, [x0]
  405afc:	cmp	x0, #0x0
  405b00:	b.ne	405bc0 <ferror@plt+0x2f50>  // b.any
  405b04:	ldr	w0, [sp, #104]
  405b08:	cmp	w0, #0x0
  405b0c:	b.ne	405bac <ferror@plt+0x2f3c>  // b.any
  405b10:	ldr	w0, [sp, #104]
  405b14:	add	w1, w0, #0x1
  405b18:	str	w1, [sp, #104]
  405b1c:	sxtw	x0, w0
  405b20:	lsl	x0, x0, #2
  405b24:	add	x1, sp, #0x30
  405b28:	str	wzr, [x1, x0]
  405b2c:	ldr	w0, [sp, #104]
  405b30:	add	w1, w0, #0x1
  405b34:	str	w1, [sp, #104]
  405b38:	sxtw	x0, w0
  405b3c:	lsl	x0, x0, #2
  405b40:	add	x1, sp, #0x30
  405b44:	mov	w2, #0x1                   	// #1
  405b48:	str	w2, [x1, x0]
  405b4c:	ldr	w0, [sp, #104]
  405b50:	add	w1, w0, #0x1
  405b54:	str	w1, [sp, #104]
  405b58:	sxtw	x0, w0
  405b5c:	lsl	x0, x0, #2
  405b60:	add	x1, sp, #0x30
  405b64:	mov	w2, #0x2                   	// #2
  405b68:	str	w2, [x1, x0]
  405b6c:	ldr	w0, [sp, #104]
  405b70:	add	w1, w0, #0x1
  405b74:	str	w1, [sp, #104]
  405b78:	sxtw	x0, w0
  405b7c:	lsl	x0, x0, #2
  405b80:	add	x1, sp, #0x30
  405b84:	mov	w2, #0x3                   	// #3
  405b88:	str	w2, [x1, x0]
  405b8c:	ldr	w0, [sp, #104]
  405b90:	add	w1, w0, #0x1
  405b94:	str	w1, [sp, #104]
  405b98:	sxtw	x0, w0
  405b9c:	lsl	x0, x0, #2
  405ba0:	add	x1, sp, #0x30
  405ba4:	mov	w2, #0x4                   	// #4
  405ba8:	str	w2, [x1, x0]
  405bac:	add	x0, sp, #0x30
  405bb0:	bl	403b54 <ferror@plt+0xee4>
  405bb4:	str	w0, [sp, #172]
  405bb8:	ldr	w0, [sp, #172]
  405bbc:	b	405d6c <ferror@plt+0x30fc>
  405bc0:	ldr	w0, [sp, #116]
  405bc4:	cmp	w0, #0x0
  405bc8:	b.eq	405c2c <ferror@plt+0x2fbc>  // b.none
  405bcc:	ldrb	w0, [sp, #120]
  405bd0:	and	w0, w0, #0x1
  405bd4:	and	w0, w0, #0xff
  405bd8:	cmp	w0, #0x0
  405bdc:	b.ne	405c2c <ferror@plt+0x2fbc>  // b.any
  405be0:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405be4:	add	x0, x0, #0x8b8
  405be8:	bl	402c10 <gettext@plt>
  405bec:	bl	402b40 <warnx@plt>
  405bf0:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405bf4:	add	x0, x0, #0x490
  405bf8:	ldr	x19, [x0]
  405bfc:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405c00:	add	x0, x0, #0x878
  405c04:	bl	402c10 <gettext@plt>
  405c08:	mov	x1, x0
  405c0c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405c10:	add	x0, x0, #0x4b0
  405c14:	ldr	x0, [x0]
  405c18:	mov	x2, x0
  405c1c:	mov	x0, x19
  405c20:	bl	402c20 <fprintf@plt>
  405c24:	mov	w0, #0x1                   	// #1
  405c28:	bl	4025f0 <exit@plt>
  405c2c:	ldrb	w0, [sp, #120]
  405c30:	and	w0, w0, #0x1
  405c34:	and	w0, w0, #0xff
  405c38:	cmp	w0, #0x0
  405c3c:	b.eq	405c58 <ferror@plt+0x2fe8>  // b.none
  405c40:	add	x0, sp, #0x30
  405c44:	bl	405184 <ferror@plt+0x2514>
  405c48:	mov	w1, w0
  405c4c:	ldr	w0, [sp, #172]
  405c50:	orr	w0, w0, w1
  405c54:	str	w0, [sp, #172]
  405c58:	ldr	x0, [sp, #152]
  405c5c:	cmp	x0, #0x0
  405c60:	b.eq	405c74 <ferror@plt+0x3004>  // b.none
  405c64:	add	x0, sp, #0x30
  405c68:	add	x0, x0, #0x3c
  405c6c:	ldr	x1, [sp, #152]
  405c70:	bl	404fdc <ferror@plt+0x236c>
  405c74:	str	xzr, [sp, #160]
  405c78:	b	405cac <ferror@plt+0x303c>
  405c7c:	ldr	x0, [sp, #160]
  405c80:	bl	406120 <ferror@plt+0x34b0>
  405c84:	mov	x1, x0
  405c88:	add	x0, sp, #0x30
  405c8c:	bl	404efc <ferror@plt+0x228c>
  405c90:	mov	w1, w0
  405c94:	ldr	w0, [sp, #172]
  405c98:	orr	w0, w0, w1
  405c9c:	str	w0, [sp, #172]
  405ca0:	ldr	x0, [sp, #160]
  405ca4:	add	x0, x0, #0x1
  405ca8:	str	x0, [sp, #160]
  405cac:	bl	40616c <ferror@plt+0x34fc>
  405cb0:	mov	x1, x0
  405cb4:	ldr	x0, [sp, #160]
  405cb8:	cmp	x0, x1
  405cbc:	b.cc	405c7c <ferror@plt+0x300c>  // b.lo, b.ul, b.last
  405cc0:	str	xzr, [sp, #160]
  405cc4:	b	405cf8 <ferror@plt+0x3088>
  405cc8:	ldr	x0, [sp, #160]
  405ccc:	bl	406214 <ferror@plt+0x35a4>
  405cd0:	mov	x1, x0
  405cd4:	add	x0, sp, #0x30
  405cd8:	bl	404f6c <ferror@plt+0x22fc>
  405cdc:	mov	w1, w0
  405ce0:	ldr	w0, [sp, #172]
  405ce4:	orr	w0, w0, w1
  405ce8:	str	w0, [sp, #172]
  405cec:	ldr	x0, [sp, #160]
  405cf0:	add	x0, x0, #0x1
  405cf4:	str	x0, [sp, #160]
  405cf8:	bl	406260 <ferror@plt+0x35f0>
  405cfc:	mov	x1, x0
  405d00:	ldr	x0, [sp, #160]
  405d04:	cmp	x0, x1
  405d08:	b.cc	405cc8 <ferror@plt+0x3058>  // b.lo, b.ul, b.last
  405d0c:	b	405d44 <ferror@plt+0x30d4>
  405d10:	ldr	x0, [sp, #32]
  405d14:	add	x1, x0, #0x8
  405d18:	str	x1, [sp, #32]
  405d1c:	ldr	x2, [x0]
  405d20:	add	x0, sp, #0x30
  405d24:	add	x1, x0, #0x3c
  405d28:	add	x0, sp, #0x30
  405d2c:	mov	w3, #0x0                   	// #0
  405d30:	bl	404ce8 <ferror@plt+0x2078>
  405d34:	mov	w1, w0
  405d38:	ldr	w0, [sp, #172]
  405d3c:	orr	w0, w0, w1
  405d40:	str	w0, [sp, #172]
  405d44:	ldr	x0, [sp, #32]
  405d48:	ldr	x0, [x0]
  405d4c:	cmp	x0, #0x0
  405d50:	b.ne	405d10 <ferror@plt+0x30a0>  // b.any
  405d54:	bl	405f9c <ferror@plt+0x332c>
  405d58:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405d5c:	add	x0, x0, #0x4c0
  405d60:	ldr	x0, [x0]
  405d64:	bl	402a20 <mnt_unref_cache@plt>
  405d68:	ldr	w0, [sp, #172]
  405d6c:	ldr	x19, [sp, #16]
  405d70:	ldp	x29, x30, [sp], #176
  405d74:	ret
  405d78:	stp	x29, x30, [sp, #-48]!
  405d7c:	mov	x29, sp
  405d80:	str	x0, [sp, #24]
  405d84:	str	x1, [sp, #16]
  405d88:	ldr	x1, [sp, #16]
  405d8c:	ldr	x0, [sp, #24]
  405d90:	bl	402880 <realloc@plt>
  405d94:	str	x0, [sp, #40]
  405d98:	ldr	x0, [sp, #40]
  405d9c:	cmp	x0, #0x0
  405da0:	b.ne	405dc4 <ferror@plt+0x3154>  // b.any
  405da4:	ldr	x0, [sp, #16]
  405da8:	cmp	x0, #0x0
  405dac:	b.eq	405dc4 <ferror@plt+0x3154>  // b.none
  405db0:	ldr	x2, [sp, #16]
  405db4:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405db8:	add	x1, x0, #0xfa0
  405dbc:	mov	w0, #0x1                   	// #1
  405dc0:	bl	402c40 <err@plt>
  405dc4:	ldr	x0, [sp, #40]
  405dc8:	ldp	x29, x30, [sp], #48
  405dcc:	ret
  405dd0:	stp	x29, x30, [sp, #-48]!
  405dd4:	mov	x29, sp
  405dd8:	str	x0, [sp, #40]
  405ddc:	str	x1, [sp, #32]
  405de0:	str	w2, [sp, #28]
  405de4:	ldr	x0, [sp, #32]
  405de8:	cmp	x0, #0x0
  405dec:	b.eq	405e08 <ferror@plt+0x3198>  // b.none
  405df0:	adrp	x0, 40a000 <ferror@plt+0x7390>
  405df4:	add	x0, x0, #0xfc0
  405df8:	bl	402c10 <gettext@plt>
  405dfc:	ldr	w2, [sp, #28]
  405e00:	ldr	x1, [sp, #32]
  405e04:	bl	402b40 <warnx@plt>
  405e08:	mov	w0, #0x1                   	// #1
  405e0c:	ldp	x29, x30, [sp], #48
  405e10:	ret
  405e14:	stp	x29, x30, [sp, #-16]!
  405e18:	mov	x29, sp
  405e1c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405e20:	add	x0, x0, #0x4d0
  405e24:	ldr	x0, [x0]
  405e28:	cmp	x0, #0x0
  405e2c:	b.ne	405ec4 <ferror@plt+0x3254>  // b.any
  405e30:	bl	4027c0 <mnt_new_table@plt>
  405e34:	mov	x1, x0
  405e38:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405e3c:	add	x0, x0, #0x4d0
  405e40:	str	x1, [x0]
  405e44:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405e48:	add	x0, x0, #0x4d0
  405e4c:	ldr	x0, [x0]
  405e50:	cmp	x0, #0x0
  405e54:	b.ne	405e60 <ferror@plt+0x31f0>  // b.any
  405e58:	mov	x0, #0x0                   	// #0
  405e5c:	b	405ed0 <ferror@plt+0x3260>
  405e60:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405e64:	add	x0, x0, #0x4d0
  405e68:	ldr	x2, [x0]
  405e6c:	adrp	x0, 405000 <ferror@plt+0x2390>
  405e70:	add	x1, x0, #0xdd0
  405e74:	mov	x0, x2
  405e78:	bl	402570 <mnt_table_set_parser_errcb@plt>
  405e7c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405e80:	add	x0, x0, #0x4d0
  405e84:	ldr	x2, [x0]
  405e88:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405e8c:	add	x0, x0, #0x4c0
  405e90:	ldr	x0, [x0]
  405e94:	mov	x1, x0
  405e98:	mov	x0, x2
  405e9c:	bl	402a70 <mnt_table_set_cache@plt>
  405ea0:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405ea4:	add	x0, x0, #0x4d0
  405ea8:	ldr	x0, [x0]
  405eac:	mov	x1, #0x0                   	// #0
  405eb0:	bl	402bd0 <mnt_table_parse_fstab@plt>
  405eb4:	cmp	w0, #0x0
  405eb8:	b.eq	405ec4 <ferror@plt+0x3254>  // b.none
  405ebc:	mov	x0, #0x0                   	// #0
  405ec0:	b	405ed0 <ferror@plt+0x3260>
  405ec4:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405ec8:	add	x0, x0, #0x4d0
  405ecc:	ldr	x0, [x0]
  405ed0:	ldp	x29, x30, [sp], #16
  405ed4:	ret
  405ed8:	stp	x29, x30, [sp, #-16]!
  405edc:	mov	x29, sp
  405ee0:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405ee4:	add	x0, x0, #0x4c8
  405ee8:	ldr	x0, [x0]
  405eec:	cmp	x0, #0x0
  405ef0:	b.ne	405f88 <ferror@plt+0x3318>  // b.any
  405ef4:	bl	4027c0 <mnt_new_table@plt>
  405ef8:	mov	x1, x0
  405efc:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405f00:	add	x0, x0, #0x4c8
  405f04:	str	x1, [x0]
  405f08:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405f0c:	add	x0, x0, #0x4c8
  405f10:	ldr	x0, [x0]
  405f14:	cmp	x0, #0x0
  405f18:	b.ne	405f24 <ferror@plt+0x32b4>  // b.any
  405f1c:	mov	x0, #0x0                   	// #0
  405f20:	b	405f94 <ferror@plt+0x3324>
  405f24:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405f28:	add	x0, x0, #0x4c8
  405f2c:	ldr	x2, [x0]
  405f30:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405f34:	add	x0, x0, #0x4c0
  405f38:	ldr	x0, [x0]
  405f3c:	mov	x1, x0
  405f40:	mov	x0, x2
  405f44:	bl	402a70 <mnt_table_set_cache@plt>
  405f48:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405f4c:	add	x0, x0, #0x4c8
  405f50:	ldr	x2, [x0]
  405f54:	adrp	x0, 405000 <ferror@plt+0x2390>
  405f58:	add	x1, x0, #0xdd0
  405f5c:	mov	x0, x2
  405f60:	bl	402570 <mnt_table_set_parser_errcb@plt>
  405f64:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405f68:	add	x0, x0, #0x4c8
  405f6c:	ldr	x0, [x0]
  405f70:	mov	x1, #0x0                   	// #0
  405f74:	bl	402850 <mnt_table_parse_swaps@plt>
  405f78:	cmp	w0, #0x0
  405f7c:	b.eq	405f88 <ferror@plt+0x3318>  // b.none
  405f80:	mov	x0, #0x0                   	// #0
  405f84:	b	405f94 <ferror@plt+0x3324>
  405f88:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405f8c:	add	x0, x0, #0x4c8
  405f90:	ldr	x0, [x0]
  405f94:	ldp	x29, x30, [sp], #16
  405f98:	ret
  405f9c:	stp	x29, x30, [sp, #-16]!
  405fa0:	mov	x29, sp
  405fa4:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405fa8:	add	x0, x0, #0x4c8
  405fac:	ldr	x0, [x0]
  405fb0:	bl	402600 <mnt_unref_table@plt>
  405fb4:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  405fb8:	add	x0, x0, #0x4d0
  405fbc:	ldr	x0, [x0]
  405fc0:	bl	402600 <mnt_unref_table@plt>
  405fc4:	nop
  405fc8:	ldp	x29, x30, [sp], #16
  405fcc:	ret
  405fd0:	stp	x29, x30, [sp, #-32]!
  405fd4:	mov	x29, sp
  405fd8:	str	x0, [sp, #24]
  405fdc:	str	x1, [sp, #16]
  405fe0:	ldr	x0, [sp, #24]
  405fe4:	cmp	x0, #0x0
  405fe8:	b.eq	406004 <ferror@plt+0x3394>  // b.none
  405fec:	ldr	x0, [sp, #24]
  405ff0:	bl	402b70 <mnt_fs_is_swaparea@plt>
  405ff4:	cmp	w0, #0x0
  405ff8:	b.eq	406004 <ferror@plt+0x3394>  // b.none
  405ffc:	mov	w0, #0x1                   	// #1
  406000:	b	406008 <ferror@plt+0x3398>
  406004:	mov	w0, #0x0                   	// #0
  406008:	ldp	x29, x30, [sp], #32
  40600c:	ret
  406010:	stp	x29, x30, [sp, #-48]!
  406014:	mov	x29, sp
  406018:	str	x0, [sp, #24]
  40601c:	bl	405ed8 <ferror@plt+0x3268>
  406020:	str	x0, [sp, #40]
  406024:	ldr	x0, [sp, #40]
  406028:	cmp	x0, #0x0
  40602c:	b.eq	406050 <ferror@plt+0x33e0>  // b.none
  406030:	mov	w2, #0x1                   	// #1
  406034:	ldr	x1, [sp, #24]
  406038:	ldr	x0, [sp, #40]
  40603c:	bl	402690 <mnt_table_find_source@plt>
  406040:	cmp	x0, #0x0
  406044:	b.eq	406050 <ferror@plt+0x33e0>  // b.none
  406048:	mov	w0, #0x1                   	// #1
  40604c:	b	406054 <ferror@plt+0x33e4>
  406050:	mov	w0, #0x0                   	// #0
  406054:	ldp	x29, x30, [sp], #48
  406058:	ret
  40605c:	stp	x29, x30, [sp, #-32]!
  406060:	mov	x29, sp
  406064:	str	x0, [sp, #24]
  406068:	adrp	x0, 40a000 <ferror@plt+0x7390>
  40606c:	add	x0, x0, #0xfe8
  406070:	bl	402c10 <gettext@plt>
  406074:	ldr	x1, [sp, #24]
  406078:	bl	402b40 <warnx@plt>
  40607c:	mov	w0, #0xffffffff            	// #-1
  406080:	ldp	x29, x30, [sp], #32
  406084:	ret
  406088:	stp	x29, x30, [sp, #-32]!
  40608c:	mov	x29, sp
  406090:	str	x0, [sp, #24]
  406094:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  406098:	add	x0, x0, #0x4d8
  40609c:	ldr	x2, [x0]
  4060a0:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4060a4:	add	x0, x0, #0x4e0
  4060a8:	ldr	x0, [x0]
  4060ac:	add	x1, x0, #0x1
  4060b0:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4060b4:	add	x0, x0, #0x4e0
  4060b8:	str	x1, [x0]
  4060bc:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4060c0:	add	x0, x0, #0x4e0
  4060c4:	ldr	x0, [x0]
  4060c8:	lsl	x0, x0, #3
  4060cc:	mov	x1, x0
  4060d0:	mov	x0, x2
  4060d4:	bl	405d78 <ferror@plt+0x3108>
  4060d8:	mov	x1, x0
  4060dc:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4060e0:	add	x0, x0, #0x4d8
  4060e4:	str	x1, [x0]
  4060e8:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4060ec:	add	x0, x0, #0x4d8
  4060f0:	ldr	x1, [x0]
  4060f4:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4060f8:	add	x0, x0, #0x4e0
  4060fc:	ldr	x0, [x0]
  406100:	lsl	x0, x0, #3
  406104:	sub	x0, x0, #0x8
  406108:	add	x0, x1, x0
  40610c:	ldr	x1, [sp, #24]
  406110:	str	x1, [x0]
  406114:	nop
  406118:	ldp	x29, x30, [sp], #32
  40611c:	ret
  406120:	sub	sp, sp, #0x10
  406124:	str	x0, [sp, #8]
  406128:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  40612c:	add	x0, x0, #0x4e0
  406130:	ldr	x0, [x0]
  406134:	ldr	x1, [sp, #8]
  406138:	cmp	x1, x0
  40613c:	b.cs	406160 <ferror@plt+0x34f0>  // b.hs, b.nlast
  406140:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  406144:	add	x0, x0, #0x4d8
  406148:	ldr	x1, [x0]
  40614c:	ldr	x0, [sp, #8]
  406150:	lsl	x0, x0, #3
  406154:	add	x0, x1, x0
  406158:	ldr	x0, [x0]
  40615c:	b	406164 <ferror@plt+0x34f4>
  406160:	mov	x0, #0x0                   	// #0
  406164:	add	sp, sp, #0x10
  406168:	ret
  40616c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  406170:	add	x0, x0, #0x4e0
  406174:	ldr	x0, [x0]
  406178:	ret
  40617c:	stp	x29, x30, [sp, #-32]!
  406180:	mov	x29, sp
  406184:	str	x0, [sp, #24]
  406188:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  40618c:	add	x0, x0, #0x4e8
  406190:	ldr	x2, [x0]
  406194:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  406198:	add	x0, x0, #0x4f0
  40619c:	ldr	x0, [x0]
  4061a0:	add	x1, x0, #0x1
  4061a4:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4061a8:	add	x0, x0, #0x4f0
  4061ac:	str	x1, [x0]
  4061b0:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4061b4:	add	x0, x0, #0x4f0
  4061b8:	ldr	x0, [x0]
  4061bc:	lsl	x0, x0, #3
  4061c0:	mov	x1, x0
  4061c4:	mov	x0, x2
  4061c8:	bl	405d78 <ferror@plt+0x3108>
  4061cc:	mov	x1, x0
  4061d0:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4061d4:	add	x0, x0, #0x4e8
  4061d8:	str	x1, [x0]
  4061dc:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4061e0:	add	x0, x0, #0x4e8
  4061e4:	ldr	x1, [x0]
  4061e8:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4061ec:	add	x0, x0, #0x4f0
  4061f0:	ldr	x0, [x0]
  4061f4:	lsl	x0, x0, #3
  4061f8:	sub	x0, x0, #0x8
  4061fc:	add	x0, x1, x0
  406200:	ldr	x1, [sp, #24]
  406204:	str	x1, [x0]
  406208:	nop
  40620c:	ldp	x29, x30, [sp], #32
  406210:	ret
  406214:	sub	sp, sp, #0x10
  406218:	str	x0, [sp, #8]
  40621c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  406220:	add	x0, x0, #0x4f0
  406224:	ldr	x0, [x0]
  406228:	ldr	x1, [sp, #8]
  40622c:	cmp	x1, x0
  406230:	b.cs	406254 <ferror@plt+0x35e4>  // b.hs, b.nlast
  406234:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  406238:	add	x0, x0, #0x4e8
  40623c:	ldr	x1, [x0]
  406240:	ldr	x0, [sp, #8]
  406244:	lsl	x0, x0, #3
  406248:	add	x0, x1, x0
  40624c:	ldr	x0, [x0]
  406250:	b	406258 <ferror@plt+0x35e8>
  406254:	mov	x0, #0x0                   	// #0
  406258:	add	sp, sp, #0x10
  40625c:	ret
  406260:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  406264:	add	x0, x0, #0x4f0
  406268:	ldr	x0, [x0]
  40626c:	ret
  406270:	stp	x29, x30, [sp, #-80]!
  406274:	mov	x29, sp
  406278:	str	x0, [sp, #24]
  40627c:	str	xzr, [sp, #56]
  406280:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406284:	add	x0, x0, #0x8
  406288:	str	x0, [sp, #40]
  40628c:	str	xzr, [sp, #48]
  406290:	ldr	x0, [sp, #24]
  406294:	bl	4026a0 <blkid_new_probe_from_filename@plt>
  406298:	str	x0, [sp, #72]
  40629c:	ldr	x0, [sp, #72]
  4062a0:	cmp	x0, #0x0
  4062a4:	b.ne	4062c4 <ferror@plt+0x3654>  // b.any
  4062a8:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4062ac:	add	x0, x0, #0x10
  4062b0:	bl	402c10 <gettext@plt>
  4062b4:	ldr	x1, [sp, #24]
  4062b8:	bl	4029b0 <warn@plt>
  4062bc:	mov	x0, #0x0                   	// #0
  4062c0:	b	4063f8 <ferror@plt+0x3788>
  4062c4:	mov	w1, #0x1                   	// #1
  4062c8:	ldr	x0, [sp, #72]
  4062cc:	bl	4026b0 <blkid_probe_enable_superblocks@plt>
  4062d0:	mov	w1, #0x10a                 	// #266
  4062d4:	ldr	x0, [sp, #72]
  4062d8:	bl	402860 <blkid_probe_set_superblocks_flags@plt>
  4062dc:	add	x0, sp, #0x28
  4062e0:	mov	x2, x0
  4062e4:	mov	w1, #0x2                   	// #2
  4062e8:	ldr	x0, [sp, #72]
  4062ec:	bl	402900 <blkid_probe_filter_superblocks_type@plt>
  4062f0:	ldr	x0, [sp, #72]
  4062f4:	bl	402730 <blkid_do_safeprobe@plt>
  4062f8:	str	w0, [sp, #68]
  4062fc:	ldr	w0, [sp, #68]
  406300:	cmn	w0, #0x1
  406304:	b.ne	406320 <ferror@plt+0x36b0>  // b.any
  406308:	adrp	x0, 40b000 <ferror@plt+0x8390>
  40630c:	add	x0, x0, #0x10
  406310:	bl	402c10 <gettext@plt>
  406314:	ldr	x1, [sp, #24]
  406318:	bl	4029b0 <warn@plt>
  40631c:	b	406364 <ferror@plt+0x36f4>
  406320:	ldr	w0, [sp, #68]
  406324:	cmn	w0, #0x2
  406328:	b.ne	406344 <ferror@plt+0x36d4>  // b.any
  40632c:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406330:	add	x0, x0, #0x30
  406334:	bl	402c10 <gettext@plt>
  406338:	ldr	x1, [sp, #24]
  40633c:	bl	402b40 <warnx@plt>
  406340:	b	406364 <ferror@plt+0x36f4>
  406344:	ldr	w0, [sp, #68]
  406348:	cmp	w0, #0x1
  40634c:	b.ne	406364 <ferror@plt+0x36f4>  // b.any
  406350:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406354:	add	x0, x0, #0x60
  406358:	bl	402c10 <gettext@plt>
  40635c:	ldr	x1, [sp, #24]
  406360:	bl	402b40 <warnx@plt>
  406364:	ldr	w0, [sp, #68]
  406368:	cmp	w0, #0x0
  40636c:	b.ne	4063ec <ferror@plt+0x377c>  // b.any
  406370:	add	x0, sp, #0x38
  406374:	mov	x3, #0x0                   	// #0
  406378:	mov	x2, x0
  40637c:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406380:	add	x1, x0, #0x80
  406384:	ldr	x0, [sp, #72]
  406388:	bl	402640 <blkid_probe_lookup_value@plt>
  40638c:	cmp	w0, #0x0
  406390:	b.ne	4063e4 <ferror@plt+0x3774>  // b.any
  406394:	ldr	x0, [sp, #56]
  406398:	cmp	x0, #0x0
  40639c:	b.eq	4063e4 <ferror@plt+0x3774>  // b.none
  4063a0:	ldr	x2, [sp, #56]
  4063a4:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4063a8:	add	x1, x0, #0x88
  4063ac:	mov	x0, x2
  4063b0:	bl	4029a0 <strcmp@plt>
  4063b4:	cmp	w0, #0x0
  4063b8:	b.eq	4063e4 <ferror@plt+0x3774>  // b.none
  4063bc:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4063c0:	add	x0, x0, #0x90
  4063c4:	bl	402c10 <gettext@plt>
  4063c8:	mov	x3, x0
  4063cc:	ldr	x0, [sp, #56]
  4063d0:	mov	x2, x0
  4063d4:	ldr	x1, [sp, #24]
  4063d8:	mov	x0, x3
  4063dc:	bl	402b40 <warnx@plt>
  4063e0:	b	4063ec <ferror@plt+0x377c>
  4063e4:	ldr	x0, [sp, #72]
  4063e8:	b	4063f8 <ferror@plt+0x3788>
  4063ec:	ldr	x0, [sp, #72]
  4063f0:	bl	402af0 <blkid_free_probe@plt>
  4063f4:	mov	x0, #0x0                   	// #0
  4063f8:	ldp	x29, x30, [sp], #80
  4063fc:	ret
  406400:	stp	x29, x30, [sp, #-160]!
  406404:	mov	x29, sp
  406408:	str	w0, [sp, #28]
  40640c:	str	x1, [sp, #16]
  406410:	add	x0, sp, #0x20
  406414:	mov	x1, x0
  406418:	ldr	w0, [sp, #28]
  40641c:	bl	409820 <ferror@plt+0x6bb0>
  406420:	cmp	w0, #0x0
  406424:	b.ge	406430 <ferror@plt+0x37c0>  // b.tcont
  406428:	mov	w0, #0x0                   	// #0
  40642c:	b	406464 <ferror@plt+0x37f4>
  406430:	ldr	x1, [sp, #32]
  406434:	ldr	x0, [sp, #16]
  406438:	ldr	x0, [x0]
  40643c:	cmp	x1, x0
  406440:	b.ne	406458 <ferror@plt+0x37e8>  // b.any
  406444:	ldr	x1, [sp, #40]
  406448:	ldr	x0, [sp, #16]
  40644c:	ldr	x0, [x0, #8]
  406450:	cmp	x1, x0
  406454:	b.eq	406460 <ferror@plt+0x37f0>  // b.none
  406458:	mov	w0, #0x0                   	// #0
  40645c:	b	406464 <ferror@plt+0x37f4>
  406460:	mov	w0, #0x1                   	// #1
  406464:	ldp	x29, x30, [sp], #160
  406468:	ret
  40646c:	stp	x29, x30, [sp, #-48]!
  406470:	mov	x29, sp
  406474:	str	w0, [sp, #28]
  406478:	str	x1, [sp, #16]
  40647c:	mov	w2, #0x0                   	// #0
  406480:	ldr	x1, [sp, #16]
  406484:	ldr	w0, [sp, #28]
  406488:	bl	402740 <lseek@plt>
  40648c:	cmp	x0, #0x0
  406490:	b.ge	40649c <ferror@plt+0x382c>  // b.tcont
  406494:	mov	x0, #0x0                   	// #0
  406498:	b	4064c4 <ferror@plt+0x3854>
  40649c:	add	x0, sp, #0x2f
  4064a0:	mov	x2, #0x1                   	// #1
  4064a4:	mov	x1, x0
  4064a8:	ldr	w0, [sp, #28]
  4064ac:	bl	402b50 <read@plt>
  4064b0:	cmp	x0, #0x0
  4064b4:	b.gt	4064c0 <ferror@plt+0x3850>
  4064b8:	mov	x0, #0x0                   	// #0
  4064bc:	b	4064c4 <ferror@plt+0x3854>
  4064c0:	mov	x0, #0x1                   	// #1
  4064c4:	ldp	x29, x30, [sp], #48
  4064c8:	ret
  4064cc:	stp	x29, x30, [sp, #-160]!
  4064d0:	mov	x29, sp
  4064d4:	str	w0, [sp, #28]
  4064d8:	add	x0, sp, #0x20
  4064dc:	mov	x1, x0
  4064e0:	ldr	w0, [sp, #28]
  4064e4:	bl	409820 <ferror@plt+0x6bb0>
  4064e8:	cmp	w0, #0x0
  4064ec:	b.ne	406508 <ferror@plt+0x3898>  // b.any
  4064f0:	ldr	w0, [sp, #48]
  4064f4:	and	w0, w0, #0xf000
  4064f8:	cmp	w0, #0x6, lsl #12
  4064fc:	b.ne	406508 <ferror@plt+0x3898>  // b.any
  406500:	mov	w0, #0x1                   	// #1
  406504:	b	40650c <ferror@plt+0x389c>
  406508:	mov	w0, #0x0                   	// #0
  40650c:	ldp	x29, x30, [sp], #160
  406510:	ret
  406514:	stp	x29, x30, [sp, #-64]!
  406518:	mov	x29, sp
  40651c:	str	w0, [sp, #28]
  406520:	str	xzr, [sp, #48]
  406524:	mov	x0, #0x400                 	// #1024
  406528:	str	x0, [sp, #56]
  40652c:	b	406574 <ferror@plt+0x3904>
  406530:	ldr	x0, [sp, #56]
  406534:	cmn	x0, #0x1
  406538:	b.ne	406544 <ferror@plt+0x38d4>  // b.any
  40653c:	mov	x0, #0xffffffffffffffff    	// #-1
  406540:	b	4065f8 <ferror@plt+0x3988>
  406544:	ldr	x0, [sp, #56]
  406548:	str	x0, [sp, #48]
  40654c:	ldr	x1, [sp, #56]
  406550:	mov	x0, #0x7ffffffffffffffe    	// #9223372036854775806
  406554:	cmp	x1, x0
  406558:	b.ls	406568 <ferror@plt+0x38f8>  // b.plast
  40655c:	mov	x0, #0xffffffffffffffff    	// #-1
  406560:	str	x0, [sp, #56]
  406564:	b	406574 <ferror@plt+0x3904>
  406568:	ldr	x0, [sp, #56]
  40656c:	lsl	x0, x0, #1
  406570:	str	x0, [sp, #56]
  406574:	ldr	x0, [sp, #56]
  406578:	mov	x1, x0
  40657c:	ldr	w0, [sp, #28]
  406580:	bl	40646c <ferror@plt+0x37fc>
  406584:	cmp	x0, #0x0
  406588:	b.ne	406530 <ferror@plt+0x38c0>  // b.any
  40658c:	b	4065d0 <ferror@plt+0x3960>
  406590:	ldr	x1, [sp, #48]
  406594:	ldr	x0, [sp, #56]
  406598:	add	x0, x1, x0
  40659c:	lsr	x0, x0, #1
  4065a0:	str	x0, [sp, #40]
  4065a4:	ldr	x0, [sp, #40]
  4065a8:	mov	x1, x0
  4065ac:	ldr	w0, [sp, #28]
  4065b0:	bl	40646c <ferror@plt+0x37fc>
  4065b4:	cmp	x0, #0x0
  4065b8:	b.eq	4065c8 <ferror@plt+0x3958>  // b.none
  4065bc:	ldr	x0, [sp, #40]
  4065c0:	str	x0, [sp, #48]
  4065c4:	b	4065d0 <ferror@plt+0x3960>
  4065c8:	ldr	x0, [sp, #40]
  4065cc:	str	x0, [sp, #56]
  4065d0:	ldr	x0, [sp, #56]
  4065d4:	sub	x0, x0, #0x1
  4065d8:	ldr	x1, [sp, #48]
  4065dc:	cmp	x1, x0
  4065e0:	b.cc	406590 <ferror@plt+0x3920>  // b.lo, b.ul, b.last
  4065e4:	mov	x1, #0x0                   	// #0
  4065e8:	ldr	w0, [sp, #28]
  4065ec:	bl	40646c <ferror@plt+0x37fc>
  4065f0:	ldr	x0, [sp, #48]
  4065f4:	add	x0, x0, #0x1
  4065f8:	ldp	x29, x30, [sp], #64
  4065fc:	ret
  406600:	stp	x29, x30, [sp, #-176]!
  406604:	mov	x29, sp
  406608:	str	w0, [sp, #28]
  40660c:	str	x1, [sp, #16]
  406610:	ldr	x2, [sp, #16]
  406614:	mov	x1, #0x1272                	// #4722
  406618:	movk	x1, #0x8008, lsl #16
  40661c:	ldr	w0, [sp, #28]
  406620:	bl	402c50 <ioctl@plt>
  406624:	cmp	w0, #0x0
  406628:	b.lt	406634 <ferror@plt+0x39c4>  // b.tstop
  40662c:	mov	w0, #0x0                   	// #0
  406630:	b	406714 <ferror@plt+0x3aa4>
  406634:	add	x0, sp, #0xa8
  406638:	mov	x2, x0
  40663c:	mov	x1, #0x1260                	// #4704
  406640:	ldr	w0, [sp, #28]
  406644:	bl	402c50 <ioctl@plt>
  406648:	cmp	w0, #0x0
  40664c:	b.lt	406668 <ferror@plt+0x39f8>  // b.tstop
  406650:	ldr	x0, [sp, #168]
  406654:	lsl	x1, x0, #9
  406658:	ldr	x0, [sp, #16]
  40665c:	str	x1, [x0]
  406660:	mov	w0, #0x0                   	// #0
  406664:	b	406714 <ferror@plt+0x3aa4>
  406668:	add	x0, sp, #0x28
  40666c:	mov	x2, x0
  406670:	mov	x1, #0x204                 	// #516
  406674:	movk	x1, #0x8020, lsl #16
  406678:	ldr	w0, [sp, #28]
  40667c:	bl	402c50 <ioctl@plt>
  406680:	cmp	w0, #0x0
  406684:	b.lt	4066a4 <ferror@plt+0x3a34>  // b.tstop
  406688:	ldr	w0, [sp, #40]
  40668c:	mov	w0, w0
  406690:	lsl	x1, x0, #9
  406694:	ldr	x0, [sp, #16]
  406698:	str	x1, [x0]
  40669c:	mov	w0, #0x0                   	// #0
  4066a0:	b	406714 <ferror@plt+0x3aa4>
  4066a4:	add	x0, sp, #0x28
  4066a8:	mov	x1, x0
  4066ac:	ldr	w0, [sp, #28]
  4066b0:	bl	409820 <ferror@plt+0x6bb0>
  4066b4:	cmp	w0, #0x0
  4066b8:	b.ne	4066e4 <ferror@plt+0x3a74>  // b.any
  4066bc:	ldr	w0, [sp, #56]
  4066c0:	and	w0, w0, #0xf000
  4066c4:	cmp	w0, #0x8, lsl #12
  4066c8:	b.ne	4066e4 <ferror@plt+0x3a74>  // b.any
  4066cc:	ldr	x0, [sp, #88]
  4066d0:	mov	x1, x0
  4066d4:	ldr	x0, [sp, #16]
  4066d8:	str	x1, [x0]
  4066dc:	mov	w0, #0x0                   	// #0
  4066e0:	b	406714 <ferror@plt+0x3aa4>
  4066e4:	ldr	w0, [sp, #56]
  4066e8:	and	w0, w0, #0xf000
  4066ec:	cmp	w0, #0x6, lsl #12
  4066f0:	b.eq	4066fc <ferror@plt+0x3a8c>  // b.none
  4066f4:	mov	w0, #0xffffffff            	// #-1
  4066f8:	b	406714 <ferror@plt+0x3aa4>
  4066fc:	ldr	w0, [sp, #28]
  406700:	bl	406514 <ferror@plt+0x38a4>
  406704:	mov	x1, x0
  406708:	ldr	x0, [sp, #16]
  40670c:	str	x1, [x0]
  406710:	mov	w0, #0x0                   	// #0
  406714:	ldp	x29, x30, [sp], #176
  406718:	ret
  40671c:	stp	x29, x30, [sp, #-48]!
  406720:	mov	x29, sp
  406724:	str	w0, [sp, #28]
  406728:	str	x1, [sp, #16]
  40672c:	add	x0, sp, #0x28
  406730:	mov	x1, x0
  406734:	ldr	w0, [sp, #28]
  406738:	bl	406600 <ferror@plt+0x3990>
  40673c:	cmp	w0, #0x0
  406740:	b.ne	40675c <ferror@plt+0x3aec>  // b.any
  406744:	ldr	x0, [sp, #40]
  406748:	lsr	x1, x0, #9
  40674c:	ldr	x0, [sp, #16]
  406750:	str	x1, [x0]
  406754:	mov	w0, #0x0                   	// #0
  406758:	b	406760 <ferror@plt+0x3af0>
  40675c:	mov	w0, #0xffffffff            	// #-1
  406760:	ldp	x29, x30, [sp], #48
  406764:	ret
  406768:	stp	x29, x30, [sp, #-32]!
  40676c:	mov	x29, sp
  406770:	str	w0, [sp, #28]
  406774:	str	x1, [sp, #16]
  406778:	ldr	x2, [sp, #16]
  40677c:	mov	x1, #0x1268                	// #4712
  406780:	ldr	w0, [sp, #28]
  406784:	bl	402c50 <ioctl@plt>
  406788:	cmp	w0, #0x0
  40678c:	b.lt	406798 <ferror@plt+0x3b28>  // b.tstop
  406790:	mov	w0, #0x0                   	// #0
  406794:	b	40679c <ferror@plt+0x3b2c>
  406798:	mov	w0, #0xffffffff            	// #-1
  40679c:	ldp	x29, x30, [sp], #32
  4067a0:	ret
  4067a4:	stp	x29, x30, [sp, #-32]!
  4067a8:	mov	x29, sp
  4067ac:	str	w0, [sp, #28]
  4067b0:	str	x1, [sp, #16]
  4067b4:	add	x0, sp, #0x10
  4067b8:	mov	x2, x0
  4067bc:	mov	x1, #0x127b                	// #4731
  4067c0:	ldr	w0, [sp, #28]
  4067c4:	bl	402c50 <ioctl@plt>
  4067c8:	cmp	w0, #0x0
  4067cc:	b.lt	4067d8 <ferror@plt+0x3b68>  // b.tstop
  4067d0:	mov	w0, #0x0                   	// #0
  4067d4:	b	4067dc <ferror@plt+0x3b6c>
  4067d8:	mov	w0, #0xffffffff            	// #-1
  4067dc:	ldp	x29, x30, [sp], #32
  4067e0:	ret
  4067e4:	stp	x29, x30, [sp, #-48]!
  4067e8:	mov	x29, sp
  4067ec:	str	w0, [sp, #28]
  4067f0:	add	x0, sp, #0x2c
  4067f4:	mov	x2, x0
  4067f8:	mov	x1, #0x127a                	// #4730
  4067fc:	ldr	w0, [sp, #28]
  406800:	bl	402c50 <ioctl@plt>
  406804:	cmp	w0, #0x0
  406808:	b.ge	406814 <ferror@plt+0x3ba4>  // b.tcont
  40680c:	mov	w0, #0x0                   	// #0
  406810:	b	406824 <ferror@plt+0x3bb4>
  406814:	ldr	w0, [sp, #44]
  406818:	cmp	w0, #0x0
  40681c:	cset	w0, ne  // ne = any
  406820:	and	w0, w0, #0xff
  406824:	ldp	x29, x30, [sp], #48
  406828:	ret
  40682c:	stp	x29, x30, [sp, #-64]!
  406830:	mov	x29, sp
  406834:	str	x0, [sp, #40]
  406838:	str	x1, [sp, #32]
  40683c:	str	w2, [sp, #28]
  406840:	ldr	x0, [sp, #40]
  406844:	ldr	w0, [x0, #16]
  406848:	and	w0, w0, #0xf000
  40684c:	cmp	w0, #0x6, lsl #12
  406850:	b.ne	406870 <ferror@plt+0x3c00>  // b.any
  406854:	ldr	w0, [sp, #28]
  406858:	orr	w0, w0, #0x80
  40685c:	mov	w1, w0
  406860:	ldr	x0, [sp, #32]
  406864:	bl	4027b0 <open@plt>
  406868:	str	w0, [sp, #60]
  40686c:	b	406880 <ferror@plt+0x3c10>
  406870:	ldr	w1, [sp, #28]
  406874:	ldr	x0, [sp, #32]
  406878:	bl	4027b0 <open@plt>
  40687c:	str	w0, [sp, #60]
  406880:	ldr	w0, [sp, #60]
  406884:	cmp	w0, #0x0
  406888:	b.lt	4068c0 <ferror@plt+0x3c50>  // b.tstop
  40688c:	ldr	x1, [sp, #40]
  406890:	ldr	w0, [sp, #60]
  406894:	bl	406400 <ferror@plt+0x3790>
  406898:	cmp	w0, #0x0
  40689c:	b.ne	4068c0 <ferror@plt+0x3c50>  // b.any
  4068a0:	ldr	w0, [sp, #60]
  4068a4:	bl	4028d0 <close@plt>
  4068a8:	bl	402bf0 <__errno_location@plt>
  4068ac:	mov	x1, x0
  4068b0:	mov	w0, #0x4d                  	// #77
  4068b4:	str	w0, [x1]
  4068b8:	mov	w0, #0xffffffff            	// #-1
  4068bc:	b	406908 <ferror@plt+0x3c98>
  4068c0:	ldr	w0, [sp, #60]
  4068c4:	cmp	w0, #0x0
  4068c8:	b.lt	406904 <ferror@plt+0x3c94>  // b.tstop
  4068cc:	ldr	x0, [sp, #40]
  4068d0:	ldr	w0, [x0, #16]
  4068d4:	and	w0, w0, #0xf000
  4068d8:	cmp	w0, #0x6, lsl #12
  4068dc:	b.ne	406904 <ferror@plt+0x3c94>  // b.any
  4068e0:	ldr	w0, [sp, #60]
  4068e4:	bl	4067e4 <ferror@plt+0x3b74>
  4068e8:	cmp	w0, #0x0
  4068ec:	b.eq	406904 <ferror@plt+0x3c94>  // b.none
  4068f0:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4068f4:	add	x0, x0, #0xb8
  4068f8:	bl	402c10 <gettext@plt>
  4068fc:	ldr	x1, [sp, #32]
  406900:	bl	402b40 <warnx@plt>
  406904:	ldr	w0, [sp, #60]
  406908:	ldp	x29, x30, [sp], #64
  40690c:	ret
  406910:	stp	x29, x30, [sp, #-48]!
  406914:	mov	x29, sp
  406918:	str	w0, [sp, #28]
  40691c:	mov	x2, #0x0                   	// #0
  406920:	mov	x1, #0x5331                	// #21297
  406924:	ldr	w0, [sp, #28]
  406928:	bl	402c50 <ioctl@plt>
  40692c:	str	w0, [sp, #44]
  406930:	ldr	w0, [sp, #44]
  406934:	cmp	w0, #0x0
  406938:	b.ge	406944 <ferror@plt+0x3cd4>  // b.tcont
  40693c:	mov	w0, #0x0                   	// #0
  406940:	b	406948 <ferror@plt+0x3cd8>
  406944:	ldr	w0, [sp, #44]
  406948:	ldp	x29, x30, [sp], #48
  40694c:	ret
  406950:	stp	x29, x30, [sp, #-64]!
  406954:	mov	x29, sp
  406958:	str	w0, [sp, #44]
  40695c:	str	x1, [sp, #32]
  406960:	str	x2, [sp, #24]
  406964:	add	x0, sp, #0x30
  406968:	mov	x2, x0
  40696c:	mov	x1, #0x301                 	// #769
  406970:	ldr	w0, [sp, #44]
  406974:	bl	402c50 <ioctl@plt>
  406978:	cmp	w0, #0x0
  40697c:	b.ne	4069a8 <ferror@plt+0x3d38>  // b.any
  406980:	ldrb	w0, [sp, #48]
  406984:	mov	w1, w0
  406988:	ldr	x0, [sp, #32]
  40698c:	str	w1, [x0]
  406990:	ldrb	w0, [sp, #49]
  406994:	mov	w1, w0
  406998:	ldr	x0, [sp, #24]
  40699c:	str	w1, [x0]
  4069a0:	mov	w0, #0x0                   	// #0
  4069a4:	b	4069ac <ferror@plt+0x3d3c>
  4069a8:	mov	w0, #0xffffffff            	// #-1
  4069ac:	ldp	x29, x30, [sp], #64
  4069b0:	ret
  4069b4:	sub	sp, sp, #0x10
  4069b8:	str	w0, [sp, #12]
  4069bc:	ldr	w0, [sp, #12]
  4069c0:	cmp	w0, #0x7f
  4069c4:	b.eq	406bb8 <ferror@plt+0x3f48>  // b.none
  4069c8:	ldr	w0, [sp, #12]
  4069cc:	cmp	w0, #0x7f
  4069d0:	b.gt	406bc4 <ferror@plt+0x3f54>
  4069d4:	ldr	w0, [sp, #12]
  4069d8:	cmp	w0, #0x11
  4069dc:	b.eq	406bac <ferror@plt+0x3f3c>  // b.none
  4069e0:	ldr	w0, [sp, #12]
  4069e4:	cmp	w0, #0x11
  4069e8:	b.gt	406bc4 <ferror@plt+0x3f54>
  4069ec:	ldr	w0, [sp, #12]
  4069f0:	cmp	w0, #0xe
  4069f4:	b.eq	406ba0 <ferror@plt+0x3f30>  // b.none
  4069f8:	ldr	w0, [sp, #12]
  4069fc:	cmp	w0, #0xe
  406a00:	b.gt	406bc4 <ferror@plt+0x3f54>
  406a04:	ldr	w0, [sp, #12]
  406a08:	cmp	w0, #0xd
  406a0c:	b.eq	406b94 <ferror@plt+0x3f24>  // b.none
  406a10:	ldr	w0, [sp, #12]
  406a14:	cmp	w0, #0xd
  406a18:	b.gt	406bc4 <ferror@plt+0x3f54>
  406a1c:	ldr	w0, [sp, #12]
  406a20:	cmp	w0, #0xc
  406a24:	b.eq	406b88 <ferror@plt+0x3f18>  // b.none
  406a28:	ldr	w0, [sp, #12]
  406a2c:	cmp	w0, #0xc
  406a30:	b.gt	406bc4 <ferror@plt+0x3f54>
  406a34:	ldr	w0, [sp, #12]
  406a38:	cmp	w0, #0x9
  406a3c:	b.eq	406b7c <ferror@plt+0x3f0c>  // b.none
  406a40:	ldr	w0, [sp, #12]
  406a44:	cmp	w0, #0x9
  406a48:	b.gt	406bc4 <ferror@plt+0x3f54>
  406a4c:	ldr	w0, [sp, #12]
  406a50:	cmp	w0, #0x8
  406a54:	b.eq	406b70 <ferror@plt+0x3f00>  // b.none
  406a58:	ldr	w0, [sp, #12]
  406a5c:	cmp	w0, #0x8
  406a60:	b.gt	406bc4 <ferror@plt+0x3f54>
  406a64:	ldr	w0, [sp, #12]
  406a68:	cmp	w0, #0x7
  406a6c:	b.eq	406b64 <ferror@plt+0x3ef4>  // b.none
  406a70:	ldr	w0, [sp, #12]
  406a74:	cmp	w0, #0x7
  406a78:	b.gt	406bc4 <ferror@plt+0x3f54>
  406a7c:	ldr	w0, [sp, #12]
  406a80:	cmp	w0, #0x6
  406a84:	b.eq	406b58 <ferror@plt+0x3ee8>  // b.none
  406a88:	ldr	w0, [sp, #12]
  406a8c:	cmp	w0, #0x6
  406a90:	b.gt	406bc4 <ferror@plt+0x3f54>
  406a94:	ldr	w0, [sp, #12]
  406a98:	cmp	w0, #0x5
  406a9c:	b.eq	406b4c <ferror@plt+0x3edc>  // b.none
  406aa0:	ldr	w0, [sp, #12]
  406aa4:	cmp	w0, #0x5
  406aa8:	b.gt	406bc4 <ferror@plt+0x3f54>
  406aac:	ldr	w0, [sp, #12]
  406ab0:	cmp	w0, #0x4
  406ab4:	b.eq	406b40 <ferror@plt+0x3ed0>  // b.none
  406ab8:	ldr	w0, [sp, #12]
  406abc:	cmp	w0, #0x4
  406ac0:	b.gt	406bc4 <ferror@plt+0x3f54>
  406ac4:	ldr	w0, [sp, #12]
  406ac8:	cmp	w0, #0x3
  406acc:	b.eq	406b34 <ferror@plt+0x3ec4>  // b.none
  406ad0:	ldr	w0, [sp, #12]
  406ad4:	cmp	w0, #0x3
  406ad8:	b.gt	406bc4 <ferror@plt+0x3f54>
  406adc:	ldr	w0, [sp, #12]
  406ae0:	cmp	w0, #0x2
  406ae4:	b.eq	406b28 <ferror@plt+0x3eb8>  // b.none
  406ae8:	ldr	w0, [sp, #12]
  406aec:	cmp	w0, #0x2
  406af0:	b.gt	406bc4 <ferror@plt+0x3f54>
  406af4:	ldr	w0, [sp, #12]
  406af8:	cmp	w0, #0x0
  406afc:	b.eq	406b10 <ferror@plt+0x3ea0>  // b.none
  406b00:	ldr	w0, [sp, #12]
  406b04:	cmp	w0, #0x1
  406b08:	b.eq	406b1c <ferror@plt+0x3eac>  // b.none
  406b0c:	b	406bc4 <ferror@plt+0x3f54>
  406b10:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406b14:	add	x0, x0, #0xd8
  406b18:	b	406bcc <ferror@plt+0x3f5c>
  406b1c:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406b20:	add	x0, x0, #0xe0
  406b24:	b	406bcc <ferror@plt+0x3f5c>
  406b28:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406b2c:	add	x0, x0, #0xe8
  406b30:	b	406bcc <ferror@plt+0x3f5c>
  406b34:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406b38:	add	x0, x0, #0xf0
  406b3c:	b	406bcc <ferror@plt+0x3f5c>
  406b40:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406b44:	add	x0, x0, #0x100
  406b48:	b	406bcc <ferror@plt+0x3f5c>
  406b4c:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406b50:	add	x0, x0, #0x108
  406b54:	b	406bcc <ferror@plt+0x3f5c>
  406b58:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406b5c:	add	x0, x0, #0x110
  406b60:	b	406bcc <ferror@plt+0x3f5c>
  406b64:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406b68:	add	x0, x0, #0x118
  406b6c:	b	406bcc <ferror@plt+0x3f5c>
  406b70:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406b74:	add	x0, x0, #0x120
  406b78:	b	406bcc <ferror@plt+0x3f5c>
  406b7c:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406b80:	add	x0, x0, #0x128
  406b84:	b	406bcc <ferror@plt+0x3f5c>
  406b88:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406b8c:	add	x0, x0, #0x130
  406b90:	b	406bcc <ferror@plt+0x3f5c>
  406b94:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406b98:	add	x0, x0, #0x138
  406b9c:	b	406bcc <ferror@plt+0x3f5c>
  406ba0:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406ba4:	add	x0, x0, #0x148
  406ba8:	b	406bcc <ferror@plt+0x3f5c>
  406bac:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406bb0:	add	x0, x0, #0x150
  406bb4:	b	406bcc <ferror@plt+0x3f5c>
  406bb8:	adrp	x0, 40b000 <ferror@plt+0x8390>
  406bbc:	add	x0, x0, #0x158
  406bc0:	b	406bcc <ferror@plt+0x3f5c>
  406bc4:	nop
  406bc8:	mov	x0, #0x0                   	// #0
  406bcc:	add	sp, sp, #0x10
  406bd0:	ret
  406bd4:	sub	sp, sp, #0x10
  406bd8:	str	w0, [sp, #12]
  406bdc:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  406be0:	add	x0, x0, #0x478
  406be4:	ldr	w1, [sp, #12]
  406be8:	str	w1, [x0]
  406bec:	nop
  406bf0:	add	sp, sp, #0x10
  406bf4:	ret
  406bf8:	sub	sp, sp, #0x10
  406bfc:	str	x0, [sp, #8]
  406c00:	str	w1, [sp, #4]
  406c04:	str	w2, [sp]
  406c08:	b	406c58 <ferror@plt+0x3fe8>
  406c0c:	ldr	x0, [sp, #8]
  406c10:	ldr	x1, [x0]
  406c14:	ldrsw	x0, [sp, #4]
  406c18:	mov	x2, #0x0                   	// #0
  406c1c:	umulh	x0, x1, x0
  406c20:	cmp	x0, #0x0
  406c24:	b.eq	406c2c <ferror@plt+0x3fbc>  // b.none
  406c28:	mov	x2, #0x1                   	// #1
  406c2c:	mov	x0, x2
  406c30:	cmp	x0, #0x0
  406c34:	b.eq	406c40 <ferror@plt+0x3fd0>  // b.none
  406c38:	mov	w0, #0xffffffde            	// #-34
  406c3c:	b	406c70 <ferror@plt+0x4000>
  406c40:	ldr	x0, [sp, #8]
  406c44:	ldr	x1, [x0]
  406c48:	ldrsw	x0, [sp, #4]
  406c4c:	mul	x1, x1, x0
  406c50:	ldr	x0, [sp, #8]
  406c54:	str	x1, [x0]
  406c58:	ldr	w0, [sp]
  406c5c:	sub	w1, w0, #0x1
  406c60:	str	w1, [sp]
  406c64:	cmp	w0, #0x0
  406c68:	b.ne	406c0c <ferror@plt+0x3f9c>  // b.any
  406c6c:	mov	w0, #0x0                   	// #0
  406c70:	add	sp, sp, #0x10
  406c74:	ret
  406c78:	stp	x29, x30, [sp, #-192]!
  406c7c:	mov	x29, sp
  406c80:	str	x0, [sp, #40]
  406c84:	str	x1, [sp, #32]
  406c88:	str	x2, [sp, #24]
  406c8c:	str	xzr, [sp, #176]
  406c90:	mov	w0, #0x400                 	// #1024
  406c94:	str	w0, [sp, #172]
  406c98:	str	wzr, [sp, #168]
  406c9c:	str	wzr, [sp, #164]
  406ca0:	str	wzr, [sp, #160]
  406ca4:	ldr	x0, [sp, #32]
  406ca8:	str	xzr, [x0]
  406cac:	ldr	x0, [sp, #40]
  406cb0:	cmp	x0, #0x0
  406cb4:	b.eq	406cc8 <ferror@plt+0x4058>  // b.none
  406cb8:	ldr	x0, [sp, #40]
  406cbc:	ldrsb	w0, [x0]
  406cc0:	cmp	w0, #0x0
  406cc4:	b.ne	406cd4 <ferror@plt+0x4064>  // b.any
  406cc8:	mov	w0, #0xffffffea            	// #-22
  406ccc:	str	w0, [sp, #168]
  406cd0:	b	4072bc <ferror@plt+0x464c>
  406cd4:	ldr	x0, [sp, #40]
  406cd8:	str	x0, [sp, #184]
  406cdc:	b	406cec <ferror@plt+0x407c>
  406ce0:	ldr	x0, [sp, #184]
  406ce4:	add	x0, x0, #0x1
  406ce8:	str	x0, [sp, #184]
  406cec:	bl	4029c0 <__ctype_b_loc@plt>
  406cf0:	ldr	x1, [x0]
  406cf4:	ldr	x0, [sp, #184]
  406cf8:	ldrsb	w0, [x0]
  406cfc:	and	w0, w0, #0xff
  406d00:	and	x0, x0, #0xff
  406d04:	lsl	x0, x0, #1
  406d08:	add	x0, x1, x0
  406d0c:	ldrh	w0, [x0]
  406d10:	and	w0, w0, #0x2000
  406d14:	cmp	w0, #0x0
  406d18:	b.ne	406ce0 <ferror@plt+0x4070>  // b.any
  406d1c:	ldr	x0, [sp, #184]
  406d20:	ldrsb	w0, [x0]
  406d24:	cmp	w0, #0x2d
  406d28:	b.ne	406d38 <ferror@plt+0x40c8>  // b.any
  406d2c:	mov	w0, #0xffffffea            	// #-22
  406d30:	str	w0, [sp, #168]
  406d34:	b	4072bc <ferror@plt+0x464c>
  406d38:	bl	402bf0 <__errno_location@plt>
  406d3c:	str	wzr, [x0]
  406d40:	str	xzr, [sp, #72]
  406d44:	add	x0, sp, #0x48
  406d48:	mov	w2, #0x0                   	// #0
  406d4c:	mov	x1, x0
  406d50:	ldr	x0, [sp, #40]
  406d54:	bl	402910 <strtoumax@plt>
  406d58:	str	x0, [sp, #64]
  406d5c:	ldr	x0, [sp, #72]
  406d60:	ldr	x1, [sp, #40]
  406d64:	cmp	x1, x0
  406d68:	b.eq	406d94 <ferror@plt+0x4124>  // b.none
  406d6c:	bl	402bf0 <__errno_location@plt>
  406d70:	ldr	w0, [x0]
  406d74:	cmp	w0, #0x0
  406d78:	b.eq	406dc0 <ferror@plt+0x4150>  // b.none
  406d7c:	ldr	x0, [sp, #64]
  406d80:	cmn	x0, #0x1
  406d84:	b.eq	406d94 <ferror@plt+0x4124>  // b.none
  406d88:	ldr	x0, [sp, #64]
  406d8c:	cmp	x0, #0x0
  406d90:	b.ne	406dc0 <ferror@plt+0x4150>  // b.any
  406d94:	bl	402bf0 <__errno_location@plt>
  406d98:	ldr	w0, [x0]
  406d9c:	cmp	w0, #0x0
  406da0:	b.eq	406db4 <ferror@plt+0x4144>  // b.none
  406da4:	bl	402bf0 <__errno_location@plt>
  406da8:	ldr	w0, [x0]
  406dac:	neg	w0, w0
  406db0:	b	406db8 <ferror@plt+0x4148>
  406db4:	mov	w0, #0xffffffea            	// #-22
  406db8:	str	w0, [sp, #168]
  406dbc:	b	4072bc <ferror@plt+0x464c>
  406dc0:	ldr	x0, [sp, #72]
  406dc4:	cmp	x0, #0x0
  406dc8:	b.eq	4072a4 <ferror@plt+0x4634>  // b.none
  406dcc:	ldr	x0, [sp, #72]
  406dd0:	ldrsb	w0, [x0]
  406dd4:	cmp	w0, #0x0
  406dd8:	b.eq	4072a4 <ferror@plt+0x4634>  // b.none
  406ddc:	ldr	x0, [sp, #72]
  406de0:	str	x0, [sp, #184]
  406de4:	ldr	x0, [sp, #184]
  406de8:	add	x0, x0, #0x1
  406dec:	ldrsb	w0, [x0]
  406df0:	cmp	w0, #0x69
  406df4:	b.ne	406e40 <ferror@plt+0x41d0>  // b.any
  406df8:	ldr	x0, [sp, #184]
  406dfc:	add	x0, x0, #0x2
  406e00:	ldrsb	w0, [x0]
  406e04:	cmp	w0, #0x42
  406e08:	b.eq	406e20 <ferror@plt+0x41b0>  // b.none
  406e0c:	ldr	x0, [sp, #184]
  406e10:	add	x0, x0, #0x2
  406e14:	ldrsb	w0, [x0]
  406e18:	cmp	w0, #0x62
  406e1c:	b.ne	406e40 <ferror@plt+0x41d0>  // b.any
  406e20:	ldr	x0, [sp, #184]
  406e24:	add	x0, x0, #0x3
  406e28:	ldrsb	w0, [x0]
  406e2c:	cmp	w0, #0x0
  406e30:	b.ne	406e40 <ferror@plt+0x41d0>  // b.any
  406e34:	mov	w0, #0x400                 	// #1024
  406e38:	str	w0, [sp, #172]
  406e3c:	b	407078 <ferror@plt+0x4408>
  406e40:	ldr	x0, [sp, #184]
  406e44:	add	x0, x0, #0x1
  406e48:	ldrsb	w0, [x0]
  406e4c:	cmp	w0, #0x42
  406e50:	b.eq	406e68 <ferror@plt+0x41f8>  // b.none
  406e54:	ldr	x0, [sp, #184]
  406e58:	add	x0, x0, #0x1
  406e5c:	ldrsb	w0, [x0]
  406e60:	cmp	w0, #0x62
  406e64:	b.ne	406e88 <ferror@plt+0x4218>  // b.any
  406e68:	ldr	x0, [sp, #184]
  406e6c:	add	x0, x0, #0x2
  406e70:	ldrsb	w0, [x0]
  406e74:	cmp	w0, #0x0
  406e78:	b.ne	406e88 <ferror@plt+0x4218>  // b.any
  406e7c:	mov	w0, #0x3e8                 	// #1000
  406e80:	str	w0, [sp, #172]
  406e84:	b	407078 <ferror@plt+0x4408>
  406e88:	ldr	x0, [sp, #184]
  406e8c:	add	x0, x0, #0x1
  406e90:	ldrsb	w0, [x0]
  406e94:	cmp	w0, #0x0
  406e98:	b.eq	407078 <ferror@plt+0x4408>  // b.none
  406e9c:	bl	402760 <localeconv@plt>
  406ea0:	str	x0, [sp, #128]
  406ea4:	ldr	x0, [sp, #128]
  406ea8:	cmp	x0, #0x0
  406eac:	b.eq	406ebc <ferror@plt+0x424c>  // b.none
  406eb0:	ldr	x0, [sp, #128]
  406eb4:	ldr	x0, [x0]
  406eb8:	b	406ec0 <ferror@plt+0x4250>
  406ebc:	mov	x0, #0x0                   	// #0
  406ec0:	str	x0, [sp, #120]
  406ec4:	ldr	x0, [sp, #120]
  406ec8:	cmp	x0, #0x0
  406ecc:	b.eq	406edc <ferror@plt+0x426c>  // b.none
  406ed0:	ldr	x0, [sp, #120]
  406ed4:	bl	4025d0 <strlen@plt>
  406ed8:	b	406ee0 <ferror@plt+0x4270>
  406edc:	mov	x0, #0x0                   	// #0
  406ee0:	str	x0, [sp, #112]
  406ee4:	ldr	x0, [sp, #176]
  406ee8:	cmp	x0, #0x0
  406eec:	b.ne	40706c <ferror@plt+0x43fc>  // b.any
  406ef0:	ldr	x0, [sp, #184]
  406ef4:	ldrsb	w0, [x0]
  406ef8:	cmp	w0, #0x0
  406efc:	b.eq	40706c <ferror@plt+0x43fc>  // b.none
  406f00:	ldr	x0, [sp, #120]
  406f04:	cmp	x0, #0x0
  406f08:	b.eq	40706c <ferror@plt+0x43fc>  // b.none
  406f0c:	ldr	x2, [sp, #112]
  406f10:	ldr	x1, [sp, #184]
  406f14:	ldr	x0, [sp, #120]
  406f18:	bl	4027f0 <strncmp@plt>
  406f1c:	cmp	w0, #0x0
  406f20:	b.ne	40706c <ferror@plt+0x43fc>  // b.any
  406f24:	ldr	x1, [sp, #184]
  406f28:	ldr	x0, [sp, #112]
  406f2c:	add	x0, x1, x0
  406f30:	str	x0, [sp, #104]
  406f34:	ldr	x0, [sp, #104]
  406f38:	str	x0, [sp, #184]
  406f3c:	b	406f58 <ferror@plt+0x42e8>
  406f40:	ldr	w0, [sp, #160]
  406f44:	add	w0, w0, #0x1
  406f48:	str	w0, [sp, #160]
  406f4c:	ldr	x0, [sp, #184]
  406f50:	add	x0, x0, #0x1
  406f54:	str	x0, [sp, #184]
  406f58:	ldr	x0, [sp, #184]
  406f5c:	ldrsb	w0, [x0]
  406f60:	cmp	w0, #0x30
  406f64:	b.eq	406f40 <ferror@plt+0x42d0>  // b.none
  406f68:	ldr	x0, [sp, #184]
  406f6c:	str	x0, [sp, #104]
  406f70:	bl	4029c0 <__ctype_b_loc@plt>
  406f74:	ldr	x1, [x0]
  406f78:	ldr	x0, [sp, #104]
  406f7c:	ldrsb	w0, [x0]
  406f80:	sxtb	x0, w0
  406f84:	lsl	x0, x0, #1
  406f88:	add	x0, x1, x0
  406f8c:	ldrh	w0, [x0]
  406f90:	and	w0, w0, #0x800
  406f94:	cmp	w0, #0x0
  406f98:	b.eq	407024 <ferror@plt+0x43b4>  // b.none
  406f9c:	bl	402bf0 <__errno_location@plt>
  406fa0:	str	wzr, [x0]
  406fa4:	str	xzr, [sp, #72]
  406fa8:	add	x0, sp, #0x48
  406fac:	mov	w2, #0x0                   	// #0
  406fb0:	mov	x1, x0
  406fb4:	ldr	x0, [sp, #104]
  406fb8:	bl	402910 <strtoumax@plt>
  406fbc:	str	x0, [sp, #176]
  406fc0:	ldr	x0, [sp, #72]
  406fc4:	ldr	x1, [sp, #104]
  406fc8:	cmp	x1, x0
  406fcc:	b.eq	406ff8 <ferror@plt+0x4388>  // b.none
  406fd0:	bl	402bf0 <__errno_location@plt>
  406fd4:	ldr	w0, [x0]
  406fd8:	cmp	w0, #0x0
  406fdc:	b.eq	40702c <ferror@plt+0x43bc>  // b.none
  406fe0:	ldr	x0, [sp, #176]
  406fe4:	cmn	x0, #0x1
  406fe8:	b.eq	406ff8 <ferror@plt+0x4388>  // b.none
  406fec:	ldr	x0, [sp, #176]
  406ff0:	cmp	x0, #0x0
  406ff4:	b.ne	40702c <ferror@plt+0x43bc>  // b.any
  406ff8:	bl	402bf0 <__errno_location@plt>
  406ffc:	ldr	w0, [x0]
  407000:	cmp	w0, #0x0
  407004:	b.eq	407018 <ferror@plt+0x43a8>  // b.none
  407008:	bl	402bf0 <__errno_location@plt>
  40700c:	ldr	w0, [x0]
  407010:	neg	w0, w0
  407014:	b	40701c <ferror@plt+0x43ac>
  407018:	mov	w0, #0xffffffea            	// #-22
  40701c:	str	w0, [sp, #168]
  407020:	b	4072bc <ferror@plt+0x464c>
  407024:	ldr	x0, [sp, #184]
  407028:	str	x0, [sp, #72]
  40702c:	ldr	x0, [sp, #176]
  407030:	cmp	x0, #0x0
  407034:	b.eq	407060 <ferror@plt+0x43f0>  // b.none
  407038:	ldr	x0, [sp, #72]
  40703c:	cmp	x0, #0x0
  407040:	b.eq	407054 <ferror@plt+0x43e4>  // b.none
  407044:	ldr	x0, [sp, #72]
  407048:	ldrsb	w0, [x0]
  40704c:	cmp	w0, #0x0
  407050:	b.ne	407060 <ferror@plt+0x43f0>  // b.any
  407054:	mov	w0, #0xffffffea            	// #-22
  407058:	str	w0, [sp, #168]
  40705c:	b	4072bc <ferror@plt+0x464c>
  407060:	ldr	x0, [sp, #72]
  407064:	str	x0, [sp, #184]
  407068:	b	406de4 <ferror@plt+0x4174>
  40706c:	mov	w0, #0xffffffea            	// #-22
  407070:	str	w0, [sp, #168]
  407074:	b	4072bc <ferror@plt+0x464c>
  407078:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  40707c:	add	x0, x0, #0x480
  407080:	ldr	x2, [x0]
  407084:	ldr	x0, [sp, #184]
  407088:	ldrsb	w0, [x0]
  40708c:	mov	w1, w0
  407090:	mov	x0, x2
  407094:	bl	402ac0 <strchr@plt>
  407098:	str	x0, [sp, #96]
  40709c:	ldr	x0, [sp, #96]
  4070a0:	cmp	x0, #0x0
  4070a4:	b.eq	4070c8 <ferror@plt+0x4458>  // b.none
  4070a8:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4070ac:	add	x0, x0, #0x480
  4070b0:	ldr	x0, [x0]
  4070b4:	ldr	x1, [sp, #96]
  4070b8:	sub	x0, x1, x0
  4070bc:	add	w0, w0, #0x1
  4070c0:	str	w0, [sp, #164]
  4070c4:	b	407124 <ferror@plt+0x44b4>
  4070c8:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4070cc:	add	x0, x0, #0x488
  4070d0:	ldr	x2, [x0]
  4070d4:	ldr	x0, [sp, #184]
  4070d8:	ldrsb	w0, [x0]
  4070dc:	mov	w1, w0
  4070e0:	mov	x0, x2
  4070e4:	bl	402ac0 <strchr@plt>
  4070e8:	str	x0, [sp, #96]
  4070ec:	ldr	x0, [sp, #96]
  4070f0:	cmp	x0, #0x0
  4070f4:	b.eq	407118 <ferror@plt+0x44a8>  // b.none
  4070f8:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4070fc:	add	x0, x0, #0x488
  407100:	ldr	x0, [x0]
  407104:	ldr	x1, [sp, #96]
  407108:	sub	x0, x1, x0
  40710c:	add	w0, w0, #0x1
  407110:	str	w0, [sp, #164]
  407114:	b	407124 <ferror@plt+0x44b4>
  407118:	mov	w0, #0xffffffea            	// #-22
  40711c:	str	w0, [sp, #168]
  407120:	b	4072bc <ferror@plt+0x464c>
  407124:	add	x0, sp, #0x40
  407128:	ldr	w2, [sp, #164]
  40712c:	ldr	w1, [sp, #172]
  407130:	bl	406bf8 <ferror@plt+0x3f88>
  407134:	str	w0, [sp, #168]
  407138:	ldr	x0, [sp, #24]
  40713c:	cmp	x0, #0x0
  407140:	b.eq	407150 <ferror@plt+0x44e0>  // b.none
  407144:	ldr	x0, [sp, #24]
  407148:	ldr	w1, [sp, #164]
  40714c:	str	w1, [x0]
  407150:	ldr	x0, [sp, #176]
  407154:	cmp	x0, #0x0
  407158:	b.eq	4072ac <ferror@plt+0x463c>  // b.none
  40715c:	ldr	w0, [sp, #164]
  407160:	cmp	w0, #0x0
  407164:	b.eq	4072ac <ferror@plt+0x463c>  // b.none
  407168:	mov	x0, #0xa                   	// #10
  40716c:	str	x0, [sp, #144]
  407170:	mov	x0, #0x1                   	// #1
  407174:	str	x0, [sp, #136]
  407178:	mov	x0, #0x1                   	// #1
  40717c:	str	x0, [sp, #56]
  407180:	add	x0, sp, #0x38
  407184:	ldr	w2, [sp, #164]
  407188:	ldr	w1, [sp, #172]
  40718c:	bl	406bf8 <ferror@plt+0x3f88>
  407190:	b	4071ac <ferror@plt+0x453c>
  407194:	ldr	x1, [sp, #144]
  407198:	mov	x0, x1
  40719c:	lsl	x0, x0, #2
  4071a0:	add	x0, x0, x1
  4071a4:	lsl	x0, x0, #1
  4071a8:	str	x0, [sp, #144]
  4071ac:	ldr	x1, [sp, #144]
  4071b0:	ldr	x0, [sp, #176]
  4071b4:	cmp	x1, x0
  4071b8:	b.cc	407194 <ferror@plt+0x4524>  // b.lo, b.ul, b.last
  4071bc:	str	wzr, [sp, #156]
  4071c0:	b	4071e8 <ferror@plt+0x4578>
  4071c4:	ldr	x1, [sp, #144]
  4071c8:	mov	x0, x1
  4071cc:	lsl	x0, x0, #2
  4071d0:	add	x0, x0, x1
  4071d4:	lsl	x0, x0, #1
  4071d8:	str	x0, [sp, #144]
  4071dc:	ldr	w0, [sp, #156]
  4071e0:	add	w0, w0, #0x1
  4071e4:	str	w0, [sp, #156]
  4071e8:	ldr	w1, [sp, #156]
  4071ec:	ldr	w0, [sp, #160]
  4071f0:	cmp	w1, w0
  4071f4:	b.lt	4071c4 <ferror@plt+0x4554>  // b.tstop
  4071f8:	ldr	x2, [sp, #176]
  4071fc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407200:	movk	x0, #0xcccd
  407204:	umulh	x0, x2, x0
  407208:	lsr	x1, x0, #3
  40720c:	mov	x0, x1
  407210:	lsl	x0, x0, #2
  407214:	add	x0, x0, x1
  407218:	lsl	x0, x0, #1
  40721c:	sub	x1, x2, x0
  407220:	mov	w0, w1
  407224:	str	w0, [sp, #92]
  407228:	ldr	x1, [sp, #144]
  40722c:	ldr	x0, [sp, #136]
  407230:	udiv	x0, x1, x0
  407234:	str	x0, [sp, #80]
  407238:	ldr	x1, [sp, #176]
  40723c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407240:	movk	x0, #0xcccd
  407244:	umulh	x0, x1, x0
  407248:	lsr	x0, x0, #3
  40724c:	str	x0, [sp, #176]
  407250:	ldr	x1, [sp, #136]
  407254:	mov	x0, x1
  407258:	lsl	x0, x0, #2
  40725c:	add	x0, x0, x1
  407260:	lsl	x0, x0, #1
  407264:	str	x0, [sp, #136]
  407268:	ldr	w0, [sp, #92]
  40726c:	cmp	w0, #0x0
  407270:	b.eq	407294 <ferror@plt+0x4624>  // b.none
  407274:	ldr	x1, [sp, #56]
  407278:	ldr	w0, [sp, #92]
  40727c:	ldr	x2, [sp, #80]
  407280:	udiv	x0, x2, x0
  407284:	udiv	x1, x1, x0
  407288:	ldr	x0, [sp, #64]
  40728c:	add	x0, x1, x0
  407290:	str	x0, [sp, #64]
  407294:	ldr	x0, [sp, #176]
  407298:	cmp	x0, #0x0
  40729c:	b.ne	4071f8 <ferror@plt+0x4588>  // b.any
  4072a0:	b	4072b0 <ferror@plt+0x4640>
  4072a4:	nop
  4072a8:	b	4072b0 <ferror@plt+0x4640>
  4072ac:	nop
  4072b0:	ldr	x1, [sp, #64]
  4072b4:	ldr	x0, [sp, #32]
  4072b8:	str	x1, [x0]
  4072bc:	ldr	w0, [sp, #168]
  4072c0:	cmp	w0, #0x0
  4072c4:	b.ge	4072dc <ferror@plt+0x466c>  // b.tcont
  4072c8:	bl	402bf0 <__errno_location@plt>
  4072cc:	mov	x1, x0
  4072d0:	ldr	w0, [sp, #168]
  4072d4:	neg	w0, w0
  4072d8:	str	w0, [x1]
  4072dc:	ldr	w0, [sp, #168]
  4072e0:	ldp	x29, x30, [sp], #192
  4072e4:	ret
  4072e8:	stp	x29, x30, [sp, #-32]!
  4072ec:	mov	x29, sp
  4072f0:	str	x0, [sp, #24]
  4072f4:	str	x1, [sp, #16]
  4072f8:	mov	x2, #0x0                   	// #0
  4072fc:	ldr	x1, [sp, #16]
  407300:	ldr	x0, [sp, #24]
  407304:	bl	406c78 <ferror@plt+0x4008>
  407308:	ldp	x29, x30, [sp], #32
  40730c:	ret
  407310:	stp	x29, x30, [sp, #-48]!
  407314:	mov	x29, sp
  407318:	str	x0, [sp, #24]
  40731c:	str	x1, [sp, #16]
  407320:	ldr	x0, [sp, #24]
  407324:	str	x0, [sp, #40]
  407328:	b	407338 <ferror@plt+0x46c8>
  40732c:	ldr	x0, [sp, #40]
  407330:	add	x0, x0, #0x1
  407334:	str	x0, [sp, #40]
  407338:	ldr	x0, [sp, #40]
  40733c:	cmp	x0, #0x0
  407340:	b.eq	407384 <ferror@plt+0x4714>  // b.none
  407344:	ldr	x0, [sp, #40]
  407348:	ldrsb	w0, [x0]
  40734c:	cmp	w0, #0x0
  407350:	b.eq	407384 <ferror@plt+0x4714>  // b.none
  407354:	bl	4029c0 <__ctype_b_loc@plt>
  407358:	ldr	x1, [x0]
  40735c:	ldr	x0, [sp, #40]
  407360:	ldrsb	w0, [x0]
  407364:	and	w0, w0, #0xff
  407368:	and	x0, x0, #0xff
  40736c:	lsl	x0, x0, #1
  407370:	add	x0, x1, x0
  407374:	ldrh	w0, [x0]
  407378:	and	w0, w0, #0x800
  40737c:	cmp	w0, #0x0
  407380:	b.ne	40732c <ferror@plt+0x46bc>  // b.any
  407384:	ldr	x0, [sp, #16]
  407388:	cmp	x0, #0x0
  40738c:	b.eq	40739c <ferror@plt+0x472c>  // b.none
  407390:	ldr	x0, [sp, #16]
  407394:	ldr	x1, [sp, #40]
  407398:	str	x1, [x0]
  40739c:	ldr	x0, [sp, #40]
  4073a0:	cmp	x0, #0x0
  4073a4:	b.eq	4073d0 <ferror@plt+0x4760>  // b.none
  4073a8:	ldr	x1, [sp, #40]
  4073ac:	ldr	x0, [sp, #24]
  4073b0:	cmp	x1, x0
  4073b4:	b.ls	4073d0 <ferror@plt+0x4760>  // b.plast
  4073b8:	ldr	x0, [sp, #40]
  4073bc:	ldrsb	w0, [x0]
  4073c0:	cmp	w0, #0x0
  4073c4:	b.ne	4073d0 <ferror@plt+0x4760>  // b.any
  4073c8:	mov	w0, #0x1                   	// #1
  4073cc:	b	4073d4 <ferror@plt+0x4764>
  4073d0:	mov	w0, #0x0                   	// #0
  4073d4:	ldp	x29, x30, [sp], #48
  4073d8:	ret
  4073dc:	stp	x29, x30, [sp, #-48]!
  4073e0:	mov	x29, sp
  4073e4:	str	x0, [sp, #24]
  4073e8:	str	x1, [sp, #16]
  4073ec:	ldr	x0, [sp, #24]
  4073f0:	str	x0, [sp, #40]
  4073f4:	b	407404 <ferror@plt+0x4794>
  4073f8:	ldr	x0, [sp, #40]
  4073fc:	add	x0, x0, #0x1
  407400:	str	x0, [sp, #40]
  407404:	ldr	x0, [sp, #40]
  407408:	cmp	x0, #0x0
  40740c:	b.eq	407450 <ferror@plt+0x47e0>  // b.none
  407410:	ldr	x0, [sp, #40]
  407414:	ldrsb	w0, [x0]
  407418:	cmp	w0, #0x0
  40741c:	b.eq	407450 <ferror@plt+0x47e0>  // b.none
  407420:	bl	4029c0 <__ctype_b_loc@plt>
  407424:	ldr	x1, [x0]
  407428:	ldr	x0, [sp, #40]
  40742c:	ldrsb	w0, [x0]
  407430:	and	w0, w0, #0xff
  407434:	and	x0, x0, #0xff
  407438:	lsl	x0, x0, #1
  40743c:	add	x0, x1, x0
  407440:	ldrh	w0, [x0]
  407444:	and	w0, w0, #0x1000
  407448:	cmp	w0, #0x0
  40744c:	b.ne	4073f8 <ferror@plt+0x4788>  // b.any
  407450:	ldr	x0, [sp, #16]
  407454:	cmp	x0, #0x0
  407458:	b.eq	407468 <ferror@plt+0x47f8>  // b.none
  40745c:	ldr	x0, [sp, #16]
  407460:	ldr	x1, [sp, #40]
  407464:	str	x1, [x0]
  407468:	ldr	x0, [sp, #40]
  40746c:	cmp	x0, #0x0
  407470:	b.eq	40749c <ferror@plt+0x482c>  // b.none
  407474:	ldr	x1, [sp, #40]
  407478:	ldr	x0, [sp, #24]
  40747c:	cmp	x1, x0
  407480:	b.ls	40749c <ferror@plt+0x482c>  // b.plast
  407484:	ldr	x0, [sp, #40]
  407488:	ldrsb	w0, [x0]
  40748c:	cmp	w0, #0x0
  407490:	b.ne	40749c <ferror@plt+0x482c>  // b.any
  407494:	mov	w0, #0x1                   	// #1
  407498:	b	4074a0 <ferror@plt+0x4830>
  40749c:	mov	w0, #0x0                   	// #0
  4074a0:	ldp	x29, x30, [sp], #48
  4074a4:	ret
  4074a8:	stp	x29, x30, [sp, #-256]!
  4074ac:	mov	x29, sp
  4074b0:	str	x0, [sp, #24]
  4074b4:	str	x1, [sp, #16]
  4074b8:	str	x2, [sp, #208]
  4074bc:	str	x3, [sp, #216]
  4074c0:	str	x4, [sp, #224]
  4074c4:	str	x5, [sp, #232]
  4074c8:	str	x6, [sp, #240]
  4074cc:	str	x7, [sp, #248]
  4074d0:	str	q0, [sp, #80]
  4074d4:	str	q1, [sp, #96]
  4074d8:	str	q2, [sp, #112]
  4074dc:	str	q3, [sp, #128]
  4074e0:	str	q4, [sp, #144]
  4074e4:	str	q5, [sp, #160]
  4074e8:	str	q6, [sp, #176]
  4074ec:	str	q7, [sp, #192]
  4074f0:	add	x0, sp, #0x100
  4074f4:	str	x0, [sp, #32]
  4074f8:	add	x0, sp, #0x100
  4074fc:	str	x0, [sp, #40]
  407500:	add	x0, sp, #0xd0
  407504:	str	x0, [sp, #48]
  407508:	mov	w0, #0xffffffd0            	// #-48
  40750c:	str	w0, [sp, #56]
  407510:	mov	w0, #0xffffff80            	// #-128
  407514:	str	w0, [sp, #60]
  407518:	ldr	w1, [sp, #56]
  40751c:	ldr	x0, [sp, #32]
  407520:	cmp	w1, #0x0
  407524:	b.lt	407538 <ferror@plt+0x48c8>  // b.tstop
  407528:	add	x1, x0, #0xf
  40752c:	and	x1, x1, #0xfffffffffffffff8
  407530:	str	x1, [sp, #32]
  407534:	b	407568 <ferror@plt+0x48f8>
  407538:	add	w2, w1, #0x8
  40753c:	str	w2, [sp, #56]
  407540:	ldr	w2, [sp, #56]
  407544:	cmp	w2, #0x0
  407548:	b.le	40755c <ferror@plt+0x48ec>
  40754c:	add	x1, x0, #0xf
  407550:	and	x1, x1, #0xfffffffffffffff8
  407554:	str	x1, [sp, #32]
  407558:	b	407568 <ferror@plt+0x48f8>
  40755c:	ldr	x2, [sp, #40]
  407560:	sxtw	x0, w1
  407564:	add	x0, x2, x0
  407568:	ldr	x0, [x0]
  40756c:	str	x0, [sp, #72]
  407570:	ldr	x0, [sp, #72]
  407574:	cmp	x0, #0x0
  407578:	b.eq	407618 <ferror@plt+0x49a8>  // b.none
  40757c:	ldr	w1, [sp, #56]
  407580:	ldr	x0, [sp, #32]
  407584:	cmp	w1, #0x0
  407588:	b.lt	40759c <ferror@plt+0x492c>  // b.tstop
  40758c:	add	x1, x0, #0xf
  407590:	and	x1, x1, #0xfffffffffffffff8
  407594:	str	x1, [sp, #32]
  407598:	b	4075cc <ferror@plt+0x495c>
  40759c:	add	w2, w1, #0x8
  4075a0:	str	w2, [sp, #56]
  4075a4:	ldr	w2, [sp, #56]
  4075a8:	cmp	w2, #0x0
  4075ac:	b.le	4075c0 <ferror@plt+0x4950>
  4075b0:	add	x1, x0, #0xf
  4075b4:	and	x1, x1, #0xfffffffffffffff8
  4075b8:	str	x1, [sp, #32]
  4075bc:	b	4075cc <ferror@plt+0x495c>
  4075c0:	ldr	x2, [sp, #40]
  4075c4:	sxtw	x0, w1
  4075c8:	add	x0, x2, x0
  4075cc:	ldr	x0, [x0]
  4075d0:	str	x0, [sp, #64]
  4075d4:	ldr	x0, [sp, #64]
  4075d8:	cmp	x0, #0x0
  4075dc:	b.eq	407620 <ferror@plt+0x49b0>  // b.none
  4075e0:	ldr	x1, [sp, #72]
  4075e4:	ldr	x0, [sp, #24]
  4075e8:	bl	4029a0 <strcmp@plt>
  4075ec:	cmp	w0, #0x0
  4075f0:	b.ne	4075fc <ferror@plt+0x498c>  // b.any
  4075f4:	mov	w0, #0x1                   	// #1
  4075f8:	b	407648 <ferror@plt+0x49d8>
  4075fc:	ldr	x1, [sp, #64]
  407600:	ldr	x0, [sp, #24]
  407604:	bl	4029a0 <strcmp@plt>
  407608:	cmp	w0, #0x0
  40760c:	b.ne	407518 <ferror@plt+0x48a8>  // b.any
  407610:	mov	w0, #0x0                   	// #0
  407614:	b	407648 <ferror@plt+0x49d8>
  407618:	nop
  40761c:	b	407624 <ferror@plt+0x49b4>
  407620:	nop
  407624:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407628:	add	x0, x0, #0x478
  40762c:	ldr	w4, [x0]
  407630:	ldr	x3, [sp, #24]
  407634:	ldr	x2, [sp, #16]
  407638:	adrp	x0, 40b000 <ferror@plt+0x8390>
  40763c:	add	x1, x0, #0x160
  407640:	mov	w0, w4
  407644:	bl	402b90 <errx@plt>
  407648:	ldp	x29, x30, [sp], #256
  40764c:	ret
  407650:	sub	sp, sp, #0x20
  407654:	str	x0, [sp, #24]
  407658:	str	x1, [sp, #16]
  40765c:	str	w2, [sp, #12]
  407660:	b	407690 <ferror@plt+0x4a20>
  407664:	ldr	x0, [sp, #24]
  407668:	ldrsb	w1, [x0]
  40766c:	ldr	w0, [sp, #12]
  407670:	sxtb	w0, w0
  407674:	cmp	w1, w0
  407678:	b.ne	407684 <ferror@plt+0x4a14>  // b.any
  40767c:	ldr	x0, [sp, #24]
  407680:	b	4076b8 <ferror@plt+0x4a48>
  407684:	ldr	x0, [sp, #24]
  407688:	add	x0, x0, #0x1
  40768c:	str	x0, [sp, #24]
  407690:	ldr	x0, [sp, #16]
  407694:	sub	x1, x0, #0x1
  407698:	str	x1, [sp, #16]
  40769c:	cmp	x0, #0x0
  4076a0:	b.eq	4076b4 <ferror@plt+0x4a44>  // b.none
  4076a4:	ldr	x0, [sp, #24]
  4076a8:	ldrsb	w0, [x0]
  4076ac:	cmp	w0, #0x0
  4076b0:	b.ne	407664 <ferror@plt+0x49f4>  // b.any
  4076b4:	mov	x0, #0x0                   	// #0
  4076b8:	add	sp, sp, #0x20
  4076bc:	ret
  4076c0:	stp	x29, x30, [sp, #-48]!
  4076c4:	mov	x29, sp
  4076c8:	str	x0, [sp, #24]
  4076cc:	str	x1, [sp, #16]
  4076d0:	ldr	x1, [sp, #16]
  4076d4:	ldr	x0, [sp, #24]
  4076d8:	bl	407814 <ferror@plt+0x4ba4>
  4076dc:	str	w0, [sp, #44]
  4076e0:	ldr	w0, [sp, #44]
  4076e4:	cmn	w0, #0x8, lsl #12
  4076e8:	b.lt	4076fc <ferror@plt+0x4a8c>  // b.tstop
  4076ec:	ldr	w1, [sp, #44]
  4076f0:	mov	w0, #0x7fff                	// #32767
  4076f4:	cmp	w1, w0
  4076f8:	b.le	407730 <ferror@plt+0x4ac0>
  4076fc:	bl	402bf0 <__errno_location@plt>
  407700:	mov	x1, x0
  407704:	mov	w0, #0x22                  	// #34
  407708:	str	w0, [x1]
  40770c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407710:	add	x0, x0, #0x478
  407714:	ldr	w4, [x0]
  407718:	ldr	x3, [sp, #24]
  40771c:	ldr	x2, [sp, #16]
  407720:	adrp	x0, 40b000 <ferror@plt+0x8390>
  407724:	add	x1, x0, #0x160
  407728:	mov	w0, w4
  40772c:	bl	402c40 <err@plt>
  407730:	ldr	w0, [sp, #44]
  407734:	sxth	w0, w0
  407738:	ldp	x29, x30, [sp], #48
  40773c:	ret
  407740:	stp	x29, x30, [sp, #-64]!
  407744:	mov	x29, sp
  407748:	str	x0, [sp, #40]
  40774c:	str	x1, [sp, #32]
  407750:	str	w2, [sp, #28]
  407754:	ldr	w2, [sp, #28]
  407758:	ldr	x1, [sp, #32]
  40775c:	ldr	x0, [sp, #40]
  407760:	bl	407894 <ferror@plt+0x4c24>
  407764:	str	w0, [sp, #60]
  407768:	ldr	w1, [sp, #60]
  40776c:	mov	w0, #0xffff                	// #65535
  407770:	cmp	w1, w0
  407774:	b.ls	4077ac <ferror@plt+0x4b3c>  // b.plast
  407778:	bl	402bf0 <__errno_location@plt>
  40777c:	mov	x1, x0
  407780:	mov	w0, #0x22                  	// #34
  407784:	str	w0, [x1]
  407788:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  40778c:	add	x0, x0, #0x478
  407790:	ldr	w4, [x0]
  407794:	ldr	x3, [sp, #40]
  407798:	ldr	x2, [sp, #32]
  40779c:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4077a0:	add	x1, x0, #0x160
  4077a4:	mov	w0, w4
  4077a8:	bl	402c40 <err@plt>
  4077ac:	ldr	w0, [sp, #60]
  4077b0:	and	w0, w0, #0xffff
  4077b4:	ldp	x29, x30, [sp], #64
  4077b8:	ret
  4077bc:	stp	x29, x30, [sp, #-32]!
  4077c0:	mov	x29, sp
  4077c4:	str	x0, [sp, #24]
  4077c8:	str	x1, [sp, #16]
  4077cc:	mov	w2, #0xa                   	// #10
  4077d0:	ldr	x1, [sp, #16]
  4077d4:	ldr	x0, [sp, #24]
  4077d8:	bl	407740 <ferror@plt+0x4ad0>
  4077dc:	and	w0, w0, #0xffff
  4077e0:	ldp	x29, x30, [sp], #32
  4077e4:	ret
  4077e8:	stp	x29, x30, [sp, #-32]!
  4077ec:	mov	x29, sp
  4077f0:	str	x0, [sp, #24]
  4077f4:	str	x1, [sp, #16]
  4077f8:	mov	w2, #0x10                  	// #16
  4077fc:	ldr	x1, [sp, #16]
  407800:	ldr	x0, [sp, #24]
  407804:	bl	407740 <ferror@plt+0x4ad0>
  407808:	and	w0, w0, #0xffff
  40780c:	ldp	x29, x30, [sp], #32
  407810:	ret
  407814:	stp	x29, x30, [sp, #-48]!
  407818:	mov	x29, sp
  40781c:	str	x0, [sp, #24]
  407820:	str	x1, [sp, #16]
  407824:	ldr	x1, [sp, #16]
  407828:	ldr	x0, [sp, #24]
  40782c:	bl	40795c <ferror@plt+0x4cec>
  407830:	str	x0, [sp, #40]
  407834:	ldr	x1, [sp, #40]
  407838:	mov	x0, #0xffffffff80000000    	// #-2147483648
  40783c:	cmp	x1, x0
  407840:	b.lt	407854 <ferror@plt+0x4be4>  // b.tstop
  407844:	ldr	x1, [sp, #40]
  407848:	mov	x0, #0x7fffffff            	// #2147483647
  40784c:	cmp	x1, x0
  407850:	b.le	407888 <ferror@plt+0x4c18>
  407854:	bl	402bf0 <__errno_location@plt>
  407858:	mov	x1, x0
  40785c:	mov	w0, #0x22                  	// #34
  407860:	str	w0, [x1]
  407864:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407868:	add	x0, x0, #0x478
  40786c:	ldr	w4, [x0]
  407870:	ldr	x3, [sp, #24]
  407874:	ldr	x2, [sp, #16]
  407878:	adrp	x0, 40b000 <ferror@plt+0x8390>
  40787c:	add	x1, x0, #0x160
  407880:	mov	w0, w4
  407884:	bl	402c40 <err@plt>
  407888:	ldr	x0, [sp, #40]
  40788c:	ldp	x29, x30, [sp], #48
  407890:	ret
  407894:	stp	x29, x30, [sp, #-64]!
  407898:	mov	x29, sp
  40789c:	str	x0, [sp, #40]
  4078a0:	str	x1, [sp, #32]
  4078a4:	str	w2, [sp, #28]
  4078a8:	ldr	w2, [sp, #28]
  4078ac:	ldr	x1, [sp, #32]
  4078b0:	ldr	x0, [sp, #40]
  4078b4:	bl	407a5c <ferror@plt+0x4dec>
  4078b8:	str	x0, [sp, #56]
  4078bc:	ldr	x1, [sp, #56]
  4078c0:	mov	x0, #0xffffffff            	// #4294967295
  4078c4:	cmp	x1, x0
  4078c8:	b.ls	407900 <ferror@plt+0x4c90>  // b.plast
  4078cc:	bl	402bf0 <__errno_location@plt>
  4078d0:	mov	x1, x0
  4078d4:	mov	w0, #0x22                  	// #34
  4078d8:	str	w0, [x1]
  4078dc:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  4078e0:	add	x0, x0, #0x478
  4078e4:	ldr	w4, [x0]
  4078e8:	ldr	x3, [sp, #40]
  4078ec:	ldr	x2, [sp, #32]
  4078f0:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4078f4:	add	x1, x0, #0x160
  4078f8:	mov	w0, w4
  4078fc:	bl	402c40 <err@plt>
  407900:	ldr	x0, [sp, #56]
  407904:	ldp	x29, x30, [sp], #64
  407908:	ret
  40790c:	stp	x29, x30, [sp, #-32]!
  407910:	mov	x29, sp
  407914:	str	x0, [sp, #24]
  407918:	str	x1, [sp, #16]
  40791c:	mov	w2, #0xa                   	// #10
  407920:	ldr	x1, [sp, #16]
  407924:	ldr	x0, [sp, #24]
  407928:	bl	407894 <ferror@plt+0x4c24>
  40792c:	ldp	x29, x30, [sp], #32
  407930:	ret
  407934:	stp	x29, x30, [sp, #-32]!
  407938:	mov	x29, sp
  40793c:	str	x0, [sp, #24]
  407940:	str	x1, [sp, #16]
  407944:	mov	w2, #0x10                  	// #16
  407948:	ldr	x1, [sp, #16]
  40794c:	ldr	x0, [sp, #24]
  407950:	bl	407894 <ferror@plt+0x4c24>
  407954:	ldp	x29, x30, [sp], #32
  407958:	ret
  40795c:	stp	x29, x30, [sp, #-48]!
  407960:	mov	x29, sp
  407964:	str	x0, [sp, #24]
  407968:	str	x1, [sp, #16]
  40796c:	str	xzr, [sp, #32]
  407970:	bl	402bf0 <__errno_location@plt>
  407974:	str	wzr, [x0]
  407978:	ldr	x0, [sp, #24]
  40797c:	cmp	x0, #0x0
  407980:	b.eq	4079f0 <ferror@plt+0x4d80>  // b.none
  407984:	ldr	x0, [sp, #24]
  407988:	ldrsb	w0, [x0]
  40798c:	cmp	w0, #0x0
  407990:	b.eq	4079f0 <ferror@plt+0x4d80>  // b.none
  407994:	add	x0, sp, #0x20
  407998:	mov	w2, #0xa                   	// #10
  40799c:	mov	x1, x0
  4079a0:	ldr	x0, [sp, #24]
  4079a4:	bl	402630 <strtoimax@plt>
  4079a8:	str	x0, [sp, #40]
  4079ac:	bl	402bf0 <__errno_location@plt>
  4079b0:	ldr	w0, [x0]
  4079b4:	cmp	w0, #0x0
  4079b8:	b.ne	4079f8 <ferror@plt+0x4d88>  // b.any
  4079bc:	ldr	x0, [sp, #32]
  4079c0:	ldr	x1, [sp, #24]
  4079c4:	cmp	x1, x0
  4079c8:	b.eq	4079f8 <ferror@plt+0x4d88>  // b.none
  4079cc:	ldr	x0, [sp, #32]
  4079d0:	cmp	x0, #0x0
  4079d4:	b.eq	4079e8 <ferror@plt+0x4d78>  // b.none
  4079d8:	ldr	x0, [sp, #32]
  4079dc:	ldrsb	w0, [x0]
  4079e0:	cmp	w0, #0x0
  4079e4:	b.ne	4079f8 <ferror@plt+0x4d88>  // b.any
  4079e8:	ldr	x0, [sp, #40]
  4079ec:	b	407a54 <ferror@plt+0x4de4>
  4079f0:	nop
  4079f4:	b	4079fc <ferror@plt+0x4d8c>
  4079f8:	nop
  4079fc:	bl	402bf0 <__errno_location@plt>
  407a00:	ldr	w0, [x0]
  407a04:	cmp	w0, #0x22
  407a08:	b.ne	407a30 <ferror@plt+0x4dc0>  // b.any
  407a0c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407a10:	add	x0, x0, #0x478
  407a14:	ldr	w4, [x0]
  407a18:	ldr	x3, [sp, #24]
  407a1c:	ldr	x2, [sp, #16]
  407a20:	adrp	x0, 40b000 <ferror@plt+0x8390>
  407a24:	add	x1, x0, #0x160
  407a28:	mov	w0, w4
  407a2c:	bl	402c40 <err@plt>
  407a30:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407a34:	add	x0, x0, #0x478
  407a38:	ldr	w4, [x0]
  407a3c:	ldr	x3, [sp, #24]
  407a40:	ldr	x2, [sp, #16]
  407a44:	adrp	x0, 40b000 <ferror@plt+0x8390>
  407a48:	add	x1, x0, #0x160
  407a4c:	mov	w0, w4
  407a50:	bl	402b90 <errx@plt>
  407a54:	ldp	x29, x30, [sp], #48
  407a58:	ret
  407a5c:	stp	x29, x30, [sp, #-64]!
  407a60:	mov	x29, sp
  407a64:	str	x0, [sp, #40]
  407a68:	str	x1, [sp, #32]
  407a6c:	str	w2, [sp, #28]
  407a70:	str	xzr, [sp, #48]
  407a74:	bl	402bf0 <__errno_location@plt>
  407a78:	str	wzr, [x0]
  407a7c:	ldr	x0, [sp, #40]
  407a80:	cmp	x0, #0x0
  407a84:	b.eq	407af4 <ferror@plt+0x4e84>  // b.none
  407a88:	ldr	x0, [sp, #40]
  407a8c:	ldrsb	w0, [x0]
  407a90:	cmp	w0, #0x0
  407a94:	b.eq	407af4 <ferror@plt+0x4e84>  // b.none
  407a98:	add	x0, sp, #0x30
  407a9c:	ldr	w2, [sp, #28]
  407aa0:	mov	x1, x0
  407aa4:	ldr	x0, [sp, #40]
  407aa8:	bl	402910 <strtoumax@plt>
  407aac:	str	x0, [sp, #56]
  407ab0:	bl	402bf0 <__errno_location@plt>
  407ab4:	ldr	w0, [x0]
  407ab8:	cmp	w0, #0x0
  407abc:	b.ne	407afc <ferror@plt+0x4e8c>  // b.any
  407ac0:	ldr	x0, [sp, #48]
  407ac4:	ldr	x1, [sp, #40]
  407ac8:	cmp	x1, x0
  407acc:	b.eq	407afc <ferror@plt+0x4e8c>  // b.none
  407ad0:	ldr	x0, [sp, #48]
  407ad4:	cmp	x0, #0x0
  407ad8:	b.eq	407aec <ferror@plt+0x4e7c>  // b.none
  407adc:	ldr	x0, [sp, #48]
  407ae0:	ldrsb	w0, [x0]
  407ae4:	cmp	w0, #0x0
  407ae8:	b.ne	407afc <ferror@plt+0x4e8c>  // b.any
  407aec:	ldr	x0, [sp, #56]
  407af0:	b	407b58 <ferror@plt+0x4ee8>
  407af4:	nop
  407af8:	b	407b00 <ferror@plt+0x4e90>
  407afc:	nop
  407b00:	bl	402bf0 <__errno_location@plt>
  407b04:	ldr	w0, [x0]
  407b08:	cmp	w0, #0x22
  407b0c:	b.ne	407b34 <ferror@plt+0x4ec4>  // b.any
  407b10:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407b14:	add	x0, x0, #0x478
  407b18:	ldr	w4, [x0]
  407b1c:	ldr	x3, [sp, #40]
  407b20:	ldr	x2, [sp, #32]
  407b24:	adrp	x0, 40b000 <ferror@plt+0x8390>
  407b28:	add	x1, x0, #0x160
  407b2c:	mov	w0, w4
  407b30:	bl	402c40 <err@plt>
  407b34:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407b38:	add	x0, x0, #0x478
  407b3c:	ldr	w4, [x0]
  407b40:	ldr	x3, [sp, #40]
  407b44:	ldr	x2, [sp, #32]
  407b48:	adrp	x0, 40b000 <ferror@plt+0x8390>
  407b4c:	add	x1, x0, #0x160
  407b50:	mov	w0, w4
  407b54:	bl	402b90 <errx@plt>
  407b58:	ldp	x29, x30, [sp], #64
  407b5c:	ret
  407b60:	stp	x29, x30, [sp, #-32]!
  407b64:	mov	x29, sp
  407b68:	str	x0, [sp, #24]
  407b6c:	str	x1, [sp, #16]
  407b70:	mov	w2, #0xa                   	// #10
  407b74:	ldr	x1, [sp, #16]
  407b78:	ldr	x0, [sp, #24]
  407b7c:	bl	407a5c <ferror@plt+0x4dec>
  407b80:	ldp	x29, x30, [sp], #32
  407b84:	ret
  407b88:	stp	x29, x30, [sp, #-32]!
  407b8c:	mov	x29, sp
  407b90:	str	x0, [sp, #24]
  407b94:	str	x1, [sp, #16]
  407b98:	mov	w2, #0x10                  	// #16
  407b9c:	ldr	x1, [sp, #16]
  407ba0:	ldr	x0, [sp, #24]
  407ba4:	bl	407a5c <ferror@plt+0x4dec>
  407ba8:	ldp	x29, x30, [sp], #32
  407bac:	ret
  407bb0:	stp	x29, x30, [sp, #-48]!
  407bb4:	mov	x29, sp
  407bb8:	str	x0, [sp, #24]
  407bbc:	str	x1, [sp, #16]
  407bc0:	str	xzr, [sp, #32]
  407bc4:	bl	402bf0 <__errno_location@plt>
  407bc8:	str	wzr, [x0]
  407bcc:	ldr	x0, [sp, #24]
  407bd0:	cmp	x0, #0x0
  407bd4:	b.eq	407c40 <ferror@plt+0x4fd0>  // b.none
  407bd8:	ldr	x0, [sp, #24]
  407bdc:	ldrsb	w0, [x0]
  407be0:	cmp	w0, #0x0
  407be4:	b.eq	407c40 <ferror@plt+0x4fd0>  // b.none
  407be8:	add	x0, sp, #0x20
  407bec:	mov	x1, x0
  407bf0:	ldr	x0, [sp, #24]
  407bf4:	bl	402650 <strtod@plt>
  407bf8:	str	d0, [sp, #40]
  407bfc:	bl	402bf0 <__errno_location@plt>
  407c00:	ldr	w0, [x0]
  407c04:	cmp	w0, #0x0
  407c08:	b.ne	407c48 <ferror@plt+0x4fd8>  // b.any
  407c0c:	ldr	x0, [sp, #32]
  407c10:	ldr	x1, [sp, #24]
  407c14:	cmp	x1, x0
  407c18:	b.eq	407c48 <ferror@plt+0x4fd8>  // b.none
  407c1c:	ldr	x0, [sp, #32]
  407c20:	cmp	x0, #0x0
  407c24:	b.eq	407c38 <ferror@plt+0x4fc8>  // b.none
  407c28:	ldr	x0, [sp, #32]
  407c2c:	ldrsb	w0, [x0]
  407c30:	cmp	w0, #0x0
  407c34:	b.ne	407c48 <ferror@plt+0x4fd8>  // b.any
  407c38:	ldr	d0, [sp, #40]
  407c3c:	b	407ca4 <ferror@plt+0x5034>
  407c40:	nop
  407c44:	b	407c4c <ferror@plt+0x4fdc>
  407c48:	nop
  407c4c:	bl	402bf0 <__errno_location@plt>
  407c50:	ldr	w0, [x0]
  407c54:	cmp	w0, #0x22
  407c58:	b.ne	407c80 <ferror@plt+0x5010>  // b.any
  407c5c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407c60:	add	x0, x0, #0x478
  407c64:	ldr	w4, [x0]
  407c68:	ldr	x3, [sp, #24]
  407c6c:	ldr	x2, [sp, #16]
  407c70:	adrp	x0, 40b000 <ferror@plt+0x8390>
  407c74:	add	x1, x0, #0x160
  407c78:	mov	w0, w4
  407c7c:	bl	402c40 <err@plt>
  407c80:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407c84:	add	x0, x0, #0x478
  407c88:	ldr	w4, [x0]
  407c8c:	ldr	x3, [sp, #24]
  407c90:	ldr	x2, [sp, #16]
  407c94:	adrp	x0, 40b000 <ferror@plt+0x8390>
  407c98:	add	x1, x0, #0x160
  407c9c:	mov	w0, w4
  407ca0:	bl	402b90 <errx@plt>
  407ca4:	ldp	x29, x30, [sp], #48
  407ca8:	ret
  407cac:	stp	x29, x30, [sp, #-48]!
  407cb0:	mov	x29, sp
  407cb4:	str	x0, [sp, #24]
  407cb8:	str	x1, [sp, #16]
  407cbc:	str	xzr, [sp, #32]
  407cc0:	bl	402bf0 <__errno_location@plt>
  407cc4:	str	wzr, [x0]
  407cc8:	ldr	x0, [sp, #24]
  407ccc:	cmp	x0, #0x0
  407cd0:	b.eq	407d40 <ferror@plt+0x50d0>  // b.none
  407cd4:	ldr	x0, [sp, #24]
  407cd8:	ldrsb	w0, [x0]
  407cdc:	cmp	w0, #0x0
  407ce0:	b.eq	407d40 <ferror@plt+0x50d0>  // b.none
  407ce4:	add	x0, sp, #0x20
  407ce8:	mov	w2, #0xa                   	// #10
  407cec:	mov	x1, x0
  407cf0:	ldr	x0, [sp, #24]
  407cf4:	bl	4029f0 <strtol@plt>
  407cf8:	str	x0, [sp, #40]
  407cfc:	bl	402bf0 <__errno_location@plt>
  407d00:	ldr	w0, [x0]
  407d04:	cmp	w0, #0x0
  407d08:	b.ne	407d48 <ferror@plt+0x50d8>  // b.any
  407d0c:	ldr	x0, [sp, #32]
  407d10:	ldr	x1, [sp, #24]
  407d14:	cmp	x1, x0
  407d18:	b.eq	407d48 <ferror@plt+0x50d8>  // b.none
  407d1c:	ldr	x0, [sp, #32]
  407d20:	cmp	x0, #0x0
  407d24:	b.eq	407d38 <ferror@plt+0x50c8>  // b.none
  407d28:	ldr	x0, [sp, #32]
  407d2c:	ldrsb	w0, [x0]
  407d30:	cmp	w0, #0x0
  407d34:	b.ne	407d48 <ferror@plt+0x50d8>  // b.any
  407d38:	ldr	x0, [sp, #40]
  407d3c:	b	407da4 <ferror@plt+0x5134>
  407d40:	nop
  407d44:	b	407d4c <ferror@plt+0x50dc>
  407d48:	nop
  407d4c:	bl	402bf0 <__errno_location@plt>
  407d50:	ldr	w0, [x0]
  407d54:	cmp	w0, #0x22
  407d58:	b.ne	407d80 <ferror@plt+0x5110>  // b.any
  407d5c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407d60:	add	x0, x0, #0x478
  407d64:	ldr	w4, [x0]
  407d68:	ldr	x3, [sp, #24]
  407d6c:	ldr	x2, [sp, #16]
  407d70:	adrp	x0, 40b000 <ferror@plt+0x8390>
  407d74:	add	x1, x0, #0x160
  407d78:	mov	w0, w4
  407d7c:	bl	402c40 <err@plt>
  407d80:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407d84:	add	x0, x0, #0x478
  407d88:	ldr	w4, [x0]
  407d8c:	ldr	x3, [sp, #24]
  407d90:	ldr	x2, [sp, #16]
  407d94:	adrp	x0, 40b000 <ferror@plt+0x8390>
  407d98:	add	x1, x0, #0x160
  407d9c:	mov	w0, w4
  407da0:	bl	402b90 <errx@plt>
  407da4:	ldp	x29, x30, [sp], #48
  407da8:	ret
  407dac:	stp	x29, x30, [sp, #-48]!
  407db0:	mov	x29, sp
  407db4:	str	x0, [sp, #24]
  407db8:	str	x1, [sp, #16]
  407dbc:	str	xzr, [sp, #32]
  407dc0:	bl	402bf0 <__errno_location@plt>
  407dc4:	str	wzr, [x0]
  407dc8:	ldr	x0, [sp, #24]
  407dcc:	cmp	x0, #0x0
  407dd0:	b.eq	407e40 <ferror@plt+0x51d0>  // b.none
  407dd4:	ldr	x0, [sp, #24]
  407dd8:	ldrsb	w0, [x0]
  407ddc:	cmp	w0, #0x0
  407de0:	b.eq	407e40 <ferror@plt+0x51d0>  // b.none
  407de4:	add	x0, sp, #0x20
  407de8:	mov	w2, #0xa                   	// #10
  407dec:	mov	x1, x0
  407df0:	ldr	x0, [sp, #24]
  407df4:	bl	4025c0 <strtoul@plt>
  407df8:	str	x0, [sp, #40]
  407dfc:	bl	402bf0 <__errno_location@plt>
  407e00:	ldr	w0, [x0]
  407e04:	cmp	w0, #0x0
  407e08:	b.ne	407e48 <ferror@plt+0x51d8>  // b.any
  407e0c:	ldr	x0, [sp, #32]
  407e10:	ldr	x1, [sp, #24]
  407e14:	cmp	x1, x0
  407e18:	b.eq	407e48 <ferror@plt+0x51d8>  // b.none
  407e1c:	ldr	x0, [sp, #32]
  407e20:	cmp	x0, #0x0
  407e24:	b.eq	407e38 <ferror@plt+0x51c8>  // b.none
  407e28:	ldr	x0, [sp, #32]
  407e2c:	ldrsb	w0, [x0]
  407e30:	cmp	w0, #0x0
  407e34:	b.ne	407e48 <ferror@plt+0x51d8>  // b.any
  407e38:	ldr	x0, [sp, #40]
  407e3c:	b	407ea4 <ferror@plt+0x5234>
  407e40:	nop
  407e44:	b	407e4c <ferror@plt+0x51dc>
  407e48:	nop
  407e4c:	bl	402bf0 <__errno_location@plt>
  407e50:	ldr	w0, [x0]
  407e54:	cmp	w0, #0x22
  407e58:	b.ne	407e80 <ferror@plt+0x5210>  // b.any
  407e5c:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407e60:	add	x0, x0, #0x478
  407e64:	ldr	w4, [x0]
  407e68:	ldr	x3, [sp, #24]
  407e6c:	ldr	x2, [sp, #16]
  407e70:	adrp	x0, 40b000 <ferror@plt+0x8390>
  407e74:	add	x1, x0, #0x160
  407e78:	mov	w0, w4
  407e7c:	bl	402c40 <err@plt>
  407e80:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407e84:	add	x0, x0, #0x478
  407e88:	ldr	w4, [x0]
  407e8c:	ldr	x3, [sp, #24]
  407e90:	ldr	x2, [sp, #16]
  407e94:	adrp	x0, 40b000 <ferror@plt+0x8390>
  407e98:	add	x1, x0, #0x160
  407e9c:	mov	w0, w4
  407ea0:	bl	402b90 <errx@plt>
  407ea4:	ldp	x29, x30, [sp], #48
  407ea8:	ret
  407eac:	stp	x29, x30, [sp, #-48]!
  407eb0:	mov	x29, sp
  407eb4:	str	x0, [sp, #24]
  407eb8:	str	x1, [sp, #16]
  407ebc:	add	x0, sp, #0x28
  407ec0:	mov	x1, x0
  407ec4:	ldr	x0, [sp, #24]
  407ec8:	bl	4072e8 <ferror@plt+0x4678>
  407ecc:	cmp	w0, #0x0
  407ed0:	b.ne	407edc <ferror@plt+0x526c>  // b.any
  407ed4:	ldr	x0, [sp, #40]
  407ed8:	b	407f34 <ferror@plt+0x52c4>
  407edc:	bl	402bf0 <__errno_location@plt>
  407ee0:	ldr	w0, [x0]
  407ee4:	cmp	w0, #0x0
  407ee8:	b.eq	407f10 <ferror@plt+0x52a0>  // b.none
  407eec:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407ef0:	add	x0, x0, #0x478
  407ef4:	ldr	w4, [x0]
  407ef8:	ldr	x3, [sp, #24]
  407efc:	ldr	x2, [sp, #16]
  407f00:	adrp	x0, 40b000 <ferror@plt+0x8390>
  407f04:	add	x1, x0, #0x160
  407f08:	mov	w0, w4
  407f0c:	bl	402c40 <err@plt>
  407f10:	adrp	x0, 41d000 <ferror@plt+0x1a390>
  407f14:	add	x0, x0, #0x478
  407f18:	ldr	w4, [x0]
  407f1c:	ldr	x3, [sp, #24]
  407f20:	ldr	x2, [sp, #16]
  407f24:	adrp	x0, 40b000 <ferror@plt+0x8390>
  407f28:	add	x1, x0, #0x160
  407f2c:	mov	w0, w4
  407f30:	bl	402b90 <errx@plt>
  407f34:	ldp	x29, x30, [sp], #48
  407f38:	ret
  407f3c:	stp	x29, x30, [sp, #-64]!
  407f40:	mov	x29, sp
  407f44:	str	x0, [sp, #40]
  407f48:	str	x1, [sp, #32]
  407f4c:	str	x2, [sp, #24]
  407f50:	ldr	x1, [sp, #24]
  407f54:	ldr	x0, [sp, #40]
  407f58:	bl	407bb0 <ferror@plt+0x4f40>
  407f5c:	str	d0, [sp, #56]
  407f60:	ldr	d0, [sp, #56]
  407f64:	fcvtzs	d0, d0
  407f68:	ldr	x0, [sp, #32]
  407f6c:	str	d0, [x0]
  407f70:	ldr	x0, [sp, #32]
  407f74:	ldr	d0, [x0]
  407f78:	scvtf	d0, d0
  407f7c:	ldr	d1, [sp, #56]
  407f80:	fsub	d0, d1, d0
  407f84:	mov	x0, #0x848000000000        	// #145685290680320
  407f88:	movk	x0, #0x412e, lsl #48
  407f8c:	fmov	d1, x0
  407f90:	fmul	d0, d0, d1
  407f94:	fcvtzs	d0, d0
  407f98:	ldr	x0, [sp, #32]
  407f9c:	str	d0, [x0, #8]
  407fa0:	nop
  407fa4:	ldp	x29, x30, [sp], #64
  407fa8:	ret
  407fac:	sub	sp, sp, #0x20
  407fb0:	str	w0, [sp, #12]
  407fb4:	str	x1, [sp]
  407fb8:	strh	wzr, [sp, #30]
  407fbc:	ldr	w0, [sp, #12]
  407fc0:	and	w0, w0, #0xf000
  407fc4:	cmp	w0, #0x4, lsl #12
  407fc8:	b.ne	407ff0 <ferror@plt+0x5380>  // b.any
  407fcc:	ldrh	w0, [sp, #30]
  407fd0:	add	w1, w0, #0x1
  407fd4:	strh	w1, [sp, #30]
  407fd8:	and	x0, x0, #0xffff
  407fdc:	ldr	x1, [sp]
  407fe0:	add	x0, x1, x0
  407fe4:	mov	w1, #0x64                  	// #100
  407fe8:	strb	w1, [x0]
  407fec:	b	408124 <ferror@plt+0x54b4>
  407ff0:	ldr	w0, [sp, #12]
  407ff4:	and	w0, w0, #0xf000
  407ff8:	cmp	w0, #0xa, lsl #12
  407ffc:	b.ne	408024 <ferror@plt+0x53b4>  // b.any
  408000:	ldrh	w0, [sp, #30]
  408004:	add	w1, w0, #0x1
  408008:	strh	w1, [sp, #30]
  40800c:	and	x0, x0, #0xffff
  408010:	ldr	x1, [sp]
  408014:	add	x0, x1, x0
  408018:	mov	w1, #0x6c                  	// #108
  40801c:	strb	w1, [x0]
  408020:	b	408124 <ferror@plt+0x54b4>
  408024:	ldr	w0, [sp, #12]
  408028:	and	w0, w0, #0xf000
  40802c:	cmp	w0, #0x2, lsl #12
  408030:	b.ne	408058 <ferror@plt+0x53e8>  // b.any
  408034:	ldrh	w0, [sp, #30]
  408038:	add	w1, w0, #0x1
  40803c:	strh	w1, [sp, #30]
  408040:	and	x0, x0, #0xffff
  408044:	ldr	x1, [sp]
  408048:	add	x0, x1, x0
  40804c:	mov	w1, #0x63                  	// #99
  408050:	strb	w1, [x0]
  408054:	b	408124 <ferror@plt+0x54b4>
  408058:	ldr	w0, [sp, #12]
  40805c:	and	w0, w0, #0xf000
  408060:	cmp	w0, #0x6, lsl #12
  408064:	b.ne	40808c <ferror@plt+0x541c>  // b.any
  408068:	ldrh	w0, [sp, #30]
  40806c:	add	w1, w0, #0x1
  408070:	strh	w1, [sp, #30]
  408074:	and	x0, x0, #0xffff
  408078:	ldr	x1, [sp]
  40807c:	add	x0, x1, x0
  408080:	mov	w1, #0x62                  	// #98
  408084:	strb	w1, [x0]
  408088:	b	408124 <ferror@plt+0x54b4>
  40808c:	ldr	w0, [sp, #12]
  408090:	and	w0, w0, #0xf000
  408094:	cmp	w0, #0xc, lsl #12
  408098:	b.ne	4080c0 <ferror@plt+0x5450>  // b.any
  40809c:	ldrh	w0, [sp, #30]
  4080a0:	add	w1, w0, #0x1
  4080a4:	strh	w1, [sp, #30]
  4080a8:	and	x0, x0, #0xffff
  4080ac:	ldr	x1, [sp]
  4080b0:	add	x0, x1, x0
  4080b4:	mov	w1, #0x73                  	// #115
  4080b8:	strb	w1, [x0]
  4080bc:	b	408124 <ferror@plt+0x54b4>
  4080c0:	ldr	w0, [sp, #12]
  4080c4:	and	w0, w0, #0xf000
  4080c8:	cmp	w0, #0x1, lsl #12
  4080cc:	b.ne	4080f4 <ferror@plt+0x5484>  // b.any
  4080d0:	ldrh	w0, [sp, #30]
  4080d4:	add	w1, w0, #0x1
  4080d8:	strh	w1, [sp, #30]
  4080dc:	and	x0, x0, #0xffff
  4080e0:	ldr	x1, [sp]
  4080e4:	add	x0, x1, x0
  4080e8:	mov	w1, #0x70                  	// #112
  4080ec:	strb	w1, [x0]
  4080f0:	b	408124 <ferror@plt+0x54b4>
  4080f4:	ldr	w0, [sp, #12]
  4080f8:	and	w0, w0, #0xf000
  4080fc:	cmp	w0, #0x8, lsl #12
  408100:	b.ne	408124 <ferror@plt+0x54b4>  // b.any
  408104:	ldrh	w0, [sp, #30]
  408108:	add	w1, w0, #0x1
  40810c:	strh	w1, [sp, #30]
  408110:	and	x0, x0, #0xffff
  408114:	ldr	x1, [sp]
  408118:	add	x0, x1, x0
  40811c:	mov	w1, #0x2d                  	// #45
  408120:	strb	w1, [x0]
  408124:	ldr	w0, [sp, #12]
  408128:	and	w0, w0, #0x100
  40812c:	cmp	w0, #0x0
  408130:	b.eq	40813c <ferror@plt+0x54cc>  // b.none
  408134:	mov	w0, #0x72                  	// #114
  408138:	b	408140 <ferror@plt+0x54d0>
  40813c:	mov	w0, #0x2d                  	// #45
  408140:	ldrh	w1, [sp, #30]
  408144:	add	w2, w1, #0x1
  408148:	strh	w2, [sp, #30]
  40814c:	and	x1, x1, #0xffff
  408150:	ldr	x2, [sp]
  408154:	add	x1, x2, x1
  408158:	strb	w0, [x1]
  40815c:	ldr	w0, [sp, #12]
  408160:	and	w0, w0, #0x80
  408164:	cmp	w0, #0x0
  408168:	b.eq	408174 <ferror@plt+0x5504>  // b.none
  40816c:	mov	w0, #0x77                  	// #119
  408170:	b	408178 <ferror@plt+0x5508>
  408174:	mov	w0, #0x2d                  	// #45
  408178:	ldrh	w1, [sp, #30]
  40817c:	add	w2, w1, #0x1
  408180:	strh	w2, [sp, #30]
  408184:	and	x1, x1, #0xffff
  408188:	ldr	x2, [sp]
  40818c:	add	x1, x2, x1
  408190:	strb	w0, [x1]
  408194:	ldr	w0, [sp, #12]
  408198:	and	w0, w0, #0x800
  40819c:	cmp	w0, #0x0
  4081a0:	b.eq	4081c4 <ferror@plt+0x5554>  // b.none
  4081a4:	ldr	w0, [sp, #12]
  4081a8:	and	w0, w0, #0x40
  4081ac:	cmp	w0, #0x0
  4081b0:	b.eq	4081bc <ferror@plt+0x554c>  // b.none
  4081b4:	mov	w0, #0x73                  	// #115
  4081b8:	b	4081e0 <ferror@plt+0x5570>
  4081bc:	mov	w0, #0x53                  	// #83
  4081c0:	b	4081e0 <ferror@plt+0x5570>
  4081c4:	ldr	w0, [sp, #12]
  4081c8:	and	w0, w0, #0x40
  4081cc:	cmp	w0, #0x0
  4081d0:	b.eq	4081dc <ferror@plt+0x556c>  // b.none
  4081d4:	mov	w0, #0x78                  	// #120
  4081d8:	b	4081e0 <ferror@plt+0x5570>
  4081dc:	mov	w0, #0x2d                  	// #45
  4081e0:	ldrh	w1, [sp, #30]
  4081e4:	add	w2, w1, #0x1
  4081e8:	strh	w2, [sp, #30]
  4081ec:	and	x1, x1, #0xffff
  4081f0:	ldr	x2, [sp]
  4081f4:	add	x1, x2, x1
  4081f8:	strb	w0, [x1]
  4081fc:	ldr	w0, [sp, #12]
  408200:	and	w0, w0, #0x20
  408204:	cmp	w0, #0x0
  408208:	b.eq	408214 <ferror@plt+0x55a4>  // b.none
  40820c:	mov	w0, #0x72                  	// #114
  408210:	b	408218 <ferror@plt+0x55a8>
  408214:	mov	w0, #0x2d                  	// #45
  408218:	ldrh	w1, [sp, #30]
  40821c:	add	w2, w1, #0x1
  408220:	strh	w2, [sp, #30]
  408224:	and	x1, x1, #0xffff
  408228:	ldr	x2, [sp]
  40822c:	add	x1, x2, x1
  408230:	strb	w0, [x1]
  408234:	ldr	w0, [sp, #12]
  408238:	and	w0, w0, #0x10
  40823c:	cmp	w0, #0x0
  408240:	b.eq	40824c <ferror@plt+0x55dc>  // b.none
  408244:	mov	w0, #0x77                  	// #119
  408248:	b	408250 <ferror@plt+0x55e0>
  40824c:	mov	w0, #0x2d                  	// #45
  408250:	ldrh	w1, [sp, #30]
  408254:	add	w2, w1, #0x1
  408258:	strh	w2, [sp, #30]
  40825c:	and	x1, x1, #0xffff
  408260:	ldr	x2, [sp]
  408264:	add	x1, x2, x1
  408268:	strb	w0, [x1]
  40826c:	ldr	w0, [sp, #12]
  408270:	and	w0, w0, #0x400
  408274:	cmp	w0, #0x0
  408278:	b.eq	40829c <ferror@plt+0x562c>  // b.none
  40827c:	ldr	w0, [sp, #12]
  408280:	and	w0, w0, #0x8
  408284:	cmp	w0, #0x0
  408288:	b.eq	408294 <ferror@plt+0x5624>  // b.none
  40828c:	mov	w0, #0x73                  	// #115
  408290:	b	4082b8 <ferror@plt+0x5648>
  408294:	mov	w0, #0x53                  	// #83
  408298:	b	4082b8 <ferror@plt+0x5648>
  40829c:	ldr	w0, [sp, #12]
  4082a0:	and	w0, w0, #0x8
  4082a4:	cmp	w0, #0x0
  4082a8:	b.eq	4082b4 <ferror@plt+0x5644>  // b.none
  4082ac:	mov	w0, #0x78                  	// #120
  4082b0:	b	4082b8 <ferror@plt+0x5648>
  4082b4:	mov	w0, #0x2d                  	// #45
  4082b8:	ldrh	w1, [sp, #30]
  4082bc:	add	w2, w1, #0x1
  4082c0:	strh	w2, [sp, #30]
  4082c4:	and	x1, x1, #0xffff
  4082c8:	ldr	x2, [sp]
  4082cc:	add	x1, x2, x1
  4082d0:	strb	w0, [x1]
  4082d4:	ldr	w0, [sp, #12]
  4082d8:	and	w0, w0, #0x4
  4082dc:	cmp	w0, #0x0
  4082e0:	b.eq	4082ec <ferror@plt+0x567c>  // b.none
  4082e4:	mov	w0, #0x72                  	// #114
  4082e8:	b	4082f0 <ferror@plt+0x5680>
  4082ec:	mov	w0, #0x2d                  	// #45
  4082f0:	ldrh	w1, [sp, #30]
  4082f4:	add	w2, w1, #0x1
  4082f8:	strh	w2, [sp, #30]
  4082fc:	and	x1, x1, #0xffff
  408300:	ldr	x2, [sp]
  408304:	add	x1, x2, x1
  408308:	strb	w0, [x1]
  40830c:	ldr	w0, [sp, #12]
  408310:	and	w0, w0, #0x2
  408314:	cmp	w0, #0x0
  408318:	b.eq	408324 <ferror@plt+0x56b4>  // b.none
  40831c:	mov	w0, #0x77                  	// #119
  408320:	b	408328 <ferror@plt+0x56b8>
  408324:	mov	w0, #0x2d                  	// #45
  408328:	ldrh	w1, [sp, #30]
  40832c:	add	w2, w1, #0x1
  408330:	strh	w2, [sp, #30]
  408334:	and	x1, x1, #0xffff
  408338:	ldr	x2, [sp]
  40833c:	add	x1, x2, x1
  408340:	strb	w0, [x1]
  408344:	ldr	w0, [sp, #12]
  408348:	and	w0, w0, #0x200
  40834c:	cmp	w0, #0x0
  408350:	b.eq	408374 <ferror@plt+0x5704>  // b.none
  408354:	ldr	w0, [sp, #12]
  408358:	and	w0, w0, #0x1
  40835c:	cmp	w0, #0x0
  408360:	b.eq	40836c <ferror@plt+0x56fc>  // b.none
  408364:	mov	w0, #0x74                  	// #116
  408368:	b	408390 <ferror@plt+0x5720>
  40836c:	mov	w0, #0x54                  	// #84
  408370:	b	408390 <ferror@plt+0x5720>
  408374:	ldr	w0, [sp, #12]
  408378:	and	w0, w0, #0x1
  40837c:	cmp	w0, #0x0
  408380:	b.eq	40838c <ferror@plt+0x571c>  // b.none
  408384:	mov	w0, #0x78                  	// #120
  408388:	b	408390 <ferror@plt+0x5720>
  40838c:	mov	w0, #0x2d                  	// #45
  408390:	ldrh	w1, [sp, #30]
  408394:	add	w2, w1, #0x1
  408398:	strh	w2, [sp, #30]
  40839c:	and	x1, x1, #0xffff
  4083a0:	ldr	x2, [sp]
  4083a4:	add	x1, x2, x1
  4083a8:	strb	w0, [x1]
  4083ac:	ldrh	w0, [sp, #30]
  4083b0:	ldr	x1, [sp]
  4083b4:	add	x0, x1, x0
  4083b8:	strb	wzr, [x0]
  4083bc:	ldr	x0, [sp]
  4083c0:	add	sp, sp, #0x20
  4083c4:	ret
  4083c8:	sub	sp, sp, #0x20
  4083cc:	str	x0, [sp, #8]
  4083d0:	mov	w0, #0xa                   	// #10
  4083d4:	str	w0, [sp, #28]
  4083d8:	b	408400 <ferror@plt+0x5790>
  4083dc:	ldr	w0, [sp, #28]
  4083e0:	mov	x1, #0x1                   	// #1
  4083e4:	lsl	x0, x1, x0
  4083e8:	ldr	x1, [sp, #8]
  4083ec:	cmp	x1, x0
  4083f0:	b.cc	408410 <ferror@plt+0x57a0>  // b.lo, b.ul, b.last
  4083f4:	ldr	w0, [sp, #28]
  4083f8:	add	w0, w0, #0xa
  4083fc:	str	w0, [sp, #28]
  408400:	ldr	w0, [sp, #28]
  408404:	cmp	w0, #0x3c
  408408:	b.le	4083dc <ferror@plt+0x576c>
  40840c:	b	408414 <ferror@plt+0x57a4>
  408410:	nop
  408414:	ldr	w0, [sp, #28]
  408418:	sub	w0, w0, #0xa
  40841c:	add	sp, sp, #0x20
  408420:	ret
  408424:	stp	x29, x30, [sp, #-128]!
  408428:	mov	x29, sp
  40842c:	str	w0, [sp, #28]
  408430:	str	x1, [sp, #16]
  408434:	adrp	x0, 40b000 <ferror@plt+0x8390>
  408438:	add	x0, x0, #0x170
  40843c:	str	x0, [sp, #88]
  408440:	add	x0, sp, #0x20
  408444:	str	x0, [sp, #104]
  408448:	ldr	w0, [sp, #28]
  40844c:	and	w0, w0, #0x2
  408450:	cmp	w0, #0x0
  408454:	b.eq	40846c <ferror@plt+0x57fc>  // b.none
  408458:	ldr	x0, [sp, #104]
  40845c:	add	x1, x0, #0x1
  408460:	str	x1, [sp, #104]
  408464:	mov	w1, #0x20                  	// #32
  408468:	strb	w1, [x0]
  40846c:	ldr	x0, [sp, #16]
  408470:	bl	4083c8 <ferror@plt+0x5758>
  408474:	str	w0, [sp, #84]
  408478:	ldr	w0, [sp, #84]
  40847c:	cmp	w0, #0x0
  408480:	b.eq	4084ac <ferror@plt+0x583c>  // b.none
  408484:	ldr	w0, [sp, #84]
  408488:	mov	w1, #0x6667                	// #26215
  40848c:	movk	w1, #0x6666, lsl #16
  408490:	smull	x1, w0, w1
  408494:	lsr	x1, x1, #32
  408498:	asr	w1, w1, #2
  40849c:	asr	w0, w0, #31
  4084a0:	sub	w0, w1, w0
  4084a4:	sxtw	x0, w0
  4084a8:	b	4084b0 <ferror@plt+0x5840>
  4084ac:	mov	x0, #0x0                   	// #0
  4084b0:	ldr	x1, [sp, #88]
  4084b4:	add	x0, x1, x0
  4084b8:	ldrb	w0, [x0]
  4084bc:	strb	w0, [sp, #83]
  4084c0:	ldr	w0, [sp, #84]
  4084c4:	cmp	w0, #0x0
  4084c8:	b.eq	4084dc <ferror@plt+0x586c>  // b.none
  4084cc:	ldr	w0, [sp, #84]
  4084d0:	ldr	x1, [sp, #16]
  4084d4:	lsr	x0, x1, x0
  4084d8:	b	4084e0 <ferror@plt+0x5870>
  4084dc:	ldr	x0, [sp, #16]
  4084e0:	str	w0, [sp, #124]
  4084e4:	ldr	w0, [sp, #84]
  4084e8:	cmp	w0, #0x0
  4084ec:	b.eq	40850c <ferror@plt+0x589c>  // b.none
  4084f0:	ldr	w0, [sp, #84]
  4084f4:	mov	x1, #0xffffffffffffffff    	// #-1
  4084f8:	lsl	x0, x1, x0
  4084fc:	mvn	x1, x0
  408500:	ldr	x0, [sp, #16]
  408504:	and	x0, x1, x0
  408508:	b	408510 <ferror@plt+0x58a0>
  40850c:	mov	x0, #0x0                   	// #0
  408510:	str	x0, [sp, #112]
  408514:	ldr	x0, [sp, #104]
  408518:	add	x1, x0, #0x1
  40851c:	str	x1, [sp, #104]
  408520:	ldrb	w1, [sp, #83]
  408524:	strb	w1, [x0]
  408528:	ldr	w0, [sp, #28]
  40852c:	and	w0, w0, #0x1
  408530:	cmp	w0, #0x0
  408534:	b.eq	40856c <ferror@plt+0x58fc>  // b.none
  408538:	ldrsb	w0, [sp, #83]
  40853c:	cmp	w0, #0x42
  408540:	b.eq	40856c <ferror@plt+0x58fc>  // b.none
  408544:	ldr	x0, [sp, #104]
  408548:	add	x1, x0, #0x1
  40854c:	str	x1, [sp, #104]
  408550:	mov	w1, #0x69                  	// #105
  408554:	strb	w1, [x0]
  408558:	ldr	x0, [sp, #104]
  40855c:	add	x1, x0, #0x1
  408560:	str	x1, [sp, #104]
  408564:	mov	w1, #0x42                  	// #66
  408568:	strb	w1, [x0]
  40856c:	ldr	x0, [sp, #104]
  408570:	strb	wzr, [x0]
  408574:	ldr	x0, [sp, #112]
  408578:	cmp	x0, #0x0
  40857c:	b.eq	408654 <ferror@plt+0x59e4>  // b.none
  408580:	ldr	w0, [sp, #28]
  408584:	and	w0, w0, #0x4
  408588:	cmp	w0, #0x0
  40858c:	b.eq	408604 <ferror@plt+0x5994>  // b.none
  408590:	ldr	w0, [sp, #84]
  408594:	sub	w0, w0, #0xa
  408598:	ldr	x1, [sp, #112]
  40859c:	lsr	x0, x1, x0
  4085a0:	add	x1, x0, #0x5
  4085a4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4085a8:	movk	x0, #0xcccd
  4085ac:	umulh	x0, x1, x0
  4085b0:	lsr	x0, x0, #3
  4085b4:	str	x0, [sp, #112]
  4085b8:	ldr	x2, [sp, #112]
  4085bc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4085c0:	movk	x0, #0xcccd
  4085c4:	umulh	x0, x2, x0
  4085c8:	lsr	x1, x0, #3
  4085cc:	mov	x0, x1
  4085d0:	lsl	x0, x0, #2
  4085d4:	add	x0, x0, x1
  4085d8:	lsl	x0, x0, #1
  4085dc:	sub	x1, x2, x0
  4085e0:	cmp	x1, #0x0
  4085e4:	b.ne	408654 <ferror@plt+0x59e4>  // b.any
  4085e8:	ldr	x1, [sp, #112]
  4085ec:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4085f0:	movk	x0, #0xcccd
  4085f4:	umulh	x0, x1, x0
  4085f8:	lsr	x0, x0, #3
  4085fc:	str	x0, [sp, #112]
  408600:	b	408654 <ferror@plt+0x59e4>
  408604:	ldr	w0, [sp, #84]
  408608:	sub	w0, w0, #0xa
  40860c:	ldr	x1, [sp, #112]
  408610:	lsr	x0, x1, x0
  408614:	add	x0, x0, #0x32
  408618:	lsr	x1, x0, #2
  40861c:	mov	x0, #0xf5c3                	// #62915
  408620:	movk	x0, #0x5c28, lsl #16
  408624:	movk	x0, #0xc28f, lsl #32
  408628:	movk	x0, #0x28f5, lsl #48
  40862c:	umulh	x0, x1, x0
  408630:	lsr	x0, x0, #2
  408634:	str	x0, [sp, #112]
  408638:	ldr	x0, [sp, #112]
  40863c:	cmp	x0, #0xa
  408640:	b.ne	408654 <ferror@plt+0x59e4>  // b.any
  408644:	ldr	w0, [sp, #124]
  408648:	add	w0, w0, #0x1
  40864c:	str	w0, [sp, #124]
  408650:	str	xzr, [sp, #112]
  408654:	ldr	x0, [sp, #112]
  408658:	cmp	x0, #0x0
  40865c:	b.eq	4086e0 <ferror@plt+0x5a70>  // b.none
  408660:	bl	402760 <localeconv@plt>
  408664:	str	x0, [sp, #72]
  408668:	ldr	x0, [sp, #72]
  40866c:	cmp	x0, #0x0
  408670:	b.eq	408680 <ferror@plt+0x5a10>  // b.none
  408674:	ldr	x0, [sp, #72]
  408678:	ldr	x0, [x0]
  40867c:	b	408684 <ferror@plt+0x5a14>
  408680:	mov	x0, #0x0                   	// #0
  408684:	str	x0, [sp, #96]
  408688:	ldr	x0, [sp, #96]
  40868c:	cmp	x0, #0x0
  408690:	b.eq	4086a4 <ferror@plt+0x5a34>  // b.none
  408694:	ldr	x0, [sp, #96]
  408698:	ldrsb	w0, [x0]
  40869c:	cmp	w0, #0x0
  4086a0:	b.ne	4086b0 <ferror@plt+0x5a40>  // b.any
  4086a4:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4086a8:	add	x0, x0, #0x178
  4086ac:	str	x0, [sp, #96]
  4086b0:	add	x0, sp, #0x20
  4086b4:	add	x7, sp, #0x28
  4086b8:	mov	x6, x0
  4086bc:	ldr	x5, [sp, #112]
  4086c0:	ldr	x4, [sp, #96]
  4086c4:	ldr	w3, [sp, #124]
  4086c8:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4086cc:	add	x2, x0, #0x180
  4086d0:	mov	x1, #0x20                  	// #32
  4086d4:	mov	x0, x7
  4086d8:	bl	402750 <snprintf@plt>
  4086dc:	b	408704 <ferror@plt+0x5a94>
  4086e0:	add	x0, sp, #0x20
  4086e4:	add	x5, sp, #0x28
  4086e8:	mov	x4, x0
  4086ec:	ldr	w3, [sp, #124]
  4086f0:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4086f4:	add	x2, x0, #0x190
  4086f8:	mov	x1, #0x20                  	// #32
  4086fc:	mov	x0, x5
  408700:	bl	402750 <snprintf@plt>
  408704:	add	x0, sp, #0x28
  408708:	bl	4028a0 <strdup@plt>
  40870c:	ldp	x29, x30, [sp], #128
  408710:	ret
  408714:	stp	x29, x30, [sp, #-96]!
  408718:	mov	x29, sp
  40871c:	str	x0, [sp, #40]
  408720:	str	x1, [sp, #32]
  408724:	str	x2, [sp, #24]
  408728:	str	x3, [sp, #16]
  40872c:	str	xzr, [sp, #88]
  408730:	str	xzr, [sp, #72]
  408734:	ldr	x0, [sp, #40]
  408738:	cmp	x0, #0x0
  40873c:	b.eq	408774 <ferror@plt+0x5b04>  // b.none
  408740:	ldr	x0, [sp, #40]
  408744:	ldrsb	w0, [x0]
  408748:	cmp	w0, #0x0
  40874c:	b.eq	408774 <ferror@plt+0x5b04>  // b.none
  408750:	ldr	x0, [sp, #32]
  408754:	cmp	x0, #0x0
  408758:	b.eq	408774 <ferror@plt+0x5b04>  // b.none
  40875c:	ldr	x0, [sp, #24]
  408760:	cmp	x0, #0x0
  408764:	b.eq	408774 <ferror@plt+0x5b04>  // b.none
  408768:	ldr	x0, [sp, #16]
  40876c:	cmp	x0, #0x0
  408770:	b.ne	40877c <ferror@plt+0x5b0c>  // b.any
  408774:	mov	w0, #0xffffffff            	// #-1
  408778:	b	4088d0 <ferror@plt+0x5c60>
  40877c:	ldr	x0, [sp, #40]
  408780:	str	x0, [sp, #80]
  408784:	b	4088a8 <ferror@plt+0x5c38>
  408788:	str	xzr, [sp, #64]
  40878c:	ldr	x1, [sp, #72]
  408790:	ldr	x0, [sp, #24]
  408794:	cmp	x1, x0
  408798:	b.cc	4087a4 <ferror@plt+0x5b34>  // b.lo, b.ul, b.last
  40879c:	mov	w0, #0xfffffffe            	// #-2
  4087a0:	b	4088d0 <ferror@plt+0x5c60>
  4087a4:	ldr	x0, [sp, #88]
  4087a8:	cmp	x0, #0x0
  4087ac:	b.ne	4087b8 <ferror@plt+0x5b48>  // b.any
  4087b0:	ldr	x0, [sp, #80]
  4087b4:	str	x0, [sp, #88]
  4087b8:	ldr	x0, [sp, #80]
  4087bc:	ldrsb	w0, [x0]
  4087c0:	cmp	w0, #0x2c
  4087c4:	b.ne	4087d0 <ferror@plt+0x5b60>  // b.any
  4087c8:	ldr	x0, [sp, #80]
  4087cc:	str	x0, [sp, #64]
  4087d0:	ldr	x0, [sp, #80]
  4087d4:	add	x0, x0, #0x1
  4087d8:	ldrsb	w0, [x0]
  4087dc:	cmp	w0, #0x0
  4087e0:	b.ne	4087f0 <ferror@plt+0x5b80>  // b.any
  4087e4:	ldr	x0, [sp, #80]
  4087e8:	add	x0, x0, #0x1
  4087ec:	str	x0, [sp, #64]
  4087f0:	ldr	x0, [sp, #88]
  4087f4:	cmp	x0, #0x0
  4087f8:	b.eq	408898 <ferror@plt+0x5c28>  // b.none
  4087fc:	ldr	x0, [sp, #64]
  408800:	cmp	x0, #0x0
  408804:	b.eq	408898 <ferror@plt+0x5c28>  // b.none
  408808:	ldr	x1, [sp, #64]
  40880c:	ldr	x0, [sp, #88]
  408810:	cmp	x1, x0
  408814:	b.hi	408820 <ferror@plt+0x5bb0>  // b.pmore
  408818:	mov	w0, #0xffffffff            	// #-1
  40881c:	b	4088d0 <ferror@plt+0x5c60>
  408820:	ldr	x1, [sp, #64]
  408824:	ldr	x0, [sp, #88]
  408828:	sub	x0, x1, x0
  40882c:	ldr	x2, [sp, #16]
  408830:	mov	x1, x0
  408834:	ldr	x0, [sp, #88]
  408838:	blr	x2
  40883c:	str	w0, [sp, #60]
  408840:	ldr	w0, [sp, #60]
  408844:	cmn	w0, #0x1
  408848:	b.ne	408854 <ferror@plt+0x5be4>  // b.any
  40884c:	mov	w0, #0xffffffff            	// #-1
  408850:	b	4088d0 <ferror@plt+0x5c60>
  408854:	ldr	x0, [sp, #72]
  408858:	add	x1, x0, #0x1
  40885c:	str	x1, [sp, #72]
  408860:	lsl	x0, x0, #2
  408864:	ldr	x1, [sp, #32]
  408868:	add	x0, x1, x0
  40886c:	ldr	w1, [sp, #60]
  408870:	str	w1, [x0]
  408874:	str	xzr, [sp, #88]
  408878:	ldr	x0, [sp, #64]
  40887c:	cmp	x0, #0x0
  408880:	b.eq	40889c <ferror@plt+0x5c2c>  // b.none
  408884:	ldr	x0, [sp, #64]
  408888:	ldrsb	w0, [x0]
  40888c:	cmp	w0, #0x0
  408890:	b.eq	4088c8 <ferror@plt+0x5c58>  // b.none
  408894:	b	40889c <ferror@plt+0x5c2c>
  408898:	nop
  40889c:	ldr	x0, [sp, #80]
  4088a0:	add	x0, x0, #0x1
  4088a4:	str	x0, [sp, #80]
  4088a8:	ldr	x0, [sp, #80]
  4088ac:	cmp	x0, #0x0
  4088b0:	b.eq	4088cc <ferror@plt+0x5c5c>  // b.none
  4088b4:	ldr	x0, [sp, #80]
  4088b8:	ldrsb	w0, [x0]
  4088bc:	cmp	w0, #0x0
  4088c0:	b.ne	408788 <ferror@plt+0x5b18>  // b.any
  4088c4:	b	4088cc <ferror@plt+0x5c5c>
  4088c8:	nop
  4088cc:	ldr	x0, [sp, #72]
  4088d0:	ldp	x29, x30, [sp], #96
  4088d4:	ret
  4088d8:	stp	x29, x30, [sp, #-80]!
  4088dc:	mov	x29, sp
  4088e0:	str	x0, [sp, #56]
  4088e4:	str	x1, [sp, #48]
  4088e8:	str	x2, [sp, #40]
  4088ec:	str	x3, [sp, #32]
  4088f0:	str	x4, [sp, #24]
  4088f4:	ldr	x0, [sp, #56]
  4088f8:	cmp	x0, #0x0
  4088fc:	b.eq	408930 <ferror@plt+0x5cc0>  // b.none
  408900:	ldr	x0, [sp, #56]
  408904:	ldrsb	w0, [x0]
  408908:	cmp	w0, #0x0
  40890c:	b.eq	408930 <ferror@plt+0x5cc0>  // b.none
  408910:	ldr	x0, [sp, #32]
  408914:	cmp	x0, #0x0
  408918:	b.eq	408930 <ferror@plt+0x5cc0>  // b.none
  40891c:	ldr	x0, [sp, #32]
  408920:	ldr	x0, [x0]
  408924:	ldr	x1, [sp, #40]
  408928:	cmp	x1, x0
  40892c:	b.cs	408938 <ferror@plt+0x5cc8>  // b.hs, b.nlast
  408930:	mov	w0, #0xffffffff            	// #-1
  408934:	b	4089cc <ferror@plt+0x5d5c>
  408938:	ldr	x0, [sp, #56]
  40893c:	ldrsb	w0, [x0]
  408940:	cmp	w0, #0x2b
  408944:	b.ne	408958 <ferror@plt+0x5ce8>  // b.any
  408948:	ldr	x0, [sp, #56]
  40894c:	add	x0, x0, #0x1
  408950:	str	x0, [sp, #72]
  408954:	b	408968 <ferror@plt+0x5cf8>
  408958:	ldr	x0, [sp, #56]
  40895c:	str	x0, [sp, #72]
  408960:	ldr	x0, [sp, #32]
  408964:	str	xzr, [x0]
  408968:	ldr	x0, [sp, #32]
  40896c:	ldr	x0, [x0]
  408970:	lsl	x0, x0, #2
  408974:	ldr	x1, [sp, #48]
  408978:	add	x4, x1, x0
  40897c:	ldr	x0, [sp, #32]
  408980:	ldr	x0, [x0]
  408984:	ldr	x1, [sp, #40]
  408988:	sub	x0, x1, x0
  40898c:	ldr	x3, [sp, #24]
  408990:	mov	x2, x0
  408994:	mov	x1, x4
  408998:	ldr	x0, [sp, #72]
  40899c:	bl	408714 <ferror@plt+0x5aa4>
  4089a0:	str	w0, [sp, #68]
  4089a4:	ldr	w0, [sp, #68]
  4089a8:	cmp	w0, #0x0
  4089ac:	b.le	4089c8 <ferror@plt+0x5d58>
  4089b0:	ldr	x0, [sp, #32]
  4089b4:	ldr	x1, [x0]
  4089b8:	ldrsw	x0, [sp, #68]
  4089bc:	add	x1, x1, x0
  4089c0:	ldr	x0, [sp, #32]
  4089c4:	str	x1, [x0]
  4089c8:	ldr	w0, [sp, #68]
  4089cc:	ldp	x29, x30, [sp], #80
  4089d0:	ret
  4089d4:	stp	x29, x30, [sp, #-80]!
  4089d8:	mov	x29, sp
  4089dc:	str	x0, [sp, #40]
  4089e0:	str	x1, [sp, #32]
  4089e4:	str	x2, [sp, #24]
  4089e8:	str	xzr, [sp, #72]
  4089ec:	ldr	x0, [sp, #40]
  4089f0:	cmp	x0, #0x0
  4089f4:	b.eq	408a10 <ferror@plt+0x5da0>  // b.none
  4089f8:	ldr	x0, [sp, #24]
  4089fc:	cmp	x0, #0x0
  408a00:	b.eq	408a10 <ferror@plt+0x5da0>  // b.none
  408a04:	ldr	x0, [sp, #32]
  408a08:	cmp	x0, #0x0
  408a0c:	b.ne	408a18 <ferror@plt+0x5da8>  // b.any
  408a10:	mov	w0, #0xffffffea            	// #-22
  408a14:	b	408b94 <ferror@plt+0x5f24>
  408a18:	ldr	x0, [sp, #40]
  408a1c:	str	x0, [sp, #64]
  408a20:	b	408b6c <ferror@plt+0x5efc>
  408a24:	str	xzr, [sp, #56]
  408a28:	ldr	x0, [sp, #72]
  408a2c:	cmp	x0, #0x0
  408a30:	b.ne	408a3c <ferror@plt+0x5dcc>  // b.any
  408a34:	ldr	x0, [sp, #64]
  408a38:	str	x0, [sp, #72]
  408a3c:	ldr	x0, [sp, #64]
  408a40:	ldrsb	w0, [x0]
  408a44:	cmp	w0, #0x2c
  408a48:	b.ne	408a54 <ferror@plt+0x5de4>  // b.any
  408a4c:	ldr	x0, [sp, #64]
  408a50:	str	x0, [sp, #56]
  408a54:	ldr	x0, [sp, #64]
  408a58:	add	x0, x0, #0x1
  408a5c:	ldrsb	w0, [x0]
  408a60:	cmp	w0, #0x0
  408a64:	b.ne	408a74 <ferror@plt+0x5e04>  // b.any
  408a68:	ldr	x0, [sp, #64]
  408a6c:	add	x0, x0, #0x1
  408a70:	str	x0, [sp, #56]
  408a74:	ldr	x0, [sp, #72]
  408a78:	cmp	x0, #0x0
  408a7c:	b.eq	408b5c <ferror@plt+0x5eec>  // b.none
  408a80:	ldr	x0, [sp, #56]
  408a84:	cmp	x0, #0x0
  408a88:	b.eq	408b5c <ferror@plt+0x5eec>  // b.none
  408a8c:	ldr	x1, [sp, #56]
  408a90:	ldr	x0, [sp, #72]
  408a94:	cmp	x1, x0
  408a98:	b.hi	408aa4 <ferror@plt+0x5e34>  // b.pmore
  408a9c:	mov	w0, #0xffffffff            	// #-1
  408aa0:	b	408b94 <ferror@plt+0x5f24>
  408aa4:	ldr	x1, [sp, #56]
  408aa8:	ldr	x0, [sp, #72]
  408aac:	sub	x0, x1, x0
  408ab0:	ldr	x2, [sp, #24]
  408ab4:	mov	x1, x0
  408ab8:	ldr	x0, [sp, #72]
  408abc:	blr	x2
  408ac0:	str	w0, [sp, #52]
  408ac4:	ldr	w0, [sp, #52]
  408ac8:	cmp	w0, #0x0
  408acc:	b.ge	408ad8 <ferror@plt+0x5e68>  // b.tcont
  408ad0:	ldr	w0, [sp, #52]
  408ad4:	b	408b94 <ferror@plt+0x5f24>
  408ad8:	ldr	w0, [sp, #52]
  408adc:	add	w1, w0, #0x7
  408ae0:	cmp	w0, #0x0
  408ae4:	csel	w0, w1, w0, lt  // lt = tstop
  408ae8:	asr	w0, w0, #3
  408aec:	mov	w3, w0
  408af0:	sxtw	x0, w3
  408af4:	ldr	x1, [sp, #32]
  408af8:	add	x0, x1, x0
  408afc:	ldrsb	w2, [x0]
  408b00:	ldr	w0, [sp, #52]
  408b04:	negs	w1, w0
  408b08:	and	w0, w0, #0x7
  408b0c:	and	w1, w1, #0x7
  408b10:	csneg	w0, w0, w1, mi  // mi = first
  408b14:	mov	w1, #0x1                   	// #1
  408b18:	lsl	w0, w1, w0
  408b1c:	sxtb	w1, w0
  408b20:	sxtw	x0, w3
  408b24:	ldr	x3, [sp, #32]
  408b28:	add	x0, x3, x0
  408b2c:	orr	w1, w2, w1
  408b30:	sxtb	w1, w1
  408b34:	strb	w1, [x0]
  408b38:	str	xzr, [sp, #72]
  408b3c:	ldr	x0, [sp, #56]
  408b40:	cmp	x0, #0x0
  408b44:	b.eq	408b60 <ferror@plt+0x5ef0>  // b.none
  408b48:	ldr	x0, [sp, #56]
  408b4c:	ldrsb	w0, [x0]
  408b50:	cmp	w0, #0x0
  408b54:	b.eq	408b8c <ferror@plt+0x5f1c>  // b.none
  408b58:	b	408b60 <ferror@plt+0x5ef0>
  408b5c:	nop
  408b60:	ldr	x0, [sp, #64]
  408b64:	add	x0, x0, #0x1
  408b68:	str	x0, [sp, #64]
  408b6c:	ldr	x0, [sp, #64]
  408b70:	cmp	x0, #0x0
  408b74:	b.eq	408b90 <ferror@plt+0x5f20>  // b.none
  408b78:	ldr	x0, [sp, #64]
  408b7c:	ldrsb	w0, [x0]
  408b80:	cmp	w0, #0x0
  408b84:	b.ne	408a24 <ferror@plt+0x5db4>  // b.any
  408b88:	b	408b90 <ferror@plt+0x5f20>
  408b8c:	nop
  408b90:	mov	w0, #0x0                   	// #0
  408b94:	ldp	x29, x30, [sp], #80
  408b98:	ret
  408b9c:	stp	x29, x30, [sp, #-80]!
  408ba0:	mov	x29, sp
  408ba4:	str	x0, [sp, #40]
  408ba8:	str	x1, [sp, #32]
  408bac:	str	x2, [sp, #24]
  408bb0:	str	xzr, [sp, #72]
  408bb4:	ldr	x0, [sp, #40]
  408bb8:	cmp	x0, #0x0
  408bbc:	b.eq	408bd8 <ferror@plt+0x5f68>  // b.none
  408bc0:	ldr	x0, [sp, #24]
  408bc4:	cmp	x0, #0x0
  408bc8:	b.eq	408bd8 <ferror@plt+0x5f68>  // b.none
  408bcc:	ldr	x0, [sp, #32]
  408bd0:	cmp	x0, #0x0
  408bd4:	b.ne	408be0 <ferror@plt+0x5f70>  // b.any
  408bd8:	mov	w0, #0xffffffea            	// #-22
  408bdc:	b	408d14 <ferror@plt+0x60a4>
  408be0:	ldr	x0, [sp, #40]
  408be4:	str	x0, [sp, #64]
  408be8:	b	408cec <ferror@plt+0x607c>
  408bec:	str	xzr, [sp, #56]
  408bf0:	ldr	x0, [sp, #72]
  408bf4:	cmp	x0, #0x0
  408bf8:	b.ne	408c04 <ferror@plt+0x5f94>  // b.any
  408bfc:	ldr	x0, [sp, #64]
  408c00:	str	x0, [sp, #72]
  408c04:	ldr	x0, [sp, #64]
  408c08:	ldrsb	w0, [x0]
  408c0c:	cmp	w0, #0x2c
  408c10:	b.ne	408c1c <ferror@plt+0x5fac>  // b.any
  408c14:	ldr	x0, [sp, #64]
  408c18:	str	x0, [sp, #56]
  408c1c:	ldr	x0, [sp, #64]
  408c20:	add	x0, x0, #0x1
  408c24:	ldrsb	w0, [x0]
  408c28:	cmp	w0, #0x0
  408c2c:	b.ne	408c3c <ferror@plt+0x5fcc>  // b.any
  408c30:	ldr	x0, [sp, #64]
  408c34:	add	x0, x0, #0x1
  408c38:	str	x0, [sp, #56]
  408c3c:	ldr	x0, [sp, #72]
  408c40:	cmp	x0, #0x0
  408c44:	b.eq	408cdc <ferror@plt+0x606c>  // b.none
  408c48:	ldr	x0, [sp, #56]
  408c4c:	cmp	x0, #0x0
  408c50:	b.eq	408cdc <ferror@plt+0x606c>  // b.none
  408c54:	ldr	x1, [sp, #56]
  408c58:	ldr	x0, [sp, #72]
  408c5c:	cmp	x1, x0
  408c60:	b.hi	408c6c <ferror@plt+0x5ffc>  // b.pmore
  408c64:	mov	w0, #0xffffffff            	// #-1
  408c68:	b	408d14 <ferror@plt+0x60a4>
  408c6c:	ldr	x1, [sp, #56]
  408c70:	ldr	x0, [sp, #72]
  408c74:	sub	x0, x1, x0
  408c78:	ldr	x2, [sp, #24]
  408c7c:	mov	x1, x0
  408c80:	ldr	x0, [sp, #72]
  408c84:	blr	x2
  408c88:	str	x0, [sp, #48]
  408c8c:	ldr	x0, [sp, #48]
  408c90:	cmp	x0, #0x0
  408c94:	b.ge	408ca0 <ferror@plt+0x6030>  // b.tcont
  408c98:	ldr	x0, [sp, #48]
  408c9c:	b	408d14 <ferror@plt+0x60a4>
  408ca0:	ldr	x0, [sp, #32]
  408ca4:	ldr	x1, [x0]
  408ca8:	ldr	x0, [sp, #48]
  408cac:	orr	x1, x1, x0
  408cb0:	ldr	x0, [sp, #32]
  408cb4:	str	x1, [x0]
  408cb8:	str	xzr, [sp, #72]
  408cbc:	ldr	x0, [sp, #56]
  408cc0:	cmp	x0, #0x0
  408cc4:	b.eq	408ce0 <ferror@plt+0x6070>  // b.none
  408cc8:	ldr	x0, [sp, #56]
  408ccc:	ldrsb	w0, [x0]
  408cd0:	cmp	w0, #0x0
  408cd4:	b.eq	408d0c <ferror@plt+0x609c>  // b.none
  408cd8:	b	408ce0 <ferror@plt+0x6070>
  408cdc:	nop
  408ce0:	ldr	x0, [sp, #64]
  408ce4:	add	x0, x0, #0x1
  408ce8:	str	x0, [sp, #64]
  408cec:	ldr	x0, [sp, #64]
  408cf0:	cmp	x0, #0x0
  408cf4:	b.eq	408d10 <ferror@plt+0x60a0>  // b.none
  408cf8:	ldr	x0, [sp, #64]
  408cfc:	ldrsb	w0, [x0]
  408d00:	cmp	w0, #0x0
  408d04:	b.ne	408bec <ferror@plt+0x5f7c>  // b.any
  408d08:	b	408d10 <ferror@plt+0x60a0>
  408d0c:	nop
  408d10:	mov	w0, #0x0                   	// #0
  408d14:	ldp	x29, x30, [sp], #80
  408d18:	ret
  408d1c:	stp	x29, x30, [sp, #-64]!
  408d20:	mov	x29, sp
  408d24:	str	x0, [sp, #40]
  408d28:	str	x1, [sp, #32]
  408d2c:	str	x2, [sp, #24]
  408d30:	str	w3, [sp, #20]
  408d34:	str	xzr, [sp, #56]
  408d38:	ldr	x0, [sp, #40]
  408d3c:	cmp	x0, #0x0
  408d40:	b.ne	408d4c <ferror@plt+0x60dc>  // b.any
  408d44:	mov	w0, #0x0                   	// #0
  408d48:	b	408f28 <ferror@plt+0x62b8>
  408d4c:	ldr	x0, [sp, #32]
  408d50:	ldr	w1, [sp, #20]
  408d54:	str	w1, [x0]
  408d58:	ldr	x0, [sp, #32]
  408d5c:	ldr	w1, [x0]
  408d60:	ldr	x0, [sp, #24]
  408d64:	str	w1, [x0]
  408d68:	bl	402bf0 <__errno_location@plt>
  408d6c:	str	wzr, [x0]
  408d70:	ldr	x0, [sp, #40]
  408d74:	ldrsb	w0, [x0]
  408d78:	cmp	w0, #0x3a
  408d7c:	b.ne	408df0 <ferror@plt+0x6180>  // b.any
  408d80:	ldr	x0, [sp, #40]
  408d84:	add	x0, x0, #0x1
  408d88:	str	x0, [sp, #40]
  408d8c:	add	x0, sp, #0x38
  408d90:	mov	w2, #0xa                   	// #10
  408d94:	mov	x1, x0
  408d98:	ldr	x0, [sp, #40]
  408d9c:	bl	4029f0 <strtol@plt>
  408da0:	mov	w1, w0
  408da4:	ldr	x0, [sp, #24]
  408da8:	str	w1, [x0]
  408dac:	bl	402bf0 <__errno_location@plt>
  408db0:	ldr	w0, [x0]
  408db4:	cmp	w0, #0x0
  408db8:	b.ne	408de8 <ferror@plt+0x6178>  // b.any
  408dbc:	ldr	x0, [sp, #56]
  408dc0:	cmp	x0, #0x0
  408dc4:	b.eq	408de8 <ferror@plt+0x6178>  // b.none
  408dc8:	ldr	x0, [sp, #56]
  408dcc:	ldrsb	w0, [x0]
  408dd0:	cmp	w0, #0x0
  408dd4:	b.ne	408de8 <ferror@plt+0x6178>  // b.any
  408dd8:	ldr	x0, [sp, #56]
  408ddc:	ldr	x1, [sp, #40]
  408de0:	cmp	x1, x0
  408de4:	b.ne	408f24 <ferror@plt+0x62b4>  // b.any
  408de8:	mov	w0, #0xffffffff            	// #-1
  408dec:	b	408f28 <ferror@plt+0x62b8>
  408df0:	add	x0, sp, #0x38
  408df4:	mov	w2, #0xa                   	// #10
  408df8:	mov	x1, x0
  408dfc:	ldr	x0, [sp, #40]
  408e00:	bl	4029f0 <strtol@plt>
  408e04:	mov	w1, w0
  408e08:	ldr	x0, [sp, #32]
  408e0c:	str	w1, [x0]
  408e10:	ldr	x0, [sp, #32]
  408e14:	ldr	w1, [x0]
  408e18:	ldr	x0, [sp, #24]
  408e1c:	str	w1, [x0]
  408e20:	bl	402bf0 <__errno_location@plt>
  408e24:	ldr	w0, [x0]
  408e28:	cmp	w0, #0x0
  408e2c:	b.ne	408e4c <ferror@plt+0x61dc>  // b.any
  408e30:	ldr	x0, [sp, #56]
  408e34:	cmp	x0, #0x0
  408e38:	b.eq	408e4c <ferror@plt+0x61dc>  // b.none
  408e3c:	ldr	x0, [sp, #56]
  408e40:	ldr	x1, [sp, #40]
  408e44:	cmp	x1, x0
  408e48:	b.ne	408e54 <ferror@plt+0x61e4>  // b.any
  408e4c:	mov	w0, #0xffffffff            	// #-1
  408e50:	b	408f28 <ferror@plt+0x62b8>
  408e54:	ldr	x0, [sp, #56]
  408e58:	ldrsb	w0, [x0]
  408e5c:	cmp	w0, #0x3a
  408e60:	b.ne	408e88 <ferror@plt+0x6218>  // b.any
  408e64:	ldr	x0, [sp, #56]
  408e68:	add	x0, x0, #0x1
  408e6c:	ldrsb	w0, [x0]
  408e70:	cmp	w0, #0x0
  408e74:	b.ne	408e88 <ferror@plt+0x6218>  // b.any
  408e78:	ldr	x0, [sp, #24]
  408e7c:	ldr	w1, [sp, #20]
  408e80:	str	w1, [x0]
  408e84:	b	408f24 <ferror@plt+0x62b4>
  408e88:	ldr	x0, [sp, #56]
  408e8c:	ldrsb	w0, [x0]
  408e90:	cmp	w0, #0x2d
  408e94:	b.eq	408ea8 <ferror@plt+0x6238>  // b.none
  408e98:	ldr	x0, [sp, #56]
  408e9c:	ldrsb	w0, [x0]
  408ea0:	cmp	w0, #0x3a
  408ea4:	b.ne	408f24 <ferror@plt+0x62b4>  // b.any
  408ea8:	ldr	x0, [sp, #56]
  408eac:	add	x0, x0, #0x1
  408eb0:	str	x0, [sp, #40]
  408eb4:	str	xzr, [sp, #56]
  408eb8:	bl	402bf0 <__errno_location@plt>
  408ebc:	str	wzr, [x0]
  408ec0:	add	x0, sp, #0x38
  408ec4:	mov	w2, #0xa                   	// #10
  408ec8:	mov	x1, x0
  408ecc:	ldr	x0, [sp, #40]
  408ed0:	bl	4029f0 <strtol@plt>
  408ed4:	mov	w1, w0
  408ed8:	ldr	x0, [sp, #24]
  408edc:	str	w1, [x0]
  408ee0:	bl	402bf0 <__errno_location@plt>
  408ee4:	ldr	w0, [x0]
  408ee8:	cmp	w0, #0x0
  408eec:	b.ne	408f1c <ferror@plt+0x62ac>  // b.any
  408ef0:	ldr	x0, [sp, #56]
  408ef4:	cmp	x0, #0x0
  408ef8:	b.eq	408f1c <ferror@plt+0x62ac>  // b.none
  408efc:	ldr	x0, [sp, #56]
  408f00:	ldrsb	w0, [x0]
  408f04:	cmp	w0, #0x0
  408f08:	b.ne	408f1c <ferror@plt+0x62ac>  // b.any
  408f0c:	ldr	x0, [sp, #56]
  408f10:	ldr	x1, [sp, #40]
  408f14:	cmp	x1, x0
  408f18:	b.ne	408f24 <ferror@plt+0x62b4>  // b.any
  408f1c:	mov	w0, #0xffffffff            	// #-1
  408f20:	b	408f28 <ferror@plt+0x62b8>
  408f24:	mov	w0, #0x0                   	// #0
  408f28:	ldp	x29, x30, [sp], #64
  408f2c:	ret
  408f30:	sub	sp, sp, #0x20
  408f34:	str	x0, [sp, #8]
  408f38:	str	x1, [sp]
  408f3c:	ldr	x0, [sp, #8]
  408f40:	str	x0, [sp, #24]
  408f44:	ldr	x0, [sp]
  408f48:	str	xzr, [x0]
  408f4c:	b	408f5c <ferror@plt+0x62ec>
  408f50:	ldr	x0, [sp, #24]
  408f54:	add	x0, x0, #0x1
  408f58:	str	x0, [sp, #24]
  408f5c:	ldr	x0, [sp, #24]
  408f60:	cmp	x0, #0x0
  408f64:	b.eq	408f8c <ferror@plt+0x631c>  // b.none
  408f68:	ldr	x0, [sp, #24]
  408f6c:	ldrsb	w0, [x0]
  408f70:	cmp	w0, #0x2f
  408f74:	b.ne	408f8c <ferror@plt+0x631c>  // b.any
  408f78:	ldr	x0, [sp, #24]
  408f7c:	add	x0, x0, #0x1
  408f80:	ldrsb	w0, [x0]
  408f84:	cmp	w0, #0x2f
  408f88:	b.eq	408f50 <ferror@plt+0x62e0>  // b.none
  408f8c:	ldr	x0, [sp, #24]
  408f90:	cmp	x0, #0x0
  408f94:	b.eq	408fa8 <ferror@plt+0x6338>  // b.none
  408f98:	ldr	x0, [sp, #24]
  408f9c:	ldrsb	w0, [x0]
  408fa0:	cmp	w0, #0x0
  408fa4:	b.ne	408fb0 <ferror@plt+0x6340>  // b.any
  408fa8:	mov	x0, #0x0                   	// #0
  408fac:	b	409010 <ferror@plt+0x63a0>
  408fb0:	ldr	x0, [sp]
  408fb4:	mov	x1, #0x1                   	// #1
  408fb8:	str	x1, [x0]
  408fbc:	ldr	x0, [sp, #24]
  408fc0:	add	x0, x0, #0x1
  408fc4:	str	x0, [sp, #16]
  408fc8:	b	408fec <ferror@plt+0x637c>
  408fcc:	ldr	x0, [sp]
  408fd0:	ldr	x0, [x0]
  408fd4:	add	x1, x0, #0x1
  408fd8:	ldr	x0, [sp]
  408fdc:	str	x1, [x0]
  408fe0:	ldr	x0, [sp, #16]
  408fe4:	add	x0, x0, #0x1
  408fe8:	str	x0, [sp, #16]
  408fec:	ldr	x0, [sp, #16]
  408ff0:	ldrsb	w0, [x0]
  408ff4:	cmp	w0, #0x0
  408ff8:	b.eq	40900c <ferror@plt+0x639c>  // b.none
  408ffc:	ldr	x0, [sp, #16]
  409000:	ldrsb	w0, [x0]
  409004:	cmp	w0, #0x2f
  409008:	b.ne	408fcc <ferror@plt+0x635c>  // b.any
  40900c:	ldr	x0, [sp, #24]
  409010:	add	sp, sp, #0x20
  409014:	ret
  409018:	stp	x29, x30, [sp, #-64]!
  40901c:	mov	x29, sp
  409020:	str	x0, [sp, #24]
  409024:	str	x1, [sp, #16]
  409028:	b	409128 <ferror@plt+0x64b8>
  40902c:	add	x0, sp, #0x28
  409030:	mov	x1, x0
  409034:	ldr	x0, [sp, #24]
  409038:	bl	408f30 <ferror@plt+0x62c0>
  40903c:	str	x0, [sp, #56]
  409040:	add	x0, sp, #0x20
  409044:	mov	x1, x0
  409048:	ldr	x0, [sp, #16]
  40904c:	bl	408f30 <ferror@plt+0x62c0>
  409050:	str	x0, [sp, #48]
  409054:	ldr	x1, [sp, #40]
  409058:	ldr	x0, [sp, #32]
  40905c:	add	x0, x1, x0
  409060:	cmp	x0, #0x0
  409064:	b.ne	409070 <ferror@plt+0x6400>  // b.any
  409068:	mov	w0, #0x1                   	// #1
  40906c:	b	409144 <ferror@plt+0x64d4>
  409070:	ldr	x1, [sp, #40]
  409074:	ldr	x0, [sp, #32]
  409078:	add	x0, x1, x0
  40907c:	cmp	x0, #0x1
  409080:	b.ne	4090c4 <ferror@plt+0x6454>  // b.any
  409084:	ldr	x0, [sp, #56]
  409088:	cmp	x0, #0x0
  40908c:	b.eq	4090a0 <ferror@plt+0x6430>  // b.none
  409090:	ldr	x0, [sp, #56]
  409094:	ldrsb	w0, [x0]
  409098:	cmp	w0, #0x2f
  40909c:	b.eq	4090bc <ferror@plt+0x644c>  // b.none
  4090a0:	ldr	x0, [sp, #48]
  4090a4:	cmp	x0, #0x0
  4090a8:	b.eq	4090c4 <ferror@plt+0x6454>  // b.none
  4090ac:	ldr	x0, [sp, #48]
  4090b0:	ldrsb	w0, [x0]
  4090b4:	cmp	w0, #0x2f
  4090b8:	b.ne	4090c4 <ferror@plt+0x6454>  // b.any
  4090bc:	mov	w0, #0x1                   	// #1
  4090c0:	b	409144 <ferror@plt+0x64d4>
  4090c4:	ldr	x0, [sp, #56]
  4090c8:	cmp	x0, #0x0
  4090cc:	b.eq	409140 <ferror@plt+0x64d0>  // b.none
  4090d0:	ldr	x0, [sp, #48]
  4090d4:	cmp	x0, #0x0
  4090d8:	b.eq	409140 <ferror@plt+0x64d0>  // b.none
  4090dc:	ldr	x1, [sp, #40]
  4090e0:	ldr	x0, [sp, #32]
  4090e4:	cmp	x1, x0
  4090e8:	b.ne	409140 <ferror@plt+0x64d0>  // b.any
  4090ec:	ldr	x0, [sp, #40]
  4090f0:	mov	x2, x0
  4090f4:	ldr	x1, [sp, #48]
  4090f8:	ldr	x0, [sp, #56]
  4090fc:	bl	4027f0 <strncmp@plt>
  409100:	cmp	w0, #0x0
  409104:	b.ne	409140 <ferror@plt+0x64d0>  // b.any
  409108:	ldr	x0, [sp, #40]
  40910c:	ldr	x1, [sp, #56]
  409110:	add	x0, x1, x0
  409114:	str	x0, [sp, #24]
  409118:	ldr	x0, [sp, #32]
  40911c:	ldr	x1, [sp, #48]
  409120:	add	x0, x1, x0
  409124:	str	x0, [sp, #16]
  409128:	ldr	x0, [sp, #24]
  40912c:	cmp	x0, #0x0
  409130:	b.eq	409140 <ferror@plt+0x64d0>  // b.none
  409134:	ldr	x0, [sp, #16]
  409138:	cmp	x0, #0x0
  40913c:	b.ne	40902c <ferror@plt+0x63bc>  // b.any
  409140:	mov	w0, #0x0                   	// #0
  409144:	ldp	x29, x30, [sp], #64
  409148:	ret
  40914c:	stp	x29, x30, [sp, #-64]!
  409150:	mov	x29, sp
  409154:	str	x0, [sp, #40]
  409158:	str	x1, [sp, #32]
  40915c:	str	x2, [sp, #24]
  409160:	ldr	x0, [sp, #40]
  409164:	cmp	x0, #0x0
  409168:	b.ne	409188 <ferror@plt+0x6518>  // b.any
  40916c:	ldr	x0, [sp, #32]
  409170:	cmp	x0, #0x0
  409174:	b.ne	409188 <ferror@plt+0x6518>  // b.any
  409178:	adrp	x0, 40b000 <ferror@plt+0x8390>
  40917c:	add	x0, x0, #0x198
  409180:	bl	4028a0 <strdup@plt>
  409184:	b	4092ac <ferror@plt+0x663c>
  409188:	ldr	x0, [sp, #40]
  40918c:	cmp	x0, #0x0
  409190:	b.ne	4091a4 <ferror@plt+0x6534>  // b.any
  409194:	ldr	x1, [sp, #24]
  409198:	ldr	x0, [sp, #32]
  40919c:	bl	402aa0 <strndup@plt>
  4091a0:	b	4092ac <ferror@plt+0x663c>
  4091a4:	ldr	x0, [sp, #32]
  4091a8:	cmp	x0, #0x0
  4091ac:	b.ne	4091bc <ferror@plt+0x654c>  // b.any
  4091b0:	ldr	x0, [sp, #40]
  4091b4:	bl	4028a0 <strdup@plt>
  4091b8:	b	4092ac <ferror@plt+0x663c>
  4091bc:	ldr	x0, [sp, #40]
  4091c0:	cmp	x0, #0x0
  4091c4:	b.ne	4091e8 <ferror@plt+0x6578>  // b.any
  4091c8:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4091cc:	add	x3, x0, #0x1f8
  4091d0:	mov	w2, #0x383                 	// #899
  4091d4:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4091d8:	add	x1, x0, #0x1a0
  4091dc:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4091e0:	add	x0, x0, #0x1b0
  4091e4:	bl	402be0 <__assert_fail@plt>
  4091e8:	ldr	x0, [sp, #32]
  4091ec:	cmp	x0, #0x0
  4091f0:	b.ne	409214 <ferror@plt+0x65a4>  // b.any
  4091f4:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4091f8:	add	x3, x0, #0x1f8
  4091fc:	mov	w2, #0x384                 	// #900
  409200:	adrp	x0, 40b000 <ferror@plt+0x8390>
  409204:	add	x1, x0, #0x1a0
  409208:	adrp	x0, 40b000 <ferror@plt+0x8390>
  40920c:	add	x0, x0, #0x1b8
  409210:	bl	402be0 <__assert_fail@plt>
  409214:	ldr	x0, [sp, #40]
  409218:	bl	4025d0 <strlen@plt>
  40921c:	str	x0, [sp, #56]
  409220:	ldr	x0, [sp, #56]
  409224:	mvn	x0, x0
  409228:	ldr	x1, [sp, #24]
  40922c:	cmp	x1, x0
  409230:	b.ls	40923c <ferror@plt+0x65cc>  // b.plast
  409234:	mov	x0, #0x0                   	// #0
  409238:	b	4092ac <ferror@plt+0x663c>
  40923c:	ldr	x1, [sp, #56]
  409240:	ldr	x0, [sp, #24]
  409244:	add	x0, x1, x0
  409248:	add	x0, x0, #0x1
  40924c:	bl	4027a0 <malloc@plt>
  409250:	str	x0, [sp, #48]
  409254:	ldr	x0, [sp, #48]
  409258:	cmp	x0, #0x0
  40925c:	b.ne	409268 <ferror@plt+0x65f8>  // b.any
  409260:	mov	x0, #0x0                   	// #0
  409264:	b	4092ac <ferror@plt+0x663c>
  409268:	ldr	x2, [sp, #56]
  40926c:	ldr	x1, [sp, #40]
  409270:	ldr	x0, [sp, #48]
  409274:	bl	402580 <memcpy@plt>
  409278:	ldr	x1, [sp, #48]
  40927c:	ldr	x0, [sp, #56]
  409280:	add	x0, x1, x0
  409284:	ldr	x2, [sp, #24]
  409288:	ldr	x1, [sp, #32]
  40928c:	bl	402580 <memcpy@plt>
  409290:	ldr	x1, [sp, #56]
  409294:	ldr	x0, [sp, #24]
  409298:	add	x0, x1, x0
  40929c:	ldr	x1, [sp, #48]
  4092a0:	add	x0, x1, x0
  4092a4:	strb	wzr, [x0]
  4092a8:	ldr	x0, [sp, #48]
  4092ac:	ldp	x29, x30, [sp], #64
  4092b0:	ret
  4092b4:	stp	x29, x30, [sp, #-32]!
  4092b8:	mov	x29, sp
  4092bc:	str	x0, [sp, #24]
  4092c0:	str	x1, [sp, #16]
  4092c4:	ldr	x0, [sp, #16]
  4092c8:	cmp	x0, #0x0
  4092cc:	b.eq	4092dc <ferror@plt+0x666c>  // b.none
  4092d0:	ldr	x0, [sp, #16]
  4092d4:	bl	4025d0 <strlen@plt>
  4092d8:	b	4092e0 <ferror@plt+0x6670>
  4092dc:	mov	x0, #0x0                   	// #0
  4092e0:	mov	x2, x0
  4092e4:	ldr	x1, [sp, #16]
  4092e8:	ldr	x0, [sp, #24]
  4092ec:	bl	40914c <ferror@plt+0x64dc>
  4092f0:	ldp	x29, x30, [sp], #32
  4092f4:	ret
  4092f8:	stp	x29, x30, [sp, #-304]!
  4092fc:	mov	x29, sp
  409300:	str	x0, [sp, #56]
  409304:	str	x1, [sp, #48]
  409308:	str	x2, [sp, #256]
  40930c:	str	x3, [sp, #264]
  409310:	str	x4, [sp, #272]
  409314:	str	x5, [sp, #280]
  409318:	str	x6, [sp, #288]
  40931c:	str	x7, [sp, #296]
  409320:	str	q0, [sp, #128]
  409324:	str	q1, [sp, #144]
  409328:	str	q2, [sp, #160]
  40932c:	str	q3, [sp, #176]
  409330:	str	q4, [sp, #192]
  409334:	str	q5, [sp, #208]
  409338:	str	q6, [sp, #224]
  40933c:	str	q7, [sp, #240]
  409340:	add	x0, sp, #0x130
  409344:	str	x0, [sp, #80]
  409348:	add	x0, sp, #0x130
  40934c:	str	x0, [sp, #88]
  409350:	add	x0, sp, #0x100
  409354:	str	x0, [sp, #96]
  409358:	mov	w0, #0xffffffd0            	// #-48
  40935c:	str	w0, [sp, #104]
  409360:	mov	w0, #0xffffff80            	// #-128
  409364:	str	w0, [sp, #108]
  409368:	add	x2, sp, #0x10
  40936c:	add	x3, sp, #0x50
  409370:	ldp	x0, x1, [x3]
  409374:	stp	x0, x1, [x2]
  409378:	ldp	x0, x1, [x3, #16]
  40937c:	stp	x0, x1, [x2, #16]
  409380:	add	x1, sp, #0x10
  409384:	add	x0, sp, #0x48
  409388:	mov	x2, x1
  40938c:	ldr	x1, [sp, #48]
  409390:	bl	402a90 <vasprintf@plt>
  409394:	str	w0, [sp, #124]
  409398:	ldr	w0, [sp, #124]
  40939c:	cmp	w0, #0x0
  4093a0:	b.ge	4093ac <ferror@plt+0x673c>  // b.tcont
  4093a4:	mov	x0, #0x0                   	// #0
  4093a8:	b	4093d4 <ferror@plt+0x6764>
  4093ac:	ldr	x0, [sp, #72]
  4093b0:	ldrsw	x1, [sp, #124]
  4093b4:	mov	x2, x1
  4093b8:	mov	x1, x0
  4093bc:	ldr	x0, [sp, #56]
  4093c0:	bl	40914c <ferror@plt+0x64dc>
  4093c4:	str	x0, [sp, #112]
  4093c8:	ldr	x0, [sp, #72]
  4093cc:	bl	402a30 <free@plt>
  4093d0:	ldr	x0, [sp, #112]
  4093d4:	ldp	x29, x30, [sp], #304
  4093d8:	ret
  4093dc:	stp	x29, x30, [sp, #-48]!
  4093e0:	mov	x29, sp
  4093e4:	str	x0, [sp, #24]
  4093e8:	str	x1, [sp, #16]
  4093ec:	str	wzr, [sp, #44]
  4093f0:	str	wzr, [sp, #40]
  4093f4:	b	409460 <ferror@plt+0x67f0>
  4093f8:	ldr	w0, [sp, #44]
  4093fc:	cmp	w0, #0x0
  409400:	b.eq	40940c <ferror@plt+0x679c>  // b.none
  409404:	str	wzr, [sp, #44]
  409408:	b	409454 <ferror@plt+0x67e4>
  40940c:	ldrsw	x0, [sp, #40]
  409410:	ldr	x1, [sp, #24]
  409414:	add	x0, x1, x0
  409418:	ldrsb	w0, [x0]
  40941c:	cmp	w0, #0x5c
  409420:	b.ne	409430 <ferror@plt+0x67c0>  // b.any
  409424:	mov	w0, #0x1                   	// #1
  409428:	str	w0, [sp, #44]
  40942c:	b	409454 <ferror@plt+0x67e4>
  409430:	ldrsw	x0, [sp, #40]
  409434:	ldr	x1, [sp, #24]
  409438:	add	x0, x1, x0
  40943c:	ldrsb	w0, [x0]
  409440:	mov	w1, w0
  409444:	ldr	x0, [sp, #16]
  409448:	bl	402ac0 <strchr@plt>
  40944c:	cmp	x0, #0x0
  409450:	b.ne	40947c <ferror@plt+0x680c>  // b.any
  409454:	ldr	w0, [sp, #40]
  409458:	add	w0, w0, #0x1
  40945c:	str	w0, [sp, #40]
  409460:	ldrsw	x0, [sp, #40]
  409464:	ldr	x1, [sp, #24]
  409468:	add	x0, x1, x0
  40946c:	ldrsb	w0, [x0]
  409470:	cmp	w0, #0x0
  409474:	b.ne	4093f8 <ferror@plt+0x6788>  // b.any
  409478:	b	409480 <ferror@plt+0x6810>
  40947c:	nop
  409480:	ldr	w1, [sp, #40]
  409484:	ldr	w0, [sp, #44]
  409488:	sub	w0, w1, w0
  40948c:	sxtw	x0, w0
  409490:	ldp	x29, x30, [sp], #48
  409494:	ret
  409498:	stp	x29, x30, [sp, #-64]!
  40949c:	mov	x29, sp
  4094a0:	str	x0, [sp, #40]
  4094a4:	str	x1, [sp, #32]
  4094a8:	str	x2, [sp, #24]
  4094ac:	str	w3, [sp, #20]
  4094b0:	ldr	x0, [sp, #40]
  4094b4:	ldr	x0, [x0]
  4094b8:	str	x0, [sp, #56]
  4094bc:	ldr	x0, [sp, #56]
  4094c0:	ldrsb	w0, [x0]
  4094c4:	cmp	w0, #0x0
  4094c8:	b.ne	409508 <ferror@plt+0x6898>  // b.any
  4094cc:	ldr	x0, [sp, #40]
  4094d0:	ldr	x0, [x0]
  4094d4:	ldrsb	w0, [x0]
  4094d8:	cmp	w0, #0x0
  4094dc:	b.eq	409500 <ferror@plt+0x6890>  // b.none
  4094e0:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4094e4:	add	x3, x0, #0x208
  4094e8:	mov	w2, #0x3c6                 	// #966
  4094ec:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4094f0:	add	x1, x0, #0x1a0
  4094f4:	adrp	x0, 40b000 <ferror@plt+0x8390>
  4094f8:	add	x0, x0, #0x1c0
  4094fc:	bl	402be0 <__assert_fail@plt>
  409500:	mov	x0, #0x0                   	// #0
  409504:	b	409738 <ferror@plt+0x6ac8>
  409508:	ldr	x1, [sp, #24]
  40950c:	ldr	x0, [sp, #56]
  409510:	bl	402ab0 <strspn@plt>
  409514:	mov	x1, x0
  409518:	ldr	x0, [sp, #56]
  40951c:	add	x0, x0, x1
  409520:	str	x0, [sp, #56]
  409524:	ldr	x0, [sp, #56]
  409528:	ldrsb	w0, [x0]
  40952c:	cmp	w0, #0x0
  409530:	b.ne	409548 <ferror@plt+0x68d8>  // b.any
  409534:	ldr	x0, [sp, #40]
  409538:	ldr	x1, [sp, #56]
  40953c:	str	x1, [x0]
  409540:	mov	x0, #0x0                   	// #0
  409544:	b	409738 <ferror@plt+0x6ac8>
  409548:	ldr	w0, [sp, #20]
  40954c:	cmp	w0, #0x0
  409550:	b.eq	40966c <ferror@plt+0x69fc>  // b.none
  409554:	ldr	x0, [sp, #56]
  409558:	ldrsb	w0, [x0]
  40955c:	mov	w1, w0
  409560:	adrp	x0, 40b000 <ferror@plt+0x8390>
  409564:	add	x0, x0, #0x1d0
  409568:	bl	402ac0 <strchr@plt>
  40956c:	cmp	x0, #0x0
  409570:	b.eq	40966c <ferror@plt+0x69fc>  // b.none
  409574:	ldr	x0, [sp, #56]
  409578:	ldrsb	w0, [x0]
  40957c:	strb	w0, [sp, #48]
  409580:	strb	wzr, [sp, #49]
  409584:	ldr	x0, [sp, #56]
  409588:	add	x0, x0, #0x1
  40958c:	add	x1, sp, #0x30
  409590:	bl	4093dc <ferror@plt+0x676c>
  409594:	mov	x1, x0
  409598:	ldr	x0, [sp, #32]
  40959c:	str	x1, [x0]
  4095a0:	ldr	x0, [sp, #32]
  4095a4:	ldr	x0, [x0]
  4095a8:	add	x0, x0, #0x1
  4095ac:	ldr	x1, [sp, #56]
  4095b0:	add	x0, x1, x0
  4095b4:	ldrsb	w0, [x0]
  4095b8:	cmp	w0, #0x0
  4095bc:	b.eq	409630 <ferror@plt+0x69c0>  // b.none
  4095c0:	ldr	x0, [sp, #32]
  4095c4:	ldr	x0, [x0]
  4095c8:	add	x0, x0, #0x1
  4095cc:	ldr	x1, [sp, #56]
  4095d0:	add	x0, x1, x0
  4095d4:	ldrsb	w1, [x0]
  4095d8:	ldrsb	w0, [sp, #48]
  4095dc:	cmp	w1, w0
  4095e0:	b.ne	409630 <ferror@plt+0x69c0>  // b.any
  4095e4:	ldr	x0, [sp, #32]
  4095e8:	ldr	x0, [x0]
  4095ec:	add	x0, x0, #0x2
  4095f0:	ldr	x1, [sp, #56]
  4095f4:	add	x0, x1, x0
  4095f8:	ldrsb	w0, [x0]
  4095fc:	cmp	w0, #0x0
  409600:	b.eq	409644 <ferror@plt+0x69d4>  // b.none
  409604:	ldr	x0, [sp, #32]
  409608:	ldr	x0, [x0]
  40960c:	add	x0, x0, #0x2
  409610:	ldr	x1, [sp, #56]
  409614:	add	x0, x1, x0
  409618:	ldrsb	w0, [x0]
  40961c:	mov	w1, w0
  409620:	ldr	x0, [sp, #24]
  409624:	bl	402ac0 <strchr@plt>
  409628:	cmp	x0, #0x0
  40962c:	b.ne	409644 <ferror@plt+0x69d4>  // b.any
  409630:	ldr	x0, [sp, #40]
  409634:	ldr	x1, [sp, #56]
  409638:	str	x1, [x0]
  40963c:	mov	x0, #0x0                   	// #0
  409640:	b	409738 <ferror@plt+0x6ac8>
  409644:	ldr	x0, [sp, #56]
  409648:	add	x1, x0, #0x1
  40964c:	str	x1, [sp, #56]
  409650:	ldr	x1, [sp, #32]
  409654:	ldr	x1, [x1]
  409658:	add	x1, x1, #0x2
  40965c:	add	x1, x0, x1
  409660:	ldr	x0, [sp, #40]
  409664:	str	x1, [x0]
  409668:	b	409734 <ferror@plt+0x6ac4>
  40966c:	ldr	w0, [sp, #20]
  409670:	cmp	w0, #0x0
  409674:	b.eq	409704 <ferror@plt+0x6a94>  // b.none
  409678:	ldr	x1, [sp, #24]
  40967c:	ldr	x0, [sp, #56]
  409680:	bl	4093dc <ferror@plt+0x676c>
  409684:	mov	x1, x0
  409688:	ldr	x0, [sp, #32]
  40968c:	str	x1, [x0]
  409690:	ldr	x0, [sp, #32]
  409694:	ldr	x0, [x0]
  409698:	ldr	x1, [sp, #56]
  40969c:	add	x0, x1, x0
  4096a0:	ldrsb	w0, [x0]
  4096a4:	cmp	w0, #0x0
  4096a8:	b.eq	4096e8 <ferror@plt+0x6a78>  // b.none
  4096ac:	ldr	x0, [sp, #32]
  4096b0:	ldr	x0, [x0]
  4096b4:	ldr	x1, [sp, #56]
  4096b8:	add	x0, x1, x0
  4096bc:	ldrsb	w0, [x0]
  4096c0:	mov	w1, w0
  4096c4:	ldr	x0, [sp, #24]
  4096c8:	bl	402ac0 <strchr@plt>
  4096cc:	cmp	x0, #0x0
  4096d0:	b.ne	4096e8 <ferror@plt+0x6a78>  // b.any
  4096d4:	ldr	x0, [sp, #40]
  4096d8:	ldr	x1, [sp, #56]
  4096dc:	str	x1, [x0]
  4096e0:	mov	x0, #0x0                   	// #0
  4096e4:	b	409738 <ferror@plt+0x6ac8>
  4096e8:	ldr	x0, [sp, #32]
  4096ec:	ldr	x0, [x0]
  4096f0:	ldr	x1, [sp, #56]
  4096f4:	add	x1, x1, x0
  4096f8:	ldr	x0, [sp, #40]
  4096fc:	str	x1, [x0]
  409700:	b	409734 <ferror@plt+0x6ac4>
  409704:	ldr	x1, [sp, #24]
  409708:	ldr	x0, [sp, #56]
  40970c:	bl	402bb0 <strcspn@plt>
  409710:	mov	x1, x0
  409714:	ldr	x0, [sp, #32]
  409718:	str	x1, [x0]
  40971c:	ldr	x0, [sp, #32]
  409720:	ldr	x0, [x0]
  409724:	ldr	x1, [sp, #56]
  409728:	add	x1, x1, x0
  40972c:	ldr	x0, [sp, #40]
  409730:	str	x1, [x0]
  409734:	ldr	x0, [sp, #56]
  409738:	ldp	x29, x30, [sp], #64
  40973c:	ret
  409740:	stp	x29, x30, [sp, #-48]!
  409744:	mov	x29, sp
  409748:	str	x0, [sp, #24]
  40974c:	ldr	x0, [sp, #24]
  409750:	bl	402820 <fgetc@plt>
  409754:	str	w0, [sp, #44]
  409758:	ldr	w0, [sp, #44]
  40975c:	cmn	w0, #0x1
  409760:	b.ne	40976c <ferror@plt+0x6afc>  // b.any
  409764:	mov	w0, #0x1                   	// #1
  409768:	b	40977c <ferror@plt+0x6b0c>
  40976c:	ldr	w0, [sp, #44]
  409770:	cmp	w0, #0xa
  409774:	b.ne	40974c <ferror@plt+0x6adc>  // b.any
  409778:	mov	w0, #0x0                   	// #0
  40977c:	ldp	x29, x30, [sp], #48
  409780:	ret
  409784:	nop
  409788:	stp	x29, x30, [sp, #-64]!
  40978c:	mov	x29, sp
  409790:	stp	x19, x20, [sp, #16]
  409794:	adrp	x20, 41c000 <ferror@plt+0x19390>
  409798:	add	x20, x20, #0xdb0
  40979c:	stp	x21, x22, [sp, #32]
  4097a0:	adrp	x21, 41c000 <ferror@plt+0x19390>
  4097a4:	add	x21, x21, #0xda8
  4097a8:	sub	x20, x20, x21
  4097ac:	mov	w22, w0
  4097b0:	stp	x23, x24, [sp, #48]
  4097b4:	mov	x23, x1
  4097b8:	mov	x24, x2
  4097bc:	bl	402538 <mnt_table_set_parser_errcb@plt-0x38>
  4097c0:	cmp	xzr, x20, asr #3
  4097c4:	b.eq	4097f0 <ferror@plt+0x6b80>  // b.none
  4097c8:	asr	x20, x20, #3
  4097cc:	mov	x19, #0x0                   	// #0
  4097d0:	ldr	x3, [x21, x19, lsl #3]
  4097d4:	mov	x2, x24
  4097d8:	add	x19, x19, #0x1
  4097dc:	mov	x1, x23
  4097e0:	mov	w0, w22
  4097e4:	blr	x3
  4097e8:	cmp	x20, x19
  4097ec:	b.ne	4097d0 <ferror@plt+0x6b60>  // b.any
  4097f0:	ldp	x19, x20, [sp, #16]
  4097f4:	ldp	x21, x22, [sp, #32]
  4097f8:	ldp	x23, x24, [sp, #48]
  4097fc:	ldp	x29, x30, [sp], #64
  409800:	ret
  409804:	nop
  409808:	ret
  40980c:	nop
  409810:	adrp	x2, 41d000 <ferror@plt+0x1a390>
  409814:	mov	x1, #0x0                   	// #0
  409818:	ldr	x2, [x2, #912]
  40981c:	b	4026e0 <__cxa_atexit@plt>
  409820:	mov	x2, x1
  409824:	mov	w1, w0
  409828:	mov	w0, #0x0                   	// #0
  40982c:	b	402b60 <__fxstat@plt>

Disassembly of section .fini:

0000000000409830 <.fini>:
  409830:	stp	x29, x30, [sp, #-16]!
  409834:	mov	x29, sp
  409838:	ldp	x29, x30, [sp], #16
  40983c:	ret
