var searchData=
[
  ['data_5fcache_5fenable_1225',['DATA_CACHE_ENABLE',['../stm32l4xx__hal__conf__template_8h.html#a5b4c32a40cf49b06c0d761e385949a6b',1,'stm32l4xx_hal_conf_template.h']]],
  ['dataalign_1226',['DataAlign',['../structADC__InitTypeDef.html#af9ec9040d55aa68c23d92d174b464ac1',1,'ADC_InitTypeDef']]],
  ['datainvert_1227',['DataInvert',['../structSMARTCARD__AdvFeatureInitTypeDef.html#a611e7025ad823cf09b2738a711b07a5e',1,'SMARTCARD_AdvFeatureInitTypeDef::DataInvert()'],['../structUART__AdvFeatureInitTypeDef.html#aec98c08519e2f0c713b2c2a0213e0772',1,'UART_AdvFeatureInitTypeDef::DataInvert()']]],
  ['datasize_1228',['DataSize',['../structSAI__InitTypeDef.html#a74372832a9b609290a1b476533686564',1,'SAI_InitTypeDef::DataSize()'],['../structSPI__InitTypeDef.html#a24b7835dd877e1c4e55236303fa3387f',1,'SPI_InitTypeDef::DataSize()']]],
  ['date_1229',['Date',['../structRTC__DateTypeDef.html#a5c81723966bbed4ce8fbe68d1b590c8a',1,'RTC_DateTypeDef']]],
  ['daylightsaving_1230',['DayLightSaving',['../structRTC__TimeTypeDef.html#ac873d19a4d99d3f447f96ecae2bf3c5d',1,'RTC_TimeTypeDef']]],
  ['dbgmcu_20exported_20macros_1231',['DBGMCU Exported Macros',['../group__DBGMCU__Exported__Macros.html',1,'']]],
  ['deadtime_1232',['DeadTime',['../structTIM__BreakDeadTimeConfigTypeDef.html#a4bdc5aec84be4b728b55028491f261d4',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['default_20crc_20computation_20initialization_20value_1233',['Default CRC computation initialization value',['../group__CRC__Default__InitValue.html',1,'']]],
  ['default_20crc_20generating_20polynomial_1234',['Default CRC generating polynomial',['../group__CRC__Default__Polynomial__Value.html',1,'']]],
  ['default_5fcrc32_5fpoly_1235',['DEFAULT_CRC32_POLY',['../group__CRC__Default__Polynomial__Value.html#ga57e0396208abe9a8ca984156043a6bbb',1,'stm32l4xx_hal_crc.h']]],
  ['default_5fcrc_5finitvalue_1236',['DEFAULT_CRC_INITVALUE',['../group__CRC__Default__InitValue.html#gaf170c4b7a10544bf327f2605ef898f7a',1,'stm32l4xx_hal_crc.h']]],
  ['default_5finit_5fvalue_5fdisable_1237',['DEFAULT_INIT_VALUE_DISABLE',['../group__CRC__Default__InitValue__Use.html#ga29daf4c0f7c63b3f154f65a299663082',1,'stm32l4xx_hal_crc.h']]],
  ['default_5finit_5fvalue_5fenable_1238',['DEFAULT_INIT_VALUE_ENABLE',['../group__CRC__Default__InitValue__Use.html#ga8b0195a27ee978df13f2489b59f3513b',1,'stm32l4xx_hal_crc.h']]],
  ['default_5fpolynomial_5fdisable_1239',['DEFAULT_POLYNOMIAL_DISABLE',['../group__CRC__Default__Polynomial.html#gaf972020dc216dc6b0a6c2faf39bef2b8',1,'stm32l4xx_hal_crc.h']]],
  ['default_5fpolynomial_5fenable_1240',['DEFAULT_POLYNOMIAL_ENABLE',['../group__CRC__Default__Polynomial.html#gab0832d9b81abb377d57b24ef582eaef1',1,'stm32l4xx_hal_crc.h']]],
  ['defaultinitvalueuse_1241',['DefaultInitValueUse',['../structCRC__InitTypeDef.html#afc403233bdc62d42da94899fd3e13954',1,'CRC_InitTypeDef']]],
  ['defaultpolynomialuse_1242',['DefaultPolynomialUse',['../structCRC__InitTypeDef.html#a4f1f611b16bcaaf986e634296e13d0c1',1,'CRC_InitTypeDef']]],
  ['delay_1243',['DELAY',['../group__UTILS__LL__EF__DELAY.html',1,'']]],
  ['device_20electronic_20signature_1244',['DEVICE ELECTRONIC SIGNATURE',['../group__UTILS__EF__DEVICE__ELECTRONIC__SIGNATURE.html',1,'']]],
  ['direction_1245',['Direction',['../structSPI__InitTypeDef.html#ae5c132f597c806d7a1fe316023b36867',1,'SPI_InitTypeDef::Direction()'],['../structDMA__InitTypeDef.html#a0145b5d0e074fa8e2e185ecf2c4a15ca',1,'DMA_InitTypeDef::Direction()']]],
  ['discontinuousconvmode_1246',['DiscontinuousConvMode',['../structADC__InitTypeDef.html#afb62fa7128d7c97d53d2eb170ad467eb',1,'ADC_InitTypeDef']]],
  ['dma_1247',['DMA',['../group__DMA.html',1,'']]],
  ['dma_20data_20transfer_20direction_1248',['DMA Data transfer direction',['../group__DMA__Data__transfer__direction.html',1,'']]],
  ['dma_20error_20code_1249',['DMA Error Code',['../group__DMA__Error__Code.html',1,'']]],
  ['dma_20exported_20constants_1250',['DMA Exported Constants',['../group__DMA__Exported__Constants.html',1,'']]],
  ['dma_20exported_20macros_1251',['DMA Exported Macros',['../group__DMA__Exported__Macros.html',1,'']]],
  ['dma_20exported_20types_1252',['DMA Exported Types',['../group__DMA__Exported__Types.html',1,'']]],
  ['dma_20flag_20definitions_1253',['DMA flag definitions',['../group__DMA__flag__definitions.html',1,'']]],
  ['dma_20interrupt_20enable_20definitions_1254',['DMA interrupt enable definitions',['../group__DMA__interrupt__enable__definitions.html',1,'']]],
  ['dma_20memory_20data_20size_1255',['DMA Memory data size',['../group__DMA__Memory__data__size.html',1,'']]],
  ['dma_20memory_20incremented_20mode_1256',['DMA Memory incremented mode',['../group__DMA__Memory__incremented__mode.html',1,'']]],
  ['dma_20mode_1257',['DMA mode',['../group__DMA__mode.html',1,'']]],
  ['dma_20peripheral_20data_20size_1258',['DMA Peripheral data size',['../group__DMA__Peripheral__data__size.html',1,'']]],
  ['dma_20peripheral_20incremented_20mode_1259',['DMA Peripheral incremented mode',['../group__DMA__Peripheral__incremented__mode.html',1,'']]],
  ['dma_20priority_20level_1260',['DMA Priority level',['../group__DMA__Priority__level.html',1,'']]],
  ['dma_20private_20macros_1261',['DMA Private Macros',['../group__DMA__Private__Macros.html',1,'']]],
  ['dma_20request_1262',['DMA request',['../group__DMA__request.html',1,'']]],
  ['dma_5fcircular_1263',['DMA_CIRCULAR',['../group__DMA__mode.html#ga4c4f425cba13edffb3c831c036c91e01',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fexported_5ffunctions_1264',['DMA_Exported_Functions',['../group__DMA__Exported__Functions.html',1,'']]],
  ['dma_5fexported_5ffunctions_5fgroup1_1265',['DMA_Exported_Functions_Group1',['../group__DMA__Exported__Functions__Group1.html',1,'']]],
  ['dma_5fexported_5ffunctions_5fgroup2_1266',['DMA_Exported_Functions_Group2',['../group__DMA__Exported__Functions__Group2.html',1,'']]],
  ['dma_5fexported_5ffunctions_5fgroup3_1267',['DMA_Exported_Functions_Group3',['../group__DMA__Exported__Functions__Group3.html',1,'']]],
  ['dma_5fflag_5fgl1_1268',['DMA_FLAG_GL1',['../group__DMA__flag__definitions.html#ga56f71da03db3e0a5dfad8cdfe46eac5c',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fgl2_1269',['DMA_FLAG_GL2',['../group__DMA__flag__definitions.html#ga1c8da546d95df14be19e9b82d0a49ecc',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fgl3_1270',['DMA_FLAG_GL3',['../group__DMA__flag__definitions.html#ga245f18e8c146baf3596e7340f7ecae3b',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fgl4_1271',['DMA_FLAG_GL4',['../group__DMA__flag__definitions.html#ga4dc75a03066b5e3700cb650daf4731e2',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fgl5_1272',['DMA_FLAG_GL5',['../group__DMA__flag__definitions.html#ga78246e9a0d30e63e4fe5a54207c41a3e',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fgl6_1273',['DMA_FLAG_GL6',['../group__DMA__flag__definitions.html#ga2ea0eb984d33f6788a59f49dcd2acee0',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fgl7_1274',['DMA_FLAG_GL7',['../group__DMA__flag__definitions.html#gaf4619624c5d2cde7fc58bc4cd400bfc3',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fht1_1275',['DMA_FLAG_HT1',['../group__DMA__flag__definitions.html#ga4317f6260e1aecc4f5fe882fc043f606',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fht2_1276',['DMA_FLAG_HT2',['../group__DMA__flag__definitions.html#gab21f437ec8a55a600e5ca2af9416baba',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fht3_1277',['DMA_FLAG_HT3',['../group__DMA__flag__definitions.html#gad28ea63fda2c87dd5e2ec08e0ab407d4',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fht4_1278',['DMA_FLAG_HT4',['../group__DMA__flag__definitions.html#ga1a766ffe9b0138d6ab42819c1a9206f1',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fht5_1279',['DMA_FLAG_HT5',['../group__DMA__flag__definitions.html#ga3f7bd37a3c6a833a5e8dd011f7ef9acd',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fht6_1280',['DMA_FLAG_HT6',['../group__DMA__flag__definitions.html#ga37e18ea9dab110bafc8de3b6aedabb02',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fht7_1281',['DMA_FLAG_HT7',['../group__DMA__flag__definitions.html#ga8216565e4c640761fa93891006d43655',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5ftc1_1282',['DMA_FLAG_TC1',['../group__DMA__flag__definitions.html#ga02b6c752c28b35dba79fa1d2bb55ec06',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5ftc2_1283',['DMA_FLAG_TC2',['../group__DMA__flag__definitions.html#gacdf2954f3faf8314811ed39272825ab0',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5ftc3_1284',['DMA_FLAG_TC3',['../group__DMA__flag__definitions.html#ga17463fb2609ad37aebe6955a044e83c7',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5ftc4_1285',['DMA_FLAG_TC4',['../group__DMA__flag__definitions.html#gafb3f8a8c7048d344865c47e72a598074',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5ftc5_1286',['DMA_FLAG_TC5',['../group__DMA__flag__definitions.html#ga2e3a81f03ed107dbb60cfa7560c32e97',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5ftc6_1287',['DMA_FLAG_TC6',['../group__DMA__flag__definitions.html#ga1e3da05635b4165ce2a0075646cc9131',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5ftc7_1288',['DMA_FLAG_TC7',['../group__DMA__flag__definitions.html#gaacfd9fe9de9727dd862aa475b3d5aee8',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fte1_1289',['DMA_FLAG_TE1',['../group__DMA__flag__definitions.html#ga198c0b4984a79514964d3dd5ae546008',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fte2_1290',['DMA_FLAG_TE2',['../group__DMA__flag__definitions.html#ga6d81cc881182d35ba7a34c2759cd97f3',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fte3_1291',['DMA_FLAG_TE3',['../group__DMA__flag__definitions.html#ga3e3d70e09d144c82ffc17d2ece186339',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fte4_1292',['DMA_FLAG_TE4',['../group__DMA__flag__definitions.html#gab1bb20d71697de115b87319347216a26',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fte5_1293',['DMA_FLAG_TE5',['../group__DMA__flag__definitions.html#ga04a05f5cc8f193757d8658d97a857b3a',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fte6_1294',['DMA_FLAG_TE6',['../group__DMA__flag__definitions.html#ga50e2f489b50cbe42d03a80ca7cd42dad',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fflag_5fte7_1295',['DMA_FLAG_TE7',['../group__DMA__flag__definitions.html#ga312e060067bffdf46136be4f7b0b614c',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fhandle_1296',['DMA_Handle',['../structADC__HandleTypeDef.html#a1983db16acacd5f0b2881e43010dcd72',1,'ADC_HandleTypeDef']]],
  ['dma_5fhandletypedef_1297',['DMA_HandleTypeDef',['../group__DMA__Exported__Types.html#ga41b754a906b86bce54dc79938970138b',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5finittypedef_1298',['DMA_InitTypeDef',['../structDMA__InitTypeDef.html',1,'']]],
  ['dma_5fit_5fht_1299',['DMA_IT_HT',['../group__DMA__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fit_5ftc_1300',['DMA_IT_TC',['../group__DMA__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fit_5fte_1301',['DMA_IT_TE',['../group__DMA__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fmdataalign_5fbyte_1302',['DMA_MDATAALIGN_BYTE',['../group__DMA__Memory__data__size.html#ga9ed07bddf736298eba11508382ea4d51',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fmdataalign_5fhalfword_1303',['DMA_MDATAALIGN_HALFWORD',['../group__DMA__Memory__data__size.html#ga2c7355971c0da34a7ffe50ec87403071',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fmdataalign_5fword_1304',['DMA_MDATAALIGN_WORD',['../group__DMA__Memory__data__size.html#ga8812da819f18c873249074f3920220b2',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fmemory_5fto_5fmemory_1305',['DMA_MEMORY_TO_MEMORY',['../group__DMA__Data__transfer__direction.html#ga0695035d725855ccf64d2d8452a33810',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fmemory_5fto_5fperiph_1306',['DMA_MEMORY_TO_PERIPH',['../group__DMA__Data__transfer__direction.html#ga9e76fc559a2d5c766c969e6e921b1ee9',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fminc_5fdisable_1307',['DMA_MINC_DISABLE',['../group__DMA__Memory__incremented__mode.html#ga32625330516c188151743473fad97a33',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fminc_5fenable_1308',['DMA_MINC_ENABLE',['../group__DMA__Memory__incremented__mode.html#ga43d30885699cc8378562316ff4fed1cd',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fnormal_1309',['DMA_NORMAL',['../group__DMA__mode.html#ga04941acfbbdefc53e1e08133cffa3b8a',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fpdataalign_5fbyte_1310',['DMA_PDATAALIGN_BYTE',['../group__DMA__Peripheral__data__size.html#ga55b8c8f5ec95f10d26d6c5b1c9136730',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fpdataalign_5fhalfword_1311',['DMA_PDATAALIGN_HALFWORD',['../group__DMA__Peripheral__data__size.html#gac08bfd907442dba5358830b247135bcc',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fpdataalign_5fword_1312',['DMA_PDATAALIGN_WORD',['../group__DMA__Peripheral__data__size.html#gaad50e97cbc4a726660db9c3f42ac93b0',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fperiph_5fto_5fmemory_1313',['DMA_PERIPH_TO_MEMORY',['../group__DMA__Data__transfer__direction.html#gacb2cbf03ecae6804ae4a6f60a3e37c12',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fpinc_5fdisable_1314',['DMA_PINC_DISABLE',['../group__DMA__Peripheral__incremented__mode.html#ga63e2aff2973d1a8f01d5d7b6e4894f39',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fpinc_5fenable_1315',['DMA_PINC_ENABLE',['../group__DMA__Peripheral__incremented__mode.html#gab6d84e5805302516d26c06fb4497a346',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fpriority_5fhigh_1316',['DMA_PRIORITY_HIGH',['../group__DMA__Priority__level.html#ga6b2f5c5e22895f8b4bd52a27ec6cae2a',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fpriority_5flow_1317',['DMA_PRIORITY_LOW',['../group__DMA__Priority__level.html#ga0d1ed2bc9229ba3c953002bcf3a72130',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fpriority_5fmedium_1318',['DMA_PRIORITY_MEDIUM',['../group__DMA__Priority__level.html#gad6fbeee76fd4a02cbed64365bb4c1781',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5fpriority_5fvery_5fhigh_1319',['DMA_PRIORITY_VERY_HIGH',['../group__DMA__Priority__level.html#gaed0542331a4d875d1d8d5b2878e9372c',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5frequest_5f0_1320',['DMA_REQUEST_0',['../group__DMA__request.html#gaf5c25a4b9ee8c20fc607f9bdb4ef5c04',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5frequest_5f1_1321',['DMA_REQUEST_1',['../group__DMA__request.html#ga596797d80f60894bb8b88a37b89a7fd9',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5frequest_5f2_1322',['DMA_REQUEST_2',['../group__DMA__request.html#gaaab15045d034843558885d321e2916e1',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5frequest_5f3_1323',['DMA_REQUEST_3',['../group__DMA__request.html#gacfc3cd5d1b9c654caf7da31b7a8be419',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5frequest_5f4_1324',['DMA_REQUEST_4',['../group__DMA__request.html#ga586c6e88ce512df3fb06d1aa7d2ec8b3',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5frequest_5f5_1325',['DMA_REQUEST_5',['../group__DMA__request.html#ga05078bf5386656e31b61c8c59a4046f9',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5frequest_5f6_1326',['DMA_REQUEST_6',['../group__DMA__request.html#gaf9d8b4e98be1c241dc56d38765779654',1,'stm32l4xx_hal_dma.h']]],
  ['dma_5frequest_5f7_1327',['DMA_REQUEST_7',['../group__DMA__request.html#ga36bc40da0c3bfb4718637b9ec377be70',1,'stm32l4xx_hal_dma.h']]],
  ['dmabaseaddress_1328',['DmaBaseAddress',['../struct____DMA__HandleTypeDef.html#a782724cfffb6bcdaa37360a93c3e8926',1,'__DMA_HandleTypeDef']]],
  ['dmaburststate_1329',['DMABurstState',['../structTIM__HandleTypeDef.html#a985e3a4b24617ab917ed20e089e4ce83',1,'TIM_HandleTypeDef']]],
  ['dmacontinuousrequests_1330',['DMAContinuousRequests',['../structADC__InitTypeDef.html#a2c35c52d6f47c62915fa7d011e526510',1,'ADC_InitTypeDef']]],
  ['dmadisableonrxerror_1331',['DMADisableonRxError',['../structUART__AdvFeatureInitTypeDef.html#a63254643e43080158d23d3bbe9d53430',1,'UART_AdvFeatureInitTypeDef::DMADisableonRxError()'],['../structSMARTCARD__AdvFeatureInitTypeDef.html#a019cb5643b7faddecc904d6a1a7b3283',1,'SMARTCARD_AdvFeatureInitTypeDef::DMADisableonRxError()']]],
  ['dualaddressmode_1332',['DualAddressMode',['../structSMBUS__InitTypeDef.html#acd2d007269f3691cb38fc34cd7881b3f',1,'SMBUS_InitTypeDef::DualAddressMode()'],['../structI2C__InitTypeDef.html#add6a6b87ee067d33c94c554288736d40',1,'I2C_InitTypeDef::DualAddressMode()']]]
];
