
cube_for_new_genera_brain4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ee4  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e8  08009180  08009180  00019180  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009968  08009968  000200cc  2**0
                  CONTENTS
  4 .ARM          00000000  08009968  08009968  000200cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009968  08009968  000200cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009968  08009968  00019968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800996c  0800996c  0001996c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  08009970  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000181e0  200000cc  08009a3c  000200cc  2**2
                  ALLOC
 10 ._user_heap_stack 00006004  200182ac  08009a3c  000282ac  2**0
                  ALLOC
 11 .RAM_D1       000493e0  24000000  24000000  00030000  2**5
                  ALLOC
 12 .RAM_D2       000005a0  30000000  30000000  00030000  2**5
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
 14 .debug_info   00042faa  00000000  00000000  000200fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 000063f6  00000000  00000000  000630a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00020d39  00000000  00000000  0006949a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_aranges 000019c0  00000000  00000000  0008a1d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00005950  00000000  00000000  0008bb98  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macro  0003ac0b  00000000  00000000  000914e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_line   0001ddef  00000000  00000000  000cc0f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_str    0016e0a1  00000000  00000000  000e9ee2  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .comment      0000007b  00000000  00000000  00257f83  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00005d5c  00000000  00000000  00258000  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	200000cc 	.word	0x200000cc
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08009164 	.word	0x08009164

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	200000d0 	.word	0x200000d0
 80002d4:	08009164 	.word	0x08009164

080002d8 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80002d8:	4b0f      	ldr	r3, [pc, #60]	; (8000318 <HAL_InitTick+0x40>)
 80002da:	781b      	ldrb	r3, [r3, #0]
 80002dc:	b90b      	cbnz	r3, 80002e2 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 80002de:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80002e0:	4770      	bx	lr
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80002e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002e6:	490d      	ldr	r1, [pc, #52]	; (800031c <HAL_InitTick+0x44>)
 80002e8:	fbb2 f3f3 	udiv	r3, r2, r3
{
 80002ec:	b510      	push	{r4, lr}
 80002ee:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80002f0:	6808      	ldr	r0, [r1, #0]
 80002f2:	fbb0 f0f3 	udiv	r0, r0, r3
 80002f6:	f000 fe47 	bl	8000f88 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80002fa:	2c0f      	cmp	r4, #15
 80002fc:	d800      	bhi.n	8000300 <HAL_InitTick+0x28>
 80002fe:	b108      	cbz	r0, 8000304 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8000300:	2001      	movs	r0, #1
}
 8000302:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000304:	2200      	movs	r2, #0
 8000306:	4621      	mov	r1, r4
 8000308:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800030c:	f000 fdf8 	bl	8000f00 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000310:	4b03      	ldr	r3, [pc, #12]	; (8000320 <HAL_InitTick+0x48>)
 8000312:	2000      	movs	r0, #0
 8000314:	601c      	str	r4, [r3, #0]
}
 8000316:	bd10      	pop	{r4, pc}
 8000318:	20000000 	.word	0x20000000
 800031c:	2000005c 	.word	0x2000005c
 8000320:	20000004 	.word	0x20000004

08000324 <HAL_Init>:
{
 8000324:	b530      	push	{r4, r5, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000326:	2003      	movs	r0, #3
{
 8000328:	b083      	sub	sp, #12
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800032a:	f000 fdd5 	bl	8000ed8 <HAL_NVIC_SetPriorityGrouping>
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800032e:	4c12      	ldr	r4, [pc, #72]	; (8000378 <HAL_Init+0x54>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000330:	f002 ff00 	bl	8003134 <HAL_RCC_GetSysClockFreq>
 8000334:	4a11      	ldr	r2, [pc, #68]	; (800037c <HAL_Init+0x58>)
 8000336:	4912      	ldr	r1, [pc, #72]	; (8000380 <HAL_Init+0x5c>)
 8000338:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800033a:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800033c:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemCoreClock = common_system_clock;
 8000340:	4d10      	ldr	r5, [pc, #64]	; (8000384 <HAL_Init+0x60>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000342:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000346:	5ccb      	ldrb	r3, [r1, r3]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000348:	5c8a      	ldrb	r2, [r1, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800034a:	f003 031f 	and.w	r3, r3, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800034e:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000352:	fa20 f303 	lsr.w	r3, r0, r3
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000356:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000358:	fa23 f202 	lsr.w	r2, r3, r2
  SystemCoreClock = common_system_clock;
 800035c:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800035e:	6022      	str	r2, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000360:	f7ff ffba 	bl	80002d8 <HAL_InitTick>
 8000364:	b110      	cbz	r0, 800036c <HAL_Init+0x48>
    return HAL_ERROR;
 8000366:	2001      	movs	r0, #1
}
 8000368:	b003      	add	sp, #12
 800036a:	bd30      	pop	{r4, r5, pc}
 800036c:	9001      	str	r0, [sp, #4]
  HAL_MspInit();
 800036e:	f006 feaf 	bl	80070d0 <HAL_MspInit>
  return HAL_OK;
 8000372:	9801      	ldr	r0, [sp, #4]
}
 8000374:	b003      	add	sp, #12
 8000376:	bd30      	pop	{r4, r5, pc}
 8000378:	20000060 	.word	0x20000060
 800037c:	58024400 	.word	0x58024400
 8000380:	08009188 	.word	0x08009188
 8000384:	2000005c 	.word	0x2000005c

08000388 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000388:	4a03      	ldr	r2, [pc, #12]	; (8000398 <HAL_IncTick+0x10>)
 800038a:	4b04      	ldr	r3, [pc, #16]	; (800039c <HAL_IncTick+0x14>)
 800038c:	6811      	ldr	r1, [r2, #0]
 800038e:	781b      	ldrb	r3, [r3, #0]
 8000390:	440b      	add	r3, r1
 8000392:	6013      	str	r3, [r2, #0]
}
 8000394:	4770      	bx	lr
 8000396:	bf00      	nop
 8000398:	20000140 	.word	0x20000140
 800039c:	20000000 	.word	0x20000000

080003a0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80003a0:	4b01      	ldr	r3, [pc, #4]	; (80003a8 <HAL_GetTick+0x8>)
 80003a2:	6818      	ldr	r0, [r3, #0]
}
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	20000140 	.word	0x20000140

080003ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80003ac:	b538      	push	{r3, r4, r5, lr}
 80003ae:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80003b0:	f7ff fff6 	bl	80003a0 <HAL_GetTick>
 80003b4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80003b6:	1c63      	adds	r3, r4, #1
 80003b8:	d002      	beq.n	80003c0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80003ba:	4b04      	ldr	r3, [pc, #16]	; (80003cc <HAL_Delay+0x20>)
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80003c0:	f7ff ffee 	bl	80003a0 <HAL_GetTick>
 80003c4:	1b40      	subs	r0, r0, r5
 80003c6:	42a0      	cmp	r0, r4
 80003c8:	d3fa      	bcc.n	80003c0 <HAL_Delay+0x14>
  {
  }
}
 80003ca:	bd38      	pop	{r3, r4, r5, pc}
 80003cc:	20000000 	.word	0x20000000

080003d0 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80003d0:	4b01      	ldr	r3, [pc, #4]	; (80003d8 <HAL_GetREVID+0x8>)
 80003d2:	6818      	ldr	r0, [r3, #0]
}
 80003d4:	0c00      	lsrs	r0, r0, #16
 80003d6:	4770      	bx	lr
 80003d8:	5c001000 	.word	0x5c001000

080003dc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80003dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80003e0:	4c61      	ldr	r4, [pc, #388]	; (8000568 <HAL_ADC_Start_DMA+0x18c>)
 80003e2:	6805      	ldr	r5, [r0, #0]
 80003e4:	42a5      	cmp	r5, r4
 80003e6:	d030      	beq.n	800044a <HAL_ADC_Start_DMA+0x6e>
 80003e8:	4b60      	ldr	r3, [pc, #384]	; (800056c <HAL_ADC_Start_DMA+0x190>)
 80003ea:	429d      	cmp	r5, r3
 80003ec:	d02d      	beq.n	800044a <HAL_ADC_Start_DMA+0x6e>
 80003ee:	4c60      	ldr	r4, [pc, #384]	; (8000570 <HAL_ADC_Start_DMA+0x194>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80003f0:	68a6      	ldr	r6, [r4, #8]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80003f2:	68ac      	ldr	r4, [r5, #8]
 80003f4:	0764      	lsls	r4, r4, #29
 80003f6:	d42d      	bmi.n	8000454 <HAL_ADC_Start_DMA+0x78>

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80003f8:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80003fc:	2b01      	cmp	r3, #1
 80003fe:	d029      	beq.n	8000454 <HAL_ADC_Start_DMA+0x78>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000400:	f006 061f 	and.w	r6, r6, #31
 8000404:	2301      	movs	r3, #1
 8000406:	4690      	mov	r8, r2
 8000408:	460f      	mov	r7, r1

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800040a:	2e09      	cmp	r6, #9
 800040c:	4604      	mov	r4, r0
    __HAL_LOCK(hadc);
 800040e:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000412:	d905      	bls.n	8000420 <HAL_ADC_Start_DMA+0x44>
        LL_ADC_REG_StartConversion(hadc->Instance);
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000414:	2300      	movs	r3, #0
 8000416:	2001      	movs	r0, #1
 8000418:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = HAL_BUSY;
  }

  /* Return function status */
  return tmp_hal_status;
}
 800041c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000420:	f240 2321 	movw	r3, #545	; 0x221
 8000424:	40f3      	lsrs	r3, r6
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8000426:	07db      	lsls	r3, r3, #31
 8000428:	d5f4      	bpl.n	8000414 <HAL_ADC_Start_DMA+0x38>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800042a:	68ab      	ldr	r3, [r5, #8]
 800042c:	07d8      	lsls	r0, r3, #31
 800042e:	d414      	bmi.n	800045a <HAL_ADC_Start_DMA+0x7e>
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8000430:	68aa      	ldr	r2, [r5, #8]
 8000432:	4b50      	ldr	r3, [pc, #320]	; (8000574 <HAL_ADC_Start_DMA+0x198>)
 8000434:	421a      	tst	r2, r3
 8000436:	d055      	beq.n	80004e4 <HAL_ADC_Start_DMA+0x108>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000438:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800043a:	f043 0310 	orr.w	r3, r3, #16
 800043e:	6563      	str	r3, [r4, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000440:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000442:	f043 0301 	orr.w	r3, r3, #1
 8000446:	65a3      	str	r3, [r4, #88]	; 0x58
 8000448:	e7e4      	b.n	8000414 <HAL_ADC_Start_DMA+0x38>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800044a:	4c4b      	ldr	r4, [pc, #300]	; (8000578 <HAL_ADC_Start_DMA+0x19c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800044c:	68a6      	ldr	r6, [r4, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800044e:	68ac      	ldr	r4, [r5, #8]
 8000450:	0764      	lsls	r4, r4, #29
 8000452:	d5d1      	bpl.n	80003f8 <HAL_ADC_Start_DMA+0x1c>
    tmp_hal_status = HAL_BUSY;
 8000454:	2002      	movs	r0, #2
}
 8000456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800045a:	4b44      	ldr	r3, [pc, #272]	; (800056c <HAL_ADC_Start_DMA+0x190>)
 800045c:	1aed      	subs	r5, r5, r3
 800045e:	bf18      	it	ne
 8000460:	2501      	movne	r5, #1
        ADC_STATE_CLR_SET(hadc->State,
 8000462:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000464:	4b45      	ldr	r3, [pc, #276]	; (800057c <HAL_ADC_Start_DMA+0x1a0>)
 8000466:	4013      	ands	r3, r2
 8000468:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800046c:	6563      	str	r3, [r4, #84]	; 0x54
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800046e:	b106      	cbz	r6, 8000472 <HAL_ADC_Start_DMA+0x96>
 8000470:	b11d      	cbz	r5, 800047a <HAL_ADC_Start_DMA+0x9e>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000472:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000474:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000478:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800047a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800047c:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 8000480:	d02e      	beq.n	80004e0 <HAL_ADC_Start_DMA+0x104>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000482:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000484:	f023 0306 	bic.w	r3, r3, #6
 8000488:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800048a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800048c:	251c      	movs	r5, #28
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800048e:	483c      	ldr	r0, [pc, #240]	; (8000580 <HAL_ADC_Start_DMA+0x1a4>)
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000490:	4643      	mov	r3, r8
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000492:	4e3c      	ldr	r6, [pc, #240]	; (8000584 <HAL_ADC_Start_DMA+0x1a8>)
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000494:	463a      	mov	r2, r7
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000496:	63c8      	str	r0, [r1, #60]	; 0x3c
        __HAL_UNLOCK(hadc);
 8000498:	2100      	movs	r1, #0
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800049a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800049c:	6406      	str	r6, [r0, #64]	; 0x40
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800049e:	4e3a      	ldr	r6, [pc, #232]	; (8000588 <HAL_ADC_Start_DMA+0x1ac>)
 80004a0:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80004a2:	64c6      	str	r6, [r0, #76]	; 0x4c
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80004a4:	6820      	ldr	r0, [r4, #0]
 80004a6:	6005      	str	r5, [r0, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80004a8:	6820      	ldr	r0, [r4, #0]
        __HAL_UNLOCK(hadc);
 80004aa:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80004ae:	6841      	ldr	r1, [r0, #4]
 80004b0:	f041 0110 	orr.w	r1, r1, #16
 80004b4:	6041      	str	r1, [r0, #4]
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 80004b6:	6820      	ldr	r0, [r4, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 80004b8:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 80004ba:	68c1      	ldr	r1, [r0, #12]
 80004bc:	f021 0103 	bic.w	r1, r1, #3
 80004c0:	4329      	orrs	r1, r5
 80004c2:	60c1      	str	r1, [r0, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80004c4:	6821      	ldr	r1, [r4, #0]
 80004c6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80004c8:	3140      	adds	r1, #64	; 0x40
 80004ca:	f001 f913 	bl	80016f4 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 80004ce:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80004d0:	4b2e      	ldr	r3, [pc, #184]	; (800058c <HAL_ADC_Start_DMA+0x1b0>)
 80004d2:	6891      	ldr	r1, [r2, #8]
 80004d4:	400b      	ands	r3, r1
 80004d6:	f043 0304 	orr.w	r3, r3, #4
 80004da:	6093      	str	r3, [r2, #8]
}
 80004dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          ADC_CLEAR_ERRORCODE(hadc);
 80004e0:	65a3      	str	r3, [r4, #88]	; 0x58
 80004e2:	e7d2      	b.n	800048a <HAL_ADC_Start_DMA+0xae>
  MODIFY_REG(ADCx->CR,
 80004e4:	68aa      	ldr	r2, [r5, #8]
 80004e6:	4b29      	ldr	r3, [pc, #164]	; (800058c <HAL_ADC_Start_DMA+0x1b0>)
 80004e8:	4013      	ands	r3, r2
 80004ea:	f043 0301 	orr.w	r3, r3, #1
 80004ee:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 80004f0:	f7ff ff56 	bl	80003a0 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80004f4:	6823      	ldr	r3, [r4, #0]
 80004f6:	4a1c      	ldr	r2, [pc, #112]	; (8000568 <HAL_ADC_Start_DMA+0x18c>)
    tickstart = HAL_GetTick();
 80004f8:	4681      	mov	r9, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80004fa:	4293      	cmp	r3, r2
 80004fc:	d020      	beq.n	8000540 <HAL_ADC_Start_DMA+0x164>
 80004fe:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8000502:	4293      	cmp	r3, r2
 8000504:	d01c      	beq.n	8000540 <HAL_ADC_Start_DMA+0x164>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000506:	4a1a      	ldr	r2, [pc, #104]	; (8000570 <HAL_ADC_Start_DMA+0x194>)
 8000508:	6892      	ldr	r2, [r2, #8]
  MODIFY_REG(ADCx->CR,
 800050a:	4d20      	ldr	r5, [pc, #128]	; (800058c <HAL_ADC_Start_DMA+0x1b0>)
 800050c:	e00b      	b.n	8000526 <HAL_ADC_Start_DMA+0x14a>
 800050e:	689a      	ldr	r2, [r3, #8]
 8000510:	402a      	ands	r2, r5
 8000512:	f042 0201 	orr.w	r2, r2, #1
 8000516:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000518:	f7ff ff42 	bl	80003a0 <HAL_GetTick>
 800051c:	eba0 0009 	sub.w	r0, r0, r9
 8000520:	2802      	cmp	r0, #2
 8000522:	d889      	bhi.n	8000438 <HAL_ADC_Start_DMA+0x5c>
 8000524:	6823      	ldr	r3, [r4, #0]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000526:	681a      	ldr	r2, [r3, #0]
 8000528:	07d2      	lsls	r2, r2, #31
 800052a:	d418      	bmi.n	800055e <HAL_ADC_Start_DMA+0x182>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800052c:	689a      	ldr	r2, [r3, #8]
 800052e:	07d1      	lsls	r1, r2, #31
 8000530:	d5ed      	bpl.n	800050e <HAL_ADC_Start_DMA+0x132>
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000532:	f7ff ff35 	bl	80003a0 <HAL_GetTick>
 8000536:	eba0 0009 	sub.w	r0, r0, r9
 800053a:	2802      	cmp	r0, #2
 800053c:	d9f2      	bls.n	8000524 <HAL_ADC_Start_DMA+0x148>
 800053e:	e77b      	b.n	8000438 <HAL_ADC_Start_DMA+0x5c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000540:	490d      	ldr	r1, [pc, #52]	; (8000578 <HAL_ADC_Start_DMA+0x19c>)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000542:	4a0a      	ldr	r2, [pc, #40]	; (800056c <HAL_ADC_Start_DMA+0x190>)
 8000544:	6889      	ldr	r1, [r1, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000546:	f011 0f1f 	tst.w	r1, #31
 800054a:	bf0c      	ite	eq
 800054c:	2501      	moveq	r5, #1
 800054e:	2500      	movne	r5, #0
 8000550:	4293      	cmp	r3, r2
 8000552:	bf18      	it	ne
 8000554:	f045 0501 	orrne.w	r5, r5, #1
 8000558:	2d00      	cmp	r5, #0
 800055a:	d1d6      	bne.n	800050a <HAL_ADC_Start_DMA+0x12e>
 800055c:	e781      	b.n	8000462 <HAL_ADC_Start_DMA+0x86>
 800055e:	4d03      	ldr	r5, [pc, #12]	; (800056c <HAL_ADC_Start_DMA+0x190>)
 8000560:	1b5d      	subs	r5, r3, r5
 8000562:	bf18      	it	ne
 8000564:	2501      	movne	r5, #1
 8000566:	e77c      	b.n	8000462 <HAL_ADC_Start_DMA+0x86>
 8000568:	40022000 	.word	0x40022000
 800056c:	40022100 	.word	0x40022100
 8000570:	58026300 	.word	0x58026300
 8000574:	8000003f 	.word	0x8000003f
 8000578:	40022300 	.word	0x40022300
 800057c:	fffff0fe 	.word	0xfffff0fe
 8000580:	080005a1 	.word	0x080005a1
 8000584:	08000591 	.word	0x08000591
 8000588:	08000609 	.word	0x08000609
 800058c:	7fffffc0 	.word	0x7fffffc0

08000590 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8000590:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8000592:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8000594:	f006 fb32 	bl	8006bfc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000598:	bd08      	pop	{r3, pc}
 800059a:	bf00      	nop

0800059c <HAL_ADC_ErrorCallback>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <ADC_DMAConvCplt>:
{
 80005a0:	b510      	push	{r4, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80005a2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80005a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80005a6:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80005aa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80005ac:	d11d      	bne.n	80005ea <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80005ae:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80005b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005b4:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80005b6:	680a      	ldr	r2, [r1, #0]
 80005b8:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80005bc:	68ca      	ldr	r2, [r1, #12]
 80005be:	d01b      	beq.n	80005f8 <ADC_DMAConvCplt+0x58>
 80005c0:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80005c4:	d10d      	bne.n	80005e2 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80005c6:	68ca      	ldr	r2, [r1, #12]
 80005c8:	0494      	lsls	r4, r2, #18
 80005ca:	d40a      	bmi.n	80005e2 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80005cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80005ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80005d2:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80005d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80005d6:	04d1      	lsls	r1, r2, #19
 80005d8:	d403      	bmi.n	80005e2 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80005da:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80005dc:	f042 0201 	orr.w	r2, r2, #1
 80005e0:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80005e2:	4618      	mov	r0, r3
 80005e4:	f006 fb06 	bl	8006bf4 <HAL_ADC_ConvCpltCallback>
}
 80005e8:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80005ea:	06d2      	lsls	r2, r2, #27
 80005ec:	d407      	bmi.n	80005fe <ADC_DMAConvCplt+0x5e>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80005ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80005f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80005f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005f6:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80005f8:	0790      	lsls	r0, r2, #30
 80005fa:	d1f2      	bne.n	80005e2 <ADC_DMAConvCplt+0x42>
 80005fc:	e7e6      	b.n	80005cc <ADC_DMAConvCplt+0x2c>
      HAL_ADC_ErrorCallback(hadc);
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff ffcc 	bl	800059c <HAL_ADC_ErrorCallback>
}
 8000604:	bd10      	pop	{r4, pc}
 8000606:	bf00      	nop

08000608 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8000608:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800060a:	6b83      	ldr	r3, [r0, #56]	; 0x38

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800060c:	6d5a      	ldr	r2, [r3, #84]	; 0x54

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800060e:	4618      	mov	r0, r3
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000610:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000614:	655a      	str	r2, [r3, #84]	; 0x54
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000616:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000618:	f042 0204 	orr.w	r2, r2, #4
 800061c:	659a      	str	r2, [r3, #88]	; 0x58
  HAL_ADC_ErrorCallback(hadc);
 800061e:	f7ff ffbd 	bl	800059c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000622:	bd08      	pop	{r3, pc}

08000624 <HAL_ADC_ConfigChannel>:
{
 8000624:	4603      	mov	r3, r0
  __IO uint32_t wait_loop_index = 0;
 8000626:	2000      	movs	r0, #0
{
 8000628:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 800062a:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
{
 800062e:	b082      	sub	sp, #8
  __HAL_LOCK(hadc);
 8000630:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0;
 8000632:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8000634:	f000 8130 	beq.w	8000898 <HAL_ADC_ConfigChannel+0x274>
 8000638:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800063a:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hadc);
 800063c:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000640:	68a2      	ldr	r2, [r4, #8]
 8000642:	0757      	lsls	r7, r2, #29
 8000644:	d443      	bmi.n	80006ce <HAL_ADC_ConfigChannel+0xaa>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8000646:	680a      	ldr	r2, [r1, #0]
 8000648:	f3c2 0513 	ubfx	r5, r2, #0, #20
 800064c:	2d00      	cmp	r5, #0
 800064e:	f040 80a2 	bne.w	8000796 <HAL_ADC_ConfigChannel+0x172>
 8000652:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000656:	4090      	lsls	r0, r2
 8000658:	69e2      	ldr	r2, [r4, #28]
  MODIFY_REG(*preg,
 800065a:	271f      	movs	r7, #31
 800065c:	4310      	orrs	r0, r2
 800065e:	61e0      	str	r0, [r4, #28]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8000660:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000662:	681c      	ldr	r4, [r3, #0]
 8000664:	0985      	lsrs	r5, r0, #6
  MODIFY_REG(*preg,
 8000666:	680a      	ldr	r2, [r1, #0]
 8000668:	4038      	ands	r0, r7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800066a:	3430      	adds	r4, #48	; 0x30
 800066c:	f005 050c 	and.w	r5, r5, #12
  MODIFY_REG(*preg,
 8000670:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000674:	4087      	lsls	r7, r0
 8000676:	592e      	ldr	r6, [r5, r4]
 8000678:	4082      	lsls	r2, r0
 800067a:	ea26 0007 	bic.w	r0, r6, r7
 800067e:	4302      	orrs	r2, r0
 8000680:	512a      	str	r2, [r5, r4]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000682:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000684:	6890      	ldr	r0, [r2, #8]
 8000686:	0746      	lsls	r6, r0, #29
 8000688:	f100 8083 	bmi.w	8000792 <HAL_ADC_ConfigChannel+0x16e>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800068c:	6895      	ldr	r5, [r2, #8]
 800068e:	f015 0508 	ands.w	r5, r5, #8
 8000692:	d026      	beq.n	80006e2 <HAL_ADC_ConfigChannel+0xbe>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000694:	6890      	ldr	r0, [r2, #8]
 8000696:	07c5      	lsls	r5, r0, #31
 8000698:	d417      	bmi.n	80006ca <HAL_ADC_ConfigChannel+0xa6>
  MODIFY_REG(ADCx->DIFSEL,
 800069a:	68cc      	ldr	r4, [r1, #12]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800069c:	680e      	ldr	r6, [r1, #0]
 800069e:	f004 0518 	and.w	r5, r4, #24
 80006a2:	48bf      	ldr	r0, [pc, #764]	; (80009a0 <HAL_ADC_ConfigChannel+0x37c>)
 80006a4:	f8d2 40c0 	ldr.w	r4, [r2, #192]	; 0xc0
 80006a8:	40e8      	lsrs	r0, r5
 80006aa:	f3c6 0513 	ubfx	r5, r6, #0, #20
 80006ae:	4030      	ands	r0, r6
 80006b0:	ea24 0405 	bic.w	r4, r4, r5
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80006b4:	4dbb      	ldr	r5, [pc, #748]	; (80009a4 <HAL_ADC_ConfigChannel+0x380>)
 80006b6:	4320      	orrs	r0, r4
 80006b8:	f8c2 00c0 	str.w	r0, [r2, #192]	; 0xc0
 80006bc:	68ca      	ldr	r2, [r1, #12]
 80006be:	42aa      	cmp	r2, r5
 80006c0:	f000 80a3 	beq.w	800080a <HAL_ADC_ConfigChannel+0x1e6>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80006c4:	6809      	ldr	r1, [r1, #0]
 80006c6:	2900      	cmp	r1, #0
 80006c8:	db6d      	blt.n	80007a6 <HAL_ADC_ConfigChannel+0x182>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80006ca:	2000      	movs	r0, #0
 80006cc:	e003      	b.n	80006d6 <HAL_ADC_ConfigChannel+0xb2>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80006ce:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80006d0:	f042 0220 	orr.w	r2, r2, #32
 80006d4:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80006d6:	2200      	movs	r2, #0
 80006d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80006dc:	b002      	add	sp, #8
 80006de:	bcf0      	pop	{r4, r5, r6, r7}
 80006e0:	4770      	bx	lr
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80006e2:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80006e4:	3214      	adds	r2, #20
  MODIFY_REG(*preg,
 80006e6:	2007      	movs	r0, #7
 80006e8:	688f      	ldr	r7, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80006ea:	0de6      	lsrs	r6, r4, #23
  MODIFY_REG(*preg,
 80006ec:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80006f0:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 80006f4:	fa00 fc04 	lsl.w	ip, r0, r4
 80006f8:	fa07 f404 	lsl.w	r4, r7, r4
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80006fc:	4faa      	ldr	r7, [pc, #680]	; (80009a8 <HAL_ADC_ConfigChannel+0x384>)
 80006fe:	58b0      	ldr	r0, [r6, r2]
 8000700:	ea20 000c 	bic.w	r0, r0, ip
 8000704:	4320      	orrs	r0, r4
 8000706:	50b0      	str	r0, [r6, r2]
 8000708:	683a      	ldr	r2, [r7, #0]
 800070a:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 800070e:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8000712:	f000 80b8 	beq.w	8000886 <HAL_ADC_ConfigChannel+0x262>
 8000716:	681a      	ldr	r2, [r3, #0]
 8000718:	6948      	ldr	r0, [r1, #20]
 800071a:	68d4      	ldr	r4, [r2, #12]
 800071c:	f014 0f10 	tst.w	r4, #16
 8000720:	68d4      	ldr	r4, [r2, #12]
 8000722:	f040 80d9 	bne.w	80008d8 <HAL_ADC_ConfigChannel+0x2b4>
 8000726:	f3c4 0482 	ubfx	r4, r4, #2, #3
 800072a:	0064      	lsls	r4, r4, #1
 800072c:	fa00 f404 	lsl.w	r4, r0, r4
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000730:	690e      	ldr	r6, [r1, #16]
 8000732:	6808      	ldr	r0, [r1, #0]
 8000734:	2e04      	cmp	r6, #4
 8000736:	f000 80b3 	beq.w	80008a0 <HAL_ADC_ConfigChannel+0x27c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800073a:	3260      	adds	r2, #96	; 0x60
    MODIFY_REG(*preg,
 800073c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8000740:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
 8000744:	4320      	orrs	r0, r4
 8000746:	f007 4400 	and.w	r4, r7, #2147483648	; 0x80000000
 800074a:	4320      	orrs	r0, r4
 800074c:	f842 0026 	str.w	r0, [r2, r6, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8000750:	6818      	ldr	r0, [r3, #0]
 8000752:	7e4e      	ldrb	r6, [r1, #25]
 8000754:	690c      	ldr	r4, [r1, #16]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000756:	3060      	adds	r0, #96	; 0x60
 8000758:	2e01      	cmp	r6, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800075a:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
 800075e:	bf14      	ite	ne
 8000760:	2600      	movne	r6, #0
 8000762:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 8000766:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800076a:	4332      	orrs	r2, r6
 800076c:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8000770:	7e0c      	ldrb	r4, [r1, #24]
 8000772:	6818      	ldr	r0, [r3, #0]
 8000774:	2c01      	cmp	r4, #1
 8000776:	690a      	ldr	r2, [r1, #16]
 8000778:	d104      	bne.n	8000784 <HAL_ADC_ConfigChannel+0x160>
 800077a:	f002 021f 	and.w	r2, r2, #31
 800077e:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8000782:	4095      	lsls	r5, r2
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8000784:	6902      	ldr	r2, [r0, #16]
 8000786:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
 800078a:	4315      	orrs	r5, r2
 800078c:	6105      	str	r5, [r0, #16]
 800078e:	681a      	ldr	r2, [r3, #0]
 8000790:	e780      	b.n	8000694 <HAL_ADC_ConfigChannel+0x70>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000792:	6890      	ldr	r0, [r2, #8]
 8000794:	e77e      	b.n	8000694 <HAL_ADC_ConfigChannel+0x70>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000796:	fa92 f2a2 	rbit	r2, r2
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800079a:	fab2 f282 	clz	r2, r2
 800079e:	f002 021f 	and.w	r2, r2, #31
 80007a2:	4090      	lsls	r0, r2
 80007a4:	e758      	b.n	8000658 <HAL_ADC_ConfigChannel+0x34>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80007a6:	6818      	ldr	r0, [r3, #0]
 80007a8:	4a80      	ldr	r2, [pc, #512]	; (80009ac <HAL_ADC_ConfigChannel+0x388>)
 80007aa:	4290      	cmp	r0, r2
 80007ac:	f000 80c6 	beq.w	800093c <HAL_ADC_ConfigChannel+0x318>
 80007b0:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80007b4:	4290      	cmp	r0, r2
 80007b6:	f000 80c1 	beq.w	800093c <HAL_ADC_ConfigChannel+0x318>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80007ba:	4e7d      	ldr	r6, [pc, #500]	; (80009b0 <HAL_ADC_ConfigChannel+0x38c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80007bc:	4d7d      	ldr	r5, [pc, #500]	; (80009b4 <HAL_ADC_ConfigChannel+0x390>)
 80007be:	68ac      	ldr	r4, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80007c0:	68b2      	ldr	r2, [r6, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80007c2:	f004 76e0 	and.w	r6, r4, #29360128	; 0x1c00000
 80007c6:	43d2      	mvns	r2, r2
 80007c8:	f002 0201 	and.w	r2, r2, #1
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80007cc:	2a00      	cmp	r2, #0
 80007ce:	f000 80c3 	beq.w	8000958 <HAL_ADC_ConfigChannel+0x334>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80007d2:	4a79      	ldr	r2, [pc, #484]	; (80009b8 <HAL_ADC_ConfigChannel+0x394>)
 80007d4:	4291      	cmp	r1, r2
 80007d6:	f000 80f9 	beq.w	80009cc <HAL_ADC_ConfigChannel+0x3a8>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80007da:	4a78      	ldr	r2, [pc, #480]	; (80009bc <HAL_ADC_ConfigChannel+0x398>)
 80007dc:	4291      	cmp	r1, r2
 80007de:	f000 8117 	beq.w	8000a10 <HAL_ADC_ConfigChannel+0x3ec>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80007e2:	4a77      	ldr	r2, [pc, #476]	; (80009c0 <HAL_ADC_ConfigChannel+0x39c>)
 80007e4:	4291      	cmp	r1, r2
 80007e6:	f47f af70 	bne.w	80006ca <HAL_ADC_ConfigChannel+0xa6>
            if (ADC_VREFINT_INSTANCE(hadc))
 80007ea:	0262      	lsls	r2, r4, #9
 80007ec:	f53f af6d 	bmi.w	80006ca <HAL_ADC_ConfigChannel+0xa6>
 80007f0:	4a6f      	ldr	r2, [pc, #444]	; (80009b0 <HAL_ADC_ConfigChannel+0x38c>)
 80007f2:	4290      	cmp	r0, r2
 80007f4:	f47f af69 	bne.w	80006ca <HAL_ADC_ConfigChannel+0xa6>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80007f8:	68a9      	ldr	r1, [r5, #8]
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80007fa:	f446 0280 	orr.w	r2, r6, #4194304	; 0x400000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80007fe:	2000      	movs	r0, #0
 8000800:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8000804:	430a      	orrs	r2, r1
 8000806:	60aa      	str	r2, [r5, #8]
 8000808:	e765      	b.n	80006d6 <HAL_ADC_ConfigChannel+0xb2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800080a:	6808      	ldr	r0, [r1, #0]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800080c:	681c      	ldr	r4, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800080e:	f3c0 0213 	ubfx	r2, r0, #0, #20
 8000812:	2a00      	cmp	r2, #0
 8000814:	d066      	beq.n	80008e4 <HAL_ADC_ConfigChannel+0x2c0>
 8000816:	fa90 f2a0 	rbit	r2, r0
 800081a:	fab2 f282 	clz	r2, r2
 800081e:	3201      	adds	r2, #1
 8000820:	f002 021f 	and.w	r2, r2, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000824:	2a09      	cmp	r2, #9
 8000826:	f200 809d 	bhi.w	8000964 <HAL_ADC_ConfigChannel+0x340>
 800082a:	fa90 f2a0 	rbit	r2, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800082e:	fab2 f282 	clz	r2, r2
 8000832:	fa90 f5a0 	rbit	r5, r0
 8000836:	2601      	movs	r6, #1
 8000838:	fab5 f585 	clz	r5, r5
 800083c:	3201      	adds	r2, #1
 800083e:	4435      	add	r5, r6
 8000840:	0692      	lsls	r2, r2, #26
 8000842:	f005 051f 	and.w	r5, r5, #31
 8000846:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 800084a:	fa06 f505 	lsl.w	r5, r6, r5
 800084e:	432a      	orrs	r2, r5
 8000850:	fa90 f0a0 	rbit	r0, r0
 8000854:	fab0 f080 	clz	r0, r0
 8000858:	4430      	add	r0, r6
 800085a:	f000 001f 	and.w	r0, r0, #31
 800085e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8000862:	0500      	lsls	r0, r0, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000864:	4310      	orrs	r0, r2
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000866:	3414      	adds	r4, #20
  MODIFY_REG(*preg,
 8000868:	2707      	movs	r7, #7
 800086a:	688a      	ldr	r2, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800086c:	0dc6      	lsrs	r6, r0, #23
  MODIFY_REG(*preg,
 800086e:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000872:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 8000876:	4087      	lsls	r7, r0
 8000878:	4082      	lsls	r2, r0
 800087a:	5935      	ldr	r5, [r6, r4]
 800087c:	ea25 0007 	bic.w	r0, r5, r7
 8000880:	4310      	orrs	r0, r2
 8000882:	5130      	str	r0, [r6, r4]
 8000884:	e71e      	b.n	80006c4 <HAL_ADC_ConfigChannel+0xa0>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8000886:	681a      	ldr	r2, [r3, #0]
 8000888:	6948      	ldr	r0, [r1, #20]
 800088a:	68d4      	ldr	r4, [r2, #12]
 800088c:	f3c4 0482 	ubfx	r4, r4, #2, #3
 8000890:	0064      	lsls	r4, r4, #1
 8000892:	fa00 f404 	lsl.w	r4, r0, r4
 8000896:	e74b      	b.n	8000730 <HAL_ADC_ConfigChannel+0x10c>
  __HAL_LOCK(hadc);
 8000898:	2002      	movs	r0, #2
}
 800089a:	b002      	add	sp, #8
 800089c:	bcf0      	pop	{r4, r5, r6, r7}
 800089e:	4770      	bx	lr
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80008a0:	6e14      	ldr	r4, [r2, #96]	; 0x60
 80008a2:	0680      	lsls	r0, r0, #26
 80008a4:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80008a8:	4284      	cmp	r4, r0
 80008aa:	d03f      	beq.n	800092c <HAL_ADC_ConfigChannel+0x308>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80008ac:	6e54      	ldr	r4, [r2, #100]	; 0x64
 80008ae:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80008b2:	4284      	cmp	r4, r0
 80008b4:	d032      	beq.n	800091c <HAL_ADC_ConfigChannel+0x2f8>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80008b6:	6e94      	ldr	r4, [r2, #104]	; 0x68
 80008b8:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80008bc:	4284      	cmp	r4, r0
 80008be:	d025      	beq.n	800090c <HAL_ADC_ConfigChannel+0x2e8>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80008c0:	6ed4      	ldr	r4, [r2, #108]	; 0x6c
 80008c2:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80008c6:	42a0      	cmp	r0, r4
 80008c8:	f47f aee4 	bne.w	8000694 <HAL_ADC_ConfigChannel+0x70>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80008cc:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80008ce:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80008d2:	66d0      	str	r0, [r2, #108]	; 0x6c
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	e6dd      	b.n	8000694 <HAL_ADC_ConfigChannel+0x70>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80008d8:	0864      	lsrs	r4, r4, #1
 80008da:	f004 0408 	and.w	r4, r4, #8
 80008de:	fa00 f404 	lsl.w	r4, r0, r4
 80008e2:	e725      	b.n	8000730 <HAL_ADC_ConfigChannel+0x10c>
 80008e4:	2601      	movs	r6, #1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80008e6:	0e80      	lsrs	r0, r0, #26
 80008e8:	4430      	add	r0, r6
 80008ea:	f000 051f 	and.w	r5, r0, #31
 80008ee:	0682      	lsls	r2, r0, #26
 80008f0:	40ae      	lsls	r6, r5
 80008f2:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80008f6:	2d09      	cmp	r5, #9
 80008f8:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 80008fc:	ea42 0206 	orr.w	r2, r2, r6
 8000900:	d9af      	bls.n	8000862 <HAL_ADC_ConfigChannel+0x23e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8000902:	381e      	subs	r0, #30
 8000904:	0500      	lsls	r0, r0, #20
 8000906:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 800090a:	e7ab      	b.n	8000864 <HAL_ADC_ConfigChannel+0x240>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800090c:	6e90      	ldr	r0, [r2, #104]	; 0x68
 800090e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8000912:	6690      	str	r0, [r2, #104]	; 0x68
 8000914:	6808      	ldr	r0, [r1, #0]
 8000916:	681a      	ldr	r2, [r3, #0]
 8000918:	0680      	lsls	r0, r0, #26
 800091a:	e7d1      	b.n	80008c0 <HAL_ADC_ConfigChannel+0x29c>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800091c:	6e50      	ldr	r0, [r2, #100]	; 0x64
 800091e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8000922:	6650      	str	r0, [r2, #100]	; 0x64
 8000924:	6808      	ldr	r0, [r1, #0]
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	0680      	lsls	r0, r0, #26
 800092a:	e7c4      	b.n	80008b6 <HAL_ADC_ConfigChannel+0x292>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800092c:	6e10      	ldr	r0, [r2, #96]	; 0x60
 800092e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8000932:	6610      	str	r0, [r2, #96]	; 0x60
 8000934:	6808      	ldr	r0, [r1, #0]
 8000936:	681a      	ldr	r2, [r3, #0]
 8000938:	0680      	lsls	r0, r0, #26
 800093a:	e7b7      	b.n	80008ac <HAL_ADC_ConfigChannel+0x288>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800093c:	4a21      	ldr	r2, [pc, #132]	; (80009c4 <HAL_ADC_ConfigChannel+0x3a0>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800093e:	4e22      	ldr	r6, [pc, #136]	; (80009c8 <HAL_ADC_ConfigChannel+0x3a4>)
 8000940:	4f1a      	ldr	r7, [pc, #104]	; (80009ac <HAL_ADC_ConfigChannel+0x388>)
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000942:	4615      	mov	r5, r2
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000944:	6894      	ldr	r4, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000946:	68bf      	ldr	r7, [r7, #8]
 8000948:	68b2      	ldr	r2, [r6, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800094a:	f004 76e0 	and.w	r6, r4, #29360128	; 0x1c00000
 800094e:	433a      	orrs	r2, r7
 8000950:	43d2      	mvns	r2, r2
 8000952:	f002 0201 	and.w	r2, r2, #1
 8000956:	e739      	b.n	80007cc <HAL_ADC_ConfigChannel+0x1a8>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000958:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 800095a:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800095c:	f042 0220 	orr.w	r2, r2, #32
 8000960:	655a      	str	r2, [r3, #84]	; 0x54
 8000962:	e6b8      	b.n	80006d6 <HAL_ADC_ConfigChannel+0xb2>
 8000964:	fa90 f2a0 	rbit	r2, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8000968:	fab2 f282 	clz	r2, r2
 800096c:	fa90 f5a0 	rbit	r5, r0
 8000970:	2601      	movs	r6, #1
 8000972:	fab5 f585 	clz	r5, r5
 8000976:	3201      	adds	r2, #1
 8000978:	4435      	add	r5, r6
 800097a:	0692      	lsls	r2, r2, #26
 800097c:	f005 051f 	and.w	r5, r5, #31
 8000980:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000984:	fa06 f505 	lsl.w	r5, r6, r5
 8000988:	432a      	orrs	r2, r5
 800098a:	fa90 f0a0 	rbit	r0, r0
 800098e:	fab0 f080 	clz	r0, r0
 8000992:	4430      	add	r0, r6
 8000994:	f000 001f 	and.w	r0, r0, #31
 8000998:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800099c:	e7b1      	b.n	8000902 <HAL_ADC_ConfigChannel+0x2de>
 800099e:	bf00      	nop
 80009a0:	000fffff 	.word	0x000fffff
 80009a4:	47ff0000 	.word	0x47ff0000
 80009a8:	5c001000 	.word	0x5c001000
 80009ac:	40022000 	.word	0x40022000
 80009b0:	58026000 	.word	0x58026000
 80009b4:	58026300 	.word	0x58026300
 80009b8:	cb840000 	.word	0xcb840000
 80009bc:	c7520000 	.word	0xc7520000
 80009c0:	cfb80000 	.word	0xcfb80000
 80009c4:	40022300 	.word	0x40022300
 80009c8:	40022100 	.word	0x40022100
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80009cc:	0224      	lsls	r4, r4, #8
 80009ce:	f53f ae7c 	bmi.w	80006ca <HAL_ADC_ConfigChannel+0xa6>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80009d2:	4a17      	ldr	r2, [pc, #92]	; (8000a30 <HAL_ADC_ConfigChannel+0x40c>)
 80009d4:	4290      	cmp	r0, r2
 80009d6:	f47f ae78 	bne.w	80006ca <HAL_ADC_ConfigChannel+0xa6>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80009da:	4a16      	ldr	r2, [pc, #88]	; (8000a34 <HAL_ADC_ConfigChannel+0x410>)
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80009dc:	f446 0100 	orr.w	r1, r6, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80009e0:	68a8      	ldr	r0, [r5, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80009e2:	6812      	ldr	r2, [r2, #0]
 80009e4:	f020 70e0 	bic.w	r0, r0, #29360128	; 0x1c00000
 80009e8:	4c13      	ldr	r4, [pc, #76]	; (8000a38 <HAL_ADC_ConfigChannel+0x414>)
 80009ea:	0992      	lsrs	r2, r2, #6
 80009ec:	4301      	orrs	r1, r0
 80009ee:	fba4 0202 	umull	r0, r2, r4, r2
 80009f2:	60a9      	str	r1, [r5, #8]
 80009f4:	0992      	lsrs	r2, r2, #6
 80009f6:	0052      	lsls	r2, r2, #1
 80009f8:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 80009fa:	9a01      	ldr	r2, [sp, #4]
 80009fc:	2a00      	cmp	r2, #0
 80009fe:	f43f ae64 	beq.w	80006ca <HAL_ADC_ConfigChannel+0xa6>
                wait_loop_index--;
 8000a02:	9a01      	ldr	r2, [sp, #4]
 8000a04:	3a01      	subs	r2, #1
 8000a06:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8000a08:	9a01      	ldr	r2, [sp, #4]
 8000a0a:	2a00      	cmp	r2, #0
 8000a0c:	d1f9      	bne.n	8000a02 <HAL_ADC_ConfigChannel+0x3de>
 8000a0e:	e65c      	b.n	80006ca <HAL_ADC_ConfigChannel+0xa6>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8000a10:	01e1      	lsls	r1, r4, #7
 8000a12:	f53f ae5a 	bmi.w	80006ca <HAL_ADC_ConfigChannel+0xa6>
 8000a16:	4a06      	ldr	r2, [pc, #24]	; (8000a30 <HAL_ADC_ConfigChannel+0x40c>)
 8000a18:	4290      	cmp	r0, r2
 8000a1a:	f47f ae56 	bne.w	80006ca <HAL_ADC_ConfigChannel+0xa6>
 8000a1e:	68a9      	ldr	r1, [r5, #8]
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8000a20:	f046 7280 	orr.w	r2, r6, #16777216	; 0x1000000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a24:	2000      	movs	r0, #0
 8000a26:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8000a2a:	430a      	orrs	r2, r1
 8000a2c:	60aa      	str	r2, [r5, #8]
 8000a2e:	e652      	b.n	80006d6 <HAL_ADC_ConfigChannel+0xb2>
 8000a30:	58026000 	.word	0x58026000
 8000a34:	2000005c 	.word	0x2000005c
 8000a38:	053e2d63 	.word	0x053e2d63

08000a3c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8000a3c:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8000a3e:	4a52      	ldr	r2, [pc, #328]	; (8000b88 <ADC_ConfigureBoostMode+0x14c>)
{
 8000a40:	4605      	mov	r5, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8000a42:	6803      	ldr	r3, [r0, #0]
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d027      	beq.n	8000a98 <ADC_ConfigureBoostMode+0x5c>
 8000a48:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8000a4c:	4293      	cmp	r3, r2
 8000a4e:	d023      	beq.n	8000a98 <ADC_ConfigureBoostMode+0x5c>
 8000a50:	4b4e      	ldr	r3, [pc, #312]	; (8000b8c <ADC_ConfigureBoostMode+0x150>)
 8000a52:	689b      	ldr	r3, [r3, #8]
 8000a54:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8000a58:	bf14      	ite	ne
 8000a5a:	2301      	movne	r3, #1
 8000a5c:	2300      	moveq	r3, #0
 8000a5e:	b323      	cbz	r3, 8000aaa <ADC_ConfigureBoostMode+0x6e>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8000a60:	f002 fd24 	bl	80034ac <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8000a64:	686b      	ldr	r3, [r5, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8000a66:	4604      	mov	r4, r0
    switch (hadc->Init.ClockPrescaler)
 8000a68:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000a6c:	d062      	beq.n	8000b34 <ADC_ConfigureBoostMode+0xf8>
 8000a6e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8000a72:	d072      	beq.n	8000b5a <ADC_ConfigureBoostMode+0x11e>
 8000a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a78:	d05c      	beq.n	8000b34 <ADC_ConfigureBoostMode+0xf8>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8000a7a:	f7ff fca9 	bl	80003d0 <HAL_GetREVID>
 8000a7e:	f241 0303 	movw	r3, #4099	; 0x1003
 8000a82:	4298      	cmp	r0, r3
 8000a84:	d832      	bhi.n	8000aec <ADC_ConfigureBoostMode+0xb0>
  {
    if (freq > 20000000UL)
 8000a86:	4a42      	ldr	r2, [pc, #264]	; (8000b90 <ADC_ConfigureBoostMode+0x154>)
 8000a88:	682b      	ldr	r3, [r5, #0]
 8000a8a:	4294      	cmp	r4, r2
 8000a8c:	d928      	bls.n	8000ae0 <ADC_ConfigureBoostMode+0xa4>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8000a8e:	689a      	ldr	r2, [r3, #8]
 8000a90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000a94:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8000a96:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8000a98:	4b3e      	ldr	r3, [pc, #248]	; (8000b94 <ADC_ConfigureBoostMode+0x158>)
 8000a9a:	689b      	ldr	r3, [r3, #8]
 8000a9c:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8000aa0:	bf14      	ite	ne
 8000aa2:	2301      	movne	r3, #1
 8000aa4:	2300      	moveq	r3, #0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d1da      	bne.n	8000a60 <ADC_ConfigureBoostMode+0x24>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8000aaa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000aae:	f003 fddd 	bl	800466c <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8000ab2:	686b      	ldr	r3, [r5, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8000ab4:	4604      	mov	r4, r0
    switch (hadc->Init.ClockPrescaler)
 8000ab6:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8000aba:	d049      	beq.n	8000b50 <ADC_ConfigureBoostMode+0x114>
 8000abc:	d93e      	bls.n	8000b3c <ADC_ConfigureBoostMode+0x100>
 8000abe:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8000ac2:	d04e      	beq.n	8000b62 <ADC_ConfigureBoostMode+0x126>
 8000ac4:	d927      	bls.n	8000b16 <ADC_ConfigureBoostMode+0xda>
 8000ac6:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8000aca:	d048      	beq.n	8000b5e <ADC_ConfigureBoostMode+0x122>
 8000acc:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8000ad0:	d1d3      	bne.n	8000a7a <ADC_ConfigureBoostMode+0x3e>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8000ad2:	f7ff fc7d 	bl	80003d0 <HAL_GetREVID>
 8000ad6:	f241 0303 	movw	r3, #4099	; 0x1003
 8000ada:	4298      	cmp	r0, r3
 8000adc:	d805      	bhi.n	8000aea <ADC_ConfigureBoostMode+0xae>
 8000ade:	682b      	ldr	r3, [r5, #0]
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8000ae0:	689a      	ldr	r2, [r3, #8]
 8000ae2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000ae6:	609a      	str	r2, [r3, #8]
}
 8000ae8:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 256UL;
 8000aea:	0a24      	lsrs	r4, r4, #8
    freq /= 2U; /* divider by 2 for Rev.V */
 8000aec:	0864      	lsrs	r4, r4, #1
    if (freq <= 6250000UL)
 8000aee:	4a2a      	ldr	r2, [pc, #168]	; (8000b98 <ADC_ConfigureBoostMode+0x15c>)
 8000af0:	682b      	ldr	r3, [r5, #0]
 8000af2:	4294      	cmp	r4, r2
 8000af4:	d90a      	bls.n	8000b0c <ADC_ConfigureBoostMode+0xd0>
    else if (freq <= 12500000UL)
 8000af6:	4a29      	ldr	r2, [pc, #164]	; (8000b9c <ADC_ConfigureBoostMode+0x160>)
 8000af8:	4294      	cmp	r4, r2
 8000afa:	d914      	bls.n	8000b26 <ADC_ConfigureBoostMode+0xea>
    else if (freq <= 25000000UL)
 8000afc:	4a28      	ldr	r2, [pc, #160]	; (8000ba0 <ADC_ConfigureBoostMode+0x164>)
 8000afe:	4294      	cmp	r4, r2
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8000b00:	689a      	ldr	r2, [r3, #8]
    else if (freq <= 25000000UL)
 8000b02:	d932      	bls.n	8000b6a <ADC_ConfigureBoostMode+0x12e>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8000b04:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8000b08:	609a      	str	r2, [r3, #8]
}
 8000b0a:	bd38      	pop	{r3, r4, r5, pc}
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8000b0c:	689a      	ldr	r2, [r3, #8]
 8000b0e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000b12:	609a      	str	r2, [r3, #8]
}
 8000b14:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8000b16:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8000b1a:	d024      	beq.n	8000b66 <ADC_ConfigureBoostMode+0x12a>
 8000b1c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000b20:	d1ab      	bne.n	8000a7a <ADC_ConfigureBoostMode+0x3e>
        freq /= 32UL;
 8000b22:	0944      	lsrs	r4, r0, #5
        break;
 8000b24:	e7a9      	b.n	8000a7a <ADC_ConfigureBoostMode+0x3e>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8000b26:	689a      	ldr	r2, [r3, #8]
 8000b28:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000b2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000b30:	609a      	str	r2, [r3, #8]
}
 8000b32:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8000b34:	0c1b      	lsrs	r3, r3, #16
 8000b36:	fbb4 f4f3 	udiv	r4, r4, r3
        break;
 8000b3a:	e79e      	b.n	8000a7a <ADC_ConfigureBoostMode+0x3e>
    switch (hadc->Init.ClockPrescaler)
 8000b3c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8000b40:	d006      	beq.n	8000b50 <ADC_ConfigureBoostMode+0x114>
 8000b42:	d818      	bhi.n	8000b76 <ADC_ConfigureBoostMode+0x13a>
 8000b44:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8000b48:	d002      	beq.n	8000b50 <ADC_ConfigureBoostMode+0x114>
 8000b4a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8000b4e:	d194      	bne.n	8000a7a <ADC_ConfigureBoostMode+0x3e>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8000b50:	0c9b      	lsrs	r3, r3, #18
 8000b52:	005b      	lsls	r3, r3, #1
 8000b54:	fbb4 f4f3 	udiv	r4, r4, r3
        break;
 8000b58:	e78f      	b.n	8000a7a <ADC_ConfigureBoostMode+0x3e>
        freq /= 4UL;
 8000b5a:	0884      	lsrs	r4, r0, #2
        break;
 8000b5c:	e78d      	b.n	8000a7a <ADC_ConfigureBoostMode+0x3e>
        freq /= 128UL;
 8000b5e:	09c4      	lsrs	r4, r0, #7
        break;
 8000b60:	e78b      	b.n	8000a7a <ADC_ConfigureBoostMode+0x3e>
        freq /= 64UL;
 8000b62:	0984      	lsrs	r4, r0, #6
        break;
 8000b64:	e789      	b.n	8000a7a <ADC_ConfigureBoostMode+0x3e>
        freq /= 16UL;
 8000b66:	0904      	lsrs	r4, r0, #4
        break;
 8000b68:	e787      	b.n	8000a7a <ADC_ConfigureBoostMode+0x3e>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8000b6a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000b6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000b72:	609a      	str	r2, [r3, #8]
}
 8000b74:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8000b76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8000b7a:	d0e9      	beq.n	8000b50 <ADC_ConfigureBoostMode+0x114>
 8000b7c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8000b80:	f47f af7b 	bne.w	8000a7a <ADC_ConfigureBoostMode+0x3e>
 8000b84:	e7e4      	b.n	8000b50 <ADC_ConfigureBoostMode+0x114>
 8000b86:	bf00      	nop
 8000b88:	40022000 	.word	0x40022000
 8000b8c:	58026300 	.word	0x58026300
 8000b90:	01312d00 	.word	0x01312d00
 8000b94:	40022300 	.word	0x40022300
 8000b98:	005f5e10 	.word	0x005f5e10
 8000b9c:	00bebc20 	.word	0x00bebc20
 8000ba0:	017d7840 	.word	0x017d7840

08000ba4 <HAL_ADC_Init>:
{
 8000ba4:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8000ba6:	2300      	movs	r3, #0
{
 8000ba8:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8000baa:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8000bac:	2800      	cmp	r0, #0
 8000bae:	f000 80ab 	beq.w	8000d08 <HAL_ADC_Init+0x164>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000bb2:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8000bb4:	4604      	mov	r4, r0
 8000bb6:	2d00      	cmp	r5, #0
 8000bb8:	f000 809b 	beq.w	8000cf2 <HAL_ADC_Init+0x14e>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000bbc:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000bbe:	689a      	ldr	r2, [r3, #8]
 8000bc0:	0096      	lsls	r6, r2, #2
 8000bc2:	d504      	bpl.n	8000bce <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000bc4:	6899      	ldr	r1, [r3, #8]
 8000bc6:	4a78      	ldr	r2, [pc, #480]	; (8000da8 <HAL_ADC_Init+0x204>)
 8000bc8:	400a      	ands	r2, r1
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000bce:	689a      	ldr	r2, [r3, #8]
 8000bd0:	00d5      	lsls	r5, r2, #3
 8000bd2:	d416      	bmi.n	8000c02 <HAL_ADC_Init+0x5e>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000bd4:	4a75      	ldr	r2, [pc, #468]	; (8000dac <HAL_ADC_Init+0x208>)
  MODIFY_REG(ADCx->CR,
 8000bd6:	6898      	ldr	r0, [r3, #8]
 8000bd8:	6812      	ldr	r2, [r2, #0]
 8000bda:	4d75      	ldr	r5, [pc, #468]	; (8000db0 <HAL_ADC_Init+0x20c>)
 8000bdc:	0992      	lsrs	r2, r2, #6
 8000bde:	4975      	ldr	r1, [pc, #468]	; (8000db4 <HAL_ADC_Init+0x210>)
 8000be0:	fba5 5202 	umull	r5, r2, r5, r2
 8000be4:	4001      	ands	r1, r0
 8000be6:	0992      	lsrs	r2, r2, #6
 8000be8:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8000bec:	6099      	str	r1, [r3, #8]
 8000bee:	9201      	str	r2, [sp, #4]
    while (wait_loop_index != 0UL)
 8000bf0:	9b01      	ldr	r3, [sp, #4]
 8000bf2:	b12b      	cbz	r3, 8000c00 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8000bf4:	9b01      	ldr	r3, [sp, #4]
 8000bf6:	3b01      	subs	r3, #1
 8000bf8:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8000bfa:	9b01      	ldr	r3, [sp, #4]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d1f9      	bne.n	8000bf4 <HAL_ADC_Init+0x50>
 8000c00:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000c02:	689a      	ldr	r2, [r3, #8]
 8000c04:	00d0      	lsls	r0, r2, #3
 8000c06:	d413      	bmi.n	8000c30 <HAL_ADC_Init+0x8c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c08:	6d62      	ldr	r2, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000c0a:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c0c:	f042 0210 	orr.w	r2, r2, #16
 8000c10:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c12:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8000c14:	432a      	orrs	r2, r5
 8000c16:	65a2      	str	r2, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000c18:	689a      	ldr	r2, [r3, #8]
 8000c1a:	0751      	lsls	r1, r2, #29
 8000c1c:	d50c      	bpl.n	8000c38 <HAL_ADC_Init+0x94>
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000c1e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c20:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000c22:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c24:	f043 0310 	orr.w	r3, r3, #16
}
 8000c28:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c2a:	6563      	str	r3, [r4, #84]	; 0x54
}
 8000c2c:	b002      	add	sp, #8
 8000c2e:	bd70      	pop	{r4, r5, r6, pc}
 8000c30:	689a      	ldr	r2, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c32:	2500      	movs	r5, #0
 8000c34:	0751      	lsls	r1, r2, #29
 8000c36:	d4f2      	bmi.n	8000c1e <HAL_ADC_Init+0x7a>
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000c38:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000c3a:	06d2      	lsls	r2, r2, #27
 8000c3c:	d4f0      	bmi.n	8000c20 <HAL_ADC_Init+0x7c>
    ADC_STATE_CLR_SET(hadc->State,
 8000c3e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000c40:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 8000c44:	f042 0202 	orr.w	r2, r2, #2
 8000c48:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000c4a:	689a      	ldr	r2, [r3, #8]
 8000c4c:	07d6      	lsls	r6, r2, #31
 8000c4e:	d413      	bmi.n	8000c78 <HAL_ADC_Init+0xd4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000c50:	4a59      	ldr	r2, [pc, #356]	; (8000db8 <HAL_ADC_Init+0x214>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	f000 8087 	beq.w	8000d66 <HAL_ADC_Init+0x1c2>
 8000c58:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	f000 8082 	beq.w	8000d66 <HAL_ADC_Init+0x1c2>
 8000c62:	4b56      	ldr	r3, [pc, #344]	; (8000dbc <HAL_ADC_Init+0x218>)
 8000c64:	689b      	ldr	r3, [r3, #8]
 8000c66:	07d9      	lsls	r1, r3, #31
 8000c68:	d406      	bmi.n	8000c78 <HAL_ADC_Init+0xd4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000c6a:	4a55      	ldr	r2, [pc, #340]	; (8000dc0 <HAL_ADC_Init+0x21c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000c6c:	6893      	ldr	r3, [r2, #8]
 8000c6e:	6861      	ldr	r1, [r4, #4]
 8000c70:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000c74:	430b      	orrs	r3, r1
 8000c76:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8000c78:	f7ff fbaa 	bl	80003d0 <HAL_GetREVID>
 8000c7c:	f241 0303 	movw	r3, #4099	; 0x1003
 8000c80:	4298      	cmp	r0, r3
 8000c82:	7d63      	ldrb	r3, [r4, #21]
 8000c84:	7f20      	ldrb	r0, [r4, #28]
 8000c86:	d961      	bls.n	8000d4c <HAL_ADC_Init+0x1a8>
 8000c88:	68a6      	ldr	r6, [r4, #8]
 8000c8a:	0359      	lsls	r1, r3, #13
 8000c8c:	0402      	lsls	r2, r0, #16
 8000c8e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c90:	2e10      	cmp	r6, #16
 8000c92:	f000 8083 	beq.w	8000d9c <HAL_ADC_Init+0x1f8>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8000c96:	4313      	orrs	r3, r2
 8000c98:	430b      	orrs	r3, r1
 8000c9a:	4333      	orrs	r3, r6
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c9c:	2801      	cmp	r0, #1
 8000c9e:	d103      	bne.n	8000ca8 <HAL_ADC_Init+0x104>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000ca0:	6a22      	ldr	r2, [r4, #32]
 8000ca2:	3a01      	subs	r2, #1
 8000ca4:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000ca8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000caa:	b122      	cbz	r2, 8000cb6 <HAL_ADC_Init+0x112>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000cac:	f402 7278 	and.w	r2, r2, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8000cb0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000cb2:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000cb4:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8000cb6:	6821      	ldr	r1, [r4, #0]
 8000cb8:	4a42      	ldr	r2, [pc, #264]	; (8000dc4 <HAL_ADC_Init+0x220>)
 8000cba:	68c8      	ldr	r0, [r1, #12]
 8000cbc:	4002      	ands	r2, r0
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	60cb      	str	r3, [r1, #12]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000cc2:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000cc4:	689a      	ldr	r2, [r3, #8]
 8000cc6:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000cca:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000ccc:	d101      	bne.n	8000cd2 <HAL_ADC_Init+0x12e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000cce:	0712      	lsls	r2, r2, #28
 8000cd0:	d51e      	bpl.n	8000d10 <HAL_ADC_Init+0x16c>
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000cd2:	68e2      	ldr	r2, [r4, #12]
 8000cd4:	2a01      	cmp	r2, #1
 8000cd6:	d03e      	beq.n	8000d56 <HAL_ADC_Init+0x1b2>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000cd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000cda:	f022 020f 	bic.w	r2, r2, #15
 8000cde:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000ce0:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 8000ce2:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000ce4:	f023 0303 	bic.w	r3, r3, #3
 8000ce8:	f043 0301 	orr.w	r3, r3, #1
 8000cec:	6563      	str	r3, [r4, #84]	; 0x54
}
 8000cee:	b002      	add	sp, #8
 8000cf0:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8000cf2:	f005 f939 	bl	8005f68 <HAL_ADC_MspInit>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000cf6:	6823      	ldr	r3, [r4, #0]
    ADC_CLEAR_ERRORCODE(hadc);
 8000cf8:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8000cfa:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000cfe:	689a      	ldr	r2, [r3, #8]
 8000d00:	0096      	lsls	r6, r2, #2
 8000d02:	f57f af64 	bpl.w	8000bce <HAL_ADC_Init+0x2a>
 8000d06:	e75d      	b.n	8000bc4 <HAL_ADC_Init+0x20>
    return HAL_ERROR;
 8000d08:	2501      	movs	r5, #1
}
 8000d0a:	4628      	mov	r0, r5
 8000d0c:	b002      	add	sp, #8
 8000d0e:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8000d10:	68d9      	ldr	r1, [r3, #12]
 8000d12:	4a2d      	ldr	r2, [pc, #180]	; (8000dc8 <HAL_ADC_Init+0x224>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000d14:	7d20      	ldrb	r0, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8000d16:	400a      	ands	r2, r1
 8000d18:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000d1a:	ea42 3280 	orr.w	r2, r2, r0, lsl #14
 8000d1e:	430a      	orrs	r2, r1
 8000d20:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8000d22:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8000d26:	2b01      	cmp	r3, #1
 8000d28:	d026      	beq.n	8000d78 <HAL_ADC_Init+0x1d4>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000d2a:	6822      	ldr	r2, [r4, #0]
 8000d2c:	6913      	ldr	r3, [r2, #16]
 8000d2e:	f023 0301 	bic.w	r3, r3, #1
 8000d32:	6113      	str	r3, [r2, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8000d34:	6822      	ldr	r2, [r4, #0]
      ADC_ConfigureBoostMode(hadc);
 8000d36:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8000d38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8000d3a:	6913      	ldr	r3, [r2, #16]
 8000d3c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000d40:	430b      	orrs	r3, r1
 8000d42:	6113      	str	r3, [r2, #16]
      ADC_ConfigureBoostMode(hadc);
 8000d44:	f7ff fe7a 	bl	8000a3c <ADC_ConfigureBoostMode>
 8000d48:	6823      	ldr	r3, [r4, #0]
 8000d4a:	e7c2      	b.n	8000cd2 <HAL_ADC_Init+0x12e>
 8000d4c:	0359      	lsls	r1, r3, #13
 8000d4e:	68a6      	ldr	r6, [r4, #8]
 8000d50:	0402      	lsls	r2, r0, #16
 8000d52:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000d54:	e79f      	b.n	8000c96 <HAL_ADC_Init+0xf2>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000d56:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000d58:	69a2      	ldr	r2, [r4, #24]
 8000d5a:	f021 010f 	bic.w	r1, r1, #15
 8000d5e:	3a01      	subs	r2, #1
 8000d60:	430a      	orrs	r2, r1
 8000d62:	631a      	str	r2, [r3, #48]	; 0x30
 8000d64:	e7bc      	b.n	8000ce0 <HAL_ADC_Init+0x13c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000d66:	4a14      	ldr	r2, [pc, #80]	; (8000db8 <HAL_ADC_Init+0x214>)
 8000d68:	4b18      	ldr	r3, [pc, #96]	; (8000dcc <HAL_ADC_Init+0x228>)
 8000d6a:	6892      	ldr	r2, [r2, #8]
 8000d6c:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	07d8      	lsls	r0, r3, #31
 8000d72:	d481      	bmi.n	8000c78 <HAL_ADC_Init+0xd4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000d74:	4a16      	ldr	r2, [pc, #88]	; (8000dd0 <HAL_ADC_Init+0x22c>)
 8000d76:	e779      	b.n	8000c6c <HAL_ADC_Init+0xc8>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8000d78:	e9d4 3210 	ldrd	r3, r2, [r4, #64]	; 0x40
 8000d7c:	6820      	ldr	r0, [r4, #0]
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	6ca6      	ldr	r6, [r4, #72]	; 0x48
 8000d82:	6902      	ldr	r2, [r0, #16]
 8000d84:	f043 0301 	orr.w	r3, r3, #1
 8000d88:	4912      	ldr	r1, [pc, #72]	; (8000dd4 <HAL_ADC_Init+0x230>)
 8000d8a:	4333      	orrs	r3, r6
 8000d8c:	4011      	ands	r1, r2
 8000d8e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8000d90:	430b      	orrs	r3, r1
 8000d92:	3a01      	subs	r2, #1
 8000d94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d98:	6103      	str	r3, [r0, #16]
 8000d9a:	e7cb      	b.n	8000d34 <HAL_ADC_Init+0x190>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8000d9c:	f043 031c 	orr.w	r3, r3, #28
 8000da0:	430b      	orrs	r3, r1
 8000da2:	4313      	orrs	r3, r2
 8000da4:	e77a      	b.n	8000c9c <HAL_ADC_Init+0xf8>
 8000da6:	bf00      	nop
 8000da8:	5fffffc0 	.word	0x5fffffc0
 8000dac:	2000005c 	.word	0x2000005c
 8000db0:	053e2d63 	.word	0x053e2d63
 8000db4:	6fffffc0 	.word	0x6fffffc0
 8000db8:	40022000 	.word	0x40022000
 8000dbc:	58026000 	.word	0x58026000
 8000dc0:	58026300 	.word	0x58026300
 8000dc4:	fff0c003 	.word	0xfff0c003
 8000dc8:	ffffbffc 	.word	0xffffbffc
 8000dcc:	40022100 	.word	0x40022100
 8000dd0:	40022300 	.word	0x40022300
 8000dd4:	fc00f81e 	.word	0xfc00f81e

08000dd8 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000dd8:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8000ddc:	2a01      	cmp	r2, #1
 8000dde:	d043      	beq.n	8000e68 <HAL_ADCEx_MultiModeConfigChannel+0x90>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2001      	movs	r0, #1
{
 8000de4:	b470      	push	{r4, r5, r6}

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8000de6:	4c37      	ldr	r4, [pc, #220]	; (8000ec4 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8000de8:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8000dea:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8000dee:	42a2      	cmp	r2, r4
 8000df0:	d008      	beq.n	8000e04 <HAL_ADCEx_MultiModeConfigChannel+0x2c>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000df2:	6d5a      	ldr	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000df4:	2100      	movs	r1, #0
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000df6:	f042 0220 	orr.w	r2, r2, #32
    __HAL_UNLOCK(hadc);
 8000dfa:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000dfe:	655a      	str	r2, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8000e00:	bc70      	pop	{r4, r5, r6}
 8000e02:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000e04:	4830      	ldr	r0, [pc, #192]	; (8000ec8 <HAL_ADCEx_MultiModeConfigChannel+0xf0>)
 8000e06:	6884      	ldr	r4, [r0, #8]
 8000e08:	0764      	lsls	r4, r4, #29
 8000e0a:	d50a      	bpl.n	8000e22 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8000e0c:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e0e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000e10:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e12:	f042 0220 	orr.w	r2, r2, #32
 8000e16:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8000e18:	2200      	movs	r2, #0
 8000e1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8000e1e:	bc70      	pop	{r4, r5, r6}
 8000e20:	4770      	bx	lr
 8000e22:	6894      	ldr	r4, [r2, #8]
 8000e24:	0765      	lsls	r5, r4, #29
 8000e26:	d4f2      	bmi.n	8000e0e <HAL_ADCEx_MultiModeConfigChannel+0x36>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8000e28:	680c      	ldr	r4, [r1, #0]
 8000e2a:	b1fc      	cbz	r4, 8000e6c <HAL_ADCEx_MultiModeConfigChannel+0x94>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8000e2c:	4d27      	ldr	r5, [pc, #156]	; (8000ecc <HAL_ADCEx_MultiModeConfigChannel+0xf4>)
 8000e2e:	684e      	ldr	r6, [r1, #4]
 8000e30:	68ac      	ldr	r4, [r5, #8]
 8000e32:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
 8000e36:	4334      	orrs	r4, r6
 8000e38:	60ac      	str	r4, [r5, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000e3a:	681c      	ldr	r4, [r3, #0]
 8000e3c:	4294      	cmp	r4, r2
 8000e3e:	d035      	beq.n	8000eac <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 8000e40:	4284      	cmp	r4, r0
 8000e42:	d033      	beq.n	8000eac <HAL_ADCEx_MultiModeConfigChannel+0xd4>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000e44:	4a22      	ldr	r2, [pc, #136]	; (8000ed0 <HAL_ADCEx_MultiModeConfigChannel+0xf8>)
 8000e46:	6892      	ldr	r2, [r2, #8]
 8000e48:	43d2      	mvns	r2, r2
 8000e4a:	f002 0201 	and.w	r2, r2, #1
 8000e4e:	2a00      	cmp	r2, #0
 8000e50:	d035      	beq.n	8000ebe <HAL_ADCEx_MultiModeConfigChannel+0xe6>
        MODIFY_REG(tmpADC_Common->CCR,
 8000e52:	4d1e      	ldr	r5, [pc, #120]	; (8000ecc <HAL_ADCEx_MultiModeConfigChannel+0xf4>)
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e54:	2000      	movs	r0, #0
        MODIFY_REG(tmpADC_Common->CCR,
 8000e56:	680a      	ldr	r2, [r1, #0]
 8000e58:	68ae      	ldr	r6, [r5, #8]
 8000e5a:	6889      	ldr	r1, [r1, #8]
 8000e5c:	4c1d      	ldr	r4, [pc, #116]	; (8000ed4 <HAL_ADCEx_MultiModeConfigChannel+0xfc>)
 8000e5e:	430a      	orrs	r2, r1
 8000e60:	4034      	ands	r4, r6
 8000e62:	4322      	orrs	r2, r4
 8000e64:	60aa      	str	r2, [r5, #8]
 8000e66:	e7d7      	b.n	8000e18 <HAL_ADCEx_MultiModeConfigChannel+0x40>
  __HAL_LOCK(hadc);
 8000e68:	2002      	movs	r0, #2
}
 8000e6a:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8000e6c:	4c17      	ldr	r4, [pc, #92]	; (8000ecc <HAL_ADCEx_MultiModeConfigChannel+0xf4>)
 8000e6e:	68a1      	ldr	r1, [r4, #8]
 8000e70:	f421 4140 	bic.w	r1, r1, #49152	; 0xc000
 8000e74:	60a1      	str	r1, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000e76:	6819      	ldr	r1, [r3, #0]
 8000e78:	4291      	cmp	r1, r2
 8000e7a:	d00e      	beq.n	8000e9a <HAL_ADCEx_MultiModeConfigChannel+0xc2>
 8000e7c:	4281      	cmp	r1, r0
 8000e7e:	d00c      	beq.n	8000e9a <HAL_ADCEx_MultiModeConfigChannel+0xc2>
 8000e80:	4a13      	ldr	r2, [pc, #76]	; (8000ed0 <HAL_ADCEx_MultiModeConfigChannel+0xf8>)
 8000e82:	6892      	ldr	r2, [r2, #8]
 8000e84:	43d2      	mvns	r2, r2
 8000e86:	f002 0201 	and.w	r2, r2, #1
 8000e8a:	b1c2      	cbz	r2, 8000ebe <HAL_ADCEx_MultiModeConfigChannel+0xe6>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8000e8c:	490f      	ldr	r1, [pc, #60]	; (8000ecc <HAL_ADCEx_MultiModeConfigChannel+0xf4>)
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e8e:	2000      	movs	r0, #0
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8000e90:	4a10      	ldr	r2, [pc, #64]	; (8000ed4 <HAL_ADCEx_MultiModeConfigChannel+0xfc>)
 8000e92:	688c      	ldr	r4, [r1, #8]
 8000e94:	4022      	ands	r2, r4
 8000e96:	608a      	str	r2, [r1, #8]
 8000e98:	e7be      	b.n	8000e18 <HAL_ADCEx_MultiModeConfigChannel+0x40>
 8000e9a:	490a      	ldr	r1, [pc, #40]	; (8000ec4 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8000e9c:	4a0a      	ldr	r2, [pc, #40]	; (8000ec8 <HAL_ADCEx_MultiModeConfigChannel+0xf0>)
 8000e9e:	6889      	ldr	r1, [r1, #8]
 8000ea0:	6892      	ldr	r2, [r2, #8]
 8000ea2:	430a      	orrs	r2, r1
 8000ea4:	43d2      	mvns	r2, r2
 8000ea6:	f002 0201 	and.w	r2, r2, #1
 8000eaa:	e7ee      	b.n	8000e8a <HAL_ADCEx_MultiModeConfigChannel+0xb2>
 8000eac:	4805      	ldr	r0, [pc, #20]	; (8000ec4 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8000eae:	4a06      	ldr	r2, [pc, #24]	; (8000ec8 <HAL_ADCEx_MultiModeConfigChannel+0xf0>)
 8000eb0:	6880      	ldr	r0, [r0, #8]
 8000eb2:	6892      	ldr	r2, [r2, #8]
 8000eb4:	4302      	orrs	r2, r0
 8000eb6:	43d2      	mvns	r2, r2
 8000eb8:	f002 0201 	and.w	r2, r2, #1
 8000ebc:	e7c7      	b.n	8000e4e <HAL_ADCEx_MultiModeConfigChannel+0x76>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	e7aa      	b.n	8000e18 <HAL_ADCEx_MultiModeConfigChannel+0x40>
 8000ec2:	bf00      	nop
 8000ec4:	40022000 	.word	0x40022000
 8000ec8:	40022100 	.word	0x40022100
 8000ecc:	40022300 	.word	0x40022300
 8000ed0:	58026000 	.word	0x58026000
 8000ed4:	fffff0e0 	.word	0xfffff0e0

08000ed8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ed8:	4907      	ldr	r1, [pc, #28]	; (8000ef8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000eda:	0200      	lsls	r0, r0, #8
 8000edc:	4b07      	ldr	r3, [pc, #28]	; (8000efc <HAL_NVIC_SetPriorityGrouping+0x24>)
 8000ede:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee2:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ee4:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ee8:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eea:	4022      	ands	r2, r4
 8000eec:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000eee:	4318      	orrs	r0, r3
  SCB->AIRCR =  reg_value;
 8000ef0:	60c8      	str	r0, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000ef2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	e000ed00 	.word	0xe000ed00
 8000efc:	05fa0000 	.word	0x05fa0000

08000f00 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f00:	4b17      	ldr	r3, [pc, #92]	; (8000f60 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f02:	b430      	push	{r4, r5}
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f0a:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f0e:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f10:	2d04      	cmp	r5, #4
 8000f12:	bf28      	it	cs
 8000f14:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f16:	2c06      	cmp	r4, #6
 8000f18:	d918      	bls.n	8000f4c <HAL_NVIC_SetPriority+0x4c>
 8000f1a:	3b03      	subs	r3, #3
 8000f1c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8000f20:	409c      	lsls	r4, r3
 8000f22:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f26:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  if ((int32_t)(IRQn) >= 0)
 8000f2a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f2c:	fa02 f205 	lsl.w	r2, r2, r5
 8000f30:	ea21 0102 	bic.w	r1, r1, r2
 8000f34:	fa01 f203 	lsl.w	r2, r1, r3
 8000f38:	ea42 0204 	orr.w	r2, r2, r4
 8000f3c:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8000f40:	b2d2      	uxtb	r2, r2
  if ((int32_t)(IRQn) >= 0)
 8000f42:	db06      	blt.n	8000f52 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f44:	4b07      	ldr	r3, [pc, #28]	; (8000f64 <HAL_NVIC_SetPriority+0x64>)
 8000f46:	541a      	strb	r2, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000f48:	bc30      	pop	{r4, r5}
 8000f4a:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f4c:	2400      	movs	r4, #0
 8000f4e:	4623      	mov	r3, r4
 8000f50:	e7e9      	b.n	8000f26 <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f52:	f000 000f 	and.w	r0, r0, #15
 8000f56:	4b04      	ldr	r3, [pc, #16]	; (8000f68 <HAL_NVIC_SetPriority+0x68>)
 8000f58:	541a      	strb	r2, [r3, r0]
 8000f5a:	bc30      	pop	{r4, r5}
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	e000ed00 	.word	0xe000ed00
 8000f64:	e000e400 	.word	0xe000e400
 8000f68:	e000ed14 	.word	0xe000ed14

08000f6c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000f6c:	2800      	cmp	r0, #0
 8000f6e:	db07      	blt.n	8000f80 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f70:	f000 011f 	and.w	r1, r0, #31
 8000f74:	2301      	movs	r3, #1
 8000f76:	0940      	lsrs	r0, r0, #5
 8000f78:	4a02      	ldr	r2, [pc, #8]	; (8000f84 <HAL_NVIC_EnableIRQ+0x18>)
 8000f7a:	408b      	lsls	r3, r1
 8000f7c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	e000e100 	.word	0xe000e100

08000f88 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f88:	3801      	subs	r0, #1
 8000f8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000f8e:	d20d      	bcs.n	8000fac <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f90:	4b07      	ldr	r3, [pc, #28]	; (8000fb0 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f92:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f94:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f96:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f98:	25f0      	movs	r5, #240	; 0xf0
 8000f9a:	4c06      	ldr	r4, [pc, #24]	; (8000fb4 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f9c:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f9e:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa0:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fa4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fa6:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8000fa8:	bc30      	pop	{r4, r5}
 8000faa:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000fac:	2001      	movs	r0, #1
 8000fae:	4770      	bx	lr
 8000fb0:	e000e010 	.word	0xe000e010
 8000fb4:	e000ed00 	.word	0xe000ed00

08000fb8 <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8000fb8:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000fbc:	4a04      	ldr	r2, [pc, #16]	; (8000fd0 <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	4904      	ldr	r1, [pc, #16]	; (8000fd4 <HAL_MPU_Disable+0x1c>)
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000fc2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000fc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fc8:	6253      	str	r3, [r2, #36]	; 0x24
  MPU->CTRL = 0;
 8000fca:	6048      	str	r0, [r1, #4]
}
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	e000ed00 	.word	0xe000ed00
 8000fd4:	e000ed90 	.word	0xe000ed90

08000fd8 <HAL_MPU_Enable>:
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000fd8:	4a06      	ldr	r2, [pc, #24]	; (8000ff4 <HAL_MPU_Enable+0x1c>)
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000fda:	f040 0001 	orr.w	r0, r0, #1
 8000fde:	4b06      	ldr	r3, [pc, #24]	; (8000ff8 <HAL_MPU_Enable+0x20>)
 8000fe0:	6058      	str	r0, [r3, #4]
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000fe2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fe8:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000fea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000fee:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000ff2:	4770      	bx	lr
 8000ff4:	e000ed00 	.word	0xe000ed00
 8000ff8:	e000ed90 	.word	0xe000ed90

08000ffc <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000ffc:	7843      	ldrb	r3, [r0, #1]
 8000ffe:	4a13      	ldr	r2, [pc, #76]	; (800104c <HAL_MPU_ConfigRegion+0x50>)
 8001000:	6093      	str	r3, [r2, #8]

  if ((MPU_Init->Enable) != 0UL)
 8001002:	7803      	ldrb	r3, [r0, #0]
 8001004:	b913      	cbnz	r3, 800100c <HAL_MPU_ConfigRegion+0x10>
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
  }
  else
  {
    MPU->RBAR = 0x00;
 8001006:	60d3      	str	r3, [r2, #12]
    MPU->RASR = 0x00;
 8001008:	6113      	str	r3, [r2, #16]
 800100a:	4770      	bx	lr
    MPU->RBAR = MPU_Init->BaseAddress;
 800100c:	6843      	ldr	r3, [r0, #4]
{
 800100e:	b470      	push	{r4, r5, r6}
    MPU->RBAR = MPU_Init->BaseAddress;
 8001010:	60d3      	str	r3, [r2, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001012:	7ac3      	ldrb	r3, [r0, #11]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001014:	7b01      	ldrb	r1, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001016:	061b      	lsls	r3, r3, #24
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001018:	7805      	ldrb	r5, [r0, #0]
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800101a:	7a84      	ldrb	r4, [r0, #10]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800101c:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001020:	7b41      	ldrb	r1, [r0, #13]
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001022:	7b86      	ldrb	r6, [r0, #14]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001024:	432b      	orrs	r3, r5
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001026:	7bc5      	ldrb	r5, [r0, #15]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001028:	ea43 43c4 	orr.w	r3, r3, r4, lsl #19
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800102c:	7a44      	ldrb	r4, [r0, #9]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800102e:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8001032:	7a01      	ldrb	r1, [r0, #8]
 8001034:	ea43 4346 	orr.w	r3, r3, r6, lsl #17
 8001038:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 800103c:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8001040:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001044:	6113      	str	r3, [r2, #16]
  }
}
 8001046:	bc70      	pop	{r4, r5, r6}
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	e000ed90 	.word	0xe000ed90

08001050 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001050:	4b35      	ldr	r3, [pc, #212]	; (8001128 <DMA_CalcBaseAndBitshift+0xd8>)
{
 8001052:	4601      	mov	r1, r0
 8001054:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001056:	4c35      	ldr	r4, [pc, #212]	; (800112c <DMA_CalcBaseAndBitshift+0xdc>)
 8001058:	6802      	ldr	r2, [r0, #0]
 800105a:	4835      	ldr	r0, [pc, #212]	; (8001130 <DMA_CalcBaseAndBitshift+0xe0>)
 800105c:	42a2      	cmp	r2, r4
 800105e:	bf18      	it	ne
 8001060:	429a      	cmpne	r2, r3
 8001062:	4d34      	ldr	r5, [pc, #208]	; (8001134 <DMA_CalcBaseAndBitshift+0xe4>)
 8001064:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8001068:	bf0c      	ite	eq
 800106a:	2301      	moveq	r3, #1
 800106c:	2300      	movne	r3, #0
 800106e:	4282      	cmp	r2, r0
 8001070:	bf08      	it	eq
 8001072:	f043 0301 	orreq.w	r3, r3, #1
 8001076:	3048      	adds	r0, #72	; 0x48
 8001078:	42aa      	cmp	r2, r5
 800107a:	bf08      	it	eq
 800107c:	f043 0301 	orreq.w	r3, r3, #1
 8001080:	3548      	adds	r5, #72	; 0x48
 8001082:	42a2      	cmp	r2, r4
 8001084:	bf08      	it	eq
 8001086:	f043 0301 	orreq.w	r3, r3, #1
 800108a:	3448      	adds	r4, #72	; 0x48
 800108c:	4282      	cmp	r2, r0
 800108e:	bf08      	it	eq
 8001090:	f043 0301 	orreq.w	r3, r3, #1
 8001094:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8001098:	42aa      	cmp	r2, r5
 800109a:	bf08      	it	eq
 800109c:	f043 0301 	orreq.w	r3, r3, #1
 80010a0:	f505 7562 	add.w	r5, r5, #904	; 0x388
 80010a4:	42a2      	cmp	r2, r4
 80010a6:	bf08      	it	eq
 80010a8:	f043 0301 	orreq.w	r3, r3, #1
 80010ac:	f504 7462 	add.w	r4, r4, #904	; 0x388
 80010b0:	4282      	cmp	r2, r0
 80010b2:	bf08      	it	eq
 80010b4:	f043 0301 	orreq.w	r3, r3, #1
 80010b8:	3048      	adds	r0, #72	; 0x48
 80010ba:	42aa      	cmp	r2, r5
 80010bc:	bf08      	it	eq
 80010be:	f043 0301 	orreq.w	r3, r3, #1
 80010c2:	3548      	adds	r5, #72	; 0x48
 80010c4:	42a2      	cmp	r2, r4
 80010c6:	bf08      	it	eq
 80010c8:	f043 0301 	orreq.w	r3, r3, #1
 80010cc:	3448      	adds	r4, #72	; 0x48
 80010ce:	4282      	cmp	r2, r0
 80010d0:	bf08      	it	eq
 80010d2:	f043 0301 	orreq.w	r3, r3, #1
 80010d6:	3048      	adds	r0, #72	; 0x48
 80010d8:	42aa      	cmp	r2, r5
 80010da:	bf08      	it	eq
 80010dc:	f043 0301 	orreq.w	r3, r3, #1
 80010e0:	42a2      	cmp	r2, r4
 80010e2:	bf08      	it	eq
 80010e4:	f043 0301 	orreq.w	r3, r3, #1
 80010e8:	4282      	cmp	r2, r0
 80010ea:	bf08      	it	eq
 80010ec:	f043 0301 	orreq.w	r3, r3, #1
 80010f0:	b913      	cbnz	r3, 80010f8 <DMA_CalcBaseAndBitshift+0xa8>
 80010f2:	4b11      	ldr	r3, [pc, #68]	; (8001138 <DMA_CalcBaseAndBitshift+0xe8>)
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d112      	bne.n	800111e <DMA_CalcBaseAndBitshift+0xce>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80010f8:	b2d3      	uxtb	r3, r2
 80010fa:	4d10      	ldr	r5, [pc, #64]	; (800113c <DMA_CalcBaseAndBitshift+0xec>)
 80010fc:	4810      	ldr	r0, [pc, #64]	; (8001140 <DMA_CalcBaseAndBitshift+0xf0>)
 80010fe:	3b10      	subs	r3, #16

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001100:	4c10      	ldr	r4, [pc, #64]	; (8001144 <DMA_CalcBaseAndBitshift+0xf4>)
 8001102:	4010      	ands	r0, r2
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001104:	fba5 5303 	umull	r5, r3, r5, r3
 8001108:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800110a:	f003 0207 	and.w	r2, r3, #7

    if (stream_number > 3U)
 800110e:	2b03      	cmp	r3, #3
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001110:	5ca2      	ldrb	r2, [r4, r2]
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8001112:	bf88      	it	hi
 8001114:	3004      	addhi	r0, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001116:	65ca      	str	r2, [r1, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8001118:	6588      	str	r0, [r1, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 800111a:	bc30      	pop	{r4, r5}
 800111c:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800111e:	f022 00ff 	bic.w	r0, r2, #255	; 0xff
 8001122:	6588      	str	r0, [r1, #88]	; 0x58
 8001124:	e7f9      	b.n	800111a <DMA_CalcBaseAndBitshift+0xca>
 8001126:	bf00      	nop
 8001128:	40020010 	.word	0x40020010
 800112c:	40020028 	.word	0x40020028
 8001130:	40020040 	.word	0x40020040
 8001134:	40020058 	.word	0x40020058
 8001138:	400204b8 	.word	0x400204b8
 800113c:	aaaaaaab 	.word	0xaaaaaaab
 8001140:	fffffc00 	.word	0xfffffc00
 8001144:	08009180 	.word	0x08009180

08001148 <HAL_DMA_Init>:
{
 8001148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800114c:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800114e:	f7ff f927 	bl	80003a0 <HAL_GetTick>
  if(hdma == NULL)
 8001152:	2c00      	cmp	r4, #0
 8001154:	f000 81ab 	beq.w	80014ae <HAL_DMA_Init+0x366>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001158:	6822      	ldr	r2, [r4, #0]
 800115a:	4605      	mov	r5, r0
 800115c:	4b56      	ldr	r3, [pc, #344]	; (80012b8 <HAL_DMA_Init+0x170>)
 800115e:	429a      	cmp	r2, r3
 8001160:	d049      	beq.n	80011f6 <HAL_DMA_Init+0xae>
 8001162:	3318      	adds	r3, #24
 8001164:	429a      	cmp	r2, r3
 8001166:	d046      	beq.n	80011f6 <HAL_DMA_Init+0xae>
 8001168:	3330      	adds	r3, #48	; 0x30
 800116a:	4854      	ldr	r0, [pc, #336]	; (80012bc <HAL_DMA_Init+0x174>)
 800116c:	4954      	ldr	r1, [pc, #336]	; (80012c0 <HAL_DMA_Init+0x178>)
 800116e:	4282      	cmp	r2, r0
 8001170:	bf18      	it	ne
 8001172:	429a      	cmpne	r2, r3
 8001174:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8001178:	bf0c      	ite	eq
 800117a:	2301      	moveq	r3, #1
 800117c:	2300      	movne	r3, #0
 800117e:	428a      	cmp	r2, r1
 8001180:	bf08      	it	eq
 8001182:	f043 0301 	orreq.w	r3, r3, #1
 8001186:	3130      	adds	r1, #48	; 0x30
 8001188:	4282      	cmp	r2, r0
 800118a:	bf08      	it	eq
 800118c:	f043 0301 	orreq.w	r3, r3, #1
 8001190:	3030      	adds	r0, #48	; 0x30
 8001192:	428a      	cmp	r2, r1
 8001194:	bf08      	it	eq
 8001196:	f043 0301 	orreq.w	r3, r3, #1
 800119a:	f501 715c 	add.w	r1, r1, #880	; 0x370
 800119e:	4282      	cmp	r2, r0
 80011a0:	bf08      	it	eq
 80011a2:	f043 0301 	orreq.w	r3, r3, #1
 80011a6:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80011aa:	428a      	cmp	r2, r1
 80011ac:	bf08      	it	eq
 80011ae:	f043 0301 	orreq.w	r3, r3, #1
 80011b2:	3130      	adds	r1, #48	; 0x30
 80011b4:	4282      	cmp	r2, r0
 80011b6:	bf08      	it	eq
 80011b8:	f043 0301 	orreq.w	r3, r3, #1
 80011bc:	3030      	adds	r0, #48	; 0x30
 80011be:	428a      	cmp	r2, r1
 80011c0:	bf08      	it	eq
 80011c2:	f043 0301 	orreq.w	r3, r3, #1
 80011c6:	3130      	adds	r1, #48	; 0x30
 80011c8:	4282      	cmp	r2, r0
 80011ca:	bf08      	it	eq
 80011cc:	f043 0301 	orreq.w	r3, r3, #1
 80011d0:	3030      	adds	r0, #48	; 0x30
 80011d2:	428a      	cmp	r2, r1
 80011d4:	bf08      	it	eq
 80011d6:	f043 0301 	orreq.w	r3, r3, #1
 80011da:	3130      	adds	r1, #48	; 0x30
 80011dc:	4282      	cmp	r2, r0
 80011de:	bf08      	it	eq
 80011e0:	f043 0301 	orreq.w	r3, r3, #1
 80011e4:	428a      	cmp	r2, r1
 80011e6:	bf08      	it	eq
 80011e8:	f043 0301 	orreq.w	r3, r3, #1
 80011ec:	b91b      	cbnz	r3, 80011f6 <HAL_DMA_Init+0xae>
 80011ee:	4b35      	ldr	r3, [pc, #212]	; (80012c4 <HAL_DMA_Init+0x17c>)
 80011f0:	429a      	cmp	r2, r3
 80011f2:	f040 81eb 	bne.w	80015cc <HAL_DMA_Init+0x484>
    hdma->State = HAL_DMA_STATE_BUSY;
 80011f6:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);
 80011f8:	2100      	movs	r1, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 80011fa:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 80011fe:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 8001202:	6813      	ldr	r3, [r2, #0]
 8001204:	f023 0301 	bic.w	r3, r3, #1
 8001208:	6013      	str	r3, [r2, #0]
 800120a:	e005      	b.n	8001218 <HAL_DMA_Init+0xd0>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800120c:	f7ff f8c8 	bl	80003a0 <HAL_GetTick>
 8001210:	1b40      	subs	r0, r0, r5
 8001212:	2805      	cmp	r0, #5
 8001214:	f200 8143 	bhi.w	800149e <HAL_DMA_Init+0x356>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001218:	6823      	ldr	r3, [r4, #0]
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	07d0      	lsls	r0, r2, #31
 800121e:	d4f5      	bmi.n	800120c <HAL_DMA_Init+0xc4>
    registerValue |=  hdma->Init.Direction           |
 8001220:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001224:	6921      	ldr	r1, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 8001226:	4302      	orrs	r2, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001228:	e9d4 5005 	ldrd	r5, r0, [r4, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800122c:	430a      	orrs	r2, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800122e:	69e1      	ldr	r1, [r4, #28]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001230:	432a      	orrs	r2, r5
            hdma->Init.Mode                | hdma->Init.Priority;
 8001232:	6a25      	ldr	r5, [r4, #32]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001234:	4302      	orrs	r2, r0
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001236:	6818      	ldr	r0, [r3, #0]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001238:	430a      	orrs	r2, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800123a:	4923      	ldr	r1, [pc, #140]	; (80012c8 <HAL_DMA_Init+0x180>)
 800123c:	4001      	ands	r1, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800123e:	6a60      	ldr	r0, [r4, #36]	; 0x24
            hdma->Init.Mode                | hdma->Init.Priority;
 8001240:	432a      	orrs	r2, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001242:	2804      	cmp	r0, #4
    registerValue |=  hdma->Init.Direction           |
 8001244:	ea42 0201 	orr.w	r2, r2, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001248:	d103      	bne.n	8001252 <HAL_DMA_Init+0x10a>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800124a:	e9d4 100b 	ldrd	r1, r0, [r4, #44]	; 0x2c
 800124e:	4301      	orrs	r1, r0
 8001250:	430a      	orrs	r2, r1
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001252:	481e      	ldr	r0, [pc, #120]	; (80012cc <HAL_DMA_Init+0x184>)
 8001254:	491e      	ldr	r1, [pc, #120]	; (80012d0 <HAL_DMA_Init+0x188>)
 8001256:	6800      	ldr	r0, [r0, #0]
 8001258:	4001      	ands	r1, r0
 800125a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800125e:	d30a      	bcc.n	8001276 <HAL_DMA_Init+0x12e>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001260:	6860      	ldr	r0, [r4, #4]
 8001262:	f1a0 0529 	sub.w	r5, r0, #41	; 0x29
 8001266:	2d1f      	cmp	r5, #31
 8001268:	f240 8124 	bls.w	80014b4 <HAL_DMA_Init+0x36c>
 800126c:	384f      	subs	r0, #79	; 0x4f
 800126e:	2803      	cmp	r0, #3
 8001270:	d801      	bhi.n	8001276 <HAL_DMA_Init+0x12e>
        registerValue |= DMA_SxCR_TRBUFF;
 8001272:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001276:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001278:	6821      	ldr	r1, [r4, #0]
    registerValue |= hdma->Init.FIFOMode;
 800127a:	6a62      	ldr	r2, [r4, #36]	; 0x24
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800127c:	694b      	ldr	r3, [r1, #20]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800127e:	2a04      	cmp	r2, #4
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001280:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8001284:	ea43 0302 	orr.w	r3, r3, r2
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001288:	d12a      	bne.n	80012e0 <HAL_DMA_Init+0x198>
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800128a:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	; 0x28
      registerValue |= hdma->Init.FIFOThreshold;
 800128e:	4313      	orrs	r3, r2
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001290:	b330      	cbz	r0, 80012e0 <HAL_DMA_Init+0x198>
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001292:	69a5      	ldr	r5, [r4, #24]
 8001294:	b1f5      	cbz	r5, 80012d4 <HAL_DMA_Init+0x18c>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001296:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
 800129a:	f000 81fb 	beq.w	8001694 <HAL_DMA_Init+0x54c>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800129e:	2a02      	cmp	r2, #2
 80012a0:	d903      	bls.n	80012aa <HAL_DMA_Init+0x162>
 80012a2:	2a03      	cmp	r2, #3
 80012a4:	d11c      	bne.n	80012e0 <HAL_DMA_Init+0x198>
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;

      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80012a6:	01c2      	lsls	r2, r0, #7
 80012a8:	d51a      	bpl.n	80012e0 <HAL_DMA_Init+0x198>
          hdma->State = HAL_DMA_STATE_READY;
 80012aa:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80012ac:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 80012ae:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80012b0:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 80012b2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          return HAL_ERROR;
 80012b6:	e0f0      	b.n	800149a <HAL_DMA_Init+0x352>
 80012b8:	40020010 	.word	0x40020010
 80012bc:	40020040 	.word	0x40020040
 80012c0:	40020070 	.word	0x40020070
 80012c4:	400204b8 	.word	0x400204b8
 80012c8:	fe10803f 	.word	0xfe10803f
 80012cc:	5c001000 	.word	0x5c001000
 80012d0:	ffff0000 	.word	0xffff0000
    switch (hdma->Init.FIFOThreshold)
 80012d4:	2a01      	cmp	r2, #1
 80012d6:	f000 81d8 	beq.w	800168a <HAL_DMA_Init+0x542>
 80012da:	d3e4      	bcc.n	80012a6 <HAL_DMA_Init+0x15e>
 80012dc:	2a02      	cmp	r2, #2
 80012de:	d0e2      	beq.n	80012a6 <HAL_DMA_Init+0x15e>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80012e0:	614b      	str	r3, [r1, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80012e2:	4620      	mov	r0, r4
 80012e4:	f7ff feb4 	bl	8001050 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80012e8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80012ea:	233f      	movs	r3, #63	; 0x3f
 80012ec:	f002 021f 	and.w	r2, r2, #31
 80012f0:	4093      	lsls	r3, r2
 80012f2:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80012f4:	6822      	ldr	r2, [r4, #0]
 80012f6:	4b9d      	ldr	r3, [pc, #628]	; (800156c <HAL_DMA_Init+0x424>)
 80012f8:	489d      	ldr	r0, [pc, #628]	; (8001570 <HAL_DMA_Init+0x428>)
 80012fa:	499e      	ldr	r1, [pc, #632]	; (8001574 <HAL_DMA_Init+0x42c>)
 80012fc:	4282      	cmp	r2, r0
 80012fe:	bf18      	it	ne
 8001300:	429a      	cmpne	r2, r3
 8001302:	4e9d      	ldr	r6, [pc, #628]	; (8001578 <HAL_DMA_Init+0x430>)
 8001304:	4d9d      	ldr	r5, [pc, #628]	; (800157c <HAL_DMA_Init+0x434>)
 8001306:	f100 0060 	add.w	r0, r0, #96	; 0x60
 800130a:	bf0c      	ite	eq
 800130c:	2301      	moveq	r3, #1
 800130e:	2300      	movne	r3, #0
 8001310:	f8df e2a8 	ldr.w	lr, [pc, #680]	; 80015bc <HAL_DMA_Init+0x474>
 8001314:	428a      	cmp	r2, r1
 8001316:	bf08      	it	eq
 8001318:	f043 0301 	orreq.w	r3, r3, #1
 800131c:	3160      	adds	r1, #96	; 0x60
 800131e:	f8df c2a0 	ldr.w	ip, [pc, #672]	; 80015c0 <HAL_DMA_Init+0x478>
 8001322:	42b2      	cmp	r2, r6
 8001324:	bf08      	it	eq
 8001326:	f043 0301 	orreq.w	r3, r3, #1
 800132a:	4f95      	ldr	r7, [pc, #596]	; (8001580 <HAL_DMA_Init+0x438>)
 800132c:	f506 767a 	add.w	r6, r6, #1000	; 0x3e8
 8001330:	f8df 8290 	ldr.w	r8, [pc, #656]	; 80015c4 <HAL_DMA_Init+0x47c>
 8001334:	42aa      	cmp	r2, r5
 8001336:	bf08      	it	eq
 8001338:	f043 0301 	orreq.w	r3, r3, #1
 800133c:	f505 757a 	add.w	r5, r5, #1000	; 0x3e8
 8001340:	f8df a258 	ldr.w	sl, [pc, #600]	; 800159c <HAL_DMA_Init+0x454>
 8001344:	4282      	cmp	r2, r0
 8001346:	bf08      	it	eq
 8001348:	f043 0301 	orreq.w	r3, r3, #1
 800134c:	f500 707a 	add.w	r0, r0, #1000	; 0x3e8
 8001350:	f8df 9274 	ldr.w	r9, [pc, #628]	; 80015c8 <HAL_DMA_Init+0x480>
 8001354:	428a      	cmp	r2, r1
 8001356:	bf08      	it	eq
 8001358:	f043 0301 	orreq.w	r3, r3, #1
 800135c:	f501 717a 	add.w	r1, r1, #1000	; 0x3e8
 8001360:	4572      	cmp	r2, lr
 8001362:	bf08      	it	eq
 8001364:	f043 0301 	orreq.w	r3, r3, #1
 8001368:	f8df e228 	ldr.w	lr, [pc, #552]	; 8001594 <HAL_DMA_Init+0x44c>
 800136c:	4562      	cmp	r2, ip
 800136e:	bf08      	it	eq
 8001370:	f043 0301 	orreq.w	r3, r3, #1
 8001374:	eba2 0e0e 	sub.w	lr, r2, lr
 8001378:	f8df c21c 	ldr.w	ip, [pc, #540]	; 8001598 <HAL_DMA_Init+0x450>
 800137c:	42ba      	cmp	r2, r7
 800137e:	bf08      	it	eq
 8001380:	f043 0301 	orreq.w	r3, r3, #1
 8001384:	fabe fe8e 	clz	lr, lr
 8001388:	eba2 070c 	sub.w	r7, r2, ip
 800138c:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 8001390:	42b2      	cmp	r2, r6
 8001392:	bf08      	it	eq
 8001394:	f043 0301 	orreq.w	r3, r3, #1
 8001398:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 800139c:	eba2 060a 	sub.w	r6, r2, sl
 80013a0:	fab7 f787 	clz	r7, r7
 80013a4:	42aa      	cmp	r2, r5
 80013a6:	bf08      	it	eq
 80013a8:	f043 0301 	orreq.w	r3, r3, #1
 80013ac:	f10a 0a28 	add.w	sl, sl, #40	; 0x28
 80013b0:	eba2 050c 	sub.w	r5, r2, ip
 80013b4:	097f      	lsrs	r7, r7, #5
 80013b6:	4282      	cmp	r2, r0
 80013b8:	bf08      	it	eq
 80013ba:	f043 0301 	orreq.w	r3, r3, #1
 80013be:	fab6 f686 	clz	r6, r6
 80013c2:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 80013c6:	fab5 f585 	clz	r5, r5
 80013ca:	428a      	cmp	r2, r1
 80013cc:	bf08      	it	eq
 80013ce:	f043 0301 	orreq.w	r3, r3, #1
 80013d2:	0976      	lsrs	r6, r6, #5
 80013d4:	eba2 000a 	sub.w	r0, r2, sl
 80013d8:	eba2 010c 	sub.w	r1, r2, ip
 80013dc:	4542      	cmp	r2, r8
 80013de:	bf08      	it	eq
 80013e0:	f043 0301 	orreq.w	r3, r3, #1
 80013e4:	096d      	lsrs	r5, r5, #5
 80013e6:	fab0 f080 	clz	r0, r0
 80013ea:	f10c 0c14 	add.w	ip, ip, #20
 80013ee:	454a      	cmp	r2, r9
 80013f0:	bf08      	it	eq
 80013f2:	f043 0301 	orreq.w	r3, r3, #1
 80013f6:	fab1 f181 	clz	r1, r1
 80013fa:	0940      	lsrs	r0, r0, #5
 80013fc:	eba2 0c0c 	sub.w	ip, r2, ip
 8001400:	ea4e 0303 	orr.w	r3, lr, r3
 8001404:	0949      	lsrs	r1, r1, #5
 8001406:	f8df 8198 	ldr.w	r8, [pc, #408]	; 80015a0 <HAL_DMA_Init+0x458>
 800140a:	fabc fc8c 	clz	ip, ip
 800140e:	433b      	orrs	r3, r7
 8001410:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8001414:	eba2 0808 	sub.w	r8, r2, r8
 8001418:	4333      	orrs	r3, r6
 800141a:	fab8 f888 	clz	r8, r8
 800141e:	432b      	orrs	r3, r5
 8001420:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8001424:	4303      	orrs	r3, r0
 8001426:	430b      	orrs	r3, r1
 8001428:	ea5c 0303 	orrs.w	r3, ip, r3
 800142c:	d102      	bne.n	8001434 <HAL_DMA_Init+0x2ec>
 800142e:	f1b8 0f00 	cmp.w	r8, #0
 8001432:	d02d      	beq.n	8001490 <HAL_DMA_Init+0x348>
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001434:	ea47 070e 	orr.w	r7, r7, lr
 8001438:	b2d3      	uxtb	r3, r2
 800143a:	433e      	orrs	r6, r7
 800143c:	4335      	orrs	r5, r6
 800143e:	4328      	orrs	r0, r5
 8001440:	4301      	orrs	r1, r0
 8001442:	ea5c 0101 	orrs.w	r1, ip, r1
 8001446:	d102      	bne.n	800144e <HAL_DMA_Init+0x306>
 8001448:	f1b8 0f00 	cmp.w	r8, #0
 800144c:	d076      	beq.n	800153c <HAL_DMA_Init+0x3f4>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800144e:	484d      	ldr	r0, [pc, #308]	; (8001584 <HAL_DMA_Init+0x43c>)
 8001450:	3b08      	subs	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001452:	4a4d      	ldr	r2, [pc, #308]	; (8001588 <HAL_DMA_Init+0x440>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001454:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8001456:	fba0 0303 	umull	r0, r3, r0, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800145a:	484c      	ldr	r0, [pc, #304]	; (800158c <HAL_DMA_Init+0x444>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800145c:	091b      	lsrs	r3, r3, #4
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800145e:	6660      	str	r0, [r4, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001460:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001462:	f003 031f 	and.w	r3, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001466:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001468:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800146c:	6622      	str	r2, [r4, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800146e:	66a3      	str	r3, [r4, #104]	; 0x68
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001470:	68a3      	ldr	r3, [r4, #8]
 8001472:	2b80      	cmp	r3, #128	; 0x80
 8001474:	d026      	beq.n	80014c4 <HAL_DMA_Init+0x37c>
 8001476:	7923      	ldrb	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001478:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800147a:	e9d4 3219 	ldrd	r3, r2, [r4, #100]	; 0x64
 800147e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001480:	6860      	ldr	r0, [r4, #4]
 8001482:	1e41      	subs	r1, r0, #1
 8001484:	2907      	cmp	r1, #7
 8001486:	d921      	bls.n	80014cc <HAL_DMA_Init+0x384>
      hdma->DMAmuxRequestGen = 0U;
 8001488:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 800148a:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800148e:	6763      	str	r3, [r4, #116]	; 0x74
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001490:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001492:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001494:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001496:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800149a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800149e:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 80014a0:	2303      	movs	r3, #3
        return HAL_ERROR;
 80014a2:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80014a4:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 80014a6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80014aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_ERROR;
 80014ae:	2001      	movs	r0, #1
}
 80014b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80014b4:	4936      	ldr	r1, [pc, #216]	; (8001590 <HAL_DMA_Init+0x448>)
 80014b6:	40e9      	lsrs	r1, r5
 80014b8:	07c9      	lsls	r1, r1, #31
 80014ba:	f57f aed7 	bpl.w	800126c <HAL_DMA_Init+0x124>
        registerValue |= DMA_SxCR_TRBUFF;
 80014be:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80014c2:	e6d8      	b.n	8001276 <HAL_DMA_Init+0x12e>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80014c4:	2100      	movs	r1, #0
 80014c6:	460b      	mov	r3, r1
 80014c8:	6061      	str	r1, [r4, #4]
 80014ca:	e7d5      	b.n	8001478 <HAL_DMA_Init+0x330>
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80014cc:	6822      	ldr	r2, [r4, #0]
 80014ce:	4b31      	ldr	r3, [pc, #196]	; (8001594 <HAL_DMA_Init+0x44c>)
 80014d0:	4e31      	ldr	r6, [pc, #196]	; (8001598 <HAL_DMA_Init+0x450>)
 80014d2:	4d32      	ldr	r5, [pc, #200]	; (800159c <HAL_DMA_Init+0x454>)
 80014d4:	42b2      	cmp	r2, r6
 80014d6:	bf18      	it	ne
 80014d8:	429a      	cmpne	r2, r3
 80014da:	f106 0628 	add.w	r6, r6, #40	; 0x28
 80014de:	bf0c      	ite	eq
 80014e0:	2301      	moveq	r3, #1
 80014e2:	2300      	movne	r3, #0
 80014e4:	42aa      	cmp	r2, r5
 80014e6:	bf08      	it	eq
 80014e8:	f043 0301 	orreq.w	r3, r3, #1
 80014ec:	3528      	adds	r5, #40	; 0x28
 80014ee:	42b2      	cmp	r2, r6
 80014f0:	bf08      	it	eq
 80014f2:	f043 0301 	orreq.w	r3, r3, #1
 80014f6:	3628      	adds	r6, #40	; 0x28
 80014f8:	42aa      	cmp	r2, r5
 80014fa:	bf08      	it	eq
 80014fc:	f043 0301 	orreq.w	r3, r3, #1
 8001500:	3528      	adds	r5, #40	; 0x28
 8001502:	42b2      	cmp	r2, r6
 8001504:	bf08      	it	eq
 8001506:	f043 0301 	orreq.w	r3, r3, #1
 800150a:	42aa      	cmp	r2, r5
 800150c:	bf08      	it	eq
 800150e:	f043 0301 	orreq.w	r3, r3, #1
 8001512:	b91b      	cbnz	r3, 800151c <HAL_DMA_Init+0x3d4>
 8001514:	4b22      	ldr	r3, [pc, #136]	; (80015a0 <HAL_DMA_Init+0x458>)
 8001516:	429a      	cmp	r2, r3
 8001518:	f040 80ca 	bne.w	80016b0 <HAL_DMA_Init+0x568>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800151c:	4b21      	ldr	r3, [pc, #132]	; (80015a4 <HAL_DMA_Init+0x45c>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800151e:	4d22      	ldr	r5, [pc, #136]	; (80015a8 <HAL_DMA_Init+0x460>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8001520:	4403      	add	r3, r0
 8001522:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8001524:	2201      	movs	r2, #1
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001526:	2000      	movs	r0, #0
 8001528:	6725      	str	r5, [r4, #112]	; 0x70
    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800152a:	fa02 f101 	lsl.w	r1, r2, r1
 800152e:	66e3      	str	r3, [r4, #108]	; 0x6c
 8001530:	6761      	str	r1, [r4, #116]	; 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001532:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001534:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	; 0x70
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	e7a9      	b.n	8001490 <HAL_DMA_Init+0x348>
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800153c:	491b      	ldr	r1, [pc, #108]	; (80015ac <HAL_DMA_Init+0x464>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800153e:	3b10      	subs	r3, #16
 8001540:	481b      	ldr	r0, [pc, #108]	; (80015b0 <HAL_DMA_Init+0x468>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001542:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001544:	fba0 0303 	umull	r0, r3, r0, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001548:	29a8      	cmp	r1, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800154a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800154e:	d800      	bhi.n	8001552 <HAL_DMA_Init+0x40a>
      stream_number += 8U;
 8001550:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8001552:	4a18      	ldr	r2, [pc, #96]	; (80015b4 <HAL_DMA_Init+0x46c>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001554:	f003 051f 	and.w	r5, r3, #31
 8001558:	2101      	movs	r1, #1
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800155a:	4817      	ldr	r0, [pc, #92]	; (80015b8 <HAL_DMA_Init+0x470>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800155c:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800155e:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001560:	6660      	str	r0, [r4, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8001562:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001564:	66a1      	str	r1, [r4, #104]	; 0x68
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8001566:	6622      	str	r2, [r4, #96]	; 0x60
 8001568:	e782      	b.n	8001470 <HAL_DMA_Init+0x328>
 800156a:	bf00      	nop
 800156c:	40020010 	.word	0x40020010
 8001570:	40020028 	.word	0x40020028
 8001574:	40020040 	.word	0x40020040
 8001578:	40020058 	.word	0x40020058
 800157c:	40020070 	.word	0x40020070
 8001580:	40020428 	.word	0x40020428
 8001584:	cccccccd 	.word	0xcccccccd
 8001588:	16009600 	.word	0x16009600
 800158c:	58025880 	.word	0x58025880
 8001590:	c3c0003f 	.word	0xc3c0003f
 8001594:	58025408 	.word	0x58025408
 8001598:	5802541c 	.word	0x5802541c
 800159c:	58025430 	.word	0x58025430
 80015a0:	58025494 	.word	0x58025494
 80015a4:	1600963f 	.word	0x1600963f
 80015a8:	58025940 	.word	0x58025940
 80015ac:	bffdfbf0 	.word	0xbffdfbf0
 80015b0:	aaaaaaab 	.word	0xaaaaaaab
 80015b4:	10008200 	.word	0x10008200
 80015b8:	40020880 	.word	0x40020880
 80015bc:	400200b8 	.word	0x400200b8
 80015c0:	40020410 	.word	0x40020410
 80015c4:	400204a0 	.word	0x400204a0
 80015c8:	400204b8 	.word	0x400204b8
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80015cc:	4b3f      	ldr	r3, [pc, #252]	; (80016cc <HAL_DMA_Init+0x584>)
 80015ce:	4940      	ldr	r1, [pc, #256]	; (80016d0 <HAL_DMA_Init+0x588>)
 80015d0:	4840      	ldr	r0, [pc, #256]	; (80016d4 <HAL_DMA_Init+0x58c>)
 80015d2:	428a      	cmp	r2, r1
 80015d4:	bf18      	it	ne
 80015d6:	429a      	cmpne	r2, r3
 80015d8:	f101 0128 	add.w	r1, r1, #40	; 0x28
 80015dc:	4d3e      	ldr	r5, [pc, #248]	; (80016d8 <HAL_DMA_Init+0x590>)
 80015de:	bf0c      	ite	eq
 80015e0:	2301      	moveq	r3, #1
 80015e2:	2300      	movne	r3, #0
 80015e4:	4282      	cmp	r2, r0
 80015e6:	bf08      	it	eq
 80015e8:	f043 0301 	orreq.w	r3, r3, #1
 80015ec:	303c      	adds	r0, #60	; 0x3c
 80015ee:	428a      	cmp	r2, r1
 80015f0:	bf08      	it	eq
 80015f2:	f043 0301 	orreq.w	r3, r3, #1
 80015f6:	313c      	adds	r1, #60	; 0x3c
 80015f8:	42aa      	cmp	r2, r5
 80015fa:	bf08      	it	eq
 80015fc:	f043 0301 	orreq.w	r3, r3, #1
 8001600:	4282      	cmp	r2, r0
 8001602:	bf08      	it	eq
 8001604:	f043 0301 	orreq.w	r3, r3, #1
 8001608:	428a      	cmp	r2, r1
 800160a:	bf08      	it	eq
 800160c:	f043 0301 	orreq.w	r3, r3, #1
 8001610:	b913      	cbnz	r3, 8001618 <HAL_DMA_Init+0x4d0>
 8001612:	4b32      	ldr	r3, [pc, #200]	; (80016dc <HAL_DMA_Init+0x594>)
 8001614:	429a      	cmp	r2, r3
 8001616:	d152      	bne.n	80016be <HAL_DMA_Init+0x576>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001618:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);
 800161a:	2100      	movs	r1, #0
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800161c:	4f30      	ldr	r7, [pc, #192]	; (80016e0 <HAL_DMA_Init+0x598>)
    hdma->State = HAL_DMA_STATE_BUSY;
 800161e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001622:	68a3      	ldr	r3, [r4, #8]
    __HAL_UNLOCK(hdma);
 8001624:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001628:	2b40      	cmp	r3, #64	; 0x40
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800162a:	6811      	ldr	r1, [r2, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800162c:	ea07 0701 	and.w	r7, r7, r1
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001630:	d043      	beq.n	80016ba <HAL_DMA_Init+0x572>
 8001632:	2b80      	cmp	r3, #128	; 0x80
 8001634:	bf14      	ite	ne
 8001636:	2100      	movne	r1, #0
 8001638:	f44f 4180 	moveq.w	r1, #16384	; 0x4000
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800163c:	6923      	ldr	r3, [r4, #16]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800163e:	4620      	mov	r0, r4
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001640:	68e5      	ldr	r5, [r4, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001642:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001644:	6966      	ldr	r6, [r4, #20]
 8001646:	ea43 03d5 	orr.w	r3, r3, r5, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800164a:	69a5      	ldr	r5, [r4, #24]
 800164c:	ea43 03d6 	orr.w	r3, r3, r6, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001650:	69e6      	ldr	r6, [r4, #28]
 8001652:	ea43 03d5 	orr.w	r3, r3, r5, lsr #3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001656:	6a25      	ldr	r5, [r4, #32]
 8001658:	ea43 03d6 	orr.w	r3, r3, r6, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800165c:	4e21      	ldr	r6, [pc, #132]	; (80016e4 <HAL_DMA_Init+0x59c>)
 800165e:	ea43 1315 	orr.w	r3, r3, r5, lsr #4
 8001662:	4d21      	ldr	r5, [pc, #132]	; (80016e8 <HAL_DMA_Init+0x5a0>)
 8001664:	433b      	orrs	r3, r7
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001666:	430b      	orrs	r3, r1
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001668:	6013      	str	r3, [r2, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800166a:	6823      	ldr	r3, [r4, #0]
 800166c:	441e      	add	r6, r3
 800166e:	fba5 2306 	umull	r2, r3, r5, r6
 8001672:	091b      	lsrs	r3, r3, #4
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	65e3      	str	r3, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001678:	f7ff fcea 	bl	8001050 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800167c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800167e:	2301      	movs	r3, #1
 8001680:	f002 021f 	and.w	r2, r2, #31
 8001684:	4093      	lsls	r3, r2
 8001686:	6043      	str	r3, [r0, #4]
 8001688:	e634      	b.n	80012f4 <HAL_DMA_Init+0x1ac>
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800168a:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 800168e:	f47f ae27 	bne.w	80012e0 <HAL_DMA_Init+0x198>
 8001692:	e60a      	b.n	80012aa <HAL_DMA_Init+0x162>
    switch (hdma->Init.FIFOThreshold)
 8001694:	2a03      	cmp	r2, #3
 8001696:	f63f ae23 	bhi.w	80012e0 <HAL_DMA_Init+0x198>
 800169a:	a501      	add	r5, pc, #4	; (adr r5, 80016a0 <HAL_DMA_Init+0x558>)
 800169c:	f855 f022 	ldr.w	pc, [r5, r2, lsl #2]
 80016a0:	080012ab 	.word	0x080012ab
 80016a4:	080012a7 	.word	0x080012a7
 80016a8:	080012ab 	.word	0x080012ab
 80016ac:	0800168b 	.word	0x0800168b
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80016b0:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <HAL_DMA_Init+0x5a4>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80016b2:	4d0f      	ldr	r5, [pc, #60]	; (80016f0 <HAL_DMA_Init+0x5a8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80016b4:	4403      	add	r3, r0
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	e734      	b.n	8001524 <HAL_DMA_Init+0x3dc>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80016ba:	2110      	movs	r1, #16
 80016bc:	e7be      	b.n	800163c <HAL_DMA_Init+0x4f4>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80016be:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 80016c0:	2303      	movs	r3, #3
    return HAL_ERROR;
 80016c2:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80016c4:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80016c6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    return HAL_ERROR;
 80016ca:	e6e6      	b.n	800149a <HAL_DMA_Init+0x352>
 80016cc:	58025408 	.word	0x58025408
 80016d0:	5802541c 	.word	0x5802541c
 80016d4:	58025430 	.word	0x58025430
 80016d8:	58025458 	.word	0x58025458
 80016dc:	58025494 	.word	0x58025494
 80016e0:	fffe000f 	.word	0xfffe000f
 80016e4:	a7fdabf8 	.word	0xa7fdabf8
 80016e8:	cccccccd 	.word	0xcccccccd
 80016ec:	1000823f 	.word	0x1000823f
 80016f0:	40020940 	.word	0x40020940

080016f4 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 80016f4:	2800      	cmp	r0, #0
 80016f6:	f000 8268 	beq.w	8001bca <HAL_DMA_Start_IT+0x4d6>
{
 80016fa:	b4f0      	push	{r4, r5, r6, r7}
 80016fc:	4605      	mov	r5, r0
  __HAL_LOCK(hdma);
 80016fe:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8001702:	2801      	cmp	r0, #1
 8001704:	f000 8268 	beq.w	8001bd8 <HAL_DMA_Start_IT+0x4e4>
 8001708:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800170a:	f895 4035 	ldrb.w	r4, [r5, #53]	; 0x35
 800170e:	4284      	cmp	r4, r0
  __HAL_LOCK(hdma);
 8001710:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001714:	d007      	beq.n	8001726 <HAL_DMA_Start_IT+0x32>
    __HAL_UNLOCK(hdma);
 8001716:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001718:	f44f 6300 	mov.w	r3, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 800171c:	f885 2034 	strb.w	r2, [r5, #52]	; 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001720:	656b      	str	r3, [r5, #84]	; 0x54
}
 8001722:	bcf0      	pop	{r4, r5, r6, r7}
 8001724:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8001726:	2702      	movs	r7, #2
    __HAL_DMA_DISABLE(hdma);
 8001728:	682c      	ldr	r4, [r5, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800172a:	4e9e      	ldr	r6, [pc, #632]	; (80019a4 <HAL_DMA_Start_IT+0x2b0>)
    hdma->State = HAL_DMA_STATE_BUSY;
 800172c:	f885 7035 	strb.w	r7, [r5, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001730:	2700      	movs	r7, #0
 8001732:	656f      	str	r7, [r5, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 8001734:	6820      	ldr	r0, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001736:	4f9c      	ldr	r7, [pc, #624]	; (80019a8 <HAL_DMA_Start_IT+0x2b4>)
    __HAL_DMA_DISABLE(hdma);
 8001738:	f020 0001 	bic.w	r0, r0, #1
 800173c:	6020      	str	r0, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800173e:	489b      	ldr	r0, [pc, #620]	; (80019ac <HAL_DMA_Start_IT+0x2b8>)
 8001740:	682c      	ldr	r4, [r5, #0]
 8001742:	42b4      	cmp	r4, r6
 8001744:	bf18      	it	ne
 8001746:	4284      	cmpne	r4, r0
 8001748:	f106 0630 	add.w	r6, r6, #48	; 0x30
 800174c:	bf0c      	ite	eq
 800174e:	2001      	moveq	r0, #1
 8001750:	2000      	movne	r0, #0
 8001752:	42bc      	cmp	r4, r7
 8001754:	bf08      	it	eq
 8001756:	f040 0001 	orreq.w	r0, r0, #1
 800175a:	3730      	adds	r7, #48	; 0x30
 800175c:	42b4      	cmp	r4, r6
 800175e:	bf08      	it	eq
 8001760:	f040 0001 	orreq.w	r0, r0, #1
 8001764:	3630      	adds	r6, #48	; 0x30
 8001766:	42bc      	cmp	r4, r7
 8001768:	bf08      	it	eq
 800176a:	f040 0001 	orreq.w	r0, r0, #1
 800176e:	3730      	adds	r7, #48	; 0x30
 8001770:	42b4      	cmp	r4, r6
 8001772:	bf08      	it	eq
 8001774:	f040 0001 	orreq.w	r0, r0, #1
 8001778:	3630      	adds	r6, #48	; 0x30
 800177a:	42bc      	cmp	r4, r7
 800177c:	bf08      	it	eq
 800177e:	f040 0001 	orreq.w	r0, r0, #1
 8001782:	f507 775c 	add.w	r7, r7, #880	; 0x370
 8001786:	42b4      	cmp	r4, r6
 8001788:	bf08      	it	eq
 800178a:	f040 0001 	orreq.w	r0, r0, #1
 800178e:	f506 765c 	add.w	r6, r6, #880	; 0x370
 8001792:	42bc      	cmp	r4, r7
 8001794:	bf08      	it	eq
 8001796:	f040 0001 	orreq.w	r0, r0, #1
 800179a:	3730      	adds	r7, #48	; 0x30
 800179c:	42b4      	cmp	r4, r6
 800179e:	bf08      	it	eq
 80017a0:	f040 0001 	orreq.w	r0, r0, #1
 80017a4:	3630      	adds	r6, #48	; 0x30
 80017a6:	42bc      	cmp	r4, r7
 80017a8:	bf08      	it	eq
 80017aa:	f040 0001 	orreq.w	r0, r0, #1
 80017ae:	3730      	adds	r7, #48	; 0x30
 80017b0:	42b4      	cmp	r4, r6
 80017b2:	bf08      	it	eq
 80017b4:	f040 0001 	orreq.w	r0, r0, #1
 80017b8:	3630      	adds	r6, #48	; 0x30
 80017ba:	42bc      	cmp	r4, r7
 80017bc:	bf08      	it	eq
 80017be:	f040 0001 	orreq.w	r0, r0, #1
 80017c2:	3730      	adds	r7, #48	; 0x30
 80017c4:	42b4      	cmp	r4, r6
 80017c6:	bf08      	it	eq
 80017c8:	f040 0001 	orreq.w	r0, r0, #1
 80017cc:	3630      	adds	r6, #48	; 0x30
 80017ce:	42bc      	cmp	r4, r7
 80017d0:	bf08      	it	eq
 80017d2:	f040 0001 	orreq.w	r0, r0, #1
 80017d6:	4f76      	ldr	r7, [pc, #472]	; (80019b0 <HAL_DMA_Start_IT+0x2bc>)
 80017d8:	42b4      	cmp	r4, r6
 80017da:	bf08      	it	eq
 80017dc:	f040 0001 	orreq.w	r0, r0, #1
 80017e0:	4e74      	ldr	r6, [pc, #464]	; (80019b4 <HAL_DMA_Start_IT+0x2c0>)
 80017e2:	42bc      	cmp	r4, r7
 80017e4:	bf08      	it	eq
 80017e6:	f040 0001 	orreq.w	r0, r0, #1
 80017ea:	3728      	adds	r7, #40	; 0x28
 80017ec:	42b4      	cmp	r4, r6
 80017ee:	bf08      	it	eq
 80017f0:	f040 0001 	orreq.w	r0, r0, #1
 80017f4:	3628      	adds	r6, #40	; 0x28
 80017f6:	42bc      	cmp	r4, r7
 80017f8:	bf08      	it	eq
 80017fa:	f040 0001 	orreq.w	r0, r0, #1
 80017fe:	3728      	adds	r7, #40	; 0x28
 8001800:	42b4      	cmp	r4, r6
 8001802:	bf08      	it	eq
 8001804:	f040 0001 	orreq.w	r0, r0, #1
 8001808:	3628      	adds	r6, #40	; 0x28
 800180a:	42bc      	cmp	r4, r7
 800180c:	bf08      	it	eq
 800180e:	f040 0001 	orreq.w	r0, r0, #1
 8001812:	3728      	adds	r7, #40	; 0x28
 8001814:	42b4      	cmp	r4, r6
 8001816:	bf08      	it	eq
 8001818:	f040 0001 	orreq.w	r0, r0, #1
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800181c:	6dae      	ldr	r6, [r5, #88]	; 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800181e:	42bc      	cmp	r4, r7
 8001820:	bf08      	it	eq
 8001822:	f040 0001 	orreq.w	r0, r0, #1
 8001826:	b910      	cbnz	r0, 800182e <HAL_DMA_Start_IT+0x13a>
 8001828:	4863      	ldr	r0, [pc, #396]	; (80019b8 <HAL_DMA_Start_IT+0x2c4>)
 800182a:	4284      	cmp	r4, r0
 800182c:	d108      	bne.n	8001840 <HAL_DMA_Start_IT+0x14c>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800182e:	e9d5 0419 	ldrd	r0, r4, [r5, #100]	; 0x64
 8001832:	6044      	str	r4, [r0, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8001834:	6ee8      	ldr	r0, [r5, #108]	; 0x6c
 8001836:	b110      	cbz	r0, 800183e <HAL_DMA_Start_IT+0x14a>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001838:	e9d5 041c 	ldrd	r0, r4, [r5, #112]	; 0x70
 800183c:	6044      	str	r4, [r0, #4]
 800183e:	682c      	ldr	r4, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001840:	485a      	ldr	r0, [pc, #360]	; (80019ac <HAL_DMA_Start_IT+0x2b8>)
 8001842:	f8df c160 	ldr.w	ip, [pc, #352]	; 80019a4 <HAL_DMA_Start_IT+0x2b0>
 8001846:	4f58      	ldr	r7, [pc, #352]	; (80019a8 <HAL_DMA_Start_IT+0x2b4>)
 8001848:	4564      	cmp	r4, ip
 800184a:	bf18      	it	ne
 800184c:	4284      	cmpne	r4, r0
 800184e:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8001852:	bf0c      	ite	eq
 8001854:	2001      	moveq	r0, #1
 8001856:	2000      	movne	r0, #0
 8001858:	42bc      	cmp	r4, r7
 800185a:	bf08      	it	eq
 800185c:	f040 0001 	orreq.w	r0, r0, #1
 8001860:	3730      	adds	r7, #48	; 0x30
 8001862:	4564      	cmp	r4, ip
 8001864:	bf08      	it	eq
 8001866:	f040 0001 	orreq.w	r0, r0, #1
 800186a:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800186e:	42bc      	cmp	r4, r7
 8001870:	bf08      	it	eq
 8001872:	f040 0001 	orreq.w	r0, r0, #1
 8001876:	3730      	adds	r7, #48	; 0x30
 8001878:	4564      	cmp	r4, ip
 800187a:	bf08      	it	eq
 800187c:	f040 0001 	orreq.w	r0, r0, #1
 8001880:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8001884:	42bc      	cmp	r4, r7
 8001886:	bf08      	it	eq
 8001888:	f040 0001 	orreq.w	r0, r0, #1
 800188c:	f507 775c 	add.w	r7, r7, #880	; 0x370
 8001890:	4564      	cmp	r4, ip
 8001892:	bf08      	it	eq
 8001894:	f040 0001 	orreq.w	r0, r0, #1
 8001898:	f50c 7c5c 	add.w	ip, ip, #880	; 0x370
 800189c:	42bc      	cmp	r4, r7
 800189e:	bf08      	it	eq
 80018a0:	f040 0001 	orreq.w	r0, r0, #1
 80018a4:	3730      	adds	r7, #48	; 0x30
 80018a6:	4564      	cmp	r4, ip
 80018a8:	bf08      	it	eq
 80018aa:	f040 0001 	orreq.w	r0, r0, #1
 80018ae:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80018b2:	42bc      	cmp	r4, r7
 80018b4:	bf08      	it	eq
 80018b6:	f040 0001 	orreq.w	r0, r0, #1
 80018ba:	3730      	adds	r7, #48	; 0x30
 80018bc:	4564      	cmp	r4, ip
 80018be:	bf08      	it	eq
 80018c0:	f040 0001 	orreq.w	r0, r0, #1
 80018c4:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80018c8:	42bc      	cmp	r4, r7
 80018ca:	bf08      	it	eq
 80018cc:	f040 0001 	orreq.w	r0, r0, #1
 80018d0:	3730      	adds	r7, #48	; 0x30
 80018d2:	4564      	cmp	r4, ip
 80018d4:	bf08      	it	eq
 80018d6:	f040 0001 	orreq.w	r0, r0, #1
 80018da:	42bc      	cmp	r4, r7
 80018dc:	bf08      	it	eq
 80018de:	f040 0001 	orreq.w	r0, r0, #1
 80018e2:	b918      	cbnz	r0, 80018ec <HAL_DMA_Start_IT+0x1f8>
 80018e4:	4835      	ldr	r0, [pc, #212]	; (80019bc <HAL_DMA_Start_IT+0x2c8>)
 80018e6:	4284      	cmp	r4, r0
 80018e8:	f040 8179 	bne.w	8001bde <HAL_DMA_Start_IT+0x4ea>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80018ec:	6dec      	ldr	r4, [r5, #92]	; 0x5c
 80018ee:	203f      	movs	r0, #63	; 0x3f
 80018f0:	f004 041f 	and.w	r4, r4, #31
 80018f4:	40a0      	lsls	r0, r4
 80018f6:	60b0      	str	r0, [r6, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80018f8:	682c      	ldr	r4, [r5, #0]
 80018fa:	6820      	ldr	r0, [r4, #0]
 80018fc:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8001900:	6020      	str	r0, [r4, #0]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8001902:	6828      	ldr	r0, [r5, #0]
 8001904:	6043      	str	r3, [r0, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001906:	68ab      	ldr	r3, [r5, #8]
 8001908:	2b40      	cmp	r3, #64	; 0x40
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800190a:	682b      	ldr	r3, [r5, #0]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800190c:	f000 815f 	beq.w	8001bce <HAL_DMA_Start_IT+0x4da>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8001910:	6099      	str	r1, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8001912:	682b      	ldr	r3, [r5, #0]
 8001914:	60da      	str	r2, [r3, #12]
 8001916:	682c      	ldr	r4, [r5, #0]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001918:	4b24      	ldr	r3, [pc, #144]	; (80019ac <HAL_DMA_Start_IT+0x2b8>)
 800191a:	4922      	ldr	r1, [pc, #136]	; (80019a4 <HAL_DMA_Start_IT+0x2b0>)
 800191c:	4a22      	ldr	r2, [pc, #136]	; (80019a8 <HAL_DMA_Start_IT+0x2b4>)
 800191e:	428c      	cmp	r4, r1
 8001920:	bf18      	it	ne
 8001922:	429c      	cmpne	r4, r3
 8001924:	4826      	ldr	r0, [pc, #152]	; (80019c0 <HAL_DMA_Start_IT+0x2cc>)
 8001926:	f101 0148 	add.w	r1, r1, #72	; 0x48
 800192a:	bf0c      	ite	eq
 800192c:	2301      	moveq	r3, #1
 800192e:	2300      	movne	r3, #0
 8001930:	4294      	cmp	r4, r2
 8001932:	bf08      	it	eq
 8001934:	f043 0301 	orreq.w	r3, r3, #1
 8001938:	3248      	adds	r2, #72	; 0x48
 800193a:	4284      	cmp	r4, r0
 800193c:	bf08      	it	eq
 800193e:	f043 0301 	orreq.w	r3, r3, #1
 8001942:	3048      	adds	r0, #72	; 0x48
 8001944:	428c      	cmp	r4, r1
 8001946:	bf08      	it	eq
 8001948:	f043 0301 	orreq.w	r3, r3, #1
 800194c:	3148      	adds	r1, #72	; 0x48
 800194e:	4294      	cmp	r4, r2
 8001950:	bf08      	it	eq
 8001952:	f043 0301 	orreq.w	r3, r3, #1
 8001956:	f502 7262 	add.w	r2, r2, #904	; 0x388
 800195a:	4284      	cmp	r4, r0
 800195c:	bf08      	it	eq
 800195e:	f043 0301 	orreq.w	r3, r3, #1
 8001962:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8001966:	428c      	cmp	r4, r1
 8001968:	bf08      	it	eq
 800196a:	f043 0301 	orreq.w	r3, r3, #1
 800196e:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8001972:	4294      	cmp	r4, r2
 8001974:	bf08      	it	eq
 8001976:	f043 0301 	orreq.w	r3, r3, #1
 800197a:	3248      	adds	r2, #72	; 0x48
 800197c:	4284      	cmp	r4, r0
 800197e:	bf08      	it	eq
 8001980:	f043 0301 	orreq.w	r3, r3, #1
 8001984:	3048      	adds	r0, #72	; 0x48
 8001986:	428c      	cmp	r4, r1
 8001988:	bf08      	it	eq
 800198a:	f043 0301 	orreq.w	r3, r3, #1
 800198e:	3148      	adds	r1, #72	; 0x48
 8001990:	4294      	cmp	r4, r2
 8001992:	bf08      	it	eq
 8001994:	f043 0301 	orreq.w	r3, r3, #1
 8001998:	3248      	adds	r2, #72	; 0x48
 800199a:	4284      	cmp	r4, r0
 800199c:	bf08      	it	eq
 800199e:	f043 0301 	orreq.w	r3, r3, #1
 80019a2:	e00f      	b.n	80019c4 <HAL_DMA_Start_IT+0x2d0>
 80019a4:	40020028 	.word	0x40020028
 80019a8:	40020040 	.word	0x40020040
 80019ac:	40020010 	.word	0x40020010
 80019b0:	58025408 	.word	0x58025408
 80019b4:	5802541c 	.word	0x5802541c
 80019b8:	58025494 	.word	0x58025494
 80019bc:	400204b8 	.word	0x400204b8
 80019c0:	40020058 	.word	0x40020058
 80019c4:	428c      	cmp	r4, r1
 80019c6:	bf08      	it	eq
 80019c8:	f043 0301 	orreq.w	r3, r3, #1
 80019cc:	4294      	cmp	r4, r2
 80019ce:	bf08      	it	eq
 80019d0:	f043 0301 	orreq.w	r3, r3, #1
 80019d4:	b91b      	cbnz	r3, 80019de <HAL_DMA_Start_IT+0x2ea>
 80019d6:	4b9c      	ldr	r3, [pc, #624]	; (8001c48 <HAL_DMA_Start_IT+0x554>)
 80019d8:	429c      	cmp	r4, r3
 80019da:	f040 8149 	bne.w	8001c70 <HAL_DMA_Start_IT+0x57c>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80019de:	6823      	ldr	r3, [r4, #0]
 80019e0:	f023 031e 	bic.w	r3, r3, #30
 80019e4:	f043 0316 	orr.w	r3, r3, #22
 80019e8:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80019ea:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80019ec:	b123      	cbz	r3, 80019f8 <HAL_DMA_Start_IT+0x304>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80019ee:	682a      	ldr	r2, [r5, #0]
 80019f0:	6813      	ldr	r3, [r2, #0]
 80019f2:	f043 0308 	orr.w	r3, r3, #8
 80019f6:	6013      	str	r3, [r2, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80019f8:	682c      	ldr	r4, [r5, #0]
 80019fa:	4b94      	ldr	r3, [pc, #592]	; (8001c4c <HAL_DMA_Start_IT+0x558>)
 80019fc:	4a94      	ldr	r2, [pc, #592]	; (8001c50 <HAL_DMA_Start_IT+0x55c>)
 80019fe:	4895      	ldr	r0, [pc, #596]	; (8001c54 <HAL_DMA_Start_IT+0x560>)
 8001a00:	4294      	cmp	r4, r2
 8001a02:	bf18      	it	ne
 8001a04:	429c      	cmpne	r4, r3
 8001a06:	4994      	ldr	r1, [pc, #592]	; (8001c58 <HAL_DMA_Start_IT+0x564>)
 8001a08:	f102 0248 	add.w	r2, r2, #72	; 0x48
 8001a0c:	bf0c      	ite	eq
 8001a0e:	2301      	moveq	r3, #1
 8001a10:	2300      	movne	r3, #0
 8001a12:	4284      	cmp	r4, r0
 8001a14:	bf08      	it	eq
 8001a16:	f043 0301 	orreq.w	r3, r3, #1
 8001a1a:	3048      	adds	r0, #72	; 0x48
 8001a1c:	428c      	cmp	r4, r1
 8001a1e:	bf08      	it	eq
 8001a20:	f043 0301 	orreq.w	r3, r3, #1
 8001a24:	3148      	adds	r1, #72	; 0x48
 8001a26:	4294      	cmp	r4, r2
 8001a28:	bf08      	it	eq
 8001a2a:	f043 0301 	orreq.w	r3, r3, #1
 8001a2e:	3248      	adds	r2, #72	; 0x48
 8001a30:	4284      	cmp	r4, r0
 8001a32:	bf08      	it	eq
 8001a34:	f043 0301 	orreq.w	r3, r3, #1
 8001a38:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8001a3c:	428c      	cmp	r4, r1
 8001a3e:	bf08      	it	eq
 8001a40:	f043 0301 	orreq.w	r3, r3, #1
 8001a44:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8001a48:	4294      	cmp	r4, r2
 8001a4a:	bf08      	it	eq
 8001a4c:	f043 0301 	orreq.w	r3, r3, #1
 8001a50:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8001a54:	4284      	cmp	r4, r0
 8001a56:	bf08      	it	eq
 8001a58:	f043 0301 	orreq.w	r3, r3, #1
 8001a5c:	3048      	adds	r0, #72	; 0x48
 8001a5e:	428c      	cmp	r4, r1
 8001a60:	bf08      	it	eq
 8001a62:	f043 0301 	orreq.w	r3, r3, #1
 8001a66:	3148      	adds	r1, #72	; 0x48
 8001a68:	4294      	cmp	r4, r2
 8001a6a:	bf08      	it	eq
 8001a6c:	f043 0301 	orreq.w	r3, r3, #1
 8001a70:	3248      	adds	r2, #72	; 0x48
 8001a72:	4284      	cmp	r4, r0
 8001a74:	bf08      	it	eq
 8001a76:	f043 0301 	orreq.w	r3, r3, #1
 8001a7a:	3048      	adds	r0, #72	; 0x48
 8001a7c:	428c      	cmp	r4, r1
 8001a7e:	bf08      	it	eq
 8001a80:	f043 0301 	orreq.w	r3, r3, #1
 8001a84:	3148      	adds	r1, #72	; 0x48
 8001a86:	4294      	cmp	r4, r2
 8001a88:	bf08      	it	eq
 8001a8a:	f043 0301 	orreq.w	r3, r3, #1
 8001a8e:	f102 52c0 	add.w	r2, r2, #402653184	; 0x18000000
 8001a92:	4284      	cmp	r4, r0
 8001a94:	bf08      	it	eq
 8001a96:	f043 0301 	orreq.w	r3, r3, #1
 8001a9a:	f502 429f 	add.w	r2, r2, #20352	; 0x4f80
 8001a9e:	486f      	ldr	r0, [pc, #444]	; (8001c5c <HAL_DMA_Start_IT+0x568>)
 8001aa0:	428c      	cmp	r4, r1
 8001aa2:	bf08      	it	eq
 8001aa4:	f043 0301 	orreq.w	r3, r3, #1
 8001aa8:	496d      	ldr	r1, [pc, #436]	; (8001c60 <HAL_DMA_Start_IT+0x56c>)
 8001aaa:	4294      	cmp	r4, r2
 8001aac:	bf08      	it	eq
 8001aae:	f043 0301 	orreq.w	r3, r3, #1
 8001ab2:	323c      	adds	r2, #60	; 0x3c
 8001ab4:	4284      	cmp	r4, r0
 8001ab6:	bf08      	it	eq
 8001ab8:	f043 0301 	orreq.w	r3, r3, #1
 8001abc:	303c      	adds	r0, #60	; 0x3c
 8001abe:	428c      	cmp	r4, r1
 8001ac0:	bf08      	it	eq
 8001ac2:	f043 0301 	orreq.w	r3, r3, #1
 8001ac6:	313c      	adds	r1, #60	; 0x3c
 8001ac8:	4294      	cmp	r4, r2
 8001aca:	bf08      	it	eq
 8001acc:	f043 0301 	orreq.w	r3, r3, #1
 8001ad0:	323c      	adds	r2, #60	; 0x3c
 8001ad2:	4284      	cmp	r4, r0
 8001ad4:	bf08      	it	eq
 8001ad6:	f043 0301 	orreq.w	r3, r3, #1
 8001ada:	428c      	cmp	r4, r1
 8001adc:	bf08      	it	eq
 8001ade:	f043 0301 	orreq.w	r3, r3, #1
 8001ae2:	4294      	cmp	r4, r2
 8001ae4:	bf08      	it	eq
 8001ae6:	f043 0301 	orreq.w	r3, r3, #1
 8001aea:	b913      	cbnz	r3, 8001af2 <HAL_DMA_Start_IT+0x3fe>
 8001aec:	4b5d      	ldr	r3, [pc, #372]	; (8001c64 <HAL_DMA_Start_IT+0x570>)
 8001aee:	429c      	cmp	r4, r3
 8001af0:	d10e      	bne.n	8001b10 <HAL_DMA_Start_IT+0x41c>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001af2:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	03d2      	lsls	r2, r2, #15
 8001af8:	d503      	bpl.n	8001b02 <HAL_DMA_Start_IT+0x40e>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b00:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8001b02:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 8001b04:	b11b      	cbz	r3, 8001b0e <HAL_DMA_Start_IT+0x41a>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	682c      	ldr	r4, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8001b10:	4b4e      	ldr	r3, [pc, #312]	; (8001c4c <HAL_DMA_Start_IT+0x558>)
 8001b12:	494f      	ldr	r1, [pc, #316]	; (8001c50 <HAL_DMA_Start_IT+0x55c>)
 8001b14:	4a4f      	ldr	r2, [pc, #316]	; (8001c54 <HAL_DMA_Start_IT+0x560>)
 8001b16:	428c      	cmp	r4, r1
 8001b18:	bf18      	it	ne
 8001b1a:	429c      	cmpne	r4, r3
 8001b1c:	4d4e      	ldr	r5, [pc, #312]	; (8001c58 <HAL_DMA_Start_IT+0x564>)
 8001b1e:	4852      	ldr	r0, [pc, #328]	; (8001c68 <HAL_DMA_Start_IT+0x574>)
 8001b20:	f101 0160 	add.w	r1, r1, #96	; 0x60
 8001b24:	bf0c      	ite	eq
 8001b26:	2301      	moveq	r3, #1
 8001b28:	2300      	movne	r3, #0
 8001b2a:	4294      	cmp	r4, r2
 8001b2c:	bf08      	it	eq
 8001b2e:	f043 0301 	orreq.w	r3, r3, #1
 8001b32:	3260      	adds	r2, #96	; 0x60
 8001b34:	42ac      	cmp	r4, r5
 8001b36:	bf08      	it	eq
 8001b38:	f043 0301 	orreq.w	r3, r3, #1
 8001b3c:	3560      	adds	r5, #96	; 0x60
 8001b3e:	4284      	cmp	r4, r0
 8001b40:	bf08      	it	eq
 8001b42:	f043 0301 	orreq.w	r3, r3, #1
 8001b46:	f500 7068 	add.w	r0, r0, #928	; 0x3a0
 8001b4a:	428c      	cmp	r4, r1
 8001b4c:	bf08      	it	eq
 8001b4e:	f043 0301 	orreq.w	r3, r3, #1
 8001b52:	f501 7168 	add.w	r1, r1, #928	; 0x3a0
 8001b56:	4294      	cmp	r4, r2
 8001b58:	bf08      	it	eq
 8001b5a:	f043 0301 	orreq.w	r3, r3, #1
 8001b5e:	f502 7268 	add.w	r2, r2, #928	; 0x3a0
 8001b62:	42ac      	cmp	r4, r5
 8001b64:	bf08      	it	eq
 8001b66:	f043 0301 	orreq.w	r3, r3, #1
 8001b6a:	f505 7568 	add.w	r5, r5, #928	; 0x3a0
 8001b6e:	4284      	cmp	r4, r0
 8001b70:	bf08      	it	eq
 8001b72:	f043 0301 	orreq.w	r3, r3, #1
 8001b76:	3060      	adds	r0, #96	; 0x60
 8001b78:	428c      	cmp	r4, r1
 8001b7a:	bf08      	it	eq
 8001b7c:	f043 0301 	orreq.w	r3, r3, #1
 8001b80:	3160      	adds	r1, #96	; 0x60
 8001b82:	4294      	cmp	r4, r2
 8001b84:	bf08      	it	eq
 8001b86:	f043 0301 	orreq.w	r3, r3, #1
 8001b8a:	3260      	adds	r2, #96	; 0x60
 8001b8c:	42ac      	cmp	r4, r5
 8001b8e:	bf08      	it	eq
 8001b90:	f043 0301 	orreq.w	r3, r3, #1
 8001b94:	4284      	cmp	r4, r0
 8001b96:	bf08      	it	eq
 8001b98:	f043 0301 	orreq.w	r3, r3, #1
 8001b9c:	428c      	cmp	r4, r1
 8001b9e:	bf08      	it	eq
 8001ba0:	f043 0301 	orreq.w	r3, r3, #1
 8001ba4:	4294      	cmp	r4, r2
 8001ba6:	bf08      	it	eq
 8001ba8:	f043 0301 	orreq.w	r3, r3, #1
 8001bac:	b933      	cbnz	r3, 8001bbc <HAL_DMA_Start_IT+0x4c8>
 8001bae:	3048      	adds	r0, #72	; 0x48
 8001bb0:	1a20      	subs	r0, r4, r0
 8001bb2:	fab0 f080 	clz	r0, r0
 8001bb6:	0940      	lsrs	r0, r0, #5
 8001bb8:	2800      	cmp	r0, #0
 8001bba:	d040      	beq.n	8001c3e <HAL_DMA_Start_IT+0x54a>
 8001bbc:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bbe:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001bc0:	f043 0301 	orr.w	r3, r3, #1
 8001bc4:	6023      	str	r3, [r4, #0]
}
 8001bc6:	bcf0      	pop	{r4, r5, r6, r7}
 8001bc8:	4770      	bx	lr
    return HAL_ERROR;
 8001bca:	2001      	movs	r0, #1
}
 8001bcc:	4770      	bx	lr
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8001bce:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8001bd0:	682b      	ldr	r3, [r5, #0]
 8001bd2:	60d9      	str	r1, [r3, #12]
 8001bd4:	682c      	ldr	r4, [r5, #0]
 8001bd6:	e69f      	b.n	8001918 <HAL_DMA_Start_IT+0x224>
  __HAL_LOCK(hdma);
 8001bd8:	2002      	movs	r0, #2
}
 8001bda:	bcf0      	pop	{r4, r5, r6, r7}
 8001bdc:	4770      	bx	lr
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001bde:	4823      	ldr	r0, [pc, #140]	; (8001c6c <HAL_DMA_Start_IT+0x578>)
 8001be0:	f8df c078 	ldr.w	ip, [pc, #120]	; 8001c5c <HAL_DMA_Start_IT+0x568>
 8001be4:	4f1e      	ldr	r7, [pc, #120]	; (8001c60 <HAL_DMA_Start_IT+0x56c>)
 8001be6:	4564      	cmp	r4, ip
 8001be8:	bf18      	it	ne
 8001bea:	4284      	cmpne	r4, r0
 8001bec:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 8001bf0:	bf0c      	ite	eq
 8001bf2:	2001      	moveq	r0, #1
 8001bf4:	2000      	movne	r0, #0
 8001bf6:	42bc      	cmp	r4, r7
 8001bf8:	bf08      	it	eq
 8001bfa:	f040 0001 	orreq.w	r0, r0, #1
 8001bfe:	3728      	adds	r7, #40	; 0x28
 8001c00:	4564      	cmp	r4, ip
 8001c02:	bf08      	it	eq
 8001c04:	f040 0001 	orreq.w	r0, r0, #1
 8001c08:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 8001c0c:	42bc      	cmp	r4, r7
 8001c0e:	bf08      	it	eq
 8001c10:	f040 0001 	orreq.w	r0, r0, #1
 8001c14:	3728      	adds	r7, #40	; 0x28
 8001c16:	4564      	cmp	r4, ip
 8001c18:	bf08      	it	eq
 8001c1a:	f040 0001 	orreq.w	r0, r0, #1
 8001c1e:	42bc      	cmp	r4, r7
 8001c20:	bf08      	it	eq
 8001c22:	f040 0001 	orreq.w	r0, r0, #1
 8001c26:	b918      	cbnz	r0, 8001c30 <HAL_DMA_Start_IT+0x53c>
 8001c28:	480e      	ldr	r0, [pc, #56]	; (8001c64 <HAL_DMA_Start_IT+0x570>)
 8001c2a:	4284      	cmp	r4, r0
 8001c2c:	f47f ae74 	bne.w	8001918 <HAL_DMA_Start_IT+0x224>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8001c30:	6dec      	ldr	r4, [r5, #92]	; 0x5c
 8001c32:	2001      	movs	r0, #1
 8001c34:	f004 041f 	and.w	r4, r4, #31
 8001c38:	40a0      	lsls	r0, r4
 8001c3a:	6070      	str	r0, [r6, #4]
 8001c3c:	e661      	b.n	8001902 <HAL_DMA_Start_IT+0x20e>
    __HAL_DMA_ENABLE(hdma);
 8001c3e:	6823      	ldr	r3, [r4, #0]
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	6023      	str	r3, [r4, #0]
 8001c46:	e56c      	b.n	8001722 <HAL_DMA_Start_IT+0x2e>
 8001c48:	400204b8 	.word	0x400204b8
 8001c4c:	40020010 	.word	0x40020010
 8001c50:	40020028 	.word	0x40020028
 8001c54:	40020040 	.word	0x40020040
 8001c58:	40020058 	.word	0x40020058
 8001c5c:	5802541c 	.word	0x5802541c
 8001c60:	58025430 	.word	0x58025430
 8001c64:	58025494 	.word	0x58025494
 8001c68:	40020070 	.word	0x40020070
 8001c6c:	58025408 	.word	0x58025408
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8001c70:	6823      	ldr	r3, [r4, #0]
 8001c72:	f023 030e 	bic.w	r3, r3, #14
 8001c76:	f043 030a 	orr.w	r3, r3, #10
 8001c7a:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8001c7c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	f43f aeba 	beq.w	80019f8 <HAL_DMA_Start_IT+0x304>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001c84:	682a      	ldr	r2, [r5, #0]
 8001c86:	6813      	ldr	r3, [r2, #0]
 8001c88:	f043 0304 	orr.w	r3, r3, #4
 8001c8c:	6013      	str	r3, [r2, #0]
 8001c8e:	e6b3      	b.n	80019f8 <HAL_DMA_Start_IT+0x304>

08001c90 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8001c90:	2800      	cmp	r0, #0
 8001c92:	d06a      	beq.n	8001d6a <HAL_DMA_Abort_IT+0xda>
{
 8001c94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c98:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2a02      	cmp	r2, #2
 8001ca0:	d004      	beq.n	8001cac <HAL_DMA_Abort_IT+0x1c>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ca2:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8001ca4:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ca6:	655a      	str	r2, [r3, #84]	; 0x54
}
 8001ca8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001cac:	6802      	ldr	r2, [r0, #0]
 8001cae:	4986      	ldr	r1, [pc, #536]	; (8001ec8 <HAL_DMA_Abort_IT+0x238>)
 8001cb0:	428a      	cmp	r2, r1
 8001cb2:	d050      	beq.n	8001d56 <HAL_DMA_Abort_IT+0xc6>
 8001cb4:	4885      	ldr	r0, [pc, #532]	; (8001ecc <HAL_DMA_Abort_IT+0x23c>)
 8001cb6:	4282      	cmp	r2, r0
 8001cb8:	d04d      	beq.n	8001d56 <HAL_DMA_Abort_IT+0xc6>
 8001cba:	f8df 8228 	ldr.w	r8, [pc, #552]	; 8001ee4 <HAL_DMA_Abort_IT+0x254>
 8001cbe:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8001ee0 <HAL_DMA_Abort_IT+0x250>
 8001cc2:	f8df e230 	ldr.w	lr, [pc, #560]	; 8001ef4 <HAL_DMA_Abort_IT+0x264>
 8001cc6:	454a      	cmp	r2, r9
 8001cc8:	bf18      	it	ne
 8001cca:	4542      	cmpne	r2, r8
 8001ccc:	f8df c228 	ldr.w	ip, [pc, #552]	; 8001ef8 <HAL_DMA_Abort_IT+0x268>
 8001cd0:	4f7f      	ldr	r7, [pc, #508]	; (8001ed0 <HAL_DMA_Abort_IT+0x240>)
 8001cd2:	bf0c      	ite	eq
 8001cd4:	f04f 0a01 	moveq.w	sl, #1
 8001cd8:	f04f 0a00 	movne.w	sl, #0
 8001cdc:	4c7d      	ldr	r4, [pc, #500]	; (8001ed4 <HAL_DMA_Abort_IT+0x244>)
 8001cde:	4572      	cmp	r2, lr
 8001ce0:	bf08      	it	eq
 8001ce2:	f04a 0a01 	orreq.w	sl, sl, #1
 8001ce6:	f8df b214 	ldr.w	fp, [pc, #532]	; 8001efc <HAL_DMA_Abort_IT+0x26c>
 8001cea:	4e7b      	ldr	r6, [pc, #492]	; (8001ed8 <HAL_DMA_Abort_IT+0x248>)
 8001cec:	4562      	cmp	r2, ip
 8001cee:	bf08      	it	eq
 8001cf0:	f04a 0a01 	orreq.w	sl, sl, #1
 8001cf4:	4d79      	ldr	r5, [pc, #484]	; (8001edc <HAL_DMA_Abort_IT+0x24c>)
 8001cf6:	42ba      	cmp	r2, r7
 8001cf8:	bf08      	it	eq
 8001cfa:	f04a 0a01 	orreq.w	sl, sl, #1
 8001cfe:	42a2      	cmp	r2, r4
 8001d00:	bf08      	it	eq
 8001d02:	f04a 0a01 	orreq.w	sl, sl, #1
 8001d06:	f504 7456 	add.w	r4, r4, #856	; 0x358
 8001d0a:	42a2      	cmp	r2, r4
 8001d0c:	bf08      	it	eq
 8001d0e:	f04a 0a01 	orreq.w	sl, sl, #1
 8001d12:	3418      	adds	r4, #24
 8001d14:	42a2      	cmp	r2, r4
 8001d16:	bf08      	it	eq
 8001d18:	f04a 0a01 	orreq.w	sl, sl, #1
 8001d1c:	3418      	adds	r4, #24
 8001d1e:	42a2      	cmp	r2, r4
 8001d20:	bf08      	it	eq
 8001d22:	f04a 0a01 	orreq.w	sl, sl, #1
 8001d26:	3460      	adds	r4, #96	; 0x60
 8001d28:	455a      	cmp	r2, fp
 8001d2a:	bf08      	it	eq
 8001d2c:	f04a 0a01 	orreq.w	sl, sl, #1
 8001d30:	42b2      	cmp	r2, r6
 8001d32:	bf08      	it	eq
 8001d34:	f04a 0a01 	orreq.w	sl, sl, #1
 8001d38:	42aa      	cmp	r2, r5
 8001d3a:	bf08      	it	eq
 8001d3c:	f04a 0a01 	orreq.w	sl, sl, #1
 8001d40:	42a2      	cmp	r2, r4
 8001d42:	bf08      	it	eq
 8001d44:	f04a 0a01 	orreq.w	sl, sl, #1
 8001d48:	f1ba 0f00 	cmp.w	sl, #0
 8001d4c:	d103      	bne.n	8001d56 <HAL_DMA_Abort_IT+0xc6>
 8001d4e:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 8001f00 <HAL_DMA_Abort_IT+0x270>
 8001d52:	4552      	cmp	r2, sl
 8001d54:	d10b      	bne.n	8001d6e <HAL_DMA_Abort_IT+0xde>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001d56:	2104      	movs	r1, #4
  return HAL_OK;
 8001d58:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 8001d5a:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001d5e:	6813      	ldr	r3, [r2, #0]
 8001d60:	f023 0301 	bic.w	r3, r3, #1
 8001d64:	6013      	str	r3, [r2, #0]
}
 8001d66:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_ERROR;
 8001d6a:	2001      	movs	r0, #1
}
 8001d6c:	4770      	bx	lr
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001d6e:	6814      	ldr	r4, [r2, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001d70:	4856      	ldr	r0, [pc, #344]	; (8001ecc <HAL_DMA_Abort_IT+0x23c>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001d72:	f024 040e 	bic.w	r4, r4, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001d76:	4d5a      	ldr	r5, [pc, #360]	; (8001ee0 <HAL_DMA_Abort_IT+0x250>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001d78:	6014      	str	r4, [r2, #0]
      __HAL_DMA_DISABLE(hdma);
 8001d7a:	681a      	ldr	r2, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001d7c:	4c59      	ldr	r4, [pc, #356]	; (8001ee4 <HAL_DMA_Abort_IT+0x254>)
      __HAL_DMA_DISABLE(hdma);
 8001d7e:	6811      	ldr	r1, [r2, #0]
 8001d80:	f021 0101 	bic.w	r1, r1, #1
 8001d84:	6011      	str	r1, [r2, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001d86:	4a50      	ldr	r2, [pc, #320]	; (8001ec8 <HAL_DMA_Abort_IT+0x238>)
 8001d88:	6819      	ldr	r1, [r3, #0]
 8001d8a:	4281      	cmp	r1, r0
 8001d8c:	bf18      	it	ne
 8001d8e:	4291      	cmpne	r1, r2
 8001d90:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8001d94:	bf0c      	ite	eq
 8001d96:	2201      	moveq	r2, #1
 8001d98:	2200      	movne	r2, #0
 8001d9a:	42a9      	cmp	r1, r5
 8001d9c:	bf08      	it	eq
 8001d9e:	f042 0201 	orreq.w	r2, r2, #1
 8001da2:	3548      	adds	r5, #72	; 0x48
 8001da4:	42a1      	cmp	r1, r4
 8001da6:	bf08      	it	eq
 8001da8:	f042 0201 	orreq.w	r2, r2, #1
 8001dac:	3448      	adds	r4, #72	; 0x48
 8001dae:	4281      	cmp	r1, r0
 8001db0:	bf08      	it	eq
 8001db2:	f042 0201 	orreq.w	r2, r2, #1
 8001db6:	3048      	adds	r0, #72	; 0x48
 8001db8:	42a9      	cmp	r1, r5
 8001dba:	bf08      	it	eq
 8001dbc:	f042 0201 	orreq.w	r2, r2, #1
 8001dc0:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8001dc4:	42a1      	cmp	r1, r4
 8001dc6:	bf08      	it	eq
 8001dc8:	f042 0201 	orreq.w	r2, r2, #1
 8001dcc:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8001dd0:	4281      	cmp	r1, r0
 8001dd2:	bf08      	it	eq
 8001dd4:	f042 0201 	orreq.w	r2, r2, #1
 8001dd8:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8001ddc:	42a9      	cmp	r1, r5
 8001dde:	bf08      	it	eq
 8001de0:	f042 0201 	orreq.w	r2, r2, #1
 8001de4:	3548      	adds	r5, #72	; 0x48
 8001de6:	42a1      	cmp	r1, r4
 8001de8:	bf08      	it	eq
 8001dea:	f042 0201 	orreq.w	r2, r2, #1
 8001dee:	3448      	adds	r4, #72	; 0x48
 8001df0:	4281      	cmp	r1, r0
 8001df2:	bf08      	it	eq
 8001df4:	f042 0201 	orreq.w	r2, r2, #1
 8001df8:	3048      	adds	r0, #72	; 0x48
 8001dfa:	42a9      	cmp	r1, r5
 8001dfc:	bf08      	it	eq
 8001dfe:	f042 0201 	orreq.w	r2, r2, #1
 8001e02:	3548      	adds	r5, #72	; 0x48
 8001e04:	42a1      	cmp	r1, r4
 8001e06:	bf08      	it	eq
 8001e08:	f042 0201 	orreq.w	r2, r2, #1
 8001e0c:	3448      	adds	r4, #72	; 0x48
 8001e0e:	4281      	cmp	r1, r0
 8001e10:	bf08      	it	eq
 8001e12:	f042 0201 	orreq.w	r2, r2, #1
 8001e16:	f100 50c0 	add.w	r0, r0, #402653184	; 0x18000000
 8001e1a:	42a9      	cmp	r1, r5
 8001e1c:	bf08      	it	eq
 8001e1e:	f042 0201 	orreq.w	r2, r2, #1
 8001e22:	f500 409f 	add.w	r0, r0, #20352	; 0x4f80
 8001e26:	4d30      	ldr	r5, [pc, #192]	; (8001ee8 <HAL_DMA_Abort_IT+0x258>)
 8001e28:	42a1      	cmp	r1, r4
 8001e2a:	bf08      	it	eq
 8001e2c:	f042 0201 	orreq.w	r2, r2, #1
 8001e30:	4c2e      	ldr	r4, [pc, #184]	; (8001eec <HAL_DMA_Abort_IT+0x25c>)
 8001e32:	4281      	cmp	r1, r0
 8001e34:	bf08      	it	eq
 8001e36:	f042 0201 	orreq.w	r2, r2, #1
 8001e3a:	303c      	adds	r0, #60	; 0x3c
 8001e3c:	42a9      	cmp	r1, r5
 8001e3e:	bf08      	it	eq
 8001e40:	f042 0201 	orreq.w	r2, r2, #1
 8001e44:	353c      	adds	r5, #60	; 0x3c
 8001e46:	42a1      	cmp	r1, r4
 8001e48:	bf08      	it	eq
 8001e4a:	f042 0201 	orreq.w	r2, r2, #1
 8001e4e:	343c      	adds	r4, #60	; 0x3c
 8001e50:	4281      	cmp	r1, r0
 8001e52:	bf08      	it	eq
 8001e54:	f042 0201 	orreq.w	r2, r2, #1
 8001e58:	303c      	adds	r0, #60	; 0x3c
 8001e5a:	42a9      	cmp	r1, r5
 8001e5c:	bf08      	it	eq
 8001e5e:	f042 0201 	orreq.w	r2, r2, #1
 8001e62:	42a1      	cmp	r1, r4
 8001e64:	bf08      	it	eq
 8001e66:	f042 0201 	orreq.w	r2, r2, #1
 8001e6a:	4281      	cmp	r1, r0
 8001e6c:	bf08      	it	eq
 8001e6e:	f042 0201 	orreq.w	r2, r2, #1
 8001e72:	b912      	cbnz	r2, 8001e7a <HAL_DMA_Abort_IT+0x1ea>
 8001e74:	4a1e      	ldr	r2, [pc, #120]	; (8001ef0 <HAL_DMA_Abort_IT+0x260>)
 8001e76:	4291      	cmp	r1, r2
 8001e78:	d117      	bne.n	8001eaa <HAL_DMA_Abort_IT+0x21a>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e7a:	6e18      	ldr	r0, [r3, #96]	; 0x60
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001e7c:	2201      	movs	r2, #1
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e7e:	6801      	ldr	r1, [r0, #0]
 8001e80:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001e84:	6001      	str	r1, [r0, #0]
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e86:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001e8a:	f001 011f 	and.w	r1, r1, #31
 8001e8e:	408a      	lsls	r2, r1
 8001e90:	6042      	str	r2, [r0, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e92:	e9d3 2119 	ldrd	r2, r1, [r3, #100]	; 0x64
 8001e96:	6051      	str	r1, [r2, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8001e98:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001e9a:	b132      	cbz	r2, 8001eaa <HAL_DMA_Abort_IT+0x21a>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e9c:	6811      	ldr	r1, [r2, #0]
 8001e9e:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001ea2:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ea4:	e9d3 211c 	ldrd	r2, r1, [r3, #112]	; 0x70
 8001ea8:	6051      	str	r1, [r2, #4]
      __HAL_UNLOCK(hdma);
 8001eaa:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 8001eac:	2101      	movs	r1, #1
      if(hdma->XferAbortCallback != NULL)
 8001eae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 8001eb0:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001eb4:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 8001eb8:	b11a      	cbz	r2, 8001ec2 <HAL_DMA_Abort_IT+0x232>
 8001eba:	4618      	mov	r0, r3
        hdma->XferAbortCallback(hdma);
 8001ebc:	4790      	blx	r2
  return HAL_OK;
 8001ebe:	4620      	mov	r0, r4
 8001ec0:	e6f2      	b.n	8001ca8 <HAL_DMA_Abort_IT+0x18>
 8001ec2:	4610      	mov	r0, r2
 8001ec4:	e6f0      	b.n	8001ca8 <HAL_DMA_Abort_IT+0x18>
 8001ec6:	bf00      	nop
 8001ec8:	40020010 	.word	0x40020010
 8001ecc:	40020028 	.word	0x40020028
 8001ed0:	400200a0 	.word	0x400200a0
 8001ed4:	400200b8 	.word	0x400200b8
 8001ed8:	40020470 	.word	0x40020470
 8001edc:	40020488 	.word	0x40020488
 8001ee0:	40020040 	.word	0x40020040
 8001ee4:	40020058 	.word	0x40020058
 8001ee8:	5802541c 	.word	0x5802541c
 8001eec:	58025430 	.word	0x58025430
 8001ef0:	58025494 	.word	0x58025494
 8001ef4:	40020070 	.word	0x40020070
 8001ef8:	40020088 	.word	0x40020088
 8001efc:	40020458 	.word	0x40020458
 8001f00:	400204b8 	.word	0x400204b8

08001f04 <HAL_DMA_IRQHandler>:
{
 8001f04:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001f06:	4ba5      	ldr	r3, [pc, #660]	; (800219c <HAL_DMA_IRQHandler+0x298>)
{
 8001f08:	b083      	sub	sp, #12
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001f0a:	6804      	ldr	r4, [r0, #0]
  __IO uint32_t count = 0U;
 8001f0c:	2100      	movs	r1, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f0e:	4aa4      	ldr	r2, [pc, #656]	; (80021a0 <HAL_DMA_IRQHandler+0x29c>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f10:	6d85      	ldr	r5, [r0, #88]	; 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001f12:	429c      	cmp	r4, r3
  __IO uint32_t count = 0U;
 8001f14:	9101      	str	r1, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f16:	6816      	ldr	r6, [r2, #0]
  tmpisr_dma  = regs_dma->ISR;
 8001f18:	682f      	ldr	r7, [r5, #0]
  tmpisr_bdma = regs_bdma->ISR;
 8001f1a:	682a      	ldr	r2, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001f1c:	d04d      	beq.n	8001fba <HAL_DMA_IRQHandler+0xb6>
 8001f1e:	3318      	adds	r3, #24
 8001f20:	429c      	cmp	r4, r3
 8001f22:	d04a      	beq.n	8001fba <HAL_DMA_IRQHandler+0xb6>
 8001f24:	3330      	adds	r3, #48	; 0x30
 8001f26:	f8df c284 	ldr.w	ip, [pc, #644]	; 80021ac <HAL_DMA_IRQHandler+0x2a8>
 8001f2a:	499e      	ldr	r1, [pc, #632]	; (80021a4 <HAL_DMA_IRQHandler+0x2a0>)
 8001f2c:	4564      	cmp	r4, ip
 8001f2e:	bf18      	it	ne
 8001f30:	429c      	cmpne	r4, r3
 8001f32:	f10c 0c48 	add.w	ip, ip, #72	; 0x48
 8001f36:	bf0c      	ite	eq
 8001f38:	2301      	moveq	r3, #1
 8001f3a:	2300      	movne	r3, #0
 8001f3c:	428c      	cmp	r4, r1
 8001f3e:	bf08      	it	eq
 8001f40:	f043 0301 	orreq.w	r3, r3, #1
 8001f44:	3130      	adds	r1, #48	; 0x30
 8001f46:	4564      	cmp	r4, ip
 8001f48:	bf08      	it	eq
 8001f4a:	f043 0301 	orreq.w	r3, r3, #1
 8001f4e:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8001f52:	428c      	cmp	r4, r1
 8001f54:	bf08      	it	eq
 8001f56:	f043 0301 	orreq.w	r3, r3, #1
 8001f5a:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8001f5e:	4564      	cmp	r4, ip
 8001f60:	bf08      	it	eq
 8001f62:	f043 0301 	orreq.w	r3, r3, #1
 8001f66:	f50c 7c5c 	add.w	ip, ip, #880	; 0x370
 8001f6a:	428c      	cmp	r4, r1
 8001f6c:	bf08      	it	eq
 8001f6e:	f043 0301 	orreq.w	r3, r3, #1
 8001f72:	3130      	adds	r1, #48	; 0x30
 8001f74:	4564      	cmp	r4, ip
 8001f76:	bf08      	it	eq
 8001f78:	f043 0301 	orreq.w	r3, r3, #1
 8001f7c:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8001f80:	428c      	cmp	r4, r1
 8001f82:	bf08      	it	eq
 8001f84:	f043 0301 	orreq.w	r3, r3, #1
 8001f88:	3130      	adds	r1, #48	; 0x30
 8001f8a:	4564      	cmp	r4, ip
 8001f8c:	bf08      	it	eq
 8001f8e:	f043 0301 	orreq.w	r3, r3, #1
 8001f92:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8001f96:	428c      	cmp	r4, r1
 8001f98:	bf08      	it	eq
 8001f9a:	f043 0301 	orreq.w	r3, r3, #1
 8001f9e:	3130      	adds	r1, #48	; 0x30
 8001fa0:	4564      	cmp	r4, ip
 8001fa2:	bf08      	it	eq
 8001fa4:	f043 0301 	orreq.w	r3, r3, #1
 8001fa8:	428c      	cmp	r4, r1
 8001faa:	bf08      	it	eq
 8001fac:	f043 0301 	orreq.w	r3, r3, #1
 8001fb0:	b91b      	cbnz	r3, 8001fba <HAL_DMA_IRQHandler+0xb6>
 8001fb2:	4b7d      	ldr	r3, [pc, #500]	; (80021a8 <HAL_DMA_IRQHandler+0x2a4>)
 8001fb4:	429c      	cmp	r4, r3
 8001fb6:	f040 821e 	bne.w	80023f6 <HAL_DMA_IRQHandler+0x4f2>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001fba:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 8001fbc:	2308      	movs	r3, #8
 8001fbe:	f001 021f 	and.w	r2, r1, #31
 8001fc2:	4093      	lsls	r3, r2
 8001fc4:	423b      	tst	r3, r7
 8001fc6:	f040 81fb 	bne.w	80023c0 <HAL_DMA_IRQHandler+0x4bc>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001fca:	fa27 f302 	lsr.w	r3, r7, r2
 8001fce:	07dc      	lsls	r4, r3, #31
 8001fd0:	d563      	bpl.n	800209a <HAL_DMA_IRQHandler+0x196>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8001fd2:	6801      	ldr	r1, [r0, #0]
 8001fd4:	4b71      	ldr	r3, [pc, #452]	; (800219c <HAL_DMA_IRQHandler+0x298>)
 8001fd6:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 80021b0 <HAL_DMA_IRQHandler+0x2ac>
 8001fda:	4c74      	ldr	r4, [pc, #464]	; (80021ac <HAL_DMA_IRQHandler+0x2a8>)
 8001fdc:	4561      	cmp	r1, ip
 8001fde:	bf18      	it	ne
 8001fe0:	4299      	cmpne	r1, r3
 8001fe2:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8001fe6:	bf0c      	ite	eq
 8001fe8:	2301      	moveq	r3, #1
 8001fea:	2300      	movne	r3, #0
 8001fec:	42a1      	cmp	r1, r4
 8001fee:	bf08      	it	eq
 8001ff0:	f043 0301 	orreq.w	r3, r3, #1
 8001ff4:	3430      	adds	r4, #48	; 0x30
 8001ff6:	4561      	cmp	r1, ip
 8001ff8:	bf08      	it	eq
 8001ffa:	f043 0301 	orreq.w	r3, r3, #1
 8001ffe:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8002002:	42a1      	cmp	r1, r4
 8002004:	bf08      	it	eq
 8002006:	f043 0301 	orreq.w	r3, r3, #1
 800200a:	3430      	adds	r4, #48	; 0x30
 800200c:	4561      	cmp	r1, ip
 800200e:	bf08      	it	eq
 8002010:	f043 0301 	orreq.w	r3, r3, #1
 8002014:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8002018:	42a1      	cmp	r1, r4
 800201a:	bf08      	it	eq
 800201c:	f043 0301 	orreq.w	r3, r3, #1
 8002020:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8002024:	4561      	cmp	r1, ip
 8002026:	bf08      	it	eq
 8002028:	f043 0301 	orreq.w	r3, r3, #1
 800202c:	f50c 7c5c 	add.w	ip, ip, #880	; 0x370
 8002030:	42a1      	cmp	r1, r4
 8002032:	bf08      	it	eq
 8002034:	f043 0301 	orreq.w	r3, r3, #1
 8002038:	3430      	adds	r4, #48	; 0x30
 800203a:	4561      	cmp	r1, ip
 800203c:	bf08      	it	eq
 800203e:	f043 0301 	orreq.w	r3, r3, #1
 8002042:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8002046:	42a1      	cmp	r1, r4
 8002048:	bf08      	it	eq
 800204a:	f043 0301 	orreq.w	r3, r3, #1
 800204e:	3430      	adds	r4, #48	; 0x30
 8002050:	4561      	cmp	r1, ip
 8002052:	bf08      	it	eq
 8002054:	f043 0301 	orreq.w	r3, r3, #1
 8002058:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800205c:	42a1      	cmp	r1, r4
 800205e:	bf08      	it	eq
 8002060:	f043 0301 	orreq.w	r3, r3, #1
 8002064:	3430      	adds	r4, #48	; 0x30
 8002066:	4561      	cmp	r1, ip
 8002068:	bf08      	it	eq
 800206a:	f043 0301 	orreq.w	r3, r3, #1
 800206e:	42a1      	cmp	r1, r4
 8002070:	bf08      	it	eq
 8002072:	f043 0301 	orreq.w	r3, r3, #1
 8002076:	b91b      	cbnz	r3, 8002080 <HAL_DMA_IRQHandler+0x17c>
 8002078:	4b4b      	ldr	r3, [pc, #300]	; (80021a8 <HAL_DMA_IRQHandler+0x2a4>)
 800207a:	4299      	cmp	r1, r3
 800207c:	f040 8285 	bne.w	800258a <HAL_DMA_IRQHandler+0x686>
 8002080:	694b      	ldr	r3, [r1, #20]
 8002082:	0619      	lsls	r1, r3, #24
 8002084:	d509      	bpl.n	800209a <HAL_DMA_IRQHandler+0x196>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002086:	2101      	movs	r1, #1
 8002088:	4091      	lsls	r1, r2
 800208a:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800208c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800208e:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 8002090:	f043 0302 	orr.w	r3, r3, #2
 8002094:	f001 021f 	and.w	r2, r1, #31
 8002098:	6543      	str	r3, [r0, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800209a:	2404      	movs	r4, #4
 800209c:	4094      	lsls	r4, r2
 800209e:	423c      	tst	r4, r7
 80020a0:	d067      	beq.n	8002172 <HAL_DMA_IRQHandler+0x26e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80020a2:	6801      	ldr	r1, [r0, #0]
 80020a4:	4b3d      	ldr	r3, [pc, #244]	; (800219c <HAL_DMA_IRQHandler+0x298>)
 80020a6:	f8df e108 	ldr.w	lr, [pc, #264]	; 80021b0 <HAL_DMA_IRQHandler+0x2ac>
 80020aa:	f8df c100 	ldr.w	ip, [pc, #256]	; 80021ac <HAL_DMA_IRQHandler+0x2a8>
 80020ae:	4571      	cmp	r1, lr
 80020b0:	bf18      	it	ne
 80020b2:	4299      	cmpne	r1, r3
 80020b4:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 80020b8:	bf0c      	ite	eq
 80020ba:	2301      	moveq	r3, #1
 80020bc:	2300      	movne	r3, #0
 80020be:	4561      	cmp	r1, ip
 80020c0:	bf08      	it	eq
 80020c2:	f043 0301 	orreq.w	r3, r3, #1
 80020c6:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80020ca:	4571      	cmp	r1, lr
 80020cc:	bf08      	it	eq
 80020ce:	f043 0301 	orreq.w	r3, r3, #1
 80020d2:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 80020d6:	4561      	cmp	r1, ip
 80020d8:	bf08      	it	eq
 80020da:	f043 0301 	orreq.w	r3, r3, #1
 80020de:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80020e2:	4571      	cmp	r1, lr
 80020e4:	bf08      	it	eq
 80020e6:	f043 0301 	orreq.w	r3, r3, #1
 80020ea:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 80020ee:	4561      	cmp	r1, ip
 80020f0:	bf08      	it	eq
 80020f2:	f043 0301 	orreq.w	r3, r3, #1
 80020f6:	f50c 7c5c 	add.w	ip, ip, #880	; 0x370
 80020fa:	4571      	cmp	r1, lr
 80020fc:	bf08      	it	eq
 80020fe:	f043 0301 	orreq.w	r3, r3, #1
 8002102:	f50e 7e5c 	add.w	lr, lr, #880	; 0x370
 8002106:	4561      	cmp	r1, ip
 8002108:	bf08      	it	eq
 800210a:	f043 0301 	orreq.w	r3, r3, #1
 800210e:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8002112:	4571      	cmp	r1, lr
 8002114:	bf08      	it	eq
 8002116:	f043 0301 	orreq.w	r3, r3, #1
 800211a:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 800211e:	4561      	cmp	r1, ip
 8002120:	bf08      	it	eq
 8002122:	f043 0301 	orreq.w	r3, r3, #1
 8002126:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800212a:	4571      	cmp	r1, lr
 800212c:	bf08      	it	eq
 800212e:	f043 0301 	orreq.w	r3, r3, #1
 8002132:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8002136:	4561      	cmp	r1, ip
 8002138:	bf08      	it	eq
 800213a:	f043 0301 	orreq.w	r3, r3, #1
 800213e:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8002142:	4571      	cmp	r1, lr
 8002144:	bf08      	it	eq
 8002146:	f043 0301 	orreq.w	r3, r3, #1
 800214a:	4561      	cmp	r1, ip
 800214c:	bf08      	it	eq
 800214e:	f043 0301 	orreq.w	r3, r3, #1
 8002152:	b91b      	cbnz	r3, 800215c <HAL_DMA_IRQHandler+0x258>
 8002154:	4b14      	ldr	r3, [pc, #80]	; (80021a8 <HAL_DMA_IRQHandler+0x2a4>)
 8002156:	4299      	cmp	r1, r3
 8002158:	f040 8215 	bne.w	8002586 <HAL_DMA_IRQHandler+0x682>
 800215c:	680b      	ldr	r3, [r1, #0]
 800215e:	079b      	lsls	r3, r3, #30
 8002160:	d507      	bpl.n	8002172 <HAL_DMA_IRQHandler+0x26e>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002162:	60ac      	str	r4, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002164:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002166:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 8002168:	f043 0304 	orr.w	r3, r3, #4
 800216c:	f001 021f 	and.w	r2, r1, #31
 8002170:	6543      	str	r3, [r0, #84]	; 0x54
 8002172:	4604      	mov	r4, r0
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002174:	2010      	movs	r0, #16
 8002176:	4090      	lsls	r0, r2
 8002178:	4238      	tst	r0, r7
 800217a:	f000 8086 	beq.w	800228a <HAL_DMA_IRQHandler+0x386>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800217e:	6821      	ldr	r1, [r4, #0]
 8002180:	4b06      	ldr	r3, [pc, #24]	; (800219c <HAL_DMA_IRQHandler+0x298>)
 8002182:	f8df e02c 	ldr.w	lr, [pc, #44]	; 80021b0 <HAL_DMA_IRQHandler+0x2ac>
 8002186:	f8df c024 	ldr.w	ip, [pc, #36]	; 80021ac <HAL_DMA_IRQHandler+0x2a8>
 800218a:	4571      	cmp	r1, lr
 800218c:	bf18      	it	ne
 800218e:	4299      	cmpne	r1, r3
 8002190:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8002194:	bf08      	it	eq
 8002196:	2301      	moveq	r3, #1
 8002198:	e00c      	b.n	80021b4 <HAL_DMA_IRQHandler+0x2b0>
 800219a:	bf00      	nop
 800219c:	40020010 	.word	0x40020010
 80021a0:	2000005c 	.word	0x2000005c
 80021a4:	40020070 	.word	0x40020070
 80021a8:	400204b8 	.word	0x400204b8
 80021ac:	40020040 	.word	0x40020040
 80021b0:	40020028 	.word	0x40020028
 80021b4:	bf18      	it	ne
 80021b6:	2300      	movne	r3, #0
 80021b8:	4561      	cmp	r1, ip
 80021ba:	bf08      	it	eq
 80021bc:	f043 0301 	orreq.w	r3, r3, #1
 80021c0:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80021c4:	4571      	cmp	r1, lr
 80021c6:	bf08      	it	eq
 80021c8:	f043 0301 	orreq.w	r3, r3, #1
 80021cc:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 80021d0:	4561      	cmp	r1, ip
 80021d2:	bf08      	it	eq
 80021d4:	f043 0301 	orreq.w	r3, r3, #1
 80021d8:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80021dc:	4571      	cmp	r1, lr
 80021de:	bf08      	it	eq
 80021e0:	f043 0301 	orreq.w	r3, r3, #1
 80021e4:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 80021e8:	4561      	cmp	r1, ip
 80021ea:	bf08      	it	eq
 80021ec:	f043 0301 	orreq.w	r3, r3, #1
 80021f0:	f50c 7c5c 	add.w	ip, ip, #880	; 0x370
 80021f4:	4571      	cmp	r1, lr
 80021f6:	bf08      	it	eq
 80021f8:	f043 0301 	orreq.w	r3, r3, #1
 80021fc:	f50e 7e5c 	add.w	lr, lr, #880	; 0x370
 8002200:	4561      	cmp	r1, ip
 8002202:	bf08      	it	eq
 8002204:	f043 0301 	orreq.w	r3, r3, #1
 8002208:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800220c:	4571      	cmp	r1, lr
 800220e:	bf08      	it	eq
 8002210:	f043 0301 	orreq.w	r3, r3, #1
 8002214:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8002218:	4561      	cmp	r1, ip
 800221a:	bf08      	it	eq
 800221c:	f043 0301 	orreq.w	r3, r3, #1
 8002220:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8002224:	4571      	cmp	r1, lr
 8002226:	bf08      	it	eq
 8002228:	f043 0301 	orreq.w	r3, r3, #1
 800222c:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8002230:	4561      	cmp	r1, ip
 8002232:	bf08      	it	eq
 8002234:	f043 0301 	orreq.w	r3, r3, #1
 8002238:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800223c:	4571      	cmp	r1, lr
 800223e:	bf08      	it	eq
 8002240:	f043 0301 	orreq.w	r3, r3, #1
 8002244:	4561      	cmp	r1, ip
 8002246:	bf08      	it	eq
 8002248:	f043 0301 	orreq.w	r3, r3, #1
 800224c:	b91b      	cbnz	r3, 8002256 <HAL_DMA_IRQHandler+0x352>
 800224e:	4b9f      	ldr	r3, [pc, #636]	; (80024cc <HAL_DMA_IRQHandler+0x5c8>)
 8002250:	4299      	cmp	r1, r3
 8002252:	f040 8194 	bne.w	800257e <HAL_DMA_IRQHandler+0x67a>
 8002256:	680b      	ldr	r3, [r1, #0]
 8002258:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800225c:	b1ab      	cbz	r3, 800228a <HAL_DMA_IRQHandler+0x386>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800225e:	60a8      	str	r0, [r5, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002260:	6823      	ldr	r3, [r4, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	0350      	lsls	r0, r2, #13
 8002266:	f100 8102 	bmi.w	800246e <HAL_DMA_IRQHandler+0x56a>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	05d2      	lsls	r2, r2, #23
 800226e:	d403      	bmi.n	8002278 <HAL_DMA_IRQHandler+0x374>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	f022 0208 	bic.w	r2, r2, #8
 8002276:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8002278:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800227a:	2b00      	cmp	r3, #0
 800227c:	f000 80ff 	beq.w	800247e <HAL_DMA_IRQHandler+0x57a>
            hdma->XferHalfCpltCallback(hdma);
 8002280:	4620      	mov	r0, r4
 8002282:	4798      	blx	r3
 8002284:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002286:	f001 021f 	and.w	r2, r1, #31
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800228a:	2120      	movs	r1, #32
 800228c:	4091      	lsls	r1, r2
 800228e:	4239      	tst	r1, r7
 8002290:	d068      	beq.n	8002364 <HAL_DMA_IRQHandler+0x460>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002292:	6822      	ldr	r2, [r4, #0]
 8002294:	4b8e      	ldr	r3, [pc, #568]	; (80024d0 <HAL_DMA_IRQHandler+0x5cc>)
 8002296:	4f8f      	ldr	r7, [pc, #572]	; (80024d4 <HAL_DMA_IRQHandler+0x5d0>)
 8002298:	488f      	ldr	r0, [pc, #572]	; (80024d8 <HAL_DMA_IRQHandler+0x5d4>)
 800229a:	42ba      	cmp	r2, r7
 800229c:	bf18      	it	ne
 800229e:	429a      	cmpne	r2, r3
 80022a0:	f107 0730 	add.w	r7, r7, #48	; 0x30
 80022a4:	bf0c      	ite	eq
 80022a6:	2301      	moveq	r3, #1
 80022a8:	2300      	movne	r3, #0
 80022aa:	4282      	cmp	r2, r0
 80022ac:	bf08      	it	eq
 80022ae:	f043 0301 	orreq.w	r3, r3, #1
 80022b2:	3030      	adds	r0, #48	; 0x30
 80022b4:	42ba      	cmp	r2, r7
 80022b6:	bf08      	it	eq
 80022b8:	f043 0301 	orreq.w	r3, r3, #1
 80022bc:	3730      	adds	r7, #48	; 0x30
 80022be:	4282      	cmp	r2, r0
 80022c0:	bf08      	it	eq
 80022c2:	f043 0301 	orreq.w	r3, r3, #1
 80022c6:	3030      	adds	r0, #48	; 0x30
 80022c8:	42ba      	cmp	r2, r7
 80022ca:	bf08      	it	eq
 80022cc:	f043 0301 	orreq.w	r3, r3, #1
 80022d0:	3730      	adds	r7, #48	; 0x30
 80022d2:	4282      	cmp	r2, r0
 80022d4:	bf08      	it	eq
 80022d6:	f043 0301 	orreq.w	r3, r3, #1
 80022da:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80022de:	42ba      	cmp	r2, r7
 80022e0:	bf08      	it	eq
 80022e2:	f043 0301 	orreq.w	r3, r3, #1
 80022e6:	f507 775c 	add.w	r7, r7, #880	; 0x370
 80022ea:	4282      	cmp	r2, r0
 80022ec:	bf08      	it	eq
 80022ee:	f043 0301 	orreq.w	r3, r3, #1
 80022f2:	3030      	adds	r0, #48	; 0x30
 80022f4:	42ba      	cmp	r2, r7
 80022f6:	bf08      	it	eq
 80022f8:	f043 0301 	orreq.w	r3, r3, #1
 80022fc:	3730      	adds	r7, #48	; 0x30
 80022fe:	4282      	cmp	r2, r0
 8002300:	bf08      	it	eq
 8002302:	f043 0301 	orreq.w	r3, r3, #1
 8002306:	3030      	adds	r0, #48	; 0x30
 8002308:	42ba      	cmp	r2, r7
 800230a:	bf08      	it	eq
 800230c:	f043 0301 	orreq.w	r3, r3, #1
 8002310:	3730      	adds	r7, #48	; 0x30
 8002312:	4282      	cmp	r2, r0
 8002314:	bf08      	it	eq
 8002316:	f043 0301 	orreq.w	r3, r3, #1
 800231a:	3030      	adds	r0, #48	; 0x30
 800231c:	42ba      	cmp	r2, r7
 800231e:	bf08      	it	eq
 8002320:	f043 0301 	orreq.w	r3, r3, #1
 8002324:	4282      	cmp	r2, r0
 8002326:	bf08      	it	eq
 8002328:	f043 0301 	orreq.w	r3, r3, #1
 800232c:	b91b      	cbnz	r3, 8002336 <HAL_DMA_IRQHandler+0x432>
 800232e:	4b67      	ldr	r3, [pc, #412]	; (80024cc <HAL_DMA_IRQHandler+0x5c8>)
 8002330:	429a      	cmp	r2, r3
 8002332:	f040 812c 	bne.w	800258e <HAL_DMA_IRQHandler+0x68a>
 8002336:	6813      	ldr	r3, [r2, #0]
 8002338:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800233c:	b193      	cbz	r3, 8002364 <HAL_DMA_IRQHandler+0x460>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800233e:	60a9      	str	r1, [r5, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002340:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8002344:	2b04      	cmp	r3, #4
 8002346:	f000 809e 	beq.w	8002486 <HAL_DMA_IRQHandler+0x582>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800234a:	6823      	ldr	r3, [r4, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	0357      	lsls	r7, r2, #13
 8002350:	f140 80ce 	bpl.w	80024f0 <HAL_DMA_IRQHandler+0x5ec>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	031d      	lsls	r5, r3, #12
 8002358:	f140 80d9 	bpl.w	800250e <HAL_DMA_IRQHandler+0x60a>
          if(hdma->XferCpltCallback != NULL)
 800235c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800235e:	b10b      	cbz	r3, 8002364 <HAL_DMA_IRQHandler+0x460>
            hdma->XferCpltCallback(hdma);
 8002360:	4620      	mov	r0, r4
 8002362:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002364:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002366:	2b00      	cmp	r3, #0
 8002368:	d07f      	beq.n	800246a <HAL_DMA_IRQHandler+0x566>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800236a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800236c:	07d8      	lsls	r0, r3, #31
 800236e:	d51f      	bpl.n	80023b0 <HAL_DMA_IRQHandler+0x4ac>
        __HAL_DMA_DISABLE(hdma);
 8002370:	6822      	ldr	r2, [r4, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8002372:	2004      	movs	r0, #4
 8002374:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8002378:	6813      	ldr	r3, [r2, #0]
 800237a:	f023 0301 	bic.w	r3, r3, #1
 800237e:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002380:	4b56      	ldr	r3, [pc, #344]	; (80024dc <HAL_DMA_IRQHandler+0x5d8>)
 8002382:	6822      	ldr	r2, [r4, #0]
 8002384:	fba3 3606 	umull	r3, r6, r3, r6
 8002388:	0ab6      	lsrs	r6, r6, #10
 800238a:	e002      	b.n	8002392 <HAL_DMA_IRQHandler+0x48e>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800238c:	6813      	ldr	r3, [r2, #0]
 800238e:	07d9      	lsls	r1, r3, #31
 8002390:	d504      	bpl.n	800239c <HAL_DMA_IRQHandler+0x498>
          if (++count > timeout)
 8002392:	9b01      	ldr	r3, [sp, #4]
 8002394:	3301      	adds	r3, #1
 8002396:	42b3      	cmp	r3, r6
 8002398:	9301      	str	r3, [sp, #4]
 800239a:	d9f7      	bls.n	800238c <HAL_DMA_IRQHandler+0x488>
        __HAL_UNLOCK(hdma);
 800239c:	2300      	movs	r3, #0
 800239e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80023a2:	6813      	ldr	r3, [r2, #0]
 80023a4:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 80023a6:	bf4c      	ite	mi
 80023a8:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 80023aa:	2301      	movpl	r3, #1
 80023ac:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      if(hdma->XferErrorCallback != NULL)
 80023b0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d059      	beq.n	800246a <HAL_DMA_IRQHandler+0x566>
        hdma->XferErrorCallback(hdma);
 80023b6:	4620      	mov	r0, r4
}
 80023b8:	b003      	add	sp, #12
 80023ba:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        hdma->XferErrorCallback(hdma);
 80023be:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80023c0:	6823      	ldr	r3, [r4, #0]
 80023c2:	075b      	lsls	r3, r3, #29
 80023c4:	f57f ae01 	bpl.w	8001fca <HAL_DMA_IRQHandler+0xc6>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80023c8:	6822      	ldr	r2, [r4, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80023ca:	2308      	movs	r3, #8
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80023cc:	f022 0204 	bic.w	r2, r2, #4
 80023d0:	6022      	str	r2, [r4, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80023d2:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80023d4:	f002 021f 	and.w	r2, r2, #31
 80023d8:	4093      	lsls	r3, r2
 80023da:	60ab      	str	r3, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80023dc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80023de:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 80023e0:	f043 0301 	orr.w	r3, r3, #1
 80023e4:	f001 021f 	and.w	r2, r1, #31
 80023e8:	6543      	str	r3, [r0, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80023ea:	fa27 f302 	lsr.w	r3, r7, r2
 80023ee:	07dc      	lsls	r4, r3, #31
 80023f0:	f57f ae53 	bpl.w	800209a <HAL_DMA_IRQHandler+0x196>
 80023f4:	e5ed      	b.n	8001fd2 <HAL_DMA_IRQHandler+0xce>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80023f6:	4b3a      	ldr	r3, [pc, #232]	; (80024e0 <HAL_DMA_IRQHandler+0x5dc>)
 80023f8:	4e3a      	ldr	r6, [pc, #232]	; (80024e4 <HAL_DMA_IRQHandler+0x5e0>)
 80023fa:	493b      	ldr	r1, [pc, #236]	; (80024e8 <HAL_DMA_IRQHandler+0x5e4>)
 80023fc:	42b4      	cmp	r4, r6
 80023fe:	bf18      	it	ne
 8002400:	429c      	cmpne	r4, r3
 8002402:	f106 0628 	add.w	r6, r6, #40	; 0x28
 8002406:	bf0c      	ite	eq
 8002408:	2301      	moveq	r3, #1
 800240a:	2300      	movne	r3, #0
 800240c:	428c      	cmp	r4, r1
 800240e:	bf08      	it	eq
 8002410:	f043 0301 	orreq.w	r3, r3, #1
 8002414:	3128      	adds	r1, #40	; 0x28
 8002416:	42b4      	cmp	r4, r6
 8002418:	bf08      	it	eq
 800241a:	f043 0301 	orreq.w	r3, r3, #1
 800241e:	3628      	adds	r6, #40	; 0x28
 8002420:	428c      	cmp	r4, r1
 8002422:	bf08      	it	eq
 8002424:	f043 0301 	orreq.w	r3, r3, #1
 8002428:	3128      	adds	r1, #40	; 0x28
 800242a:	42b4      	cmp	r4, r6
 800242c:	bf08      	it	eq
 800242e:	f043 0301 	orreq.w	r3, r3, #1
 8002432:	428c      	cmp	r4, r1
 8002434:	bf08      	it	eq
 8002436:	f043 0301 	orreq.w	r3, r3, #1
 800243a:	b913      	cbnz	r3, 8002442 <HAL_DMA_IRQHandler+0x53e>
 800243c:	4b2b      	ldr	r3, [pc, #172]	; (80024ec <HAL_DMA_IRQHandler+0x5e8>)
 800243e:	429c      	cmp	r4, r3
 8002440:	d113      	bne.n	800246a <HAL_DMA_IRQHandler+0x566>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002442:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 8002444:	2604      	movs	r6, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002446:	6823      	ldr	r3, [r4, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002448:	f001 011f 	and.w	r1, r1, #31
 800244c:	408e      	lsls	r6, r1
 800244e:	4216      	tst	r6, r2
 8002450:	d066      	beq.n	8002520 <HAL_DMA_IRQHandler+0x61c>
 8002452:	075f      	lsls	r7, r3, #29
 8002454:	d564      	bpl.n	8002520 <HAL_DMA_IRQHandler+0x61c>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002456:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002458:	606e      	str	r6, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800245a:	f140 809c 	bpl.w	8002596 <HAL_DMA_IRQHandler+0x692>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800245e:	03da      	lsls	r2, r3, #15
 8002460:	f100 80f1 	bmi.w	8002646 <HAL_DMA_IRQHandler+0x742>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002464:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002466:	2b00      	cmp	r3, #0
 8002468:	d1a6      	bne.n	80023b8 <HAL_DMA_IRQHandler+0x4b4>
}
 800246a:	b003      	add	sp, #12
 800246c:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	0319      	lsls	r1, r3, #12
 8002472:	f57f af01 	bpl.w	8002278 <HAL_DMA_IRQHandler+0x374>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002476:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002478:	2b00      	cmp	r3, #0
 800247a:	f47f af01 	bne.w	8002280 <HAL_DMA_IRQHandler+0x37c>
 800247e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002480:	f002 021f 	and.w	r2, r2, #31
 8002484:	e701      	b.n	800228a <HAL_DMA_IRQHandler+0x386>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002486:	6822      	ldr	r2, [r4, #0]
 8002488:	6813      	ldr	r3, [r2, #0]
 800248a:	f023 0316 	bic.w	r3, r3, #22
 800248e:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002490:	6822      	ldr	r2, [r4, #0]
 8002492:	6953      	ldr	r3, [r2, #20]
 8002494:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002498:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800249a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800249c:	2b00      	cmp	r3, #0
 800249e:	d03b      	beq.n	8002518 <HAL_DMA_IRQHandler+0x614>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80024a0:	6822      	ldr	r2, [r4, #0]
 80024a2:	6813      	ldr	r3, [r2, #0]
 80024a4:	f023 0308 	bic.w	r3, r3, #8
 80024a8:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80024aa:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80024ac:	233f      	movs	r3, #63	; 0x3f
          __HAL_UNLOCK(hdma);
 80024ae:	2000      	movs	r0, #0
          hdma->State = HAL_DMA_STATE_READY;
 80024b0:	2101      	movs	r1, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80024b2:	f002 021f 	and.w	r2, r2, #31
 80024b6:	4093      	lsls	r3, r2
 80024b8:	60ab      	str	r3, [r5, #8]
          if(hdma->XferAbortCallback != NULL)
 80024ba:	6d23      	ldr	r3, [r4, #80]	; 0x50
          __HAL_UNLOCK(hdma);
 80024bc:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80024c0:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	f47f af76 	bne.w	80023b6 <HAL_DMA_IRQHandler+0x4b2>
 80024ca:	e7ce      	b.n	800246a <HAL_DMA_IRQHandler+0x566>
 80024cc:	400204b8 	.word	0x400204b8
 80024d0:	40020010 	.word	0x40020010
 80024d4:	40020028 	.word	0x40020028
 80024d8:	40020040 	.word	0x40020040
 80024dc:	1b4e81b5 	.word	0x1b4e81b5
 80024e0:	58025408 	.word	0x58025408
 80024e4:	5802541c 	.word	0x5802541c
 80024e8:	58025430 	.word	0x58025430
 80024ec:	58025494 	.word	0x58025494
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 80024f6:	f47f af31 	bne.w	800235c <HAL_DMA_IRQHandler+0x458>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80024fa:	6819      	ldr	r1, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 80024fc:	2001      	movs	r0, #1
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80024fe:	f021 0110 	bic.w	r1, r1, #16
 8002502:	6019      	str	r1, [r3, #0]
            __HAL_UNLOCK(hdma);
 8002504:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8002508:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 800250c:	e726      	b.n	800235c <HAL_DMA_IRQHandler+0x458>
            if(hdma->XferM1CpltCallback != NULL)
 800250e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002510:	2b00      	cmp	r3, #0
 8002512:	f47f af25 	bne.w	8002360 <HAL_DMA_IRQHandler+0x45c>
 8002516:	e725      	b.n	8002364 <HAL_DMA_IRQHandler+0x460>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002518:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800251a:	2b00      	cmp	r3, #0
 800251c:	d1c0      	bne.n	80024a0 <HAL_DMA_IRQHandler+0x59c>
 800251e:	e7c4      	b.n	80024aa <HAL_DMA_IRQHandler+0x5a6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002520:	2602      	movs	r6, #2
 8002522:	408e      	lsls	r6, r1
 8002524:	4216      	tst	r6, r2
 8002526:	d00d      	beq.n	8002544 <HAL_DMA_IRQHandler+0x640>
 8002528:	079f      	lsls	r7, r3, #30
 800252a:	d50b      	bpl.n	8002544 <HAL_DMA_IRQHandler+0x640>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800252c:	041c      	lsls	r4, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800252e:	606e      	str	r6, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002530:	f140 808e 	bpl.w	8002650 <HAL_DMA_IRQHandler+0x74c>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002534:	03d9      	lsls	r1, r3, #15
 8002536:	f100 80e9 	bmi.w	800270c <HAL_DMA_IRQHandler+0x808>
          if(hdma->XferM1CpltCallback != NULL)
 800253a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800253c:	2b00      	cmp	r3, #0
 800253e:	f47f af3b 	bne.w	80023b8 <HAL_DMA_IRQHandler+0x4b4>
 8002542:	e792      	b.n	800246a <HAL_DMA_IRQHandler+0x566>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002544:	2608      	movs	r6, #8
 8002546:	fa06 f101 	lsl.w	r1, r6, r1
 800254a:	4211      	tst	r1, r2
 800254c:	d08d      	beq.n	800246a <HAL_DMA_IRQHandler+0x566>
 800254e:	071b      	lsls	r3, r3, #28
 8002550:	d58b      	bpl.n	800246a <HAL_DMA_IRQHandler+0x566>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002552:	6823      	ldr	r3, [r4, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002554:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8002556:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002558:	f023 030e 	bic.w	r3, r3, #14
 800255c:	6023      	str	r3, [r4, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800255e:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002560:	f003 031f 	and.w	r3, r3, #31
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	606b      	str	r3, [r5, #4]
      if (hdma->XferErrorCallback != NULL)
 800256a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800256c:	6542      	str	r2, [r0, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 800256e:	f880 1034 	strb.w	r1, [r0, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8002572:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8002576:	2b00      	cmp	r3, #0
 8002578:	f47f af1e 	bne.w	80023b8 <HAL_DMA_IRQHandler+0x4b4>
 800257c:	e775      	b.n	800246a <HAL_DMA_IRQHandler+0x566>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800257e:	680b      	ldr	r3, [r1, #0]
 8002580:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002584:	e66a      	b.n	800225c <HAL_DMA_IRQHandler+0x358>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002586:	680b      	ldr	r3, [r1, #0]
 8002588:	e5f3      	b.n	8002172 <HAL_DMA_IRQHandler+0x26e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800258a:	680b      	ldr	r3, [r1, #0]
 800258c:	e585      	b.n	800209a <HAL_DMA_IRQHandler+0x196>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800258e:	6813      	ldr	r3, [r2, #0]
 8002590:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002594:	e6d2      	b.n	800233c <HAL_DMA_IRQHandler+0x438>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002596:	069b      	lsls	r3, r3, #26
 8002598:	d455      	bmi.n	8002646 <HAL_DMA_IRQHandler+0x742>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800259a:	6802      	ldr	r2, [r0, #0]
 800259c:	4b63      	ldr	r3, [pc, #396]	; (800272c <HAL_DMA_IRQHandler+0x828>)
 800259e:	4c64      	ldr	r4, [pc, #400]	; (8002730 <HAL_DMA_IRQHandler+0x82c>)
 80025a0:	4964      	ldr	r1, [pc, #400]	; (8002734 <HAL_DMA_IRQHandler+0x830>)
 80025a2:	42a2      	cmp	r2, r4
 80025a4:	bf18      	it	ne
 80025a6:	429a      	cmpne	r2, r3
 80025a8:	4d63      	ldr	r5, [pc, #396]	; (8002738 <HAL_DMA_IRQHandler+0x834>)
 80025aa:	f104 0448 	add.w	r4, r4, #72	; 0x48
 80025ae:	bf0c      	ite	eq
 80025b0:	2301      	moveq	r3, #1
 80025b2:	2300      	movne	r3, #0
 80025b4:	428a      	cmp	r2, r1
 80025b6:	bf08      	it	eq
 80025b8:	f043 0301 	orreq.w	r3, r3, #1
 80025bc:	3148      	adds	r1, #72	; 0x48
 80025be:	42aa      	cmp	r2, r5
 80025c0:	bf08      	it	eq
 80025c2:	f043 0301 	orreq.w	r3, r3, #1
 80025c6:	3548      	adds	r5, #72	; 0x48
 80025c8:	42a2      	cmp	r2, r4
 80025ca:	bf08      	it	eq
 80025cc:	f043 0301 	orreq.w	r3, r3, #1
 80025d0:	3448      	adds	r4, #72	; 0x48
 80025d2:	428a      	cmp	r2, r1
 80025d4:	bf08      	it	eq
 80025d6:	f043 0301 	orreq.w	r3, r3, #1
 80025da:	f501 7162 	add.w	r1, r1, #904	; 0x388
 80025de:	42aa      	cmp	r2, r5
 80025e0:	bf08      	it	eq
 80025e2:	f043 0301 	orreq.w	r3, r3, #1
 80025e6:	f505 7562 	add.w	r5, r5, #904	; 0x388
 80025ea:	42a2      	cmp	r2, r4
 80025ec:	bf08      	it	eq
 80025ee:	f043 0301 	orreq.w	r3, r3, #1
 80025f2:	f504 7462 	add.w	r4, r4, #904	; 0x388
 80025f6:	428a      	cmp	r2, r1
 80025f8:	bf08      	it	eq
 80025fa:	f043 0301 	orreq.w	r3, r3, #1
 80025fe:	3148      	adds	r1, #72	; 0x48
 8002600:	42aa      	cmp	r2, r5
 8002602:	bf08      	it	eq
 8002604:	f043 0301 	orreq.w	r3, r3, #1
 8002608:	3548      	adds	r5, #72	; 0x48
 800260a:	42a2      	cmp	r2, r4
 800260c:	bf08      	it	eq
 800260e:	f043 0301 	orreq.w	r3, r3, #1
 8002612:	3448      	adds	r4, #72	; 0x48
 8002614:	428a      	cmp	r2, r1
 8002616:	bf08      	it	eq
 8002618:	f043 0301 	orreq.w	r3, r3, #1
 800261c:	3148      	adds	r1, #72	; 0x48
 800261e:	42aa      	cmp	r2, r5
 8002620:	bf08      	it	eq
 8002622:	f043 0301 	orreq.w	r3, r3, #1
 8002626:	42a2      	cmp	r2, r4
 8002628:	bf08      	it	eq
 800262a:	f043 0301 	orreq.w	r3, r3, #1
 800262e:	428a      	cmp	r2, r1
 8002630:	bf08      	it	eq
 8002632:	f043 0301 	orreq.w	r3, r3, #1
 8002636:	b913      	cbnz	r3, 800263e <HAL_DMA_IRQHandler+0x73a>
 8002638:	4b40      	ldr	r3, [pc, #256]	; (800273c <HAL_DMA_IRQHandler+0x838>)
 800263a:	429a      	cmp	r2, r3
 800263c:	d16b      	bne.n	8002716 <HAL_DMA_IRQHandler+0x812>
 800263e:	6813      	ldr	r3, [r2, #0]
 8002640:	f023 0308 	bic.w	r3, r3, #8
 8002644:	6013      	str	r3, [r2, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8002646:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002648:	2b00      	cmp	r3, #0
 800264a:	f47f aeb5 	bne.w	80023b8 <HAL_DMA_IRQHandler+0x4b4>
 800264e:	e70c      	b.n	800246a <HAL_DMA_IRQHandler+0x566>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002650:	069a      	lsls	r2, r3, #26
 8002652:	d45b      	bmi.n	800270c <HAL_DMA_IRQHandler+0x808>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002654:	6802      	ldr	r2, [r0, #0]
 8002656:	4b35      	ldr	r3, [pc, #212]	; (800272c <HAL_DMA_IRQHandler+0x828>)
 8002658:	4c35      	ldr	r4, [pc, #212]	; (8002730 <HAL_DMA_IRQHandler+0x82c>)
 800265a:	4936      	ldr	r1, [pc, #216]	; (8002734 <HAL_DMA_IRQHandler+0x830>)
 800265c:	42a2      	cmp	r2, r4
 800265e:	bf18      	it	ne
 8002660:	429a      	cmpne	r2, r3
 8002662:	4d35      	ldr	r5, [pc, #212]	; (8002738 <HAL_DMA_IRQHandler+0x834>)
 8002664:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8002668:	bf0c      	ite	eq
 800266a:	2301      	moveq	r3, #1
 800266c:	2300      	movne	r3, #0
 800266e:	428a      	cmp	r2, r1
 8002670:	bf08      	it	eq
 8002672:	f043 0301 	orreq.w	r3, r3, #1
 8002676:	3148      	adds	r1, #72	; 0x48
 8002678:	42aa      	cmp	r2, r5
 800267a:	bf08      	it	eq
 800267c:	f043 0301 	orreq.w	r3, r3, #1
 8002680:	3548      	adds	r5, #72	; 0x48
 8002682:	42a2      	cmp	r2, r4
 8002684:	bf08      	it	eq
 8002686:	f043 0301 	orreq.w	r3, r3, #1
 800268a:	3448      	adds	r4, #72	; 0x48
 800268c:	428a      	cmp	r2, r1
 800268e:	bf08      	it	eq
 8002690:	f043 0301 	orreq.w	r3, r3, #1
 8002694:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8002698:	42aa      	cmp	r2, r5
 800269a:	bf08      	it	eq
 800269c:	f043 0301 	orreq.w	r3, r3, #1
 80026a0:	f505 7562 	add.w	r5, r5, #904	; 0x388
 80026a4:	42a2      	cmp	r2, r4
 80026a6:	bf08      	it	eq
 80026a8:	f043 0301 	orreq.w	r3, r3, #1
 80026ac:	f504 7462 	add.w	r4, r4, #904	; 0x388
 80026b0:	428a      	cmp	r2, r1
 80026b2:	bf08      	it	eq
 80026b4:	f043 0301 	orreq.w	r3, r3, #1
 80026b8:	3148      	adds	r1, #72	; 0x48
 80026ba:	42aa      	cmp	r2, r5
 80026bc:	bf08      	it	eq
 80026be:	f043 0301 	orreq.w	r3, r3, #1
 80026c2:	3548      	adds	r5, #72	; 0x48
 80026c4:	42a2      	cmp	r2, r4
 80026c6:	bf08      	it	eq
 80026c8:	f043 0301 	orreq.w	r3, r3, #1
 80026cc:	3448      	adds	r4, #72	; 0x48
 80026ce:	428a      	cmp	r2, r1
 80026d0:	bf08      	it	eq
 80026d2:	f043 0301 	orreq.w	r3, r3, #1
 80026d6:	3148      	adds	r1, #72	; 0x48
 80026d8:	42aa      	cmp	r2, r5
 80026da:	bf08      	it	eq
 80026dc:	f043 0301 	orreq.w	r3, r3, #1
 80026e0:	42a2      	cmp	r2, r4
 80026e2:	bf08      	it	eq
 80026e4:	f043 0301 	orreq.w	r3, r3, #1
 80026e8:	428a      	cmp	r2, r1
 80026ea:	bf08      	it	eq
 80026ec:	f043 0301 	orreq.w	r3, r3, #1
 80026f0:	b913      	cbnz	r3, 80026f8 <HAL_DMA_IRQHandler+0x7f4>
 80026f2:	4b12      	ldr	r3, [pc, #72]	; (800273c <HAL_DMA_IRQHandler+0x838>)
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d113      	bne.n	8002720 <HAL_DMA_IRQHandler+0x81c>
 80026f8:	6813      	ldr	r3, [r2, #0]
 80026fa:	f023 0314 	bic.w	r3, r3, #20
 80026fe:	6013      	str	r3, [r2, #0]
          __HAL_UNLOCK(hdma);
 8002700:	2200      	movs	r2, #0
          hdma->State = HAL_DMA_STATE_READY;
 8002702:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8002704:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8002708:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 800270c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800270e:	2b00      	cmp	r3, #0
 8002710:	f47f ae52 	bne.w	80023b8 <HAL_DMA_IRQHandler+0x4b4>
 8002714:	e6a9      	b.n	800246a <HAL_DMA_IRQHandler+0x566>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002716:	6813      	ldr	r3, [r2, #0]
 8002718:	f023 0304 	bic.w	r3, r3, #4
 800271c:	6013      	str	r3, [r2, #0]
 800271e:	e792      	b.n	8002646 <HAL_DMA_IRQHandler+0x742>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002720:	6813      	ldr	r3, [r2, #0]
 8002722:	f023 030a 	bic.w	r3, r3, #10
 8002726:	6013      	str	r3, [r2, #0]
 8002728:	e7ea      	b.n	8002700 <HAL_DMA_IRQHandler+0x7fc>
 800272a:	bf00      	nop
 800272c:	40020010 	.word	0x40020010
 8002730:	40020028 	.word	0x40020028
 8002734:	40020040 	.word	0x40020040
 8002738:	40020058 	.word	0x40020058
 800273c:	400204b8 	.word	0x400204b8

08002740 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8002740:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8002742:	4770      	bx	lr

08002744 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002744:	680b      	ldr	r3, [r1, #0]
 8002746:	2b00      	cmp	r3, #0
 8002748:	f000 80e8 	beq.w	800291c <HAL_GPIO_Init+0x1d8>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800274c:	f8df c224 	ldr.w	ip, [pc, #548]	; 8002974 <HAL_GPIO_Init+0x230>
{
 8002750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
 8002754:	2500      	movs	r5, #0
{
 8002756:	b083      	sub	sp, #12
 8002758:	f8df e21c 	ldr.w	lr, [pc, #540]	; 8002978 <HAL_GPIO_Init+0x234>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800275c:	4f7f      	ldr	r7, [pc, #508]	; (800295c <HAL_GPIO_Init+0x218>)
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800275e:	2201      	movs	r2, #1
 8002760:	40aa      	lsls	r2, r5
    if (iocurrent != 0x00U)
 8002762:	ea12 0603 	ands.w	r6, r2, r3
 8002766:	f000 80bf 	beq.w	80028e8 <HAL_GPIO_Init+0x1a4>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800276a:	684b      	ldr	r3, [r1, #4]
 800276c:	ea4f 0845 	mov.w	r8, r5, lsl #1
 8002770:	2403      	movs	r4, #3
 8002772:	f023 0910 	bic.w	r9, r3, #16
 8002776:	fa04 f408 	lsl.w	r4, r4, r8
 800277a:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800277e:	43e4      	mvns	r4, r4
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002780:	f1b9 0f01 	cmp.w	r9, #1
 8002784:	d814      	bhi.n	80027b0 <HAL_GPIO_Init+0x6c>
        temp = GPIOx->OSPEEDR;
 8002786:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002788:	ea03 0904 	and.w	r9, r3, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 800278c:	68cb      	ldr	r3, [r1, #12]
 800278e:	fa03 f308 	lsl.w	r3, r3, r8
 8002792:	ea43 0309 	orr.w	r3, r3, r9
        GPIOx->OSPEEDR = temp;
 8002796:	6083      	str	r3, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002798:	684b      	ldr	r3, [r1, #4]
        temp = GPIOx->OTYPER;
 800279a:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800279e:	f3c3 1300 	ubfx	r3, r3, #4, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027a2:	ea29 0902 	bic.w	r9, r9, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80027a6:	fa03 f205 	lsl.w	r2, r3, r5
 80027aa:	ea42 0209 	orr.w	r2, r2, r9
        GPIOx->OTYPER = temp;
 80027ae:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 80027b0:	68c2      	ldr	r2, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027b2:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027b4:	4022      	ands	r2, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027b6:	fa03 f308 	lsl.w	r3, r3, r8
 80027ba:	4313      	orrs	r3, r2
      GPIOx->PUPDR = temp;
 80027bc:	60c3      	str	r3, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027be:	684b      	ldr	r3, [r1, #4]
 80027c0:	f023 0210 	bic.w	r2, r3, #16
 80027c4:	2a02      	cmp	r2, #2
 80027c6:	d115      	bne.n	80027f4 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3U];
 80027c8:	08ea      	lsrs	r2, r5, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80027ca:	f005 0907 	and.w	r9, r5, #7
 80027ce:	f04f 0b0f 	mov.w	fp, #15
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80027d2:	690b      	ldr	r3, [r1, #16]
 80027d4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80027d8:	ea4f 0989 	mov.w	r9, r9, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 80027dc:	f8d2 a020 	ldr.w	sl, [r2, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80027e0:	fa0b fb09 	lsl.w	fp, fp, r9
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80027e4:	fa03 f309 	lsl.w	r3, r3, r9
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80027e8:	ea2a 0a0b 	bic.w	sl, sl, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80027ec:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3U] = temp;
 80027f0:	6213      	str	r3, [r2, #32]
 80027f2:	684b      	ldr	r3, [r1, #4]
      temp = GPIOx->MODER;
 80027f4:	6802      	ldr	r2, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027f6:	f003 0303 	and.w	r3, r3, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80027fa:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027fc:	fa03 f308 	lsl.w	r3, r3, r8
 8002800:	4323      	orrs	r3, r4
      GPIOx->MODER = temp;
 8002802:	6003      	str	r3, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002804:	684b      	ldr	r3, [r1, #4]
 8002806:	00db      	lsls	r3, r3, #3
 8002808:	d56d      	bpl.n	80028e6 <HAL_GPIO_Init+0x1a2>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800280a:	f8dc 40f4 	ldr.w	r4, [ip, #244]	; 0xf4
 800280e:	f025 0903 	bic.w	r9, r5, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002812:	f005 0303 	and.w	r3, r5, #3
 8002816:	220f      	movs	r2, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002818:	f044 0802 	orr.w	r8, r4, #2
 800281c:	eb09 040e 	add.w	r4, r9, lr
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002820:	ea4f 0983 	mov.w	r9, r3, lsl #2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002824:	4b4e      	ldr	r3, [pc, #312]	; (8002960 <HAL_GPIO_Init+0x21c>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002826:	f8cc 80f4 	str.w	r8, [ip, #244]	; 0xf4
 800282a:	f8dc 80f4 	ldr.w	r8, [ip, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800282e:	fa02 f209 	lsl.w	r2, r2, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002832:	4298      	cmp	r0, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002834:	f008 0802 	and.w	r8, r8, #2
 8002838:	f8cd 8004 	str.w	r8, [sp, #4]
 800283c:	f8dd 8004 	ldr.w	r8, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002840:	f8d4 8008 	ldr.w	r8, [r4, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002844:	ea28 0202 	bic.w	r2, r8, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002848:	d026      	beq.n	8002898 <HAL_GPIO_Init+0x154>
 800284a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800284e:	4298      	cmp	r0, r3
 8002850:	d058      	beq.n	8002904 <HAL_GPIO_Init+0x1c0>
 8002852:	4b44      	ldr	r3, [pc, #272]	; (8002964 <HAL_GPIO_Init+0x220>)
 8002854:	4298      	cmp	r0, r3
 8002856:	d04f      	beq.n	80028f8 <HAL_GPIO_Init+0x1b4>
 8002858:	4b43      	ldr	r3, [pc, #268]	; (8002968 <HAL_GPIO_Init+0x224>)
 800285a:	4298      	cmp	r0, r3
 800285c:	d05f      	beq.n	800291e <HAL_GPIO_Init+0x1da>
 800285e:	4b43      	ldr	r3, [pc, #268]	; (800296c <HAL_GPIO_Init+0x228>)
 8002860:	4298      	cmp	r0, r3
 8002862:	d062      	beq.n	800292a <HAL_GPIO_Init+0x1e6>
 8002864:	4b42      	ldr	r3, [pc, #264]	; (8002970 <HAL_GPIO_Init+0x22c>)
 8002866:	4298      	cmp	r0, r3
 8002868:	d052      	beq.n	8002910 <HAL_GPIO_Init+0x1cc>
 800286a:	f8df 8110 	ldr.w	r8, [pc, #272]	; 800297c <HAL_GPIO_Init+0x238>
 800286e:	4540      	cmp	r0, r8
 8002870:	d061      	beq.n	8002936 <HAL_GPIO_Init+0x1f2>
 8002872:	f8df 810c 	ldr.w	r8, [pc, #268]	; 8002980 <HAL_GPIO_Init+0x23c>
 8002876:	4540      	cmp	r0, r8
 8002878:	d063      	beq.n	8002942 <HAL_GPIO_Init+0x1fe>
 800287a:	f8df 8108 	ldr.w	r8, [pc, #264]	; 8002984 <HAL_GPIO_Init+0x240>
 800287e:	4540      	cmp	r0, r8
 8002880:	d065      	beq.n	800294e <HAL_GPIO_Init+0x20a>
 8002882:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8002988 <HAL_GPIO_Init+0x244>
 8002886:	4540      	cmp	r0, r8
 8002888:	bf0c      	ite	eq
 800288a:	f04f 0809 	moveq.w	r8, #9
 800288e:	f04f 080a 	movne.w	r8, #10
 8002892:	fa08 f309 	lsl.w	r3, r8, r9
 8002896:	431a      	orrs	r2, r3
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002898:	60a2      	str	r2, [r4, #8]
        temp &= ~(iocurrent);
 800289a:	43f2      	mvns	r2, r6
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800289c:	684c      	ldr	r4, [r1, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 800289e:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp = EXTI_CurrentCPU->IMR1;
 80028a2:	683b      	ldr	r3, [r7, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028a4:	03e4      	lsls	r4, r4, #15
          temp |= iocurrent;
 80028a6:	bf4c      	ite	mi
 80028a8:	4333      	orrmi	r3, r6
        temp &= ~(iocurrent);
 80028aa:	4013      	andpl	r3, r2
        EXTI_CurrentCPU->IMR1 = temp;
 80028ac:	603b      	str	r3, [r7, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028ae:	684c      	ldr	r4, [r1, #4]
        temp = EXTI_CurrentCPU->EMR1;
 80028b0:	687b      	ldr	r3, [r7, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028b2:	03a4      	lsls	r4, r4, #14
          temp |= iocurrent;
 80028b4:	bf4c      	ite	mi
 80028b6:	4333      	orrmi	r3, r6
        temp &= ~(iocurrent);
 80028b8:	4013      	andpl	r3, r2
        EXTI_CurrentCPU->EMR1 = temp;
 80028ba:	607b      	str	r3, [r7, #4]
        temp = EXTI->RTSR1;
 80028bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028c0:	684c      	ldr	r4, [r1, #4]
        temp = EXTI->RTSR1;
 80028c2:	681b      	ldr	r3, [r3, #0]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028c4:	02e4      	lsls	r4, r4, #11
          temp |= iocurrent;
 80028c6:	bf4c      	ite	mi
 80028c8:	4333      	orrmi	r3, r6
        temp &= ~(iocurrent);
 80028ca:	4013      	andpl	r3, r2
        EXTI->RTSR1 = temp;
 80028cc:	f8c8 3000 	str.w	r3, [r8]

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028d0:	684c      	ldr	r4, [r1, #4]
        temp = EXTI->FTSR1;
 80028d2:	f8d8 3004 	ldr.w	r3, [r8, #4]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028d6:	02a4      	lsls	r4, r4, #10
        temp &= ~(iocurrent);
 80028d8:	bf54      	ite	pl
 80028da:	ea02 0603 	andpl.w	r6, r2, r3
        {
          temp |= iocurrent;
 80028de:	431e      	orrmi	r6, r3
        }
        EXTI->FTSR1 = temp;
 80028e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028e4:	605e      	str	r6, [r3, #4]
 80028e6:	680b      	ldr	r3, [r1, #0]
      }
    }

    position++;
 80028e8:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80028ea:	fa33 f205 	lsrs.w	r2, r3, r5
 80028ee:	f47f af36 	bne.w	800275e <HAL_GPIO_Init+0x1a>
  }
}
 80028f2:	b003      	add	sp, #12
 80028f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028f8:	f04f 0802 	mov.w	r8, #2
 80028fc:	fa08 f309 	lsl.w	r3, r8, r9
 8002900:	431a      	orrs	r2, r3
 8002902:	e7c9      	b.n	8002898 <HAL_GPIO_Init+0x154>
 8002904:	f04f 0801 	mov.w	r8, #1
 8002908:	fa08 f309 	lsl.w	r3, r8, r9
 800290c:	431a      	orrs	r2, r3
 800290e:	e7c3      	b.n	8002898 <HAL_GPIO_Init+0x154>
 8002910:	f04f 0805 	mov.w	r8, #5
 8002914:	fa08 f309 	lsl.w	r3, r8, r9
 8002918:	431a      	orrs	r2, r3
 800291a:	e7bd      	b.n	8002898 <HAL_GPIO_Init+0x154>
 800291c:	4770      	bx	lr
 800291e:	f04f 0803 	mov.w	r8, #3
 8002922:	fa08 f309 	lsl.w	r3, r8, r9
 8002926:	431a      	orrs	r2, r3
 8002928:	e7b6      	b.n	8002898 <HAL_GPIO_Init+0x154>
 800292a:	f04f 0804 	mov.w	r8, #4
 800292e:	fa08 f309 	lsl.w	r3, r8, r9
 8002932:	431a      	orrs	r2, r3
 8002934:	e7b0      	b.n	8002898 <HAL_GPIO_Init+0x154>
 8002936:	f04f 0806 	mov.w	r8, #6
 800293a:	fa08 f309 	lsl.w	r3, r8, r9
 800293e:	431a      	orrs	r2, r3
 8002940:	e7aa      	b.n	8002898 <HAL_GPIO_Init+0x154>
 8002942:	f04f 0807 	mov.w	r8, #7
 8002946:	fa08 f309 	lsl.w	r3, r8, r9
 800294a:	431a      	orrs	r2, r3
 800294c:	e7a4      	b.n	8002898 <HAL_GPIO_Init+0x154>
 800294e:	f04f 0808 	mov.w	r8, #8
 8002952:	fa08 f309 	lsl.w	r3, r8, r9
 8002956:	431a      	orrs	r2, r3
 8002958:	e79e      	b.n	8002898 <HAL_GPIO_Init+0x154>
 800295a:	bf00      	nop
 800295c:	58000080 	.word	0x58000080
 8002960:	58020000 	.word	0x58020000
 8002964:	58020800 	.word	0x58020800
 8002968:	58020c00 	.word	0x58020c00
 800296c:	58021000 	.word	0x58021000
 8002970:	58021400 	.word	0x58021400
 8002974:	58024400 	.word	0x58024400
 8002978:	58000400 	.word	0x58000400
 800297c:	58021800 	.word	0x58021800
 8002980:	58021c00 	.word	0x58021c00
 8002984:	58022000 	.word	0x58022000
 8002988:	58022400 	.word	0x58022400

0800298c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800298c:	b902      	cbnz	r2, 8002990 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800298e:	0409      	lsls	r1, r1, #16
 8002990:	6181      	str	r1, [r0, #24]
  }
}
 8002992:	4770      	bx	lr

08002994 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002994:	2800      	cmp	r0, #0
 8002996:	d056      	beq.n	8002a46 <HAL_I2C_Init+0xb2>
{
 8002998:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800299a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800299e:	4604      	mov	r4, r0
 80029a0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d049      	beq.n	8002a3c <HAL_I2C_Init+0xa8>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029a8:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80029aa:	2324      	movs	r3, #36	; 0x24
 80029ac:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80029b0:	6813      	ldr	r3, [r2, #0]
 80029b2:	f023 0301 	bic.w	r3, r3, #1
 80029b6:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80029b8:	e9d4 2300 	ldrd	r2, r3, [r4]
 80029bc:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80029c0:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80029c2:	6822      	ldr	r2, [r4, #0]
 80029c4:	6893      	ldr	r3, [r2, #8]
 80029c6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80029ca:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029cc:	68e3      	ldr	r3, [r4, #12]
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80029ce:	6822      	ldr	r2, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029d0:	2b01      	cmp	r3, #1
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80029d2:	68a3      	ldr	r3, [r4, #8]
 80029d4:	bf0c      	ite	eq
 80029d6:	f443 4300 	orreq.w	r3, r3, #32768	; 0x8000
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80029da:	f443 4304 	orrne.w	r3, r3, #33792	; 0x8400
 80029de:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80029e0:	68e3      	ldr	r3, [r4, #12]
 80029e2:	6825      	ldr	r5, [r4, #0]
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d024      	beq.n	8002a32 <HAL_I2C_Init+0x9e>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80029e8:	6868      	ldr	r0, [r5, #4]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029ea:	2200      	movs	r2, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80029ec:	4b17      	ldr	r3, [pc, #92]	; (8002a4c <HAL_I2C_Init+0xb8>)
  hi2c->State = HAL_I2C_STATE_READY;
 80029ee:	2120      	movs	r1, #32
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80029f0:	4303      	orrs	r3, r0
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 80029f2:	4610      	mov	r0, r2
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80029f4:	606b      	str	r3, [r5, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80029f6:	6825      	ldr	r5, [r4, #0]
 80029f8:	68eb      	ldr	r3, [r5, #12]
 80029fa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80029fe:	60eb      	str	r3, [r5, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002a00:	e9d4 3504 	ldrd	r3, r5, [r4, #16]
 8002a04:	432b      	orrs	r3, r5
 8002a06:	69a5      	ldr	r5, [r4, #24]
 8002a08:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8002a0c:	6825      	ldr	r5, [r4, #0]
 8002a0e:	60eb      	str	r3, [r5, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002a10:	e9d4 3507 	ldrd	r3, r5, [r4, #28]
 8002a14:	432b      	orrs	r3, r5
 8002a16:	6825      	ldr	r5, [r4, #0]
 8002a18:	602b      	str	r3, [r5, #0]
  __HAL_I2C_ENABLE(hi2c);
 8002a1a:	6825      	ldr	r5, [r4, #0]
 8002a1c:	682b      	ldr	r3, [r5, #0]
 8002a1e:	f043 0301 	orr.w	r3, r3, #1
 8002a22:	602b      	str	r3, [r5, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a24:	6462      	str	r2, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002a26:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a2a:	6322      	str	r2, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a2c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 8002a30:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002a32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a36:	606b      	str	r3, [r5, #4]
 8002a38:	6825      	ldr	r5, [r4, #0]
 8002a3a:	e7d5      	b.n	80029e8 <HAL_I2C_Init+0x54>
    hi2c->Lock = HAL_UNLOCKED;
 8002a3c:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8002a40:	f003 fcba 	bl	80063b8 <HAL_I2C_MspInit>
 8002a44:	e7b0      	b.n	80029a8 <HAL_I2C_Init+0x14>
    return HAL_ERROR;
 8002a46:	2001      	movs	r0, #1
}
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	02008000 	.word	0x02008000

08002a50 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a50:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002a54:	b2d2      	uxtb	r2, r2
 8002a56:	2a20      	cmp	r2, #32
 8002a58:	d126      	bne.n	8002aa8 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8002a5a:	4603      	mov	r3, r0
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a5c:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8002a60:	2801      	cmp	r0, #1
 8002a62:	d021      	beq.n	8002aa8 <HAL_I2CEx_ConfigAnalogFilter+0x58>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a64:	2024      	movs	r0, #36	; 0x24
{
 8002a66:	b470      	push	{r4, r5, r6}
    __HAL_LOCK(hi2c);
 8002a68:	2401      	movs	r4, #1

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a6a:	681e      	ldr	r6, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a6c:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a70:	2500      	movs	r5, #0
    __HAL_LOCK(hi2c);
 8002a72:	f883 4040 	strb.w	r4, [r3, #64]	; 0x40
    __HAL_I2C_DISABLE(hi2c);
 8002a76:	6834      	ldr	r4, [r6, #0]

    return HAL_OK;
 8002a78:	4628      	mov	r0, r5
    __HAL_I2C_DISABLE(hi2c);
 8002a7a:	f024 0401 	bic.w	r4, r4, #1
 8002a7e:	6034      	str	r4, [r6, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002a80:	681e      	ldr	r6, [r3, #0]
 8002a82:	6834      	ldr	r4, [r6, #0]
 8002a84:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8002a88:	6034      	str	r4, [r6, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8002a8a:	681e      	ldr	r6, [r3, #0]
 8002a8c:	6834      	ldr	r4, [r6, #0]
 8002a8e:	4321      	orrs	r1, r4
 8002a90:	6031      	str	r1, [r6, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002a92:	681c      	ldr	r4, [r3, #0]
 8002a94:	6821      	ldr	r1, [r4, #0]
 8002a96:	f041 0101 	orr.w	r1, r1, #1
 8002a9a:	6021      	str	r1, [r4, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002aa0:	f883 5040 	strb.w	r5, [r3, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002aa4:	bc70      	pop	{r4, r5, r6}
 8002aa6:	4770      	bx	lr
    return HAL_BUSY;
 8002aa8:	2002      	movs	r0, #2
}
 8002aaa:	4770      	bx	lr

08002aac <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002aac:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002ab0:	b2d2      	uxtb	r2, r2
 8002ab2:	2a20      	cmp	r2, #32
 8002ab4:	d124      	bne.n	8002b00 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8002ab6:	4603      	mov	r3, r0
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ab8:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8002abc:	2801      	cmp	r0, #1
 8002abe:	d01f      	beq.n	8002b00 <HAL_I2CEx_ConfigDigitalFilter+0x54>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ac0:	2024      	movs	r0, #36	; 0x24
{
 8002ac2:	b470      	push	{r4, r5, r6}
    __HAL_LOCK(hi2c);
 8002ac4:	2401      	movs	r4, #1

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ac6:	681e      	ldr	r6, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ac8:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002acc:	2500      	movs	r5, #0
    __HAL_LOCK(hi2c);
 8002ace:	f883 4040 	strb.w	r4, [r3, #64]	; 0x40
    __HAL_I2C_DISABLE(hi2c);
 8002ad2:	6834      	ldr	r4, [r6, #0]

    return HAL_OK;
 8002ad4:	4628      	mov	r0, r5
    __HAL_I2C_DISABLE(hi2c);
 8002ad6:	f024 0401 	bic.w	r4, r4, #1
 8002ada:	6034      	str	r4, [r6, #0]
    tmpreg = hi2c->Instance->CR1;
 8002adc:	681e      	ldr	r6, [r3, #0]
 8002ade:	6834      	ldr	r4, [r6, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8002ae0:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 8002ae4:	ea44 2101 	orr.w	r1, r4, r1, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 8002ae8:	6031      	str	r1, [r6, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002aea:	681c      	ldr	r4, [r3, #0]
 8002aec:	6821      	ldr	r1, [r4, #0]
 8002aee:	f041 0101 	orr.w	r1, r1, #1
 8002af2:	6021      	str	r1, [r4, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002af4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002af8:	f883 5040 	strb.w	r5, [r3, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002afc:	bc70      	pop	{r4, r5, r6}
 8002afe:	4770      	bx	lr
    return HAL_BUSY;
 8002b00:	2002      	movs	r0, #2
}
 8002b02:	4770      	bx	lr

08002b04 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002b04:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002b06:	4b11      	ldr	r3, [pc, #68]	; (8002b4c <HAL_PWREx_ConfigSupply+0x48>)
 8002b08:	68da      	ldr	r2, [r3, #12]
 8002b0a:	0752      	lsls	r2, r2, #29
 8002b0c:	d406      	bmi.n	8002b1c <HAL_PWREx_ConfigSupply+0x18>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002b14:	1a18      	subs	r0, r3, r0
 8002b16:	bf18      	it	ne
 8002b18:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8002b1a:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002b1c:	68da      	ldr	r2, [r3, #12]
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002b1e:	461c      	mov	r4, r3
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002b20:	f022 0207 	bic.w	r2, r2, #7
 8002b24:	4310      	orrs	r0, r2
 8002b26:	60d8      	str	r0, [r3, #12]
  tickstart = HAL_GetTick ();
 8002b28:	f7fd fc3a 	bl	80003a0 <HAL_GetTick>
 8002b2c:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002b2e:	e005      	b.n	8002b3c <HAL_PWREx_ConfigSupply+0x38>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002b30:	f7fd fc36 	bl	80003a0 <HAL_GetTick>
 8002b34:	1b40      	subs	r0, r0, r5
 8002b36:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002b3a:	d804      	bhi.n	8002b46 <HAL_PWREx_ConfigSupply+0x42>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002b3c:	6863      	ldr	r3, [r4, #4]
 8002b3e:	049b      	lsls	r3, r3, #18
 8002b40:	d5f6      	bpl.n	8002b30 <HAL_PWREx_ConfigSupply+0x2c>
  return HAL_OK;
 8002b42:	2000      	movs	r0, #0
}
 8002b44:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8002b46:	2001      	movs	r0, #1
}
 8002b48:	bd38      	pop	{r3, r4, r5, pc}
 8002b4a:	bf00      	nop
 8002b4c:	58024800 	.word	0x58024800

08002b50 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b50:	2800      	cmp	r0, #0
 8002b52:	f000 8195 	beq.w	8002e80 <HAL_RCC_OscConfig+0x330>
{
 8002b56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b58:	6803      	ldr	r3, [r0, #0]
 8002b5a:	4604      	mov	r4, r0
 8002b5c:	07d9      	lsls	r1, r3, #31
 8002b5e:	d52e      	bpl.n	8002bbe <HAL_RCC_OscConfig+0x6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b60:	49a7      	ldr	r1, [pc, #668]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002b62:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b64:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b66:	f002 0238 	and.w	r2, r2, #56	; 0x38
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002b6a:	2a10      	cmp	r2, #16
 8002b6c:	f000 810d 	beq.w	8002d8a <HAL_RCC_OscConfig+0x23a>
 8002b70:	2a18      	cmp	r2, #24
 8002b72:	f000 8105 	beq.w	8002d80 <HAL_RCC_OscConfig+0x230>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b76:	6863      	ldr	r3, [r4, #4]
 8002b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b7c:	f000 8130 	beq.w	8002de0 <HAL_RCC_OscConfig+0x290>
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f040 81a5 	bne.w	8002ed0 <HAL_RCC_OscConfig+0x380>
 8002b86:	4b9e      	ldr	r3, [pc, #632]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002b96:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b98:	6863      	ldr	r3, [r4, #4]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f000 8162 	beq.w	8002e64 <HAL_RCC_OscConfig+0x314>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba0:	f7fd fbfe 	bl	80003a0 <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ba4:	4d96      	ldr	r5, [pc, #600]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8002ba6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ba8:	e005      	b.n	8002bb6 <HAL_RCC_OscConfig+0x66>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002baa:	f7fd fbf9 	bl	80003a0 <HAL_GetTick>
 8002bae:	1b80      	subs	r0, r0, r6
 8002bb0:	2864      	cmp	r0, #100	; 0x64
 8002bb2:	f200 8155 	bhi.w	8002e60 <HAL_RCC_OscConfig+0x310>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002bb6:	682b      	ldr	r3, [r5, #0]
 8002bb8:	039f      	lsls	r7, r3, #14
 8002bba:	d5f6      	bpl.n	8002baa <HAL_RCC_OscConfig+0x5a>
 8002bbc:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bbe:	0799      	lsls	r1, r3, #30
 8002bc0:	f100 808e 	bmi.w	8002ce0 <HAL_RCC_OscConfig+0x190>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002bc4:	06d9      	lsls	r1, r3, #27
 8002bc6:	d534      	bpl.n	8002c32 <HAL_RCC_OscConfig+0xe2>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bc8:	4a8d      	ldr	r2, [pc, #564]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002bca:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002bcc:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bce:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002bd2:	2b08      	cmp	r3, #8
 8002bd4:	f000 80e9 	beq.w	8002daa <HAL_RCC_OscConfig+0x25a>
 8002bd8:	2b18      	cmp	r3, #24
 8002bda:	f000 80e1 	beq.w	8002da0 <HAL_RCC_OscConfig+0x250>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002bde:	69e3      	ldr	r3, [r4, #28]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f000 8183 	beq.w	8002eec <HAL_RCC_OscConfig+0x39c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002be6:	4b86      	ldr	r3, [pc, #536]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002be8:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002bea:	461d      	mov	r5, r3
        __HAL_RCC_CSI_ENABLE();
 8002bec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002bf0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002bf2:	f7fd fbd5 	bl	80003a0 <HAL_GetTick>
 8002bf6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002bf8:	e005      	b.n	8002c06 <HAL_RCC_OscConfig+0xb6>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002bfa:	f7fd fbd1 	bl	80003a0 <HAL_GetTick>
 8002bfe:	1b80      	subs	r0, r0, r6
 8002c00:	2802      	cmp	r0, #2
 8002c02:	f200 812d 	bhi.w	8002e60 <HAL_RCC_OscConfig+0x310>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c06:	682b      	ldr	r3, [r5, #0]
 8002c08:	05db      	lsls	r3, r3, #23
 8002c0a:	d5f6      	bpl.n	8002bfa <HAL_RCC_OscConfig+0xaa>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002c0c:	f7fd fbe0 	bl	80003d0 <HAL_GetREVID>
 8002c10:	f241 0303 	movw	r3, #4099	; 0x1003
 8002c14:	4298      	cmp	r0, r3
 8002c16:	f200 8257 	bhi.w	80030c8 <HAL_RCC_OscConfig+0x578>
 8002c1a:	6a22      	ldr	r2, [r4, #32]
 8002c1c:	686b      	ldr	r3, [r5, #4]
 8002c1e:	2a20      	cmp	r2, #32
 8002c20:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002c24:	bf0c      	ite	eq
 8002c26:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8002c2a:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8002c2e:	606b      	str	r3, [r5, #4]
 8002c30:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c32:	071d      	lsls	r5, r3, #28
 8002c34:	d517      	bpl.n	8002c66 <HAL_RCC_OscConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c36:	6963      	ldr	r3, [r4, #20]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	f000 8123 	beq.w	8002e84 <HAL_RCC_OscConfig+0x334>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c3e:	4b70      	ldr	r3, [pc, #448]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002c40:	6f5a      	ldr	r2, [r3, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c42:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 8002c44:	f042 0201 	orr.w	r2, r2, #1
 8002c48:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8002c4a:	f7fd fba9 	bl	80003a0 <HAL_GetTick>
 8002c4e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c50:	e005      	b.n	8002c5e <HAL_RCC_OscConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c52:	f7fd fba5 	bl	80003a0 <HAL_GetTick>
 8002c56:	1b80      	subs	r0, r0, r6
 8002c58:	2802      	cmp	r0, #2
 8002c5a:	f200 8101 	bhi.w	8002e60 <HAL_RCC_OscConfig+0x310>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c5e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002c60:	0798      	lsls	r0, r3, #30
 8002c62:	d5f6      	bpl.n	8002c52 <HAL_RCC_OscConfig+0x102>
 8002c64:	6823      	ldr	r3, [r4, #0]
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c66:	069a      	lsls	r2, r3, #26
 8002c68:	d517      	bpl.n	8002c9a <HAL_RCC_OscConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002c6a:	69a3      	ldr	r3, [r4, #24]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	f000 811c 	beq.w	8002eaa <HAL_RCC_OscConfig+0x35a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c72:	4b63      	ldr	r3, [pc, #396]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002c74:	681a      	ldr	r2, [r3, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c76:	461d      	mov	r5, r3
      __HAL_RCC_HSI48_ENABLE();
 8002c78:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002c7c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002c7e:	f7fd fb8f 	bl	80003a0 <HAL_GetTick>
 8002c82:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c84:	e005      	b.n	8002c92 <HAL_RCC_OscConfig+0x142>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002c86:	f7fd fb8b 	bl	80003a0 <HAL_GetTick>
 8002c8a:	1b80      	subs	r0, r0, r6
 8002c8c:	2802      	cmp	r0, #2
 8002c8e:	f200 80e7 	bhi.w	8002e60 <HAL_RCC_OscConfig+0x310>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c92:	682b      	ldr	r3, [r5, #0]
 8002c94:	049f      	lsls	r7, r3, #18
 8002c96:	d5f6      	bpl.n	8002c86 <HAL_RCC_OscConfig+0x136>
 8002c98:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c9a:	0759      	lsls	r1, r3, #29
 8002c9c:	f100 80a6 	bmi.w	8002dec <HAL_RCC_OscConfig+0x29c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ca0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002ca2:	b1d8      	cbz	r0, 8002cdc <HAL_RCC_OscConfig+0x18c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002ca4:	4b56      	ldr	r3, [pc, #344]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002ca6:	691a      	ldr	r2, [r3, #16]
 8002ca8:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8002cac:	2a18      	cmp	r2, #24
 8002cae:	f000 81cc 	beq.w	800304a <HAL_RCC_OscConfig+0x4fa>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cb2:	2802      	cmp	r0, #2
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cb4:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cb6:	f000 815e 	beq.w	8002f76 <HAL_RCC_OscConfig+0x426>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cba:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002cbe:	461c      	mov	r4, r3
        __HAL_RCC_PLL_DISABLE();
 8002cc0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002cc2:	f7fd fb6d 	bl	80003a0 <HAL_GetTick>
 8002cc6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002cc8:	e005      	b.n	8002cd6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cca:	f7fd fb69 	bl	80003a0 <HAL_GetTick>
 8002cce:	1b40      	subs	r0, r0, r5
 8002cd0:	2802      	cmp	r0, #2
 8002cd2:	f200 80c5 	bhi.w	8002e60 <HAL_RCC_OscConfig+0x310>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002cd6:	6823      	ldr	r3, [r4, #0]
 8002cd8:	019b      	lsls	r3, r3, #6
 8002cda:	d4f6      	bmi.n	8002cca <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8002cdc:	2000      	movs	r0, #0
}
 8002cde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ce0:	4a47      	ldr	r2, [pc, #284]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002ce2:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002ce4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002ce6:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8002cea:	d02f      	beq.n	8002d4c <HAL_RCC_OscConfig+0x1fc>
 8002cec:	2b18      	cmp	r3, #24
 8002cee:	d02b      	beq.n	8002d48 <HAL_RCC_OscConfig+0x1f8>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002cf0:	68e2      	ldr	r2, [r4, #12]
 8002cf2:	2a00      	cmp	r2, #0
 8002cf4:	f000 810e 	beq.w	8002f14 <HAL_RCC_OscConfig+0x3c4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002cf8:	4941      	ldr	r1, [pc, #260]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002cfa:	680b      	ldr	r3, [r1, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002cfc:	460d      	mov	r5, r1
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002cfe:	f023 0319 	bic.w	r3, r3, #25
 8002d02:	4313      	orrs	r3, r2
 8002d04:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8002d06:	f7fd fb4b 	bl	80003a0 <HAL_GetTick>
 8002d0a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d0c:	e005      	b.n	8002d1a <HAL_RCC_OscConfig+0x1ca>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d0e:	f7fd fb47 	bl	80003a0 <HAL_GetTick>
 8002d12:	1b80      	subs	r0, r0, r6
 8002d14:	2802      	cmp	r0, #2
 8002d16:	f200 80a3 	bhi.w	8002e60 <HAL_RCC_OscConfig+0x310>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d1a:	682b      	ldr	r3, [r5, #0]
 8002d1c:	075f      	lsls	r7, r3, #29
 8002d1e:	d5f6      	bpl.n	8002d0e <HAL_RCC_OscConfig+0x1be>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d20:	f7fd fb56 	bl	80003d0 <HAL_GetREVID>
 8002d24:	f241 0303 	movw	r3, #4099	; 0x1003
 8002d28:	4298      	cmp	r0, r3
 8002d2a:	f200 81d6 	bhi.w	80030da <HAL_RCC_OscConfig+0x58a>
 8002d2e:	6922      	ldr	r2, [r4, #16]
 8002d30:	686b      	ldr	r3, [r5, #4]
 8002d32:	2a40      	cmp	r2, #64	; 0x40
 8002d34:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002d38:	bf0c      	ite	eq
 8002d3a:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 8002d3e:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8002d42:	606b      	str	r3, [r5, #4]
 8002d44:	6823      	ldr	r3, [r4, #0]
 8002d46:	e73d      	b.n	8002bc4 <HAL_RCC_OscConfig+0x74>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002d48:	0792      	lsls	r2, r2, #30
 8002d4a:	d1d1      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x1a0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d4c:	4b2c      	ldr	r3, [pc, #176]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	075b      	lsls	r3, r3, #29
 8002d52:	d501      	bpl.n	8002d58 <HAL_RCC_OscConfig+0x208>
 8002d54:	68e3      	ldr	r3, [r4, #12]
 8002d56:	b30b      	cbz	r3, 8002d9c <HAL_RCC_OscConfig+0x24c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d58:	f7fd fb3a 	bl	80003d0 <HAL_GetREVID>
 8002d5c:	f241 0303 	movw	r3, #4099	; 0x1003
 8002d60:	4298      	cmp	r0, r3
 8002d62:	f200 80eb 	bhi.w	8002f3c <HAL_RCC_OscConfig+0x3ec>
 8002d66:	6922      	ldr	r2, [r4, #16]
 8002d68:	2a40      	cmp	r2, #64	; 0x40
 8002d6a:	f000 80fb 	beq.w	8002f64 <HAL_RCC_OscConfig+0x414>
 8002d6e:	4924      	ldr	r1, [pc, #144]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002d70:	684b      	ldr	r3, [r1, #4]
 8002d72:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002d76:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8002d7a:	604b      	str	r3, [r1, #4]
 8002d7c:	6823      	ldr	r3, [r4, #0]
 8002d7e:	e721      	b.n	8002bc4 <HAL_RCC_OscConfig+0x74>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002d80:	f001 0103 	and.w	r1, r1, #3
 8002d84:	2902      	cmp	r1, #2
 8002d86:	f47f aef6 	bne.w	8002b76 <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d8a:	4a1d      	ldr	r2, [pc, #116]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002d8c:	6812      	ldr	r2, [r2, #0]
 8002d8e:	0392      	lsls	r2, r2, #14
 8002d90:	f57f af15 	bpl.w	8002bbe <HAL_RCC_OscConfig+0x6e>
 8002d94:	6862      	ldr	r2, [r4, #4]
 8002d96:	2a00      	cmp	r2, #0
 8002d98:	f47f af11 	bne.w	8002bbe <HAL_RCC_OscConfig+0x6e>
        return HAL_ERROR;
 8002d9c:	2001      	movs	r0, #1
}
 8002d9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002da0:	f002 0203 	and.w	r2, r2, #3
 8002da4:	2a01      	cmp	r2, #1
 8002da6:	f47f af1a 	bne.w	8002bde <HAL_RCC_OscConfig+0x8e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002daa:	4b15      	ldr	r3, [pc, #84]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	05da      	lsls	r2, r3, #23
 8002db0:	d502      	bpl.n	8002db8 <HAL_RCC_OscConfig+0x268>
 8002db2:	69e3      	ldr	r3, [r4, #28]
 8002db4:	2b80      	cmp	r3, #128	; 0x80
 8002db6:	d1f1      	bne.n	8002d9c <HAL_RCC_OscConfig+0x24c>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002db8:	f7fd fb0a 	bl	80003d0 <HAL_GetREVID>
 8002dbc:	f241 0303 	movw	r3, #4099	; 0x1003
 8002dc0:	4298      	cmp	r0, r3
 8002dc2:	f200 80c5 	bhi.w	8002f50 <HAL_RCC_OscConfig+0x400>
 8002dc6:	6a22      	ldr	r2, [r4, #32]
 8002dc8:	2a20      	cmp	r2, #32
 8002dca:	f000 81a8 	beq.w	800311e <HAL_RCC_OscConfig+0x5ce>
 8002dce:	490c      	ldr	r1, [pc, #48]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002dd0:	684b      	ldr	r3, [r1, #4]
 8002dd2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002dd6:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8002dda:	604b      	str	r3, [r1, #4]
 8002ddc:	6823      	ldr	r3, [r4, #0]
 8002dde:	e728      	b.n	8002c32 <HAL_RCC_OscConfig+0xe2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002de0:	4a07      	ldr	r2, [pc, #28]	; (8002e00 <HAL_RCC_OscConfig+0x2b0>)
 8002de2:	6813      	ldr	r3, [r2, #0]
 8002de4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002de8:	6013      	str	r3, [r2, #0]
 8002dea:	e6d5      	b.n	8002b98 <HAL_RCC_OscConfig+0x48>
    PWR->CR1 |= PWR_CR1_DBP;
 8002dec:	4b05      	ldr	r3, [pc, #20]	; (8002e04 <HAL_RCC_OscConfig+0x2b4>)
 8002dee:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002df0:	461d      	mov	r5, r3
    PWR->CR1 |= PWR_CR1_DBP;
 8002df2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002df6:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002df8:	f7fd fad2 	bl	80003a0 <HAL_GetTick>
 8002dfc:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0x2c2>
 8002e00:	58024400 	.word	0x58024400
 8002e04:	58024800 	.word	0x58024800
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002e08:	f7fd faca 	bl	80003a0 <HAL_GetTick>
 8002e0c:	1b80      	subs	r0, r0, r6
 8002e0e:	2864      	cmp	r0, #100	; 0x64
 8002e10:	d826      	bhi.n	8002e60 <HAL_RCC_OscConfig+0x310>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e12:	682b      	ldr	r3, [r5, #0]
 8002e14:	05da      	lsls	r2, r3, #23
 8002e16:	d5f7      	bpl.n	8002e08 <HAL_RCC_OscConfig+0x2b8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e18:	68a3      	ldr	r3, [r4, #8]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	f000 816c 	beq.w	80030f8 <HAL_RCC_OscConfig+0x5a8>
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	f040 816f 	bne.w	8003104 <HAL_RCC_OscConfig+0x5b4>
 8002e26:	4bb1      	ldr	r3, [pc, #708]	; (80030ec <HAL_RCC_OscConfig+0x59c>)
 8002e28:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002e2a:	f022 0201 	bic.w	r2, r2, #1
 8002e2e:	671a      	str	r2, [r3, #112]	; 0x70
 8002e30:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002e32:	f022 0204 	bic.w	r2, r2, #4
 8002e36:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e38:	68a3      	ldr	r3, [r4, #8]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f000 8133 	beq.w	80030a6 <HAL_RCC_OscConfig+0x556>
      tickstart = HAL_GetTick();
 8002e40:	f7fd faae 	bl	80003a0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e44:	4da9      	ldr	r5, [pc, #676]	; (80030ec <HAL_RCC_OscConfig+0x59c>)
      tickstart = HAL_GetTick();
 8002e46:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e48:	f241 3688 	movw	r6, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e4c:	e004      	b.n	8002e58 <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e4e:	f7fd faa7 	bl	80003a0 <HAL_GetTick>
 8002e52:	1bc0      	subs	r0, r0, r7
 8002e54:	42b0      	cmp	r0, r6
 8002e56:	d803      	bhi.n	8002e60 <HAL_RCC_OscConfig+0x310>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e58:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e5a:	079b      	lsls	r3, r3, #30
 8002e5c:	d5f7      	bpl.n	8002e4e <HAL_RCC_OscConfig+0x2fe>
 8002e5e:	e71f      	b.n	8002ca0 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8002e60:	2003      	movs	r0, #3
}
 8002e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tickstart = HAL_GetTick();
 8002e64:	f7fd fa9c 	bl	80003a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e68:	4da0      	ldr	r5, [pc, #640]	; (80030ec <HAL_RCC_OscConfig+0x59c>)
        tickstart = HAL_GetTick();
 8002e6a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e6c:	e004      	b.n	8002e78 <HAL_RCC_OscConfig+0x328>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e6e:	f7fd fa97 	bl	80003a0 <HAL_GetTick>
 8002e72:	1b80      	subs	r0, r0, r6
 8002e74:	2864      	cmp	r0, #100	; 0x64
 8002e76:	d8f3      	bhi.n	8002e60 <HAL_RCC_OscConfig+0x310>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e78:	682b      	ldr	r3, [r5, #0]
 8002e7a:	0398      	lsls	r0, r3, #14
 8002e7c:	d4f7      	bmi.n	8002e6e <HAL_RCC_OscConfig+0x31e>
 8002e7e:	e69d      	b.n	8002bbc <HAL_RCC_OscConfig+0x6c>
    return HAL_ERROR;
 8002e80:	2001      	movs	r0, #1
}
 8002e82:	4770      	bx	lr
      __HAL_RCC_LSI_DISABLE();
 8002e84:	4b99      	ldr	r3, [pc, #612]	; (80030ec <HAL_RCC_OscConfig+0x59c>)
 8002e86:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e88:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 8002e8a:	f022 0201 	bic.w	r2, r2, #1
 8002e8e:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8002e90:	f7fd fa86 	bl	80003a0 <HAL_GetTick>
 8002e94:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e96:	e004      	b.n	8002ea2 <HAL_RCC_OscConfig+0x352>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e98:	f7fd fa82 	bl	80003a0 <HAL_GetTick>
 8002e9c:	1b80      	subs	r0, r0, r6
 8002e9e:	2802      	cmp	r0, #2
 8002ea0:	d8de      	bhi.n	8002e60 <HAL_RCC_OscConfig+0x310>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002ea2:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002ea4:	0799      	lsls	r1, r3, #30
 8002ea6:	d4f7      	bmi.n	8002e98 <HAL_RCC_OscConfig+0x348>
 8002ea8:	e6dc      	b.n	8002c64 <HAL_RCC_OscConfig+0x114>
      __HAL_RCC_HSI48_DISABLE();
 8002eaa:	4b90      	ldr	r3, [pc, #576]	; (80030ec <HAL_RCC_OscConfig+0x59c>)
 8002eac:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002eae:	461d      	mov	r5, r3
      __HAL_RCC_HSI48_DISABLE();
 8002eb0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002eb4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002eb6:	f7fd fa73 	bl	80003a0 <HAL_GetTick>
 8002eba:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ebc:	e004      	b.n	8002ec8 <HAL_RCC_OscConfig+0x378>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002ebe:	f7fd fa6f 	bl	80003a0 <HAL_GetTick>
 8002ec2:	1b80      	subs	r0, r0, r6
 8002ec4:	2802      	cmp	r0, #2
 8002ec6:	d8cb      	bhi.n	8002e60 <HAL_RCC_OscConfig+0x310>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ec8:	682b      	ldr	r3, [r5, #0]
 8002eca:	0498      	lsls	r0, r3, #18
 8002ecc:	d4f7      	bmi.n	8002ebe <HAL_RCC_OscConfig+0x36e>
 8002ece:	e6e3      	b.n	8002c98 <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ed0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ed4:	4b85      	ldr	r3, [pc, #532]	; (80030ec <HAL_RCC_OscConfig+0x59c>)
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	f47f ae57 	bne.w	8002b8a <HAL_RCC_OscConfig+0x3a>
 8002edc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002ee0:	601a      	str	r2, [r3, #0]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002ee8:	601a      	str	r2, [r3, #0]
 8002eea:	e655      	b.n	8002b98 <HAL_RCC_OscConfig+0x48>
        __HAL_RCC_CSI_DISABLE();
 8002eec:	4b7f      	ldr	r3, [pc, #508]	; (80030ec <HAL_RCC_OscConfig+0x59c>)
 8002eee:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002ef0:	461d      	mov	r5, r3
        __HAL_RCC_CSI_DISABLE();
 8002ef2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ef6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002ef8:	f7fd fa52 	bl	80003a0 <HAL_GetTick>
 8002efc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002efe:	e004      	b.n	8002f0a <HAL_RCC_OscConfig+0x3ba>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002f00:	f7fd fa4e 	bl	80003a0 <HAL_GetTick>
 8002f04:	1b80      	subs	r0, r0, r6
 8002f06:	2802      	cmp	r0, #2
 8002f08:	d8aa      	bhi.n	8002e60 <HAL_RCC_OscConfig+0x310>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002f0a:	682b      	ldr	r3, [r5, #0]
 8002f0c:	05df      	lsls	r7, r3, #23
 8002f0e:	d4f7      	bmi.n	8002f00 <HAL_RCC_OscConfig+0x3b0>
 8002f10:	6823      	ldr	r3, [r4, #0]
 8002f12:	e68e      	b.n	8002c32 <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_HSI_DISABLE();
 8002f14:	4b75      	ldr	r3, [pc, #468]	; (80030ec <HAL_RCC_OscConfig+0x59c>)
 8002f16:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f18:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 8002f1a:	f022 0201 	bic.w	r2, r2, #1
 8002f1e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002f20:	f7fd fa3e 	bl	80003a0 <HAL_GetTick>
 8002f24:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f26:	e004      	b.n	8002f32 <HAL_RCC_OscConfig+0x3e2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f28:	f7fd fa3a 	bl	80003a0 <HAL_GetTick>
 8002f2c:	1b80      	subs	r0, r0, r6
 8002f2e:	2802      	cmp	r0, #2
 8002f30:	d896      	bhi.n	8002e60 <HAL_RCC_OscConfig+0x310>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f32:	682b      	ldr	r3, [r5, #0]
 8002f34:	0758      	lsls	r0, r3, #29
 8002f36:	d4f7      	bmi.n	8002f28 <HAL_RCC_OscConfig+0x3d8>
 8002f38:	6823      	ldr	r3, [r4, #0]
 8002f3a:	e643      	b.n	8002bc4 <HAL_RCC_OscConfig+0x74>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f3c:	4a6b      	ldr	r2, [pc, #428]	; (80030ec <HAL_RCC_OscConfig+0x59c>)
 8002f3e:	6921      	ldr	r1, [r4, #16]
 8002f40:	6853      	ldr	r3, [r2, #4]
 8002f42:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002f46:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002f4a:	6053      	str	r3, [r2, #4]
 8002f4c:	6823      	ldr	r3, [r4, #0]
 8002f4e:	e639      	b.n	8002bc4 <HAL_RCC_OscConfig+0x74>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f50:	4a66      	ldr	r2, [pc, #408]	; (80030ec <HAL_RCC_OscConfig+0x59c>)
 8002f52:	6a21      	ldr	r1, [r4, #32]
 8002f54:	68d3      	ldr	r3, [r2, #12]
 8002f56:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8002f5a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002f5e:	60d3      	str	r3, [r2, #12]
 8002f60:	6823      	ldr	r3, [r4, #0]
 8002f62:	e666      	b.n	8002c32 <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f64:	4a61      	ldr	r2, [pc, #388]	; (80030ec <HAL_RCC_OscConfig+0x59c>)
 8002f66:	6853      	ldr	r3, [r2, #4]
 8002f68:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002f6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f70:	6053      	str	r3, [r2, #4]
 8002f72:	6823      	ldr	r3, [r4, #0]
 8002f74:	e626      	b.n	8002bc4 <HAL_RCC_OscConfig+0x74>
        __HAL_RCC_PLL_DISABLE();
 8002f76:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f7a:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 8002f7c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002f7e:	f7fd fa0f 	bl	80003a0 <HAL_GetTick>
 8002f82:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f84:	e005      	b.n	8002f92 <HAL_RCC_OscConfig+0x442>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f86:	f7fd fa0b 	bl	80003a0 <HAL_GetTick>
 8002f8a:	1b80      	subs	r0, r0, r6
 8002f8c:	2802      	cmp	r0, #2
 8002f8e:	f63f af67 	bhi.w	8002e60 <HAL_RCC_OscConfig+0x310>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f92:	682b      	ldr	r3, [r5, #0]
 8002f94:	0199      	lsls	r1, r3, #6
 8002f96:	d4f6      	bmi.n	8002f86 <HAL_RCC_OscConfig+0x436>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f98:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8002f9a:	4b55      	ldr	r3, [pc, #340]	; (80030f0 <HAL_RCC_OscConfig+0x5a0>)
 8002f9c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002fa2:	4954      	ldr	r1, [pc, #336]	; (80030f4 <HAL_RCC_OscConfig+0x5a4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fa4:	4303      	orrs	r3, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002fa6:	4e51      	ldr	r6, [pc, #324]	; (80030ec <HAL_RCC_OscConfig+0x59c>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fa8:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002fac:	62ab      	str	r3, [r5, #40]	; 0x28
 8002fae:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8002fb0:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8002fb4:	3f01      	subs	r7, #1
 8002fb6:	1e50      	subs	r0, r2, #1
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002fbc:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8002fc0:	025b      	lsls	r3, r3, #9
 8002fc2:	0400      	lsls	r0, r0, #16
 8002fc4:	3a01      	subs	r2, #1
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8002fcc:	0612      	lsls	r2, r2, #24
 8002fce:	4303      	orrs	r3, r0
 8002fd0:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8002fd4:	433b      	orrs	r3, r7
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8002fda:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002fdc:	f023 0301 	bic.w	r3, r3, #1
 8002fe0:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002fe2:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8002fe4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002fe6:	4011      	ands	r1, r2
 8002fe8:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8002fec:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002fee:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002ff0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002ff2:	f023 030c 	bic.w	r3, r3, #12
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002ffa:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002ffc:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002ffe:	f023 0302 	bic.w	r3, r3, #2
 8003002:	4313      	orrs	r3, r2
 8003004:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003006:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003008:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800300c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800300e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003010:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003014:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003016:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003018:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800301c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 800301e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003020:	f043 0301 	orr.w	r3, r3, #1
 8003024:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8003026:	682b      	ldr	r3, [r5, #0]
 8003028:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800302c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800302e:	f7fd f9b7 	bl	80003a0 <HAL_GetTick>
 8003032:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003034:	e005      	b.n	8003042 <HAL_RCC_OscConfig+0x4f2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003036:	f7fd f9b3 	bl	80003a0 <HAL_GetTick>
 800303a:	1b00      	subs	r0, r0, r4
 800303c:	2802      	cmp	r0, #2
 800303e:	f63f af0f 	bhi.w	8002e60 <HAL_RCC_OscConfig+0x310>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003042:	6833      	ldr	r3, [r6, #0]
 8003044:	019a      	lsls	r2, r3, #6
 8003046:	d5f6      	bpl.n	8003036 <HAL_RCC_OscConfig+0x4e6>
 8003048:	e648      	b.n	8002cdc <HAL_RCC_OscConfig+0x18c>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800304a:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800304c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800304e:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003050:	f43f ae45 	beq.w	8002cde <HAL_RCC_OscConfig+0x18e>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003054:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003058:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800305a:	428b      	cmp	r3, r1
 800305c:	f47f ae9e 	bne.w	8002d9c <HAL_RCC_OscConfig+0x24c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003060:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003064:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003066:	429a      	cmp	r2, r3
 8003068:	f47f ae98 	bne.w	8002d9c <HAL_RCC_OscConfig+0x24c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800306c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800306e:	f3c5 0208 	ubfx	r2, r5, #0, #9
 8003072:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003074:	429a      	cmp	r2, r3
 8003076:	f47f ae91 	bne.w	8002d9c <HAL_RCC_OscConfig+0x24c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800307a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800307c:	f3c5 2246 	ubfx	r2, r5, #9, #7
 8003080:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003082:	429a      	cmp	r2, r3
 8003084:	f47f ae8a 	bne.w	8002d9c <HAL_RCC_OscConfig+0x24c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003088:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800308a:	f3c5 4206 	ubfx	r2, r5, #16, #7
 800308e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003090:	429a      	cmp	r2, r3
 8003092:	f47f ae83 	bne.w	8002d9c <HAL_RCC_OscConfig+0x24c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003096:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003098:	f3c5 6506 	ubfx	r5, r5, #24, #7
 800309c:	3801      	subs	r0, #1
    return HAL_ERROR;
 800309e:	1a28      	subs	r0, r5, r0
 80030a0:	bf18      	it	ne
 80030a2:	2001      	movne	r0, #1
 80030a4:	e61b      	b.n	8002cde <HAL_RCC_OscConfig+0x18e>
      tickstart = HAL_GetTick();
 80030a6:	f7fd f97b 	bl	80003a0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80030aa:	4d10      	ldr	r5, [pc, #64]	; (80030ec <HAL_RCC_OscConfig+0x59c>)
      tickstart = HAL_GetTick();
 80030ac:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030ae:	f241 3688 	movw	r6, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80030b2:	e005      	b.n	80030c0 <HAL_RCC_OscConfig+0x570>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030b4:	f7fd f974 	bl	80003a0 <HAL_GetTick>
 80030b8:	1bc0      	subs	r0, r0, r7
 80030ba:	42b0      	cmp	r0, r6
 80030bc:	f63f aed0 	bhi.w	8002e60 <HAL_RCC_OscConfig+0x310>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80030c0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80030c2:	0798      	lsls	r0, r3, #30
 80030c4:	d4f6      	bmi.n	80030b4 <HAL_RCC_OscConfig+0x564>
 80030c6:	e5eb      	b.n	8002ca0 <HAL_RCC_OscConfig+0x150>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80030c8:	68eb      	ldr	r3, [r5, #12]
 80030ca:	6a22      	ldr	r2, [r4, #32]
 80030cc:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 80030d0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80030d4:	60eb      	str	r3, [r5, #12]
 80030d6:	6823      	ldr	r3, [r4, #0]
 80030d8:	e5ab      	b.n	8002c32 <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030da:	686b      	ldr	r3, [r5, #4]
 80030dc:	6922      	ldr	r2, [r4, #16]
 80030de:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80030e2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80030e6:	606b      	str	r3, [r5, #4]
 80030e8:	6823      	ldr	r3, [r4, #0]
 80030ea:	e56b      	b.n	8002bc4 <HAL_RCC_OscConfig+0x74>
 80030ec:	58024400 	.word	0x58024400
 80030f0:	fffffc0c 	.word	0xfffffc0c
 80030f4:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030f8:	4a0d      	ldr	r2, [pc, #52]	; (8003130 <HAL_RCC_OscConfig+0x5e0>)
 80030fa:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80030fc:	f043 0301 	orr.w	r3, r3, #1
 8003100:	6713      	str	r3, [r2, #112]	; 0x70
 8003102:	e699      	b.n	8002e38 <HAL_RCC_OscConfig+0x2e8>
 8003104:	2b05      	cmp	r3, #5
 8003106:	4b0a      	ldr	r3, [pc, #40]	; (8003130 <HAL_RCC_OscConfig+0x5e0>)
 8003108:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800310a:	f47f ae8e 	bne.w	8002e2a <HAL_RCC_OscConfig+0x2da>
 800310e:	f042 0204 	orr.w	r2, r2, #4
 8003112:	671a      	str	r2, [r3, #112]	; 0x70
 8003114:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003116:	f042 0201 	orr.w	r2, r2, #1
 800311a:	671a      	str	r2, [r3, #112]	; 0x70
 800311c:	e68c      	b.n	8002e38 <HAL_RCC_OscConfig+0x2e8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800311e:	4a04      	ldr	r2, [pc, #16]	; (8003130 <HAL_RCC_OscConfig+0x5e0>)
 8003120:	6853      	ldr	r3, [r2, #4]
 8003122:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003126:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800312a:	6053      	str	r3, [r2, #4]
 800312c:	6823      	ldr	r3, [r4, #0]
 800312e:	e580      	b.n	8002c32 <HAL_RCC_OscConfig+0xe2>
 8003130:	58024400 	.word	0x58024400

08003134 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003134:	4a3e      	ldr	r2, [pc, #248]	; (8003230 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003136:	6913      	ldr	r3, [r2, #16]
 8003138:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800313c:	2b10      	cmp	r3, #16
 800313e:	d04f      	beq.n	80031e0 <HAL_RCC_GetSysClockFreq+0xac>
 8003140:	2b18      	cmp	r3, #24
 8003142:	d00b      	beq.n	800315c <HAL_RCC_GetSysClockFreq+0x28>
 8003144:	b10b      	cbz	r3, 800314a <HAL_RCC_GetSysClockFreq+0x16>
      }

    break;

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003146:	483b      	ldr	r0, [pc, #236]	; (8003234 <HAL_RCC_GetSysClockFreq+0x100>)
 8003148:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800314a:	6813      	ldr	r3, [r2, #0]
 800314c:	0699      	lsls	r1, r3, #26
 800314e:	d549      	bpl.n	80031e4 <HAL_RCC_GetSysClockFreq+0xb0>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003150:	6813      	ldr	r3, [r2, #0]
 8003152:	4839      	ldr	r0, [pc, #228]	; (8003238 <HAL_RCC_GetSysClockFreq+0x104>)
 8003154:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8003158:	40d8      	lsrs	r0, r3
 800315a:	4770      	bx	lr
{
 800315c:	b410      	push	{r4}
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800315e:	6a91      	ldr	r1, [r2, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003160:	6a90      	ldr	r0, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003162:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003164:	f3c0 1005 	ubfx	r0, r0, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003168:	6b54      	ldr	r4, [r2, #52]	; 0x34

    if (pllm != 0U)
 800316a:	b3b0      	cbz	r0, 80031da <HAL_RCC_GetSysClockFreq+0xa6>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800316c:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003170:	f003 0301 	and.w	r3, r3, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003174:	f001 0103 	and.w	r1, r1, #3
 8003178:	ee07 0a90 	vmov	s15, r0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800317c:	fb03 f304 	mul.w	r3, r3, r4
    {
      switch (pllsource)
 8003180:	2901      	cmp	r1, #1
 8003182:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003186:	ee07 3a10 	vmov	s14, r3
 800318a:	eeba 7ae9 	vcvt.f32.s32	s14, s14, #13
      switch (pllsource)
 800318e:	d002      	beq.n	8003196 <HAL_RCC_GetSysClockFreq+0x62>
 8003190:	d32d      	bcc.n	80031ee <HAL_RCC_GetSysClockFreq+0xba>
 8003192:	2902      	cmp	r1, #2
 8003194:	d028      	beq.n	80031e8 <HAL_RCC_GetSysClockFreq+0xb4>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003196:	eddf 5a29 	vldr	s11, [pc, #164]	; 800323c <HAL_RCC_GetSysClockFreq+0x108>
 800319a:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800319e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80031a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031a4:	ee07 3a90 	vmov	s15, r3
 80031a8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80031ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031b0:	ee77 7a86 	vadd.f32	s15, s15, s12
 80031b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80031b8:	ee27 7a26 	vmul.f32	s14, s14, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80031bc:	4b1c      	ldr	r3, [pc, #112]	; (8003230 <HAL_RCC_GetSysClockFreq+0xfc>)
 80031be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80031c4:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80031c6:	ee07 3a90 	vmov	s15, r3
 80031ca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80031ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031d6:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 80031da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80031de:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 80031e0:	4817      	ldr	r0, [pc, #92]	; (8003240 <HAL_RCC_GetSysClockFreq+0x10c>)
 80031e2:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 80031e4:	4814      	ldr	r0, [pc, #80]	; (8003238 <HAL_RCC_GetSysClockFreq+0x104>)
}
 80031e6:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80031e8:	eddf 5a16 	vldr	s11, [pc, #88]	; 8003244 <HAL_RCC_GetSysClockFreq+0x110>
 80031ec:	e7d5      	b.n	800319a <HAL_RCC_GetSysClockFreq+0x66>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80031ee:	6813      	ldr	r3, [r2, #0]
 80031f0:	069b      	lsls	r3, r3, #26
 80031f2:	d51a      	bpl.n	800322a <HAL_RCC_GetSysClockFreq+0xf6>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80031f4:	6810      	ldr	r0, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80031f6:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80031fa:	490f      	ldr	r1, [pc, #60]	; (8003238 <HAL_RCC_GetSysClockFreq+0x104>)
 80031fc:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003200:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003202:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003204:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003208:	ee06 1a90 	vmov	s13, r1
 800320c:	eef8 5ae6 	vcvt.f32.s32	s11, s13
 8003210:	ee06 3a90 	vmov	s13, r3
 8003214:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
 8003218:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800321c:	ee76 7a05 	vadd.f32	s15, s12, s10
 8003220:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003224:	ee26 7a87 	vmul.f32	s14, s13, s14
 8003228:	e7c8      	b.n	80031bc <HAL_RCC_GetSysClockFreq+0x88>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800322a:	eddf 5a07 	vldr	s11, [pc, #28]	; 8003248 <HAL_RCC_GetSysClockFreq+0x114>
 800322e:	e7b4      	b.n	800319a <HAL_RCC_GetSysClockFreq+0x66>
 8003230:	58024400 	.word	0x58024400
 8003234:	003d0900 	.word	0x003d0900
 8003238:	03d09000 	.word	0x03d09000
 800323c:	4a742400 	.word	0x4a742400
 8003240:	017d7840 	.word	0x017d7840
 8003244:	4bbebc20 	.word	0x4bbebc20
 8003248:	4c742400 	.word	0x4c742400

0800324c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800324c:	b178      	cbz	r0, 800326e <HAL_RCC_ClockConfig+0x22>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800324e:	4a91      	ldr	r2, [pc, #580]	; (8003494 <HAL_RCC_ClockConfig+0x248>)
 8003250:	6813      	ldr	r3, [r2, #0]
 8003252:	f003 030f 	and.w	r3, r3, #15
 8003256:	428b      	cmp	r3, r1
 8003258:	d20b      	bcs.n	8003272 <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800325a:	6813      	ldr	r3, [r2, #0]
 800325c:	f023 030f 	bic.w	r3, r3, #15
 8003260:	430b      	orrs	r3, r1
 8003262:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003264:	6813      	ldr	r3, [r2, #0]
 8003266:	f003 030f 	and.w	r3, r3, #15
 800326a:	428b      	cmp	r3, r1
 800326c:	d001      	beq.n	8003272 <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 800326e:	2001      	movs	r0, #1
}
 8003270:	4770      	bx	lr
{
 8003272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003276:	6803      	ldr	r3, [r0, #0]
 8003278:	075f      	lsls	r7, r3, #29
 800327a:	d50c      	bpl.n	8003296 <HAL_RCC_ClockConfig+0x4a>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800327c:	4c86      	ldr	r4, [pc, #536]	; (8003498 <HAL_RCC_ClockConfig+0x24c>)
 800327e:	6905      	ldr	r5, [r0, #16]
 8003280:	69a2      	ldr	r2, [r4, #24]
 8003282:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8003286:	4295      	cmp	r5, r2
 8003288:	d905      	bls.n	8003296 <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800328a:	69a3      	ldr	r3, [r4, #24]
 800328c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003290:	432b      	orrs	r3, r5
 8003292:	61a3      	str	r3, [r4, #24]
 8003294:	6803      	ldr	r3, [r0, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003296:	071e      	lsls	r6, r3, #28
 8003298:	d50c      	bpl.n	80032b4 <HAL_RCC_ClockConfig+0x68>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800329a:	4c7f      	ldr	r4, [pc, #508]	; (8003498 <HAL_RCC_ClockConfig+0x24c>)
 800329c:	6945      	ldr	r5, [r0, #20]
 800329e:	69e2      	ldr	r2, [r4, #28]
 80032a0:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80032a4:	4295      	cmp	r5, r2
 80032a6:	d905      	bls.n	80032b4 <HAL_RCC_ClockConfig+0x68>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80032a8:	69e3      	ldr	r3, [r4, #28]
 80032aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032ae:	432b      	orrs	r3, r5
 80032b0:	61e3      	str	r3, [r4, #28]
 80032b2:	6803      	ldr	r3, [r0, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032b4:	06dd      	lsls	r5, r3, #27
 80032b6:	d50c      	bpl.n	80032d2 <HAL_RCC_ClockConfig+0x86>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80032b8:	4c77      	ldr	r4, [pc, #476]	; (8003498 <HAL_RCC_ClockConfig+0x24c>)
 80032ba:	6985      	ldr	r5, [r0, #24]
 80032bc:	69e2      	ldr	r2, [r4, #28]
 80032be:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80032c2:	4295      	cmp	r5, r2
 80032c4:	d905      	bls.n	80032d2 <HAL_RCC_ClockConfig+0x86>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80032c6:	69e3      	ldr	r3, [r4, #28]
 80032c8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80032cc:	432b      	orrs	r3, r5
 80032ce:	61e3      	str	r3, [r4, #28]
 80032d0:	6803      	ldr	r3, [r0, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80032d2:	069c      	lsls	r4, r3, #26
 80032d4:	d50c      	bpl.n	80032f0 <HAL_RCC_ClockConfig+0xa4>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80032d6:	4c70      	ldr	r4, [pc, #448]	; (8003498 <HAL_RCC_ClockConfig+0x24c>)
 80032d8:	69c5      	ldr	r5, [r0, #28]
 80032da:	6a22      	ldr	r2, [r4, #32]
 80032dc:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80032e0:	4295      	cmp	r5, r2
 80032e2:	d905      	bls.n	80032f0 <HAL_RCC_ClockConfig+0xa4>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80032e4:	6a23      	ldr	r3, [r4, #32]
 80032e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032ea:	432b      	orrs	r3, r5
 80032ec:	6223      	str	r3, [r4, #32]
 80032ee:	6803      	ldr	r3, [r0, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032f0:	079a      	lsls	r2, r3, #30
 80032f2:	4604      	mov	r4, r0
 80032f4:	460d      	mov	r5, r1
 80032f6:	d512      	bpl.n	800331e <HAL_RCC_ClockConfig+0xd2>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80032f8:	4867      	ldr	r0, [pc, #412]	; (8003498 <HAL_RCC_ClockConfig+0x24c>)
 80032fa:	68e1      	ldr	r1, [r4, #12]
 80032fc:	6982      	ldr	r2, [r0, #24]
 80032fe:	f002 020f 	and.w	r2, r2, #15
 8003302:	4291      	cmp	r1, r2
 8003304:	d93d      	bls.n	8003382 <HAL_RCC_ClockConfig+0x136>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003306:	6983      	ldr	r3, [r0, #24]
 8003308:	f023 030f 	bic.w	r3, r3, #15
 800330c:	4319      	orrs	r1, r3
 800330e:	6181      	str	r1, [r0, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003310:	6823      	ldr	r3, [r4, #0]
 8003312:	07df      	lsls	r7, r3, #31
 8003314:	d405      	bmi.n	8003322 <HAL_RCC_ClockConfig+0xd6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003316:	079f      	lsls	r7, r3, #30
 8003318:	d540      	bpl.n	800339c <HAL_RCC_ClockConfig+0x150>
 800331a:	68e1      	ldr	r1, [r4, #12]
 800331c:	e033      	b.n	8003386 <HAL_RCC_ClockConfig+0x13a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800331e:	07db      	lsls	r3, r3, #31
 8003320:	d53c      	bpl.n	800339c <HAL_RCC_ClockConfig+0x150>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003322:	4a5d      	ldr	r2, [pc, #372]	; (8003498 <HAL_RCC_ClockConfig+0x24c>)
 8003324:	68a1      	ldr	r1, [r4, #8]
 8003326:	6993      	ldr	r3, [r2, #24]
 8003328:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800332c:	430b      	orrs	r3, r1
 800332e:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003330:	6863      	ldr	r3, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003332:	6812      	ldr	r2, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003334:	2b02      	cmp	r3, #2
 8003336:	f000 809e 	beq.w	8003476 <HAL_RCC_ClockConfig+0x22a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800333a:	2b03      	cmp	r3, #3
 800333c:	f000 80a1 	beq.w	8003482 <HAL_RCC_ClockConfig+0x236>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003340:	2b01      	cmp	r3, #1
 8003342:	f000 80a2 	beq.w	800348a <HAL_RCC_ClockConfig+0x23e>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003346:	0752      	lsls	r2, r2, #29
 8003348:	d538      	bpl.n	80033bc <HAL_RCC_ClockConfig+0x170>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800334a:	4953      	ldr	r1, [pc, #332]	; (8003498 <HAL_RCC_ClockConfig+0x24c>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800334c:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003350:	690a      	ldr	r2, [r1, #16]
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003352:	460e      	mov	r6, r1
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003354:	f022 0207 	bic.w	r2, r2, #7
 8003358:	4313      	orrs	r3, r2
 800335a:	610b      	str	r3, [r1, #16]
      tickstart = HAL_GetTick();
 800335c:	f7fd f820 	bl	80003a0 <HAL_GetTick>
 8003360:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003362:	e005      	b.n	8003370 <HAL_RCC_ClockConfig+0x124>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003364:	f7fd f81c 	bl	80003a0 <HAL_GetTick>
 8003368:	1bc0      	subs	r0, r0, r7
 800336a:	4540      	cmp	r0, r8
 800336c:	f200 8087 	bhi.w	800347e <HAL_RCC_ClockConfig+0x232>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003370:	6933      	ldr	r3, [r6, #16]
 8003372:	6862      	ldr	r2, [r4, #4]
 8003374:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003378:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800337c:	d1f2      	bne.n	8003364 <HAL_RCC_ClockConfig+0x118>
 800337e:	6823      	ldr	r3, [r4, #0]
 8003380:	e7c9      	b.n	8003316 <HAL_RCC_ClockConfig+0xca>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003382:	07da      	lsls	r2, r3, #31
 8003384:	d4cd      	bmi.n	8003322 <HAL_RCC_ClockConfig+0xd6>
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003386:	4a44      	ldr	r2, [pc, #272]	; (8003498 <HAL_RCC_ClockConfig+0x24c>)
 8003388:	6993      	ldr	r3, [r2, #24]
 800338a:	f003 030f 	and.w	r3, r3, #15
 800338e:	428b      	cmp	r3, r1
 8003390:	d904      	bls.n	800339c <HAL_RCC_ClockConfig+0x150>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003392:	6993      	ldr	r3, [r2, #24]
 8003394:	f023 030f 	bic.w	r3, r3, #15
 8003398:	4319      	orrs	r1, r3
 800339a:	6191      	str	r1, [r2, #24]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800339c:	4a3d      	ldr	r2, [pc, #244]	; (8003494 <HAL_RCC_ClockConfig+0x248>)
 800339e:	6813      	ldr	r3, [r2, #0]
 80033a0:	f003 030f 	and.w	r3, r3, #15
 80033a4:	42ab      	cmp	r3, r5
 80033a6:	d90c      	bls.n	80033c2 <HAL_RCC_ClockConfig+0x176>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033a8:	6813      	ldr	r3, [r2, #0]
 80033aa:	f023 030f 	bic.w	r3, r3, #15
 80033ae:	432b      	orrs	r3, r5
 80033b0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033b2:	6813      	ldr	r3, [r2, #0]
 80033b4:	f003 030f 	and.w	r3, r3, #15
 80033b8:	42ab      	cmp	r3, r5
 80033ba:	d002      	beq.n	80033c2 <HAL_RCC_ClockConfig+0x176>
    return HAL_ERROR;
 80033bc:	2001      	movs	r0, #1
}
 80033be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80033c2:	6823      	ldr	r3, [r4, #0]
 80033c4:	075e      	lsls	r6, r3, #29
 80033c6:	d50c      	bpl.n	80033e2 <HAL_RCC_ClockConfig+0x196>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80033c8:	4933      	ldr	r1, [pc, #204]	; (8003498 <HAL_RCC_ClockConfig+0x24c>)
 80033ca:	6920      	ldr	r0, [r4, #16]
 80033cc:	698a      	ldr	r2, [r1, #24]
 80033ce:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80033d2:	4290      	cmp	r0, r2
 80033d4:	d205      	bcs.n	80033e2 <HAL_RCC_ClockConfig+0x196>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80033d6:	698b      	ldr	r3, [r1, #24]
 80033d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033dc:	4303      	orrs	r3, r0
 80033de:	618b      	str	r3, [r1, #24]
 80033e0:	6823      	ldr	r3, [r4, #0]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033e2:	071d      	lsls	r5, r3, #28
 80033e4:	d50c      	bpl.n	8003400 <HAL_RCC_ClockConfig+0x1b4>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80033e6:	492c      	ldr	r1, [pc, #176]	; (8003498 <HAL_RCC_ClockConfig+0x24c>)
 80033e8:	6960      	ldr	r0, [r4, #20]
 80033ea:	69ca      	ldr	r2, [r1, #28]
 80033ec:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80033f0:	4290      	cmp	r0, r2
 80033f2:	d205      	bcs.n	8003400 <HAL_RCC_ClockConfig+0x1b4>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80033f4:	69cb      	ldr	r3, [r1, #28]
 80033f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033fa:	4303      	orrs	r3, r0
 80033fc:	61cb      	str	r3, [r1, #28]
 80033fe:	6823      	ldr	r3, [r4, #0]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003400:	06d8      	lsls	r0, r3, #27
 8003402:	d50c      	bpl.n	800341e <HAL_RCC_ClockConfig+0x1d2>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003404:	4924      	ldr	r1, [pc, #144]	; (8003498 <HAL_RCC_ClockConfig+0x24c>)
 8003406:	69a0      	ldr	r0, [r4, #24]
 8003408:	69ca      	ldr	r2, [r1, #28]
 800340a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800340e:	4290      	cmp	r0, r2
 8003410:	d205      	bcs.n	800341e <HAL_RCC_ClockConfig+0x1d2>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003412:	69cb      	ldr	r3, [r1, #28]
 8003414:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003418:	4303      	orrs	r3, r0
 800341a:	61cb      	str	r3, [r1, #28]
 800341c:	6823      	ldr	r3, [r4, #0]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800341e:	0699      	lsls	r1, r3, #26
 8003420:	d50b      	bpl.n	800343a <HAL_RCC_ClockConfig+0x1ee>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003422:	4a1d      	ldr	r2, [pc, #116]	; (8003498 <HAL_RCC_ClockConfig+0x24c>)
 8003424:	69e1      	ldr	r1, [r4, #28]
 8003426:	6a13      	ldr	r3, [r2, #32]
 8003428:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800342c:	4299      	cmp	r1, r3
 800342e:	d204      	bcs.n	800343a <HAL_RCC_ClockConfig+0x1ee>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8003430:	6a13      	ldr	r3, [r2, #32]
 8003432:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003436:	430b      	orrs	r3, r1
 8003438:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800343a:	f7ff fe7b 	bl	8003134 <HAL_RCC_GetSysClockFreq>
 800343e:	4a16      	ldr	r2, [pc, #88]	; (8003498 <HAL_RCC_ClockConfig+0x24c>)
 8003440:	4916      	ldr	r1, [pc, #88]	; (800349c <HAL_RCC_ClockConfig+0x250>)
 8003442:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003444:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003446:	f3c3 2303 	ubfx	r3, r3, #8, #4
  halstatus = HAL_InitTick (uwTickPrio);
 800344a:	4d15      	ldr	r5, [pc, #84]	; (80034a0 <HAL_RCC_ClockConfig+0x254>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800344c:	f002 020f 	and.w	r2, r2, #15
 8003450:	4c14      	ldr	r4, [pc, #80]	; (80034a4 <HAL_RCC_ClockConfig+0x258>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003452:	5ccb      	ldrb	r3, [r1, r3]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003454:	5c8a      	ldrb	r2, [r1, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003456:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = common_system_clock;
 800345a:	4913      	ldr	r1, [pc, #76]	; (80034a8 <HAL_RCC_ClockConfig+0x25c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800345c:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003460:	fa20 f303 	lsr.w	r3, r0, r3
  halstatus = HAL_InitTick (uwTickPrio);
 8003464:	6828      	ldr	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003466:	fa23 f202 	lsr.w	r2, r3, r2
  SystemCoreClock = common_system_clock;
 800346a:	600b      	str	r3, [r1, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800346c:	6022      	str	r2, [r4, #0]
}
 800346e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 8003472:	f7fc bf31 	b.w	80002d8 <HAL_InitTick>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003476:	0396      	lsls	r6, r2, #14
 8003478:	f53f af67 	bmi.w	800334a <HAL_RCC_ClockConfig+0xfe>
 800347c:	e79e      	b.n	80033bc <HAL_RCC_ClockConfig+0x170>
            return HAL_TIMEOUT;
 800347e:	2003      	movs	r0, #3
 8003480:	e79d      	b.n	80033be <HAL_RCC_ClockConfig+0x172>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003482:	0190      	lsls	r0, r2, #6
 8003484:	f53f af61 	bmi.w	800334a <HAL_RCC_ClockConfig+0xfe>
 8003488:	e798      	b.n	80033bc <HAL_RCC_ClockConfig+0x170>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800348a:	05d1      	lsls	r1, r2, #23
 800348c:	f53f af5d 	bmi.w	800334a <HAL_RCC_ClockConfig+0xfe>
 8003490:	e794      	b.n	80033bc <HAL_RCC_ClockConfig+0x170>
 8003492:	bf00      	nop
 8003494:	52002000 	.word	0x52002000
 8003498:	58024400 	.word	0x58024400
 800349c:	08009188 	.word	0x08009188
 80034a0:	20000004 	.word	0x20000004
 80034a4:	20000060 	.word	0x20000060
 80034a8:	2000005c 	.word	0x2000005c

080034ac <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80034ac:	4a49      	ldr	r2, [pc, #292]	; (80035d4 <HAL_RCC_GetHCLKFreq+0x128>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034ae:	b430      	push	{r4, r5}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80034b0:	6913      	ldr	r3, [r2, #16]
 80034b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80034b6:	2b10      	cmp	r3, #16
 80034b8:	d064      	beq.n	8003584 <HAL_RCC_GetHCLKFreq+0xd8>
 80034ba:	2b18      	cmp	r3, #24
 80034bc:	d022      	beq.n	8003504 <HAL_RCC_GetHCLKFreq+0x58>
 80034be:	b1bb      	cbz	r3, 80034f0 <HAL_RCC_GetHCLKFreq+0x44>
    sysclockfreq = CSI_VALUE;
 80034c0:	4b45      	ldr	r3, [pc, #276]	; (80035d8 <HAL_RCC_GetHCLKFreq+0x12c>)
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80034c2:	4944      	ldr	r1, [pc, #272]	; (80035d4 <HAL_RCC_GetHCLKFreq+0x128>)
 80034c4:	4845      	ldr	r0, [pc, #276]	; (80035dc <HAL_RCC_GetHCLKFreq+0x130>)
 80034c6:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80034c8:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80034ca:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80034ce:	4c44      	ldr	r4, [pc, #272]	; (80035e0 <HAL_RCC_GetHCLKFreq+0x134>)
 80034d0:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80034d4:	4d43      	ldr	r5, [pc, #268]	; (80035e4 <HAL_RCC_GetHCLKFreq+0x138>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80034d6:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80034d8:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80034da:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80034de:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80034e2:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80034e4:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 80034e8:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80034ea:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 80034ec:	bc30      	pop	{r4, r5}
 80034ee:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034f0:	6813      	ldr	r3, [r2, #0]
 80034f2:	0699      	lsls	r1, r3, #26
 80034f4:	d548      	bpl.n	8003588 <HAL_RCC_GetHCLKFreq+0xdc>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80034f6:	6813      	ldr	r3, [r2, #0]
 80034f8:	4a3b      	ldr	r2, [pc, #236]	; (80035e8 <HAL_RCC_GetHCLKFreq+0x13c>)
 80034fa:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80034fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003502:	e7de      	b.n	80034c2 <HAL_RCC_GetHCLKFreq+0x16>
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003504:	6a90      	ldr	r0, [r2, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003506:	6a93      	ldr	r3, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003508:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800350a:	f3c3 1305 	ubfx	r3, r3, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800350e:	6b54      	ldr	r4, [r2, #52]	; 0x34
    if (pllm != 0U)
 8003510:	2b00      	cmp	r3, #0
 8003512:	d0d6      	beq.n	80034c2 <HAL_RCC_GetHCLKFreq+0x16>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003514:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003518:	f001 0101 	and.w	r1, r1, #1
 800351c:	ee07 3a90 	vmov	s15, r3
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003520:	f000 0003 	and.w	r0, r0, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003524:	fb01 f304 	mul.w	r3, r1, r4
 8003528:	eef8 6ae7 	vcvt.f32.s32	s13, s15
      switch (pllsource)
 800352c:	2801      	cmp	r0, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800352e:	ee07 3a90 	vmov	s15, r3
 8003532:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
      switch (pllsource)
 8003536:	d002      	beq.n	800353e <HAL_RCC_GetHCLKFreq+0x92>
 8003538:	d32b      	bcc.n	8003592 <HAL_RCC_GetHCLKFreq+0xe6>
 800353a:	2802      	cmp	r0, #2
 800353c:	d026      	beq.n	800358c <HAL_RCC_GetHCLKFreq+0xe0>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800353e:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80035ec <HAL_RCC_GetHCLKFreq+0x140>
 8003542:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8003546:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003548:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800354c:	ee07 3a10 	vmov	s14, r3
 8003550:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8003554:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003558:	ee37 7a25 	vadd.f32	s14, s14, s11
 800355c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003560:	ee67 7a86 	vmul.f32	s15, s15, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003564:	4b1b      	ldr	r3, [pc, #108]	; (80035d4 <HAL_RCC_GetHCLKFreq+0x128>)
 8003566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003568:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800356c:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800356e:	ee07 3a10 	vmov	s14, r3
 8003572:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003576:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800357a:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 800357e:	ee17 3a90 	vmov	r3, s15
 8003582:	e79e      	b.n	80034c2 <HAL_RCC_GetHCLKFreq+0x16>
    sysclockfreq = HSE_VALUE;
 8003584:	4b1a      	ldr	r3, [pc, #104]	; (80035f0 <HAL_RCC_GetHCLKFreq+0x144>)
 8003586:	e79c      	b.n	80034c2 <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003588:	4b17      	ldr	r3, [pc, #92]	; (80035e8 <HAL_RCC_GetHCLKFreq+0x13c>)
 800358a:	e79a      	b.n	80034c2 <HAL_RCC_GetHCLKFreq+0x16>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800358c:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80035f4 <HAL_RCC_GetHCLKFreq+0x148>
 8003590:	e7d7      	b.n	8003542 <HAL_RCC_GetHCLKFreq+0x96>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003592:	6813      	ldr	r3, [r2, #0]
 8003594:	069b      	lsls	r3, r3, #26
 8003596:	d51a      	bpl.n	80035ce <HAL_RCC_GetHCLKFreq+0x122>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003598:	6810      	ldr	r0, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800359a:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800359e:	4912      	ldr	r1, [pc, #72]	; (80035e8 <HAL_RCC_GetHCLKFreq+0x13c>)
 80035a0:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80035a4:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80035a6:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80035a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035ac:	ee07 1a10 	vmov	s14, r1
 80035b0:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 80035b4:	ee07 3a10 	vmov	s14, r3
 80035b8:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 80035bc:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 80035c0:	ee76 6a05 	vadd.f32	s13, s12, s10
 80035c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035cc:	e7ca      	b.n	8003564 <HAL_RCC_GetHCLKFreq+0xb8>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80035ce:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80035f8 <HAL_RCC_GetHCLKFreq+0x14c>
 80035d2:	e7b6      	b.n	8003542 <HAL_RCC_GetHCLKFreq+0x96>
 80035d4:	58024400 	.word	0x58024400
 80035d8:	003d0900 	.word	0x003d0900
 80035dc:	08009188 	.word	0x08009188
 80035e0:	20000060 	.word	0x20000060
 80035e4:	2000005c 	.word	0x2000005c
 80035e8:	03d09000 	.word	0x03d09000
 80035ec:	4a742400 	.word	0x4a742400
 80035f0:	017d7840 	.word	0x017d7840
 80035f4:	4bbebc20 	.word	0x4bbebc20
 80035f8:	4c742400 	.word	0x4c742400

080035fc <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80035fc:	4a3b      	ldr	r2, [pc, #236]	; (80036ec <RCCEx_PLL2_Config+0xf0>)
{
 80035fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003600:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8003602:	f003 0303 	and.w	r3, r3, #3
 8003606:	2b03      	cmp	r3, #3
 8003608:	d067      	beq.n	80036da <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800360a:	6813      	ldr	r3, [r2, #0]
 800360c:	460f      	mov	r7, r1
 800360e:	4605      	mov	r5, r0

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003610:	4614      	mov	r4, r2
    __HAL_RCC_PLL2_DISABLE();
 8003612:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003616:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003618:	f7fc fec2 	bl	80003a0 <HAL_GetTick>
 800361c:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800361e:	e004      	b.n	800362a <RCCEx_PLL2_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003620:	f7fc febe 	bl	80003a0 <HAL_GetTick>
 8003624:	1b80      	subs	r0, r0, r6
 8003626:	2802      	cmp	r0, #2
 8003628:	d859      	bhi.n	80036de <RCCEx_PLL2_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800362a:	6823      	ldr	r3, [r4, #0]
 800362c:	011a      	lsls	r2, r3, #4
 800362e:	d4f7      	bmi.n	8003620 <RCCEx_PLL2_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003630:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003632:	682a      	ldr	r2, [r5, #0]
 8003634:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003638:	492d      	ldr	r1, [pc, #180]	; (80036f0 <RCCEx_PLL2_Config+0xf4>)
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800363a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800363e:	62a3      	str	r3, [r4, #40]	; 0x28
 8003640:	686e      	ldr	r6, [r5, #4]
 8003642:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 8003646:	3e01      	subs	r6, #1
 8003648:	1e50      	subs	r0, r2, #1
 800364a:	3b01      	subs	r3, #1
 800364c:	692a      	ldr	r2, [r5, #16]
 800364e:	f3c6 0608 	ubfx	r6, r6, #0, #9
 8003652:	025b      	lsls	r3, r3, #9
 8003654:	0400      	lsls	r0, r0, #16
 8003656:	3a01      	subs	r2, #1
 8003658:	b29b      	uxth	r3, r3
 800365a:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 800365e:	0612      	lsls	r2, r2, #24
 8003660:	4303      	orrs	r3, r0
 8003662:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8003666:	4333      	orrs	r3, r6
 8003668:	4313      	orrs	r3, r2
 800366a:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800366c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800366e:	696a      	ldr	r2, [r5, #20]
 8003670:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003674:	4313      	orrs	r3, r2
 8003676:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003678:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800367a:	69aa      	ldr	r2, [r5, #24]
 800367c:	f023 0320 	bic.w	r3, r3, #32
 8003680:	4313      	orrs	r3, r2
 8003682:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003684:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003686:	f023 0310 	bic.w	r3, r3, #16
 800368a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800368c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800368e:	69eb      	ldr	r3, [r5, #28]
 8003690:	4011      	ands	r1, r2
 8003692:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8003696:	63e1      	str	r1, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003698:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800369a:	f043 0310 	orr.w	r3, r3, #16
 800369e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80036a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80036a2:	b1f7      	cbz	r7, 80036e2 <RCCEx_PLL2_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80036a4:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80036a6:	bf0c      	ite	eq
 80036a8:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80036ac:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 80036b0:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80036b2:	4b0e      	ldr	r3, [pc, #56]	; (80036ec <RCCEx_PLL2_Config+0xf0>)
 80036b4:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80036b6:	461c      	mov	r4, r3
    __HAL_RCC_PLL2_ENABLE();
 80036b8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80036bc:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80036be:	f7fc fe6f 	bl	80003a0 <HAL_GetTick>
 80036c2:	4605      	mov	r5, r0
 80036c4:	e004      	b.n	80036d0 <RCCEx_PLL2_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80036c6:	f7fc fe6b 	bl	80003a0 <HAL_GetTick>
 80036ca:	1b40      	subs	r0, r0, r5
 80036cc:	2802      	cmp	r0, #2
 80036ce:	d806      	bhi.n	80036de <RCCEx_PLL2_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80036d0:	6823      	ldr	r3, [r4, #0]
 80036d2:	011b      	lsls	r3, r3, #4
 80036d4:	d5f7      	bpl.n	80036c6 <RCCEx_PLL2_Config+0xca>
    }

  }


  return status;
 80036d6:	2000      	movs	r0, #0
}
 80036d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80036da:	2001      	movs	r0, #1
}
 80036dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80036de:	2003      	movs	r0, #3
}
 80036e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80036e2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80036e6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80036e8:	e7e3      	b.n	80036b2 <RCCEx_PLL2_Config+0xb6>
 80036ea:	bf00      	nop
 80036ec:	58024400 	.word	0x58024400
 80036f0:	ffff0007 	.word	0xffff0007

080036f4 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80036f4:	4a3b      	ldr	r2, [pc, #236]	; (80037e4 <RCCEx_PLL3_Config+0xf0>)
{
 80036f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80036f8:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80036fa:	f003 0303 	and.w	r3, r3, #3
 80036fe:	2b03      	cmp	r3, #3
 8003700:	d067      	beq.n	80037d2 <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003702:	6813      	ldr	r3, [r2, #0]
 8003704:	460f      	mov	r7, r1
 8003706:	4605      	mov	r5, r0

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003708:	4614      	mov	r4, r2
    __HAL_RCC_PLL3_DISABLE();
 800370a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800370e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003710:	f7fc fe46 	bl	80003a0 <HAL_GetTick>
 8003714:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003716:	e004      	b.n	8003722 <RCCEx_PLL3_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003718:	f7fc fe42 	bl	80003a0 <HAL_GetTick>
 800371c:	1b80      	subs	r0, r0, r6
 800371e:	2802      	cmp	r0, #2
 8003720:	d859      	bhi.n	80037d6 <RCCEx_PLL3_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003722:	6823      	ldr	r3, [r4, #0]
 8003724:	009a      	lsls	r2, r3, #2
 8003726:	d4f7      	bmi.n	8003718 <RCCEx_PLL3_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003728:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800372a:	682a      	ldr	r2, [r5, #0]
 800372c:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003730:	492d      	ldr	r1, [pc, #180]	; (80037e8 <RCCEx_PLL3_Config+0xf4>)
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003732:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8003736:	62a3      	str	r3, [r4, #40]	; 0x28
 8003738:	686e      	ldr	r6, [r5, #4]
 800373a:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 800373e:	3e01      	subs	r6, #1
 8003740:	1e50      	subs	r0, r2, #1
 8003742:	3b01      	subs	r3, #1
 8003744:	692a      	ldr	r2, [r5, #16]
 8003746:	f3c6 0608 	ubfx	r6, r6, #0, #9
 800374a:	025b      	lsls	r3, r3, #9
 800374c:	0400      	lsls	r0, r0, #16
 800374e:	3a01      	subs	r2, #1
 8003750:	b29b      	uxth	r3, r3
 8003752:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8003756:	0612      	lsls	r2, r2, #24
 8003758:	4303      	orrs	r3, r0
 800375a:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800375e:	4333      	orrs	r3, r6
 8003760:	4313      	orrs	r3, r2
 8003762:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003764:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003766:	696a      	ldr	r2, [r5, #20]
 8003768:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800376c:	4313      	orrs	r3, r2
 800376e:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003770:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003772:	69aa      	ldr	r2, [r5, #24]
 8003774:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003778:	4313      	orrs	r3, r2
 800377a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800377c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800377e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003782:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003784:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003786:	69eb      	ldr	r3, [r5, #28]
 8003788:	4011      	ands	r1, r2
 800378a:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800378e:	6461      	str	r1, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003790:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003792:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003796:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003798:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 800379a:	b1f7      	cbz	r7, 80037da <RCCEx_PLL3_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800379c:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800379e:	bf0c      	ite	eq
 80037a0:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80037a4:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 80037a8:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80037aa:	4b0e      	ldr	r3, [pc, #56]	; (80037e4 <RCCEx_PLL3_Config+0xf0>)
 80037ac:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80037ae:	461c      	mov	r4, r3
    __HAL_RCC_PLL3_ENABLE();
 80037b0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80037b4:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80037b6:	f7fc fdf3 	bl	80003a0 <HAL_GetTick>
 80037ba:	4605      	mov	r5, r0
 80037bc:	e004      	b.n	80037c8 <RCCEx_PLL3_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80037be:	f7fc fdef 	bl	80003a0 <HAL_GetTick>
 80037c2:	1b40      	subs	r0, r0, r5
 80037c4:	2802      	cmp	r0, #2
 80037c6:	d806      	bhi.n	80037d6 <RCCEx_PLL3_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80037c8:	6823      	ldr	r3, [r4, #0]
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	d5f7      	bpl.n	80037be <RCCEx_PLL3_Config+0xca>
    }

  }


  return status;
 80037ce:	2000      	movs	r0, #0
}
 80037d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80037d2:	2001      	movs	r0, #1
}
 80037d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80037d6:	2003      	movs	r0, #3
}
 80037d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80037da:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80037de:	62e3      	str	r3, [r4, #44]	; 0x2c
 80037e0:	e7e3      	b.n	80037aa <RCCEx_PLL3_Config+0xb6>
 80037e2:	bf00      	nop
 80037e4:	58024400 	.word	0x58024400
 80037e8:	ffff0007 	.word	0xffff0007

080037ec <HAL_RCCEx_PeriphCLKConfig>:
{
 80037ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80037f0:	6803      	ldr	r3, [r0, #0]
{
 80037f2:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80037f4:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 80037f8:	d016      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80037fa:	6e42      	ldr	r2, [r0, #100]	; 0x64
 80037fc:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8003800:	f000 8450 	beq.w	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8003804:	f240 851a 	bls.w	800423c <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8003808:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800380c:	f000 848a 	beq.w	8004124 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8003810:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8003814:	f040 8538 	bne.w	8004288 <HAL_RCCEx_PeriphCLKConfig+0xa9c>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003818:	499d      	ldr	r1, [pc, #628]	; (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800381a:	2600      	movs	r6, #0
 800381c:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 800381e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003822:	431a      	orrs	r2, r3
 8003824:	650a      	str	r2, [r1, #80]	; 0x50
 8003826:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003828:	05dd      	lsls	r5, r3, #23
 800382a:	d50a      	bpl.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->Sai1ClockSelection)
 800382c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800382e:	2a04      	cmp	r2, #4
 8003830:	d806      	bhi.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8003832:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003836:	03eb      	.short	0x03eb
 8003838:	03da03f2 	.word	0x03da03f2
 800383c:	03a703a7 	.word	0x03a703a7
      ret = HAL_ERROR;
 8003840:	2601      	movs	r6, #1
 8003842:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003844:	0598      	lsls	r0, r3, #22
 8003846:	d515      	bpl.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x88>
    switch(PeriphClkInit->Sai23ClockSelection)
 8003848:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800384a:	2a80      	cmp	r2, #128	; 0x80
 800384c:	f000 8449 	beq.w	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8003850:	f200 84dd 	bhi.w	800420e <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8003854:	2a00      	cmp	r2, #0
 8003856:	f000 8457 	beq.w	8004108 <HAL_RCCEx_PeriphCLKConfig+0x91c>
 800385a:	2a40      	cmp	r2, #64	; 0x40
 800385c:	f040 84de 	bne.w	800421c <HAL_RCCEx_PeriphCLKConfig+0xa30>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003860:	2100      	movs	r1, #0
 8003862:	1d20      	adds	r0, r4, #4
 8003864:	f7ff feca 	bl	80035fc <RCCEx_PLL2_Config>
 8003868:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800386a:	2d00      	cmp	r5, #0
 800386c:	f000 8442 	beq.w	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x908>
 8003870:	6823      	ldr	r3, [r4, #0]
 8003872:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003874:	0559      	lsls	r1, r3, #21
 8003876:	d518      	bpl.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0xbe>
    switch(PeriphClkInit->Sai4AClockSelection)
 8003878:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 800387c:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8003880:	f000 841b 	beq.w	80040ba <HAL_RCCEx_PeriphCLKConfig+0x8ce>
 8003884:	f200 84ef 	bhi.w	8004266 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8003888:	2a00      	cmp	r2, #0
 800388a:	f000 8451 	beq.w	8004130 <HAL_RCCEx_PeriphCLKConfig+0x944>
 800388e:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8003892:	f040 84f0 	bne.w	8004276 <HAL_RCCEx_PeriphCLKConfig+0xa8a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003896:	2100      	movs	r1, #0
 8003898:	1d20      	adds	r0, r4, #4
 800389a:	f7ff feaf 	bl	80035fc <RCCEx_PLL2_Config>
 800389e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80038a0:	2d00      	cmp	r5, #0
 80038a2:	f000 8413 	beq.w	80040cc <HAL_RCCEx_PeriphCLKConfig+0x8e0>
 80038a6:	6823      	ldr	r3, [r4, #0]
 80038a8:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80038aa:	051a      	lsls	r2, r3, #20
 80038ac:	d518      	bpl.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    switch(PeriphClkInit->Sai4BClockSelection)
 80038ae:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 80038b2:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 80038b6:	f000 83ce 	beq.w	8004056 <HAL_RCCEx_PeriphCLKConfig+0x86a>
 80038ba:	f200 84c8 	bhi.w	800424e <HAL_RCCEx_PeriphCLKConfig+0xa62>
 80038be:	2a00      	cmp	r2, #0
 80038c0:	f000 8429 	beq.w	8004116 <HAL_RCCEx_PeriphCLKConfig+0x92a>
 80038c4:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 80038c8:	f040 84c9 	bne.w	800425e <HAL_RCCEx_PeriphCLKConfig+0xa72>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80038cc:	2100      	movs	r1, #0
 80038ce:	1d20      	adds	r0, r4, #4
 80038d0:	f7ff fe94 	bl	80035fc <RCCEx_PLL2_Config>
 80038d4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80038d6:	2d00      	cmp	r5, #0
 80038d8:	f000 83c6 	beq.w	8004068 <HAL_RCCEx_PeriphCLKConfig+0x87c>
 80038dc:	6823      	ldr	r3, [r4, #0]
 80038de:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80038e0:	019f      	lsls	r7, r3, #6
 80038e2:	d50d      	bpl.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x114>
    switch(PeriphClkInit->QspiClockSelection)
 80038e4:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80038e6:	2a10      	cmp	r2, #16
 80038e8:	f000 8338 	beq.w	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x770>
 80038ec:	f240 84c7 	bls.w	800427e <HAL_RCCEx_PeriphCLKConfig+0xa92>
 80038f0:	2a20      	cmp	r2, #32
 80038f2:	f000 836a 	beq.w	8003fca <HAL_RCCEx_PeriphCLKConfig+0x7de>
 80038f6:	2a30      	cmp	r2, #48	; 0x30
 80038f8:	f000 8335 	beq.w	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x77a>
      ret = HAL_ERROR;
 80038fc:	2601      	movs	r6, #1
 80038fe:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003900:	04d8      	lsls	r0, r3, #19
 8003902:	d517      	bpl.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x148>
    switch(PeriphClkInit->Spi123ClockSelection)
 8003904:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003906:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800390a:	f000 83b9 	beq.w	8004080 <HAL_RCCEx_PeriphCLKConfig+0x894>
 800390e:	f200 8489 	bhi.w	8004224 <HAL_RCCEx_PeriphCLKConfig+0xa38>
 8003912:	2a00      	cmp	r2, #0
 8003914:	f000 8413 	beq.w	800413e <HAL_RCCEx_PeriphCLKConfig+0x952>
 8003918:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800391c:	f040 848a 	bne.w	8004234 <HAL_RCCEx_PeriphCLKConfig+0xa48>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003920:	2100      	movs	r1, #0
 8003922:	1d20      	adds	r0, r4, #4
 8003924:	f7ff fe6a 	bl	80035fc <RCCEx_PLL2_Config>
 8003928:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800392a:	2d00      	cmp	r5, #0
 800392c:	f000 83b1 	beq.w	8004092 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8003930:	6823      	ldr	r3, [r4, #0]
 8003932:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003934:	0499      	lsls	r1, r3, #18
 8003936:	d51b      	bpl.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x184>
    switch(PeriphClkInit->Spi45ClockSelection)
 8003938:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800393a:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 800393e:	f000 8331 	beq.w	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8003942:	f200 8454 	bhi.w	80041ee <HAL_RCCEx_PeriphCLKConfig+0xa02>
 8003946:	b142      	cbz	r2, 800395a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003948:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800394c:	f040 845b 	bne.w	8004206 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003950:	2101      	movs	r1, #1
 8003952:	1d20      	adds	r0, r4, #4
 8003954:	f7ff fe52 	bl	80035fc <RCCEx_PLL2_Config>
 8003958:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800395a:	2d00      	cmp	r5, #0
 800395c:	f040 8288 	bne.w	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x684>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003960:	4a4b      	ldr	r2, [pc, #300]	; (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8003962:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8003964:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003966:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 800396a:	430b      	orrs	r3, r1
 800396c:	6513      	str	r3, [r2, #80]	; 0x50
 800396e:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003970:	045a      	lsls	r2, r3, #17
 8003972:	d51d      	bpl.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    switch(PeriphClkInit->Spi6ClockSelection)
 8003974:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 8003978:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800397c:	f000 82e4 	beq.w	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8003980:	f200 83f9 	bhi.w	8004176 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8003984:	b142      	cbz	r2, 8003998 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8003986:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800398a:	f040 8400 	bne.w	800418e <HAL_RCCEx_PeriphCLKConfig+0x9a2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800398e:	2101      	movs	r1, #1
 8003990:	1d20      	adds	r0, r4, #4
 8003992:	f7ff fe33 	bl	80035fc <RCCEx_PLL2_Config>
 8003996:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003998:	2d00      	cmp	r5, #0
 800399a:	f040 8266 	bne.w	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x67e>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800399e:	4a3c      	ldr	r2, [pc, #240]	; (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80039a0:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 80039a4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80039a6:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 80039aa:	430b      	orrs	r3, r1
 80039ac:	6593      	str	r3, [r2, #88]	; 0x58
 80039ae:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80039b0:	041f      	lsls	r7, r3, #16
 80039b2:	d50d      	bpl.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch(PeriphClkInit->FdcanClockSelection)
 80039b4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80039b6:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80039ba:	f000 82fd 	beq.w	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 80039be:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80039c2:	f000 8202 	beq.w	8003dca <HAL_RCCEx_PeriphCLKConfig+0x5de>
 80039c6:	2a00      	cmp	r2, #0
 80039c8:	f000 8204 	beq.w	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
      ret = HAL_ERROR;
 80039cc:	2601      	movs	r6, #1
 80039ce:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80039d0:	01d8      	lsls	r0, r3, #7
 80039d2:	d50a      	bpl.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    switch(PeriphClkInit->FmcClockSelection)
 80039d4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80039d6:	2a03      	cmp	r2, #3
 80039d8:	d805      	bhi.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80039da:	e8df f012 	tbh	[pc, r2, lsl #1]
 80039de:	018c      	.short	0x018c
 80039e0:	01870276 	.word	0x01870276
 80039e4:	018c      	.short	0x018c
      ret = HAL_ERROR;
 80039e6:	2601      	movs	r6, #1
 80039e8:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80039ea:	0259      	lsls	r1, r3, #9
 80039ec:	f100 8191 	bmi.w	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x526>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80039f0:	07df      	lsls	r7, r3, #31
 80039f2:	d52f      	bpl.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x268>
    switch(PeriphClkInit->Usart16ClockSelection)
 80039f4:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80039f6:	2a28      	cmp	r2, #40	; 0x28
 80039f8:	d82a      	bhi.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80039fa:	e8df f012 	tbh	[pc, r2, lsl #1]
 80039fe:	01db      	.short	0x01db
 8003a00:	00290029 	.word	0x00290029
 8003a04:	00290029 	.word	0x00290029
 8003a08:	00290029 	.word	0x00290029
 8003a0c:	02810029 	.word	0x02810029
 8003a10:	00290029 	.word	0x00290029
 8003a14:	00290029 	.word	0x00290029
 8003a18:	00290029 	.word	0x00290029
 8003a1c:	01d50029 	.word	0x01d50029
 8003a20:	00290029 	.word	0x00290029
 8003a24:	00290029 	.word	0x00290029
 8003a28:	00290029 	.word	0x00290029
 8003a2c:	01db0029 	.word	0x01db0029
 8003a30:	00290029 	.word	0x00290029
 8003a34:	00290029 	.word	0x00290029
 8003a38:	00290029 	.word	0x00290029
 8003a3c:	01db0029 	.word	0x01db0029
 8003a40:	00290029 	.word	0x00290029
 8003a44:	00290029 	.word	0x00290029
 8003a48:	00290029 	.word	0x00290029
 8003a4c:	01db0029 	.word	0x01db0029
      ret = HAL_ERROR;
 8003a50:	2601      	movs	r6, #1
 8003a52:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003a54:	0798      	lsls	r0, r3, #30
 8003a56:	d50c      	bpl.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x286>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003a58:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8003a5a:	2a05      	cmp	r2, #5
 8003a5c:	d807      	bhi.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x282>
 8003a5e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003a62:	0139      	.short	0x0139
 8003a64:	01330246 	.word	0x01330246
 8003a68:	01390139 	.word	0x01390139
 8003a6c:	0139      	.short	0x0139
      ret = HAL_ERROR;
 8003a6e:	2601      	movs	r6, #1
 8003a70:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a72:	0759      	lsls	r1, r3, #29
 8003a74:	d510      	bpl.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003a76:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8003a7a:	2a05      	cmp	r2, #5
 8003a7c:	d80a      	bhi.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003a7e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003a82:	0116      	.short	0x0116
 8003a84:	0110022d 	.word	0x0110022d
 8003a88:	01160116 	.word	0x01160116
 8003a8c:	0116      	.short	0x0116
 8003a8e:	bf00      	nop
 8003a90:	58024400 	.word	0x58024400
      ret = HAL_ERROR;
 8003a94:	2601      	movs	r6, #1
 8003a96:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003a98:	069a      	lsls	r2, r3, #26
 8003a9a:	d51d      	bpl.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003a9c:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8003aa0:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8003aa4:	f000 8264 	beq.w	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x784>
 8003aa8:	f200 8383 	bhi.w	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x9c6>
 8003aac:	b142      	cbz	r2, 8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8003aae:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8003ab2:	f040 838a 	bne.w	80041ca <HAL_RCCEx_PeriphCLKConfig+0x9de>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003ab6:	2100      	movs	r1, #0
 8003ab8:	1d20      	adds	r0, r4, #4
 8003aba:	f7ff fd9f 	bl	80035fc <RCCEx_PLL2_Config>
 8003abe:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003ac0:	2d00      	cmp	r5, #0
 8003ac2:	f040 81cf 	bne.w	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x678>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ac6:	4ab6      	ldr	r2, [pc, #728]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003ac8:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8003acc:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003ace:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8003ad2:	430b      	orrs	r3, r1
 8003ad4:	6553      	str	r3, [r2, #84]	; 0x54
 8003ad6:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003ad8:	065f      	lsls	r7, r3, #25
 8003ada:	d51d      	bpl.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003adc:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 8003ae0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8003ae4:	f000 8254 	beq.w	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
 8003ae8:	f200 8372 	bhi.w	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
 8003aec:	b142      	cbz	r2, 8003b00 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8003aee:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003af2:	f040 8379 	bne.w	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003af6:	2100      	movs	r1, #0
 8003af8:	1d20      	adds	r0, r4, #4
 8003afa:	f7ff fd7f 	bl	80035fc <RCCEx_PLL2_Config>
 8003afe:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003b00:	2d00      	cmp	r5, #0
 8003b02:	f040 81bb 	bne.w	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x690>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b06:	4aa6      	ldr	r2, [pc, #664]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b08:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8003b0c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003b0e:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8003b12:	430b      	orrs	r3, r1
 8003b14:	6593      	str	r3, [r2, #88]	; 0x58
 8003b16:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003b18:	0618      	lsls	r0, r3, #24
 8003b1a:	d51d      	bpl.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003b1c:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 8003b20:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8003b24:	f000 8206 	beq.w	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8003b28:	f200 8334 	bhi.w	8004194 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 8003b2c:	b142      	cbz	r2, 8003b40 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003b2e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8003b32:	f040 833b 	bne.w	80041ac <HAL_RCCEx_PeriphCLKConfig+0x9c0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003b36:	2100      	movs	r1, #0
 8003b38:	1d20      	adds	r0, r4, #4
 8003b3a:	f7ff fd5f 	bl	80035fc <RCCEx_PLL2_Config>
 8003b3e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003b40:	2d00      	cmp	r5, #0
 8003b42:	f040 819e 	bne.w	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x696>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003b46:	4a96      	ldr	r2, [pc, #600]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b48:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 8003b4c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003b4e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8003b52:	430b      	orrs	r3, r1
 8003b54:	6593      	str	r3, [r2, #88]	; 0x58
 8003b56:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003b58:	0719      	lsls	r1, r3, #28
 8003b5a:	d50c      	bpl.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003b5c:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8003b60:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003b64:	f000 825f 	beq.w	8004026 <HAL_RCCEx_PeriphCLKConfig+0x83a>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003b68:	498d      	ldr	r1, [pc, #564]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b6a:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8003b6c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003b70:	4313      	orrs	r3, r2
 8003b72:	654b      	str	r3, [r1, #84]	; 0x54
 8003b74:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003b76:	06da      	lsls	r2, r3, #27
 8003b78:	d50c      	bpl.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003b7a:	f8d4 2094 	ldr.w	r2, [r4, #148]	; 0x94
 8003b7e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8003b82:	f000 825c 	beq.w	800403e <HAL_RCCEx_PeriphCLKConfig+0x852>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003b86:	4986      	ldr	r1, [pc, #536]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b88:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 8003b8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	658b      	str	r3, [r1, #88]	; 0x58
 8003b92:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b94:	031f      	lsls	r7, r3, #12
 8003b96:	d50e      	bpl.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    switch(PeriphClkInit->AdcClockSelection)
 8003b98:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8003b9c:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8003ba0:	f000 8123 	beq.w	8003dea <HAL_RCCEx_PeriphCLKConfig+0x5fe>
 8003ba4:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8003ba8:	f000 8125 	beq.w	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
 8003bac:	2900      	cmp	r1, #0
 8003bae:	f000 82cd 	beq.w	800414c <HAL_RCCEx_PeriphCLKConfig+0x960>
      ret = HAL_ERROR;
 8003bb2:	2601      	movs	r6, #1
 8003bb4:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003bb6:	0358      	lsls	r0, r3, #13
 8003bb8:	d50f      	bpl.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    switch(PeriphClkInit->UsbClockSelection)
 8003bba:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8003bbe:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8003bc2:	f000 8124 	beq.w	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x622>
 8003bc6:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8003bca:	f000 8126 	beq.w	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x62e>
 8003bce:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8003bd2:	f000 82c3 	beq.w	800415c <HAL_RCCEx_PeriphCLKConfig+0x970>
      ret = HAL_ERROR;
 8003bd6:	2601      	movs	r6, #1
 8003bd8:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003bda:	03d9      	lsls	r1, r3, #15
 8003bdc:	d511      	bpl.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x416>
    switch(PeriphClkInit->SdmmcClockSelection)
 8003bde:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8003be0:	2a00      	cmp	r2, #0
 8003be2:	f000 8161 	beq.w	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8003be6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003bea:	f040 8150 	bne.w	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003bee:	2102      	movs	r1, #2
 8003bf0:	1d20      	adds	r0, r4, #4
 8003bf2:	f7ff fd03 	bl	80035fc <RCCEx_PLL2_Config>
 8003bf6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003bf8:	2d00      	cmp	r5, #0
 8003bfa:	f000 815d 	beq.w	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 8003bfe:	6823      	ldr	r3, [r4, #0]
 8003c00:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003c02:	009a      	lsls	r2, r3, #2
 8003c04:	f100 8114 	bmi.w	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x644>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003c08:	039f      	lsls	r7, r3, #14
 8003c0a:	d439      	bmi.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003c0c:	1c30      	adds	r0, r6, #0
 8003c0e:	bf18      	it	ne
 8003c10:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003c12:	02de      	lsls	r6, r3, #11
 8003c14:	d507      	bpl.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003c16:	4a62      	ldr	r2, [pc, #392]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003c18:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8003c1a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003c1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003c20:	430b      	orrs	r3, r1
 8003c22:	6513      	str	r3, [r2, #80]	; 0x50
 8003c24:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003c26:	00dd      	lsls	r5, r3, #3
 8003c28:	d508      	bpl.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x450>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003c2a:	4a5d      	ldr	r2, [pc, #372]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003c2c:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 8003c30:	6913      	ldr	r3, [r2, #16]
 8003c32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c36:	430b      	orrs	r3, r1
 8003c38:	6113      	str	r3, [r2, #16]
 8003c3a:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c3c:	0299      	lsls	r1, r3, #10
 8003c3e:	d507      	bpl.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x464>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c40:	4a57      	ldr	r2, [pc, #348]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003c42:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8003c44:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003c46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c4a:	430b      	orrs	r3, r1
 8003c4c:	6513      	str	r3, [r2, #80]	; 0x50
 8003c4e:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003c50:	005a      	lsls	r2, r3, #1
 8003c52:	d50a      	bpl.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x47e>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c54:	4b52      	ldr	r3, [pc, #328]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003c56:	691a      	ldr	r2, [r3, #16]
 8003c58:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c5c:	611a      	str	r2, [r3, #16]
 8003c5e:	691a      	ldr	r2, [r3, #16]
 8003c60:	f8d4 10b8 	ldr.w	r1, [r4, #184]	; 0xb8
 8003c64:	430a      	orrs	r2, r1
 8003c66:	611a      	str	r2, [r3, #16]
 8003c68:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	da06      	bge.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x490>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003c6e:	4a4c      	ldr	r2, [pc, #304]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003c70:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003c72:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003c74:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8003c78:	430b      	orrs	r3, r1
 8003c7a:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8003c7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->RngClockSelection)
 8003c80:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8003c82:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8003c86:	f000 8105 	beq.w	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
 8003c8a:	f240 8142 	bls.w	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x726>
 8003c8e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8003c92:	f000 8104 	beq.w	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8003c96:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8003c9a:	f000 8100 	beq.w	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8003c9e:	2001      	movs	r0, #1
 8003ca0:	e7b7      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x426>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003ca2:	2101      	movs	r1, #1
 8003ca4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003ca8:	f7ff fd24 	bl	80036f4 <RCCEx_PLL3_Config>
 8003cac:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003cae:	2d00      	cmp	r5, #0
 8003cb0:	f040 80d5 	bne.w	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x672>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003cb4:	4a3a      	ldr	r2, [pc, #232]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003cb6:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8003cba:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003cbc:	f023 0307 	bic.w	r3, r3, #7
 8003cc0:	430b      	orrs	r3, r1
 8003cc2:	6593      	str	r3, [r2, #88]	; 0x58
 8003cc4:	6823      	ldr	r3, [r4, #0]
 8003cc6:	e6e7      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003cc8:	2101      	movs	r1, #1
 8003cca:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003cce:	f7ff fd11 	bl	80036f4 <RCCEx_PLL3_Config>
 8003cd2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003cd4:	2d00      	cmp	r5, #0
 8003cd6:	f040 80bf 	bne.w	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003cda:	4a31      	ldr	r2, [pc, #196]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003cdc:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8003cde:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003ce0:	f023 0307 	bic.w	r3, r3, #7
 8003ce4:	430b      	orrs	r3, r1
 8003ce6:	6553      	str	r3, [r2, #84]	; 0x54
 8003ce8:	6823      	ldr	r3, [r4, #0]
 8003cea:	e6c2      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x286>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003cec:	2102      	movs	r1, #2
 8003cee:	1d20      	adds	r0, r4, #4
 8003cf0:	f7ff fc84 	bl	80035fc <RCCEx_PLL2_Config>
 8003cf4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003cf6:	2d00      	cmp	r5, #0
 8003cf8:	f040 80ab 	bne.w	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x666>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003cfc:	4a28      	ldr	r2, [pc, #160]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003cfe:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8003d00:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003d02:	f023 0303 	bic.w	r3, r3, #3
 8003d06:	430b      	orrs	r3, r1
 8003d08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d0a:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d0c:	0259      	lsls	r1, r3, #9
 8003d0e:	f57f ae6f 	bpl.w	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x204>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d12:	4b24      	ldr	r3, [pc, #144]	; (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>)
 8003d14:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d16:	461f      	mov	r7, r3
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d1c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003d1e:	f7fc fb3f 	bl	80003a0 <HAL_GetTick>
 8003d22:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d24:	e006      	b.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x548>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d26:	f7fc fb3b 	bl	80003a0 <HAL_GetTick>
 8003d2a:	eba0 0008 	sub.w	r0, r0, r8
 8003d2e:	2864      	cmp	r0, #100	; 0x64
 8003d30:	f200 821d 	bhi.w	800416e <HAL_RCCEx_PeriphCLKConfig+0x982>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	05da      	lsls	r2, r3, #23
 8003d38:	d5f5      	bpl.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x53a>
    if(ret == HAL_OK)
 8003d3a:	2d00      	cmp	r5, #0
 8003d3c:	f040 82c5 	bne.w	80042ca <HAL_RCCEx_PeriphCLKConfig+0xade>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003d40:	4b17      	ldr	r3, [pc, #92]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003d42:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8003d46:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8003d48:	4051      	eors	r1, r2
 8003d4a:	f411 7f40 	tst.w	r1, #768	; 0x300
 8003d4e:	d00d      	beq.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x580>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d50:	6f1a      	ldr	r2, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d52:	6f19      	ldr	r1, [r3, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d54:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d58:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8003d5c:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d5e:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8003d60:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8003d64:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8003d66:	671a      	str	r2, [r3, #112]	; 0x70
 8003d68:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003d6c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8003d70:	f000 828d 	beq.w	800428e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d74:	f402 7340 	and.w	r3, r2, #768	; 0x300
 8003d78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d7c:	f000 829b 	beq.w	80042b6 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8003d80:	4a07      	ldr	r2, [pc, #28]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003d82:	6913      	ldr	r3, [r2, #16]
 8003d84:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003d88:	6113      	str	r3, [r2, #16]
 8003d8a:	4a05      	ldr	r2, [pc, #20]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003d8c:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8003d90:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8003d92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d96:	430b      	orrs	r3, r1
 8003d98:	6713      	str	r3, [r2, #112]	; 0x70
 8003d9a:	6823      	ldr	r3, [r4, #0]
 8003d9c:	e628      	b.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8003d9e:	bf00      	nop
 8003da0:	58024400 	.word	0x58024400
 8003da4:	58024800 	.word	0x58024800
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003da8:	2101      	movs	r1, #1
 8003daa:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003dae:	f7ff fca1 	bl	80036f4 <RCCEx_PLL3_Config>
 8003db2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003db4:	2d00      	cmp	r5, #0
 8003db6:	d149      	bne.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x660>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003db8:	4ab0      	ldr	r2, [pc, #704]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8003dba:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8003dbc:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003dbe:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8003dc2:	430b      	orrs	r3, r1
 8003dc4:	6553      	str	r3, [r2, #84]	; 0x54
 8003dc6:	6823      	ldr	r3, [r4, #0]
 8003dc8:	e644      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x268>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003dca:	2101      	movs	r1, #1
 8003dcc:	1d20      	adds	r0, r4, #4
 8003dce:	f7ff fc15 	bl	80035fc <RCCEx_PLL2_Config>
 8003dd2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003dd4:	2d00      	cmp	r5, #0
 8003dd6:	d14e      	bne.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x68a>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003dd8:	4aa8      	ldr	r2, [pc, #672]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8003dda:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8003ddc:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003dde:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8003de2:	430b      	orrs	r3, r1
 8003de4:	6513      	str	r3, [r2, #80]	; 0x50
 8003de6:	6823      	ldr	r3, [r4, #0]
 8003de8:	e5f2      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003dea:	2102      	movs	r1, #2
 8003dec:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003df0:	f7ff fc80 	bl	80036f4 <RCCEx_PLL3_Config>
 8003df4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003df6:	2d00      	cmp	r5, #0
 8003df8:	d146      	bne.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x69c>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003dfa:	4aa0      	ldr	r2, [pc, #640]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8003dfc:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8003e00:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003e02:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003e06:	430b      	orrs	r3, r1
 8003e08:	6593      	str	r3, [r2, #88]	; 0x58
 8003e0a:	6823      	ldr	r3, [r4, #0]
 8003e0c:	e6d3      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003e0e:	2101      	movs	r1, #1
 8003e10:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003e14:	f7ff fc6e 	bl	80036f4 <RCCEx_PLL3_Config>
 8003e18:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003e1a:	b9a5      	cbnz	r5, 8003e46 <HAL_RCCEx_PeriphCLKConfig+0x65a>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e1c:	4a97      	ldr	r2, [pc, #604]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8003e1e:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8003e22:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003e24:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003e28:	430b      	orrs	r3, r1
 8003e2a:	6553      	str	r3, [r2, #84]	; 0x54
 8003e2c:	6823      	ldr	r3, [r4, #0]
 8003e2e:	e6d4      	b.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8003e30:	2102      	movs	r1, #2
 8003e32:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003e36:	f7ff fc5d 	bl	80036f4 <RCCEx_PLL3_Config>
 8003e3a:	6823      	ldr	r3, [r4, #0]
 8003e3c:	2800      	cmp	r0, #0
 8003e3e:	f43f aee3 	beq.w	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      status=HAL_ERROR;
 8003e42:	2601      	movs	r6, #1
 8003e44:	e6e0      	b.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8003e46:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003e48:	462e      	mov	r6, r5
 8003e4a:	e6c6      	b.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x3ee>
 8003e4c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003e4e:	462e      	mov	r6, r5
 8003e50:	e600      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x268>
 8003e52:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003e54:	462e      	mov	r6, r5
 8003e56:	e5c8      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8003e58:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003e5a:	462e      	mov	r6, r5
 8003e5c:	e609      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003e5e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003e60:	462e      	mov	r6, r5
 8003e62:	e619      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8003e64:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003e66:	462e      	mov	r6, r5
 8003e68:	e636      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
 8003e6a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003e6c:	462e      	mov	r6, r5
 8003e6e:	e59f      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 8003e70:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003e72:	462e      	mov	r6, r5
 8003e74:	e57c      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x184>
 8003e76:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003e78:	462e      	mov	r6, r5
 8003e7a:	e5a9      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8003e7c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003e7e:	462e      	mov	r6, r5
 8003e80:	e64a      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 8003e82:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003e84:	462e      	mov	r6, r5
 8003e86:	e667      	b.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8003e88:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003e8a:	462e      	mov	r6, r5
 8003e8c:	e693      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
      ret = HAL_ERROR;
 8003e8e:	2601      	movs	r6, #1
 8003e90:	4635      	mov	r5, r6
 8003e92:	e6b6      	b.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x416>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e94:	4a79      	ldr	r2, [pc, #484]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8003e96:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003e98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e9c:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8003e9e:	2d00      	cmp	r5, #0
 8003ea0:	d03c      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x730>
 8003ea2:	6823      	ldr	r3, [r4, #0]
 8003ea4:	2001      	movs	r0, #1
 8003ea6:	e6b4      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x426>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ea8:	4a74      	ldr	r2, [pc, #464]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8003eaa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003eac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003eb0:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8003eb2:	2d00      	cmp	r5, #0
 8003eb4:	f47f aea3 	bne.w	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x412>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003eb8:	4a70      	ldr	r2, [pc, #448]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8003eba:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8003ebc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003ebe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ec2:	430b      	orrs	r3, r1
 8003ec4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ec6:	6823      	ldr	r3, [r4, #0]
 8003ec8:	e69b      	b.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x416>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003eca:	4a6c      	ldr	r2, [pc, #432]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8003ecc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003ece:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ed2:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8003ed4:	2d00      	cmp	r5, #0
 8003ed6:	f43f af11 	beq.w	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x510>
 8003eda:	e7ba      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x666>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003edc:	2101      	movs	r1, #1
 8003ede:	1d20      	adds	r0, r4, #4
 8003ee0:	f7ff fb8c 	bl	80035fc <RCCEx_PLL2_Config>
 8003ee4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003ee6:	2d00      	cmp	r5, #0
 8003ee8:	f43f aee4 	beq.w	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
 8003eec:	e7b7      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x672>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003eee:	2101      	movs	r1, #1
 8003ef0:	1d20      	adds	r0, r4, #4
 8003ef2:	f7ff fb83 	bl	80035fc <RCCEx_PLL2_Config>
 8003ef6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003ef8:	2d00      	cmp	r5, #0
 8003efa:	f43f aeee 	beq.w	8003cda <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8003efe:	e7ab      	b.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003f00:	2101      	movs	r1, #1
 8003f02:	1d20      	adds	r0, r4, #4
 8003f04:	f7ff fb7a 	bl	80035fc <RCCEx_PLL2_Config>
 8003f08:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003f0a:	2d00      	cmp	r5, #0
 8003f0c:	f43f af54 	beq.w	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8003f10:	e79c      	b.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x660>
    switch(PeriphClkInit->RngClockSelection)
 8003f12:	2a00      	cmp	r2, #0
 8003f14:	f47f aec3 	bne.w	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x4b2>
    if(ret == HAL_OK)
 8003f18:	2d00      	cmp	r5, #0
 8003f1a:	d1c2      	bne.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f1c:	4a57      	ldr	r2, [pc, #348]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8003f1e:	1c30      	adds	r0, r6, #0
 8003f20:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8003f22:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003f24:	bf18      	it	ne
 8003f26:	2001      	movne	r0, #1
 8003f28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	6553      	str	r3, [r2, #84]	; 0x54
 8003f30:	6823      	ldr	r3, [r4, #0]
 8003f32:	e66e      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x426>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003f34:	2102      	movs	r1, #2
 8003f36:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003f3a:	f7ff fbdb 	bl	80036f4 <RCCEx_PLL3_Config>
 8003f3e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003f40:	2d00      	cmp	r5, #0
 8003f42:	f43f ae00 	beq.w	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8003f46:	e79c      	b.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x696>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003f48:	2101      	movs	r1, #1
 8003f4a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003f4e:	f7ff fbd1 	bl	80036f4 <RCCEx_PLL3_Config>
 8003f52:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003f54:	2d00      	cmp	r5, #0
 8003f56:	f43f ad22 	beq.w	800399e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8003f5a:	e786      	b.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x67e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f5c:	4a47      	ldr	r2, [pc, #284]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8003f5e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003f60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f64:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8003f66:	2d00      	cmp	r5, #0
 8003f68:	d036      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
 8003f6a:	6823      	ldr	r3, [r4, #0]
 8003f6c:	462e      	mov	r6, r5
 8003f6e:	e4c7      	b.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x114>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003f70:	2102      	movs	r1, #2
 8003f72:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003f76:	f7ff fbbd 	bl	80036f4 <RCCEx_PLL3_Config>
 8003f7a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003f7c:	2d00      	cmp	r5, #0
 8003f7e:	f43f ada2 	beq.w	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8003f82:	e76f      	b.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x678>
    switch(PeriphClkInit->Sai1ClockSelection)
 8003f84:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 8003f86:	2d00      	cmp	r5, #0
 8003f88:	d037      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x80e>
 8003f8a:	6823      	ldr	r3, [r4, #0]
 8003f8c:	462e      	mov	r6, r5
 8003f8e:	e459      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x58>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003f90:	2102      	movs	r1, #2
 8003f92:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003f96:	f7ff fbad 	bl	80036f4 <RCCEx_PLL3_Config>
 8003f9a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003f9c:	2d00      	cmp	r5, #0
 8003f9e:	f43f adb2 	beq.w	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x31a>
 8003fa2:	e76b      	b.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x690>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003fa4:	2101      	movs	r1, #1
 8003fa6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003faa:	f7ff fba3 	bl	80036f4 <RCCEx_PLL3_Config>
 8003fae:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003fb0:	2d00      	cmp	r5, #0
 8003fb2:	f43f acd5 	beq.w	8003960 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8003fb6:	e75b      	b.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x684>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fb8:	4a30      	ldr	r2, [pc, #192]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8003fba:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003fbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fc0:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8003fc2:	2d00      	cmp	r5, #0
 8003fc4:	f43f af08 	beq.w	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
 8003fc8:	e755      	b.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x68a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003fca:	2102      	movs	r1, #2
 8003fcc:	1d20      	adds	r0, r4, #4
 8003fce:	f7ff fb15 	bl	80035fc <RCCEx_PLL2_Config>
 8003fd2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003fd4:	2d00      	cmp	r5, #0
 8003fd6:	d1c8      	bne.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x77e>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003fd8:	4a28      	ldr	r2, [pc, #160]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8003fda:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8003fdc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003fde:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003fe2:	430b      	orrs	r3, r1
 8003fe4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fe6:	6823      	ldr	r3, [r4, #0]
 8003fe8:	e48a      	b.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x114>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003fea:	2100      	movs	r1, #0
 8003fec:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003ff0:	f7ff fb80 	bl	80036f4 <RCCEx_PLL3_Config>
 8003ff4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003ff6:	2d00      	cmp	r5, #0
 8003ff8:	d1c7      	bne.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ffa:	4a20      	ldr	r2, [pc, #128]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8003ffc:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8003ffe:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004000:	f023 0307 	bic.w	r3, r3, #7
 8004004:	430b      	orrs	r3, r1
 8004006:	6513      	str	r3, [r2, #80]	; 0x50
 8004008:	6823      	ldr	r3, [r4, #0]
 800400a:	e41b      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800400c:	4a1b      	ldr	r2, [pc, #108]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
      break;
 800400e:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004010:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004012:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004016:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8004018:	e7b5      	b.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x79a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800401a:	2100      	movs	r1, #0
 800401c:	1d20      	adds	r0, r4, #4
 800401e:	f7ff faed 	bl	80035fc <RCCEx_PLL2_Config>
 8004022:	4605      	mov	r5, r0
      break;
 8004024:	e7af      	b.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x79a>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004026:	2102      	movs	r1, #2
 8004028:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800402c:	f7ff fb62 	bl	80036f4 <RCCEx_PLL3_Config>
 8004030:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8004034:	2800      	cmp	r0, #0
 8004036:	f43f ad97 	beq.w	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x37c>
          status = HAL_ERROR;
 800403a:	2601      	movs	r6, #1
 800403c:	e594      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x37c>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800403e:	2102      	movs	r1, #2
 8004040:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004044:	f7ff fb56 	bl	80036f4 <RCCEx_PLL3_Config>
 8004048:	f8d4 2094 	ldr.w	r2, [r4, #148]	; 0x94
 800404c:	2800      	cmp	r0, #0
 800404e:	f43f ad9a 	beq.w	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x39a>
        status = HAL_ERROR;
 8004052:	2601      	movs	r6, #1
 8004054:	e597      	b.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x39a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004056:	2100      	movs	r1, #0
 8004058:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800405c:	f7ff fb4a 	bl	80036f4 <RCCEx_PLL3_Config>
 8004060:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8004062:	2d00      	cmp	r5, #0
 8004064:	f47f ac3a 	bne.w	80038dc <HAL_RCCEx_PeriphCLKConfig+0xf0>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004068:	4a04      	ldr	r2, [pc, #16]	; (800407c <HAL_RCCEx_PeriphCLKConfig+0x890>)
 800406a:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 800406e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004070:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004074:	430b      	orrs	r3, r1
 8004076:	6593      	str	r3, [r2, #88]	; 0x58
 8004078:	6823      	ldr	r3, [r4, #0]
 800407a:	e431      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800407c:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004080:	2100      	movs	r1, #0
 8004082:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004086:	f7ff fb35 	bl	80036f4 <RCCEx_PLL3_Config>
 800408a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800408c:	2d00      	cmp	r5, #0
 800408e:	f47f ac4f 	bne.w	8003930 <HAL_RCCEx_PeriphCLKConfig+0x144>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004092:	4a90      	ldr	r2, [pc, #576]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0xae8>)
 8004094:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8004096:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004098:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800409c:	430b      	orrs	r3, r1
 800409e:	6513      	str	r3, [r2, #80]	; 0x50
 80040a0:	6823      	ldr	r3, [r4, #0]
 80040a2:	e447      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x148>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80040a4:	2102      	movs	r1, #2
 80040a6:	3004      	adds	r0, #4
 80040a8:	f7ff faa8 	bl	80035fc <RCCEx_PLL2_Config>
 80040ac:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80040ae:	2e00      	cmp	r6, #0
 80040b0:	f47f abb9 	bne.w	8003826 <HAL_RCCEx_PeriphCLKConfig+0x3a>
 80040b4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80040b6:	f7ff bbaf 	b.w	8003818 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80040ba:	2100      	movs	r1, #0
 80040bc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80040c0:	f7ff fb18 	bl	80036f4 <RCCEx_PLL3_Config>
 80040c4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80040c6:	2d00      	cmp	r5, #0
 80040c8:	f47f abed 	bne.w	80038a6 <HAL_RCCEx_PeriphCLKConfig+0xba>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80040cc:	4a81      	ldr	r2, [pc, #516]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0xae8>)
 80040ce:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 80040d2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80040d4:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 80040d8:	430b      	orrs	r3, r1
 80040da:	6593      	str	r3, [r2, #88]	; 0x58
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	f7ff bbe4 	b.w	80038aa <HAL_RCCEx_PeriphCLKConfig+0xbe>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80040e2:	2100      	movs	r1, #0
 80040e4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80040e8:	f7ff fb04 	bl	80036f4 <RCCEx_PLL3_Config>
 80040ec:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80040ee:	2d00      	cmp	r5, #0
 80040f0:	f47f abbe 	bne.w	8003870 <HAL_RCCEx_PeriphCLKConfig+0x84>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80040f4:	4a77      	ldr	r2, [pc, #476]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0xae8>)
 80040f6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80040f8:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80040fa:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 80040fe:	430b      	orrs	r3, r1
 8004100:	6513      	str	r3, [r2, #80]	; 0x50
 8004102:	6823      	ldr	r3, [r4, #0]
 8004104:	f7ff bbb6 	b.w	8003874 <HAL_RCCEx_PeriphCLKConfig+0x88>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004108:	4a72      	ldr	r2, [pc, #456]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0xae8>)
 800410a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800410c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004110:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8004112:	f7ff bbaa 	b.w	800386a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004116:	4a6f      	ldr	r2, [pc, #444]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0xae8>)
 8004118:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800411a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800411e:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8004120:	f7ff bbd9 	b.w	80038d6 <HAL_RCCEx_PeriphCLKConfig+0xea>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004124:	2102      	movs	r1, #2
 8004126:	3024      	adds	r0, #36	; 0x24
 8004128:	f7ff fae4 	bl	80036f4 <RCCEx_PLL3_Config>
 800412c:	4606      	mov	r6, r0
      break;
 800412e:	e7be      	b.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004130:	4a68      	ldr	r2, [pc, #416]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0xae8>)
 8004132:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004134:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004138:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800413a:	f7ff bbb1 	b.w	80038a0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800413e:	4a65      	ldr	r2, [pc, #404]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0xae8>)
 8004140:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004142:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004146:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8004148:	f7ff bbef 	b.w	800392a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800414c:	1d20      	adds	r0, r4, #4
 800414e:	f7ff fa55 	bl	80035fc <RCCEx_PLL2_Config>
 8004152:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8004154:	2d00      	cmp	r5, #0
 8004156:	f43f ae50 	beq.w	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x60e>
 800415a:	e695      	b.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x69c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800415c:	4a5d      	ldr	r2, [pc, #372]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0xae8>)
 800415e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004160:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004164:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8004166:	2d00      	cmp	r5, #0
 8004168:	f43f ae58 	beq.w	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x630>
 800416c:	e66b      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x65a>
            ret = HAL_TIMEOUT;
 800416e:	2603      	movs	r6, #3
 8004170:	6823      	ldr	r3, [r4, #0]
 8004172:	4635      	mov	r5, r6
 8004174:	e43c      	b.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x204>
    switch(PeriphClkInit->Spi6ClockSelection)
 8004176:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800417a:	f43f ac0d 	beq.w	8003998 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800417e:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8004182:	f43f ac09 	beq.w	8003998 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8004186:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 800418a:	f43f ac05 	beq.w	8003998 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
      ret = HAL_ERROR;
 800418e:	2601      	movs	r6, #1
 8004190:	4635      	mov	r5, r6
 8004192:	e40d      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8004194:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8004198:	f43f acd2 	beq.w	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800419c:	f5b2 4f20 	cmp.w	r2, #40960	; 0xa000
 80041a0:	f43f acce 	beq.w	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x354>
 80041a4:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 80041a8:	f43f acca 	beq.w	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x354>
      ret = HAL_ERROR;
 80041ac:	2601      	movs	r6, #1
 80041ae:	4635      	mov	r5, r6
 80041b0:	e4d2      	b.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    switch(PeriphClkInit->Lptim1ClockSelection)
 80041b2:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80041b6:	f43f ac83 	beq.w	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 80041ba:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80041be:	f43f ac7f 	beq.w	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 80041c2:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 80041c6:	f43f ac7b 	beq.w	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
      ret = HAL_ERROR;
 80041ca:	2601      	movs	r6, #1
 80041cc:	4635      	mov	r5, r6
 80041ce:	e483      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80041d0:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80041d4:	f43f ac94 	beq.w	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80041d8:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 80041dc:	f43f ac90 	beq.w	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80041e0:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 80041e4:	f43f ac8c 	beq.w	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = HAL_ERROR;
 80041e8:	2601      	movs	r6, #1
 80041ea:	4635      	mov	r5, r6
 80041ec:	e494      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    switch(PeriphClkInit->Spi45ClockSelection)
 80041ee:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 80041f2:	f43f abb2 	beq.w	800395a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80041f6:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 80041fa:	f43f abae 	beq.w	800395a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80041fe:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8004202:	f43f abaa 	beq.w	800395a <HAL_RCCEx_PeriphCLKConfig+0x16e>
      ret = HAL_ERROR;
 8004206:	2601      	movs	r6, #1
 8004208:	4635      	mov	r5, r6
 800420a:	f7ff bbb1 	b.w	8003970 <HAL_RCCEx_PeriphCLKConfig+0x184>
    switch(PeriphClkInit->Sai23ClockSelection)
 800420e:	2ac0      	cmp	r2, #192	; 0xc0
 8004210:	f43f ab2b 	beq.w	800386a <HAL_RCCEx_PeriphCLKConfig+0x7e>
 8004214:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8004218:	f43f ab27 	beq.w	800386a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      ret = HAL_ERROR;
 800421c:	2601      	movs	r6, #1
 800421e:	4635      	mov	r5, r6
 8004220:	f7ff bb28 	b.w	8003874 <HAL_RCCEx_PeriphCLKConfig+0x88>
    switch(PeriphClkInit->Spi123ClockSelection)
 8004224:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8004228:	f43f ab7f 	beq.w	800392a <HAL_RCCEx_PeriphCLKConfig+0x13e>
 800422c:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8004230:	f43f ab7b 	beq.w	800392a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      ret = HAL_ERROR;
 8004234:	2601      	movs	r6, #1
 8004236:	4635      	mov	r5, r6
 8004238:	f7ff bb7c 	b.w	8003934 <HAL_RCCEx_PeriphCLKConfig+0x148>
    switch(PeriphClkInit->SpdifrxClockSelection)
 800423c:	bb22      	cbnz	r2, 8004288 <HAL_RCCEx_PeriphCLKConfig+0xa9c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800423e:	4a25      	ldr	r2, [pc, #148]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0xae8>)
 8004240:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004242:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004246:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004248:	6e42      	ldr	r2, [r0, #100]	; 0x64
 800424a:	f7ff bae5 	b.w	8003818 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    switch(PeriphClkInit->Sai4BClockSelection)
 800424e:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 8004252:	f43f ab40 	beq.w	80038d6 <HAL_RCCEx_PeriphCLKConfig+0xea>
 8004256:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 800425a:	f43f ab3c 	beq.w	80038d6 <HAL_RCCEx_PeriphCLKConfig+0xea>
      ret = HAL_ERROR;
 800425e:	2601      	movs	r6, #1
 8004260:	4635      	mov	r5, r6
 8004262:	f7ff bb3d 	b.w	80038e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    switch(PeriphClkInit->Sai4AClockSelection)
 8004266:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 800426a:	f43f ab19 	beq.w	80038a0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 800426e:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8004272:	f43f ab15 	beq.w	80038a0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = HAL_ERROR;
 8004276:	2601      	movs	r6, #1
 8004278:	4635      	mov	r5, r6
 800427a:	f7ff bb16 	b.w	80038aa <HAL_RCCEx_PeriphCLKConfig+0xbe>
    switch(PeriphClkInit->QspiClockSelection)
 800427e:	2a00      	cmp	r2, #0
 8004280:	f43f ae71 	beq.w	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x77a>
 8004284:	f7ff bb3a 	b.w	80038fc <HAL_RCCEx_PeriphCLKConfig+0x110>
      ret = HAL_ERROR;
 8004288:	2601      	movs	r6, #1
 800428a:	f7ff bacd 	b.w	8003828 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        tickstart = HAL_GetTick();
 800428e:	f7fc f887 	bl	80003a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004292:	4f10      	ldr	r7, [pc, #64]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0xae8>)
        tickstart = HAL_GetTick();
 8004294:	4681      	mov	r9, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004296:	f241 3888 	movw	r8, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800429a:	e006      	b.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0xabe>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800429c:	f7fc f880 	bl	80003a0 <HAL_GetTick>
 80042a0:	eba0 0009 	sub.w	r0, r0, r9
 80042a4:	4540      	cmp	r0, r8
 80042a6:	f63f af62 	bhi.w	800416e <HAL_RCCEx_PeriphCLKConfig+0x982>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80042aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80042ac:	079b      	lsls	r3, r3, #30
 80042ae:	d5f5      	bpl.n	800429c <HAL_RCCEx_PeriphCLKConfig+0xab0>
 80042b0:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 80042b4:	e55e      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x588>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042b6:	4807      	ldr	r0, [pc, #28]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0xae8>)
 80042b8:	4b07      	ldr	r3, [pc, #28]	; (80042d8 <HAL_RCCEx_PeriphCLKConfig+0xaec>)
 80042ba:	6901      	ldr	r1, [r0, #16]
 80042bc:	ea03 1312 	and.w	r3, r3, r2, lsr #4
 80042c0:	f421 527c 	bic.w	r2, r1, #16128	; 0x3f00
 80042c4:	4313      	orrs	r3, r2
 80042c6:	6103      	str	r3, [r0, #16]
 80042c8:	e55f      	b.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80042ca:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80042cc:	462e      	mov	r6, r5
 80042ce:	f7ff bb8f 	b.w	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80042d2:	bf00      	nop
 80042d4:	58024400 	.word	0x58024400
 80042d8:	00ffffcf 	.word	0x00ffffcf

080042dc <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80042dc:	4a46      	ldr	r2, [pc, #280]	; (80043f8 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>)
{
 80042de:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80042e0:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80042e2:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80042e4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80042e6:	f3c3 3305 	ubfx	r3, r3, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80042ea:	6bd5      	ldr	r5, [r2, #60]	; 0x3c
  if (pll2m != 0U)
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d059      	beq.n	80043a4 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80042f0:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80042f4:	f3c1 1100 	ubfx	r1, r1, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80042f8:	f004 0403 	and.w	r4, r4, #3
 80042fc:	ee07 3a90 	vmov	s15, r3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8004300:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 8004304:	2c01      	cmp	r4, #1
 8004306:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800430a:	ee06 1a90 	vmov	s13, r1
 800430e:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8004312:	d002      	beq.n	800431a <HAL_RCCEx_GetPLL2ClockFreq+0x3e>
 8004314:	d34e      	bcc.n	80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 8004316:	2c02      	cmp	r4, #2
 8004318:	d049      	beq.n	80043ae <HAL_RCCEx_GetPLL2ClockFreq+0xd2>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800431a:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80043fc <HAL_RCCEx_GetPLL2ClockFreq+0x120>
 800431e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004322:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004324:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004328:	ee07 3a10 	vmov	s14, r3
 800432c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8004330:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004334:	ee37 7a25 	vadd.f32	s14, s14, s11
 8004338:	ee77 7a26 	vadd.f32	s15, s14, s13
 800433c:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8004340:	4a2d      	ldr	r2, [pc, #180]	; (80043f8 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>)
 8004342:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8004346:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004348:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800434c:	ee06 3a90 	vmov	s13, r3
 8004350:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 8004354:	bc30      	pop	{r4, r5}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8004356:	ee76 6a86 	vadd.f32	s13, s13, s12
 800435a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800435e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8004362:	ed80 7a00 	vstr	s14, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8004366:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004368:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800436c:	ee06 3a90 	vmov	s13, r3
 8004370:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8004374:	ee76 6a86 	vadd.f32	s13, s13, s12
 8004378:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800437c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8004380:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8004384:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004386:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800438a:	ee07 3a10 	vmov	s14, r3
 800438e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004392:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004396:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800439a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800439e:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80043a2:	4770      	bx	lr
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80043a4:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80043a8:	6083      	str	r3, [r0, #8]
}
 80043aa:	bc30      	pop	{r4, r5}
 80043ac:	4770      	bx	lr
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80043ae:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004400 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 80043b2:	e7b4      	b.n	800431e <HAL_RCCEx_GetPLL2ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80043b4:	6813      	ldr	r3, [r2, #0]
 80043b6:	069b      	lsls	r3, r3, #26
 80043b8:	d51a      	bpl.n	80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80043ba:	6814      	ldr	r4, [r2, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80043bc:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80043c0:	4910      	ldr	r1, [pc, #64]	; (8004404 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 80043c2:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80043c6:	6b93      	ldr	r3, [r2, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80043c8:	40e1      	lsrs	r1, r4
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80043ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043ce:	ee07 1a10 	vmov	s14, r1
 80043d2:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 80043d6:	ee07 3a10 	vmov	s14, r3
 80043da:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 80043de:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 80043e2:	ee76 7a05 	vadd.f32	s15, s12, s10
 80043e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043ee:	e7a7      	b.n	8004340 <HAL_RCCEx_GetPLL2ClockFreq+0x64>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80043f0:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8004408 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 80043f4:	e793      	b.n	800431e <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 80043f6:	bf00      	nop
 80043f8:	58024400 	.word	0x58024400
 80043fc:	4a742400 	.word	0x4a742400
 8004400:	4bbebc20 	.word	0x4bbebc20
 8004404:	03d09000 	.word	0x03d09000
 8004408:	4c742400 	.word	0x4c742400

0800440c <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800440c:	4a46      	ldr	r2, [pc, #280]	; (8004528 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>)
{
 800440e:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004410:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8004412:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004414:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8004416:	f3c3 5305 	ubfx	r3, r3, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800441a:	6c55      	ldr	r5, [r2, #68]	; 0x44
  if (pll3m != 0U)
 800441c:	2b00      	cmp	r3, #0
 800441e:	d059      	beq.n	80044d4 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8004420:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004424:	f3c1 2100 	ubfx	r1, r1, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004428:	f004 0403 	and.w	r4, r4, #3
 800442c:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8004430:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 8004434:	2c01      	cmp	r4, #1
 8004436:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800443a:	ee06 1a90 	vmov	s13, r1
 800443e:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8004442:	d002      	beq.n	800444a <HAL_RCCEx_GetPLL3ClockFreq+0x3e>
 8004444:	d34e      	bcc.n	80044e4 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 8004446:	2c02      	cmp	r4, #2
 8004448:	d049      	beq.n	80044de <HAL_RCCEx_GetPLL3ClockFreq+0xd2>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800444a:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800452c <HAL_RCCEx_GetPLL3ClockFreq+0x120>
 800444e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004452:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004454:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004458:	ee07 3a10 	vmov	s14, r3
 800445c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8004460:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004464:	ee37 7a25 	vadd.f32	s14, s14, s11
 8004468:	ee77 7a26 	vadd.f32	s15, s14, s13
 800446c:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8004470:	4a2d      	ldr	r2, [pc, #180]	; (8004528 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>)
 8004472:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8004476:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004478:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800447c:	ee06 3a90 	vmov	s13, r3
 8004480:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 8004484:	bc30      	pop	{r4, r5}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8004486:	ee76 6a86 	vadd.f32	s13, s13, s12
 800448a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800448e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8004492:	ed80 7a00 	vstr	s14, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8004496:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004498:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800449c:	ee06 3a90 	vmov	s13, r3
 80044a0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80044a4:	ee76 6a86 	vadd.f32	s13, s13, s12
 80044a8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80044ac:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80044b0:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80044b4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80044b6:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80044ba:	ee07 3a10 	vmov	s14, r3
 80044be:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80044c2:	ee37 7a06 	vadd.f32	s14, s14, s12
 80044c6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80044ca:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80044ce:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80044d2:	4770      	bx	lr
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80044d4:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80044d8:	6083      	str	r3, [r0, #8]
}
 80044da:	bc30      	pop	{r4, r5}
 80044dc:	4770      	bx	lr
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80044de:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004530 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 80044e2:	e7b4      	b.n	800444e <HAL_RCCEx_GetPLL3ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044e4:	6813      	ldr	r3, [r2, #0]
 80044e6:	069b      	lsls	r3, r3, #26
 80044e8:	d51a      	bpl.n	8004520 <HAL_RCCEx_GetPLL3ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80044ea:	6814      	ldr	r4, [r2, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80044ec:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80044f0:	4910      	ldr	r1, [pc, #64]	; (8004534 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 80044f2:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80044f6:	6c13      	ldr	r3, [r2, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80044f8:	40e1      	lsrs	r1, r4
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80044fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044fe:	ee07 1a10 	vmov	s14, r1
 8004502:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8004506:	ee07 3a10 	vmov	s14, r3
 800450a:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 800450e:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8004512:	ee76 7a05 	vadd.f32	s15, s12, s10
 8004516:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800451a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800451e:	e7a7      	b.n	8004470 <HAL_RCCEx_GetPLL3ClockFreq+0x64>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004520:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8004538 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8004524:	e793      	b.n	800444e <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8004526:	bf00      	nop
 8004528:	58024400 	.word	0x58024400
 800452c:	4a742400 	.word	0x4a742400
 8004530:	4bbebc20 	.word	0x4bbebc20
 8004534:	03d09000 	.word	0x03d09000
 8004538:	4c742400 	.word	0x4c742400

0800453c <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800453c:	4a46      	ldr	r2, [pc, #280]	; (8004658 <HAL_RCCEx_GetPLL1ClockFreq+0x11c>)
{
 800453e:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004540:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8004542:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8004544:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8004546:	f3c3 1305 	ubfx	r3, r3, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800454a:	6b55      	ldr	r5, [r2, #52]	; 0x34
  if (pll1m != 0U)
 800454c:	2b00      	cmp	r3, #0
 800454e:	d059      	beq.n	8004604 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004550:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8004554:	f001 0101 	and.w	r1, r1, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004558:	f004 0403 	and.w	r4, r4, #3
 800455c:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004560:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 8004564:	2c01      	cmp	r4, #1
 8004566:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800456a:	ee06 1a90 	vmov	s13, r1
 800456e:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8004572:	d002      	beq.n	800457a <HAL_RCCEx_GetPLL1ClockFreq+0x3e>
 8004574:	d34e      	bcc.n	8004614 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
 8004576:	2c02      	cmp	r4, #2
 8004578:	d049      	beq.n	800460e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800457a:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800465c <HAL_RCCEx_GetPLL1ClockFreq+0x120>
 800457e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004582:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004584:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004588:	ee07 3a10 	vmov	s14, r3
 800458c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8004590:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004594:	ee37 7a25 	vadd.f32	s14, s14, s11
 8004598:	ee77 7a26 	vadd.f32	s15, s14, s13
 800459c:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 80045a0:	4a2d      	ldr	r2, [pc, #180]	; (8004658 <HAL_RCCEx_GetPLL1ClockFreq+0x11c>)
 80045a2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80045a6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80045a8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80045ac:	ee06 3a90 	vmov	s13, r3
 80045b0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 80045b4:	bc30      	pop	{r4, r5}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 80045b6:	ee76 6a86 	vadd.f32	s13, s13, s12
 80045ba:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80045be:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80045c2:	ed80 7a00 	vstr	s14, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 80045c6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80045c8:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80045cc:	ee06 3a90 	vmov	s13, r3
 80045d0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80045d4:	ee76 6a86 	vadd.f32	s13, s13, s12
 80045d8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80045dc:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80045e0:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 80045e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80045e6:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80045ea:	ee07 3a10 	vmov	s14, r3
 80045ee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80045f2:	ee37 7a06 	vadd.f32	s14, s14, s12
 80045f6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80045fa:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80045fe:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8004602:	4770      	bx	lr
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004604:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8004608:	6083      	str	r3, [r0, #8]
}
 800460a:	bc30      	pop	{r4, r5}
 800460c:	4770      	bx	lr
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800460e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004660 <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 8004612:	e7b4      	b.n	800457e <HAL_RCCEx_GetPLL1ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004614:	6813      	ldr	r3, [r2, #0]
 8004616:	069b      	lsls	r3, r3, #26
 8004618:	d51a      	bpl.n	8004650 <HAL_RCCEx_GetPLL1ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800461a:	6814      	ldr	r4, [r2, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800461c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004620:	4910      	ldr	r1, [pc, #64]	; (8004664 <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
 8004622:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004626:	6b13      	ldr	r3, [r2, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004628:	40e1      	lsrs	r1, r4
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800462a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800462e:	ee07 1a10 	vmov	s14, r1
 8004632:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8004636:	ee07 3a10 	vmov	s14, r3
 800463a:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 800463e:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8004642:	ee76 7a05 	vadd.f32	s15, s12, s10
 8004646:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800464a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800464e:	e7a7      	b.n	80045a0 <HAL_RCCEx_GetPLL1ClockFreq+0x64>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004650:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8004668 <HAL_RCCEx_GetPLL1ClockFreq+0x12c>
 8004654:	e793      	b.n	800457e <HAL_RCCEx_GetPLL1ClockFreq+0x42>
 8004656:	bf00      	nop
 8004658:	58024400 	.word	0x58024400
 800465c:	4a742400 	.word	0x4a742400
 8004660:	4bbebc20 	.word	0x4bbebc20
 8004664:	03d09000 	.word	0x03d09000
 8004668:	4c742400 	.word	0x4c742400

0800466c <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800466c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 8004670:	b500      	push	{lr}
 8004672:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004674:	d02d      	beq.n	80046d2 <HAL_RCCEx_GetPeriphCLKFreq+0x66>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8004676:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800467a:	d018      	beq.n	80046ae <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800467c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8004680:	d04e      	beq.n	8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8004682:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8004686:	d037      	beq.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8004688:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800468c:	f000 808b 	beq.w	80047a6 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8004690:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8004694:	f000 80ac 	beq.w	80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8004698:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800469c:	f000 80b6 	beq.w	800480c <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80046a0:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 80046a4:	d062      	beq.n	800476c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
          frequency = 0;
 80046a6:	2000      	movs	r0, #0
}
 80046a8:	b005      	add	sp, #20
 80046aa:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 80046ae:	4a70      	ldr	r2, [pc, #448]	; (8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 80046b0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80046b2:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 80046b6:	2b80      	cmp	r3, #128	; 0x80
 80046b8:	d043      	beq.n	8004742 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80046ba:	d86a      	bhi.n	8004792 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d039      	beq.n	8004734 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 80046c0:	2b40      	cmp	r3, #64	; 0x40
 80046c2:	d1f0      	bne.n	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80046c4:	a801      	add	r0, sp, #4
 80046c6:	f7ff fe09 	bl	80042dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80046ca:	9801      	ldr	r0, [sp, #4]
}
 80046cc:	b005      	add	sp, #20
 80046ce:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 80046d2:	4b67      	ldr	r3, [pc, #412]	; (8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 80046d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046d6:	f003 0307 	and.w	r3, r3, #7
      switch (saiclocksource)
 80046da:	2b04      	cmp	r3, #4
 80046dc:	d8e3      	bhi.n	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80046de:	a201      	add	r2, pc, #4	; (adr r2, 80046e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>)
 80046e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e4:	08004735 	.word	0x08004735
 80046e8:	080046c5 	.word	0x080046c5
 80046ec:	08004743 	.word	0x08004743
 80046f0:	08004719 	.word	0x08004719
 80046f4:	08004751 	.word	0x08004751
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 80046f8:	4a5d      	ldr	r2, [pc, #372]	; (8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 80046fa:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80046fc:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 8004700:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004704:	d01d      	beq.n	8004742 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8004706:	d85c      	bhi.n	80047c2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
 8004708:	b1a3      	cbz	r3, 8004734 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 800470a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800470e:	d0d9      	beq.n	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 8004710:	e7c9      	b.n	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (saiclocksource)
 8004712:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004716:	d15b      	bne.n	80047d0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
          frequency = EXTERNAL_CLOCK_VALUE;
 8004718:	4856      	ldr	r0, [pc, #344]	; (8004874 <HAL_RCCEx_GetPeriphCLKFreq+0x208>)
}
 800471a:	b005      	add	sp, #20
 800471c:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8004720:	4a53      	ldr	r2, [pc, #332]	; (8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8004722:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004724:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 8004728:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800472c:	d009      	beq.n	8004742 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 800472e:	d8f0      	bhi.n	8004712 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8004730:	2b00      	cmp	r3, #0
 8004732:	d151      	bne.n	80047d8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004734:	a801      	add	r0, sp, #4
 8004736:	f7ff ff01 	bl	800453c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800473a:	9802      	ldr	r0, [sp, #8]
}
 800473c:	b005      	add	sp, #20
 800473e:	f85d fb04 	ldr.w	pc, [sp], #4
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004742:	a801      	add	r0, sp, #4
 8004744:	f7ff fe62 	bl	800440c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004748:	9801      	ldr	r0, [sp, #4]
}
 800474a:	b005      	add	sp, #20
 800474c:	f85d fb04 	ldr.w	pc, [sp], #4
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8004750:	4b47      	ldr	r3, [pc, #284]	; (8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8004752:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8004754:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 8004758:	d019      	beq.n	800478e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800475a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800475e:	d062      	beq.n	8004826 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
            frequency = HSE_VALUE;
 8004760:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004764:	4844      	ldr	r0, [pc, #272]	; (8004878 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>)
 8004766:	bf18      	it	ne
 8004768:	2000      	movne	r0, #0
 800476a:	e79d      	b.n	80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800476c:	4b40      	ldr	r3, [pc, #256]	; (8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 800476e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004770:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 8004774:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004778:	d068      	beq.n	800484c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 800477a:	d95b      	bls.n	8004834 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>
 800477c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004780:	d051      	beq.n	8004826 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 8004782:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004786:	d05f      	beq.n	8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
 8004788:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800478c:	d18b      	bne.n	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
            frequency = HSI_VALUE;
 800478e:	483b      	ldr	r0, [pc, #236]	; (800487c <HAL_RCCEx_GetPeriphCLKFreq+0x210>)
 8004790:	e78a      	b.n	80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
      switch (saiclocksource)
 8004792:	2bc0      	cmp	r3, #192	; 0xc0
 8004794:	d0c0      	beq.n	8004718 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
 8004796:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800479a:	d184      	bne.n	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800479c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800479e:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 80047a2:	d1da      	bne.n	800475a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 80047a4:	e7f3      	b.n	800478e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 80047a6:	4a32      	ldr	r2, [pc, #200]	; (8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 80047a8:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80047aa:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 80047ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047b2:	d0c6      	beq.n	8004742 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80047b4:	d815      	bhi.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d0bc      	beq.n	8004734 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 80047ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047be:	d081      	beq.n	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 80047c0:	e771      	b.n	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (saiclocksource)
 80047c2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80047c6:	d0a7      	beq.n	8004718 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
 80047c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80047cc:	d0e6      	beq.n	800479c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 80047ce:	e76a      	b.n	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (saiclocksource)
 80047d0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80047d4:	d0e2      	beq.n	800479c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 80047d6:	e766      	b.n	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80047d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80047dc:	f43f af72 	beq.w	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 80047e0:	e761      	b.n	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (srcclk)
 80047e2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80047e6:	d097      	beq.n	8004718 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
 80047e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80047ec:	d0d6      	beq.n	800479c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 80047ee:	e75a      	b.n	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 80047f0:	4a1f      	ldr	r2, [pc, #124]	; (8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 80047f2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80047f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 80047f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047fc:	d015      	beq.n	800482a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80047fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004802:	d0cb      	beq.n	800479c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8004804:	2b00      	cmp	r3, #0
 8004806:	f47f af4e 	bne.w	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800480a:	e75b      	b.n	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800480c:	4b18      	ldr	r3, [pc, #96]	; (8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 800480e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      switch (srcclk)
 8004810:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8004814:	d08e      	beq.n	8004734 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 8004816:	2b00      	cmp	r3, #0
 8004818:	f43f af45 	beq.w	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800481c:	a801      	add	r0, sp, #4
 800481e:	f7ff fd5d 	bl	80042dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004822:	9803      	ldr	r0, [sp, #12]
          break;
 8004824:	e740      	b.n	80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
            frequency = CSI_VALUE;
 8004826:	4816      	ldr	r0, [pc, #88]	; (8004880 <HAL_RCCEx_GetPeriphCLKFreq+0x214>)
 8004828:	e73e      	b.n	80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800482a:	a801      	add	r0, sp, #4
 800482c:	f7ff fdee 	bl	800440c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8004830:	9803      	ldr	r0, [sp, #12]
          break;
 8004832:	e739      	b.n	80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
      switch (srcclk)
 8004834:	b17b      	cbz	r3, 8004856 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8004836:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800483a:	f47f af34 	bne.w	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800483e:	a801      	add	r0, sp, #4
 8004840:	f7ff fd4c 	bl	80042dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004844:	9802      	ldr	r0, [sp, #8]
          break;
 8004846:	e72f      	b.n	80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
          frequency = HSE_VALUE;
 8004848:	480b      	ldr	r0, [pc, #44]	; (8004878 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>)
          break;
 800484a:	e72d      	b.n	80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800484c:	a801      	add	r0, sp, #4
 800484e:	f7ff fddd 	bl	800440c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004852:	9802      	ldr	r0, [sp, #8]
          break;
 8004854:	e728      	b.n	80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004856:	f7fe fe29 	bl	80034ac <HAL_RCC_GetHCLKFreq>
 800485a:	4b05      	ldr	r3, [pc, #20]	; (8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 800485c:	4a09      	ldr	r2, [pc, #36]	; (8004884 <HAL_RCCEx_GetPeriphCLKFreq+0x218>)
 800485e:	6a1b      	ldr	r3, [r3, #32]
 8004860:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004864:	5cd3      	ldrb	r3, [r2, r3]
 8004866:	f003 031f 	and.w	r3, r3, #31
 800486a:	40d8      	lsrs	r0, r3
          break;
 800486c:	e71c      	b.n	80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800486e:	bf00      	nop
 8004870:	58024400 	.word	0x58024400
 8004874:	00bb8000 	.word	0x00bb8000
 8004878:	017d7840 	.word	0x017d7840
 800487c:	03d09000 	.word	0x03d09000
 8004880:	003d0900 	.word	0x003d0900
 8004884:	08009188 	.word	0x08009188

08004888 <HAL_RNG_Init>:
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004888:	b390      	cbz	r0, 80048f0 <HAL_RNG_Init+0x68>
{
 800488a:	b538      	push	{r3, r4, r5, lr}

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800488c:	7a43      	ldrb	r3, [r0, #9]
 800488e:	4604      	mov	r4, r0
 8004890:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004894:	b343      	cbz	r3, 80048e8 <HAL_RNG_Init+0x60>
    HAL_RNG_MspInit(hrng);
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004896:	2302      	movs	r3, #2
      return HAL_ERROR;
    }
  }
#else
  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 8004898:	e9d4 2100 	ldrd	r2, r1, [r4]
  hrng->State = HAL_RNG_STATE_BUSY;
 800489c:	7263      	strb	r3, [r4, #9]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 800489e:	6813      	ldr	r3, [r2, #0]
 80048a0:	f023 0320 	bic.w	r3, r3, #32
 80048a4:	430b      	orrs	r3, r1
 80048a6:	6013      	str	r3, [r2, #0]
#endif /* end of RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80048a8:	6822      	ldr	r2, [r4, #0]
 80048aa:	6813      	ldr	r3, [r2, #0]
 80048ac:	f043 0304 	orr.w	r3, r3, #4
 80048b0:	6013      	str	r3, [r2, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 80048b2:	6823      	ldr	r3, [r4, #0]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	065b      	lsls	r3, r3, #25
 80048b8:	d503      	bpl.n	80048c2 <HAL_RNG_Init+0x3a>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 80048ba:	2304      	movs	r3, #4
    return HAL_ERROR;
 80048bc:	2001      	movs	r0, #1
    hrng->State = HAL_RNG_STATE_ERROR;
 80048be:	7263      	strb	r3, [r4, #9]
  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;

  /* Return function status */
  return HAL_OK;
}
 80048c0:	bd38      	pop	{r3, r4, r5, pc}
  tickstart = HAL_GetTick();
 80048c2:	f7fb fd6d 	bl	80003a0 <HAL_GetTick>
 80048c6:	4605      	mov	r5, r0
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 80048c8:	e004      	b.n	80048d4 <HAL_RNG_Init+0x4c>
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80048ca:	f7fb fd69 	bl	80003a0 <HAL_GetTick>
 80048ce:	1b40      	subs	r0, r0, r5
 80048d0:	2802      	cmp	r0, #2
 80048d2:	d80f      	bhi.n	80048f4 <HAL_RNG_Init+0x6c>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 80048d4:	6823      	ldr	r3, [r4, #0]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f013 0304 	ands.w	r3, r3, #4
 80048dc:	d1f5      	bne.n	80048ca <HAL_RNG_Init+0x42>
  hrng->State = HAL_RNG_STATE_READY;
 80048de:	2201      	movs	r2, #1
  return HAL_OK;
 80048e0:	4618      	mov	r0, r3
  hrng->State = HAL_RNG_STATE_READY;
 80048e2:	7262      	strb	r2, [r4, #9]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80048e4:	60e3      	str	r3, [r4, #12]
}
 80048e6:	bd38      	pop	{r3, r4, r5, pc}
    hrng->Lock = HAL_UNLOCKED;
 80048e8:	7202      	strb	r2, [r0, #8]
    HAL_RNG_MspInit(hrng);
 80048ea:	f002 f9a3 	bl	8006c34 <HAL_RNG_MspInit>
 80048ee:	e7d2      	b.n	8004896 <HAL_RNG_Init+0xe>
    return HAL_ERROR;
 80048f0:	2001      	movs	r0, #1
}
 80048f2:	4770      	bx	lr
      hrng->State = HAL_RNG_STATE_ERROR;
 80048f4:	2204      	movs	r2, #4
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80048f6:	2302      	movs	r3, #2
      return HAL_ERROR;
 80048f8:	2001      	movs	r0, #1
      hrng->State = HAL_RNG_STATE_ERROR;
 80048fa:	7262      	strb	r2, [r4, #9]
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80048fc:	60e3      	str	r3, [r4, #12]
}
 80048fe:	bd38      	pop	{r3, r4, r5, pc}

08004900 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8004900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  /* Process Locked */
  __HAL_LOCK(hrng);
 8004902:	7a03      	ldrb	r3, [r0, #8]
 8004904:	2b01      	cmp	r3, #1
 8004906:	d00b      	beq.n	8004920 <HAL_RNG_GenerateRandomNumber+0x20>
 8004908:	4604      	mov	r4, r0
 800490a:	2001      	movs	r0, #1
 800490c:	460e      	mov	r6, r1

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 800490e:	7a63      	ldrb	r3, [r4, #9]
  __HAL_LOCK(hrng);
 8004910:	7220      	strb	r0, [r4, #8]
  if (hrng->State == HAL_RNG_STATE_READY)
 8004912:	4283      	cmp	r3, r0
 8004914:	d006      	beq.n	8004924 <HAL_RNG_GenerateRandomNumber+0x24>

    hrng->State = HAL_RNG_STATE_READY;
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8004916:	2304      	movs	r3, #4
 8004918:	60e3      	str	r3, [r4, #12]
    status = HAL_ERROR;
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800491a:	2300      	movs	r3, #0
 800491c:	7223      	strb	r3, [r4, #8]

  return status;
}
 800491e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hrng);
 8004920:	2002      	movs	r0, #2
}
 8004922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrng->State = HAL_RNG_STATE_BUSY;
 8004924:	2302      	movs	r3, #2
 8004926:	7263      	strb	r3, [r4, #9]
    tickstart = HAL_GetTick();
 8004928:	f7fb fd3a 	bl	80003a0 <HAL_GetTick>
 800492c:	4607      	mov	r7, r0
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800492e:	e004      	b.n	800493a <HAL_RNG_GenerateRandomNumber+0x3a>
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8004930:	f7fb fd36 	bl	80003a0 <HAL_GetTick>
 8004934:	1bc0      	subs	r0, r0, r7
 8004936:	2802      	cmp	r0, #2
 8004938:	d80b      	bhi.n	8004952 <HAL_RNG_GenerateRandomNumber+0x52>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800493a:	6822      	ldr	r2, [r4, #0]
 800493c:	6855      	ldr	r5, [r2, #4]
 800493e:	f015 0501 	ands.w	r5, r5, #1
 8004942:	d0f5      	beq.n	8004930 <HAL_RNG_GenerateRandomNumber+0x30>
    hrng->RandomNumber = hrng->Instance->DR;
 8004944:	6893      	ldr	r3, [r2, #8]
    hrng->State = HAL_RNG_STATE_READY;
 8004946:	2201      	movs	r2, #1
  HAL_StatusTypeDef status = HAL_OK;
 8004948:	2000      	movs	r0, #0
    hrng->RandomNumber = hrng->Instance->DR;
 800494a:	6123      	str	r3, [r4, #16]
    *random32bit = hrng->RandomNumber;
 800494c:	6033      	str	r3, [r6, #0]
    hrng->State = HAL_RNG_STATE_READY;
 800494e:	7262      	strb	r2, [r4, #9]
 8004950:	e7e3      	b.n	800491a <HAL_RNG_GenerateRandomNumber+0x1a>
        hrng->State = HAL_RNG_STATE_READY;
 8004952:	2001      	movs	r0, #1
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8004954:	2302      	movs	r3, #2
        __HAL_UNLOCK(hrng);
 8004956:	7225      	strb	r5, [r4, #8]
        hrng->State = HAL_RNG_STATE_READY;
 8004958:	7260      	strb	r0, [r4, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800495a:	60e3      	str	r3, [r4, #12]
}
 800495c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800495e:	bf00      	nop

08004960 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8004962:	2904      	cmp	r1, #4
 8004964:	d813      	bhi.n	800498e <HAL_SAI_InitProtocol+0x2e>
 8004966:	e8df f001 	tbb	[pc, r1]
 800496a:	3535      	.short	0x3535
 800496c:	1435      	.short	0x1435
 800496e:	14          	.byte	0x14
 800496f:	00          	.byte	0x00
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8004970:	4a8b      	ldr	r2, [pc, #556]	; (8004ba0 <HAL_SAI_InitProtocol+0x240>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d005      	beq.n	8004982 <HAL_SAI_InitProtocol+0x22>
 8004976:	f102 52c0 	add.w	r2, r2, #402653184	; 0x18000000
 800497a:	f5a2 3282 	sub.w	r2, r2, #66560	; 0x10400
 800497e:	4293      	cmp	r3, r2
 8004980:	d105      	bne.n	800498e <HAL_SAI_InitProtocol+0x2e>
 8004982:	6862      	ldr	r2, [r4, #4]
 8004984:	2a01      	cmp	r2, #1
 8004986:	d102      	bne.n	800498e <HAL_SAI_InitProtocol+0x2e>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8004988:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800498a:	2a00      	cmp	r2, #0
 800498c:	d053      	beq.n	8004a36 <HAL_SAI_InitProtocol+0xd6>
  hsai->SlotInit.SlotNumber      = nbslot;

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
  {
    return HAL_ERROR;
 800498e:	2001      	movs	r0, #1
}
 8004990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  HAL_StatusTypeDef status = HAL_OK;

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004992:	6845      	ldr	r5, [r0, #4]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8004994:	2400      	movs	r4, #0
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8004996:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
  hsai->SlotInit.FirstBitOffset  = 0;
  hsai->SlotInit.SlotNumber      = nbslot;
 800499a:	6703      	str	r3, [r0, #112]	; 0x70
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800499c:	f035 0502 	bics.w	r5, r5, #2
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 80049a0:	f44f 2580 	mov.w	r5, #262144	; 0x40000
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80049a4:	6444      	str	r4, [r0, #68]	; 0x44
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80049a6:	bf0c      	ite	eq
 80049a8:	2701      	moveq	r7, #1
 80049aa:	4627      	movne	r7, r4
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;

  if (protocol == SAI_PCM_SHORT)
  {
      hsai->FrameInit.ActiveFrameLength = 1;
 80049ac:	2904      	cmp	r1, #4
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80049ae:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80049b2:	6507      	str	r7, [r0, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 1;
 80049b4:	bf14      	ite	ne
 80049b6:	270d      	movne	r7, #13
 80049b8:	2701      	moveq	r7, #1
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80049ba:	64c4      	str	r4, [r0, #76]	; 0x4c
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 80049bc:	65c4      	str	r4, [r0, #92]	; 0x5c
 80049be:	6587      	str	r7, [r0, #88]	; 0x58
  hsai->SlotInit.FirstBitOffset  = 0;
 80049c0:	6684      	str	r4, [r0, #104]	; 0x68
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80049c2:	6741      	str	r1, [r0, #116]	; 0x74
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 80049c4:	e9c0 6518 	strd	r6, r5, [r0, #96]	; 0x60
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
  }

  switch (datasize)
 80049c8:	2a03      	cmp	r2, #3
 80049ca:	d8e0      	bhi.n	800498e <HAL_SAI_InitProtocol+0x2e>
 80049cc:	e8df f002 	tbb	[pc, r2]
 80049d0:	259e9197 	.word	0x259e9197
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80049d4:	6845      	ldr	r5, [r0, #4]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80049d6:	2400      	movs	r4, #0
  hsai->SlotInit.SlotNumber      = nbslot;
 80049d8:	6703      	str	r3, [r0, #112]	; 0x70
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80049da:	f035 0502 	bics.w	r5, r5, #2
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80049de:	6444      	str	r4, [r0, #68]	; 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80049e0:	64c4      	str	r4, [r0, #76]	; 0x4c
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80049e2:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80049e6:	bf08      	it	eq
 80049e8:	4626      	moveq	r6, r4
  hsai->SlotInit.FirstBitOffset  = 0;
 80049ea:	6684      	str	r4, [r0, #104]	; 0x68
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80049ec:	f64f 74ff 	movw	r4, #65535	; 0xffff
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80049f0:	bf18      	it	ne
 80049f2:	2601      	movne	r6, #1
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80049f4:	65c5      	str	r5, [r0, #92]	; 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80049f6:	6744      	str	r4, [r0, #116]	; 0x74
  if ((nbslot & 0x1U) != 0U)
 80049f8:	f013 0401 	ands.w	r4, r3, #1
 80049fc:	6506      	str	r6, [r0, #80]	; 0x50
 80049fe:	d1c6      	bne.n	800498e <HAL_SAI_InitProtocol+0x2e>
  if (protocol == SAI_I2S_STANDARD)
 8004a00:	2900      	cmp	r1, #0
 8004a02:	f000 808a 	beq.w	8004b1a <HAL_SAI_InitProtocol+0x1ba>
 8004a06:	f44f 3500 	mov.w	r5, #131072	; 0x20000
 8004a0a:	e9c0 5418 	strd	r5, r4, [r0, #96]	; 0x60
  switch (datasize)
 8004a0e:	2a03      	cmp	r2, #3
 8004a10:	d8bd      	bhi.n	800498e <HAL_SAI_InitProtocol+0x2e>
 8004a12:	e8df f002 	tbb	[pc, r2]
 8004a16:	a0b0      	.short	0xa0b0
 8004a18:	ba8f      	.short	0xba8f
      hsai->FrameInit.FrameLength = 32U * nbslot;
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
      break;
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004a1a:	015b      	lsls	r3, r3, #5
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004a1c:	21e0      	movs	r1, #224	; 0xe0
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004a1e:	2280      	movs	r2, #128	; 0x80
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004a20:	6543      	str	r3, [r0, #84]	; 0x54
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004a22:	6481      	str	r1, [r0, #72]	; 0x48
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004a24:	66c2      	str	r2, [r0, #108]	; 0x6c
 8004a26:	4604      	mov	r4, r0
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8004a28:	f7fb fcd2 	bl	80003d0 <HAL_GetREVID>
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8004a2c:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8004a30:	2b01      	cmp	r3, #1
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8004a32:	6823      	ldr	r3, [r4, #0]
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8004a34:	d09c      	beq.n	8004970 <HAL_SAI_InitProtocol+0x10>
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004a36:	4a5a      	ldr	r2, [pc, #360]	; (8004ba0 <HAL_SAI_InitProtocol+0x240>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d079      	beq.n	8004b30 <HAL_SAI_InitProtocol+0x1d0>
 8004a3c:	3220      	adds	r2, #32
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d076      	beq.n	8004b30 <HAL_SAI_InitProtocol+0x1d0>
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8004a42:	f502 7278 	add.w	r2, r2, #992	; 0x3e0
 8004a46:	4293      	cmp	r3, r2
 8004a48:	f000 819b 	beq.w	8004d82 <HAL_SAI_InitProtocol+0x422>
 8004a4c:	3220      	adds	r2, #32
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	f000 8197 	beq.w	8004d82 <HAL_SAI_InitProtocol+0x422>
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8004a54:	f502 7278 	add.w	r2, r2, #992	; 0x3e0
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	f000 81c3 	beq.w	8004de4 <HAL_SAI_InitProtocol+0x484>
 8004a5e:	3220      	adds	r2, #32
 8004a60:	4293      	cmp	r3, r2
 8004a62:	f000 81bf 	beq.w	8004de4 <HAL_SAI_InitProtocol+0x484>
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8004a66:	4a4f      	ldr	r2, [pc, #316]	; (8004ba4 <HAL_SAI_InitProtocol+0x244>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d002      	beq.n	8004a72 <HAL_SAI_InitProtocol+0x112>
 8004a6c:	3220      	adds	r2, #32
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d18d      	bne.n	800498e <HAL_SAI_InitProtocol+0x2e>
    SaiBaseAddress = SAI4;
 8004a72:	4d4d      	ldr	r5, [pc, #308]	; (8004ba8 <HAL_SAI_InitProtocol+0x248>)
  if (hsai->State == HAL_SAI_STATE_RESET)
 8004a74:	f894 2091 	ldrb.w	r2, [r4, #145]	; 0x91
 8004a78:	f002 01ff 	and.w	r1, r2, #255	; 0xff
 8004a7c:	2a00      	cmp	r2, #0
 8004a7e:	f000 8179 	beq.w	8004d74 <HAL_SAI_InitProtocol+0x414>
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004a82:	4a4a      	ldr	r2, [pc, #296]	; (8004bac <HAL_SAI_InitProtocol+0x24c>)
 8004a84:	484a      	ldr	r0, [pc, #296]	; (8004bb0 <HAL_SAI_InitProtocol+0x250>)
 8004a86:	6812      	ldr	r2, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004a88:	6819      	ldr	r1, [r3, #0]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004a8a:	fba0 0202 	umull	r0, r2, r0, r2
  __HAL_SAI_DISABLE(hsai);
 8004a8e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004a92:	0b12      	lsrs	r2, r2, #12
  __HAL_SAI_DISABLE(hsai);
 8004a94:	6019      	str	r1, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004a96:	0093      	lsls	r3, r2, #2
 8004a98:	2a00      	cmp	r2, #0
 8004a9a:	f000 8163 	beq.w	8004d64 <HAL_SAI_InitProtocol+0x404>
      status = HAL_TIMEOUT;
      break;
    }
    count--;
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004a9e:	6821      	ldr	r1, [r4, #0]
    count--;
 8004aa0:	3b01      	subs	r3, #1
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004aa2:	680a      	ldr	r2, [r1, #0]
 8004aa4:	03d7      	lsls	r7, r2, #15
 8004aa6:	d506      	bpl.n	8004ab6 <HAL_SAI_InitProtocol+0x156>
    if (count == 0U)
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	f000 815b 	beq.w	8004d64 <HAL_SAI_InitProtocol+0x404>
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004aae:	680a      	ldr	r2, [r1, #0]
    count--;
 8004ab0:	3b01      	subs	r3, #1
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004ab2:	03d2      	lsls	r2, r2, #15
 8004ab4:	d4f8      	bmi.n	8004aa8 <HAL_SAI_InitProtocol+0x148>
  switch (hsai->Init.SynchroExt)
 8004ab6:	68e3      	ldr	r3, [r4, #12]
  hsai->State = HAL_SAI_STATE_BUSY;
 8004ab8:	2202      	movs	r2, #2
  switch (hsai->Init.SynchroExt)
 8004aba:	2b01      	cmp	r3, #1
  hsai->State = HAL_SAI_STATE_BUSY;
 8004abc:	f884 2091 	strb.w	r2, [r4, #145]	; 0x91
  switch (hsai->Init.SynchroExt)
 8004ac0:	f000 818b 	beq.w	8004dda <HAL_SAI_InitProtocol+0x47a>
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	bf15      	itete	ne
 8004ac8:	4610      	movne	r0, r2
 8004aca:	2123      	moveq	r1, #35	; 0x23
 8004acc:	2103      	movne	r1, #3
 8004ace:	2022      	moveq	r0, #34	; 0x22
 8004ad0:	bf0b      	itete	eq
 8004ad2:	2621      	moveq	r6, #33	; 0x21
 8004ad4:	2601      	movne	r6, #1
 8004ad6:	2220      	moveq	r2, #32
 8004ad8:	2200      	movne	r2, #0
  switch (hsai->Init.Synchro)
 8004ada:	68a3      	ldr	r3, [r4, #8]
 8004adc:	3b01      	subs	r3, #1
 8004ade:	2b04      	cmp	r3, #4
 8004ae0:	f200 813e 	bhi.w	8004d60 <HAL_SAI_InitProtocol+0x400>
 8004ae4:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004ae8:	00690135 	.word	0x00690135
 8004aec:	00680138 	.word	0x00680138
 8004af0:	018e      	.short	0x018e
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004af2:	2280      	movs	r2, #128	; 0x80
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004af4:	015b      	lsls	r3, r3, #5
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004af6:	6482      	str	r2, [r0, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004af8:	6543      	str	r3, [r0, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004afa:	66c2      	str	r2, [r0, #108]	; 0x6c
 8004afc:	e793      	b.n	8004a26 <HAL_SAI_InitProtocol+0xc6>
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8004afe:	011b      	lsls	r3, r3, #4
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004b00:	2180      	movs	r1, #128	; 0x80
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004b02:	2240      	movs	r2, #64	; 0x40
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8004b04:	6543      	str	r3, [r0, #84]	; 0x54
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004b06:	6481      	str	r1, [r0, #72]	; 0x48
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004b08:	66c2      	str	r2, [r0, #108]	; 0x6c
 8004b0a:	e78c      	b.n	8004a26 <HAL_SAI_InitProtocol+0xc6>
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004b0c:	015b      	lsls	r3, r3, #5
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004b0e:	21c0      	movs	r1, #192	; 0xc0
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004b10:	2280      	movs	r2, #128	; 0x80
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004b12:	6543      	str	r3, [r0, #84]	; 0x54
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004b14:	6481      	str	r1, [r0, #72]	; 0x48
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004b16:	66c2      	str	r2, [r0, #108]	; 0x6c
 8004b18:	e785      	b.n	8004a26 <HAL_SAI_InitProtocol+0xc6>
 8004b1a:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8004b1e:	e9c0 1418 	strd	r1, r4, [r0, #96]	; 0x60
  switch (datasize)
 8004b22:	2a03      	cmp	r2, #3
 8004b24:	f63f af33 	bhi.w	800498e <HAL_SAI_InitProtocol+0x2e>
 8004b28:	e8df f002 	tbb	[pc, r2]
 8004b2c:	2f041525 	.word	0x2f041525
    SaiBaseAddress = SAI1;
 8004b30:	4d20      	ldr	r5, [pc, #128]	; (8004bb4 <HAL_SAI_InitProtocol+0x254>)
 8004b32:	e79f      	b.n	8004a74 <HAL_SAI_InitProtocol+0x114>
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004b34:	085b      	lsrs	r3, r3, #1
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004b36:	25c0      	movs	r5, #192	; 0xc0
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004b38:	2480      	movs	r4, #128	; 0x80
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8004b3a:	2902      	cmp	r1, #2
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004b3c:	ea4f 1283 	mov.w	r2, r3, lsl #6
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004b40:	6485      	str	r5, [r0, #72]	; 0x48
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004b42:	ea4f 1343 	mov.w	r3, r3, lsl #5
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004b46:	66c4      	str	r4, [r0, #108]	; 0x6c
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004b48:	e9c0 2315 	strd	r2, r3, [r0, #84]	; 0x54
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8004b4c:	f47f af6b 	bne.w	8004a26 <HAL_SAI_InitProtocol+0xc6>
      hsai->SlotInit.FirstBitOffset = 8;
 8004b50:	2308      	movs	r3, #8
 8004b52:	6683      	str	r3, [r0, #104]	; 0x68
 8004b54:	e767      	b.n	8004a26 <HAL_SAI_InitProtocol+0xc6>
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004b56:	085b      	lsrs	r3, r3, #1
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004b58:	2280      	movs	r2, #128	; 0x80
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8004b5a:	2902      	cmp	r1, #2
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004b5c:	ea4f 1483 	mov.w	r4, r3, lsl #6
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004b60:	6482      	str	r2, [r0, #72]	; 0x48
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004b62:	ea4f 1343 	mov.w	r3, r3, lsl #5
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004b66:	66c2      	str	r2, [r0, #108]	; 0x6c
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004b68:	e9c0 4315 	strd	r4, r3, [r0, #84]	; 0x54
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8004b6c:	f47f af5b 	bne.w	8004a26 <HAL_SAI_InitProtocol+0xc6>
      hsai->SlotInit.FirstBitOffset = 16;
 8004b70:	2310      	movs	r3, #16
 8004b72:	6683      	str	r3, [r0, #104]	; 0x68
 8004b74:	e757      	b.n	8004a26 <HAL_SAI_InitProtocol+0xc6>
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8004b76:	085b      	lsrs	r3, r3, #1
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004b78:	2480      	movs	r4, #128	; 0x80
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004b7a:	2140      	movs	r1, #64	; 0x40
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8004b7c:	015a      	lsls	r2, r3, #5
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004b7e:	6484      	str	r4, [r0, #72]	; 0x48
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8004b80:	011b      	lsls	r3, r3, #4
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004b82:	66c1      	str	r1, [r0, #108]	; 0x6c
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8004b84:	e9c0 2315 	strd	r2, r3, [r0, #84]	; 0x54
 8004b88:	e74d      	b.n	8004a26 <HAL_SAI_InitProtocol+0xc6>
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004b8a:	085b      	lsrs	r3, r3, #1
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004b8c:	24e0      	movs	r4, #224	; 0xe0
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004b8e:	2180      	movs	r1, #128	; 0x80
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004b90:	019a      	lsls	r2, r3, #6
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004b92:	6484      	str	r4, [r0, #72]	; 0x48
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004b94:	015b      	lsls	r3, r3, #5
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004b96:	66c1      	str	r1, [r0, #108]	; 0x6c
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004b98:	e9c0 2315 	strd	r2, r3, [r0, #84]	; 0x54
 8004b9c:	e743      	b.n	8004a26 <HAL_SAI_InitProtocol+0xc6>
 8004b9e:	bf00      	nop
 8004ba0:	40015804 	.word	0x40015804
 8004ba4:	58005404 	.word	0x58005404
 8004ba8:	58005400 	.word	0x58005400
 8004bac:	2000005c 	.word	0x2000005c
 8004bb0:	95cbec1b 	.word	0x95cbec1b
 8004bb4:	40015800 	.word	0x40015800
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8004bb8:	4602      	mov	r2, r0
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004bba:	f44f 6600 	mov.w	r6, #2048	; 0x800
  SaiBaseAddress->GCR = tmpregisterGCR;
 8004bbe:	602a      	str	r2, [r5, #0]
  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004bc0:	6a23      	ldr	r3, [r4, #32]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d04b      	beq.n	8004c5e <HAL_SAI_InitProtocol+0x2fe>
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004bc6:	6823      	ldr	r3, [r4, #0]
 8004bc8:	4aa1      	ldr	r2, [pc, #644]	; (8004e50 <HAL_SAI_InitProtocol+0x4f0>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	f000 812a 	beq.w	8004e24 <HAL_SAI_InitProtocol+0x4c4>
 8004bd0:	48a0      	ldr	r0, [pc, #640]	; (8004e54 <HAL_SAI_InitProtocol+0x4f4>)
 8004bd2:	1a18      	subs	r0, r3, r0
 8004bd4:	fab0 f080 	clz	r0, r0
 8004bd8:	0940      	lsrs	r0, r0, #5
 8004bda:	2800      	cmp	r0, #0
 8004bdc:	f040 8122 	bne.w	8004e24 <HAL_SAI_InitProtocol+0x4c4>
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8004be0:	4a9d      	ldr	r2, [pc, #628]	; (8004e58 <HAL_SAI_InitProtocol+0x4f8>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	f000 8118 	beq.w	8004e18 <HAL_SAI_InitProtocol+0x4b8>
 8004be8:	3220      	adds	r2, #32
 8004bea:	4293      	cmp	r3, r2
 8004bec:	f000 8114 	beq.w	8004e18 <HAL_SAI_InitProtocol+0x4b8>
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8004bf0:	4a9a      	ldr	r2, [pc, #616]	; (8004e5c <HAL_SAI_InitProtocol+0x4fc>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	f000 810a 	beq.w	8004e0c <HAL_SAI_InitProtocol+0x4ac>
 8004bf8:	3220      	adds	r2, #32
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	f000 8106 	beq.w	8004e0c <HAL_SAI_InitProtocol+0x4ac>
    if (hsai->Instance == SAI4_Block_A)
 8004c00:	4a97      	ldr	r2, [pc, #604]	; (8004e60 <HAL_SAI_InitProtocol+0x500>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	f000 8119 	beq.w	8004e3a <HAL_SAI_InitProtocol+0x4da>
    if (hsai->Instance == SAI4_Block_B)
 8004c08:	4a96      	ldr	r2, [pc, #600]	; (8004e64 <HAL_SAI_InitProtocol+0x504>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	f000 8110 	beq.w	8004e30 <HAL_SAI_InitProtocol+0x4d0>
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8004c10:	69a3      	ldr	r3, [r4, #24]
 8004c12:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004c14:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004c18:	f000 80e6 	beq.w	8004de8 <HAL_SAI_InitProtocol+0x488>
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8004c1c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8004c1e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004c22:	6a22      	ldr	r2, [r4, #32]
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8004c24:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8004c28:	ea4f 0340 	mov.w	r3, r0, lsl #1
 8004c2c:	ea4f 2002 	mov.w	r0, r2, lsl #8
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8004c30:	bf14      	ite	ne
 8004c32:	2201      	movne	r2, #1
 8004c34:	2202      	moveq	r2, #2
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8004c36:	fb02 f200 	mul.w	r2, r2, r0
 8004c3a:	fbb3 f3f2 	udiv	r3, r3, r2
    hsai->Init.Mckdiv = tmpval / 10U;
 8004c3e:	4a8a      	ldr	r2, [pc, #552]	; (8004e68 <HAL_SAI_InitProtocol+0x508>)
 8004c40:	fba2 0203 	umull	r0, r2, r2, r3
 8004c44:	08d2      	lsrs	r2, r2, #3
    if ((tmpval % 10U) > 8U)
 8004c46:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8004c4a:	eba3 0340 	sub.w	r3, r3, r0, lsl #1
 8004c4e:	2b09      	cmp	r3, #9
      hsai->Init.Mckdiv += 1U;
 8004c50:	bf08      	it	eq
 8004c52:	3201      	addeq	r2, #1
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004c54:	2904      	cmp	r1, #4
      hsai->Init.Mckdiv += 1U;
 8004c56:	6262      	str	r2, [r4, #36]	; 0x24
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004c58:	d101      	bne.n	8004c5e <HAL_SAI_InitProtocol+0x2fe>
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8004c5a:	0852      	lsrs	r2, r2, #1
 8004c5c:	6262      	str	r2, [r4, #36]	; 0x24
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004c5e:	6863      	ldr	r3, [r4, #4]
 8004c60:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004c62:	f033 0702 	bics.w	r7, r3, #2
 8004c66:	f040 80b2 	bne.w	8004dce <HAL_SAI_InitProtocol+0x46e>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004c6a:	2a01      	cmp	r2, #1
 8004c6c:	bf18      	it	ne
 8004c6e:	f44f 7700 	movne.w	r7, #512	; 0x200
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8004c72:	f7fb fbad 	bl	80003d0 <HAL_GetREVID>
 8004c76:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004c7a:	6822      	ldr	r2, [r4, #0]
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8004c7c:	f0c0 8096 	bcc.w	8004dac <HAL_SAI_InitProtocol+0x44c>
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004c80:	6811      	ldr	r1, [r2, #0]
 8004c82:	4b7a      	ldr	r3, [pc, #488]	; (8004e6c <HAL_SAI_InitProtocol+0x50c>)
 8004c84:	400b      	ands	r3, r1
 8004c86:	6013      	str	r3, [r2, #0]
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004c88:	6863      	ldr	r3, [r4, #4]
 8004c8a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8004c8c:	e9d4 1211 	ldrd	r1, r2, [r4, #68]	; 0x44
 8004c90:	430b      	orrs	r3, r1
 8004c92:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004c94:	4313      	orrs	r3, r2
 8004c96:	6962      	ldr	r2, [r4, #20]
 8004c98:	4303      	orrs	r3, r0
 8004c9a:	69a0      	ldr	r0, [r4, #24]
 8004c9c:	430b      	orrs	r3, r1
 8004c9e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	6922      	ldr	r2, [r4, #16]
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004ca4:	4303      	orrs	r3, r0
 8004ca6:	6820      	ldr	r0, [r4, #0]
 8004ca8:	430b      	orrs	r3, r1
 8004caa:	6801      	ldr	r1, [r0, #0]
 8004cac:	4313      	orrs	r3, r2
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004cae:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004cb0:	430b      	orrs	r3, r1
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004cb2:	f24f 0120 	movw	r1, #61472	; 0xf020
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004cb6:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8004cba:	4333      	orrs	r3, r6
 8004cbc:	433b      	orrs	r3, r7
 8004cbe:	6003      	str	r3, [r0, #0]
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004cc0:	6826      	ldr	r6, [r4, #0]
 8004cc2:	4b6b      	ldr	r3, [pc, #428]	; (8004e70 <HAL_SAI_InitProtocol+0x510>)
 8004cc4:	6872      	ldr	r2, [r6, #4]
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004cc6:	486b      	ldr	r0, [pc, #428]	; (8004e74 <HAL_SAI_InitProtocol+0x514>)
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004cc8:	4013      	ands	r3, r2
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8004cca:	4a61      	ldr	r2, [pc, #388]	; (8004e50 <HAL_SAI_InitProtocol+0x4f0>)
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004ccc:	6073      	str	r3, [r6, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004cce:	69e3      	ldr	r3, [r4, #28]
 8004cd0:	e9d4 760c 	ldrd	r7, r6, [r4, #48]	; 0x30
 8004cd4:	433b      	orrs	r3, r7
 8004cd6:	6827      	ldr	r7, [r4, #0]
 8004cd8:	4333      	orrs	r3, r6
 8004cda:	687e      	ldr	r6, [r7, #4]
 8004cdc:	4333      	orrs	r3, r6
 8004cde:	607b      	str	r3, [r7, #4]
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004ce0:	6823      	ldr	r3, [r4, #0]
 8004ce2:	689e      	ldr	r6, [r3, #8]
 8004ce4:	4030      	ands	r0, r6
 8004ce6:	6098      	str	r0, [r3, #8]
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004ce8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004cea:	6827      	ldr	r7, [r4, #0]
 8004cec:	e9d4 6017 	ldrd	r6, r0, [r4, #92]	; 0x5c
 8004cf0:	4333      	orrs	r3, r6
 8004cf2:	6d66      	ldr	r6, [r4, #84]	; 0x54
 8004cf4:	4303      	orrs	r3, r0
 8004cf6:	68b8      	ldr	r0, [r7, #8]
 8004cf8:	3e01      	subs	r6, #1
 8004cfa:	4303      	orrs	r3, r0
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004cfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004cfe:	4333      	orrs	r3, r6
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004d00:	3801      	subs	r0, #1
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004d02:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8004d06:	60bb      	str	r3, [r7, #8]
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004d08:	6820      	ldr	r0, [r4, #0]
 8004d0a:	68c3      	ldr	r3, [r0, #12]
 8004d0c:	400b      	ands	r3, r1
 8004d0e:	60c3      	str	r3, [r0, #12]
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004d10:	6820      	ldr	r0, [r4, #0]
 8004d12:	e9d4 361a 	ldrd	r3, r6, [r4, #104]	; 0x68
 8004d16:	68c1      	ldr	r1, [r0, #12]
 8004d18:	4333      	orrs	r3, r6
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004d1a:	6f66      	ldr	r6, [r4, #116]	; 0x74
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004d1c:	430b      	orrs	r3, r1
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004d1e:	6f21      	ldr	r1, [r4, #112]	; 0x70
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004d20:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004d24:	3901      	subs	r1, #1
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004d26:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004d2a:	60c3      	str	r3, [r0, #12]
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8004d2c:	6823      	ldr	r3, [r4, #0]
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d029      	beq.n	8004d86 <HAL_SAI_InitProtocol+0x426>
 8004d32:	f102 52c0 	add.w	r2, r2, #402653184	; 0x18000000
 8004d36:	f5a2 3282 	sub.w	r2, r2, #66560	; 0x10400
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d023      	beq.n	8004d86 <HAL_SAI_InitProtocol+0x426>
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004d3e:	2300      	movs	r3, #0
  hsai->State = HAL_SAI_STATE_READY;
 8004d40:	2201      	movs	r2, #1
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004d42:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  return HAL_OK;
 8004d46:	4618      	mov	r0, r3
  __HAL_UNLOCK(hsai);
 8004d48:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
  hsai->State = HAL_SAI_STATE_READY;
 8004d4c:	f884 2091 	strb.w	r2, [r4, #145]	; 0x91
}
 8004d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004d52:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8004d56:	e732      	b.n	8004bbe <HAL_SAI_InitProtocol+0x25e>
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004d58:	4632      	mov	r2, r6
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004d5a:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8004d5e:	e72e      	b.n	8004bbe <HAL_SAI_InitProtocol+0x25e>
      syncen_bits = 0;
 8004d60:	2600      	movs	r6, #0
 8004d62:	e72c      	b.n	8004bbe <HAL_SAI_InitProtocol+0x25e>
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004d64:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
    return HAL_ERROR;
 8004d68:	2001      	movs	r0, #1
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004d6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d6e:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
}
 8004d72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hsai->Lock = HAL_UNLOCKED;
 8004d74:	f884 1090 	strb.w	r1, [r4, #144]	; 0x90
    HAL_SAI_MspInit(hsai);
 8004d78:	4620      	mov	r0, r4
 8004d7a:	f001 ffb3 	bl	8006ce4 <HAL_SAI_MspInit>
 8004d7e:	6823      	ldr	r3, [r4, #0]
 8004d80:	e67f      	b.n	8004a82 <HAL_SAI_InitProtocol+0x122>
    SaiBaseAddress = SAI2;
 8004d82:	4d3d      	ldr	r5, [pc, #244]	; (8004e78 <HAL_SAI_InitProtocol+0x518>)
 8004d84:	e676      	b.n	8004a74 <HAL_SAI_InitProtocol+0x114>
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8004d86:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8004d88:	f023 0301 	bic.w	r3, r3, #1
 8004d8c:	646b      	str	r3, [r5, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8004d8e:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d1d3      	bne.n	8004d3e <HAL_SAI_InitProtocol+0x3de>
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8004d96:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	; 0x3c
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8004d9a:	3a01      	subs	r2, #1
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8004d9c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004da0:	646b      	str	r3, [r5, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8004da2:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8004da4:	f043 0301 	orr.w	r3, r3, #1
 8004da8:	646b      	str	r3, [r5, #68]	; 0x44
 8004daa:	e7c8      	b.n	8004d3e <HAL_SAI_InitProtocol+0x3de>
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004dac:	6811      	ldr	r1, [r2, #0]
 8004dae:	4b33      	ldr	r3, [pc, #204]	; (8004e7c <HAL_SAI_InitProtocol+0x51c>)
 8004db0:	400b      	ands	r3, r1
 8004db2:	6013      	str	r3, [r2, #0]
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004db4:	6863      	ldr	r3, [r4, #4]
 8004db6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004db8:	e9d4 2011 	ldrd	r2, r0, [r4, #68]	; 0x44
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004dc0:	4303      	orrs	r3, r0
 8004dc2:	6960      	ldr	r0, [r4, #20]
 8004dc4:	430b      	orrs	r3, r1
 8004dc6:	69a1      	ldr	r1, [r4, #24]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004dcc:	e76a      	b.n	8004ca4 <HAL_SAI_InitProtocol+0x344>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004dce:	2a01      	cmp	r2, #1
 8004dd0:	bf14      	ite	ne
 8004dd2:	2700      	movne	r7, #0
 8004dd4:	f44f 7700 	moveq.w	r7, #512	; 0x200
 8004dd8:	e74b      	b.n	8004c72 <HAL_SAI_InitProtocol+0x312>
  switch (hsai->Init.SynchroExt)
 8004dda:	2113      	movs	r1, #19
 8004ddc:	2012      	movs	r0, #18
 8004dde:	2611      	movs	r6, #17
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004de0:	2210      	movs	r2, #16
 8004de2:	e67a      	b.n	8004ada <HAL_SAI_InitProtocol+0x17a>
    SaiBaseAddress = SAI3;
 8004de4:	4d26      	ldr	r5, [pc, #152]	; (8004e80 <HAL_SAI_InitProtocol+0x520>)
 8004de6:	e645      	b.n	8004a74 <HAL_SAI_InitProtocol+0x114>
      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004de8:	2904      	cmp	r1, #4
 8004dea:	d02c      	beq.n	8004e46 <HAL_SAI_InitProtocol+0x4e6>
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8004dec:	2908      	cmp	r1, #8
 8004dee:	d02c      	beq.n	8004e4a <HAL_SAI_InitProtocol+0x4ea>
        tmpframelength = hsai->FrameInit.FrameLength;
 8004df0:	6d67      	ldr	r7, [r4, #84]	; 0x54
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8004df2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004df6:	6a22      	ldr	r2, [r4, #32]
 8004df8:	0043      	lsls	r3, r0, #1
 8004dfa:	fb02 f207 	mul.w	r2, r2, r7
 8004dfe:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e02:	e71c      	b.n	8004c3e <HAL_SAI_InitProtocol+0x2de>
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8004e04:	460a      	mov	r2, r1
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004e06:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8004e0a:	e6d8      	b.n	8004bbe <HAL_SAI_InitProtocol+0x25e>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 8004e0c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004e10:	f7ff fc2c 	bl	800466c <HAL_RCCEx_GetPeriphCLKFreq>
 8004e14:	6823      	ldr	r3, [r4, #0]
 8004e16:	e6f3      	b.n	8004c00 <HAL_SAI_InitProtocol+0x2a0>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004e18:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004e1c:	f7ff fc26 	bl	800466c <HAL_RCCEx_GetPeriphCLKFreq>
 8004e20:	6823      	ldr	r3, [r4, #0]
 8004e22:	e6e5      	b.n	8004bf0 <HAL_SAI_InitProtocol+0x290>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004e24:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004e28:	f7ff fc20 	bl	800466c <HAL_RCCEx_GetPeriphCLKFreq>
 8004e2c:	6823      	ldr	r3, [r4, #0]
 8004e2e:	e6d7      	b.n	8004be0 <HAL_SAI_InitProtocol+0x280>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8004e30:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004e34:	f7ff fc1a 	bl	800466c <HAL_RCCEx_GetPeriphCLKFreq>
 8004e38:	e6ea      	b.n	8004c10 <HAL_SAI_InitProtocol+0x2b0>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8004e3a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004e3e:	f7ff fc15 	bl	800466c <HAL_RCCEx_GetPeriphCLKFreq>
 8004e42:	6823      	ldr	r3, [r4, #0]
 8004e44:	e6e0      	b.n	8004c08 <HAL_SAI_InitProtocol+0x2a8>
        tmpframelength = 64U;
 8004e46:	2740      	movs	r7, #64	; 0x40
 8004e48:	e7d3      	b.n	8004df2 <HAL_SAI_InitProtocol+0x492>
        tmpframelength = 256U;
 8004e4a:	f44f 7780 	mov.w	r7, #256	; 0x100
 8004e4e:	e7d0      	b.n	8004df2 <HAL_SAI_InitProtocol+0x492>
 8004e50:	40015804 	.word	0x40015804
 8004e54:	40015824 	.word	0x40015824
 8004e58:	40015c04 	.word	0x40015c04
 8004e5c:	40016004 	.word	0x40016004
 8004e60:	58005404 	.word	0x58005404
 8004e64:	58005424 	.word	0x58005424
 8004e68:	cccccccd 	.word	0xcccccccd
 8004e6c:	f005c010 	.word	0xf005c010
 8004e70:	ffff1ff0 	.word	0xffff1ff0
 8004e74:	fff88000 	.word	0xfff88000
 8004e78:	40015c00 	.word	0x40015c00
 8004e7c:	f805c010 	.word	0xf805c010
 8004e80:	40016000 	.word	0x40016000

08004e84 <HAL_SAI_Transmit_DMA>:
{
 8004e84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e88:	460f      	mov	r7, r1
 8004e8a:	4604      	mov	r4, r0
 8004e8c:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8004e8e:	f7fb fa87 	bl	80003a0 <HAL_GetTick>
  if ((pData == NULL) || (Size == 0U))
 8004e92:	2f00      	cmp	r7, #0
 8004e94:	d064      	beq.n	8004f60 <HAL_SAI_Transmit_DMA+0xdc>
 8004e96:	fab8 f588 	clz	r5, r8
 8004e9a:	096d      	lsrs	r5, r5, #5
 8004e9c:	2d00      	cmp	r5, #0
 8004e9e:	d15f      	bne.n	8004f60 <HAL_SAI_Transmit_DMA+0xdc>
  if (hsai->State == HAL_SAI_STATE_READY)
 8004ea0:	f894 6091 	ldrb.w	r6, [r4, #145]	; 0x91
 8004ea4:	b2f6      	uxtb	r6, r6
 8004ea6:	2e01      	cmp	r6, #1
 8004ea8:	d156      	bne.n	8004f58 <HAL_SAI_Transmit_DMA+0xd4>
    __HAL_LOCK(hsai);
 8004eaa:	f894 3090 	ldrb.w	r3, [r4, #144]	; 0x90
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d052      	beq.n	8004f58 <HAL_SAI_Transmit_DMA+0xd4>
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8004eb2:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8004eb6:	2112      	movs	r1, #18
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8004eb8:	4a37      	ldr	r2, [pc, #220]	; (8004f98 <HAL_SAI_Transmit_DMA+0x114>)
 8004eba:	4681      	mov	r9, r0
    hsai->pBuffPtr = pData;
 8004ebc:	67a7      	str	r7, [r4, #120]	; 0x78
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004ebe:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
    hsai->XferSize = Size;
 8004ec2:	f8a4 807c 	strh.w	r8, [r4, #124]	; 0x7c
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8004ec6:	f884 1091 	strb.w	r1, [r4, #145]	; 0x91
    __HAL_LOCK(hsai);
 8004eca:	f884 6090 	strb.w	r6, [r4, #144]	; 0x90
    hsai->XferCount = Size;
 8004ece:	f8a4 807e 	strh.w	r8, [r4, #126]	; 0x7e
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8004ed2:	4932      	ldr	r1, [pc, #200]	; (8004f9c <HAL_SAI_Transmit_DMA+0x118>)
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8004ed4:	641a      	str	r2, [r3, #64]	; 0x40
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8004ed6:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8004eda:	4a31      	ldr	r2, [pc, #196]	; (8004fa0 <HAL_SAI_Transmit_DMA+0x11c>)
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8004edc:	63d9      	str	r1, [r3, #60]	; 0x3c
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8004ede:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8004ee2:	64da      	str	r2, [r3, #76]	; 0x4c
    hsai->hdmatx->XferAbortCallback = NULL;
 8004ee4:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8004ee8:	651d      	str	r5, [r3, #80]	; 0x50
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8004eea:	6822      	ldr	r2, [r4, #0]
 8004eec:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 8004ef0:	321c      	adds	r2, #28
 8004ef2:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8004ef4:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8004ef8:	f7fc fbfc 	bl	80016f4 <HAL_DMA_Start_IT>
 8004efc:	4607      	mov	r7, r0
 8004efe:	2800      	cmp	r0, #0
 8004f00:	d132      	bne.n	8004f68 <HAL_SAI_Transmit_DMA+0xe4>
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8004f02:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004f04:	6863      	ldr	r3, [r4, #4]
 8004f06:	2a08      	cmp	r2, #8
 8004f08:	d03c      	beq.n	8004f84 <HAL_SAI_Transmit_DMA+0x100>
 8004f0a:	2005      	movs	r0, #5
 8004f0c:	2261      	movs	r2, #97	; 0x61
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8004f0e:	6821      	ldr	r1, [r4, #0]
  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004f10:	3b02      	subs	r3, #2
    tmpIT |= SAI_IT_WCKCFG;
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	bf88      	it	hi
 8004f16:	4602      	movhi	r2, r0
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8004f18:	690b      	ldr	r3, [r1, #16]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	610b      	str	r3, [r1, #16]
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8004f1e:	6822      	ldr	r2, [r4, #0]
 8004f20:	6813      	ldr	r3, [r2, #0]
 8004f22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f26:	6013      	str	r3, [r2, #0]
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8004f28:	e006      	b.n	8004f38 <HAL_SAI_Transmit_DMA+0xb4>
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8004f2a:	f7fb fa39 	bl	80003a0 <HAL_GetTick>
 8004f2e:	eba0 0009 	sub.w	r0, r0, r9
 8004f32:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004f36:	d81b      	bhi.n	8004f70 <HAL_SAI_Transmit_DMA+0xec>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8004f38:	6822      	ldr	r2, [r4, #0]
 8004f3a:	6955      	ldr	r5, [r2, #20]
 8004f3c:	f415 25e0 	ands.w	r5, r5, #458752	; 0x70000
 8004f40:	d0f3      	beq.n	8004f2a <HAL_SAI_Transmit_DMA+0xa6>
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8004f42:	6813      	ldr	r3, [r2, #0]
 8004f44:	03db      	lsls	r3, r3, #15
 8004f46:	d403      	bmi.n	8004f50 <HAL_SAI_Transmit_DMA+0xcc>
      __HAL_SAI_ENABLE(hsai);
 8004f48:	6813      	ldr	r3, [r2, #0]
 8004f4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f4e:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hsai);
 8004f50:	2300      	movs	r3, #0
 8004f52:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
    return HAL_OK;
 8004f56:	e000      	b.n	8004f5a <HAL_SAI_Transmit_DMA+0xd6>
    return HAL_BUSY;
 8004f58:	2702      	movs	r7, #2
}
 8004f5a:	4638      	mov	r0, r7
 8004f5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return  HAL_ERROR;
 8004f60:	2701      	movs	r7, #1
}
 8004f62:	4638      	mov	r0, r7
 8004f64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      __HAL_UNLOCK(hsai);
 8004f68:	f884 5090 	strb.w	r5, [r4, #144]	; 0x90
      return  HAL_ERROR;
 8004f6c:	4637      	mov	r7, r6
 8004f6e:	e7f4      	b.n	8004f5a <HAL_SAI_Transmit_DMA+0xd6>
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004f70:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
        return HAL_TIMEOUT;
 8004f74:	2703      	movs	r7, #3
        __HAL_UNLOCK(hsai);
 8004f76:	f884 5090 	strb.w	r5, [r4, #144]	; 0x90
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f7e:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
        return HAL_TIMEOUT;
 8004f82:	e7ea      	b.n	8004f5a <HAL_SAI_Transmit_DMA+0xd6>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8004f84:	f023 0202 	bic.w	r2, r3, #2
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8004f88:	2a01      	cmp	r2, #1
 8004f8a:	bf0b      	itete	eq
 8004f8c:	2015      	moveq	r0, #21
 8004f8e:	2005      	movne	r0, #5
 8004f90:	2271      	moveq	r2, #113	; 0x71
 8004f92:	2261      	movne	r2, #97	; 0x61
 8004f94:	e7bb      	b.n	8004f0e <HAL_SAI_Transmit_DMA+0x8a>
 8004f96:	bf00      	nop
 8004f98:	080050f1 	.word	0x080050f1
 8004f9c:	08005089 	.word	0x08005089
 8004fa0:	08005179 	.word	0x08005179

08004fa4 <HAL_SAI_Receive_DMA>:
  if ((pData == NULL) || (Size == 0U))
 8004fa4:	2900      	cmp	r1, #0
 8004fa6:	d057      	beq.n	8005058 <HAL_SAI_Receive_DMA+0xb4>
{
 8004fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((pData == NULL) || (Size == 0U))
 8004faa:	fab2 f582 	clz	r5, r2
 8004fae:	096d      	lsrs	r5, r5, #5
 8004fb0:	2d00      	cmp	r5, #0
 8004fb2:	d14f      	bne.n	8005054 <HAL_SAI_Receive_DMA+0xb0>
  if (hsai->State == HAL_SAI_STATE_READY)
 8004fb4:	f890 6091 	ldrb.w	r6, [r0, #145]	; 0x91
 8004fb8:	b2f6      	uxtb	r6, r6
 8004fba:	2e01      	cmp	r6, #1
 8004fbc:	d148      	bne.n	8005050 <HAL_SAI_Receive_DMA+0xac>
    __HAL_LOCK(hsai);
 8004fbe:	f890 3090 	ldrb.w	r3, [r0, #144]	; 0x90
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d044      	beq.n	8005050 <HAL_SAI_Receive_DMA+0xac>
 8004fc6:	4604      	mov	r4, r0
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8004fc8:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8004fcc:	2722      	movs	r7, #34	; 0x22
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8004fce:	482a      	ldr	r0, [pc, #168]	; (8005078 <HAL_SAI_Receive_DMA+0xd4>)
    hsai->pBuffPtr = pData;
 8004fd0:	67a1      	str	r1, [r4, #120]	; 0x78
    hsai->XferSize = Size;
 8004fd2:	f8a4 207c 	strh.w	r2, [r4, #124]	; 0x7c
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004fd6:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
    hsai->XferCount = Size;
 8004fda:	f8a4 207e 	strh.w	r2, [r4, #126]	; 0x7e
    __HAL_LOCK(hsai);
 8004fde:	f884 6090 	strb.w	r6, [r4, #144]	; 0x90
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8004fe2:	f884 7091 	strb.w	r7, [r4, #145]	; 0x91
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8004fe6:	4925      	ldr	r1, [pc, #148]	; (800507c <HAL_SAI_Receive_DMA+0xd8>)
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8004fe8:	6418      	str	r0, [r3, #64]	; 0x40
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8004fea:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8004fee:	4a24      	ldr	r2, [pc, #144]	; (8005080 <HAL_SAI_Receive_DMA+0xdc>)
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8004ff0:	63d9      	str	r1, [r3, #60]	; 0x3c
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8004ff2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8004ff6:	64da      	str	r2, [r3, #76]	; 0x4c
    hsai->hdmarx->XferAbortCallback = NULL;
 8004ff8:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8004ffc:	651d      	str	r5, [r3, #80]	; 0x50
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8004ffe:	6821      	ldr	r1, [r4, #0]
 8005000:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 8005004:	311c      	adds	r1, #28
 8005006:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8005008:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800500c:	f7fc fb72 	bl	80016f4 <HAL_DMA_Start_IT>
 8005010:	bb20      	cbnz	r0, 800505c <HAL_SAI_Receive_DMA+0xb8>
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005012:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005014:	6863      	ldr	r3, [r4, #4]
 8005016:	2a08      	cmp	r2, #8
 8005018:	d024      	beq.n	8005064 <HAL_SAI_Receive_DMA+0xc0>
 800501a:	2505      	movs	r5, #5
 800501c:	2261      	movs	r2, #97	; 0x61
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800501e:	6821      	ldr	r1, [r4, #0]
  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005020:	3b02      	subs	r3, #2
    tmpIT |= SAI_IT_WCKCFG;
 8005022:	2b01      	cmp	r3, #1
 8005024:	bf88      	it	hi
 8005026:	462a      	movhi	r2, r5
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005028:	690b      	ldr	r3, [r1, #16]
 800502a:	4313      	orrs	r3, r2
 800502c:	610b      	str	r3, [r1, #16]
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800502e:	6822      	ldr	r2, [r4, #0]
 8005030:	6813      	ldr	r3, [r2, #0]
 8005032:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005036:	6013      	str	r3, [r2, #0]
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005038:	6823      	ldr	r3, [r4, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	03d2      	lsls	r2, r2, #15
 800503e:	d403      	bmi.n	8005048 <HAL_SAI_Receive_DMA+0xa4>
      __HAL_SAI_ENABLE(hsai);
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005046:	601a      	str	r2, [r3, #0]
    __HAL_UNLOCK(hsai);
 8005048:	2300      	movs	r3, #0
 800504a:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
}
 800504e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8005050:	2002      	movs	r0, #2
}
 8005052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return  HAL_ERROR;
 8005054:	2001      	movs	r0, #1
}
 8005056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return  HAL_ERROR;
 8005058:	2001      	movs	r0, #1
}
 800505a:	4770      	bx	lr
      __HAL_UNLOCK(hsai);
 800505c:	f884 5090 	strb.w	r5, [r4, #144]	; 0x90
      return  HAL_ERROR;
 8005060:	4630      	mov	r0, r6
}
 8005062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005064:	f023 0202 	bic.w	r2, r3, #2
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005068:	2a01      	cmp	r2, #1
 800506a:	bf0b      	itete	eq
 800506c:	2515      	moveq	r5, #21
 800506e:	2505      	movne	r5, #5
 8005070:	2271      	moveq	r2, #113	; 0x71
 8005072:	2261      	movne	r2, #97	; 0x61
 8005074:	e7d3      	b.n	800501e <HAL_SAI_Receive_DMA+0x7a>
 8005076:	bf00      	nop
 8005078:	08005169 	.word	0x08005169
 800507c:	08005101 	.word	0x08005101
 8005080:	08005179 	.word	0x08005179

08005084 <HAL_SAI_TxCpltCallback>:
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop

08005088 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005088:	b538      	push	{r3, r4, r5, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800508a:	69c3      	ldr	r3, [r0, #28]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800508c:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800508e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005092:	d01a      	beq.n	80050ca <SAI_DMATxCplt+0x42>
  {
    hsai->XferCount = 0;
 8005094:	2300      	movs	r3, #0

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8005096:	6802      	ldr	r2, [r0, #0]
    hsai->XferCount = 0;
 8005098:	f8a0 307e 	strh.w	r3, [r0, #126]	; 0x7e
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800509c:	6813      	ldr	r3, [r2, #0]
 800509e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80050a2:	6013      	str	r3, [r2, #0]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80050a4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80050a6:	2b08      	cmp	r3, #8
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80050a8:	6843      	ldr	r3, [r0, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80050aa:	d011      	beq.n	80050d0 <SAI_DMATxCplt+0x48>
 80050ac:	f06f 0261 	mvn.w	r2, #97	; 0x61
 80050b0:	f06f 0505 	mvn.w	r5, #5
  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80050b4:	3b02      	subs	r3, #2

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80050b6:	6801      	ldr	r1, [r0, #0]

    hsai->State = HAL_SAI_STATE_READY;
 80050b8:	2401      	movs	r4, #1
  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80050ba:	42a3      	cmp	r3, r4
 80050bc:	bf88      	it	hi
 80050be:	462a      	movhi	r2, r5
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80050c0:	690b      	ldr	r3, [r1, #16]
 80050c2:	4013      	ands	r3, r2
 80050c4:	610b      	str	r3, [r1, #16]
    hsai->State = HAL_SAI_STATE_READY;
 80050c6:	f880 4091 	strb.w	r4, [r0, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 80050ca:	f7ff ffdb 	bl	8005084 <HAL_SAI_TxCpltCallback>
#endif
}
 80050ce:	bd38      	pop	{r3, r4, r5, pc}
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80050d0:	f023 0202 	bic.w	r2, r3, #2
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80050d4:	2a01      	cmp	r2, #1
 80050d6:	bf0b      	itete	eq
 80050d8:	f06f 0271 	mvneq.w	r2, #113	; 0x71
 80050dc:	f06f 0261 	mvnne.w	r2, #97	; 0x61
 80050e0:	f06f 0515 	mvneq.w	r5, #21
 80050e4:	f06f 0505 	mvnne.w	r5, #5
 80050e8:	e7e4      	b.n	80050b4 <SAI_DMATxCplt+0x2c>
 80050ea:	bf00      	nop

080050ec <HAL_SAI_TxHalfCpltCallback>:
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop

080050f0 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80050f0:	b508      	push	{r3, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 80050f2:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80050f4:	f7ff fffa 	bl	80050ec <HAL_SAI_TxHalfCpltCallback>
#endif
}
 80050f8:	bd08      	pop	{r3, pc}
 80050fa:	bf00      	nop

080050fc <HAL_SAI_RxCpltCallback>:
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop

08005100 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8005100:	b538      	push	{r3, r4, r5, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005102:	69c3      	ldr	r3, [r0, #28]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005104:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005106:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800510a:	d01a      	beq.n	8005142 <SAI_DMARxCplt+0x42>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800510c:	6802      	ldr	r2, [r0, #0]
    hsai->XferCount = 0;
 800510e:	2100      	movs	r1, #0
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8005110:	6813      	ldr	r3, [r2, #0]
 8005112:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005116:	6013      	str	r3, [r2, #0]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005118:	6c43      	ldr	r3, [r0, #68]	; 0x44
    hsai->XferCount = 0;
 800511a:	f8a0 107e 	strh.w	r1, [r0, #126]	; 0x7e
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800511e:	2b08      	cmp	r3, #8
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005120:	6843      	ldr	r3, [r0, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005122:	d011      	beq.n	8005148 <SAI_DMARxCplt+0x48>
 8005124:	f06f 0261 	mvn.w	r2, #97	; 0x61
 8005128:	f06f 0505 	mvn.w	r5, #5
  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800512c:	3b02      	subs	r3, #2

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800512e:	6801      	ldr	r1, [r0, #0]

    hsai->State = HAL_SAI_STATE_READY;
 8005130:	2401      	movs	r4, #1
  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005132:	42a3      	cmp	r3, r4
 8005134:	bf88      	it	hi
 8005136:	462a      	movhi	r2, r5
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005138:	690b      	ldr	r3, [r1, #16]
 800513a:	4013      	ands	r3, r2
 800513c:	610b      	str	r3, [r1, #16]
    hsai->State = HAL_SAI_STATE_READY;
 800513e:	f880 4091 	strb.w	r4, [r0, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8005142:	f7ff ffdb 	bl	80050fc <HAL_SAI_RxCpltCallback>
#endif
}
 8005146:	bd38      	pop	{r3, r4, r5, pc}
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005148:	f023 0202 	bic.w	r2, r3, #2
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800514c:	2a01      	cmp	r2, #1
 800514e:	bf0b      	itete	eq
 8005150:	f06f 0271 	mvneq.w	r2, #113	; 0x71
 8005154:	f06f 0261 	mvnne.w	r2, #97	; 0x61
 8005158:	f06f 0515 	mvneq.w	r5, #21
 800515c:	f06f 0505 	mvnne.w	r5, #5
 8005160:	e7e4      	b.n	800512c <SAI_DMARxCplt+0x2c>
 8005162:	bf00      	nop

08005164 <HAL_SAI_RxHalfCpltCallback>:
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop

08005168 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005168:	b508      	push	{r3, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800516a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800516c:	f7ff fffa 	bl	8005164 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8005170:	bd08      	pop	{r3, pc}
 8005172:	bf00      	nop

08005174 <HAL_SAI_ErrorCallback>:
 8005174:	4770      	bx	lr
 8005176:	bf00      	nop

08005178 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005178:	b538      	push	{r3, r4, r5, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800517a:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800517c:	f7fd fae0 	bl	8002740 <HAL_DMA_GetError>
 8005180:	2802      	cmp	r0, #2
 8005182:	d02a      	beq.n	80051da <SAI_DMAError+0x62>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005184:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005188:	6821      	ldr	r1, [r4, #0]
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800518a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800518e:	4a17      	ldr	r2, [pc, #92]	; (80051ec <SAI_DMAError+0x74>)
 8005190:	4d17      	ldr	r5, [pc, #92]	; (80051f0 <SAI_DMAError+0x78>)
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005192:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005196:	680b      	ldr	r3, [r1, #0]
 8005198:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800519c:	600b      	str	r3, [r1, #0]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800519e:	6812      	ldr	r2, [r2, #0]
  __HAL_SAI_DISABLE(hsai);
 80051a0:	6820      	ldr	r0, [r4, #0]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80051a2:	fba5 3202 	umull	r3, r2, r5, r2
  __HAL_SAI_DISABLE(hsai);
 80051a6:	6801      	ldr	r1, [r0, #0]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80051a8:	0b12      	lsrs	r2, r2, #12
  __HAL_SAI_DISABLE(hsai);
 80051aa:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
    if (count == 0U)
 80051ae:	0093      	lsls	r3, r2, #2
  __HAL_SAI_DISABLE(hsai);
 80051b0:	6001      	str	r1, [r0, #0]
    if (count == 0U)
 80051b2:	b19a      	cbz	r2, 80051dc <SAI_DMAError+0x64>
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80051b4:	6821      	ldr	r1, [r4, #0]
    count--;
 80051b6:	3b01      	subs	r3, #1
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80051b8:	680a      	ldr	r2, [r1, #0]
 80051ba:	03d0      	lsls	r0, r2, #15
 80051bc:	d504      	bpl.n	80051c8 <SAI_DMAError+0x50>
    if (count == 0U)
 80051be:	b16b      	cbz	r3, 80051dc <SAI_DMAError+0x64>
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80051c0:	680a      	ldr	r2, [r1, #0]
    count--;
 80051c2:	3b01      	subs	r3, #1
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80051c4:	03d2      	lsls	r2, r2, #15
 80051c6:	d4fa      	bmi.n	80051be <SAI_DMAError+0x46>
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 80051c8:	2201      	movs	r2, #1

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 80051ca:	2300      	movs	r3, #0

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 80051cc:	4620      	mov	r0, r4
    hsai->State = HAL_SAI_STATE_READY;
 80051ce:	f884 2091 	strb.w	r2, [r4, #145]	; 0x91
    hsai->XferCount = 0U;
 80051d2:	f8a4 307e 	strh.w	r3, [r4, #126]	; 0x7e
    HAL_SAI_ErrorCallback(hsai);
 80051d6:	f7ff ffcd 	bl	8005174 <HAL_SAI_ErrorCallback>
#endif
  }
}
 80051da:	bd38      	pop	{r3, r4, r5, pc}
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80051dc:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80051e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051e4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
 80051e8:	e7ee      	b.n	80051c8 <SAI_DMAError+0x50>
 80051ea:	bf00      	nop
 80051ec:	2000005c 	.word	0x2000005c
 80051f0:	95cbec1b 	.word	0x95cbec1b

080051f4 <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 80051f4:	6801      	ldr	r1, [r0, #0]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 80051f6:	4a30      	ldr	r2, [pc, #192]	; (80052b8 <SPI_CloseTransfer+0xc4>)
{
 80051f8:	b410      	push	{r4}
  uint32_t itflag = hspi->Instance->SR;
 80051fa:	694b      	ldr	r3, [r1, #20]
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80051fc:	698c      	ldr	r4, [r1, #24]
 80051fe:	f044 0408 	orr.w	r4, r4, #8
 8005202:	618c      	str	r4, [r1, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005204:	6804      	ldr	r4, [r0, #0]
 8005206:	69a1      	ldr	r1, [r4, #24]
 8005208:	f041 0110 	orr.w	r1, r1, #16
 800520c:	61a1      	str	r1, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 800520e:	6804      	ldr	r4, [r0, #0]
 8005210:	6821      	ldr	r1, [r4, #0]
 8005212:	f021 0101 	bic.w	r1, r1, #1
 8005216:	6021      	str	r1, [r4, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8005218:	6801      	ldr	r1, [r0, #0]
 800521a:	690c      	ldr	r4, [r1, #16]
 800521c:	4022      	ands	r2, r4
 800521e:	610a      	str	r2, [r1, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005220:	6801      	ldr	r1, [r0, #0]
 8005222:	688a      	ldr	r2, [r1, #8]
 8005224:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005228:	608a      	str	r2, [r1, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800522a:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 800522e:	2a04      	cmp	r2, #4
 8005230:	d001      	beq.n	8005236 <SPI_CloseTransfer+0x42>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005232:	069c      	lsls	r4, r3, #26
 8005234:	d433      	bmi.n	800529e <SPI_CloseTransfer+0xaa>
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005236:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 800523a:	2a03      	cmp	r2, #3
 800523c:	d001      	beq.n	8005242 <SPI_CloseTransfer+0x4e>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800523e:	0659      	lsls	r1, r3, #25
 8005240:	d421      	bmi.n	8005286 <SPI_CloseTransfer+0x92>
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8005242:	059a      	lsls	r2, r3, #22
 8005244:	d50a      	bpl.n	800525c <SPI_CloseTransfer+0x68>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005246:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800524a:	6801      	ldr	r1, [r0, #0]
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800524c:	f042 0201 	orr.w	r2, r2, #1
 8005250:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005254:	698a      	ldr	r2, [r1, #24]
 8005256:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800525a:	618a      	str	r2, [r1, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800525c:	05db      	lsls	r3, r3, #23
 800525e:	d50a      	bpl.n	8005276 <SPI_CloseTransfer+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005260:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005264:	6802      	ldr	r2, [r0, #0]
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005266:	f043 0308 	orr.w	r3, r3, #8
 800526a:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800526e:	6993      	ldr	r3, [r2, #24]
 8005270:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005274:	6193      	str	r3, [r2, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8005276:	2300      	movs	r3, #0
  hspi->RxXferCount = (uint16_t)0UL;
}
 8005278:	f85d 4b04 	ldr.w	r4, [sp], #4
  hspi->TxXferCount = (uint16_t)0UL;
 800527c:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8005280:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
}
 8005284:	4770      	bx	lr
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005286:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800528a:	6801      	ldr	r1, [r0, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800528c:	f042 0204 	orr.w	r2, r2, #4
 8005290:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005294:	698a      	ldr	r2, [r1, #24]
 8005296:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800529a:	618a      	str	r2, [r1, #24]
 800529c:	e7d1      	b.n	8005242 <SPI_CloseTransfer+0x4e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800529e:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80052a2:	6801      	ldr	r1, [r0, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80052a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80052a8:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80052ac:	698a      	ldr	r2, [r1, #24]
 80052ae:	f042 0220 	orr.w	r2, r2, #32
 80052b2:	618a      	str	r2, [r1, #24]
 80052b4:	e7bf      	b.n	8005236 <SPI_CloseTransfer+0x42>
 80052b6:	bf00      	nop
 80052b8:	fffffc90 	.word	0xfffffc90

080052bc <HAL_SPI_Init>:
  if (hspi == NULL)
 80052bc:	2800      	cmp	r0, #0
 80052be:	f000 809b 	beq.w	80053f8 <HAL_SPI_Init+0x13c>
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80052c2:	4955      	ldr	r1, [pc, #340]	; (8005418 <HAL_SPI_Init+0x15c>)
{
 80052c4:	b538      	push	{r3, r4, r5, lr}
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80052c6:	6802      	ldr	r2, [r0, #0]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052c8:	2300      	movs	r3, #0
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80052ca:	428a      	cmp	r2, r1
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052cc:	6283      	str	r3, [r0, #40]	; 0x28
 80052ce:	68c3      	ldr	r3, [r0, #12]
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80052d0:	d013      	beq.n	80052fa <HAL_SPI_Init+0x3e>
 80052d2:	f5a1 4178 	sub.w	r1, r1, #63488	; 0xf800
 80052d6:	428a      	cmp	r2, r1
 80052d8:	d00f      	beq.n	80052fa <HAL_SPI_Init+0x3e>
 80052da:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80052de:	428a      	cmp	r2, r1
 80052e0:	d075      	beq.n	80053ce <HAL_SPI_Init+0x112>
 80052e2:	2b0f      	cmp	r3, #15
 80052e4:	d807      	bhi.n	80052f6 <HAL_SPI_Init+0x3a>
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80052e6:	3308      	adds	r3, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80052e8:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  data_size = (data_size + 7UL) / 8UL;
 80052ea:	08db      	lsrs	r3, r3, #3
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80052ec:	0949      	lsrs	r1, r1, #5

  return data_size * fifo_threashold;
 80052ee:	fb01 3303 	mla	r3, r1, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80052f2:	2b08      	cmp	r3, #8
 80052f4:	d907      	bls.n	8005306 <HAL_SPI_Init+0x4a>
    return HAL_ERROR;
 80052f6:	2001      	movs	r0, #1
}
 80052f8:	bd38      	pop	{r3, r4, r5, pc}
  data_size = (data_size + 7UL) / 8UL;
 80052fa:	3308      	adds	r3, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80052fc:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  data_size = (data_size + 7UL) / 8UL;
 80052fe:	08db      	lsrs	r3, r3, #3
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005300:	0949      	lsrs	r1, r1, #5
  return data_size * fifo_threashold;
 8005302:	fb01 3303 	mla	r3, r1, r3, r3
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005306:	4c44      	ldr	r4, [pc, #272]	; (8005418 <HAL_SPI_Init+0x15c>)
 8005308:	4944      	ldr	r1, [pc, #272]	; (800541c <HAL_SPI_Init+0x160>)
 800530a:	428a      	cmp	r2, r1
 800530c:	bf18      	it	ne
 800530e:	42a2      	cmpne	r2, r4
 8005310:	d063      	beq.n	80053da <HAL_SPI_Init+0x11e>
 8005312:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005316:	428a      	cmp	r2, r1
 8005318:	d05f      	beq.n	80053da <HAL_SPI_Init+0x11e>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800531a:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 800531e:	4604      	mov	r4, r0
 8005320:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8005324:	2b00      	cmp	r3, #0
 8005326:	d061      	beq.n	80053ec <HAL_SPI_Init+0x130>
  hspi->State = HAL_SPI_STATE_BUSY;
 8005328:	2302      	movs	r3, #2
 800532a:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  __HAL_SPI_DISABLE(hspi);
 800532e:	6813      	ldr	r3, [r2, #0]
 8005330:	f023 0301 	bic.w	r3, r3, #1
 8005334:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 8005336:	69a3      	ldr	r3, [r4, #24]
 8005338:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800533c:	d05e      	beq.n	80053fc <HAL_SPI_Init+0x140>
 800533e:	6822      	ldr	r2, [r4, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005340:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005342:	69e3      	ldr	r3, [r4, #28]
 8005344:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005346:	430b      	orrs	r3, r1
 8005348:	68e1      	ldr	r1, [r4, #12]
 800534a:	4303      	orrs	r3, r0
 800534c:	430b      	orrs	r3, r1
 800534e:	6093      	str	r3, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8005350:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005352:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005354:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005356:	4313      	orrs	r3, r2
 8005358:	69a1      	ldr	r1, [r4, #24]
 800535a:	6922      	ldr	r2, [r4, #16]
 800535c:	4303      	orrs	r3, r0
 800535e:	6965      	ldr	r5, [r4, #20]
 8005360:	6a20      	ldr	r0, [r4, #32]
 8005362:	430b      	orrs	r3, r1
 8005364:	6861      	ldr	r1, [r4, #4]
 8005366:	4313      	orrs	r3, r2
 8005368:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800536a:	432b      	orrs	r3, r5
 800536c:	68a5      	ldr	r5, [r4, #8]
 800536e:	4303      	orrs	r3, r0
 8005370:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005372:	430b      	orrs	r3, r1
 8005374:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005376:	4313      	orrs	r3, r2
 8005378:	6822      	ldr	r2, [r4, #0]
 800537a:	432b      	orrs	r3, r5
 800537c:	4303      	orrs	r3, r0
 800537e:	430b      	orrs	r3, r1
 8005380:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005382:	6863      	ldr	r3, [r4, #4]
 8005384:	b96b      	cbnz	r3, 80053a2 <HAL_SPI_Init+0xe6>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8005386:	6822      	ldr	r2, [r4, #0]
 8005388:	6893      	ldr	r3, [r2, #8]
 800538a:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800538e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005392:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8005394:	6822      	ldr	r2, [r4, #0]
 8005396:	6893      	ldr	r3, [r2, #8]
 8005398:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800539c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80053a0:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053a2:	6822      	ldr	r2, [r4, #0]
 80053a4:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80053a6:	f023 0301 	bic.w	r3, r3, #1
 80053aa:	6513      	str	r3, [r2, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80053ac:	6863      	ldr	r3, [r4, #4]
 80053ae:	025b      	lsls	r3, r3, #9
 80053b0:	d506      	bpl.n	80053c0 <HAL_SPI_Init+0x104>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80053b2:	6822      	ldr	r2, [r4, #0]
 80053b4:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80053b6:	68d3      	ldr	r3, [r2, #12]
 80053b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80053bc:	430b      	orrs	r3, r1
 80053be:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053c0:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 80053c2:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053c4:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80053c8:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
}
 80053cc:	bd38      	pop	{r3, r4, r5, pc}
  data_size = (data_size + 7UL) / 8UL;
 80053ce:	3308      	adds	r3, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80053d0:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  data_size = (data_size + 7UL) / 8UL;
 80053d2:	08db      	lsrs	r3, r3, #3
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80053d4:	0949      	lsrs	r1, r1, #5
  return data_size * fifo_threashold;
 80053d6:	fb01 3303 	mla	r3, r1, r3, r3
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80053da:	2b10      	cmp	r3, #16
 80053dc:	d88b      	bhi.n	80052f6 <HAL_SPI_Init+0x3a>
  if (hspi->State == HAL_SPI_STATE_RESET)
 80053de:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 80053e2:	4604      	mov	r4, r0
 80053e4:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d19d      	bne.n	8005328 <HAL_SPI_Init+0x6c>
    hspi->Lock = HAL_UNLOCKED;
 80053ec:	f880 1080 	strb.w	r1, [r0, #128]	; 0x80
    HAL_SPI_MspInit(hspi);
 80053f0:	f001 fd86 	bl	8006f00 <HAL_SPI_MspInit>
 80053f4:	6822      	ldr	r2, [r4, #0]
 80053f6:	e797      	b.n	8005328 <HAL_SPI_Init+0x6c>
    return HAL_ERROR;
 80053f8:	2001      	movs	r0, #1
}
 80053fa:	4770      	bx	lr
 80053fc:	e9d4 2300 	ldrd	r2, r3, [r4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 8005400:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005404:	d19c      	bne.n	8005340 <HAL_SPI_Init+0x84>
 8005406:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005408:	2b00      	cmp	r3, #0
 800540a:	d199      	bne.n	8005340 <HAL_SPI_Init+0x84>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800540c:	6813      	ldr	r3, [r2, #0]
 800540e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005412:	6013      	str	r3, [r2, #0]
 8005414:	e793      	b.n	800533e <HAL_SPI_Init+0x82>
 8005416:	bf00      	nop
 8005418:	40013000 	.word	0x40013000
 800541c:	40003800 	.word	0x40003800

08005420 <HAL_SPI_Transmit_DMA>:
{
 8005420:	b538      	push	{r3, r4, r5, lr}
 8005422:	4603      	mov	r3, r0
  __HAL_LOCK(hspi);
 8005424:	f890 0080 	ldrb.w	r0, [r0, #128]	; 0x80
 8005428:	2801      	cmp	r0, #1
 800542a:	f000 8082 	beq.w	8005532 <HAL_SPI_Transmit_DMA+0x112>
 800542e:	2401      	movs	r4, #1
  if (hspi->State != HAL_SPI_STATE_READY)
 8005430:	f893 0081 	ldrb.w	r0, [r3, #129]	; 0x81
 8005434:	42a0      	cmp	r0, r4
  __HAL_LOCK(hspi);
 8005436:	f883 4080 	strb.w	r4, [r3, #128]	; 0x80
  if (hspi->State != HAL_SPI_STATE_READY)
 800543a:	d167      	bne.n	800550c <HAL_SPI_Transmit_DMA+0xec>
  if ((pData == NULL) || (Size == 0UL))
 800543c:	2900      	cmp	r1, #0
 800543e:	d06d      	beq.n	800551c <HAL_SPI_Transmit_DMA+0xfc>
 8005440:	fab2 f082 	clz	r0, r2
 8005444:	0940      	lsrs	r0, r0, #5
 8005446:	2800      	cmp	r0, #0
 8005448:	d168      	bne.n	800551c <HAL_SPI_Transmit_DMA+0xfc>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800544a:	689c      	ldr	r4, [r3, #8]
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800544c:	2503      	movs	r5, #3
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800544e:	65d9      	str	r1, [r3, #92]	; 0x5c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005450:	f5b4 2fc0 	cmp.w	r4, #393216	; 0x60000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005454:	f883 5081 	strb.w	r5, [r3, #129]	; 0x81
  hspi->TxXferSize  = Size;
 8005458:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800545c:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = NULL;
 8005460:	6658      	str	r0, [r3, #100]	; 0x64
  hspi->TxXferCount = Size;
 8005462:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferSize  = (uint16_t)0UL;
 8005466:	f8a3 0068 	strh.w	r0, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 800546a:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  hspi->RxISR       = NULL;
 800546e:	e9c3 001c 	strd	r0, r0, [r3, #112]	; 0x70
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005472:	d058      	beq.n	8005526 <HAL_SPI_Transmit_DMA+0x106>
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8005474:	68dc      	ldr	r4, [r3, #12]
 8005476:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8005478:	2c0f      	cmp	r4, #15
 800547a:	6988      	ldr	r0, [r1, #24]
 800547c:	d84b      	bhi.n	8005516 <HAL_SPI_Transmit_DMA+0xf6>
 800547e:	2c07      	cmp	r4, #7
 8005480:	d879      	bhi.n	8005576 <HAL_SPI_Transmit_DMA+0x156>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005482:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8005486:	d067      	beq.n	8005558 <HAL_SPI_Transmit_DMA+0x138>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8005488:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 800548c:	d06c      	beq.n	8005568 <HAL_SPI_Transmit_DMA+0x148>
 800548e:	461d      	mov	r5, r3
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005490:	4b41      	ldr	r3, [pc, #260]	; (8005598 <HAL_SPI_Transmit_DMA+0x178>)
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005492:	4842      	ldr	r0, [pc, #264]	; (800559c <HAL_SPI_Transmit_DMA+0x17c>)
 8005494:	4614      	mov	r4, r2
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005496:	640b      	str	r3, [r1, #64]	; 0x40
  hspi->hdmatx->XferAbortCallback = NULL;
 8005498:	2200      	movs	r2, #0
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800549a:	6fab      	ldr	r3, [r5, #120]	; 0x78
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800549c:	4940      	ldr	r1, [pc, #256]	; (80055a0 <HAL_SPI_Transmit_DMA+0x180>)
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800549e:	63d8      	str	r0, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80054a0:	6fab      	ldr	r3, [r5, #120]	; 0x78
 80054a2:	64d9      	str	r1, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback = NULL;
 80054a4:	6fab      	ldr	r3, [r5, #120]	; 0x78
 80054a6:	651a      	str	r2, [r3, #80]	; 0x50
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 80054a8:	682a      	ldr	r2, [r5, #0]
 80054aa:	6893      	ldr	r3, [r2, #8]
 80054ac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80054b0:	6093      	str	r3, [r2, #8]
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR, hspi->TxXferCount))
 80054b2:	682a      	ldr	r2, [r5, #0]
 80054b4:	f8b5 3062 	ldrh.w	r3, [r5, #98]	; 0x62
 80054b8:	6de9      	ldr	r1, [r5, #92]	; 0x5c
 80054ba:	3220      	adds	r2, #32
 80054bc:	6fa8      	ldr	r0, [r5, #120]	; 0x78
 80054be:	f7fc f919 	bl	80016f4 <HAL_DMA_Start_IT>
 80054c2:	2800      	cmp	r0, #0
 80054c4:	d137      	bne.n	8005536 <HAL_SPI_Transmit_DMA+0x116>
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80054c6:	6faa      	ldr	r2, [r5, #120]	; 0x78
 80054c8:	682b      	ldr	r3, [r5, #0]
 80054ca:	69d2      	ldr	r2, [r2, #28]
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 80054cc:	6859      	ldr	r1, [r3, #4]
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80054ce:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 80054d2:	4a34      	ldr	r2, [pc, #208]	; (80055a4 <HAL_SPI_Transmit_DMA+0x184>)
 80054d4:	ea02 0201 	and.w	r2, r2, r1
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80054d8:	bf18      	it	ne
 80054da:	4322      	orrne	r2, r4
 80054dc:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 80054de:	682a      	ldr	r2, [r5, #0]
 80054e0:	6893      	ldr	r3, [r2, #8]
 80054e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80054e6:	6093      	str	r3, [r2, #8]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 80054e8:	682a      	ldr	r2, [r5, #0]
 80054ea:	6913      	ldr	r3, [r2, #16]
 80054ec:	f443 7348 	orr.w	r3, r3, #800	; 0x320
 80054f0:	6113      	str	r3, [r2, #16]
  __HAL_SPI_ENABLE(hspi);
 80054f2:	682a      	ldr	r2, [r5, #0]
 80054f4:	6813      	ldr	r3, [r2, #0]
 80054f6:	f043 0301 	orr.w	r3, r3, #1
 80054fa:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054fc:	686b      	ldr	r3, [r5, #4]
 80054fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005502:	d023      	beq.n	800554c <HAL_SPI_Transmit_DMA+0x12c>
  __HAL_UNLOCK(hspi);
 8005504:	2300      	movs	r3, #0
 8005506:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
}
 800550a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_UNLOCK(hspi);
 800550c:	2200      	movs	r2, #0
    return errorcode;
 800550e:	2002      	movs	r0, #2
    __HAL_UNLOCK(hspi);
 8005510:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
}
 8005514:	bd38      	pop	{r3, r4, r5, pc}
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8005516:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 800551a:	d0b8      	beq.n	800548e <HAL_SPI_Transmit_DMA+0x6e>
    __HAL_UNLOCK(hspi);
 800551c:	2200      	movs	r2, #0
    return errorcode;
 800551e:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 8005520:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
}
 8005524:	bd38      	pop	{r3, r4, r5, pc}
    SPI_1LINE_TX(hspi);
 8005526:	6818      	ldr	r0, [r3, #0]
 8005528:	6801      	ldr	r1, [r0, #0]
 800552a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800552e:	6001      	str	r1, [r0, #0]
 8005530:	e7a0      	b.n	8005474 <HAL_SPI_Transmit_DMA+0x54>
  __HAL_LOCK(hspi);
 8005532:	2002      	movs	r0, #2
}
 8005534:	bd38      	pop	{r3, r4, r5, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005536:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800553a:	2201      	movs	r2, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800553c:	f043 0310 	orr.w	r3, r3, #16
    return errorcode;
 8005540:	4610      	mov	r0, r2
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005542:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8005546:	f885 2081 	strb.w	r2, [r5, #129]	; 0x81
}
 800554a:	bd38      	pop	{r3, r4, r5, pc}
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800554c:	682a      	ldr	r2, [r5, #0]
 800554e:	6813      	ldr	r3, [r2, #0]
 8005550:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005554:	6013      	str	r3, [r2, #0]
 8005556:	e7d5      	b.n	8005504 <HAL_SPI_Transmit_DMA+0xe4>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8005558:	f8b3 0062 	ldrh.w	r0, [r3, #98]	; 0x62
 800555c:	3001      	adds	r0, #1
 800555e:	0840      	lsrs	r0, r0, #1
 8005560:	f8a3 0062 	strh.w	r0, [r3, #98]	; 0x62
 8005564:	6988      	ldr	r0, [r1, #24]
 8005566:	e78f      	b.n	8005488 <HAL_SPI_Transmit_DMA+0x68>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8005568:	f8b3 0062 	ldrh.w	r0, [r3, #98]	; 0x62
 800556c:	3003      	adds	r0, #3
 800556e:	0880      	lsrs	r0, r0, #2
 8005570:	f8a3 0062 	strh.w	r0, [r3, #98]	; 0x62
 8005574:	e78b      	b.n	800548e <HAL_SPI_Transmit_DMA+0x6e>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8005576:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 800557a:	d002      	beq.n	8005582 <HAL_SPI_Transmit_DMA+0x162>
 800557c:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8005580:	d1cc      	bne.n	800551c <HAL_SPI_Transmit_DMA+0xfc>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8005582:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8005586:	d182      	bne.n	800548e <HAL_SPI_Transmit_DMA+0x6e>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8005588:	f8b3 0062 	ldrh.w	r0, [r3, #98]	; 0x62
 800558c:	3001      	adds	r0, #1
 800558e:	0840      	lsrs	r0, r0, #1
 8005590:	f8a3 0062 	strh.w	r0, [r3, #98]	; 0x62
 8005594:	e77b      	b.n	800548e <HAL_SPI_Transmit_DMA+0x6e>
 8005596:	bf00      	nop
 8005598:	08005a01 	.word	0x08005a01
 800559c:	08005981 	.word	0x08005981
 80055a0:	08005a31 	.word	0x08005a31
 80055a4:	ffff0000 	.word	0xffff0000

080055a8 <HAL_SPI_TransmitReceive_DMA>:
{
 80055a8:	b570      	push	{r4, r5, r6, lr}
 80055aa:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80055ac:	f890 0080 	ldrb.w	r0, [r0, #128]	; 0x80
 80055b0:	2801      	cmp	r0, #1
 80055b2:	d068      	beq.n	8005686 <HAL_SPI_TransmitReceive_DMA+0xde>
  if (!(((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX)) || (tmp_state == HAL_SPI_STATE_READY)))
 80055b4:	6865      	ldr	r5, [r4, #4]
  __HAL_LOCK(hspi);
 80055b6:	2601      	movs	r6, #1
  tmp_state   = hspi->State;
 80055b8:	f894 0081 	ldrb.w	r0, [r4, #129]	; 0x81
  if (!(((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX)) || (tmp_state == HAL_SPI_STATE_READY)))
 80055bc:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
  __HAL_LOCK(hspi);
 80055c0:	f884 6080 	strb.w	r6, [r4, #128]	; 0x80
  tmp_state   = hspi->State;
 80055c4:	b2c0      	uxtb	r0, r0
  if (!(((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX)) || (tmp_state == HAL_SPI_STATE_READY)))
 80055c6:	d010      	beq.n	80055ea <HAL_SPI_TransmitReceive_DMA+0x42>
 80055c8:	2801      	cmp	r0, #1
 80055ca:	d109      	bne.n	80055e0 <HAL_SPI_TransmitReceive_DMA+0x38>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	bf18      	it	ne
 80055d0:	2a00      	cmpne	r2, #0
 80055d2:	d000      	beq.n	80055d6 <HAL_SPI_TransmitReceive_DMA+0x2e>
 80055d4:	b979      	cbnz	r1, 80055f6 <HAL_SPI_TransmitReceive_DMA+0x4e>
    __HAL_UNLOCK(hspi);
 80055d6:	2300      	movs	r3, #0
    return errorcode;
 80055d8:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 80055da:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 80055de:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hspi);
 80055e0:	2300      	movs	r3, #0
    return errorcode;
 80055e2:	2002      	movs	r0, #2
    __HAL_UNLOCK(hspi);
 80055e4:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 80055e8:	bd70      	pop	{r4, r5, r6, pc}
  if (!(((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX)) || (tmp_state == HAL_SPI_STATE_READY)))
 80055ea:	68a5      	ldr	r5, [r4, #8]
 80055ec:	2d00      	cmp	r5, #0
 80055ee:	d1eb      	bne.n	80055c8 <HAL_SPI_TransmitReceive_DMA+0x20>
 80055f0:	2804      	cmp	r0, #4
 80055f2:	d1e9      	bne.n	80055c8 <HAL_SPI_TransmitReceive_DMA+0x20>
 80055f4:	e7ea      	b.n	80055cc <HAL_SPI_TransmitReceive_DMA+0x24>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80055f6:	f894 0081 	ldrb.w	r0, [r4, #129]	; 0x81
 80055fa:	2804      	cmp	r0, #4
 80055fc:	d002      	beq.n	8005604 <HAL_SPI_TransmitReceive_DMA+0x5c>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80055fe:	2005      	movs	r0, #5
 8005600:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005604:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005606:	6825      	ldr	r5, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005608:	65e1      	str	r1, [r4, #92]	; 0x5c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800560a:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->TxXferSize  = Size;
 800560e:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
  hspi->TxXferCount = Size;
 8005612:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005616:	6662      	str	r2, [r4, #100]	; 0x64
  hspi->RxXferSize  = Size;
 8005618:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  hspi->RxXferCount = Size;
 800561c:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8005620:	e9c4 001c 	strd	r0, r0, [r4, #112]	; 0x70
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005624:	68aa      	ldr	r2, [r5, #8]
 8005626:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800562a:	60aa      	str	r2, [r5, #8]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800562c:	68e1      	ldr	r1, [r4, #12]
 800562e:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8005630:	290f      	cmp	r1, #15
 8005632:	d92a      	bls.n	800568a <HAL_SPI_TransmitReceive_DMA+0xe2>
 8005634:	6991      	ldr	r1, [r2, #24]
 8005636:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800563a:	d1cc      	bne.n	80055d6 <HAL_SPI_TransmitReceive_DMA+0x2e>
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800563c:	f894 1081 	ldrb.w	r1, [r4, #129]	; 0x81
 8005640:	2904      	cmp	r1, #4
 8005642:	d04e      	beq.n	80056e2 <HAL_SPI_TransmitReceive_DMA+0x13a>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005644:	4858      	ldr	r0, [pc, #352]	; (80057a8 <HAL_SPI_TransmitReceive_DMA+0x200>)
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005646:	4959      	ldr	r1, [pc, #356]	; (80057ac <HAL_SPI_TransmitReceive_DMA+0x204>)
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005648:	6410      	str	r0, [r2, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800564a:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800564c:	63d1      	str	r1, [r2, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800564e:	4958      	ldr	r1, [pc, #352]	; (80057b0 <HAL_SPI_TransmitReceive_DMA+0x208>)
 8005650:	461d      	mov	r5, r3
 8005652:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
  hspi->hdmarx->XferAbortCallback = NULL;
 8005654:	2200      	movs	r2, #0
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005656:	64d9      	str	r1, [r3, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 8005658:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800565a:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800565c:	6821      	ldr	r1, [r4, #0]
 800565e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8005662:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005664:	3130      	adds	r1, #48	; 0x30
 8005666:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8005668:	f7fc f844 	bl	80016f4 <HAL_DMA_Start_IT>
 800566c:	2800      	cmp	r0, #0
 800566e:	d05c      	beq.n	800572a <HAL_SPI_TransmitReceive_DMA+0x182>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005670:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8005674:	2201      	movs	r2, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005676:	f043 0310 	orr.w	r3, r3, #16
    return errorcode;
 800567a:	4610      	mov	r0, r2
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800567c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8005680:	f884 2081 	strb.w	r2, [r4, #129]	; 0x81
}
 8005684:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hspi);
 8005686:	2002      	movs	r0, #2
}
 8005688:	bd70      	pop	{r4, r5, r6, pc}
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800568a:	2907      	cmp	r1, #7
 800568c:	d82f      	bhi.n	80056ee <HAL_SPI_TransmitReceive_DMA+0x146>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800568e:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8005690:	6981      	ldr	r1, [r0, #24]
 8005692:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8005696:	d106      	bne.n	80056a6 <HAL_SPI_TransmitReceive_DMA+0xfe>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8005698:	f8b4 1062 	ldrh.w	r1, [r4, #98]	; 0x62
 800569c:	3101      	adds	r1, #1
 800569e:	0849      	lsrs	r1, r1, #1
 80056a0:	f8a4 1062 	strh.w	r1, [r4, #98]	; 0x62
 80056a4:	6981      	ldr	r1, [r0, #24]
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 80056a6:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 80056aa:	d105      	bne.n	80056b8 <HAL_SPI_TransmitReceive_DMA+0x110>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 80056ac:	f8b4 1062 	ldrh.w	r1, [r4, #98]	; 0x62
 80056b0:	3103      	adds	r1, #3
 80056b2:	0889      	lsrs	r1, r1, #2
 80056b4:	f8a4 1062 	strh.w	r1, [r4, #98]	; 0x62
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80056b8:	6991      	ldr	r1, [r2, #24]
 80056ba:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 80056be:	d106      	bne.n	80056ce <HAL_SPI_TransmitReceive_DMA+0x126>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 80056c0:	f8b4 106a 	ldrh.w	r1, [r4, #106]	; 0x6a
 80056c4:	3101      	adds	r1, #1
 80056c6:	0849      	lsrs	r1, r1, #1
 80056c8:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
 80056cc:	6991      	ldr	r1, [r2, #24]
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 80056ce:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 80056d2:	d1b3      	bne.n	800563c <HAL_SPI_TransmitReceive_DMA+0x94>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 80056d4:	f8b4 106a 	ldrh.w	r1, [r4, #106]	; 0x6a
 80056d8:	3103      	adds	r1, #3
 80056da:	0889      	lsrs	r1, r1, #2
 80056dc:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
 80056e0:	e7ac      	b.n	800563c <HAL_SPI_TransmitReceive_DMA+0x94>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80056e2:	4834      	ldr	r0, [pc, #208]	; (80057b4 <HAL_SPI_TransmitReceive_DMA+0x20c>)
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80056e4:	4934      	ldr	r1, [pc, #208]	; (80057b8 <HAL_SPI_TransmitReceive_DMA+0x210>)
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80056e6:	6410      	str	r0, [r2, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80056e8:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80056ea:	63d1      	str	r1, [r2, #60]	; 0x3c
 80056ec:	e7af      	b.n	800564e <HAL_SPI_TransmitReceive_DMA+0xa6>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80056ee:	6991      	ldr	r1, [r2, #24]
 80056f0:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 80056f4:	d003      	beq.n	80056fe <HAL_SPI_TransmitReceive_DMA+0x156>
 80056f6:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 80056fa:	f47f af6c 	bne.w	80055d6 <HAL_SPI_TransmitReceive_DMA+0x2e>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 80056fe:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8005700:	6980      	ldr	r0, [r0, #24]
 8005702:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8005706:	d106      	bne.n	8005716 <HAL_SPI_TransmitReceive_DMA+0x16e>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8005708:	f8b4 1062 	ldrh.w	r1, [r4, #98]	; 0x62
 800570c:	3101      	adds	r1, #1
 800570e:	0849      	lsrs	r1, r1, #1
 8005710:	f8a4 1062 	strh.w	r1, [r4, #98]	; 0x62
 8005714:	6991      	ldr	r1, [r2, #24]
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8005716:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800571a:	d18f      	bne.n	800563c <HAL_SPI_TransmitReceive_DMA+0x94>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800571c:	f8b4 106a 	ldrh.w	r1, [r4, #106]	; 0x6a
 8005720:	3101      	adds	r1, #1
 8005722:	0849      	lsrs	r1, r1, #1
 8005724:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
 8005728:	e788      	b.n	800563c <HAL_SPI_TransmitReceive_DMA+0x94>
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800572a:	6822      	ldr	r2, [r4, #0]
 800572c:	6893      	ldr	r3, [r2, #8]
 800572e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005732:	6093      	str	r3, [r2, #8]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005734:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8005736:	6418      	str	r0, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005738:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800573a:	63d8      	str	r0, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800573c:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800573e:	64d8      	str	r0, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005740:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8005742:	6518      	str	r0, [r3, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR, hspi->TxXferCount))
 8005744:	6822      	ldr	r2, [r4, #0]
 8005746:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800574a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800574c:	3220      	adds	r2, #32
 800574e:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8005750:	f7fb ffd0 	bl	80016f4 <HAL_DMA_Start_IT>
 8005754:	2800      	cmp	r0, #0
 8005756:	d18b      	bne.n	8005670 <HAL_SPI_TransmitReceive_DMA+0xc8>
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8005758:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800575a:	6822      	ldr	r2, [r4, #0]
 800575c:	69db      	ldr	r3, [r3, #28]
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800575e:	6851      	ldr	r1, [r2, #4]
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8005760:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8005764:	4b15      	ldr	r3, [pc, #84]	; (80057bc <HAL_SPI_TransmitReceive_DMA+0x214>)
 8005766:	ea03 0301 	and.w	r3, r3, r1
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800576a:	bf18      	it	ne
 800576c:	432b      	orrne	r3, r5
 800576e:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8005770:	6822      	ldr	r2, [r4, #0]
 8005772:	6893      	ldr	r3, [r2, #8]
 8005774:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005778:	6093      	str	r3, [r2, #8]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800577a:	6822      	ldr	r2, [r4, #0]
 800577c:	6913      	ldr	r3, [r2, #16]
 800577e:	f443 7358 	orr.w	r3, r3, #864	; 0x360
 8005782:	6113      	str	r3, [r2, #16]
  __HAL_SPI_ENABLE(hspi);
 8005784:	6822      	ldr	r2, [r4, #0]
 8005786:	6813      	ldr	r3, [r2, #0]
 8005788:	f043 0301 	orr.w	r3, r3, #1
 800578c:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800578e:	6863      	ldr	r3, [r4, #4]
 8005790:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005794:	d104      	bne.n	80057a0 <HAL_SPI_TransmitReceive_DMA+0x1f8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005796:	6822      	ldr	r2, [r4, #0]
 8005798:	6813      	ldr	r3, [r2, #0]
 800579a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800579e:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hspi);
 80057a0:	2300      	movs	r3, #0
 80057a2:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 80057a6:	bd70      	pop	{r4, r5, r6, pc}
 80057a8:	08005a21 	.word	0x08005a21
 80057ac:	080059d5 	.word	0x080059d5
 80057b0:	08005a31 	.word	0x08005a31
 80057b4:	08005a11 	.word	0x08005a11
 80057b8:	080059a9 	.word	0x080059a9
 80057bc:	ffff0000 	.word	0xffff0000

080057c0 <HAL_SPI_Receive_DMA>:
{
 80057c0:	b570      	push	{r4, r5, r6, lr}
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80057c2:	6885      	ldr	r5, [r0, #8]
{
 80057c4:	4604      	mov	r4, r0
 80057c6:	460e      	mov	r6, r1
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80057c8:	b925      	cbnz	r5, 80057d4 <HAL_SPI_Receive_DMA+0x14>
 80057ca:	6843      	ldr	r3, [r0, #4]
 80057cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80057d0:	f000 808d 	beq.w	80058ee <HAL_SPI_Receive_DMA+0x12e>
  __HAL_LOCK(hspi);
 80057d4:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 80057d8:	2b01      	cmp	r3, #1
 80057da:	f000 8097 	beq.w	800590c <HAL_SPI_Receive_DMA+0x14c>
 80057de:	2101      	movs	r1, #1
  if (hspi->State != HAL_SPI_STATE_READY)
 80057e0:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 80057e4:	428b      	cmp	r3, r1
  __HAL_LOCK(hspi);
 80057e6:	f884 1080 	strb.w	r1, [r4, #128]	; 0x80
  if (hspi->State != HAL_SPI_STATE_READY)
 80057ea:	d168      	bne.n	80058be <HAL_SPI_Receive_DMA+0xfe>
  if ((pData == NULL) || (Size == 0UL))
 80057ec:	2e00      	cmp	r6, #0
 80057ee:	d073      	beq.n	80058d8 <HAL_SPI_Receive_DMA+0x118>
 80057f0:	fab2 f182 	clz	r1, r2
 80057f4:	0949      	lsrs	r1, r1, #5
 80057f6:	2900      	cmp	r1, #0
 80057f8:	d16e      	bne.n	80058d8 <HAL_SPI_Receive_DMA+0x118>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80057fa:	2304      	movs	r3, #4
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057fc:	f5b5 2fc0 	cmp.w	r5, #393216	; 0x60000
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005800:	6666      	str	r6, [r4, #100]	; 0x64
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005802:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->RxXferSize  = Size;
 8005806:	f8a4 2068 	strh.w	r2, [r4, #104]	; 0x68
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800580a:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
  hspi->TxXferSize  = (uint16_t) 0UL;
 800580e:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
  hspi->RxXferCount = Size;
 8005812:	f8a4 206a 	strh.w	r2, [r4, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8005816:	f8a4 1062 	strh.w	r1, [r4, #98]	; 0x62
  hspi->TxISR       = NULL;
 800581a:	e9c4 111c 	strd	r1, r1, [r4, #112]	; 0x70
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800581e:	d06f      	beq.n	8005900 <HAL_SPI_Receive_DMA+0x140>
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8005820:	68e3      	ldr	r3, [r4, #12]
 8005822:	2b0f      	cmp	r3, #15
 8005824:	d85d      	bhi.n	80058e2 <HAL_SPI_Receive_DMA+0x122>
 8005826:	2b07      	cmp	r3, #7
 8005828:	d84e      	bhi.n	80058c8 <HAL_SPI_Receive_DMA+0x108>
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800582a:	6821      	ldr	r1, [r4, #0]
 800582c:	688b      	ldr	r3, [r1, #8]
 800582e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005832:	608b      	str	r3, [r1, #8]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005834:	68e1      	ldr	r1, [r4, #12]
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005836:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005838:	2907      	cmp	r1, #7
 800583a:	d869      	bhi.n	8005910 <HAL_SPI_Receive_DMA+0x150>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800583c:	6999      	ldr	r1, [r3, #24]
 800583e:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8005842:	f000 808a 	beq.w	800595a <HAL_SPI_Receive_DMA+0x19a>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8005846:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800584a:	d07f      	beq.n	800594c <HAL_SPI_Receive_DMA+0x18c>
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800584c:	4947      	ldr	r1, [pc, #284]	; (800596c <HAL_SPI_Receive_DMA+0x1ac>)
 800584e:	4615      	mov	r5, r2
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005850:	4847      	ldr	r0, [pc, #284]	; (8005970 <HAL_SPI_Receive_DMA+0x1b0>)
  hspi->hdmarx->XferAbortCallback = NULL;
 8005852:	2200      	movs	r2, #0
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005854:	6419      	str	r1, [r3, #64]	; 0x40
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005856:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005858:	4946      	ldr	r1, [pc, #280]	; (8005974 <HAL_SPI_Receive_DMA+0x1b4>)
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800585a:	63d8      	str	r0, [r3, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800585c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800585e:	64d9      	str	r1, [r3, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 8005860:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005862:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8005864:	6821      	ldr	r1, [r4, #0]
 8005866:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800586a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800586c:	3130      	adds	r1, #48	; 0x30
 800586e:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8005870:	f7fb ff40 	bl	80016f4 <HAL_DMA_Start_IT>
 8005874:	2800      	cmp	r0, #0
 8005876:	d158      	bne.n	800592a <HAL_SPI_Receive_DMA+0x16a>
  if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005878:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800587a:	6822      	ldr	r2, [r4, #0]
 800587c:	69db      	ldr	r3, [r3, #28]
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800587e:	6851      	ldr	r1, [r2, #4]
  if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005880:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8005884:	4b3c      	ldr	r3, [pc, #240]	; (8005978 <HAL_SPI_Receive_DMA+0x1b8>)
 8005886:	ea03 0301 	and.w	r3, r3, r1
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800588a:	bf18      	it	ne
 800588c:	432b      	orrne	r3, r5
 800588e:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8005890:	6822      	ldr	r2, [r4, #0]
 8005892:	6893      	ldr	r3, [r2, #8]
 8005894:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005898:	6093      	str	r3, [r2, #8]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800589a:	6822      	ldr	r2, [r4, #0]
 800589c:	6913      	ldr	r3, [r2, #16]
 800589e:	f443 7350 	orr.w	r3, r3, #832	; 0x340
 80058a2:	6113      	str	r3, [r2, #16]
  __HAL_SPI_ENABLE(hspi);
 80058a4:	6822      	ldr	r2, [r4, #0]
 80058a6:	6813      	ldr	r3, [r2, #0]
 80058a8:	f043 0301 	orr.w	r3, r3, #1
 80058ac:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058ae:	6863      	ldr	r3, [r4, #4]
 80058b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058b4:	d044      	beq.n	8005940 <HAL_SPI_Receive_DMA+0x180>
  __HAL_UNLOCK(hspi);
 80058b6:	2300      	movs	r3, #0
 80058b8:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 80058bc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hspi);
 80058be:	2300      	movs	r3, #0
    return errorcode;
 80058c0:	2002      	movs	r0, #2
    __HAL_UNLOCK(hspi);
 80058c2:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 80058c6:	bd70      	pop	{r4, r5, r6, pc}
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80058c8:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80058ca:	699b      	ldr	r3, [r3, #24]
 80058cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058d0:	d0ab      	beq.n	800582a <HAL_SPI_Receive_DMA+0x6a>
 80058d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80058d6:	d0a8      	beq.n	800582a <HAL_SPI_Receive_DMA+0x6a>
    __HAL_UNLOCK(hspi);
 80058d8:	2300      	movs	r3, #0
    return errorcode;
 80058da:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 80058dc:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 80058e0:	bd70      	pop	{r4, r5, r6, pc}
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80058e2:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80058e4:	699b      	ldr	r3, [r3, #24]
 80058e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80058ea:	d1f5      	bne.n	80058d8 <HAL_SPI_Receive_DMA+0x118>
 80058ec:	e79d      	b.n	800582a <HAL_SPI_Receive_DMA+0x6a>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80058ee:	2504      	movs	r5, #4
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80058f0:	4613      	mov	r3, r2
 80058f2:	460a      	mov	r2, r1
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80058f4:	f880 5081 	strb.w	r5, [r0, #129]	; 0x81
}
 80058f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80058fc:	f7ff be54 	b.w	80055a8 <HAL_SPI_TransmitReceive_DMA>
    SPI_1LINE_RX(hspi);
 8005900:	6821      	ldr	r1, [r4, #0]
 8005902:	680b      	ldr	r3, [r1, #0]
 8005904:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005908:	600b      	str	r3, [r1, #0]
 800590a:	e789      	b.n	8005820 <HAL_SPI_Receive_DMA+0x60>
  __HAL_LOCK(hspi);
 800590c:	2002      	movs	r0, #2
}
 800590e:	bd70      	pop	{r4, r5, r6, pc}
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 8005910:	290f      	cmp	r1, #15
 8005912:	d89b      	bhi.n	800584c <HAL_SPI_Receive_DMA+0x8c>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8005914:	6999      	ldr	r1, [r3, #24]
 8005916:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800591a:	d197      	bne.n	800584c <HAL_SPI_Receive_DMA+0x8c>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800591c:	f8b4 106a 	ldrh.w	r1, [r4, #106]	; 0x6a
 8005920:	3101      	adds	r1, #1
 8005922:	0849      	lsrs	r1, r1, #1
 8005924:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
 8005928:	e790      	b.n	800584c <HAL_SPI_Receive_DMA+0x8c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800592a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800592e:	2201      	movs	r2, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005930:	f043 0310 	orr.w	r3, r3, #16
    return errorcode;
 8005934:	4610      	mov	r0, r2
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005936:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800593a:	f884 2081 	strb.w	r2, [r4, #129]	; 0x81
}
 800593e:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005940:	6822      	ldr	r2, [r4, #0]
 8005942:	6813      	ldr	r3, [r2, #0]
 8005944:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005948:	6013      	str	r3, [r2, #0]
 800594a:	e7b4      	b.n	80058b6 <HAL_SPI_Receive_DMA+0xf6>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 800594c:	f8b4 106a 	ldrh.w	r1, [r4, #106]	; 0x6a
 8005950:	3103      	adds	r1, #3
 8005952:	0889      	lsrs	r1, r1, #2
 8005954:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
 8005958:	e778      	b.n	800584c <HAL_SPI_Receive_DMA+0x8c>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800595a:	f8b4 106a 	ldrh.w	r1, [r4, #106]	; 0x6a
 800595e:	3101      	adds	r1, #1
 8005960:	0849      	lsrs	r1, r1, #1
 8005962:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
 8005966:	6999      	ldr	r1, [r3, #24]
 8005968:	e76d      	b.n	8005846 <HAL_SPI_Receive_DMA+0x86>
 800596a:	bf00      	nop
 800596c:	08005a11 	.word	0x08005a11
 8005970:	080059a9 	.word	0x080059a9
 8005974:	08005a31 	.word	0x08005a31
 8005978:	ffff0000 	.word	0xffff0000

0800597c <HAL_SPI_TxCpltCallback>:
 800597c:	4770      	bx	lr
 800597e:	bf00      	nop

08005980 <SPI_DMATransmitCplt>:
{
 8005980:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005982:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_ABORT)
 8005984:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 8005988:	2b07      	cmp	r3, #7
 800598a:	d009      	beq.n	80059a0 <SPI_DMATransmitCplt+0x20>
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800598c:	6f83      	ldr	r3, [r0, #120]	; 0x78
 800598e:	69db      	ldr	r3, [r3, #28]
 8005990:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005994:	d005      	beq.n	80059a2 <SPI_DMATransmitCplt+0x22>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 8005996:	6802      	ldr	r2, [r0, #0]
 8005998:	6913      	ldr	r3, [r2, #16]
 800599a:	f043 0308 	orr.w	r3, r3, #8
 800599e:	6113      	str	r3, [r2, #16]
}
 80059a0:	bd08      	pop	{r3, pc}
      HAL_SPI_TxCpltCallback(hspi);
 80059a2:	f7ff ffeb 	bl	800597c <HAL_SPI_TxCpltCallback>
}
 80059a6:	bd08      	pop	{r3, pc}

080059a8 <SPI_DMAReceiveCplt>:
{
 80059a8:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059aa:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_ABORT)
 80059ac:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 80059b0:	2b07      	cmp	r3, #7
 80059b2:	d009      	beq.n	80059c8 <SPI_DMAReceiveCplt+0x20>
    if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 80059b4:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80059b6:	69db      	ldr	r3, [r3, #28]
 80059b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059bc:	d005      	beq.n	80059ca <SPI_DMAReceiveCplt+0x22>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 80059be:	6802      	ldr	r2, [r0, #0]
 80059c0:	6913      	ldr	r3, [r2, #16]
 80059c2:	f043 0308 	orr.w	r3, r3, #8
 80059c6:	6113      	str	r3, [r2, #16]
}
 80059c8:	bd08      	pop	{r3, pc}
      HAL_SPI_RxCpltCallback(hspi);
 80059ca:	f001 f91b 	bl	8006c04 <HAL_SPI_RxCpltCallback>
}
 80059ce:	bd08      	pop	{r3, pc}

080059d0 <HAL_SPI_TxRxCpltCallback>:
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop

080059d4 <SPI_DMATransmitReceiveCplt>:
{
 80059d4:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059d6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_ABORT)
 80059d8:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 80059dc:	2b07      	cmp	r3, #7
 80059de:	d009      	beq.n	80059f4 <SPI_DMATransmitReceiveCplt+0x20>
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80059e0:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059e8:	d005      	beq.n	80059f6 <SPI_DMATransmitReceiveCplt+0x22>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 80059ea:	6802      	ldr	r2, [r0, #0]
 80059ec:	6913      	ldr	r3, [r2, #16]
 80059ee:	f043 0308 	orr.w	r3, r3, #8
 80059f2:	6113      	str	r3, [r2, #16]
}
 80059f4:	bd08      	pop	{r3, pc}
      HAL_SPI_TxRxCpltCallback(hspi);
 80059f6:	f7ff ffeb 	bl	80059d0 <HAL_SPI_TxRxCpltCallback>
}
 80059fa:	bd08      	pop	{r3, pc}

080059fc <HAL_SPI_TxHalfCpltCallback>:
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop

08005a00 <SPI_DMAHalfTransmitCplt>:
{
 8005a00:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005a02:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8005a04:	f7ff fffa 	bl	80059fc <HAL_SPI_TxHalfCpltCallback>
}
 8005a08:	bd08      	pop	{r3, pc}
 8005a0a:	bf00      	nop

08005a0c <HAL_SPI_RxHalfCpltCallback>:
 8005a0c:	4770      	bx	lr
 8005a0e:	bf00      	nop

08005a10 <SPI_DMAHalfReceiveCplt>:
{
 8005a10:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005a12:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8005a14:	f7ff fffa 	bl	8005a0c <HAL_SPI_RxHalfCpltCallback>
}
 8005a18:	bd08      	pop	{r3, pc}
 8005a1a:	bf00      	nop

08005a1c <HAL_SPI_TxRxHalfCpltCallback>:
 8005a1c:	4770      	bx	lr
 8005a1e:	bf00      	nop

08005a20 <SPI_DMAHalfTransmitReceiveCplt>:
{
 8005a20:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005a22:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8005a24:	f7ff fffa 	bl	8005a1c <HAL_SPI_TxRxHalfCpltCallback>
}
 8005a28:	bd08      	pop	{r3, pc}
 8005a2a:	bf00      	nop

08005a2c <HAL_SPI_ErrorCallback>:
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop

08005a30 <SPI_DMAError>:
{
 8005a30:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a32:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005a34:	f7fc fe84 	bl	8002740 <HAL_DMA_GetError>
 8005a38:	2802      	cmp	r0, #2
 8005a3a:	d066      	beq.n	8005b0a <SPI_DMAError+0xda>
  uint32_t itflag = hspi->Instance->SR;
 8005a3c:	6821      	ldr	r1, [r4, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8005a3e:	4a33      	ldr	r2, [pc, #204]	; (8005b0c <SPI_DMAError+0xdc>)
  uint32_t itflag = hspi->Instance->SR;
 8005a40:	694b      	ldr	r3, [r1, #20]
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005a42:	6988      	ldr	r0, [r1, #24]
 8005a44:	f040 0008 	orr.w	r0, r0, #8
 8005a48:	6188      	str	r0, [r1, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005a4a:	6820      	ldr	r0, [r4, #0]
 8005a4c:	6981      	ldr	r1, [r0, #24]
 8005a4e:	f041 0110 	orr.w	r1, r1, #16
 8005a52:	6181      	str	r1, [r0, #24]
  __HAL_SPI_DISABLE(hspi);
 8005a54:	6820      	ldr	r0, [r4, #0]
 8005a56:	6801      	ldr	r1, [r0, #0]
 8005a58:	f021 0101 	bic.w	r1, r1, #1
 8005a5c:	6001      	str	r1, [r0, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8005a5e:	6821      	ldr	r1, [r4, #0]
 8005a60:	6908      	ldr	r0, [r1, #16]
 8005a62:	4002      	ands	r2, r0
 8005a64:	610a      	str	r2, [r1, #16]
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005a66:	6821      	ldr	r1, [r4, #0]
 8005a68:	688a      	ldr	r2, [r1, #8]
 8005a6a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005a6e:	608a      	str	r2, [r1, #8]
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a70:	f894 2081 	ldrb.w	r2, [r4, #129]	; 0x81
 8005a74:	2a04      	cmp	r2, #4
 8005a76:	d00c      	beq.n	8005a92 <SPI_DMAError+0x62>
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005a78:	0698      	lsls	r0, r3, #26
 8005a7a:	d50a      	bpl.n	8005a92 <SPI_DMAError+0x62>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005a7c:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005a80:	6821      	ldr	r1, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005a82:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005a86:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005a8a:	698a      	ldr	r2, [r1, #24]
 8005a8c:	f042 0220 	orr.w	r2, r2, #32
 8005a90:	618a      	str	r2, [r1, #24]
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005a92:	f894 2081 	ldrb.w	r2, [r4, #129]	; 0x81
 8005a96:	2a03      	cmp	r2, #3
 8005a98:	d00c      	beq.n	8005ab4 <SPI_DMAError+0x84>
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8005a9a:	0659      	lsls	r1, r3, #25
 8005a9c:	d50a      	bpl.n	8005ab4 <SPI_DMAError+0x84>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005a9e:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005aa2:	6821      	ldr	r1, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005aa4:	f042 0204 	orr.w	r2, r2, #4
 8005aa8:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005aac:	698a      	ldr	r2, [r1, #24]
 8005aae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ab2:	618a      	str	r2, [r1, #24]
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8005ab4:	059a      	lsls	r2, r3, #22
 8005ab6:	d50a      	bpl.n	8005ace <SPI_DMAError+0x9e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005ab8:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005abc:	6821      	ldr	r1, [r4, #0]
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005abe:	f042 0201 	orr.w	r2, r2, #1
 8005ac2:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005ac6:	698a      	ldr	r2, [r1, #24]
 8005ac8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005acc:	618a      	str	r2, [r1, #24]
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8005ace:	05db      	lsls	r3, r3, #23
 8005ad0:	d50a      	bpl.n	8005ae8 <SPI_DMAError+0xb8>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005ad2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005ad6:	6822      	ldr	r2, [r4, #0]
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005ad8:	f043 0308 	orr.w	r3, r3, #8
 8005adc:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005ae0:	6993      	ldr	r3, [r2, #24]
 8005ae2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ae6:	6193      	str	r3, [r2, #24]
  hspi->TxXferCount = (uint16_t)0UL;
 8005ae8:	2300      	movs	r3, #0
    hspi->State = HAL_SPI_STATE_READY;
 8005aea:	2201      	movs	r2, #1
    HAL_SPI_ErrorCallback(hspi);
 8005aec:	4620      	mov	r0, r4
  hspi->TxXferCount = (uint16_t)0UL;
 8005aee:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8005af2:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005af6:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8005afa:	f043 0310 	orr.w	r3, r3, #16
 8005afe:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8005b02:	f884 2081 	strb.w	r2, [r4, #129]	; 0x81
    HAL_SPI_ErrorCallback(hspi);
 8005b06:	f7ff ff91 	bl	8005a2c <HAL_SPI_ErrorCallback>
}
 8005b0a:	bd10      	pop	{r4, pc}
 8005b0c:	fffffc90 	.word	0xfffffc90

08005b10 <HAL_SPI_IRQHandler>:
{
 8005b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t itsource = hspi->Instance->IER;
 8005b14:	6803      	ldr	r3, [r0, #0]
{
 8005b16:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->IER;
 8005b18:	6919      	ldr	r1, [r3, #16]
  uint32_t itflag   = hspi->Instance->SR;
 8005b1a:	695a      	ldr	r2, [r3, #20]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8005b1c:	f8d3 c008 	ldr.w	ip, [r3, #8]
  uint32_t trigger  = itsource & itflag;
 8005b20:	ea01 0502 	and.w	r5, r1, r2
  HAL_SPI_StateTypeDef State = hspi->State;
 8005b24:	f890 7081 	ldrb.w	r7, [r0, #129]	; 0x81
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8005b28:	f005 0664 	and.w	r6, r5, #100	; 0x64
 8005b2c:	2e04      	cmp	r6, #4
 8005b2e:	f040 8086 	bne.w	8005c3e <HAL_SPI_IRQHandler+0x12e>
    hspi->TxISR(hspi);
 8005b32:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8005b34:	f005 0626 	and.w	r6, r5, #38	; 0x26
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005b38:	f005 0545 	and.w	r5, r5, #69	; 0x45
    hspi->TxISR(hspi);
 8005b3c:	4798      	blx	r3
    hspi->RxISR(hspi);
 8005b3e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8005b40:	4620      	mov	r0, r4
 8005b42:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005b44:	2d01      	cmp	r5, #1
 8005b46:	d102      	bne.n	8005b4e <HAL_SPI_IRQHandler+0x3e>
    hspi->RxISR(hspi);
 8005b48:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8005b4a:	4620      	mov	r0, r4
 8005b4c:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005b4e:	2e02      	cmp	r6, #2
 8005b50:	d173      	bne.n	8005c3a <HAL_SPI_IRQHandler+0x12a>
    hspi->TxISR(hspi);
 8005b52:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8005b54:	4620      	mov	r0, r4
}
 8005b56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    hspi->TxISR(hspi);
 8005b5a:	4718      	bx	r3
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8005b5c:	0517      	lsls	r7, r2, #20
 8005b5e:	f100 80d9 	bmi.w	8005d14 <HAL_SPI_IRQHandler+0x204>
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8005b62:	f415 7f58 	tst.w	r5, #864	; 0x360
 8005b66:	d068      	beq.n	8005c3a <HAL_SPI_IRQHandler+0x12a>
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8005b68:	0668      	lsls	r0, r5, #25
 8005b6a:	d509      	bpl.n	8005b80 <HAL_SPI_IRQHandler+0x70>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005b6c:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8005b70:	f042 0204 	orr.w	r2, r2, #4
 8005b74:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b78:	699a      	ldr	r2, [r3, #24]
 8005b7a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b7e:	619a      	str	r2, [r3, #24]
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8005b80:	05a9      	lsls	r1, r5, #22
 8005b82:	d50a      	bpl.n	8005b9a <HAL_SPI_IRQHandler+0x8a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005b84:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005b88:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005b8a:	f043 0301 	orr.w	r3, r3, #1
 8005b8e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005b92:	6993      	ldr	r3, [r2, #24]
 8005b94:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b98:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8005b9a:	05ea      	lsls	r2, r5, #23
 8005b9c:	d50a      	bpl.n	8005bb4 <HAL_SPI_IRQHandler+0xa4>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005b9e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005ba2:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005ba4:	f043 0308 	orr.w	r3, r3, #8
 8005ba8:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005bac:	6993      	ldr	r3, [r2, #24]
 8005bae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bb2:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8005bb4:	06ab      	lsls	r3, r5, #26
 8005bb6:	d50a      	bpl.n	8005bce <HAL_SPI_IRQHandler+0xbe>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005bb8:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005bbc:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bc2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005bc6:	6993      	ldr	r3, [r2, #24]
 8005bc8:	f043 0320 	orr.w	r3, r3, #32
 8005bcc:	6193      	str	r3, [r2, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bce:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d031      	beq.n	8005c3a <HAL_SPI_IRQHandler+0x12a>
      __HAL_SPI_DISABLE(hspi);
 8005bd6:	6821      	ldr	r1, [r4, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005bd8:	f40c 4c40 	and.w	ip, ip, #49152	; 0xc000
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 8005bdc:	4b5e      	ldr	r3, [pc, #376]	; (8005d58 <HAL_SPI_IRQHandler+0x248>)
      __HAL_SPI_DISABLE(hspi);
 8005bde:	680a      	ldr	r2, [r1, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005be0:	f5bc 4f40 	cmp.w	ip, #49152	; 0xc000
      __HAL_SPI_DISABLE(hspi);
 8005be4:	f022 0201 	bic.w	r2, r2, #1
 8005be8:	600a      	str	r2, [r1, #0]
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 8005bea:	6822      	ldr	r2, [r4, #0]
 8005bec:	6911      	ldr	r1, [r2, #16]
 8005bee:	ea03 0301 	and.w	r3, r3, r1
 8005bf2:	6113      	str	r3, [r2, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005bf4:	f040 80a9 	bne.w	8005d4a <HAL_SPI_IRQHandler+0x23a>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005bf8:	6822      	ldr	r2, [r4, #0]
 8005bfa:	6893      	ldr	r3, [r2, #8]
 8005bfc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8005c00:	6093      	str	r3, [r2, #8]
        if (hspi->hdmarx != NULL)
 8005c02:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005c04:	b15b      	cbz	r3, 8005c1e <HAL_SPI_IRQHandler+0x10e>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005c06:	4a55      	ldr	r2, [pc, #340]	; (8005d5c <HAL_SPI_IRQHandler+0x24c>)
 8005c08:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005c0a:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8005c0c:	f7fc f840 	bl	8001c90 <HAL_DMA_Abort_IT>
 8005c10:	b128      	cbz	r0, 8005c1e <HAL_SPI_IRQHandler+0x10e>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005c12:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8005c16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c1a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        if (hspi->hdmatx != NULL)
 8005c1e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8005c20:	b15b      	cbz	r3, 8005c3a <HAL_SPI_IRQHandler+0x12a>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005c22:	4a4e      	ldr	r2, [pc, #312]	; (8005d5c <HAL_SPI_IRQHandler+0x24c>)
 8005c24:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005c26:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8005c28:	f7fc f832 	bl	8001c90 <HAL_DMA_Abort_IT>
 8005c2c:	b128      	cbz	r0, 8005c3a <HAL_SPI_IRQHandler+0x12a>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005c2e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8005c32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c36:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
}
 8005c3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005c3e:	f005 0045 	and.w	r0, r5, #69	; 0x45
 8005c42:	f005 0626 	and.w	r6, r5, #38	; 0x26
 8005c46:	2801      	cmp	r0, #1
 8005c48:	f43f af7e 	beq.w	8005b48 <HAL_SPI_IRQHandler+0x38>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005c4c:	2e02      	cmp	r6, #2
 8005c4e:	d080      	beq.n	8005b52 <HAL_SPI_IRQHandler+0x42>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8005c50:	0728      	lsls	r0, r5, #28
 8005c52:	d583      	bpl.n	8005b5c <HAL_SPI_IRQHandler+0x4c>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005c54:	699a      	ldr	r2, [r3, #24]
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 8005c56:	f41c 4f40 	tst.w	ip, #49152	; 0xc000
 8005c5a:	b2ff      	uxtb	r7, r7
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005c5c:	f042 0208 	orr.w	r2, r2, #8
 8005c60:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005c62:	6821      	ldr	r1, [r4, #0]
 8005c64:	698a      	ldr	r2, [r1, #24]
 8005c66:	f042 0210 	orr.w	r2, r2, #16
 8005c6a:	618a      	str	r2, [r1, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8005c6c:	6821      	ldr	r1, [r4, #0]
 8005c6e:	698a      	ldr	r2, [r1, #24]
 8005c70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c74:	618a      	str	r2, [r1, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8005c76:	6821      	ldr	r1, [r4, #0]
 8005c78:	690a      	ldr	r2, [r1, #16]
 8005c7a:	f022 0208 	bic.w	r2, r2, #8
 8005c7e:	610a      	str	r2, [r1, #16]
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 8005c80:	d00f      	beq.n	8005ca2 <HAL_SPI_IRQHandler+0x192>
 8005c82:	2f04      	cmp	r7, #4
 8005c84:	d059      	beq.n	8005d3a <HAL_SPI_IRQHandler+0x22a>
      ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 8005c86:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8005c88:	69d2      	ldr	r2, [r2, #28]
 8005c8a:	b152      	cbz	r2, 8005ca2 <HAL_SPI_IRQHandler+0x192>
 8005c8c:	2f03      	cmp	r7, #3
 8005c8e:	d03d      	beq.n	8005d0c <HAL_SPI_IRQHandler+0x1fc>
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 8005c90:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8005c92:	69d2      	ldr	r2, [r2, #28]
 8005c94:	b12a      	cbz	r2, 8005ca2 <HAL_SPI_IRQHandler+0x192>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8005c96:	2f05      	cmp	r7, #5
 8005c98:	d1cf      	bne.n	8005c3a <HAL_SPI_IRQHandler+0x12a>
      HAL_SPI_TxRxCpltCallback(hspi);
 8005c9a:	4620      	mov	r0, r4
 8005c9c:	f7ff fe98 	bl	80059d0 <HAL_SPI_TxRxCpltCallback>
 8005ca0:	e7cb      	b.n	8005c3a <HAL_SPI_IRQHandler+0x12a>
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005ca2:	6822      	ldr	r2, [r4, #0]
 8005ca4:	6892      	ldr	r2, [r2, #8]
 8005ca6:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 8005caa:	d120      	bne.n	8005cee <HAL_SPI_IRQHandler+0x1de>
        while (hspi->RxXferCount != 0UL)
 8005cac:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 8005cb0:	b292      	uxth	r2, r2
 8005cb2:	b1e2      	cbz	r2, 8005cee <HAL_SPI_IRQHandler+0x1de>
 8005cb4:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8005cb6:	e00f      	b.n	8005cd8 <HAL_SPI_IRQHandler+0x1c8>
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005cb8:	6822      	ldr	r2, [r4, #0]
 8005cba:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005cbc:	600a      	str	r2, [r1, #0]
            hspi->pRxBuffPtr += sizeof(uint32_t);
 8005cbe:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8005cc0:	3104      	adds	r1, #4
 8005cc2:	6661      	str	r1, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 8005cc4:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 8005cc8:	3a01      	subs	r2, #1
 8005cca:	b292      	uxth	r2, r2
 8005ccc:	f8a4 206a 	strh.w	r2, [r4, #106]	; 0x6a
        while (hspi->RxXferCount != 0UL)
 8005cd0:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 8005cd4:	b292      	uxth	r2, r2
 8005cd6:	b152      	cbz	r2, 8005cee <HAL_SPI_IRQHandler+0x1de>
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005cd8:	68e2      	ldr	r2, [r4, #12]
 8005cda:	2a0f      	cmp	r2, #15
 8005cdc:	d8ec      	bhi.n	8005cb8 <HAL_SPI_IRQHandler+0x1a8>
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cde:	2a07      	cmp	r2, #7
 8005ce0:	d923      	bls.n	8005d2a <HAL_SPI_IRQHandler+0x21a>
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005ce2:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 8005ce4:	800a      	strh	r2, [r1, #0]
            hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ce6:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8005ce8:	3102      	adds	r1, #2
 8005cea:	6661      	str	r1, [r4, #100]	; 0x64
 8005cec:	e7ea      	b.n	8005cc4 <HAL_SPI_IRQHandler+0x1b4>
      SPI_CloseTransfer(hspi);
 8005cee:	4620      	mov	r0, r4
 8005cf0:	f7ff fa80 	bl	80051f4 <SPI_CloseTransfer>
      hspi->State = HAL_SPI_STATE_READY;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cfa:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8005cfe:	b98b      	cbnz	r3, 8005d24 <HAL_SPI_IRQHandler+0x214>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8005d00:	2f05      	cmp	r7, #5
 8005d02:	d0ca      	beq.n	8005c9a <HAL_SPI_IRQHandler+0x18a>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8005d04:	2f04      	cmp	r7, #4
 8005d06:	d01c      	beq.n	8005d42 <HAL_SPI_IRQHandler+0x232>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8005d08:	2f03      	cmp	r7, #3
 8005d0a:	d196      	bne.n	8005c3a <HAL_SPI_IRQHandler+0x12a>
      HAL_SPI_TxCpltCallback(hspi);
 8005d0c:	4620      	mov	r0, r4
 8005d0e:	f7ff fe35 	bl	800597c <HAL_SPI_TxCpltCallback>
 8005d12:	e792      	b.n	8005c3a <HAL_SPI_IRQHandler+0x12a>
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8005d14:	070e      	lsls	r6, r1, #28
 8005d16:	f57f af24 	bpl.w	8005b62 <HAL_SPI_IRQHandler+0x52>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8005d1a:	699a      	ldr	r2, [r3, #24]
 8005d1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d20:	619a      	str	r2, [r3, #24]
    return;
 8005d22:	e78a      	b.n	8005c3a <HAL_SPI_IRQHandler+0x12a>
        HAL_SPI_ErrorCallback(hspi);
 8005d24:	f7ff fe82 	bl	8005a2c <HAL_SPI_ErrorCallback>
        return;
 8005d28:	e787      	b.n	8005c3a <HAL_SPI_IRQHandler+0x12a>
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005d2a:	6822      	ldr	r2, [r4, #0]
 8005d2c:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8005d30:	700a      	strb	r2, [r1, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 8005d32:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8005d34:	3101      	adds	r1, #1
 8005d36:	6661      	str	r1, [r4, #100]	; 0x64
 8005d38:	e7c4      	b.n	8005cc4 <HAL_SPI_IRQHandler+0x1b4>
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 8005d3a:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8005d3c:	69d2      	ldr	r2, [r2, #28]
 8005d3e:	2a00      	cmp	r2, #0
 8005d40:	d0af      	beq.n	8005ca2 <HAL_SPI_IRQHandler+0x192>
      HAL_SPI_RxCpltCallback(hspi);
 8005d42:	4620      	mov	r0, r4
 8005d44:	f000 ff5e 	bl	8006c04 <HAL_SPI_RxCpltCallback>
 8005d48:	e777      	b.n	8005c3a <HAL_SPI_IRQHandler+0x12a>
        hspi->State = HAL_SPI_STATE_READY;
 8005d4a:	2301      	movs	r3, #1
        HAL_SPI_ErrorCallback(hspi);
 8005d4c:	4620      	mov	r0, r4
        hspi->State = HAL_SPI_STATE_READY;
 8005d4e:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 8005d52:	f7ff fe6b 	bl	8005a2c <HAL_SPI_ErrorCallback>
 8005d56:	e770      	b.n	8005c3a <HAL_SPI_IRQHandler+0x12a>
 8005d58:	fffffc94 	.word	0xfffffc94
 8005d5c:	08005d61 	.word	0x08005d61

08005d60 <SPI_DMAAbortOnError>:
{
 8005d60:	b508      	push	{r3, lr}
  hspi->RxXferCount = (uint16_t) 0UL;
 8005d62:	2200      	movs	r2, #0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d64:	6b83      	ldr	r3, [r0, #56]	; 0x38
  hspi->State = HAL_SPI_STATE_READY;
 8005d66:	2101      	movs	r1, #1
  hspi->RxXferCount = (uint16_t) 0UL;
 8005d68:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  HAL_SPI_ErrorCallback(hspi);
 8005d6c:	4618      	mov	r0, r3
  hspi->TxXferCount = (uint16_t) 0UL;
 8005d6e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->State = HAL_SPI_STATE_READY;
 8005d72:	f883 1081 	strb.w	r1, [r3, #129]	; 0x81
  HAL_SPI_ErrorCallback(hspi);
 8005d76:	f7ff fe59 	bl	8005a2c <HAL_SPI_ErrorCallback>
}
 8005d7a:	bd08      	pop	{r3, pc}

08005d7c <MX_ADC1_Init>:
  ADC_MultiModeTypeDef multimode = {0};
  ADC_ChannelConfTypeDef sConfig = {0};

  /** Common config
  */
  hadc1.Instance = ADC1;
 8005d7c:	4b6e      	ldr	r3, [pc, #440]	; (8005f38 <MX_ADC1_Init+0x1bc>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8005d7e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  hadc1.Instance = ADC1;
 8005d82:	486e      	ldr	r0, [pc, #440]	; (8005f3c <MX_ADC1_Init+0x1c0>)
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 10;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.NbrOfDiscConversion = 4;
 8005d84:	2104      	movs	r1, #4
{
 8005d86:	b530      	push	{r4, r5, lr}
  hadc1.Init.NbrOfConversion = 10;
 8005d88:	240a      	movs	r4, #10
  hadc1.Instance = ADC1;
 8005d8a:	6018      	str	r0, [r3, #0]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_EXT_IT11;
 8005d8c:	f44f 6098 	mov.w	r0, #1216	; 0x4c0
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8005d90:	2508      	movs	r5, #8
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8005d92:	605a      	str	r2, [r3, #4]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 8005d94:	f44f 6240 	mov.w	r2, #3072	; 0xc00
  hadc1.Init.NbrOfConversion = 10;
 8005d98:	619c      	str	r4, [r3, #24]
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
  hadc1.Init.OversamplingMode = ENABLE;
  hadc1.Init.Oversampling.Ratio = 2;
 8005d9a:	2402      	movs	r4, #2
  hadc1.Init.NbrOfDiscConversion = 4;
 8005d9c:	6219      	str	r1, [r3, #32]
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_1;
 8005d9e:	2120      	movs	r1, #32
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_EXT_IT11;
 8005da0:	6258      	str	r0, [r3, #36]	; 0x24
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_RESUMED_MODE;
 8005da2:	f240 4001 	movw	r0, #1025	; 0x401
{
 8005da6:	b08b      	sub	sp, #44	; 0x2c
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8005da8:	611d      	str	r5, [r3, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 8005daa:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8005dac:	2503      	movs	r5, #3
  ADC_MultiModeTypeDef multimode = {0};
 8005dae:	2200      	movs	r2, #0
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_RESUMED_MODE;
 8005db0:	6498      	str	r0, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005db2:	4618      	mov	r0, r3
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8005db4:	62dd      	str	r5, [r3, #44]	; 0x2c
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8005db6:	609a      	str	r2, [r3, #8]
  ADC_MultiModeTypeDef multimode = {0};
 8005db8:	9200      	str	r2, [sp, #0]
  ADC_ChannelConfTypeDef sConfig = {0};
 8005dba:	9203      	str	r2, [sp, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8005dbc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8005dbe:	755a      	strb	r2, [r3, #21]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005dc0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8005dc2:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_1;
 8005dc4:	e9c3 410f 	strd	r4, r1, [r3, #60]	; 0x3c
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8005dc8:	2101      	movs	r1, #1
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8005dca:	e9c3 220c 	strd	r2, r2, [r3, #48]	; 0x30
  ADC_MultiModeTypeDef multimode = {0};
 8005dce:	e9cd 2201 	strd	r2, r2, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8005dd2:	e9cd 2204 	strd	r2, r2, [sp, #16]
 8005dd6:	e9cd 2206 	strd	r2, r2, [sp, #24]
 8005dda:	e9cd 2208 	strd	r2, r2, [sp, #32]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8005dde:	60d9      	str	r1, [r3, #12]
  hadc1.Init.OversamplingMode = ENABLE;
 8005de0:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005de4:	f7fa fede 	bl	8000ba4 <HAL_ADC_Init>
 8005de8:	2800      	cmp	r0, #0
 8005dea:	f040 80a1 	bne.w	8005f30 <MX_ADC1_Init+0x1b4>
  {
    Error_Handler();
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8005dee:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005df0:	4669      	mov	r1, sp
 8005df2:	4851      	ldr	r0, [pc, #324]	; (8005f38 <MX_ADC1_Init+0x1bc>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8005df4:	9300      	str	r3, [sp, #0]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005df6:	f7fa ffef 	bl	8000dd8 <HAL_ADCEx_MultiModeConfigChannel>
 8005dfa:	2800      	cmp	r0, #0
 8005dfc:	f040 8095 	bne.w	8005f2a <MX_ADC1_Init+0x1ae>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8005e00:	4a4f      	ldr	r2, [pc, #316]	; (8005f40 <MX_ADC1_Init+0x1c4>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005e02:	2306      	movs	r3, #6
  sConfig.SamplingTime = ADC_SAMPLETIME_8CYCLES_5;
 8005e04:	2102      	movs	r1, #2
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005e06:	f240 70ff 	movw	r0, #2047	; 0x7ff
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005e0a:	2404      	movs	r4, #4
  sConfig.Channel = ADC_CHANNEL_16;
 8005e0c:	9203      	str	r2, [sp, #12]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005e0e:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 32768;
 8005e10:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  sConfig.OffsetSignedSaturation = DISABLE;
 8005e14:	2300      	movs	r3, #0
  sConfig.SamplingTime = ADC_SAMPLETIME_8CYCLES_5;
 8005e16:	9105      	str	r1, [sp, #20]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005e18:	9006      	str	r0, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e1a:	a903      	add	r1, sp, #12
 8005e1c:	4846      	ldr	r0, [pc, #280]	; (8005f38 <MX_ADC1_Init+0x1bc>)
  sConfig.OffsetSignedSaturation = DISABLE;
 8005e1e:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
  sConfig.Offset = 32768;
 8005e22:	e9cd 4207 	strd	r4, r2, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e26:	f7fa fbfd 	bl	8000624 <HAL_ADC_ConfigChannel>
 8005e2a:	2800      	cmp	r0, #0
 8005e2c:	d17a      	bne.n	8005f24 <MX_ADC1_Init+0x1a8>
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005e2e:	230c      	movs	r3, #12
  sConfig.Channel = ADC_CHANNEL_17;
 8005e30:	4a44      	ldr	r2, [pc, #272]	; (8005f44 <MX_ADC1_Init+0x1c8>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e32:	4841      	ldr	r0, [pc, #260]	; (8005f38 <MX_ADC1_Init+0x1bc>)
 8005e34:	eb0d 0103 	add.w	r1, sp, r3
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005e38:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e3c:	f7fa fbf2 	bl	8000624 <HAL_ADC_ConfigChannel>
 8005e40:	2800      	cmp	r0, #0
 8005e42:	d16c      	bne.n	8005f1e <MX_ADC1_Init+0x1a2>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8005e44:	4a40      	ldr	r2, [pc, #256]	; (8005f48 <MX_ADC1_Init+0x1cc>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8005e46:	2312      	movs	r3, #18
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e48:	a903      	add	r1, sp, #12
 8005e4a:	483b      	ldr	r0, [pc, #236]	; (8005f38 <MX_ADC1_Init+0x1bc>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8005e4c:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e50:	f7fa fbe8 	bl	8000624 <HAL_ADC_ConfigChannel>
 8005e54:	2800      	cmp	r0, #0
 8005e56:	d15f      	bne.n	8005f18 <MX_ADC1_Init+0x19c>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8005e58:	4a3c      	ldr	r2, [pc, #240]	; (8005f4c <MX_ADC1_Init+0x1d0>)
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8005e5a:	2318      	movs	r3, #24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e5c:	a903      	add	r1, sp, #12
 8005e5e:	4836      	ldr	r0, [pc, #216]	; (8005f38 <MX_ADC1_Init+0x1bc>)
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8005e60:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e64:	f7fa fbde 	bl	8000624 <HAL_ADC_ConfigChannel>
 8005e68:	2800      	cmp	r0, #0
 8005e6a:	d152      	bne.n	8005f12 <MX_ADC1_Init+0x196>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8005e6c:	4c38      	ldr	r4, [pc, #224]	; (8005f50 <MX_ADC1_Init+0x1d4>)
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8005e6e:	f44f 7280 	mov.w	r2, #256	; 0x100
  sConfig.Offset = 0;
 8005e72:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e74:	a903      	add	r1, sp, #12
 8005e76:	4830      	ldr	r0, [pc, #192]	; (8005f38 <MX_ADC1_Init+0x1bc>)
  sConfig.Offset = 0;
 8005e78:	9308      	str	r3, [sp, #32]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8005e7a:	e9cd 4203 	strd	r4, r2, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e7e:	f7fa fbd1 	bl	8000624 <HAL_ADC_ConfigChannel>
 8005e82:	2800      	cmp	r0, #0
 8005e84:	d142      	bne.n	8005f0c <MX_ADC1_Init+0x190>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_19;
 8005e86:	4a33      	ldr	r2, [pc, #204]	; (8005f54 <MX_ADC1_Init+0x1d8>)
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8005e88:	f44f 7383 	mov.w	r3, #262	; 0x106
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e8c:	a903      	add	r1, sp, #12
 8005e8e:	482a      	ldr	r0, [pc, #168]	; (8005f38 <MX_ADC1_Init+0x1bc>)
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8005e90:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e94:	f7fa fbc6 	bl	8000624 <HAL_ADC_ConfigChannel>
 8005e98:	2800      	cmp	r0, #0
 8005e9a:	d134      	bne.n	8005f06 <MX_ADC1_Init+0x18a>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8005e9c:	4a2e      	ldr	r2, [pc, #184]	; (8005f58 <MX_ADC1_Init+0x1dc>)
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8005e9e:	f44f 7386 	mov.w	r3, #268	; 0x10c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005ea2:	a903      	add	r1, sp, #12
 8005ea4:	4824      	ldr	r0, [pc, #144]	; (8005f38 <MX_ADC1_Init+0x1bc>)
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8005ea6:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005eaa:	f7fa fbbb 	bl	8000624 <HAL_ADC_ConfigChannel>
 8005eae:	bb38      	cbnz	r0, 8005f00 <MX_ADC1_Init+0x184>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8005eb0:	4a2a      	ldr	r2, [pc, #168]	; (8005f5c <MX_ADC1_Init+0x1e0>)
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8005eb2:	f44f 7389 	mov.w	r3, #274	; 0x112
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005eb6:	a903      	add	r1, sp, #12
 8005eb8:	481f      	ldr	r0, [pc, #124]	; (8005f38 <MX_ADC1_Init+0x1bc>)
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8005eba:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005ebe:	f7fa fbb1 	bl	8000624 <HAL_ADC_ConfigChannel>
 8005ec2:	b9d0      	cbnz	r0, 8005efa <MX_ADC1_Init+0x17e>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8005ec4:	4a26      	ldr	r2, [pc, #152]	; (8005f60 <MX_ADC1_Init+0x1e4>)
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8005ec6:	f44f 738c 	mov.w	r3, #280	; 0x118
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005eca:	a903      	add	r1, sp, #12
 8005ecc:	481a      	ldr	r0, [pc, #104]	; (8005f38 <MX_ADC1_Init+0x1bc>)
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8005ece:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005ed2:	f7fa fba7 	bl	8000624 <HAL_ADC_ConfigChannel>
 8005ed6:	b968      	cbnz	r0, 8005ef4 <MX_ADC1_Init+0x178>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8005ed8:	4a22      	ldr	r2, [pc, #136]	; (8005f64 <MX_ADC1_Init+0x1e8>)
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8005eda:	f44f 7300 	mov.w	r3, #512	; 0x200
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005ede:	a903      	add	r1, sp, #12
 8005ee0:	4815      	ldr	r0, [pc, #84]	; (8005f38 <MX_ADC1_Init+0x1bc>)
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8005ee2:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005ee6:	f7fa fb9d 	bl	8000624 <HAL_ADC_ConfigChannel>
 8005eea:	b108      	cbz	r0, 8005ef0 <MX_ADC1_Init+0x174>
  {
    Error_Handler();
 8005eec:	f000 fe8c 	bl	8006c08 <Error_Handler>
  }

}
 8005ef0:	b00b      	add	sp, #44	; 0x2c
 8005ef2:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8005ef4:	f000 fe88 	bl	8006c08 <Error_Handler>
 8005ef8:	e7ee      	b.n	8005ed8 <MX_ADC1_Init+0x15c>
    Error_Handler();
 8005efa:	f000 fe85 	bl	8006c08 <Error_Handler>
 8005efe:	e7e1      	b.n	8005ec4 <MX_ADC1_Init+0x148>
    Error_Handler();
 8005f00:	f000 fe82 	bl	8006c08 <Error_Handler>
 8005f04:	e7d4      	b.n	8005eb0 <MX_ADC1_Init+0x134>
    Error_Handler();
 8005f06:	f000 fe7f 	bl	8006c08 <Error_Handler>
 8005f0a:	e7c7      	b.n	8005e9c <MX_ADC1_Init+0x120>
    Error_Handler();
 8005f0c:	f000 fe7c 	bl	8006c08 <Error_Handler>
 8005f10:	e7b9      	b.n	8005e86 <MX_ADC1_Init+0x10a>
    Error_Handler();
 8005f12:	f000 fe79 	bl	8006c08 <Error_Handler>
 8005f16:	e7a9      	b.n	8005e6c <MX_ADC1_Init+0xf0>
    Error_Handler();
 8005f18:	f000 fe76 	bl	8006c08 <Error_Handler>
 8005f1c:	e79c      	b.n	8005e58 <MX_ADC1_Init+0xdc>
    Error_Handler();
 8005f1e:	f000 fe73 	bl	8006c08 <Error_Handler>
 8005f22:	e78f      	b.n	8005e44 <MX_ADC1_Init+0xc8>
    Error_Handler();
 8005f24:	f000 fe70 	bl	8006c08 <Error_Handler>
 8005f28:	e781      	b.n	8005e2e <MX_ADC1_Init+0xb2>
    Error_Handler();
 8005f2a:	f000 fe6d 	bl	8006c08 <Error_Handler>
 8005f2e:	e767      	b.n	8005e00 <MX_ADC1_Init+0x84>
    Error_Handler();
 8005f30:	f000 fe6a 	bl	8006c08 <Error_Handler>
 8005f34:	e75b      	b.n	8005dee <MX_ADC1_Init+0x72>
 8005f36:	bf00      	nop
 8005f38:	20000144 	.word	0x20000144
 8005f3c:	40022000 	.word	0x40022000
 8005f40:	43210000 	.word	0x43210000
 8005f44:	47520000 	.word	0x47520000
 8005f48:	3ac04000 	.word	0x3ac04000
 8005f4c:	3ef08000 	.word	0x3ef08000
 8005f50:	4b840000 	.word	0x4b840000
 8005f54:	4fb80000 	.word	0x4fb80000
 8005f58:	0c900008 	.word	0x0c900008
 8005f5c:	1d500080 	.word	0x1d500080
 8005f60:	10c00010 	.word	0x10c00010
 8005f64:	21800100 	.word	0x21800100

08005f68 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005f68:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 8005f6a:	4b3e      	ldr	r3, [pc, #248]	; (8006064 <HAL_ADC_MspInit+0xfc>)
{
 8005f6c:	b08b      	sub	sp, #44	; 0x2c
  if(adcHandle->Instance==ADC1)
 8005f6e:	6802      	ldr	r2, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f70:	2400      	movs	r4, #0
  if(adcHandle->Instance==ADC1)
 8005f72:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f74:	9409      	str	r4, [sp, #36]	; 0x24
 8005f76:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8005f7a:	e9cd 4407 	strd	r4, r4, [sp, #28]
  if(adcHandle->Instance==ADC1)
 8005f7e:	d001      	beq.n	8005f84 <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8005f80:	b00b      	add	sp, #44	; 0x2c
 8005f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC12_CLK_ENABLE();
 8005f84:	4b38      	ldr	r3, [pc, #224]	; (8006068 <HAL_ADC_MspInit+0x100>)
 8005f86:	4606      	mov	r6, r0
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8005f88:	20ff      	movs	r0, #255	; 0xff
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f8a:	2703      	movs	r7, #3
    __HAL_RCC_ADC12_CLK_ENABLE();
 8005f8c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f90:	a905      	add	r1, sp, #20
    hdma_adc1.Instance = DMA1_Stream0;
 8005f92:	4d36      	ldr	r5, [pc, #216]	; (800606c <HAL_ADC_MspInit+0x104>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 8005f94:	f042 0220 	orr.w	r2, r2, #32
 8005f98:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8005f9c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8005fa0:	f002 0220 	and.w	r2, r2, #32
 8005fa4:	9201      	str	r2, [sp, #4]
 8005fa6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fa8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005fac:	f042 0201 	orr.w	r2, r2, #1
 8005fb0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005fb4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005fb8:	f002 0201 	and.w	r2, r2, #1
 8005fbc:	9202      	str	r2, [sp, #8]
 8005fbe:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005fc0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005fc4:	f042 0204 	orr.w	r2, r2, #4
 8005fc8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005fcc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005fd0:	f002 0204 	and.w	r2, r2, #4
 8005fd4:	9203      	str	r2, [sp, #12]
 8005fd6:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005fd8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005fdc:	f042 0202 	orr.w	r2, r2, #2
 8005fe0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005fe4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8005fe8:	9005      	str	r0, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005fea:	f003 0302 	and.w	r3, r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fee:	4820      	ldr	r0, [pc, #128]	; (8006070 <HAL_ADC_MspInit+0x108>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005ff0:	9706      	str	r7, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ff2:	9304      	str	r3, [sp, #16]
 8005ff4:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ff6:	f7fc fba5 	bl	8002744 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005ffa:	2330      	movs	r3, #48	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ffc:	a905      	add	r1, sp, #20
 8005ffe:	481d      	ldr	r0, [pc, #116]	; (8006074 <HAL_ADC_MspInit+0x10c>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006000:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006002:	e9cd 7406 	strd	r7, r4, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006006:	f7fc fb9d 	bl	8002744 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800600a:	a905      	add	r1, sp, #20
 800600c:	481a      	ldr	r0, [pc, #104]	; (8006078 <HAL_ADC_MspInit+0x110>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800600e:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006010:	e9cd 7705 	strd	r7, r7, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006014:	f7fc fb96 	bl	8002744 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8006018:	4a18      	ldr	r2, [pc, #96]	; (800607c <HAL_ADC_MspInit+0x114>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800601a:	2309      	movs	r3, #9
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800601c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006020:	f44f 6e80 	mov.w	lr, #1024	; 0x400
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006024:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006028:	f44f 7780 	mov.w	r7, #256	; 0x100
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800602c:	f44f 3140 	mov.w	r1, #196608	; 0x30000
    hdma_adc1.Instance = DMA1_Stream0;
 8006030:	602a      	str	r2, [r5, #0]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006032:	2204      	movs	r2, #4
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8006034:	606b      	str	r3, [r5, #4]
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8006036:	2301      	movs	r3, #1
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006038:	60ac      	str	r4, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800603a:	60ec      	str	r4, [r5, #12]
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 800603c:	62ab      	str	r3, [r5, #40]	; 0x28
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800603e:	e9c5 e004 	strd	lr, r0, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006042:	4628      	mov	r0, r5
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8006044:	e9c5 440b 	strd	r4, r4, [r5, #44]	; 0x2c
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006048:	e9c5 c706 	strd	ip, r7, [r5, #24]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800604c:	e9c5 1208 	strd	r1, r2, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006050:	f7fb f87a 	bl	8001148 <HAL_DMA_Init>
 8006054:	b918      	cbnz	r0, 800605e <HAL_ADC_MspInit+0xf6>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8006056:	64f5      	str	r5, [r6, #76]	; 0x4c
 8006058:	63ae      	str	r6, [r5, #56]	; 0x38
}
 800605a:	b00b      	add	sp, #44	; 0x2c
 800605c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 800605e:	f000 fdd3 	bl	8006c08 <Error_Handler>
 8006062:	e7f8      	b.n	8006056 <HAL_ADC_MspInit+0xee>
 8006064:	40022000 	.word	0x40022000
 8006068:	58024400 	.word	0x58024400
 800606c:	200001a8 	.word	0x200001a8
 8006070:	58020000 	.word	0x58020000
 8006074:	58020800 	.word	0x58020800
 8006078:	58020400 	.word	0x58020400
 800607c:	40020010 	.word	0x40020010

08006080 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006080:	4b21      	ldr	r3, [pc, #132]	; (8006108 <MX_DMA_Init+0x88>)
  __HAL_RCC_DMA2_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8006082:	2101      	movs	r1, #1
 8006084:	2200      	movs	r2, #0
 8006086:	200b      	movs	r0, #11
{
 8006088:	b510      	push	{r4, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 800608a:	f8d3 40d8 	ldr.w	r4, [r3, #216]	; 0xd8
{
 800608e:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006090:	430c      	orrs	r4, r1
 8006092:	f8c3 40d8 	str.w	r4, [r3, #216]	; 0xd8
 8006096:	f8d3 40d8 	ldr.w	r4, [r3, #216]	; 0xd8
 800609a:	400c      	ands	r4, r1
 800609c:	9400      	str	r4, [sp, #0]
 800609e:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80060a0:	f8d3 40d8 	ldr.w	r4, [r3, #216]	; 0xd8
 80060a4:	f044 0402 	orr.w	r4, r4, #2
 80060a8:	f8c3 40d8 	str.w	r4, [r3, #216]	; 0xd8
 80060ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80060b0:	f003 0302 	and.w	r3, r3, #2
 80060b4:	9301      	str	r3, [sp, #4]
 80060b6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 80060b8:	f7fa ff22 	bl	8000f00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80060bc:	200b      	movs	r0, #11
 80060be:	f7fa ff55 	bl	8000f6c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 80060c2:	2200      	movs	r2, #0
 80060c4:	2102      	movs	r1, #2
 80060c6:	200c      	movs	r0, #12
 80060c8:	f7fa ff1a 	bl	8000f00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80060cc:	200c      	movs	r0, #12
 80060ce:	f7fa ff4d 	bl	8000f6c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 3, 0);
 80060d2:	2200      	movs	r2, #0
 80060d4:	2103      	movs	r1, #3
 80060d6:	200d      	movs	r0, #13
 80060d8:	f7fa ff12 	bl	8000f00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80060dc:	200d      	movs	r0, #13
 80060de:	f7fa ff45 	bl	8000f6c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 2, 0);
 80060e2:	2200      	movs	r2, #0
 80060e4:	2102      	movs	r1, #2
 80060e6:	200e      	movs	r0, #14
 80060e8:	f7fa ff0a 	bl	8000f00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80060ec:	200e      	movs	r0, #14
 80060ee:	f7fa ff3d 	bl	8000f6c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80060f2:	2200      	movs	r2, #0
 80060f4:	2038      	movs	r0, #56	; 0x38
 80060f6:	4611      	mov	r1, r2
 80060f8:	f7fa ff02 	bl	8000f00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80060fc:	2038      	movs	r0, #56	; 0x38

}
 80060fe:	b002      	add	sp, #8
 8006100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8006104:	f7fa bf32 	b.w	8000f6c <HAL_NVIC_EnableIRQ>
 8006108:	58024400 	.word	0x58024400

0800610c <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 800610c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006110:	4b8a      	ldr	r3, [pc, #552]	; (800633c <MX_GPIO_Init+0x230>)
{
 8006112:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006114:	2400      	movs	r4, #0
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006116:	2601      	movs	r6, #1
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006118:	f04f 0a02 	mov.w	sl, #2
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800611c:	4f88      	ldr	r7, [pc, #544]	; (8006340 <MX_GPIO_Init+0x234>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800611e:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8006120:	4622      	mov	r2, r4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006122:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8006124:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006128:	940b      	str	r4, [sp, #44]	; 0x2c
                           PC3 PC6 PC7 PC8
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
                          |GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800612a:	2503      	movs	r5, #3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800612c:	940c      	str	r4, [sp, #48]	; 0x30
 800612e:	940d      	str	r4, [sp, #52]	; 0x34
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006130:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, GPIO_PIN_RESET);
 8006134:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8006350 <MX_GPIO_Init+0x244>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006138:	f040 0c10 	orr.w	ip, r0, #16
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9|GPIO_PIN_11, GPIO_PIN_RESET);
 800613c:	f8df 8214 	ldr.w	r8, [pc, #532]	; 8006354 <MX_GPIO_Init+0x248>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8006140:	4638      	mov	r0, r7
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8006142:	f8df b214 	ldr.w	fp, [pc, #532]	; 8006358 <MX_GPIO_Init+0x24c>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006146:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 800614a:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 800614e:	f00c 0c10 	and.w	ip, ip, #16
 8006152:	f8cd c004 	str.w	ip, [sp, #4]
 8006156:	f8dd c004 	ldr.w	ip, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800615a:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 800615e:	f04c 0c04 	orr.w	ip, ip, #4
 8006162:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 8006166:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 800616a:	f00c 0c04 	and.w	ip, ip, #4
 800616e:	f8cd c008 	str.w	ip, [sp, #8]
 8006172:	f8dd c008 	ldr.w	ip, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8006176:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 800617a:	f04c 0c20 	orr.w	ip, ip, #32
 800617e:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 8006182:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8006186:	f00c 0c20 	and.w	ip, ip, #32
 800618a:	f8cd c00c 	str.w	ip, [sp, #12]
 800618e:	f8dd c00c 	ldr.w	ip, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006192:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8006196:	f04c 0c80 	orr.w	ip, ip, #128	; 0x80
 800619a:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 800619e:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 80061a2:	f00c 0c80 	and.w	ip, ip, #128	; 0x80
 80061a6:	f8cd c010 	str.w	ip, [sp, #16]
 80061aa:	f8dd c010 	ldr.w	ip, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80061ae:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 80061b2:	ea4c 0c06 	orr.w	ip, ip, r6
 80061b6:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 80061ba:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 80061be:	ea0c 0c06 	and.w	ip, ip, r6
 80061c2:	f8cd c014 	str.w	ip, [sp, #20]
 80061c6:	f8dd c014 	ldr.w	ip, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80061ca:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 80061ce:	ea4c 0c0a 	orr.w	ip, ip, sl
 80061d2:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 80061d6:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 80061da:	ea0c 0c0a 	and.w	ip, ip, sl
 80061de:	f8cd c018 	str.w	ip, [sp, #24]
 80061e2:	f8dd c018 	ldr.w	ip, [sp, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80061e6:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 80061ea:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
 80061ee:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 80061f2:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 80061f6:	f00c 0c40 	and.w	ip, ip, #64	; 0x40
 80061fa:	f8cd c01c 	str.w	ip, [sp, #28]
 80061fe:	f8dd c01c 	ldr.w	ip, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006202:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8006206:	f04c 0c08 	orr.w	ip, ip, #8
 800620a:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 800620e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006212:	f003 0308 	and.w	r3, r3, #8
 8006216:	9308      	str	r3, [sp, #32]
 8006218:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800621a:	f7fc fbb7 	bl	800298c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, GPIO_PIN_RESET);
 800621e:	4622      	mov	r2, r4
 8006220:	4648      	mov	r0, r9
 8006222:	2180      	movs	r1, #128	; 0x80
 8006224:	f7fc fbb2 	bl	800298c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9|GPIO_PIN_11, GPIO_PIN_RESET);
 8006228:	4622      	mov	r2, r4
 800622a:	4640      	mov	r0, r8
 800622c:	f44f 6120 	mov.w	r1, #2560	; 0xa00
 8006230:	f7fc fbac 	bl	800298c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8006234:	4622      	mov	r2, r4
 8006236:	4658      	mov	r0, fp
 8006238:	2110      	movs	r1, #16
 800623a:	f7fc fba7 	bl	800298c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800623e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006242:	a909      	add	r1, sp, #36	; 0x24
 8006244:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006246:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800624a:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800624e:	f7fc fa79 	bl	8002744 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8006252:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006256:	a909      	add	r1, sp, #36	; 0x24
 8006258:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800625a:	e9cd 3609 	strd	r3, r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800625e:	e9cd a40b 	strd	sl, r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006262:	f7fc fa6f 	bl	8002744 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8006266:	f649 73cf 	movw	r3, #40911	; 0x9fcf
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800626a:	4638      	mov	r0, r7
 800626c:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800626e:	940b      	str	r4, [sp, #44]	; 0x2c
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006270:	f507 6780 	add.w	r7, r7, #1024	; 0x400
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006274:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006278:	f7fc fa64 	bl	8002744 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800627c:	f64f 73ff 	movw	r3, #65535	; 0xffff
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006280:	a909      	add	r1, sp, #36	; 0x24
 8006282:	4830      	ldr	r0, [pc, #192]	; (8006344 <MX_GPIO_Init+0x238>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8006284:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006286:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800628a:	f7fc fa5b 	bl	8002744 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_14|GPIO_PIN_5|GPIO_PIN_6
 800628e:	f244 33e4 	movw	r3, #17380	; 0x43e4
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006292:	a909      	add	r1, sp, #36	; 0x24
 8006294:	4658      	mov	r0, fp
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_14|GPIO_PIN_5|GPIO_PIN_6
 8006296:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006298:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800629c:	f7fc fa52 	bl	8002744 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80062a0:	f24f 137f 	movw	r3, #61823	; 0xf17f
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80062a4:	a909      	add	r1, sp, #36	; 0x24
 80062a6:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80062a8:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062aa:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80062ae:	f7fc fa49 	bl	8002744 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80062b2:	f64f 7383 	movw	r3, #65411	; 0xff83
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80062b6:	a909      	add	r1, sp, #36	; 0x24
 80062b8:	4823      	ldr	r0, [pc, #140]	; (8006348 <MX_GPIO_Init+0x23c>)
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80062ba:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062bc:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80062c0:	f7fc fa40 	bl	8002744 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12
 80062c4:	f24f 737f 	movw	r3, #63359	; 0xf77f
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80062c8:	a909      	add	r1, sp, #36	; 0x24
 80062ca:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12
 80062cc:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062ce:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80062d2:	f7fc fa37 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80062d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80062da:	4b1c      	ldr	r3, [pc, #112]	; (800634c <MX_GPIO_Init+0x240>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80062dc:	4638      	mov	r0, r7
 80062de:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062e0:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80062e2:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80062e6:	f7fc fa2d 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80062ea:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80062ec:	4648      	mov	r0, r9
 80062ee:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80062f0:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80062f2:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062f4:	e9cd 640a 	strd	r6, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80062f8:	f7fc fa24 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15;
 80062fc:	f44f 4315 	mov.w	r3, #38144	; 0x9500
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006300:	a909      	add	r1, sp, #36	; 0x24
 8006302:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15;
 8006304:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006306:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800630a:	f7fc fa1b 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800630e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006312:	4640      	mov	r0, r8
 8006314:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8006316:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006318:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800631a:	e9cd 640a 	strd	r6, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800631e:	f7fc fa11 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8006322:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006324:	a909      	add	r1, sp, #36	; 0x24
 8006326:	4658      	mov	r0, fp
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006328:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800632a:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800632c:	e9cd 640a 	strd	r6, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006330:	f7fc fa08 	bl	8002744 <HAL_GPIO_Init>

}
 8006334:	b00f      	add	sp, #60	; 0x3c
 8006336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800633a:	bf00      	nop
 800633c:	58024400 	.word	0x58024400
 8006340:	58020800 	.word	0x58020800
 8006344:	58021400 	.word	0x58021400
 8006348:	58021000 	.word	0x58021000
 800634c:	11110000 	.word	0x11110000
 8006350:	58021800 	.word	0x58021800
 8006354:	58020000 	.word	0x58020000
 8006358:	58020400 	.word	0x58020400

0800635c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800635c:	b538      	push	{r3, r4, r5, lr}

  hi2c2.Instance = I2C2;
 800635e:	4b13      	ldr	r3, [pc, #76]	; (80063ac <MX_I2C2_Init+0x50>)
  hi2c2.Init.Timing = 0x00B03FDB;
  hi2c2.Init.OwnAddress1 = 0;
 8006360:	2200      	movs	r2, #0
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006362:	2101      	movs	r1, #1
  hi2c2.Instance = I2C2;
 8006364:	4d12      	ldr	r5, [pc, #72]	; (80063b0 <MX_I2C2_Init+0x54>)
  hi2c2.Init.Timing = 0x00B03FDB;
 8006366:	4c13      	ldr	r4, [pc, #76]	; (80063b4 <MX_I2C2_Init+0x58>)
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c2.Init.OwnAddress2 = 0;
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006368:	4618      	mov	r0, r3
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800636a:	621a      	str	r2, [r3, #32]
  hi2c2.Init.Timing = 0x00B03FDB;
 800636c:	e9c3 5400 	strd	r5, r4, [r3]
  hi2c2.Init.OwnAddress1 = 0;
 8006370:	e9c3 2102 	strd	r2, r1, [r3, #8]
  hi2c2.Init.OwnAddress2 = 0;
 8006374:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006378:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800637c:	f7fc fb0a 	bl	8002994 <HAL_I2C_Init>
 8006380:	b988      	cbnz	r0, 80063a6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006382:	2100      	movs	r1, #0
 8006384:	4809      	ldr	r0, [pc, #36]	; (80063ac <MX_I2C2_Init+0x50>)
 8006386:	f7fc fb63 	bl	8002a50 <HAL_I2CEx_ConfigAnalogFilter>
 800638a:	b948      	cbnz	r0, 80063a0 <MX_I2C2_Init+0x44>
  {
    Error_Handler();
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800638c:	2100      	movs	r1, #0
 800638e:	4807      	ldr	r0, [pc, #28]	; (80063ac <MX_I2C2_Init+0x50>)
 8006390:	f7fc fb8c 	bl	8002aac <HAL_I2CEx_ConfigDigitalFilter>
 8006394:	b900      	cbnz	r0, 8006398 <MX_I2C2_Init+0x3c>
  {
    Error_Handler();
  }

}
 8006396:	bd38      	pop	{r3, r4, r5, pc}
 8006398:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 800639c:	f000 bc34 	b.w	8006c08 <Error_Handler>
    Error_Handler();
 80063a0:	f000 fc32 	bl	8006c08 <Error_Handler>
 80063a4:	e7f2      	b.n	800638c <MX_I2C2_Init+0x30>
    Error_Handler();
 80063a6:	f000 fc2f 	bl	8006c08 <Error_Handler>
 80063aa:	e7ea      	b.n	8006382 <MX_I2C2_Init+0x26>
 80063ac:	20000220 	.word	0x20000220
 80063b0:	40005800 	.word	0x40005800
 80063b4:	00b03fdb 	.word	0x00b03fdb

080063b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80063b8:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(i2cHandle->Instance==I2C2)
 80063ba:	4a1a      	ldr	r2, [pc, #104]	; (8006424 <HAL_I2C_MspInit+0x6c>)
{
 80063bc:	b088      	sub	sp, #32
  if(i2cHandle->Instance==I2C2)
 80063be:	6801      	ldr	r1, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063c0:	2300      	movs	r3, #0
  if(i2cHandle->Instance==I2C2)
 80063c2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063c4:	9307      	str	r3, [sp, #28]
 80063c6:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80063ca:	e9cd 3305 	strd	r3, r3, [sp, #20]
  if(i2cHandle->Instance==I2C2)
 80063ce:	d001      	beq.n	80063d4 <HAL_I2C_MspInit+0x1c>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80063d0:	b008      	add	sp, #32
 80063d2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063d4:	4c14      	ldr	r4, [pc, #80]	; (8006428 <HAL_I2C_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80063d6:	2012      	movs	r0, #18
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80063d8:	2204      	movs	r2, #4
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80063da:	f44f 6640 	mov.w	r6, #3072	; 0xc00
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063de:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80063e2:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063e4:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063e6:	f043 0302 	orr.w	r3, r3, #2
 80063ea:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 80063ee:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80063f2:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063f4:	f003 0302 	and.w	r3, r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063f8:	480c      	ldr	r0, [pc, #48]	; (800642c <HAL_I2C_MspInit+0x74>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80063fa:	9603      	str	r6, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063fc:	9301      	str	r3, [sp, #4]
 80063fe:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006400:	e9cd 5206 	strd	r5, r2, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006404:	f7fc f99e 	bl	8002744 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006408:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 800640c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006410:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
 8006414:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8006418:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800641c:	9302      	str	r3, [sp, #8]
 800641e:	9b02      	ldr	r3, [sp, #8]
}
 8006420:	b008      	add	sp, #32
 8006422:	bd70      	pop	{r4, r5, r6, pc}
 8006424:	40005800 	.word	0x40005800
 8006428:	58024400 	.word	0x58024400
 800642c:	58020400 	.word	0x58020400

08006430 <randomNumber>:
}

/* USER CODE BEGIN 4 */


float randomNumber(void) {
 8006430:	b500      	push	{lr}
 8006432:	b083      	sub	sp, #12

	uint32_t rand;
	HAL_RNG_GenerateRandomNumber(&hrng, &rand);
 8006434:	4807      	ldr	r0, [pc, #28]	; (8006454 <randomNumber+0x24>)
 8006436:	a901      	add	r1, sp, #4
 8006438:	f7fe fa62 	bl	8004900 <HAL_RNG_GenerateRandomNumber>
	float num = (float)rand * INV_TWO_TO_32;
 800643c:	eddd 7a01 	vldr	s15, [sp, #4]
 8006440:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8006458 <randomNumber+0x28>
 8006444:	eef8 7a67 	vcvt.f32.u32	s15, s15
	return num;
}
 8006448:	ee27 0a80 	vmul.f32	s0, s15, s0
 800644c:	b003      	add	sp, #12
 800644e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006452:	bf00      	nop
 8006454:	20017e78 	.word	0x20017e78
 8006458:	2f80000d 	.word	0x2f80000d

0800645c <SystemClock_Config>:
{
 800645c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006460:	b0cc      	sub	sp, #304	; 0x130
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006462:	224c      	movs	r2, #76	; 0x4c
 8006464:	2100      	movs	r1, #0
 8006466:	a80a      	add	r0, sp, #40	; 0x28
 8006468:	f001 fb46 	bl	8007af8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800646c:	2220      	movs	r2, #32
 800646e:	2100      	movs	r1, #0
 8006470:	a802      	add	r0, sp, #8
 8006472:	f001 fb41 	bl	8007af8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006476:	22bc      	movs	r2, #188	; 0xbc
 8006478:	2100      	movs	r1, #0
 800647a:	a81d      	add	r0, sp, #116	; 0x74
 800647c:	f001 fb3c 	bl	8007af8 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8006480:	2002      	movs	r0, #2
 8006482:	f7fc fb3f 	bl	8002b04 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8006486:	4b37      	ldr	r3, [pc, #220]	; (8006564 <SystemClock_Config+0x108>)
 8006488:	2200      	movs	r2, #0
 800648a:	4937      	ldr	r1, [pc, #220]	; (8006568 <SystemClock_Config+0x10c>)
 800648c:	9201      	str	r2, [sp, #4]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800648e:	461a      	mov	r2, r3
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8006490:	6998      	ldr	r0, [r3, #24]
 8006492:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8006496:	6198      	str	r0, [r3, #24]
 8006498:	699b      	ldr	r3, [r3, #24]
 800649a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800649e:	9301      	str	r3, [sp, #4]
 80064a0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80064a2:	f043 0301 	orr.w	r3, r3, #1
 80064a6:	62cb      	str	r3, [r1, #44]	; 0x2c
 80064a8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80064aa:	f003 0301 	and.w	r3, r3, #1
 80064ae:	9301      	str	r3, [sp, #4]
 80064b0:	9b01      	ldr	r3, [sp, #4]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80064b2:	6993      	ldr	r3, [r2, #24]
 80064b4:	049b      	lsls	r3, r3, #18
 80064b6:	d5fc      	bpl.n	80064b2 <SystemClock_Config+0x56>
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80064b8:	4a2c      	ldr	r2, [pc, #176]	; (800656c <SystemClock_Config+0x110>)
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80064ba:	2502      	movs	r5, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 80064bc:	2423      	movs	r4, #35	; 0x23
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80064be:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80064c2:	6a93      	ldr	r3, [r2, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80064c4:	2701      	movs	r7, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80064c6:	2640      	movs	r6, #64	; 0x40
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80064c8:	f04f 0808 	mov.w	r8, #8
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80064cc:	f023 0303 	bic.w	r3, r3, #3
  RCC_OscInitStruct.PLL.PLLM = 5;
 80064d0:	2105      	movs	r1, #5
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80064d2:	432b      	orrs	r3, r5
 80064d4:	6293      	str	r3, [r2, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 192;
 80064d6:	23c0      	movs	r3, #192	; 0xc0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 80064d8:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80064da:	2400      	movs	r4, #0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80064dc:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80064de:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80064e0:	960e      	str	r6, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 5;
 80064e2:	9115      	str	r1, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN = 192;
 80064e4:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80064e6:	970d      	str	r7, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80064e8:	9710      	str	r7, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLR = 2;
 80064ea:	9519      	str	r5, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80064ec:	941c      	str	r4, [sp, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80064ee:	e9cd 5513 	strd	r5, r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80064f2:	e9cd 5517 	strd	r5, r5, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80064f6:	e9cd 841a 	strd	r8, r4, [sp, #104]	; 0x68
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80064fa:	f7fc fb29 	bl	8002b50 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80064fe:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006502:	2203      	movs	r2, #3
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8006504:	f44f 6380 	mov.w	r3, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006508:	eb0d 0008 	add.w	r0, sp, r8
 800650c:	2104      	movs	r1, #4
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800650e:	9609      	str	r6, [sp, #36]	; 0x24
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8006510:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8006512:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8006514:	f8cd 8014 	str.w	r8, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006518:	e9cd c202 	strd	ip, r2, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800651c:	e9cd 6606 	strd	r6, r6, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006520:	f7fc fe94 	bl	800324c <HAL_RCC_ClockConfig>
  PeriphClkInitStruct.PLL2.PLL2N = 344;
 8006524:	f44f 76ac 	mov.w	r6, #344	; 0x158
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_SPI1
 8006528:	f8df e044 	ldr.w	lr, [pc, #68]	; 8006570 <SystemClock_Config+0x114>
  PeriphClkInitStruct.PLL2.PLL2M = 25;
 800652c:	f04f 0c19 	mov.w	ip, #25
  PeriphClkInitStruct.PLL2.PLL2P = 7;
 8006530:	2107      	movs	r1, #7
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8006532:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8006536:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800653a:	a81d      	add	r0, sp, #116	; 0x74
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 800653c:	9732      	str	r7, [sp, #200]	; 0xc8
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800653e:	9425      	str	r4, [sp, #148]	; 0x94
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8006540:	9431      	str	r4, [sp, #196]	; 0xc4
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8006542:	9234      	str	r2, [sp, #208]	; 0xd0
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8006544:	9345      	str	r3, [sp, #276]	; 0x114
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8006546:	e9cd 5521 	strd	r5, r5, [sp, #132]	; 0x84
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800654a:	e9cd 4423 	strd	r4, r4, [sp, #140]	; 0x8c
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800654e:	e9cd 443c 	strd	r4, r4, [sp, #240]	; 0xf0
  PeriphClkInitStruct.PLL2.PLL2M = 25;
 8006552:	e9cd ec1d 	strd	lr, ip, [sp, #116]	; 0x74
  PeriphClkInitStruct.PLL2.PLL2P = 7;
 8006556:	e9cd 611f 	strd	r6, r1, [sp, #124]	; 0x7c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800655a:	f7fd f947 	bl	80037ec <HAL_RCCEx_PeriphCLKConfig>
}
 800655e:	b04c      	add	sp, #304	; 0x130
 8006560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006564:	58024800 	.word	0x58024800
 8006568:	58000400 	.word	0x58000400
 800656c:	58024400 	.word	0x58024400
 8006570:	800a1108 	.word	0x800a1108

08006574 <MPU_Conf>:




void MPU_Conf(void)
{
 8006574:	b510      	push	{r4, lr}
 8006576:	b084      	sub	sp, #16
	  //now set up D3 domain RAM

	  MPU_InitStruct.Enable = MPU_REGION_ENABLE;

	  //D3 Domain�SRAM
	  MPU_InitStruct.BaseAddress = 0x38000000;
 8006578:	f04f 5460 	mov.w	r4, #939524096	; 0x38000000
	  HAL_MPU_Disable();
 800657c:	f7fa fd1c 	bl	8000fb8 <HAL_MPU_Disable>
	  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8006580:	2301      	movs	r3, #1
	  MPU_InitStruct.BaseAddress = 0x30000000;
 8006582:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
	  MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 8006586:	4a0d      	ldr	r2, [pc, #52]	; (80065bc <MPU_Conf+0x48>)
	  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8006588:	4668      	mov	r0, sp
	  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800658a:	f8ad 3000 	strh.w	r3, [sp]
	  MPU_InitStruct.BaseAddress = 0x30000000;
 800658e:	9101      	str	r1, [sp, #4]
	  MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 8006590:	e9cd 2302 	strd	r2, r3, [sp, #8]
	  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8006594:	f7fa fd32 	bl	8000ffc <HAL_MPU_ConfigRegion>
	  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8006598:	f240 1101 	movw	r1, #257	; 0x101


	  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 800659c:	4a08      	ldr	r2, [pc, #32]	; (80065c0 <MPU_Conf+0x4c>)


	  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;


	  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800659e:	4668      	mov	r0, sp
	  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 80065a0:	4b08      	ldr	r3, [pc, #32]	; (80065c4 <MPU_Conf+0x50>)
	  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80065a2:	f8ad 1000 	strh.w	r1, [sp]
	  MPU_InitStruct.BaseAddress = 0x38000000;
 80065a6:	9401      	str	r4, [sp, #4]
	  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 80065a8:	e9cd 2302 	strd	r2, r3, [sp, #8]
	  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80065ac:	f7fa fd26 	bl	8000ffc <HAL_MPU_ConfigRegion>


	  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80065b0:	2004      	movs	r0, #4
 80065b2:	f7fa fd11 	bl	8000fd8 <HAL_MPU_Enable>
}
 80065b6:	b004      	add	sp, #16
 80065b8:	bd10      	pop	{r4, pc}
 80065ba:	bf00      	nop
 80065bc:	03010011 	.word	0x03010011
 80065c0:	0301000f 	.word	0x0301000f
 80065c4:	01010100 	.word	0x01010100

080065c8 <main>:
{
 80065c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065cc:	ed2d 8b04 	vpush	{d8-d9}
 80065d0:	b085      	sub	sp, #20
  MPU_Conf();
 80065d2:	f7ff ffcf 	bl	8006574 <MPU_Conf>
  __ASM volatile ("dsb 0xF":::"memory");
 80065d6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80065da:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80065de:	4a7e      	ldr	r2, [pc, #504]	; (80067d8 <main+0x210>)
 80065e0:	2100      	movs	r1, #0
 80065e2:	f8c2 1250 	str.w	r1, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80065e6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80065ea:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80065ee:	6953      	ldr	r3, [r2, #20]
 80065f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065f4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80065f6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80065fa:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80065fe:	f8c2 1084 	str.w	r1, [r2, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8006602:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8006606:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800660a:	f643 7ce0 	movw	ip, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800660e:	f3c3 06c9 	ubfx	r6, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8006612:	f3c3 334e 	ubfx	r3, r3, #13, #15
 8006616:	07b7      	lsls	r7, r6, #30
 8006618:	015c      	lsls	r4, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800661a:	ea04 050c 	and.w	r5, r4, ip
 800661e:	4638      	mov	r0, r7
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8006620:	4631      	mov	r1, r6
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8006622:	ea45 0300 	orr.w	r3, r5, r0
      } while (ways-- != 0U);
 8006626:	3901      	subs	r1, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8006628:	f100 4040 	add.w	r0, r0, #3221225472	; 0xc0000000
 800662c:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
      } while (ways-- != 0U);
 8006630:	1c4b      	adds	r3, r1, #1
 8006632:	d1f6      	bne.n	8006622 <main+0x5a>
 8006634:	3c20      	subs	r4, #32
    } while(sets-- != 0U);
 8006636:	f114 0f20 	cmn.w	r4, #32
 800663a:	d1ee      	bne.n	800661a <main+0x52>
 800663c:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8006640:	6953      	ldr	r3, [r2, #20]
 8006642:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006646:	6153      	str	r3, [r2, #20]
 8006648:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800664c:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8006650:	f7f9 fe68 	bl	8000324 <HAL_Init>
  SystemClock_Config();
 8006654:	f7ff ff02 	bl	800645c <SystemClock_Config>
  MX_GPIO_Init();
 8006658:	f7ff fd58 	bl	800610c <MX_GPIO_Init>
  MX_DMA_Init();
 800665c:	f7ff fd10 	bl	8006080 <MX_DMA_Init>
  MX_SAI1_Init();
 8006660:	f000 fb02 	bl	8006c68 <MX_SAI1_Init>
  MX_RNG_Init();
 8006664:	f000 fad2 	bl	8006c0c <MX_RNG_Init>
  MX_SPI2_Init();
 8006668:	f000 fc20 	bl	8006eac <MX_SPI2_Init>
  MX_I2C2_Init();
 800666c:	f7ff fe76 	bl	800635c <MX_I2C2_Init>
  MX_ADC1_Init();
 8006670:	f7ff fb84 	bl	8005d7c <MX_ADC1_Init>
  MX_SPI1_Init();
 8006674:	f000 fbea 	bl	8006e4c <MX_SPI1_Init>
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 8006678:	eef1 3a10 	vmrs	r3, fpscr
  tempFPURegisterVal |= (1<<24); // set the FTZ (flush-to-zero) bit in the FPU control register
 800667c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 8006680:	eee1 3a10 	vmsr	fpscr, r3
 8006684:	4e55      	ldr	r6, [pc, #340]	; (80067dc <main+0x214>)
 8006686:	2300      	movs	r3, #0
  HAL_SPI_Receive_DMA(&hspi2, SPI_RX, 8);
 8006688:	2208      	movs	r2, #8
	  SPI_TX[i] = counter++;
 800668a:	4f55      	ldr	r7, [pc, #340]	; (80067e0 <main+0x218>)
 800668c:	7834      	ldrb	r4, [r6, #0]
	  SPI_PLUCK_TX[i] = 0;
 800668e:	461d      	mov	r5, r3
  HAL_SPI_Receive_DMA(&hspi2, SPI_RX, 8);
 8006690:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8006694:	4853      	ldr	r0, [pc, #332]	; (80067e4 <main+0x21c>)
 8006696:	f364 0307 	bfi	r3, r4, #0, #8
 800669a:	f104 0801 	add.w	r8, r4, #1
 800669e:	f104 0c02 	add.w	ip, r4, #2
 80066a2:	eb04 0e02 	add.w	lr, r4, r2
 80066a6:	f368 230f 	bfi	r3, r8, #8, #8
 80066aa:	3403      	adds	r4, #3
 80066ac:	f886 e000 	strb.w	lr, [r6]
LEAF_init(&leaf, SAMPLE_RATE, AUDIO_FRAME_SIZE, mediumMemory, MEDIUM_MEM_SIZE, &randomNumber);
 80066b0:	46a9      	mov	r9, r5
 80066b2:	f36c 4317 	bfi	r3, ip, #16, #8
	  SPI_PLUCK_TX[i] = 0;
 80066b6:	623d      	str	r5, [r7, #32]
 80066b8:	f8df b17c 	ldr.w	fp, [pc, #380]	; 8006838 <main+0x270>
 80066bc:	f364 631f 	bfi	r3, r4, #24, #8
	tSlide_init(&fastSlide[i],1.0f,550.0f, &leaf); //1110
 80066c0:	eddf 9a49 	vldr	s19, [pc, #292]	; 80067e8 <main+0x220>
 80066c4:	4c49      	ldr	r4, [pc, #292]	; (80067ec <main+0x224>)
 80066c6:	46da      	mov	sl, fp
	  SPI_TX[i] = counter++;
 80066c8:	f003 367f 	and.w	r6, r3, #2139062143	; 0x7f7f7f7f
 80066cc:	f003 3580 	and.w	r5, r3, #2155905152	; 0x80808080
 80066d0:	603b      	str	r3, [r7, #0]
 80066d2:	f106 3304 	add.w	r3, r6, #67372036	; 0x4040404
		tVZFilter_init(&opticalLowpass[i][j], Lowpass, 2000.0f, 0.6f, &leaf);
 80066d6:	ed9f 9a46 	vldr	s18, [pc, #280]	; 80067f0 <main+0x228>
 80066da:	eddf 8a46 	vldr	s17, [pc, #280]	; 80067f4 <main+0x22c>
	  SPI_TX[i] = counter++;
 80066de:	406b      	eors	r3, r5
 80066e0:	4d45      	ldr	r5, [pc, #276]	; (80067f8 <main+0x230>)
		tHighpass_init(&opticalHighpass[i][j], 40.0f, &leaf);
 80066e2:	ed9f 8a46 	vldr	s16, [pc, #280]	; 80067fc <main+0x234>
	  SPI_TX[i] = counter++;
 80066e6:	607b      	str	r3, [r7, #4]
 80066e8:	9503      	str	r5, [sp, #12]
  HAL_SPI_Receive_DMA(&hspi2, SPI_RX, 8);
 80066ea:	f7ff f869 	bl	80057c0 <HAL_SPI_Receive_DMA>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80066ee:	2201      	movs	r2, #1
 80066f0:	2140      	movs	r1, #64	; 0x40
 80066f2:	4843      	ldr	r0, [pc, #268]	; (8006800 <main+0x238>)
 80066f4:	f7fc f94a 	bl	800298c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80066f8:	200a      	movs	r0, #10
 80066fa:	f7f9 fe57 	bl	80003ac <HAL_Delay>
  HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t *)&audioOutBuffer[0], AUDIO_BUFFER_SIZE);
 80066fe:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8006702:	2280      	movs	r2, #128	; 0x80
 8006704:	483f      	ldr	r0, [pc, #252]	; (8006804 <main+0x23c>)
 8006706:	f7fe fbbd 	bl	8004e84 <HAL_SAI_Transmit_DMA>
  HAL_SAI_Receive_DMA(&hsai_BlockB1, (uint8_t *)&audioInBuffer[0], AUDIO_BUFFER_SIZE);
 800670a:	f507 7118 	add.w	r1, r7, #608	; 0x260
 800670e:	2280      	movs	r2, #128	; 0x80
 8006710:	483d      	ldr	r0, [pc, #244]	; (8006808 <main+0x240>)
 8006712:	f7fe fc47 	bl	8004fa4 <HAL_SAI_Receive_DMA>
LEAF_init(&leaf, SAMPLE_RATE, AUDIO_FRAME_SIZE, mediumMemory, MEDIUM_MEM_SIZE, &randomNumber);
 8006716:	4b3d      	ldr	r3, [pc, #244]	; (800680c <main+0x244>)
	tThreshold_init(&threshold[i],threshold_values[i][0], threshold_values[i][1], &leaf);
 8006718:	4e3d      	ldr	r6, [pc, #244]	; (8006810 <main+0x248>)
LEAF_init(&leaf, SAMPLE_RATE, AUDIO_FRAME_SIZE, mediumMemory, MEDIUM_MEM_SIZE, &randomNumber);
 800671a:	2120      	movs	r1, #32
 800671c:	9300      	str	r3, [sp, #0]
 800671e:	4a3d      	ldr	r2, [pc, #244]	; (8006814 <main+0x24c>)
 8006720:	4b3d      	ldr	r3, [pc, #244]	; (8006818 <main+0x250>)
 8006722:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 800681c <main+0x254>
 8006726:	483a      	ldr	r0, [pc, #232]	; (8006810 <main+0x248>)
 8006728:	f001 f986 	bl	8007a38 <LEAF_init>
	tThreshold_init(&threshold[i],threshold_values[i][0], threshold_values[i][1], &leaf);
 800672c:	4b3c      	ldr	r3, [pc, #240]	; (8006820 <main+0x258>)
 800672e:	4631      	mov	r1, r6
 8006730:	edda 7a01 	vldr	s15, [sl, #4]
 8006734:	f104 0820 	add.w	r8, r4, #32
 8006738:	eb03 0009 	add.w	r0, r3, r9
 800673c:	f85b 3019 	ldr.w	r3, [fp, r9, lsl #1]
 8006740:	eef8 0ae7 	vcvt.f32.s32	s1, s15
	tSlide_init(&slowSlide[i],1.0f,550.0f, &leaf); //1110
 8006744:	9d03      	ldr	r5, [sp, #12]
	tThreshold_init(&threshold[i],threshold_values[i][0], threshold_values[i][1], &leaf);
 8006746:	ee07 3a90 	vmov	s15, r3
 800674a:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800674e:	f000 fd77 	bl	8007240 <tThreshold_init>
	tSlide_init(&fastSlide[i],1.0f,550.0f, &leaf); //1110
 8006752:	4b34      	ldr	r3, [pc, #208]	; (8006824 <main+0x25c>)
 8006754:	4631      	mov	r1, r6
 8006756:	eef0 0a69 	vmov.f32	s1, s19
 800675a:	eb03 0009 	add.w	r0, r3, r9
 800675e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006762:	f000 fd9d 	bl	80072a0 <tSlide_init>
	tSlide_init(&slowSlide[i],1.0f,550.0f, &leaf); //1110
 8006766:	4b30      	ldr	r3, [pc, #192]	; (8006828 <main+0x260>)
 8006768:	4631      	mov	r1, r6
 800676a:	eef0 0a69 	vmov.f32	s1, s19
 800676e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006772:	eb03 0009 	add.w	r0, r3, r9
 8006776:	f000 fd93 	bl	80072a0 <tSlide_init>
		tVZFilter_init(&opticalLowpass[i][j], Lowpass, 2000.0f, 0.6f, &leaf);
 800677a:	4620      	mov	r0, r4
 800677c:	4632      	mov	r2, r6
 800677e:	eef0 0a49 	vmov.f32	s1, s18
 8006782:	2101      	movs	r1, #1
 8006784:	eeb0 0a68 	vmov.f32	s0, s17
 8006788:	3404      	adds	r4, #4
 800678a:	f000 fe0f 	bl	80073ac <tVZFilter_init>
		tHighpass_init(&opticalHighpass[i][j], 40.0f, &leaf);
 800678e:	4628      	mov	r0, r5
 8006790:	4631      	mov	r1, r6
 8006792:	eeb0 0a48 	vmov.f32	s0, s16
 8006796:	f000 fddb 	bl	8007350 <tHighpass_init>
	for (int j = 0; j < FILTER_ORDER; j++)
 800679a:	45a0      	cmp	r8, r4
 800679c:	f105 0504 	add.w	r5, r5, #4
 80067a0:	d1eb      	bne.n	800677a <main+0x1b2>
 80067a2:	9b03      	ldr	r3, [sp, #12]
 80067a4:	f109 0904 	add.w	r9, r9, #4
 80067a8:	f10a 0a08 	add.w	sl, sl, #8
 80067ac:	3320      	adds	r3, #32
for (int i = 0; i < NUM_ADC_CHANNELS; i++)
 80067ae:	f1b9 0f28 	cmp.w	r9, #40	; 0x28
 80067b2:	9303      	str	r3, [sp, #12]
 80067b4:	d1ba      	bne.n	800672c <main+0x164>
LEAF_generate_atodb(atodbTable, ATODB_TABLE_SIZE);
 80067b6:	f645 51c0 	movw	r1, #24000	; 0x5dc0
 80067ba:	481c      	ldr	r0, [pc, #112]	; (800682c <main+0x264>)
 80067bc:	f001 f848 	bl	8007850 <LEAF_generate_atodb>
SPI_PLUCK_TX[0] = 254;//start message
 80067c0:	24fe      	movs	r4, #254	; 0xfe
SPI_PLUCK_TX[21] = 253;//end message
 80067c2:	23fd      	movs	r3, #253	; 0xfd
 HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&ADC_values,NUM_ADC_CHANNELS * ADC_BUFFER_SIZE);
 80067c4:	2250      	movs	r2, #80	; 0x50
 80067c6:	491a      	ldr	r1, [pc, #104]	; (8006830 <main+0x268>)
 80067c8:	481a      	ldr	r0, [pc, #104]	; (8006834 <main+0x26c>)
SPI_PLUCK_TX[0] = 254;//start message
 80067ca:	f887 4020 	strb.w	r4, [r7, #32]
SPI_PLUCK_TX[21] = 253;//end message
 80067ce:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&ADC_values,NUM_ADC_CHANNELS * ADC_BUFFER_SIZE);
 80067d2:	f7f9 fe03 	bl	80003dc <HAL_ADC_Start_DMA>
 80067d6:	e7fe      	b.n	80067d6 <main+0x20e>
 80067d8:	e000ed00 	.word	0xe000ed00
 80067dc:	20000590 	.word	0x20000590
 80067e0:	30000000 	.word	0x30000000
 80067e4:	200180ac 	.word	0x200180ac
 80067e8:	44098000 	.word	0x44098000
 80067ec:	20017ce8 	.word	0x20017ce8
 80067f0:	3f19999a 	.word	0x3f19999a
 80067f4:	44fa0000 	.word	0x44fa0000
 80067f8:	200002f0 	.word	0x200002f0
 80067fc:	42200000 	.word	0x42200000
 8006800:	58020800 	.word	0x58020800
 8006804:	20018014 	.word	0x20018014
 8006808:	20017e8c 	.word	0x20017e8c
 800680c:	08006431 	.word	0x08006431
 8006810:	200002a8 	.word	0x200002a8
 8006814:	24000000 	.word	0x24000000
 8006818:	000493e0 	.word	0x000493e0
 800681c:	473b8000 	.word	0x473b8000
 8006820:	20000280 	.word	0x20000280
 8006824:	20017e28 	.word	0x20017e28
 8006828:	20000598 	.word	0x20000598
 800682c:	200005e8 	.word	0x200005e8
 8006830:	30000460 	.word	0x30000460
 8006834:	20000144 	.word	0x20000144
 8006838:	2000000c 	.word	0x2000000c

0800683c <attackDetectPeak2>:
int armedCounter[NUM_STRINGS];
float slopeStorage[NUM_STRINGS];
int attackDetectPeak2 (int whichString, int tempInt)
{
	float output = -1;
	float tempSamp = (((float)tempInt - TWO_TO_15) * INV_TWO_TO_15);
 800683c:	ee07 1a90 	vmov	s15, r1
 8006840:	eddf 6a6d 	vldr	s13, [pc, #436]	; 80069f8 <attackDetectPeak2+0x1bc>
 8006844:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80069fc <attackDetectPeak2+0x1c0>
 8006848:	eef8 7ae7 	vcvt.f32.s32	s15, s15
{
 800684c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	float tempSamp = (((float)tempInt - TWO_TO_15) * INV_TWO_TO_15);
 8006850:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006854:	4c6a      	ldr	r4, [pc, #424]	; (8006a00 <attackDetectPeak2+0x1c4>)
 8006856:	ea4f 1840 	mov.w	r8, r0, lsl #5
{
 800685a:	4606      	mov	r6, r0
 800685c:	f104 0520 	add.w	r5, r4, #32
	float tempSamp = (((float)tempInt - TWO_TO_15) * INV_TWO_TO_15);
 8006860:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006864:	4444      	add	r4, r8
 8006866:	4445      	add	r5, r8
{
 8006868:	ed2d 8b02 	vpush	{d8}
	for (int k = 0; k < FILTER_ORDER; k++)
	{
		// a highpass filter, remove any slow moving signal (effectively centers the signal around zero and gets rid of the signal that isn't high frequency vibration) cutoff of 100Hz, // applied 8 times to get rid of a lot of low frequency bumbling around
		tempSamp = tHighpass_tick(&opticalHighpass[whichString][k], tempSamp);
 800686c:	4620      	mov	r0, r4
 800686e:	3404      	adds	r4, #4
 8006870:	eeb0 0a67 	vmov.f32	s0, s15
 8006874:	f000 fd8a 	bl	800738c <tHighpass_tick>
	for (int k = 0; k < FILTER_ORDER; k++)
 8006878:	42a5      	cmp	r5, r4
		tempSamp = tHighpass_tick(&opticalHighpass[whichString][k], tempSamp);
 800687a:	eef0 7a40 	vmov.f32	s15, s0
	for (int k = 0; k < FILTER_ORDER; k++)
 800687e:	d1f5      	bne.n	800686c <attackDetectPeak2+0x30>

	}
	tempSamp = tVZFilter_tick(&opticalLowpass[whichString][0], tempSamp);
 8006880:	4860      	ldr	r0, [pc, #384]	; (8006a04 <attackDetectPeak2+0x1c8>)
 8006882:	00b4      	lsls	r4, r6, #2
	float tempAbs = fabsf(tempSamp);

	Dsmoothed = tSlide_tick(&fastSlide[whichString], tempAbs);
	Dsmoothed2 = tSlide_tick(&slowSlide[whichString], Dsmoothed);
 8006884:	4f60      	ldr	r7, [pc, #384]	; (8006a08 <attackDetectPeak2+0x1cc>)
	tempSamp = tVZFilter_tick(&opticalLowpass[whichString][0], tempSamp);
 8006886:	4440      	add	r0, r8
	Dsmoothed2 = LEAF_clip(0.0f, Dsmoothed2, 1.0f);
	//dbSmoothed2 = atodb(Dsmoothed2);
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
	//dbSmoothed2 = LEAF_clip(-50.f, dbSmoothed2, 12.0f);
	//get the slope
	float slope = (dbSmoothed2 - prevdbSmoothed2[whichString]);
 8006888:	4d60      	ldr	r5, [pc, #384]	; (8006a0c <attackDetectPeak2+0x1d0>)
	tempSamp = tVZFilter_tick(&opticalLowpass[whichString][0], tempSamp);
 800688a:	f000 ff8f 	bl	80077ac <tVZFilter_tick>
	Dsmoothed = tSlide_tick(&fastSlide[whichString], tempAbs);
 800688e:	4860      	ldr	r0, [pc, #384]	; (8006a10 <attackDetectPeak2+0x1d4>)
 8006890:	eeb0 0ac0 	vabs.f32	s0, s0
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 8006894:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 8006a4c <attackDetectPeak2+0x210>
	Dsmoothed = tSlide_tick(&fastSlide[whichString], tempAbs);
 8006898:	4420      	add	r0, r4
	float integerVersion = Dsmoothed2 * (TWO_TO_16 - 1);
	integerVersions[whichString] = integerVersion;
	threshOut = tThreshold_tick(&threshold[whichString], integerVersion);
	if ((slope > 0.2f) && (threshOut > 0))//was 0.1
	{
		armed[whichString] = 1;
 800689a:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 8006a50 <attackDetectPeak2+0x214>
	Dsmoothed = tSlide_tick(&fastSlide[whichString], tempAbs);
 800689e:	f000 fd25 	bl	80072ec <tSlide_tick>
	Dsmoothed2 = tSlide_tick(&slowSlide[whichString], Dsmoothed);
 80068a2:	485c      	ldr	r0, [pc, #368]	; (8006a14 <attackDetectPeak2+0x1d8>)
	Dsmoothed = tSlide_tick(&fastSlide[whichString], tempAbs);
 80068a4:	4b5c      	ldr	r3, [pc, #368]	; (8006a18 <attackDetectPeak2+0x1dc>)
	Dsmoothed2 = tSlide_tick(&slowSlide[whichString], Dsmoothed);
 80068a6:	4420      	add	r0, r4
	Dsmoothed = tSlide_tick(&fastSlide[whichString], tempAbs);
 80068a8:	ed83 0a00 	vstr	s0, [r3]
	Dsmoothed2 = tSlide_tick(&slowSlide[whichString], Dsmoothed);
 80068ac:	f000 fd1e 	bl	80072ec <tSlide_tick>
 80068b0:	eef0 7a40 	vmov.f32	s15, s0
	Dsmoothed2 = LEAF_clip(0.0f, Dsmoothed2, 1.0f);
 80068b4:	ed9f 0a59 	vldr	s0, [pc, #356]	; 8006a1c <attackDetectPeak2+0x1e0>
 80068b8:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80068bc:	eef0 0a67 	vmov.f32	s1, s15
	Dsmoothed2 = tSlide_tick(&slowSlide[whichString], Dsmoothed);
 80068c0:	edc7 7a00 	vstr	s15, [r7]
	Dsmoothed2 = LEAF_clip(0.0f, Dsmoothed2, 1.0f);
 80068c4:	f000 ffb0 	bl	8007828 <LEAF_clip>
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 80068c8:	eddf 7a55 	vldr	s15, [pc, #340]	; 8006a20 <attackDetectPeak2+0x1e4>
 80068cc:	4b55      	ldr	r3, [pc, #340]	; (8006a24 <attackDetectPeak2+0x1e8>)
	Dsmoothed2 = LEAF_clip(0.0f, Dsmoothed2, 1.0f);
 80068ce:	eeb0 7a40 	vmov.f32	s14, s0
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 80068d2:	ee60 7a27 	vmul.f32	s15, s0, s15
 80068d6:	ed9f 0a54 	vldr	s0, [pc, #336]	; 8006a28 <attackDetectPeak2+0x1ec>
 80068da:	eeb2 1a08 	vmov.f32	s2, #40	; 0x41400000  12.0
	Dsmoothed2 = LEAF_clip(0.0f, Dsmoothed2, 1.0f);
 80068de:	ed87 7a00 	vstr	s14, [r7]
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 80068e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068e6:	ee17 2a90 	vmov	r2, s15
 80068ea:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80068ee:	edd3 0a00 	vldr	s1, [r3]
 80068f2:	f000 ff99 	bl	8007828 <LEAF_clip>
	float integerVersion = Dsmoothed2 * (TWO_TO_16 - 1);
 80068f6:	ed97 8a00 	vldr	s16, [r7]
 80068fa:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8006a2c <attackDetectPeak2+0x1f0>
	float slope = (dbSmoothed2 - prevdbSmoothed2[whichString]);
 80068fe:	192b      	adds	r3, r5, r4
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 8006900:	eef0 7a40 	vmov.f32	s15, s0
	threshOut = tThreshold_tick(&threshold[whichString], integerVersion);
 8006904:	484a      	ldr	r0, [pc, #296]	; (8006a30 <attackDetectPeak2+0x1f4>)
	float integerVersion = Dsmoothed2 * (TWO_TO_16 - 1);
 8006906:	ee28 8a07 	vmul.f32	s16, s16, s14
	float slope = (dbSmoothed2 - prevdbSmoothed2[whichString]);
 800690a:	edd3 8a00 	vldr	s17, [r3]
	slopeStorage[whichString] = slope;
 800690e:	4b49      	ldr	r3, [pc, #292]	; (8006a34 <attackDetectPeak2+0x1f8>)
	threshOut = tThreshold_tick(&threshold[whichString], integerVersion);
 8006910:	4420      	add	r0, r4
	float slope = (dbSmoothed2 - prevdbSmoothed2[whichString]);
 8006912:	ee70 8a68 	vsub.f32	s17, s0, s17
	integerVersions[whichString] = integerVersion;
 8006916:	4a48      	ldr	r2, [pc, #288]	; (8006a38 <attackDetectPeak2+0x1fc>)
 8006918:	eebd 7ac8 	vcvt.s32.f32	s14, s16
	slopeStorage[whichString] = slope;
 800691c:	4423      	add	r3, r4
	threshOut = tThreshold_tick(&threshold[whichString], integerVersion);
 800691e:	eeb0 0a48 	vmov.f32	s0, s16
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 8006922:	edc8 7a00 	vstr	s15, [r8]
	slopeStorage[whichString] = slope;
 8006926:	edc3 8a00 	vstr	s17, [r3]
	integerVersions[whichString] = integerVersion;
 800692a:	ee17 7a10 	vmov	r7, s14
 800692e:	f842 7026 	str.w	r7, [r2, r6, lsl #2]
	threshOut = tThreshold_tick(&threshold[whichString], integerVersion);
 8006932:	f000 fc9d 	bl	8007270 <tThreshold_tick>
 8006936:	4b41      	ldr	r3, [pc, #260]	; (8006a3c <attackDetectPeak2+0x200>)
	if ((slope > 0.2f) && (threshOut > 0))//was 0.1
 8006938:	2800      	cmp	r0, #0
	threshOut = tThreshold_tick(&threshold[whichString], integerVersion);
 800693a:	6018      	str	r0, [r3, #0]
	if ((slope > 0.2f) && (threshOut > 0))//was 0.1
 800693c:	dd06      	ble.n	800694c <attackDetectPeak2+0x110>
 800693e:	eddf 7a40 	vldr	s15, [pc, #256]	; 8006a40 <attackDetectPeak2+0x204>
 8006942:	eef4 8a67 	vcmp.f32	s17, s15
 8006946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800694a:	dc0d      	bgt.n	8006968 <attackDetectPeak2+0x12c>
	}

	if (armed[whichString] == 1)
 800694c:	f859 3026 	ldr.w	r3, [r9, r6, lsl #2]
 8006950:	2b01      	cmp	r3, #1
 8006952:	d00c      	beq.n	800696e <attackDetectPeak2+0x132>
	{
		if (integerVersion > stringMaxes[whichString])
		{
			stringMaxes[whichString] = integerVersion;
 8006954:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
			downCounter[whichString] = 0;
			stringMaxes[whichString] = 0;
		}
	}

	prevdbSmoothed2[whichString] = dbSmoothed2;
 8006958:	442c      	add	r4, r5
 800695a:	f8d8 3000 	ldr.w	r3, [r8]
 800695e:	6023      	str	r3, [r4, #0]
	return (int)output;
}
 8006960:	ecbd 8b02 	vpop	{d8}
 8006964:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		armed[whichString] = 1;
 8006968:	2301      	movs	r3, #1
 800696a:	f849 3026 	str.w	r3, [r9, r6, lsl #2]
		if (integerVersion > stringMaxes[whichString])
 800696e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006a54 <attackDetectPeak2+0x218>
 8006972:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
 8006976:	ee00 3a90 	vmov	s1, r3
 800697a:	eef8 7ae0 	vcvt.f32.s32	s15, s1
 800697e:	eef4 7ac8 	vcmpe.f32	s15, s16
 8006982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006986:	d412      	bmi.n	80069ae <attackDetectPeak2+0x172>
		armedCounter[whichString]++;
 8006988:	4f2e      	ldr	r7, [pc, #184]	; (8006a44 <attackDetectPeak2+0x208>)
		if (slope <= 0.0f)
 800698a:	eef5 8ac0 	vcmpe.f32	s17, #0.0
		armedCounter[whichString]++;
 800698e:	f857 3026 	ldr.w	r3, [r7, r6, lsl #2]
		if (slope <= 0.0f)
 8006992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		armedCounter[whichString]++;
 8006996:	f103 0301 	add.w	r3, r3, #1
 800699a:	f847 3026 	str.w	r3, [r7, r6, lsl #2]
		if (slope <= 0.0f)
 800699e:	d90b      	bls.n	80069b8 <attackDetectPeak2+0x17c>
			downCounter[whichString] = 0; //reset the down counter if the amplitude starts going back up
 80069a0:	4b29      	ldr	r3, [pc, #164]	; (8006a48 <attackDetectPeak2+0x20c>)
 80069a2:	2200      	movs	r2, #0
 80069a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80069a8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80069ac:	e7d4      	b.n	8006958 <attackDetectPeak2+0x11c>
			stringMaxes[whichString] = integerVersion;
 80069ae:	ee00 7a90 	vmov	s1, r7
 80069b2:	f84a 7026 	str.w	r7, [sl, r6, lsl #2]
 80069b6:	e7e7      	b.n	8006988 <attackDetectPeak2+0x14c>
			downCounter[whichString]++;
 80069b8:	f8df b08c 	ldr.w	fp, [pc, #140]	; 8006a48 <attackDetectPeak2+0x20c>
 80069bc:	f85b 3026 	ldr.w	r3, [fp, r6, lsl #2]
 80069c0:	3301      	adds	r3, #1
		if (downCounter[whichString] > DOWNCOUNT)
 80069c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
			downCounter[whichString]++;
 80069c6:	f84b 3026 	str.w	r3, [fp, r6, lsl #2]
		if (downCounter[whichString] > DOWNCOUNT)
 80069ca:	ddc3      	ble.n	8006954 <attackDetectPeak2+0x118>
			output = LEAF_clip(0.0f, output, 65535.0f);
 80069cc:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 80069d0:	ed9f 1a16 	vldr	s2, [pc, #88]	; 8006a2c <attackDetectPeak2+0x1f0>
 80069d4:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8006a1c <attackDetectPeak2+0x1e0>
 80069d8:	f000 ff26 	bl	8007828 <LEAF_clip>
 80069dc:	eefd 7ac0 	vcvt.s32.f32	s15, s0
			armed[whichString] = 0;
 80069e0:	2300      	movs	r3, #0
 80069e2:	ee17 0a90 	vmov	r0, s15
 80069e6:	f849 3026 	str.w	r3, [r9, r6, lsl #2]
			armedCounter[whichString] = 0;
 80069ea:	f847 3026 	str.w	r3, [r7, r6, lsl #2]
			downCounter[whichString] = 0;
 80069ee:	f84b 3026 	str.w	r3, [fp, r6, lsl #2]
			stringMaxes[whichString] = 0;
 80069f2:	f84a 3026 	str.w	r3, [sl, r6, lsl #2]
 80069f6:	e7af      	b.n	8006958 <attackDetectPeak2+0x11c>
 80069f8:	47000000 	.word	0x47000000
 80069fc:	37fffffc 	.word	0x37fffffc
 8006a00:	200002f0 	.word	0x200002f0
 8006a04:	20017ce8 	.word	0x20017ce8
 8006a08:	20000510 	.word	0x20000510
 8006a0c:	200004e8 	.word	0x200004e8
 8006a10:	20017e28 	.word	0x20017e28
 8006a14:	20000598 	.word	0x20000598
 8006a18:	20000594 	.word	0x20000594
 8006a1c:	00000000 	.word	0x00000000
 8006a20:	46bb7e00 	.word	0x46bb7e00
 8006a24:	200005e8 	.word	0x200005e8
 8006a28:	c2a00000 	.word	0xc2a00000
 8006a2c:	477fff00 	.word	0x477fff00
 8006a30:	20000280 	.word	0x20000280
 8006a34:	20000480 	.word	0x20000480
 8006a38:	20017e50 	.word	0x20017e50
 8006a3c:	20000138 	.word	0x20000138
 8006a40:	3e4ccccd 	.word	0x3e4ccccd
 8006a44:	200004a8 	.word	0x200004a8
 8006a48:	200005c0 	.word	0x200005c0
 8006a4c:	200004d0 	.word	0x200004d0
 8006a50:	200000e8 	.word	0x200000e8
 8006a54:	20000110 	.word	0x20000110

08006a58 <ADC_Frame>:
int brokedIt = 0;
int didPlucked2[10];
int pluckDelay[10];
int pluckValues[10];
void ADC_Frame(int offset)
{
 8006a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a5c:	4604      	mov	r4, r0
 8006a5e:	b085      	sub	sp, #20
	//HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_11);
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8006a60:	2201      	movs	r2, #1
 8006a62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006a66:	4859      	ldr	r0, [pc, #356]	; (8006bcc <ADC_Frame+0x174>)
 8006a68:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8006a6c:	f7fb ff8e 	bl	800298c <HAL_GPIO_WritePin>
 8006a70:	2204      	movs	r2, #4
 8006a72:	4b57      	ldr	r3, [pc, #348]	; (8006bd0 <ADC_Frame+0x178>)
 8006a74:	9202      	str	r2, [sp, #8]
	int changeHappened = 0;
 8006a76:	2200      	movs	r2, #0
 8006a78:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006a7c:	f8df 8168 	ldr.w	r8, [pc, #360]	; 8006be8 <ADC_Frame+0x190>
 8006a80:	4616      	mov	r6, r2
 8006a82:	f8df a168 	ldr.w	sl, [pc, #360]	; 8006bec <ADC_Frame+0x194>
 8006a86:	3b04      	subs	r3, #4
					changeHappened = 1;
					stringSounding[j] = 1;
					//HAL_SPI_Transmit_DMA(&hspi1, SPI_PLUCK_TX, 4);
				}

				if ((stringTouchRH[j]) && (stringSounding[j]))
 8006a88:	f8df b164 	ldr.w	fp, [pc, #356]	; 8006bf0 <ADC_Frame+0x198>
 8006a8c:	9301      	str	r3, [sp, #4]
		if (howManyFrames > 0)
 8006a8e:	4b51      	ldr	r3, [pc, #324]	; (8006bd4 <ADC_Frame+0x17c>)
 8006a90:	6818      	ldr	r0, [r3, #0]
 8006a92:	2800      	cmp	r0, #0
 8006a94:	dd01      	ble.n	8006a9a <ADC_Frame+0x42>
			howManyFrames--;
 8006a96:	3801      	subs	r0, #1
 8006a98:	6018      	str	r0, [r3, #0]
	int changeHappened = 0;
 8006a9a:	2400      	movs	r4, #0
 8006a9c:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006aa0:	4d4d      	ldr	r5, [pc, #308]	; (8006bd8 <ADC_Frame+0x180>)
			if (j < 8)
 8006aa2:	2c07      	cmp	r4, #7
			int tempInt = ADC_values[(i*NUM_ADC_CHANNELS) + j];
 8006aa4:	f859 1f04 	ldr.w	r1, [r9, #4]!
				stringTouchRH[j] = (SPI_RX[4] >> j) & 1;
 8006aa8:	4b4c      	ldr	r3, [pc, #304]	; (8006bdc <ADC_Frame+0x184>)
			if (j < 8)
 8006aaa:	d837      	bhi.n	8006b1c <ADC_Frame+0xc4>
				stringTouchRH[j] = (SPI_RX[4] >> j) & 1;
 8006aac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
			if (howManyFrames > 0)
 8006ab0:	2800      	cmp	r0, #0
 8006ab2:	ea4f 0744 	mov.w	r7, r4, lsl #1
				attackDetectPeak2(j, tempInt);
 8006ab6:	4620      	mov	r0, r4
				stringTouchRH[j] = (SPI_RX[4] >> j) & 1;
 8006ab8:	fa43 f304 	asr.w	r3, r3, r4
 8006abc:	f003 0301 	and.w	r3, r3, #1
 8006ac0:	f828 3014 	strh.w	r3, [r8, r4, lsl #1]
			if (howManyFrames > 0)
 8006ac4:	dd39      	ble.n	8006b3a <ADC_Frame+0xe2>
				attackDetectPeak2(j, tempInt);
 8006ac6:	f7ff feb9 	bl	800683c <attackDetectPeak2>
 8006aca:	f85a 0024 	ldr.w	r0, [sl, r4, lsl #2]
 8006ace:	00a3      	lsls	r3, r4, #2
				if ((didPlucked[j] > 0) && (!stringSounding[j]))
 8006ad0:	2800      	cmp	r0, #0
 8006ad2:	dd3a      	ble.n	8006b4a <ADC_Frame+0xf2>
 8006ad4:	f85b 2003 	ldr.w	r2, [fp, r3]
 8006ad8:	b992      	cbnz	r2, 8006b00 <ADC_Frame+0xa8>
					if (didPlucked[j] > 16384)
 8006ada:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8006ade:	dd04      	ble.n	8006aea <ADC_Frame+0x92>
						didPlucked[j] = 16384;
 8006ae0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006ae4:	4610      	mov	r0, r2
 8006ae6:	f84a 2003 	str.w	r2, [sl, r3]
					if (j == 0)
 8006aea:	2c00      	cmp	r4, #0
 8006aec:	d05b      	beq.n	8006ba6 <ADC_Frame+0x14e>
					stringSounding[j] = 1;
 8006aee:	2201      	movs	r2, #1
					SPI_PLUCK_TX[j*2+1] = (uint8_t) (didPlucked[j] >> 7); //high byte
 8006af0:	11c1      	asrs	r1, r0, #7
					SPI_PLUCK_TX[j*2+2] = (uint8_t) (didPlucked[j] & 127); //low byte
 8006af2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
					changeHappened = 1;
 8006af6:	4616      	mov	r6, r2
					SPI_PLUCK_TX[j*2+1] = (uint8_t) (didPlucked[j] >> 7); //high byte
 8006af8:	7069      	strb	r1, [r5, #1]
					SPI_PLUCK_TX[j*2+2] = (uint8_t) (didPlucked[j] & 127); //low byte
 8006afa:	70a8      	strb	r0, [r5, #2]
					stringSounding[j] = 1;
 8006afc:	f84b 2003 	str.w	r2, [fp, r3]
				if ((stringTouchRH[j]) && (stringSounding[j]))
 8006b00:	f838 2007 	ldrh.w	r2, [r8, r7]
 8006b04:	bb4a      	cbnz	r2, 8006b5a <ADC_Frame+0x102>
 8006b06:	3401      	adds	r4, #1
 8006b08:	3502      	adds	r5, #2
		for (int j = 0; j < 10; j++)
 8006b0a:	2c0a      	cmp	r4, #10
 8006b0c:	d032      	beq.n	8006b74 <ADC_Frame+0x11c>
 8006b0e:	4b31      	ldr	r3, [pc, #196]	; (8006bd4 <ADC_Frame+0x17c>)
			if (j < 8)
 8006b10:	2c07      	cmp	r4, #7
			int tempInt = ADC_values[(i*NUM_ADC_CHANNELS) + j];
 8006b12:	f859 1f04 	ldr.w	r1, [r9, #4]!
 8006b16:	6818      	ldr	r0, [r3, #0]
				stringTouchRH[j] = (SPI_RX[4] >> j) & 1;
 8006b18:	4b30      	ldr	r3, [pc, #192]	; (8006bdc <ADC_Frame+0x184>)
			if (j < 8)
 8006b1a:	d9c7      	bls.n	8006aac <ADC_Frame+0x54>
				stringTouchRH[j] = (SPI_RX[5] >> (j-8)) & 1;
 8006b1c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b20:	f1a4 0208 	sub.w	r2, r4, #8
			if (howManyFrames > 0)
 8006b24:	2800      	cmp	r0, #0
 8006b26:	ea4f 0744 	mov.w	r7, r4, lsl #1
				stringTouchRH[j] = (SPI_RX[5] >> (j-8)) & 1;
 8006b2a:	fa43 f302 	asr.w	r3, r3, r2
				attackDetectPeak2(j, tempInt);
 8006b2e:	4620      	mov	r0, r4
				stringTouchRH[j] = (SPI_RX[5] >> (j-8)) & 1;
 8006b30:	f003 0301 	and.w	r3, r3, #1
 8006b34:	f828 3014 	strh.w	r3, [r8, r4, lsl #1]
			if (howManyFrames > 0)
 8006b38:	dcc5      	bgt.n	8006ac6 <ADC_Frame+0x6e>
				didPlucked[j] = attackDetectPeak2(j, tempInt);
 8006b3a:	f7ff fe7f 	bl	800683c <attackDetectPeak2>
				if ((didPlucked[j] > 0) && (!stringSounding[j]))
 8006b3e:	2800      	cmp	r0, #0
				didPlucked[j] = attackDetectPeak2(j, tempInt);
 8006b40:	ea4f 0384 	mov.w	r3, r4, lsl #2
 8006b44:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
				if ((didPlucked[j] > 0) && (!stringSounding[j]))
 8006b48:	dcc4      	bgt.n	8006ad4 <ADC_Frame+0x7c>
				if ((stringTouchRH[j]) && (stringSounding[j]))
 8006b4a:	f838 2007 	ldrh.w	r2, [r8, r7]
 8006b4e:	2a00      	cmp	r2, #0
 8006b50:	d0d9      	beq.n	8006b06 <ADC_Frame+0xae>
 8006b52:	f85b 2003 	ldr.w	r2, [fp, r3]
 8006b56:	2a00      	cmp	r2, #0
 8006b58:	d0d5      	beq.n	8006b06 <ADC_Frame+0xae>
				{
					//a note-off happened! send a message over SPI to the other ICs

					SPI_PLUCK_TX[j*2+1] = 0x00; //low byte
 8006b5a:	f04f 0200 	mov.w	r2, #0
 8006b5e:	706a      	strb	r2, [r5, #1]
					SPI_PLUCK_TX[j*2+2] = 0x00; //low byte
 8006b60:	70aa      	strb	r2, [r5, #2]
					if (j == 0)
 8006b62:	b354      	cbz	r4, 8006bba <ADC_Frame+0x162>
 8006b64:	3401      	adds	r4, #1
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);

					}
					//HAL_SPI_Transmit(&hspi1, SPI_PLUCK_TX, 4, 1000);
					changeHappened = 1;
					stringSounding[j] = 0;
 8006b66:	2200      	movs	r2, #0
					changeHappened = 1;
 8006b68:	2601      	movs	r6, #1
 8006b6a:	3502      	adds	r5, #2
		for (int j = 0; j < 10; j++)
 8006b6c:	2c0a      	cmp	r4, #10
					stringSounding[j] = 0;
 8006b6e:	f84b 2003 	str.w	r2, [fp, r3]
		for (int j = 0; j < 10; j++)
 8006b72:	d1cc      	bne.n	8006b0e <ADC_Frame+0xb6>
 8006b74:	9b01      	ldr	r3, [sp, #4]
 8006b76:	3328      	adds	r3, #40	; 0x28
 8006b78:	9301      	str	r3, [sp, #4]
	for (int i = offset; i < ADC_FRAME_SIZE + offset; i++)
 8006b7a:	9b02      	ldr	r3, [sp, #8]
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	9302      	str	r3, [sp, #8]
 8006b80:	d185      	bne.n	8006a8e <ADC_Frame+0x36>
			}
*/


	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8006b82:	461a      	mov	r2, r3
 8006b84:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006b88:	4810      	ldr	r0, [pc, #64]	; (8006bcc <ADC_Frame+0x174>)
 8006b8a:	f7fb feff 	bl	800298c <HAL_GPIO_WritePin>
	if (changeHappened)
 8006b8e:	b916      	cbnz	r6, 8006b96 <ADC_Frame+0x13e>
	{
		HAL_SPI_Transmit_DMA(&hspi1, SPI_PLUCK_TX, 22);
	}
}
 8006b90:	b005      	add	sp, #20
 8006b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		HAL_SPI_Transmit_DMA(&hspi1, SPI_PLUCK_TX, 22);
 8006b96:	2216      	movs	r2, #22
 8006b98:	490f      	ldr	r1, [pc, #60]	; (8006bd8 <ADC_Frame+0x180>)
 8006b9a:	4811      	ldr	r0, [pc, #68]	; (8006be0 <ADC_Frame+0x188>)
}
 8006b9c:	b005      	add	sp, #20
 8006b9e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		HAL_SPI_Transmit_DMA(&hspi1, SPI_PLUCK_TX, 22);
 8006ba2:	f7fe bc3d 	b.w	8005420 <HAL_SPI_Transmit_DMA>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8006ba6:	480f      	ldr	r0, [pc, #60]	; (8006be4 <ADC_Frame+0x18c>)
 8006ba8:	2201      	movs	r2, #1
 8006baa:	2110      	movs	r1, #16
 8006bac:	9303      	str	r3, [sp, #12]
 8006bae:	f7fb feed 	bl	800298c <HAL_GPIO_WritePin>
 8006bb2:	9b03      	ldr	r3, [sp, #12]
 8006bb4:	f85a 0003 	ldr.w	r0, [sl, r3]
 8006bb8:	e799      	b.n	8006aee <ADC_Frame+0x96>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8006bba:	4622      	mov	r2, r4
 8006bbc:	2110      	movs	r1, #16
 8006bbe:	4809      	ldr	r0, [pc, #36]	; (8006be4 <ADC_Frame+0x18c>)
 8006bc0:	9303      	str	r3, [sp, #12]
 8006bc2:	f7fb fee3 	bl	800298c <HAL_GPIO_WritePin>
 8006bc6:	9b03      	ldr	r3, [sp, #12]
 8006bc8:	e7cc      	b.n	8006b64 <ADC_Frame+0x10c>
 8006bca:	bf00      	nop
 8006bcc:	58020000 	.word	0x58020000
 8006bd0:	30000460 	.word	0x30000460
 8006bd4:	20000008 	.word	0x20000008
 8006bd8:	30000020 	.word	0x30000020
 8006bdc:	30000000 	.word	0x30000000
 8006be0:	200181ac 	.word	0x200181ac
 8006be4:	58020400 	.word	0x58020400
 8006be8:	200004d4 	.word	0x200004d4
 8006bec:	2000053c 	.word	0x2000053c
 8006bf0:	20000430 	.word	0x20000430

08006bf4 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{


	ADC_Frame(ADC_FRAME_SIZE);
 8006bf4:	2004      	movs	r0, #4
 8006bf6:	f7ff bf2f 	b.w	8006a58 <ADC_Frame>
 8006bfa:	bf00      	nop

08006bfc <HAL_ADC_ConvHalfCpltCallback>:


}
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
	ADC_Frame(0);
 8006bfc:	2000      	movs	r0, #0
 8006bfe:	f7ff bf2b 	b.w	8006a58 <ADC_Frame>
 8006c02:	bf00      	nop

08006c04 <HAL_SPI_RxCpltCallback>:
}

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
}
 8006c04:	4770      	bx	lr
 8006c06:	bf00      	nop

08006c08 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006c08:	4770      	bx	lr
 8006c0a:	bf00      	nop

08006c0c <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8006c0c:	b508      	push	{r3, lr}

  hrng.Instance = RNG;
 8006c0e:	4b07      	ldr	r3, [pc, #28]	; (8006c2c <MX_RNG_Init+0x20>)
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 8006c10:	2100      	movs	r1, #0
  hrng.Instance = RNG;
 8006c12:	4a07      	ldr	r2, [pc, #28]	; (8006c30 <MX_RNG_Init+0x24>)
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8006c14:	4618      	mov	r0, r3
  hrng.Instance = RNG;
 8006c16:	e9c3 2100 	strd	r2, r1, [r3]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8006c1a:	f7fd fe35 	bl	8004888 <HAL_RNG_Init>
 8006c1e:	b900      	cbnz	r0, 8006c22 <MX_RNG_Init+0x16>
  {
    Error_Handler();
  }

}
 8006c20:	bd08      	pop	{r3, pc}
 8006c22:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8006c26:	f7ff bfef 	b.w	8006c08 <Error_Handler>
 8006c2a:	bf00      	nop
 8006c2c:	20017e78 	.word	0x20017e78
 8006c30:	48021800 	.word	0x48021800

08006c34 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{

  if(rngHandle->Instance==RNG)
 8006c34:	6802      	ldr	r2, [r0, #0]
 8006c36:	4b0a      	ldr	r3, [pc, #40]	; (8006c60 <HAL_RNG_MspInit+0x2c>)
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d000      	beq.n	8006c3e <HAL_RNG_MspInit+0xa>
 8006c3c:	4770      	bx	lr
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8006c3e:	4b09      	ldr	r3, [pc, #36]	; (8006c64 <HAL_RNG_MspInit+0x30>)
{
 8006c40:	b082      	sub	sp, #8
    __HAL_RCC_RNG_CLK_ENABLE();
 8006c42:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 8006c46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c4a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8006c4e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c56:	9301      	str	r3, [sp, #4]
 8006c58:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8006c5a:	b002      	add	sp, #8
 8006c5c:	4770      	bx	lr
 8006c5e:	bf00      	nop
 8006c60:	48021800 	.word	0x48021800
 8006c64:	58024400 	.word	0x58024400

08006c68 <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8006c68:	b570      	push	{r4, r5, r6, lr}

  hsai_BlockA1.Instance = SAI1_Block_A;
 8006c6a:	481a      	ldr	r0, [pc, #104]	; (8006cd4 <MX_SAI1_Init+0x6c>)
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8006c6c:	2500      	movs	r5, #0
  hsai_BlockA1.Instance = SAI1_Block_A;
 8006c6e:	4c1a      	ldr	r4, [pc, #104]	; (8006cd8 <MX_SAI1_Init+0x70>)
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8006c70:	2101      	movs	r1, #1
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8006c72:	f64b 3280 	movw	r2, #48000	; 0xbb80
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8006c76:	2302      	movs	r3, #2
  hsai_BlockA1.Instance = SAI1_Block_A;
 8006c78:	6020      	str	r0, [r4, #0]
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8006c7a:	4620      	mov	r0, r4
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8006c7c:	61e1      	str	r1, [r4, #28]
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8006c7e:	4629      	mov	r1, r5
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8006c80:	6222      	str	r2, [r4, #32]
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8006c82:	461a      	mov	r2, r3
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8006c84:	60e5      	str	r5, [r4, #12]
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8006c86:	6365      	str	r5, [r4, #52]	; 0x34
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8006c88:	e9c4 5501 	strd	r5, r5, [r4, #4]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8006c8c:	e9c4 5505 	strd	r5, r5, [r4, #20]
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8006c90:	e9c4 550b 	strd	r5, r5, [r4, #44]	; 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8006c94:	f7fd fe64 	bl	8004960 <HAL_SAI_InitProtocol>
 8006c98:	b9c8      	cbnz	r0, 8006cce <MX_SAI1_Init+0x66>
  {
    Error_Handler();
  }

  hsai_BlockB1.Instance = SAI1_Block_B;
 8006c9a:	4c10      	ldr	r4, [pc, #64]	; (8006cdc <MX_SAI1_Init+0x74>)
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8006c9c:	2500      	movs	r5, #0
  hsai_BlockB1.Instance = SAI1_Block_B;
 8006c9e:	4910      	ldr	r1, [pc, #64]	; (8006ce0 <MX_SAI1_Init+0x78>)
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8006ca0:	2203      	movs	r2, #3
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8006ca2:	2302      	movs	r3, #2
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8006ca4:	2601      	movs	r6, #1
  hsai_BlockB1.Instance = SAI1_Block_B;
 8006ca6:	6021      	str	r1, [r4, #0]
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8006ca8:	4620      	mov	r0, r4
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8006caa:	6062      	str	r2, [r4, #4]
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8006cac:	4629      	mov	r1, r5
 8006cae:	461a      	mov	r2, r3
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8006cb0:	60a6      	str	r6, [r4, #8]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8006cb2:	61e6      	str	r6, [r4, #28]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8006cb4:	6165      	str	r5, [r4, #20]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8006cb6:	60e5      	str	r5, [r4, #12]
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8006cb8:	6365      	str	r5, [r4, #52]	; 0x34
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8006cba:	e9c4 550b 	strd	r5, r5, [r4, #44]	; 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8006cbe:	f7fd fe4f 	bl	8004960 <HAL_SAI_InitProtocol>
 8006cc2:	b900      	cbnz	r0, 8006cc6 <MX_SAI1_Init+0x5e>
  {
    Error_Handler();
  }

}
 8006cc4:	bd70      	pop	{r4, r5, r6, pc}
 8006cc6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Error_Handler();
 8006cca:	f7ff bf9d 	b.w	8006c08 <Error_Handler>
    Error_Handler();
 8006cce:	f7ff ff9b 	bl	8006c08 <Error_Handler>
 8006cd2:	e7e2      	b.n	8006c9a <MX_SAI1_Init+0x32>
 8006cd4:	40015804 	.word	0x40015804
 8006cd8:	20018014 	.word	0x20018014
 8006cdc:	20017e8c 	.word	0x20017e8c
 8006ce0:	40015824 	.word	0x40015824

08006ce4 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8006ce4:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8006ce6:	4a50      	ldr	r2, [pc, #320]	; (8006e28 <HAL_SAI_MspInit+0x144>)
{
 8006ce8:	b089      	sub	sp, #36	; 0x24
    if(hsai->Instance==SAI1_Block_A)
 8006cea:	6803      	ldr	r3, [r0, #0]
{
 8006cec:	4605      	mov	r5, r0
    if(hsai->Instance==SAI1_Block_A)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d03f      	beq.n	8006d72 <HAL_SAI_MspInit+0x8e>
    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
    }
    if(hsai->Instance==SAI1_Block_B)
 8006cf2:	4a4e      	ldr	r2, [pc, #312]	; (8006e2c <HAL_SAI_MspInit+0x148>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d001      	beq.n	8006cfc <HAL_SAI_MspInit+0x18>
    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
    }
}
 8006cf8:	b009      	add	sp, #36	; 0x24
 8006cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (SAI1_client == 0)
 8006cfc:	4b4c      	ldr	r3, [pc, #304]	; (8006e30 <HAL_SAI_MspInit+0x14c>)
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	2a00      	cmp	r2, #0
 8006d02:	d06f      	beq.n	8006de4 <HAL_SAI_MspInit+0x100>
    SAI1_client ++;
 8006d04:	3201      	adds	r2, #1
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006d06:	2108      	movs	r1, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d08:	2002      	movs	r0, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d0a:	2600      	movs	r6, #0
    SAI1_client ++;
 8006d0c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d0e:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8006d10:	2306      	movs	r3, #6
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006d12:	9103      	str	r1, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d14:	9004      	str	r0, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006d16:	a903      	add	r1, sp, #12
 8006d18:	4846      	ldr	r0, [pc, #280]	; (8006e34 <HAL_SAI_MspInit+0x150>)
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006d1a:	f44f 4780 	mov.w	r7, #16384	; 0x4000
    hdma_sai1_b.Instance = DMA1_Stream2;
 8006d1e:	4c46      	ldr	r4, [pc, #280]	; (8006e38 <HAL_SAI_MspInit+0x154>)
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8006d20:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d22:	e9cd 6205 	strd	r6, r2, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006d26:	f7fb fd0d 	bl	8002744 <HAL_GPIO_Init>
    hdma_sai1_b.Instance = DMA1_Stream2;
 8006d2a:	4a44      	ldr	r2, [pc, #272]	; (8006e3c <HAL_SAI_MspInit+0x158>)
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 8006d2c:	2358      	movs	r3, #88	; 0x58
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006d2e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 8006d32:	f44f 6c80 	mov.w	ip, #1024	; 0x400
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8006d36:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_sai1_b.Instance = DMA1_Stream2;
 8006d3a:	6022      	str	r2, [r4, #0]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006d3c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 8006d40:	6063      	str	r3, [r4, #4]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006d42:	2304      	movs	r3, #4
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006d44:	60a6      	str	r6, [r4, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8006d46:	60e6      	str	r6, [r4, #12]
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8006d48:	6326      	str	r6, [r4, #48]	; 0x30
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006d4a:	e9c4 c004 	strd	ip, r0, [r4, #16]
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8006d4e:	4620      	mov	r0, r4
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 8006d50:	e9c4 660a 	strd	r6, r6, [r4, #40]	; 0x28
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8006d54:	e9c4 7106 	strd	r7, r1, [r4, #24]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006d58:	e9c4 2308 	strd	r2, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8006d5c:	f7fa f9f4 	bl	8001148 <HAL_DMA_Init>
 8006d60:	2800      	cmp	r0, #0
 8006d62:	d15b      	bne.n	8006e1c <HAL_SAI_MspInit+0x138>
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
 8006d64:	f8c5 4084 	str.w	r4, [r5, #132]	; 0x84
 8006d68:	63a5      	str	r5, [r4, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
 8006d6a:	f8c5 4080 	str.w	r4, [r5, #128]	; 0x80
}
 8006d6e:	b009      	add	sp, #36	; 0x24
 8006d70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (SAI1_client == 0)
 8006d72:	4b2f      	ldr	r3, [pc, #188]	; (8006e30 <HAL_SAI_MspInit+0x14c>)
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	2a00      	cmp	r2, #0
 8006d78:	d042      	beq.n	8006e00 <HAL_SAI_MspInit+0x11c>
    SAI1_client ++;
 8006d7a:	3201      	adds	r2, #1
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8006d7c:	2174      	movs	r1, #116	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d7e:	2002      	movs	r0, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d80:	2600      	movs	r6, #0
    SAI1_client ++;
 8006d82:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d84:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8006d86:	2306      	movs	r3, #6
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8006d88:	9103      	str	r1, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d8a:	9004      	str	r0, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006d8c:	a903      	add	r1, sp, #12
 8006d8e:	4829      	ldr	r0, [pc, #164]	; (8006e34 <HAL_SAI_MspInit+0x150>)
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8006d90:	f44f 6780 	mov.w	r7, #1024	; 0x400
    hdma_sai1_a.Instance = DMA1_Stream1;
 8006d94:	4c2a      	ldr	r4, [pc, #168]	; (8006e40 <HAL_SAI_MspInit+0x15c>)
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8006d96:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d98:	e9cd 6205 	strd	r6, r2, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006d9c:	f7fb fcd2 	bl	8002744 <HAL_GPIO_Init>
    hdma_sai1_a.Instance = DMA1_Stream1;
 8006da0:	4928      	ldr	r1, [pc, #160]	; (8006e44 <HAL_SAI_MspInit+0x160>)
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8006da2:	2257      	movs	r2, #87	; 0x57
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006da4:	2340      	movs	r3, #64	; 0x40
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006da6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8006daa:	60e6      	str	r6, [r4, #12]
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8006dac:	6326      	str	r6, [r4, #48]	; 0x30
    hdma_sai1_a.Instance = DMA1_Stream1;
 8006dae:	6021      	str	r1, [r4, #0]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8006db0:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8006db4:	6062      	str	r2, [r4, #4]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006db6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006dba:	60a3      	str	r3, [r4, #8]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006dbc:	2304      	movs	r3, #4
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 8006dbe:	e9c4 660a 	strd	r6, r6, [r4, #40]	; 0x28
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006dc2:	f44f 4680 	mov.w	r6, #16384	; 0x4000
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006dc6:	e9c4 7004 	strd	r7, r0, [r4, #16]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8006dca:	4620      	mov	r0, r4
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8006dcc:	e9c4 6106 	strd	r6, r1, [r4, #24]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006dd0:	e9c4 2308 	strd	r2, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8006dd4:	f7fa f9b8 	bl	8001148 <HAL_DMA_Init>
 8006dd8:	bb18      	cbnz	r0, 8006e22 <HAL_SAI_MspInit+0x13e>
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8006dda:	63a5      	str	r5, [r4, #56]	; 0x38
 8006ddc:	682b      	ldr	r3, [r5, #0]
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8006dde:	e9c5 4420 	strd	r4, r4, [r5, #128]	; 0x80
 8006de2:	e786      	b.n	8006cf2 <HAL_SAI_MspInit+0xe>
       __HAL_RCC_SAI1_CLK_ENABLE();
 8006de4:	4918      	ldr	r1, [pc, #96]	; (8006e48 <HAL_SAI_MspInit+0x164>)
 8006de6:	f8d1 00f0 	ldr.w	r0, [r1, #240]	; 0xf0
 8006dea:	f440 0080 	orr.w	r0, r0, #4194304	; 0x400000
 8006dee:	f8c1 00f0 	str.w	r0, [r1, #240]	; 0xf0
 8006df2:	f8d1 10f0 	ldr.w	r1, [r1, #240]	; 0xf0
 8006df6:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006dfa:	9102      	str	r1, [sp, #8]
 8006dfc:	9902      	ldr	r1, [sp, #8]
 8006dfe:	e781      	b.n	8006d04 <HAL_SAI_MspInit+0x20>
       __HAL_RCC_SAI1_CLK_ENABLE();
 8006e00:	4911      	ldr	r1, [pc, #68]	; (8006e48 <HAL_SAI_MspInit+0x164>)
 8006e02:	f8d1 00f0 	ldr.w	r0, [r1, #240]	; 0xf0
 8006e06:	f440 0080 	orr.w	r0, r0, #4194304	; 0x400000
 8006e0a:	f8c1 00f0 	str.w	r0, [r1, #240]	; 0xf0
 8006e0e:	f8d1 10f0 	ldr.w	r1, [r1, #240]	; 0xf0
 8006e12:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006e16:	9101      	str	r1, [sp, #4]
 8006e18:	9901      	ldr	r1, [sp, #4]
 8006e1a:	e7ae      	b.n	8006d7a <HAL_SAI_MspInit+0x96>
      Error_Handler();
 8006e1c:	f7ff fef4 	bl	8006c08 <Error_Handler>
 8006e20:	e7a0      	b.n	8006d64 <HAL_SAI_MspInit+0x80>
      Error_Handler();
 8006e22:	f7ff fef1 	bl	8006c08 <Error_Handler>
 8006e26:	e7d8      	b.n	8006dda <HAL_SAI_MspInit+0xf6>
 8006e28:	40015804 	.word	0x40015804
 8006e2c:	40015824 	.word	0x40015824
 8006e30:	2000013c 	.word	0x2000013c
 8006e34:	58021000 	.word	0x58021000
 8006e38:	20017f9c 	.word	0x20017f9c
 8006e3c:	40020040 	.word	0x40020040
 8006e40:	20017f24 	.word	0x20017f24
 8006e44:	40020028 	.word	0x40020028
 8006e48:	58024400 	.word	0x58024400

08006e4c <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi2_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8006e4c:	b538      	push	{r3, r4, r5, lr}

  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006e4e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  hspi1.Instance = SPI1;
 8006e52:	4b14      	ldr	r3, [pc, #80]	; (8006ea4 <MX_SPI1_Init+0x58>)
 8006e54:	4914      	ldr	r1, [pc, #80]	; (8006ea8 <MX_SPI1_Init+0x5c>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006e56:	2007      	movs	r0, #7
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8006e58:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8006e5c:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  hspi1.Instance = SPI1;
 8006e60:	6019      	str	r1, [r3, #0]
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
 8006e62:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006e66:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8006e68:	2200      	movs	r2, #0
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006e6a:	60d8      	str	r0, [r3, #12]
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006e6c:	4618      	mov	r0, r3
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
 8006e6e:	6559      	str	r1, [r3, #84]	; 0x54
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8006e70:	609a      	str	r2, [r3, #8]
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8006e72:	659a      	str	r2, [r3, #88]	; 0x58
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8006e74:	e9c3 5406 	strd	r5, r4, [r3, #24]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006e78:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006e7c:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi1.Init.CRCPolynomial = 0x0;
 8006e80:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8006e84:	e9c3 220d 	strd	r2, r2, [r3, #52]	; 0x34
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8006e88:	e9c3 220f 	strd	r2, r2, [r3, #60]	; 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8006e8c:	e9c3 2211 	strd	r2, r2, [r3, #68]	; 0x44
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8006e90:	e9c3 2213 	strd	r2, r2, [r3, #76]	; 0x4c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006e94:	f7fe fa12 	bl	80052bc <HAL_SPI_Init>
 8006e98:	b900      	cbnz	r0, 8006e9c <MX_SPI1_Init+0x50>
  {
    Error_Handler();
  }

}
 8006e9a:	bd38      	pop	{r3, r4, r5, pc}
 8006e9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8006ea0:	f7ff beb2 	b.w	8006c08 <Error_Handler>
 8006ea4:	200181ac 	.word	0x200181ac
 8006ea8:	40013000 	.word	0x40013000

08006eac <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8006eac:	b538      	push	{r3, r4, r5, lr}

  hspi2.Instance = SPI2;
 8006eae:	4b12      	ldr	r3, [pc, #72]	; (8006ef8 <MX_SPI2_Init+0x4c>)
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8006eb0:	2200      	movs	r2, #0
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8006eb2:	f44f 2480 	mov.w	r4, #262144	; 0x40000
  hspi2.Instance = SPI2;
 8006eb6:	4d11      	ldr	r5, [pc, #68]	; (8006efc <MX_SPI2_Init+0x50>)
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006eb8:	2107      	movs	r1, #7
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006eba:	4618      	mov	r0, r3
  hspi2.Instance = SPI2;
 8006ebc:	601d      	str	r5, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8006ebe:	605a      	str	r2, [r3, #4]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8006ec0:	619a      	str	r2, [r3, #24]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006ec2:	e9c3 4102 	strd	r4, r1, [r3, #8]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006ec6:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006eca:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi2.Init.CRCPolynomial = 0x0;
 8006ece:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8006ed2:	e9c3 220d 	strd	r2, r2, [r3, #52]	; 0x34
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8006ed6:	e9c3 220f 	strd	r2, r2, [r3, #60]	; 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8006eda:	e9c3 2211 	strd	r2, r2, [r3, #68]	; 0x44
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8006ede:	e9c3 2213 	strd	r2, r2, [r3, #76]	; 0x4c
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8006ee2:	e9c3 2215 	strd	r2, r2, [r3, #84]	; 0x54
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006ee6:	f7fe f9e9 	bl	80052bc <HAL_SPI_Init>
 8006eea:	b900      	cbnz	r0, 8006eee <MX_SPI2_Init+0x42>
  {
    Error_Handler();
  }

}
 8006eec:	bd38      	pop	{r3, r4, r5, pc}
 8006eee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8006ef2:	f7ff be89 	b.w	8006c08 <Error_Handler>
 8006ef6:	bf00      	nop
 8006ef8:	200180ac 	.word	0x200180ac
 8006efc:	40003800 	.word	0x40003800

08006f00 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 8006f04:	4a68      	ldr	r2, [pc, #416]	; (80070a8 <HAL_SPI_MspInit+0x1a8>)
{
 8006f06:	b08a      	sub	sp, #40	; 0x28
  if(spiHandle->Instance==SPI1)
 8006f08:	6803      	ldr	r3, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f0a:	2400      	movs	r4, #0
{
 8006f0c:	4606      	mov	r6, r0
  if(spiHandle->Instance==SPI1)
 8006f0e:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f10:	9409      	str	r4, [sp, #36]	; 0x24
 8006f12:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8006f16:	e9cd 4407 	strd	r4, r4, [sp, #28]
  if(spiHandle->Instance==SPI1)
 8006f1a:	d005      	beq.n	8006f28 <HAL_SPI_MspInit+0x28>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(spiHandle->Instance==SPI2)
 8006f1c:	4a63      	ldr	r2, [pc, #396]	; (80070ac <HAL_SPI_MspInit+0x1ac>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d071      	beq.n	8007006 <HAL_SPI_MspInit+0x106>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8006f22:	b00a      	add	sp, #40	; 0x28
 8006f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006f28:	4b61      	ldr	r3, [pc, #388]	; (80070b0 <HAL_SPI_MspInit+0x1b0>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8006f2a:	2080      	movs	r0, #128	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f2c:	2702      	movs	r7, #2
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006f2e:	f04f 0805 	mov.w	r8, #5
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006f32:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006f36:	a905      	add	r1, sp, #20
    hdma_spi1_tx.Instance = DMA2_Stream0;
 8006f38:	4d5e      	ldr	r5, [pc, #376]	; (80070b4 <HAL_SPI_MspInit+0x1b4>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006f3a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006f3e:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8006f42:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8006f46:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8006f4a:	9200      	str	r2, [sp, #0]
 8006f4c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006f4e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006f52:	f042 0208 	orr.w	r2, r2, #8
 8006f56:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006f5a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006f5e:	f002 0208 	and.w	r2, r2, #8
 8006f62:	9201      	str	r2, [sp, #4]
 8006f64:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006f66:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006f6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f6e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006f72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8006f76:	9005      	str	r0, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006f7c:	484e      	ldr	r0, [pc, #312]	; (80070b8 <HAL_SPI_MspInit+0x1b8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f7e:	9706      	str	r7, [sp, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006f80:	9302      	str	r3, [sp, #8]
 8006f82:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006f84:	e9cd 7808 	strd	r7, r8, [sp, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006f88:	f7fb fbdc 	bl	8002744 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006f8c:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006f90:	a905      	add	r1, sp, #20
 8006f92:	484a      	ldr	r0, [pc, #296]	; (80070bc <HAL_SPI_MspInit+0x1bc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f94:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006f96:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006f98:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f9c:	e9cd 4407 	strd	r4, r4, [sp, #28]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006fa0:	f7fb fbd0 	bl	8002744 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006fa4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006fa8:	a905      	add	r1, sp, #20
 8006faa:	4844      	ldr	r0, [pc, #272]	; (80070bc <HAL_SPI_MspInit+0x1bc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fac:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006fae:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006fb0:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fb4:	e9cd 4707 	strd	r4, r7, [sp, #28]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006fb8:	f7fb fbc4 	bl	8002744 <HAL_GPIO_Init>
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8006fbc:	2726      	movs	r7, #38	; 0x26
    hdma_spi1_tx.Instance = DMA2_Stream0;
 8006fbe:	f8df c10c 	ldr.w	ip, [pc, #268]	; 80070cc <HAL_SPI_MspInit+0x1cc>
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006fc2:	2140      	movs	r1, #64	; 0x40
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006fc4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8006fc8:	f44f 3340 	mov.w	r3, #196608	; 0x30000
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8006fcc:	4628      	mov	r0, r5
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006fce:	60ec      	str	r4, [r5, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006fd0:	616c      	str	r4, [r5, #20]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006fd2:	626c      	str	r4, [r5, #36]	; 0x24
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006fd4:	60a9      	str	r1, [r5, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006fd6:	612a      	str	r2, [r5, #16]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8006fd8:	622b      	str	r3, [r5, #32]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8006fda:	e9c5 4406 	strd	r4, r4, [r5, #24]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8006fde:	e9c5 c700 	strd	ip, r7, [r5]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8006fe2:	f7fa f8b1 	bl	8001148 <HAL_DMA_Init>
 8006fe6:	b108      	cbz	r0, 8006fec <HAL_SPI_MspInit+0xec>
      Error_Handler();
 8006fe8:	f7ff fe0e 	bl	8006c08 <Error_Handler>
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 8006fec:	2200      	movs	r2, #0
 8006fee:	2102      	movs	r1, #2
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8006ff0:	67b5      	str	r5, [r6, #120]	; 0x78
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 8006ff2:	2023      	movs	r0, #35	; 0x23
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8006ff4:	63ae      	str	r6, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 8006ff6:	f7f9 ff83 	bl	8000f00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8006ffa:	2023      	movs	r0, #35	; 0x23
 8006ffc:	f7f9 ffb6 	bl	8000f6c <HAL_NVIC_EnableIRQ>
}
 8007000:	b00a      	add	sp, #40	; 0x28
 8007002:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007006:	4b2a      	ldr	r3, [pc, #168]	; (80070b0 <HAL_SPI_MspInit+0x1b0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007008:	2002      	movs	r0, #2
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800700a:	f44f 4530 	mov.w	r5, #45056	; 0xb000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800700e:	a905      	add	r1, sp, #20
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007010:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8007014:	f44f 7780 	mov.w	r7, #256	; 0x100
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007018:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800701c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8007020:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8007024:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8007028:	9203      	str	r2, [sp, #12]
 800702a:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800702c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8007030:	4302      	orrs	r2, r0
 8007032:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007036:	2205      	movs	r2, #5
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007038:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800703c:	9006      	str	r0, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800703e:	4003      	ands	r3, r0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007040:	9008      	str	r0, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007042:	481f      	ldr	r0, [pc, #124]	; (80070c0 <HAL_SPI_MspInit+0x1c0>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007044:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8007046:	9505      	str	r5, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007048:	9b04      	ldr	r3, [sp, #16]
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800704a:	4d1e      	ldr	r5, [pc, #120]	; (80070c4 <HAL_SPI_MspInit+0x1c4>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800704c:	9209      	str	r2, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800704e:	f7fb fb79 	bl	8002744 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8007052:	4b1d      	ldr	r3, [pc, #116]	; (80070c8 <HAL_SPI_MspInit+0x1c8>)
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007054:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8007058:	f04f 0c27 	mov.w	ip, #39	; 0x27
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800705c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8007060:	2204      	movs	r2, #4
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8007062:	602b      	str	r3, [r5, #0]
    hdma_spi2_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8007064:	2301      	movs	r3, #1
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007066:	6128      	str	r0, [r5, #16]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8007068:	4628      	mov	r0, r5
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800706a:	60ac      	str	r4, [r5, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800706c:	60ec      	str	r4, [r5, #12]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 800706e:	f8c5 c004 	str.w	ip, [r5, #4]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007072:	e9c5 4405 	strd	r4, r4, [r5, #20]
    hdma_spi2_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8007076:	e9c5 440b 	strd	r4, r4, [r5, #44]	; 0x2c
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800707a:	e9c5 7107 	strd	r7, r1, [r5, #28]
    hdma_spi2_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 800707e:	e9c5 2309 	strd	r2, r3, [r5, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8007082:	f7fa f861 	bl	8001148 <HAL_DMA_Init>
 8007086:	b960      	cbnz	r0, 80070a2 <HAL_SPI_MspInit+0x1a2>
    HAL_NVIC_SetPriority(SPI2_IRQn, 3, 0);
 8007088:	2200      	movs	r2, #0
 800708a:	2103      	movs	r1, #3
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 800708c:	67f5      	str	r5, [r6, #124]	; 0x7c
    HAL_NVIC_SetPriority(SPI2_IRQn, 3, 0);
 800708e:	2024      	movs	r0, #36	; 0x24
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8007090:	63ae      	str	r6, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 3, 0);
 8007092:	f7f9 ff35 	bl	8000f00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8007096:	2024      	movs	r0, #36	; 0x24
 8007098:	f7f9 ff68 	bl	8000f6c <HAL_NVIC_EnableIRQ>
}
 800709c:	b00a      	add	sp, #40	; 0x28
 800709e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      Error_Handler();
 80070a2:	f7ff fdb1 	bl	8006c08 <Error_Handler>
 80070a6:	e7ef      	b.n	8007088 <HAL_SPI_MspInit+0x188>
 80070a8:	40013000 	.word	0x40013000
 80070ac:	40003800 	.word	0x40003800
 80070b0:	58024400 	.word	0x58024400
 80070b4:	20018234 	.word	0x20018234
 80070b8:	58020c00 	.word	0x58020c00
 80070bc:	58021800 	.word	0x58021800
 80070c0:	58020400 	.word	0x58020400
 80070c4:	20018134 	.word	0x20018134
 80070c8:	40020058 	.word	0x40020058
 80070cc:	40020410 	.word	0x40020410

080070d0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80070d0:	4b07      	ldr	r3, [pc, #28]	; (80070f0 <HAL_MspInit+0x20>)
{
 80070d2:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80070d4:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 80070d8:	f042 0202 	orr.w	r2, r2, #2
 80070dc:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 80070e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80070e4:	f003 0302 	and.w	r3, r3, #2
 80070e8:	9301      	str	r3, [sp, #4]
 80070ea:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80070ec:	b002      	add	sp, #8
 80070ee:	4770      	bx	lr
 80070f0:	58024400 	.word	0x58024400

080070f4 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop

080070f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80070f8:	e7fe      	b.n	80070f8 <HardFault_Handler>
 80070fa:	bf00      	nop

080070fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80070fc:	e7fe      	b.n	80070fc <MemManage_Handler>
 80070fe:	bf00      	nop

08007100 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007100:	e7fe      	b.n	8007100 <BusFault_Handler>
 8007102:	bf00      	nop

08007104 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007104:	e7fe      	b.n	8007104 <UsageFault_Handler>
 8007106:	bf00      	nop

08007108 <SVC_Handler>:
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop

0800710c <DebugMon_Handler>:
 800710c:	4770      	bx	lr
 800710e:	bf00      	nop

08007110 <PendSV_Handler>:
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop

08007114 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007114:	f7f9 b938 	b.w	8000388 <HAL_IncTick>

08007118 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007118:	4801      	ldr	r0, [pc, #4]	; (8007120 <DMA1_Stream0_IRQHandler+0x8>)
 800711a:	f7fa bef3 	b.w	8001f04 <HAL_DMA_IRQHandler>
 800711e:	bf00      	nop
 8007120:	200001a8 	.word	0x200001a8

08007124 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8007124:	4801      	ldr	r0, [pc, #4]	; (800712c <DMA1_Stream1_IRQHandler+0x8>)
 8007126:	f7fa beed 	b.w	8001f04 <HAL_DMA_IRQHandler>
 800712a:	bf00      	nop
 800712c:	20017f24 	.word	0x20017f24

08007130 <DMA1_Stream2_IRQHandler>:
void DMA1_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8007130:	4801      	ldr	r0, [pc, #4]	; (8007138 <DMA1_Stream2_IRQHandler+0x8>)
 8007132:	f7fa bee7 	b.w	8001f04 <HAL_DMA_IRQHandler>
 8007136:	bf00      	nop
 8007138:	20017f9c 	.word	0x20017f9c

0800713c <DMA1_Stream3_IRQHandler>:
void DMA1_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800713c:	4801      	ldr	r0, [pc, #4]	; (8007144 <DMA1_Stream3_IRQHandler+0x8>)
 800713e:	f7fa bee1 	b.w	8001f04 <HAL_DMA_IRQHandler>
 8007142:	bf00      	nop
 8007144:	20018134 	.word	0x20018134

08007148 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8007148:	4801      	ldr	r0, [pc, #4]	; (8007150 <SPI1_IRQHandler+0x8>)
 800714a:	f7fe bce1 	b.w	8005b10 <HAL_SPI_IRQHandler>
 800714e:	bf00      	nop
 8007150:	200181ac 	.word	0x200181ac

08007154 <SPI2_IRQHandler>:
void SPI2_IRQHandler(void)
{
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8007154:	4801      	ldr	r0, [pc, #4]	; (800715c <SPI2_IRQHandler+0x8>)
 8007156:	f7fe bcdb 	b.w	8005b10 <HAL_SPI_IRQHandler>
 800715a:	bf00      	nop
 800715c:	200180ac 	.word	0x200180ac

08007160 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8007160:	4801      	ldr	r0, [pc, #4]	; (8007168 <DMA2_Stream0_IRQHandler+0x8>)
 8007162:	f7fa becf 	b.w	8001f04 <HAL_DMA_IRQHandler>
 8007166:	bf00      	nop
 8007168:	20018234 	.word	0x20018234

0800716c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800716c:	b430      	push	{r4, r5}
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800716e:	4c19      	ldr	r4, [pc, #100]	; (80071d4 <SystemInit+0x68>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007170:	2200      	movs	r2, #0
  RCC->CR |= RCC_CR_HSION;
 8007172:	4b19      	ldr	r3, [pc, #100]	; (80071d8 <SystemInit+0x6c>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007174:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8007178:	4818      	ldr	r0, [pc, #96]	; (80071dc <SystemInit+0x70>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800717a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800717e:	4d18      	ldr	r5, [pc, #96]	; (80071e0 <SystemInit+0x74>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007180:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  RCC->CR |= RCC_CR_HSION;
 8007184:	681c      	ldr	r4, [r3, #0]
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8007186:	4917      	ldr	r1, [pc, #92]	; (80071e4 <SystemInit+0x78>)
  RCC->CR |= RCC_CR_HSION;
 8007188:	f044 0401 	orr.w	r4, r4, #1
 800718c:	601c      	str	r4, [r3, #0]
  RCC->CFGR = 0x00000000;
 800718e:	611a      	str	r2, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8007190:	681c      	ldr	r4, [r3, #0]
 8007192:	4020      	ands	r0, r4
 8007194:	6018      	str	r0, [r3, #0]
  RCC->D1CFGR = 0x00000000;
 8007196:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8007198:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 800719a:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x00000000;
 800719c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x00000000;
 800719e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x00000000;
 80071a0:	631a      	str	r2, [r3, #48]	; 0x30
  RCC->PLL1FRACR = 0x00000000;
 80071a2:	635a      	str	r2, [r3, #52]	; 0x34
  RCC->PLL2DIVR = 0x00000000;
 80071a4:	639a      	str	r2, [r3, #56]	; 0x38
  RCC->PLL2FRACR = 0x00000000;
 80071a6:	63da      	str	r2, [r3, #60]	; 0x3c
  RCC->PLL3DIVR = 0x00000000;
 80071a8:	641a      	str	r2, [r3, #64]	; 0x40
  RCC->PLL3FRACR = 0x00000000;
 80071aa:	645a      	str	r2, [r3, #68]	; 0x44
  RCC->CR &= 0xFFFBFFFFU;
 80071ac:	6818      	ldr	r0, [r3, #0]
 80071ae:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 80071b2:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 80071b4:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80071b6:	682b      	ldr	r3, [r5, #0]
 80071b8:	4019      	ands	r1, r3
 80071ba:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 80071be:	d202      	bcs.n	80071c6 <SystemInit+0x5a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80071c0:	4b09      	ldr	r3, [pc, #36]	; (80071e8 <SystemInit+0x7c>)
 80071c2:	2201      	movs	r2, #1
 80071c4:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80071c6:	4b03      	ldr	r3, [pc, #12]	; (80071d4 <SystemInit+0x68>)
 80071c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80071cc:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 80071ce:	bc30      	pop	{r4, r5}
 80071d0:	4770      	bx	lr
 80071d2:	bf00      	nop
 80071d4:	e000ed00 	.word	0xe000ed00
 80071d8:	58024400 	.word	0x58024400
 80071dc:	eaf6ed7f 	.word	0xeaf6ed7f
 80071e0:	5c001000 	.word	0x5c001000
 80071e4:	ffff0000 	.word	0xffff0000
 80071e8:	51008108 	.word	0x51008108

080071ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80071ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007224 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80071f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80071f2:	e003      	b.n	80071fc <LoopCopyDataInit>

080071f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80071f4:	4b0c      	ldr	r3, [pc, #48]	; (8007228 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80071f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80071f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80071fa:	3104      	adds	r1, #4

080071fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80071fc:	480b      	ldr	r0, [pc, #44]	; (800722c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80071fe:	4b0c      	ldr	r3, [pc, #48]	; (8007230 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007200:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007202:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007204:	d3f6      	bcc.n	80071f4 <CopyDataInit>
  ldr  r2, =_sbss
 8007206:	4a0b      	ldr	r2, [pc, #44]	; (8007234 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007208:	e002      	b.n	8007210 <LoopFillZerobss>

0800720a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800720a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800720c:	f842 3b04 	str.w	r3, [r2], #4

08007210 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007210:	4b09      	ldr	r3, [pc, #36]	; (8007238 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007212:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007214:	d3f9      	bcc.n	800720a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007216:	f7ff ffa9 	bl	800716c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800721a:	f000 fc49 	bl	8007ab0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800721e:	f7ff f9d3 	bl	80065c8 <main>
  bx  lr    
 8007222:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007224:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007228:	08009970 	.word	0x08009970
  ldr  r0, =_sdata
 800722c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007230:	200000cc 	.word	0x200000cc
  ldr  r2, =_sbss
 8007234:	200000cc 	.word	0x200000cc
  ldr  r3, = _ebss
 8007238:	200182ac 	.word	0x200182ac

0800723c <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800723c:	e7fe      	b.n	800723c <ADC3_IRQHandler>
	...

08007240 <tThreshold_init>:
}



void tThreshold_init (tThreshold* const th, float low, float high, LEAF* const leaf)
{
 8007240:	b538      	push	{r3, r4, r5, lr}
 8007242:	ed2d 8b02 	vpush	{d8}
	tThreshold_initToPool(th, low, high, &leaf->mempool);
}

void tThreshold_initToPool (tThreshold* const th, float low, float high, tMempool* const mp)
{
    _tMempool* m = *mp;
 8007246:	698c      	ldr	r4, [r1, #24]
{
 8007248:	eeb0 8a40 	vmov.f32	s16, s0
 800724c:	eef0 8a60 	vmov.f32	s17, s1
 8007250:	4605      	mov	r5, r0
    _tThreshold* t = *th = (_tThreshold*) mpool_alloc(sizeof(_tThreshold), m);
 8007252:	4621      	mov	r1, r4
 8007254:	2010      	movs	r0, #16
 8007256:	f000 fb3f 	bl	80078d8 <mpool_alloc>
    t->mempool = m;
    
    t->highThresh = high;
    t->lowThresh = low;

    t->currentValue = 0;
 800725a:	2300      	movs	r3, #0
    _tThreshold* t = *th = (_tThreshold*) mpool_alloc(sizeof(_tThreshold), m);
 800725c:	6028      	str	r0, [r5, #0]
    t->mempool = m;
 800725e:	6004      	str	r4, [r0, #0]
    t->highThresh = high;
 8007260:	edc0 8a01 	vstr	s17, [r0, #4]
    t->lowThresh = low;
 8007264:	ed80 8a02 	vstr	s16, [r0, #8]
    t->currentValue = 0;
 8007268:	60c3      	str	r3, [r0, #12]
}
 800726a:	ecbd 8b02 	vpop	{d8}
 800726e:	bd38      	pop	{r3, r4, r5, pc}

08007270 <tThreshold_tick>:
    mpool_free((char*)t, t->mempool);
}

int tThreshold_tick(tThreshold* const th, float in)
{
    _tThreshold* t = *th;
 8007270:	6803      	ldr	r3, [r0, #0]

    if (in >= t->highThresh)
 8007272:	edd3 7a01 	vldr	s15, [r3, #4]
 8007276:	eef4 7ac0 	vcmpe.f32	s15, s0
 800727a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800727e:	d90c      	bls.n	800729a <tThreshold_tick+0x2a>
    {
    	t->currentValue = 1;
    }
    else if (in <= t->lowThresh)
 8007280:	edd3 7a02 	vldr	s15, [r3, #8]
 8007284:	eef4 7ac0 	vcmpe.f32	s15, s0
 8007288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800728c:	db03      	blt.n	8007296 <tThreshold_tick+0x26>
	{
    	t->currentValue = 0;
 800728e:	2200      	movs	r2, #0
 8007290:	4610      	mov	r0, r2
 8007292:	60da      	str	r2, [r3, #12]
	}

    return t->currentValue;
}
 8007294:	4770      	bx	lr
 8007296:	68d8      	ldr	r0, [r3, #12]
 8007298:	4770      	bx	lr
    	t->currentValue = 1;
 800729a:	2001      	movs	r0, #1
 800729c:	60d8      	str	r0, [r3, #12]
 800729e:	4770      	bx	lr

080072a0 <tSlide_init>:

//tSlide is based on the max/msp slide~ object
////

void    tSlide_init          (tSlide* const sl, float upSlide, float downSlide, LEAF* const leaf)
{
 80072a0:	b538      	push	{r3, r4, r5, lr}
 80072a2:	ed2d 8b02 	vpush	{d8}
    tSlide_initToPool    (sl, upSlide, downSlide, &leaf->mempool);
}

void    tSlide_initToPool    (tSlide* const sl, float upSlide, float downSlide, tMempool* const mp)
{
    _tMempool* m = *mp;
 80072a6:	698c      	ldr	r4, [r1, #24]
{
 80072a8:	4605      	mov	r5, r0
    _tSlide* s = *sl = (_tSlide*) mpool_alloc(sizeof(_tSlide), m);
 80072aa:	201c      	movs	r0, #28
{
 80072ac:	eeb0 8a60 	vmov.f32	s16, s1
    _tSlide* s = *sl = (_tSlide*) mpool_alloc(sizeof(_tSlide), m);
 80072b0:	4621      	mov	r1, r4
{
 80072b2:	eef0 8a40 	vmov.f32	s17, s0
    _tSlide* s = *sl = (_tSlide*) mpool_alloc(sizeof(_tSlide), m);
 80072b6:	f000 fb0f 	bl	80078d8 <mpool_alloc>

    if (downSlide < 1.0f)
    {
        downSlide = 1.0f;
    }
    s->invUpSlide = 1.0f / upSlide;
 80072ba:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    s->prevIn = 0.0f;
 80072be:	2300      	movs	r3, #0
    _tSlide* s = *sl = (_tSlide*) mpool_alloc(sizeof(_tSlide), m);
 80072c0:	6028      	str	r0, [r5, #0]
    s->mempool = m;
 80072c2:	6004      	str	r4, [r0, #0]
    s->invUpSlide = 1.0f / upSlide;
 80072c4:	fec8 8aa7 	vmaxnm.f32	s17, s17, s15
    s->invDownSlide = 1.0f / downSlide;
 80072c8:	fec8 0a27 	vmaxnm.f32	s1, s16, s15
    s->invUpSlide = 1.0f / upSlide;
 80072cc:	eec7 6aa8 	vdiv.f32	s13, s15, s17
    s->prevIn = 0.0f;
 80072d0:	60c3      	str	r3, [r0, #12]
    s->currentOut = 0.0f;
 80072d2:	6083      	str	r3, [r0, #8]
    s->prevOut = 0.0f;
 80072d4:	6043      	str	r3, [r0, #4]
    s->dest = 0.0f;
 80072d6:	6183      	str	r3, [r0, #24]
    s->invDownSlide = 1.0f / downSlide;
 80072d8:	ee87 7aa0 	vdiv.f32	s14, s15, s1
    s->invUpSlide = 1.0f / upSlide;
 80072dc:	edc0 6a04 	vstr	s13, [r0, #16]
    s->invDownSlide = 1.0f / downSlide;
 80072e0:	ed80 7a05 	vstr	s14, [r0, #20]
}
 80072e4:	ecbd 8b02 	vpop	{d8}
 80072e8:	bd38      	pop	{r3, r4, r5, pc}
 80072ea:	bf00      	nop

080072ec <tSlide_tick>:
    return s->currentOut;
}

float tSlide_tick(tSlide* const sl, float in)
{
    _tSlide* s = *sl;
 80072ec:	6803      	ldr	r3, [r0, #0]


    if (in >= s->prevOut)
 80072ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80072f2:	eef4 7ac0 	vcmpe.f32	s15, s0
 80072f6:	ee30 7a67 	vsub.f32	s14, s0, s15
 80072fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    {
        s->currentOut = s->prevOut + ((in - s->prevOut) * s->invUpSlide);
 80072fe:	bf94      	ite	ls
 8007300:	edd3 6a04 	vldrls	s13, [r3, #16]
    }
    else
    {
        s->currentOut = s->prevOut + ((in - s->prevOut) * s->invDownSlide);
 8007304:	edd3 6a05 	vldrhi	s13, [r3, #20]
 8007308:	eee6 7a87 	vfma.f32	s15, s13, s14
    }
#ifdef NO_DENORMAL_CHECK
#else
    if (s->currentOut < VSF) s->currentOut = 0.0f;
 800730c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8007348 <tSlide_tick+0x5c>
 8007310:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007318:	d50c      	bpl.n	8007334 <tSlide_tick+0x48>
 800731a:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800734c <tSlide_tick+0x60>
#endif
    s->prevIn = in;
 800731e:	ed83 0a03 	vstr	s0, [r3, #12]
    if (s->currentOut < VSF) s->currentOut = 0.0f;
 8007322:	eef0 7a47 	vmov.f32	s15, s14
 8007326:	ed83 7a02 	vstr	s14, [r3, #8]
    s->prevOut = s->currentOut;
    return s->currentOut;
}
 800732a:	eeb0 0a67 	vmov.f32	s0, s15
    s->prevOut = s->currentOut;
 800732e:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8007332:	4770      	bx	lr
    s->prevIn = in;
 8007334:	ed83 0a03 	vstr	s0, [r3, #12]
}
 8007338:	eeb0 0a67 	vmov.f32	s0, s15
 800733c:	edc3 7a02 	vstr	s15, [r3, #8]
    s->prevOut = s->currentOut;
 8007340:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	006ce3ee 	.word	0x006ce3ee
 800734c:	00000000 	.word	0x00000000

08007350 <tHighpass_init>:
    svf->a3 = svf->g * svf->a2;
}

/* Highpass */
void    tHighpass_init(tHighpass* const ft, float freq, LEAF* const leaf)
{
 8007350:	b538      	push	{r3, r4, r5, lr}
 8007352:	ed2d 8b02 	vpush	{d8}
    tHighpass_initToPool(ft, freq, &leaf->mempool);
}

void    tHighpass_initToPool    (tHighpass* const ft, float freq, tMempool* const mp)
{
    _tMempool* m = *mp;
 8007356:	698c      	ldr	r4, [r1, #24]
{
 8007358:	4605      	mov	r5, r0
    _tHighpass* f = *ft = (_tHighpass*) mpool_calloc(sizeof(_tHighpass), m);
 800735a:	2014      	movs	r0, #20
{
 800735c:	eeb0 8a40 	vmov.f32	s16, s0
    _tHighpass* f = *ft = (_tHighpass*) mpool_calloc(sizeof(_tHighpass), m);
 8007360:	4621      	mov	r1, r4
 8007362:	f000 fb11 	bl	8007988 <mpool_calloc>
 8007366:	6028      	str	r0, [r5, #0]
    f->mempool = m;
 8007368:	6004      	str	r4, [r0, #0]
    
    LEAF* leaf = f->mempool->leaf;
    
    f->R = (1.0f - (freq * leaf->twoPiTimesInvSampleRate));
 800736a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800736e:	6862      	ldr	r2, [r4, #4]
    f->ys = 0.0f;
 8007370:	2300      	movs	r3, #0
    f->R = (1.0f - (freq * leaf->twoPiTimesInvSampleRate));
 8007372:	ed92 7a03 	vldr	s14, [r2, #12]
    f->xs = 0.0f;
    
    f->frequency = freq;
 8007376:	ed80 8a04 	vstr	s16, [r0, #16]
    f->R = (1.0f - (freq * leaf->twoPiTimesInvSampleRate));
 800737a:	eee8 7a47 	vfms.f32	s15, s16, s14
    f->ys = 0.0f;
 800737e:	6083      	str	r3, [r0, #8]
    f->xs = 0.0f;
 8007380:	6043      	str	r3, [r0, #4]
    f->R = (1.0f - (freq * leaf->twoPiTimesInvSampleRate));
 8007382:	edc0 7a03 	vstr	s15, [r0, #12]
}
 8007386:	ecbd 8b02 	vpop	{d8}
 800738a:	bd38      	pop	{r3, r4, r5, pc}

0800738c <tHighpass_tick>:
}

// From JOS DC Blocker
float   tHighpass_tick(tHighpass* const ft, float x)
{
    _tHighpass* f = *ft;
 800738c:	6803      	ldr	r3, [r0, #0]
    f->ys = x - f->xs + f->R * f->ys;
 800738e:	edd3 7a01 	vldr	s15, [r3, #4]
 8007392:	ed93 7a02 	vldr	s14, [r3, #8]
 8007396:	edd3 6a03 	vldr	s13, [r3, #12]
    f->xs = x;
 800739a:	ed83 0a01 	vstr	s0, [r3, #4]
    f->ys = x - f->xs + f->R * f->ys;
 800739e:	eed6 7a87 	vfnms.f32	s15, s13, s14
 80073a2:	ee37 0a80 	vadd.f32	s0, s15, s0
 80073a6:	ed83 0a02 	vstr	s0, [r3, #8]
    return f->ys;
}
 80073aa:	4770      	bx	lr

080073ac <tVZFilter_init>:
}

/////

void    tVZFilter_init  (tVZFilter* const vf, VZFilterType type, float freq, float bandWidth, LEAF* const leaf)
{
 80073ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ae:	ed2d 8b04 	vpush	{d8-d9}
    tVZFilter_initToPool(vf, type, freq, bandWidth, &leaf->mempool);
}

void    tVZFilter_initToPool     (tVZFilter* const vf, VZFilterType type, float freq, float bandWidth, tMempool* const mp)
{
    _tMempool* m = *mp;
 80073b2:	6995      	ldr	r5, [r2, #24]
{
 80073b4:	4606      	mov	r6, r0
 80073b6:	460f      	mov	r7, r1
    _tVZFilter* f = *vf = (_tVZFilter*) mpool_alloc(sizeof(_tVZFilter), m);
 80073b8:	2044      	movs	r0, #68	; 0x44
 80073ba:	4629      	mov	r1, r5
{
 80073bc:	eef0 8a60 	vmov.f32	s17, s1
 80073c0:	eeb0 9a40 	vmov.f32	s18, s0
    _tVZFilter* f = *vf = (_tVZFilter*) mpool_alloc(sizeof(_tVZFilter), m);
 80073c4:	f000 fa88 	bl	80078d8 <mpool_alloc>
 80073c8:	6030      	str	r0, [r6, #0]
    f->mempool = m;
    
    LEAF* leaf = f->mempool->leaf;
    
    f->fc   = LEAF_clip(0.0f, freq, 0.5f * leaf->sampleRate);
 80073ca:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
    f->mempool = m;
 80073ce:	6005      	str	r5, [r0, #0]
    _tVZFilter* f = *vf = (_tVZFilter*) mpool_alloc(sizeof(_tVZFilter), m);
 80073d0:	4604      	mov	r4, r0
    LEAF* leaf = f->mempool->leaf;
 80073d2:	686d      	ldr	r5, [r5, #4]
    f->fc   = LEAF_clip(0.0f, freq, 0.5f * leaf->sampleRate);
 80073d4:	eef0 0a49 	vmov.f32	s1, s18
 80073d8:	ed9f 8ac9 	vldr	s16, [pc, #804]	; 8007700 <tVZFilter_init+0x354>
 80073dc:	ed95 1a00 	vldr	s2, [r5]
 80073e0:	eeb0 0a48 	vmov.f32	s0, s16
 80073e4:	ee21 1a27 	vmul.f32	s2, s2, s15
 80073e8:	f000 fa1e 	bl	8007828 <LEAF_clip>
    f->type = type;
    f->G    = ONE_OVER_SQRT2;
 80073ec:	4ac0      	ldr	r2, [pc, #768]	; (80076f0 <tVZFilter_init+0x344>)
    f->invG    = 1.0f/ONE_OVER_SQRT2;
 80073ee:	4bc1      	ldr	r3, [pc, #772]	; (80076f4 <tVZFilter_init+0x348>)
    f->fc   = LEAF_clip(0.0f, freq, 0.5f * leaf->sampleRate);
 80073f0:	ed84 0a0a 	vstr	s0, [r4, #40]	; 0x28
    f->B    = bandWidth;
 80073f4:	edc4 8a0d 	vstr	s17, [r4, #52]	; 0x34
    f->m    = 0.0f;
 80073f8:	ed84 8a0e 	vstr	s16, [r4, #56]	; 0x38
    f->s1 = 0.0f;
 80073fc:	ed84 8a02 	vstr	s16, [r4, #8]
    f->s2 = 0.0f;
 8007400:	ed84 8a03 	vstr	s16, [r4, #12]
    f->type = type;
 8007404:	7127      	strb	r7, [r4, #4]
    f->G    = ONE_OVER_SQRT2;
 8007406:	62e2      	str	r2, [r4, #44]	; 0x2c
    f->invG    = 1.0f/ONE_OVER_SQRT2;
 8007408:	6323      	str	r3, [r4, #48]	; 0x30
    f->sr = leaf->sampleRate;
 800740a:	682b      	ldr	r3, [r5, #0]

void   tVZFilter_calcCoeffs           (tVZFilter* const vf)
{

    _tVZFilter* f = *vf;
    f->g = tanf(PI * f->fc * f->inv_sr);  // embedded integrator gain (Fig 3.11)
 800740c:	eddf 7aba 	vldr	s15, [pc, #744]	; 80076f8 <tVZFilter_init+0x34c>
    f->sr = leaf->sampleRate;
 8007410:	63e3      	str	r3, [r4, #60]	; 0x3c
    f->inv_sr = leaf->invSampleRate;
 8007412:	686b      	ldr	r3, [r5, #4]
 8007414:	6423      	str	r3, [r4, #64]	; 0x40
    _tVZFilter* f = *vf;
 8007416:	6834      	ldr	r4, [r6, #0]
    f->g = tanf(PI * f->fc * f->inv_sr);  // embedded integrator gain (Fig 3.11)
 8007418:	ed94 7a10 	vldr	s14, [r4, #64]	; 0x40
 800741c:	ed94 8a0a 	vldr	s16, [r4, #40]	; 0x28
 8007420:	ee28 8a07 	vmul.f32	s16, s16, s14
 8007424:	ee28 8a27 	vmul.f32	s16, s16, s15
 8007428:	eeb0 0a48 	vmov.f32	s0, s16
 800742c:	f000 fdb2 	bl	8007f94 <tanf>

      switch( f->type )
 8007430:	7923      	ldrb	r3, [r4, #4]
    f->g = tanf(PI * f->fc * f->inv_sr);  // embedded integrator gain (Fig 3.11)
 8007432:	eef0 8a40 	vmov.f32	s17, s0
 8007436:	ed84 0a04 	vstr	s0, [r4, #16]
      switch( f->type )
 800743a:	2b0a      	cmp	r3, #10
 800743c:	f200 81b2 	bhi.w	80077a4 <tVZFilter_init+0x3f8>
 8007440:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007444:	005e0053 	.word	0x005e0053
 8007448:	00740069 	.word	0x00740069
 800744c:	00e300ab 	.word	0x00e300ab
 8007450:	01360116 	.word	0x01360116
 8007454:	01a50160 	.word	0x01a50160
 8007458:	000b      	.short	0x000b
}

float tVZFilter_BandwidthToR(tVZFilter* const vf, float B)
{
    _tVZFilter* f = *vf;
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 800745a:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 800745e:	edd4 0a0d 	vldr	s1, [r4, #52]	; 0x34
    _tVZFilter* f = *vf;
 8007462:	6835      	ldr	r5, [r6, #0]
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 8007464:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8007468:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800746c:	f000 fc54 	bl	8007d18 <powf>
  float gl = tanf(PI*fl*f->inv_sr);   // warped radian lower bandedge frequency /(2*fs)
 8007470:	edd5 6a10 	vldr	s13, [r5, #64]	; 0x40
 8007474:	edd5 7a0a 	vldr	s15, [r5, #40]	; 0x28
 8007478:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 80076f8 <tVZFilter_init+0x34c>
 800747c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007480:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007484:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007488:	f000 fd84 	bl	8007f94 <tanf>
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 800748c:	ed95 7a04 	vldr	s14, [r5, #16]
                               // unwarped: r = pow(2, -B/2) -> approximation for low
                               // center-frequencies
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 8007490:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 8007494:	ee80 0a07 	vdiv.f32	s0, s0, s14
            f->cL = 1.0f; f->cB = -f->R2; f->cH = 1.0f;
 8007498:	edc4 7a07 	vstr	s15, [r4, #28]
 800749c:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 80074a0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80074a4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80074a8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80074ac:	ee20 0a07 	vmul.f32	s0, s0, s14
 80074b0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80074b4:	ee87 7a80 	vdiv.f32	s14, s15, s0
 80074b8:	eef1 7ac7 	vsqrt.f32	s15, s14
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 80074bc:	ee77 7aa7 	vadd.f32	s15, s15, s15
            f->cL = 1.0f; f->cB = -f->R2; f->cH = 1.0f;
 80074c0:	eeb1 7a67 	vneg.f32	s14, s15
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 80074c4:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 1.0f; f->cB = -f->R2; f->cH = 1.0f;
 80074c8:	ed84 7a08 	vstr	s14, [r4, #32]
      f->h = 1.0f / (1.0f + f->R2*f->g + f->g*f->g);  // factor for feedback precomputation
 80074cc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80074d0:	ee77 7aa8 	vadd.f32	s15, s15, s17
 80074d4:	eef0 6a47 	vmov.f32	s13, s14
 80074d8:	eee7 6aa8 	vfma.f32	s13, s15, s17
 80074dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80074e0:	edc4 7a06 	vstr	s15, [r4, #24]
}
 80074e4:	ecbd 8b04 	vpop	{d8-d9}
 80074e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            f->cL = 0.0f; f->cB = 0.0f; f->cH = 1.0f;
 80074ea:	2300      	movs	r3, #0
 80074ec:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
            f->R2 = f->invG;
 80074f0:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
            f->cL = 0.0f; f->cB = 0.0f; f->cH = 1.0f;
 80074f4:	6262      	str	r2, [r4, #36]	; 0x24
            f->R2 = f->invG;
 80074f6:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 0.0f; f->cB = 0.0f; f->cH = 1.0f;
 80074fa:	61e3      	str	r3, [r4, #28]
 80074fc:	6223      	str	r3, [r4, #32]
 80074fe:	e7e5      	b.n	80074cc <tVZFilter_init+0x120>
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 0.0f;
 8007500:	2300      	movs	r3, #0
 8007502:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
            f->R2 = f->invG;
 8007506:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 0.0f;
 800750a:	61e2      	str	r2, [r4, #28]
            f->R2 = f->invG;
 800750c:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 0.0f;
 8007510:	6223      	str	r3, [r4, #32]
 8007512:	6263      	str	r3, [r4, #36]	; 0x24
 8007514:	e7da      	b.n	80074cc <tVZFilter_init+0x120>
            f->cL = 0.0f; f->cB = 1.0f; f->cH = 0.0f;
 8007516:	2300      	movs	r3, #0
 8007518:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
            f->R2 = f->invG;
 800751c:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
            f->cL = 0.0f; f->cB = 1.0f; f->cH = 0.0f;
 8007520:	6222      	str	r2, [r4, #32]
            f->R2 = f->invG;
 8007522:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 0.0f; f->cB = 1.0f; f->cH = 0.0f;
 8007526:	61e3      	str	r3, [r4, #28]
 8007528:	6263      	str	r3, [r4, #36]	; 0x24
 800752a:	e7cf      	b.n	80074cc <tVZFilter_init+0x120>
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 800752c:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 8007530:	edd4 0a0d 	vldr	s1, [r4, #52]	; 0x34
    _tVZFilter* f = *vf;
 8007534:	6835      	ldr	r5, [r6, #0]
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 8007536:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800753a:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800753e:	f000 fbeb 	bl	8007d18 <powf>
  float gl = tanf(PI*fl*f->inv_sr);   // warped radian lower bandedge frequency /(2*fs)
 8007542:	edd5 6a10 	vldr	s13, [r5, #64]	; 0x40
 8007546:	edd5 7a0a 	vldr	s15, [r5, #40]	; 0x28
 800754a:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 80076f8 <tVZFilter_init+0x34c>
 800754e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007552:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007556:	ee27 0a80 	vmul.f32	s0, s15, s0
 800755a:	f000 fd1b 	bl	8007f94 <tanf>
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 800755e:	ed95 7a04 	vldr	s14, [r5, #16]
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 8007562:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
            f->cL = 0.0f; f->cB = f->R2; f->cH = 0.0f;
 8007566:	2300      	movs	r3, #0
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 8007568:	ee80 0a07 	vdiv.f32	s0, s0, s14
            f->cL = 0.0f; f->cB = f->R2; f->cH = 0.0f;
 800756c:	61e3      	str	r3, [r4, #28]
 800756e:	6263      	str	r3, [r4, #36]	; 0x24
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 8007570:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8007574:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007578:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800757c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007580:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007584:	ee87 7a80 	vdiv.f32	s14, s15, s0
 8007588:	eef1 7ac7 	vsqrt.f32	s15, s14
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 800758c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007590:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 0.0f; f->cB = f->R2; f->cH = 0.0f;
 8007594:	edc4 7a08 	vstr	s15, [r4, #32]
 8007598:	e798      	b.n	80074cc <tVZFilter_init+0x120>
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 800759a:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 800759e:	edd4 0a0d 	vldr	s1, [r4, #52]	; 0x34
    _tVZFilter* f = *vf;
 80075a2:	6835      	ldr	r5, [r6, #0]
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 80075a4:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80075a8:	ee60 0aa7 	vmul.f32	s1, s1, s15
 80075ac:	f000 fbb4 	bl	8007d18 <powf>
  float gl = tanf(PI*fl*f->inv_sr);   // warped radian lower bandedge frequency /(2*fs)
 80075b0:	edd5 6a10 	vldr	s13, [r5, #64]	; 0x40
 80075b4:	edd5 7a0a 	vldr	s15, [r5, #40]	; 0x28
 80075b8:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 80076f8 <tVZFilter_init+0x34c>
 80075bc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80075c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80075c4:	ee27 0a80 	vmul.f32	s0, s15, s0
 80075c8:	f000 fce4 	bl	8007f94 <tanf>
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 80075cc:	ed95 7a04 	vldr	s14, [r5, #16]
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 80075d0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 1.0f;
 80075d4:	2300      	movs	r3, #0
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 80075d6:	ee80 0a07 	vdiv.f32	s0, s0, s14
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 1.0f;
 80075da:	6223      	str	r3, [r4, #32]
 80075dc:	edc4 7a07 	vstr	s15, [r4, #28]
 80075e0:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 80075e4:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80075e8:	ee20 0a00 	vmul.f32	s0, s0, s0
 80075ec:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80075f0:	ee20 0a07 	vmul.f32	s0, s0, s14
 80075f4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80075f8:	ee87 7a80 	vdiv.f32	s14, s15, s0
 80075fc:	eef1 7ac7 	vsqrt.f32	s15, s14
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 8007600:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007604:	edc4 7a05 	vstr	s15, [r4, #20]
 8007608:	e760      	b.n	80074cc <tVZFilter_init+0x120>
            float fl = f->fc*powf(2.0f, (-f->B)*0.5f); // lower bandedge frequency (in Hz)
 800760a:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 800760e:	edd4 0a0d 	vldr	s1, [r4, #52]	; 0x34
 8007612:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8007616:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800761a:	f000 fb7d 	bl	8007d18 <powf>
            float wl = tanf(PI*fl*f->inv_sr);   // warped radian lower bandedge frequency /(2*fs)
 800761e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8007622:	f000 fcb7 	bl	8007f94 <tanf>
            float r  = f->g/wl;
 8007626:	ee88 0a80 	vdiv.f32	s0, s17, s0
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 800762a:	ed94 7a0b 	vldr	s14, [r4, #44]	; 0x2c
 800762e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007632:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8007636:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = 1.0f;
 800763a:	edc4 7a07 	vstr	s15, [r4, #28]
 800763e:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 8007642:	ee67 6a26 	vmul.f32	s13, s14, s13
            r *= r;    // warped frequency ratio wu/wl == (wc/wl)^2 where wu is the
 8007646:	ee20 0a00 	vmul.f32	s0, s0, s0
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 800764a:	eee0 7a00 	vfma.f32	s15, s0, s0
 800764e:	ee87 6a80 	vdiv.f32	s12, s15, s0
 8007652:	ee76 7a65 	vsub.f32	s15, s12, s11
 8007656:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 800765a:	eef1 7ac6 	vsqrt.f32	s15, s12
 800765e:	ee77 7aa7 	vadd.f32	s15, s15, s15
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = 1.0f;
 8007662:	ee27 7a27 	vmul.f32	s14, s14, s15
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 8007666:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = 1.0f;
 800766a:	ed84 7a08 	vstr	s14, [r4, #32]
 800766e:	e72d      	b.n	80074cc <tVZFilter_init+0x120>
            float A = sqrtf(f->G);
 8007670:	ed94 9a0b 	vldr	s18, [r4, #44]	; 0x2c
          f->g /= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 8007674:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
          f->R2 = 2*sinhf(f->B*logf(2.0f)*0.5f);
 8007678:	eddf 7a20 	vldr	s15, [pc, #128]	; 80076fc <tVZFilter_init+0x350>
            float A = sqrtf(f->G);
 800767c:	eeb1 8ac9 	vsqrt.f32	s16, s18
          f->R2 = 2*sinhf(f->B*logf(2.0f)*0.5f);
 8007680:	ed94 0a0d 	vldr	s0, [r4, #52]	; 0x34
 8007684:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007688:	eef1 7ac8 	vsqrt.f32	s15, s16
          f->g /= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 800768c:	eec8 8aa7 	vdiv.f32	s17, s17, s15
 8007690:	edc4 8a04 	vstr	s17, [r4, #16]
          f->R2 = 2*sinhf(f->B*logf(2.0f)*0.5f);
 8007694:	f000 fd6c 	bl	8008170 <sinhf>
 8007698:	ee70 7a00 	vadd.f32	s15, s0, s0
          f->cL = f->G; f->cB = f->R2*A; f->cH = 1.0f;
 800769c:	ed84 9a07 	vstr	s18, [r4, #28]
 80076a0:	6265      	str	r5, [r4, #36]	; 0x24
 80076a2:	ee28 8a27 	vmul.f32	s16, s16, s15
          f->R2 = 2*sinhf(f->B*logf(2.0f)*0.5f);
 80076a6:	edc4 7a05 	vstr	s15, [r4, #20]
          f->cL = f->G; f->cB = f->R2*A; f->cH = 1.0f;
 80076aa:	ed84 8a08 	vstr	s16, [r4, #32]
 80076ae:	e70d      	b.n	80074cc <tVZFilter_init+0x120>
          float A = sqrtf(f->G);
 80076b0:	ed94 9a0b 	vldr	s18, [r4, #44]	; 0x2c
          f->R2 = 2.0f*sinhf(f->B*logf(2.0f)*0.5f);
 80076b4:	eddf 7a11 	vldr	s15, [pc, #68]	; 80076fc <tVZFilter_init+0x350>
          float A = sqrtf(f->G);
 80076b8:	eeb1 8ac9 	vsqrt.f32	s16, s18
          f->R2 = 2.0f*sinhf(f->B*logf(2.0f)*0.5f);
 80076bc:	ed94 0a0d 	vldr	s0, [r4, #52]	; 0x34
 80076c0:	ee20 0a27 	vmul.f32	s0, s0, s15
          f->g *= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 80076c4:	eef1 7ac8 	vsqrt.f32	s15, s16
 80076c8:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80076cc:	edc4 8a04 	vstr	s17, [r4, #16]
          f->R2 = 2.0f*sinhf(f->B*logf(2.0f)*0.5f);
 80076d0:	f000 fd4e 	bl	8008170 <sinhf>
 80076d4:	ee70 7a00 	vadd.f32	s15, s0, s0
          f->cL = 1.0f; f->cB = f->R2*A; f->cH = f->G;
 80076d8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80076dc:	ed84 9a09 	vstr	s18, [r4, #36]	; 0x24
 80076e0:	ee28 8a27 	vmul.f32	s16, s16, s15
          f->R2 = 2.0f*sinhf(f->B*logf(2.0f)*0.5f);
 80076e4:	edc4 7a05 	vstr	s15, [r4, #20]
          f->cL = 1.0f; f->cB = f->R2*A; f->cH = f->G;
 80076e8:	61e3      	str	r3, [r4, #28]
 80076ea:	ed84 8a08 	vstr	s16, [r4, #32]
 80076ee:	e6ed      	b.n	80074cc <tVZFilter_init+0x120>
 80076f0:	3f3504f3 	.word	0x3f3504f3
 80076f4:	3fb504f3 	.word	0x3fb504f3
 80076f8:	40490fdb 	.word	0x40490fdb
 80076fc:	3eb17218 	.word	0x3eb17218
 8007700:	00000000 	.word	0x00000000
          float x  = 2.0f*f->m-1.0f;
 8007704:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8007708:	ed94 7a0e 	vldr	s14, [r4, #56]	; 0x38
 800770c:	eebf 8a00 	vmov.f32	s16, #240	; 0xbf800000 -1.0
            f->R2 = f->invG;
 8007710:	6b23      	ldr	r3, [r4, #48]	; 0x30
          f->cL = maximum(-x, 0.0f); /*cL *= cL;*/
 8007712:	ed5f 0a05 	vldr	s1, [pc, #-20]	; 8007700 <tVZFilter_init+0x354>
            f->R2 = f->invG;
 8007716:	6163      	str	r3, [r4, #20]
          float x  = 2.0f*f->m-1.0f;
 8007718:	eea7 8a27 	vfma.f32	s16, s14, s15
          f->cL = maximum(-x, 0.0f); /*cL *= cL;*/
 800771c:	eef1 8a48 	vneg.f32	s17, s16
 8007720:	eeb0 0a68 	vmov.f32	s0, s17
 8007724:	f000 f8ba 	bl	800789c <maximum>
          f->cH = minimum( x, 0.0f); /*cH *= cH;*/
 8007728:	ed5f 0a0b 	vldr	s1, [pc, #-44]	; 8007700 <tVZFilter_init+0x354>
          f->cL = maximum(-x, 0.0f); /*cL *= cL;*/
 800772c:	ed84 0a07 	vstr	s0, [r4, #28]
          f->cH = minimum( x, 0.0f); /*cH *= cH;*/
 8007730:	eeb0 0a48 	vmov.f32	s0, s16
 8007734:	f000 f8b6 	bl	80078a4 <minimum>
          f->cB = 1.0f-x*x;
 8007738:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
          float s = f->G * sqrtf((f->R2*f->R2) / (f->cL*f->cL + f->cB*f->cB + f->cH*f->cH - 2.0f*f->cL*f->cH));
 800773c:	edd4 6a07 	vldr	s13, [r4, #28]
 8007740:	edd4 7a05 	vldr	s15, [r4, #20]
          f->cB = 1.0f-x*x;
 8007744:	eea8 7a88 	vfma.f32	s14, s17, s16
          float s = f->G * sqrtf((f->R2*f->R2) / (f->cL*f->cL + f->cB*f->cB + f->cH*f->cH - 2.0f*f->cL*f->cH));
 8007748:	edd4 5a0b 	vldr	s11, [r4, #44]	; 0x2c
 800774c:	ee36 5aa6 	vadd.f32	s10, s13, s13
 8007750:	edd4 8a04 	vldr	s17, [r4, #16]
 8007754:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8007758:	ee27 6a07 	vmul.f32	s12, s14, s14
 800775c:	eea6 6aa6 	vfma.f32	s12, s13, s13
 8007760:	eea0 6a00 	vfma.f32	s12, s0, s0
 8007764:	eea0 6a45 	vfms.f32	s12, s0, s10
 8007768:	ee84 5a86 	vdiv.f32	s10, s9, s12
 800776c:	eeb1 6ac5 	vsqrt.f32	s12, s10
 8007770:	ee26 6a25 	vmul.f32	s12, s12, s11
          f->cL *= s; f->cB *= s; f->cH *= s;
 8007774:	ee66 6a86 	vmul.f32	s13, s13, s12
 8007778:	ee27 7a06 	vmul.f32	s14, s14, s12
 800777c:	ee20 0a06 	vmul.f32	s0, s0, s12
 8007780:	edc4 6a07 	vstr	s13, [r4, #28]
 8007784:	ed84 7a08 	vstr	s14, [r4, #32]
 8007788:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
 800778c:	e69e      	b.n	80074cc <tVZFilter_init+0x120>
          f->cL = 1.0f;
 800778e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
          f->R2 = f->invG;  // can we use an arbitrary value here, for example R2 = 1?
 8007792:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
          f->cL = 1.0f;
 8007796:	61e3      	str	r3, [r4, #28]
          f->R2 = f->invG;  // can we use an arbitrary value here, for example R2 = 1?
 8007798:	edc4 7a05 	vstr	s15, [r4, #20]
          f->cH = 1.0f;
 800779c:	6263      	str	r3, [r4, #36]	; 0x24
          f->cB = f->R2;
 800779e:	edc4 7a08 	vstr	s15, [r4, #32]
 80077a2:	e693      	b.n	80074cc <tVZFilter_init+0x120>
 80077a4:	edd4 7a05 	vldr	s15, [r4, #20]
 80077a8:	e690      	b.n	80074cc <tVZFilter_init+0x120>
 80077aa:	bf00      	nop

080077ac <tVZFilter_tick>:
{
 80077ac:	b510      	push	{r4, lr}
    _tVZFilter* f = *vf;
 80077ae:	6804      	ldr	r4, [r0, #0]
{
 80077b0:	ed2d 8b06 	vpush	{d8-d10}
    yH = (in - f->R2*f->s1 - f->g*f->s1 - f->s2) * f->h;
 80077b4:	ed94 8a02 	vldr	s16, [r4, #8]
 80077b8:	edd4 7a05 	vldr	s15, [r4, #20]
 80077bc:	ed94 9a04 	vldr	s18, [r4, #16]
 80077c0:	eea7 0ac8 	vfms.f32	s0, s15, s16
 80077c4:	edd4 9a03 	vldr	s19, [r4, #12]
 80077c8:	edd4 7a06 	vldr	s15, [r4, #24]
 80077cc:	eea8 0a49 	vfms.f32	s0, s16, s18
 80077d0:	ee70 8a69 	vsub.f32	s17, s0, s19
 80077d4:	ee68 8aa7 	vmul.f32	s17, s17, s15
    yB = tanhf(f->g*yH) + f->s1;
 80077d8:	ee29 aa28 	vmul.f32	s20, s18, s17
 80077dc:	eeb0 0a4a 	vmov.f32	s0, s20
 80077e0:	f000 fc00 	bl	8007fe4 <tanhf>
 80077e4:	ee38 8a00 	vadd.f32	s16, s16, s0
    yL = tanhf(f->g*yB) + f->s2;
 80077e8:	ee29 9a08 	vmul.f32	s18, s18, s16
    f->s1 = f->g*yH + yB; // state update in 1st integrator
 80077ec:	ee3a aa08 	vadd.f32	s20, s20, s16
    yL = tanhf(f->g*yB) + f->s2;
 80077f0:	eeb0 0a49 	vmov.f32	s0, s18
    f->s1 = f->g*yH + yB; // state update in 1st integrator
 80077f4:	ed84 aa02 	vstr	s20, [r4, #8]
    yL = tanhf(f->g*yB) + f->s2;
 80077f8:	f000 fbf4 	bl	8007fe4 <tanhf>
    return f->cL*yL + f->cB*yB + f->cH*yH;
 80077fc:	edd4 7a08 	vldr	s15, [r4, #32]
    yL = tanhf(f->g*yB) + f->s2;
 8007800:	ee79 9a80 	vadd.f32	s19, s19, s0
    return f->cL*yL + f->cB*yB + f->cH*yH;
 8007804:	ed94 7a07 	vldr	s14, [r4, #28]
 8007808:	ee28 0a27 	vmul.f32	s0, s16, s15
 800780c:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
    f->s2 = f->g*yB + yL; // state update in 2nd integrator
 8007810:	ee39 9a29 	vadd.f32	s18, s18, s19
    return f->cL*yL + f->cB*yB + f->cH*yH;
 8007814:	eea7 0a29 	vfma.f32	s0, s14, s19
    f->s2 = f->g*yB + yL; // state update in 2nd integrator
 8007818:	ed84 9a03 	vstr	s18, [r4, #12]
}
 800781c:	eea7 0aa8 	vfma.f32	s0, s15, s17
 8007820:	ecbd 8b06 	vpop	{d8-d10}
 8007824:	bd10      	pop	{r4, pc}
 8007826:	bf00      	nop

08007828 <LEAF_clip>:

float   LEAF_clip(float min, float val, float max)
{
    float tempmin = min;
    float tempmax = max;
    if (min > max)
 8007828:	eeb4 0ac1 	vcmpe.f32	s0, s2
 800782c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007830:	dd05      	ble.n	800783e <LEAF_clip+0x16>
 8007832:	eef0 7a40 	vmov.f32	s15, s0
    {
        tempmin = max;
 8007836:	eeb0 0a41 	vmov.f32	s0, s2
        tempmax = min;
 800783a:	eeb0 1a67 	vmov.f32	s2, s15
    }
    if (val < tempmin)
 800783e:	eeb4 0ae0 	vcmpe.f32	s0, s1
 8007842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007846:	dc01      	bgt.n	800784c <LEAF_clip+0x24>
 8007848:	fe81 0a60 	vminnm.f32	s0, s2, s1
    }
    else
    {
        return val;
    }
}
 800784c:	4770      	bx	lr
 800784e:	bf00      	nop

08007850 <LEAF_generate_atodb>:
    }
}

void LEAF_generate_atodb(float* buffer, int size)
{
    float increment = 1.0f / (float)size;
 8007850:	ee07 1a90 	vmov	s15, r1
 8007854:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    float x = 0.0f;
    for (int i = 0; i < size; i++)
 8007858:	2900      	cmp	r1, #0
    float increment = 1.0f / (float)size;
 800785a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
{
 800785e:	b538      	push	{r3, r4, r5, lr}
 8007860:	ed2d 8b04 	vpush	{d8-d9}
    float increment = 1.0f / (float)size;
 8007864:	eec7 8a27 	vdiv.f32	s17, s14, s15
    for (int i = 0; i < size; i++)
 8007868:	dd12      	ble.n	8007890 <LEAF_generate_atodb+0x40>
 800786a:	4604      	mov	r4, r0
    float x = 0.0f;
 800786c:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8007898 <LEAF_generate_atodb+0x48>
 8007870:	eb00 0581 	add.w	r5, r0, r1, lsl #2
}


float atodb(float a)
{
    return 20.0f*log10f(a);
 8007874:	eeb3 9a04 	vmov.f32	s18, #52	; 0x41a00000  20.0
 8007878:	eeb0 0a48 	vmov.f32	s0, s16
 800787c:	f000 fc04 	bl	8008088 <log10f>
 8007880:	ee20 0a09 	vmul.f32	s0, s0, s18
        x += increment;
 8007884:	ee38 8a28 	vadd.f32	s16, s16, s17
        buffer[i] = atodb(x);
 8007888:	eca4 0a01 	vstmia	r4!, {s0}
    for (int i = 0; i < size; i++)
 800788c:	42a5      	cmp	r5, r4
 800788e:	d1f3      	bne.n	8007878 <LEAF_generate_atodb+0x28>
}
 8007890:	ecbd 8b04 	vpop	{d8-d9}
 8007894:	bd38      	pop	{r3, r4, r5, pc}
 8007896:	bf00      	nop
 8007898:	00000000 	.word	0x00000000

0800789c <maximum>:


float maximum (float num1, float num2)
{
    return (num1 > num2 ) ? num1 : num2;
}
 800789c:	fe80 0a80 	vmaxnm.f32	s0, s1, s0
 80078a0:	4770      	bx	lr
 80078a2:	bf00      	nop

080078a4 <minimum>:

float minimum (float num1, float num2)
{
    return (num1 < num2 ) ? num1 : num2;
}
 80078a4:	fe80 0ac0 	vminnm.f32	s0, s1, s0
 80078a8:	4770      	bx	lr
 80078aa:	bf00      	nop

080078ac <leaf_pool_init>:
/**
 * create memory pool
 */
void mpool_create (char* memory, size_t size, _tMempool* pool)
{
    pool->leaf->header_size = mpool_align(sizeof(mpool_node_t));
 80078ac:	6a03      	ldr	r3, [r0, #32]
    */
    //is zeroing out the memory necessary? This takes a long time on large pools - JS
}

void leaf_pool_init(LEAF* const leaf, char* memory, size_t size)
{
 80078ae:	b430      	push	{r4, r5}
    pool->leaf->header_size = mpool_align(sizeof(mpool_node_t));
 80078b0:	2510      	movs	r5, #16
    pool->usize  = 0;
 80078b2:	2400      	movs	r4, #0
    pool->leaf->header_size = mpool_align(sizeof(mpool_node_t));
 80078b4:	635d      	str	r5, [r3, #52]	; 0x34
    mpool_create(memory, size, &leaf->_internal_mempool);
 80078b6:	f100 051c 	add.w	r5, r0, #28
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize - pool->leaf->header_size, pool->leaf->header_size);
 80078ba:	6a03      	ldr	r3, [r0, #32]
    pool->mpool = (char*)memory;
 80078bc:	6241      	str	r1, [r0, #36]	; 0x24
    pool->usize  = 0;
 80078be:	e9c0 420a 	strd	r4, r2, [r0, #40]	; 0x28
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize - pool->leaf->header_size, pool->leaf->header_size);
 80078c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34

static inline mpool_node_t* create_node(char* block_location, mpool_node_t* next, mpool_node_t* prev, size_t size, size_t header_size)
{
    mpool_node_t* node = (mpool_node_t*)block_location;
    node->pool = block_location + header_size;
    node->next = next;
 80078c4:	604c      	str	r4, [r1, #4]
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize - pool->leaf->header_size, pool->leaf->header_size);
 80078c6:	1ad2      	subs	r2, r2, r3
    node->pool = block_location + header_size;
 80078c8:	440b      	add	r3, r1
    node->prev = prev;
 80078ca:	608c      	str	r4, [r1, #8]
    node->pool = block_location + header_size;
 80078cc:	600b      	str	r3, [r1, #0]
    node->size = size;
 80078ce:	60ca      	str	r2, [r1, #12]
    leaf->mempool = &leaf->_internal_mempool;
 80078d0:	6185      	str	r5, [r0, #24]
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize - pool->leaf->header_size, pool->leaf->header_size);
 80078d2:	6301      	str	r1, [r0, #48]	; 0x30
}
 80078d4:	bc30      	pop	{r4, r5}
 80078d6:	4770      	bx	lr

080078d8 <mpool_alloc>:
{
 80078d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (pool->head == NULL)
 80078da:	694c      	ldr	r4, [r1, #20]
 80078dc:	2c00      	cmp	r4, #0
 80078de:	d038      	beq.n	8007952 <mpool_alloc+0x7a>
    return (size + (MPOOL_ALIGN_SIZE - 1)) & ~(MPOOL_ALIGN_SIZE - 1);
 80078e0:	1dc5      	adds	r5, r0, #7
 80078e2:	f025 0507 	bic.w	r5, r5, #7
    while (node_to_alloc->size < size_to_alloc)
 80078e6:	e002      	b.n	80078ee <mpool_alloc+0x16>
        if (node_to_alloc == NULL)
 80078e8:	4614      	mov	r4, r2
 80078ea:	2a00      	cmp	r2, #0
 80078ec:	d031      	beq.n	8007952 <mpool_alloc+0x7a>
    while (node_to_alloc->size < size_to_alloc)
 80078ee:	68e3      	ldr	r3, [r4, #12]
 80078f0:	6862      	ldr	r2, [r4, #4]
 80078f2:	42ab      	cmp	r3, r5
 80078f4:	d3f8      	bcc.n	80078e8 <mpool_alloc+0x10>
    node_to_alloc->size = size_to_alloc;
 80078f6:	60e5      	str	r5, [r4, #12]
    size_t leftover = node_to_alloc->size - size_to_alloc;
 80078f8:	1b5e      	subs	r6, r3, r5
    if (leftover > pool->leaf->header_size)
 80078fa:	6848      	ldr	r0, [r1, #4]
 80078fc:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80078fe:	42b0      	cmp	r0, r6
 8007900:	d334      	bcc.n	800796c <mpool_alloc+0x94>
        node_to_alloc->size += leftover;
 8007902:	4617      	mov	r7, r2
 8007904:	60e3      	str	r3, [r4, #12]
    if (pool->head == node_to_alloc)
 8007906:	694b      	ldr	r3, [r1, #20]
 8007908:	42a3      	cmp	r3, r4
        pool->head = new_node;
 800790a:	bf08      	it	eq
 800790c:	614f      	streq	r7, [r1, #20]
 800790e:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
}

static inline void delink_node(mpool_node_t* node)
{
    // If there is a node after the node to remove
    if (node->next != NULL)
 8007912:	b10a      	cbz	r2, 8007918 <mpool_alloc+0x40>
    {
        // Close the link
        node->next->prev = node->prev;
 8007914:	6093      	str	r3, [r2, #8]
 8007916:	68a3      	ldr	r3, [r4, #8]
    }
    // If there is a node before the node to remove
    if (node->prev != NULL)
 8007918:	b10b      	cbz	r3, 800791e <mpool_alloc+0x46>
    {
        // Close the link
        node->prev->next = node->next;
 800791a:	6862      	ldr	r2, [r4, #4]
 800791c:	605a      	str	r2, [r3, #4]
    }
    
    node->next = NULL;
 800791e:	2300      	movs	r3, #0
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 8007920:	68e5      	ldr	r5, [r4, #12]
    node->prev = NULL;
 8007922:	e9c4 3301 	strd	r3, r3, [r4, #4]
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 8007926:	6848      	ldr	r0, [r1, #4]
 8007928:	68ca      	ldr	r2, [r1, #12]
 800792a:	6b46      	ldr	r6, [r0, #52]	; 0x34
 800792c:	4432      	add	r2, r6
 800792e:	442a      	add	r2, r5
 8007930:	60ca      	str	r2, [r1, #12]
    if (pool->leaf->clearOnAllocation > 0)
 8007932:	6942      	ldr	r2, [r0, #20]
 8007934:	429a      	cmp	r2, r3
 8007936:	dd0a      	ble.n	800794e <mpool_alloc+0x76>
        for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 8007938:	68e2      	ldr	r2, [r4, #12]
        char* new_pool = (char*)node_to_alloc->pool;
 800793a:	6820      	ldr	r0, [r4, #0]
        for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 800793c:	b142      	cbz	r2, 8007950 <mpool_alloc+0x78>
 800793e:	3801      	subs	r0, #1
 8007940:	4619      	mov	r1, r3
 8007942:	f800 1f01 	strb.w	r1, [r0, #1]!
 8007946:	3301      	adds	r3, #1
 8007948:	68e2      	ldr	r2, [r4, #12]
 800794a:	429a      	cmp	r2, r3
 800794c:	d8f9      	bhi.n	8007942 <mpool_alloc+0x6a>
 800794e:	6820      	ldr	r0, [r4, #0]
}
 8007950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            if ((pool->msize - pool->usize) > asize)
 8007952:	e9d1 2303 	ldrd	r2, r3, [r1, #12]
 8007956:	6849      	ldr	r1, [r1, #4]
 8007958:	1a9b      	subs	r3, r3, r2
 800795a:	4283      	cmp	r3, r0
                LEAF_internalErrorCallback(pool->leaf, LEAFMempoolFragmentation);
 800795c:	4608      	mov	r0, r1
 800795e:	bf8c      	ite	hi
 8007960:	2101      	movhi	r1, #1
                LEAF_internalErrorCallback(pool->leaf, LEAFMempoolOverrun);
 8007962:	4621      	movls	r1, r4
 8007964:	f000 f894 	bl	8007a90 <LEAF_internalErrorCallback>
            return NULL;
 8007968:	4620      	mov	r0, r4
}
 800796a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 800796c:	688b      	ldr	r3, [r1, #8]
        offset += pool->leaf->header_size + node_to_alloc->size;
 800796e:	4405      	add	r5, r0
                               node_to_alloc->prev,
 8007970:	f8d4 c008 	ldr.w	ip, [r4, #8]
        new_node = create_node(&pool->mpool[offset],
 8007974:	1a36      	subs	r6, r6, r0
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 8007976:	1ae7      	subs	r7, r4, r3
        offset += pool->leaf->header_size + node_to_alloc->size;
 8007978:	443d      	add	r5, r7
        new_node = create_node(&pool->mpool[offset],
 800797a:	195f      	adds	r7, r3, r5
    node->pool = block_location + header_size;
 800797c:	4438      	add	r0, r7
 800797e:	5158      	str	r0, [r3, r5]
    node->size = size;
 8007980:	60fe      	str	r6, [r7, #12]
    node->prev = prev;
 8007982:	e9c7 2c01 	strd	r2, ip, [r7, #4]
 8007986:	e7be      	b.n	8007906 <mpool_alloc+0x2e>

08007988 <mpool_calloc>:
{
 8007988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (pool->head == NULL)
 800798a:	694c      	ldr	r4, [r1, #20]
 800798c:	2c00      	cmp	r4, #0
 800798e:	d035      	beq.n	80079fc <mpool_calloc+0x74>
    return (size + (MPOOL_ALIGN_SIZE - 1)) & ~(MPOOL_ALIGN_SIZE - 1);
 8007990:	1dc5      	adds	r5, r0, #7
 8007992:	f025 0507 	bic.w	r5, r5, #7
    while (node_to_alloc->size < size_to_alloc)
 8007996:	e002      	b.n	800799e <mpool_calloc+0x16>
        if (node_to_alloc == NULL)
 8007998:	4614      	mov	r4, r2
 800799a:	2a00      	cmp	r2, #0
 800799c:	d02e      	beq.n	80079fc <mpool_calloc+0x74>
    while (node_to_alloc->size < size_to_alloc)
 800799e:	68e3      	ldr	r3, [r4, #12]
 80079a0:	6862      	ldr	r2, [r4, #4]
 80079a2:	42ab      	cmp	r3, r5
 80079a4:	d3f8      	bcc.n	8007998 <mpool_calloc+0x10>
    node_to_alloc->size = size_to_alloc;
 80079a6:	60e5      	str	r5, [r4, #12]
    size_t leftover = node_to_alloc->size - size_to_alloc;
 80079a8:	1b5e      	subs	r6, r3, r5
    if (leftover > pool->leaf->header_size)
 80079aa:	6848      	ldr	r0, [r1, #4]
 80079ac:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80079ae:	42b0      	cmp	r0, r6
 80079b0:	d331      	bcc.n	8007a16 <mpool_calloc+0x8e>
        node_to_alloc->size += leftover;
 80079b2:	4617      	mov	r7, r2
 80079b4:	60e3      	str	r3, [r4, #12]
    if (pool->head == node_to_alloc)
 80079b6:	694b      	ldr	r3, [r1, #20]
 80079b8:	42a3      	cmp	r3, r4
        pool->head = new_node;
 80079ba:	bf08      	it	eq
 80079bc:	614f      	streq	r7, [r1, #20]
 80079be:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
    if (node->next != NULL)
 80079c2:	b10a      	cbz	r2, 80079c8 <mpool_calloc+0x40>
        node->next->prev = node->prev;
 80079c4:	6093      	str	r3, [r2, #8]
 80079c6:	68a3      	ldr	r3, [r4, #8]
    if (node->prev != NULL)
 80079c8:	b10b      	cbz	r3, 80079ce <mpool_calloc+0x46>
        node->prev->next = node->next;
 80079ca:	6862      	ldr	r2, [r4, #4]
 80079cc:	605a      	str	r2, [r3, #4]
    node->next = NULL;
 80079ce:	2300      	movs	r3, #0
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 80079d0:	68e0      	ldr	r0, [r4, #12]
    node->prev = NULL;
 80079d2:	e9c4 3301 	strd	r3, r3, [r4, #4]
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 80079d6:	684a      	ldr	r2, [r1, #4]
 80079d8:	68cd      	ldr	r5, [r1, #12]
 80079da:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80079dc:	442a      	add	r2, r5
 80079de:	4402      	add	r2, r0
 80079e0:	60ca      	str	r2, [r1, #12]
    for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 80079e2:	68e2      	ldr	r2, [r4, #12]
    char* new_pool = (char*)node_to_alloc->pool;
 80079e4:	6820      	ldr	r0, [r4, #0]
    for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 80079e6:	b142      	cbz	r2, 80079fa <mpool_calloc+0x72>
 80079e8:	3801      	subs	r0, #1
 80079ea:	4619      	mov	r1, r3
 80079ec:	f800 1f01 	strb.w	r1, [r0, #1]!
 80079f0:	3301      	adds	r3, #1
 80079f2:	68e2      	ldr	r2, [r4, #12]
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d8f9      	bhi.n	80079ec <mpool_calloc+0x64>
 80079f8:	6820      	ldr	r0, [r4, #0]
}
 80079fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            if ((pool->msize - pool->usize) > asize)
 80079fc:	e9d1 2303 	ldrd	r2, r3, [r1, #12]
 8007a00:	6849      	ldr	r1, [r1, #4]
 8007a02:	1a9b      	subs	r3, r3, r2
 8007a04:	4283      	cmp	r3, r0
                LEAF_internalErrorCallback(pool->leaf, LEAFMempoolFragmentation);
 8007a06:	4608      	mov	r0, r1
 8007a08:	bf8c      	ite	hi
 8007a0a:	2101      	movhi	r1, #1
                LEAF_internalErrorCallback(pool->leaf, LEAFMempoolOverrun);
 8007a0c:	4621      	movls	r1, r4
 8007a0e:	f000 f83f 	bl	8007a90 <LEAF_internalErrorCallback>
            return NULL;
 8007a12:	4620      	mov	r0, r4
}
 8007a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 8007a16:	688b      	ldr	r3, [r1, #8]
        offset += pool->leaf->header_size + node_to_alloc->size;
 8007a18:	4405      	add	r5, r0
                               node_to_alloc->prev,
 8007a1a:	f8d4 c008 	ldr.w	ip, [r4, #8]
        new_node = create_node(&pool->mpool[offset],
 8007a1e:	1a36      	subs	r6, r6, r0
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 8007a20:	1ae7      	subs	r7, r4, r3
        offset += pool->leaf->header_size + node_to_alloc->size;
 8007a22:	443d      	add	r5, r7
        new_node = create_node(&pool->mpool[offset],
 8007a24:	195f      	adds	r7, r3, r5
    node->pool = block_location + header_size;
 8007a26:	4438      	add	r0, r7
 8007a28:	5158      	str	r0, [r3, r5]
    node->size = size;
 8007a2a:	60fe      	str	r6, [r7, #12]
    node->prev = prev;
 8007a2c:	e9c7 2c01 	strd	r2, ip, [r7, #4]
 8007a30:	e7c1      	b.n	80079b6 <mpool_calloc+0x2e>
 8007a32:	bf00      	nop

08007a34 <LEAF_defaultErrorCallback>:

void LEAF_defaultErrorCallback(LEAF* const leaf, LEAFErrorType whichone)
{
    // Not sure what this should do if anything
    // Maybe fine as a placeholder
}
 8007a34:	4770      	bx	lr
 8007a36:	bf00      	nop

08007a38 <LEAF_init>:
{
 8007a38:	b570      	push	{r4, r5, r6, lr}
 8007a3a:	4604      	mov	r4, r0
 8007a3c:	4615      	mov	r5, r2
 8007a3e:	460e      	mov	r6, r1
    leaf_pool_init(leaf, memory, memorysize);
 8007a40:	461a      	mov	r2, r3
 8007a42:	4629      	mov	r1, r5
{
 8007a44:	ed2d 8b02 	vpush	{d8}
    leaf->_internal_mempool.leaf = leaf;
 8007a48:	6220      	str	r0, [r4, #32]
{
 8007a4a:	eeb0 8a40 	vmov.f32	s16, s0
 8007a4e:	9d06      	ldr	r5, [sp, #24]
    leaf_pool_init(leaf, memory, memorysize);
 8007a50:	f7ff ff2c 	bl	80078ac <leaf_pool_init>
    leaf->invSampleRate = 1.0f/sr;
 8007a54:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    leaf->twoPiTimesInvSampleRate = leaf->invSampleRate * TWO_PI;
 8007a58:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8007a88 <LEAF_init+0x50>
    leaf->clearOnAllocation = 0;
 8007a5c:	2300      	movs	r3, #0
    leaf->errorCallback = &LEAF_defaultErrorCallback;
 8007a5e:	4a0b      	ldr	r2, [pc, #44]	; (8007a8c <LEAF_init+0x54>)
    leaf->sampleRate = sr;
 8007a60:	ed84 8a00 	vstr	s16, [r4]
    leaf->invSampleRate = 1.0f/sr;
 8007a64:	ee86 7a88 	vdiv.f32	s14, s13, s16
    leaf->blockSize = blocksize;
 8007a68:	60a6      	str	r6, [r4, #8]
    leaf->random = random;
 8007a6a:	6125      	str	r5, [r4, #16]
    leaf->errorCallback = &LEAF_defaultErrorCallback;
 8007a6c:	63a2      	str	r2, [r4, #56]	; 0x38
    leaf->clearOnAllocation = 0;
 8007a6e:	6163      	str	r3, [r4, #20]
        leaf->errorState[i] = 0;
 8007a70:	6463      	str	r3, [r4, #68]	; 0x44
 8007a72:	e9c4 330f 	strd	r3, r3, [r4, #60]	; 0x3c
    leaf->twoPiTimesInvSampleRate = leaf->invSampleRate * TWO_PI;
 8007a76:	ee67 7a27 	vmul.f32	s15, s14, s15
    leaf->invSampleRate = 1.0f/sr;
 8007a7a:	ed84 7a01 	vstr	s14, [r4, #4]
    leaf->twoPiTimesInvSampleRate = leaf->invSampleRate * TWO_PI;
 8007a7e:	edc4 7a03 	vstr	s15, [r4, #12]
}
 8007a82:	ecbd 8b02 	vpop	{d8}
 8007a86:	bd70      	pop	{r4, r5, r6, pc}
 8007a88:	40c90fdb 	.word	0x40c90fdb
 8007a8c:	08007a35 	.word	0x08007a35

08007a90 <LEAF_internalErrorCallback>:

void LEAF_internalErrorCallback(LEAF* const leaf, LEAFErrorType whichone)
{
 8007a90:	b410      	push	{r4}
    leaf->errorState[whichone] = 1;
 8007a92:	eb00 0281 	add.w	r2, r0, r1, lsl #2
 8007a96:	2401      	movs	r4, #1
 8007a98:	63d4      	str	r4, [r2, #60]	; 0x3c
    leaf->errorCallback(leaf, whichone);
}
 8007a9a:	f85d 4b04 	ldr.w	r4, [sp], #4
    leaf->errorCallback(leaf, whichone);
 8007a9e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007aa0:	4718      	bx	r3
 8007aa2:	bf00      	nop

08007aa4 <__errno>:
 8007aa4:	4b01      	ldr	r3, [pc, #4]	; (8007aac <__errno+0x8>)
 8007aa6:	6818      	ldr	r0, [r3, #0]
 8007aa8:	4770      	bx	lr
 8007aaa:	bf00      	nop
 8007aac:	20000064 	.word	0x20000064

08007ab0 <__libc_init_array>:
 8007ab0:	b570      	push	{r4, r5, r6, lr}
 8007ab2:	4e0d      	ldr	r6, [pc, #52]	; (8007ae8 <__libc_init_array+0x38>)
 8007ab4:	4c0d      	ldr	r4, [pc, #52]	; (8007aec <__libc_init_array+0x3c>)
 8007ab6:	1ba4      	subs	r4, r4, r6
 8007ab8:	10a4      	asrs	r4, r4, #2
 8007aba:	2500      	movs	r5, #0
 8007abc:	42a5      	cmp	r5, r4
 8007abe:	d109      	bne.n	8007ad4 <__libc_init_array+0x24>
 8007ac0:	4e0b      	ldr	r6, [pc, #44]	; (8007af0 <__libc_init_array+0x40>)
 8007ac2:	4c0c      	ldr	r4, [pc, #48]	; (8007af4 <__libc_init_array+0x44>)
 8007ac4:	f001 fb4e 	bl	8009164 <_init>
 8007ac8:	1ba4      	subs	r4, r4, r6
 8007aca:	10a4      	asrs	r4, r4, #2
 8007acc:	2500      	movs	r5, #0
 8007ace:	42a5      	cmp	r5, r4
 8007ad0:	d105      	bne.n	8007ade <__libc_init_array+0x2e>
 8007ad2:	bd70      	pop	{r4, r5, r6, pc}
 8007ad4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007ad8:	4798      	blx	r3
 8007ada:	3501      	adds	r5, #1
 8007adc:	e7ee      	b.n	8007abc <__libc_init_array+0xc>
 8007ade:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007ae2:	4798      	blx	r3
 8007ae4:	3501      	adds	r5, #1
 8007ae6:	e7f2      	b.n	8007ace <__libc_init_array+0x1e>
 8007ae8:	08009968 	.word	0x08009968
 8007aec:	08009968 	.word	0x08009968
 8007af0:	08009968 	.word	0x08009968
 8007af4:	0800996c 	.word	0x0800996c

08007af8 <memset>:
 8007af8:	4402      	add	r2, r0
 8007afa:	4603      	mov	r3, r0
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d100      	bne.n	8007b02 <memset+0xa>
 8007b00:	4770      	bx	lr
 8007b02:	f803 1b01 	strb.w	r1, [r3], #1
 8007b06:	e7f9      	b.n	8007afc <memset+0x4>

08007b08 <expf>:
 8007b08:	ee10 2a10 	vmov	r2, s0
 8007b0c:	f240 412a 	movw	r1, #1066	; 0x42a
 8007b10:	f3c2 530a 	ubfx	r3, r2, #20, #11
 8007b14:	428b      	cmp	r3, r1
 8007b16:	e92d 0830 	stmdb	sp!, {r4, r5, fp}
 8007b1a:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 8007b1e:	d92e      	bls.n	8007b7e <expf+0x76>
 8007b20:	f512 0f00 	cmn.w	r2, #8388608	; 0x800000
 8007b24:	d061      	beq.n	8007bea <expf+0xe2>
 8007b26:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 8007b2a:	d304      	bcc.n	8007b36 <expf+0x2e>
 8007b2c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007b30:	e8bd 0830 	ldmia.w	sp!, {r4, r5, fp}
 8007b34:	4770      	bx	lr
 8007b36:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8007bf0 <expf+0xe8>
 8007b3a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8007b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b42:	dd04      	ble.n	8007b4e <expf+0x46>
 8007b44:	2000      	movs	r0, #0
 8007b46:	e8bd 0830 	ldmia.w	sp!, {r4, r5, fp}
 8007b4a:	f001 b8f9 	b.w	8008d40 <__math_oflowf>
 8007b4e:	eddf 7a29 	vldr	s15, [pc, #164]	; 8007bf4 <expf+0xec>
 8007b52:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8007b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b5a:	d504      	bpl.n	8007b66 <expf+0x5e>
 8007b5c:	2000      	movs	r0, #0
 8007b5e:	e8bd 0830 	ldmia.w	sp!, {r4, r5, fp}
 8007b62:	f001 b8e1 	b.w	8008d28 <__math_uflowf>
 8007b66:	eddf 7a24 	vldr	s15, [pc, #144]	; 8007bf8 <expf+0xf0>
 8007b6a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8007b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b72:	d504      	bpl.n	8007b7e <expf+0x76>
 8007b74:	2000      	movs	r0, #0
 8007b76:	e8bd 0830 	ldmia.w	sp!, {r4, r5, fp}
 8007b7a:	f001 b8db 	b.w	8008d34 <__math_may_uflowf>
 8007b7e:	491f      	ldr	r1, [pc, #124]	; (8007bfc <expf+0xf4>)
 8007b80:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8007b84:	ed91 5b4a 	vldr	d5, [r1, #296]	; 0x128
 8007b88:	ed91 7b48 	vldr	d7, [r1, #288]	; 0x120
 8007b8c:	eeb0 4b47 	vmov.f64	d4, d7
 8007b90:	eea5 4b06 	vfma.f64	d4, d5, d6
 8007b94:	ec55 4b14 	vmov	r4, r5, d4
 8007b98:	ee34 7b47 	vsub.f64	d7, d4, d7
 8007b9c:	f004 021f 	and.w	r2, r4, #31
 8007ba0:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8007ba4:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8007ba8:	ed91 6b50 	vldr	d6, [r1, #320]	; 0x140
 8007bac:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007bb0:	eea6 0b07 	vfma.f64	d0, d6, d7
 8007bb4:	ee14 0a10 	vmov	r0, s8
 8007bb8:	ed91 5b4c 	vldr	d5, [r1, #304]	; 0x130
 8007bbc:	ed91 6b4e 	vldr	d6, [r1, #312]	; 0x138
 8007bc0:	f04f 0b00 	mov.w	fp, #0
 8007bc4:	eb1b 0204 	adds.w	r2, fp, r4
 8007bc8:	ea4f 3cc0 	mov.w	ip, r0, lsl #15
 8007bcc:	eb4c 0305 	adc.w	r3, ip, r5
 8007bd0:	eea5 6b07 	vfma.f64	d6, d5, d7
 8007bd4:	ee27 7b07 	vmul.f64	d7, d7, d7
 8007bd8:	eea6 0b07 	vfma.f64	d0, d6, d7
 8007bdc:	ec43 2b17 	vmov	d7, r2, r3
 8007be0:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007be4:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8007be8:	e7a2      	b.n	8007b30 <expf+0x28>
 8007bea:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8007c00 <expf+0xf8>
 8007bee:	e79f      	b.n	8007b30 <expf+0x28>
 8007bf0:	42b17217 	.word	0x42b17217
 8007bf4:	c2cff1b4 	.word	0xc2cff1b4
 8007bf8:	c2ce8ecf 	.word	0xc2ce8ecf
 8007bfc:	080091f8 	.word	0x080091f8
 8007c00:	00000000 	.word	0x00000000

08007c04 <fabsf>:
 8007c04:	ee10 3a10 	vmov	r3, s0
 8007c08:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007c0c:	ee00 3a10 	vmov	s0, r3
 8007c10:	4770      	bx	lr
	...

08007c14 <logf>:
 8007c14:	ee10 3a10 	vmov	r3, s0
 8007c18:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8007c1c:	b410      	push	{r4}
 8007c1e:	d057      	beq.n	8007cd0 <logf+0xbc>
 8007c20:	f5a3 0200 	sub.w	r2, r3, #8388608	; 0x800000
 8007c24:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8007c28:	d31a      	bcc.n	8007c60 <logf+0x4c>
 8007c2a:	005a      	lsls	r2, r3, #1
 8007c2c:	d104      	bne.n	8007c38 <logf+0x24>
 8007c2e:	2001      	movs	r0, #1
 8007c30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c34:	f001 b88a 	b.w	8008d4c <__math_divzerof>
 8007c38:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007c3c:	d045      	beq.n	8007cca <logf+0xb6>
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	db02      	blt.n	8007c48 <logf+0x34>
 8007c42:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 8007c46:	d303      	bcc.n	8007c50 <logf+0x3c>
 8007c48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c4c:	f001 b88e 	b.w	8008d6c <__math_invalidf>
 8007c50:	eddf 7a21 	vldr	s15, [pc, #132]	; 8007cd8 <logf+0xc4>
 8007c54:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007c58:	ee10 3a10 	vmov	r3, s0
 8007c5c:	f1a3 6338 	sub.w	r3, r3, #192937984	; 0xb800000
 8007c60:	f103 4240 	add.w	r2, r3, #3221225472	; 0xc0000000
 8007c64:	491d      	ldr	r1, [pc, #116]	; (8007cdc <logf+0xc8>)
 8007c66:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8007c6a:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 8007c6e:	f3c2 40c3 	ubfx	r0, r2, #19, #4
 8007c72:	0dd4      	lsrs	r4, r2, #23
 8007c74:	eb01 1000 	add.w	r0, r1, r0, lsl #4
 8007c78:	05e4      	lsls	r4, r4, #23
 8007c7a:	ed90 5b00 	vldr	d5, [r0]
 8007c7e:	1b1b      	subs	r3, r3, r4
 8007c80:	ee07 3a90 	vmov	s15, r3
 8007c84:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8007c88:	eea5 6b07 	vfma.f64	d6, d5, d7
 8007c8c:	ed91 5b44 	vldr	d5, [r1, #272]	; 0x110
 8007c90:	ee26 3b06 	vmul.f64	d3, d6, d6
 8007c94:	ed91 7b46 	vldr	d7, [r1, #280]	; 0x118
 8007c98:	eea5 7b06 	vfma.f64	d7, d5, d6
 8007c9c:	ed91 5b42 	vldr	d5, [r1, #264]	; 0x108
 8007ca0:	15d2      	asrs	r2, r2, #23
 8007ca2:	ed91 4b40 	vldr	d4, [r1, #256]	; 0x100
 8007ca6:	eea5 7b03 	vfma.f64	d7, d5, d3
 8007caa:	eeb0 5b47 	vmov.f64	d5, d7
 8007cae:	ed90 0b02 	vldr	d0, [r0, #8]
 8007cb2:	ee07 2a90 	vmov	s15, r2
 8007cb6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007cba:	eea7 0b04 	vfma.f64	d0, d7, d4
 8007cbe:	ee30 0b06 	vadd.f64	d0, d0, d6
 8007cc2:	eea3 0b05 	vfma.f64	d0, d3, d5
 8007cc6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8007cca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cce:	4770      	bx	lr
 8007cd0:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8007ce0 <logf+0xcc>
 8007cd4:	e7f9      	b.n	8007cca <logf+0xb6>
 8007cd6:	bf00      	nop
 8007cd8:	4b000000 	.word	0x4b000000
 8007cdc:	08009340 	.word	0x08009340
 8007ce0:	00000000 	.word	0x00000000

08007ce4 <checkint>:
 8007ce4:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8007ce8:	2b7e      	cmp	r3, #126	; 0x7e
 8007cea:	dd10      	ble.n	8007d0e <checkint+0x2a>
 8007cec:	2b96      	cmp	r3, #150	; 0x96
 8007cee:	dc0c      	bgt.n	8007d0a <checkint+0x26>
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8007cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8007cfa:	1e5a      	subs	r2, r3, #1
 8007cfc:	4202      	tst	r2, r0
 8007cfe:	d106      	bne.n	8007d0e <checkint+0x2a>
 8007d00:	4203      	tst	r3, r0
 8007d02:	bf0c      	ite	eq
 8007d04:	2002      	moveq	r0, #2
 8007d06:	2001      	movne	r0, #1
 8007d08:	4770      	bx	lr
 8007d0a:	2002      	movs	r0, #2
 8007d0c:	4770      	bx	lr
 8007d0e:	2000      	movs	r0, #0
 8007d10:	4770      	bx	lr
 8007d12:	0000      	movs	r0, r0
 8007d14:	0000      	movs	r0, r0
	...

08007d18 <powf>:
 8007d18:	ee10 1a10 	vmov	r1, s0
 8007d1c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8007d20:	ee10 4a90 	vmov	r4, s1
 8007d24:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 8007d28:	0062      	lsls	r2, r4, #1
 8007d2a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8007d2e:	eef0 4a60 	vmov.f32	s9, s1
 8007d32:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 8007d36:	4b92      	ldr	r3, [pc, #584]	; (8007f80 <powf+0x268>)
 8007d38:	d255      	bcs.n	8007de6 <powf+0xce>
 8007d3a:	4298      	cmp	r0, r3
 8007d3c:	d855      	bhi.n	8007dea <powf+0xd2>
 8007d3e:	2000      	movs	r0, #0
 8007d40:	f101 4340 	add.w	r3, r1, #3221225472	; 0xc0000000
 8007d44:	4a8f      	ldr	r2, [pc, #572]	; (8007f84 <powf+0x26c>)
 8007d46:	eebf 2b00 	vmov.f64	d2, #240	; 0xbf800000 -1.0
 8007d4a:	f503 034d 	add.w	r3, r3, #13434880	; 0xcd0000
 8007d4e:	f3c3 44c3 	ubfx	r4, r3, #19, #4
 8007d52:	0ddb      	lsrs	r3, r3, #23
 8007d54:	eb02 1404 	add.w	r4, r2, r4, lsl #4
 8007d58:	05db      	lsls	r3, r3, #23
 8007d5a:	ed94 6b00 	vldr	d6, [r4]
 8007d5e:	1ac9      	subs	r1, r1, r3
 8007d60:	ee07 1a90 	vmov	s15, r1
 8007d64:	ed92 5b40 	vldr	d5, [r2, #256]	; 0x100
 8007d68:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8007d6c:	eea6 2b07 	vfma.f64	d2, d6, d7
 8007d70:	ed92 7b42 	vldr	d7, [r2, #264]	; 0x108
 8007d74:	ee22 6b02 	vmul.f64	d6, d2, d2
 8007d78:	eea2 7b05 	vfma.f64	d7, d2, d5
 8007d7c:	15db      	asrs	r3, r3, #23
 8007d7e:	ed94 5b02 	vldr	d5, [r4, #8]
 8007d82:	ee00 3a10 	vmov	s0, r3
 8007d86:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 8007d8a:	ee30 0b05 	vadd.f64	d0, d0, d5
 8007d8e:	ed92 5b48 	vldr	d5, [r2, #288]	; 0x120
 8007d92:	ed92 3b44 	vldr	d3, [r2, #272]	; 0x110
 8007d96:	eea2 0b05 	vfma.f64	d0, d2, d5
 8007d9a:	ed92 5b46 	vldr	d5, [r2, #280]	; 0x118
 8007d9e:	eea2 5b03 	vfma.f64	d5, d2, d3
 8007da2:	eea6 0b05 	vfma.f64	d0, d6, d5
 8007da6:	ee26 6b06 	vmul.f64	d6, d6, d6
 8007daa:	eea7 0b06 	vfma.f64	d0, d7, d6
 8007dae:	eeb7 7ae4 	vcvt.f64.f32	d7, s9
 8007db2:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007db6:	ee10 3a90 	vmov	r3, s1
 8007dba:	2500      	movs	r5, #0
 8007dbc:	0bda      	lsrs	r2, r3, #15
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	b292      	uxth	r2, r2
 8007dc2:	f248 04be 	movw	r4, #32958	; 0x80be
 8007dc6:	429d      	cmp	r5, r3
 8007dc8:	bf08      	it	eq
 8007dca:	4294      	cmpeq	r4, r2
 8007dcc:	f080 8094 	bcs.w	8007ef8 <powf+0x1e0>
 8007dd0:	ed9f 7b65 	vldr	d7, [pc, #404]	; 8007f68 <powf+0x250>
 8007dd4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8007dd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ddc:	dd76      	ble.n	8007ecc <powf+0x1b4>
 8007dde:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8007de2:	f000 bfad 	b.w	8008d40 <__math_oflowf>
 8007de6:	4298      	cmp	r0, r3
 8007de8:	d92d      	bls.n	8007e46 <powf+0x12e>
 8007dea:	b952      	cbnz	r2, 8007e02 <powf+0xea>
 8007dec:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 8007df0:	005b      	lsls	r3, r3, #1
 8007df2:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 8007df6:	f240 80ae 	bls.w	8007f56 <powf+0x23e>
 8007dfa:	ee30 0a24 	vadd.f32	s0, s0, s9
 8007dfe:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8007e02:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8007e06:	d105      	bne.n	8007e14 <powf+0xfc>
 8007e08:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8007e0c:	0064      	lsls	r4, r4, #1
 8007e0e:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8007e12:	e7f0      	b.n	8007df6 <powf+0xde>
 8007e14:	004b      	lsls	r3, r1, #1
 8007e16:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 8007e1a:	d8ee      	bhi.n	8007dfa <powf+0xe2>
 8007e1c:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 8007e20:	d1eb      	bne.n	8007dfa <powf+0xe2>
 8007e22:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8007e26:	f000 8096 	beq.w	8007f56 <powf+0x23e>
 8007e2a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8007e2e:	ea6f 0404 	mvn.w	r4, r4
 8007e32:	bf34      	ite	cc
 8007e34:	2300      	movcc	r3, #0
 8007e36:	2301      	movcs	r3, #1
 8007e38:	0fe4      	lsrs	r4, r4, #31
 8007e3a:	42a3      	cmp	r3, r4
 8007e3c:	f040 808e 	bne.w	8007f5c <powf+0x244>
 8007e40:	ee24 0aa4 	vmul.f32	s0, s9, s9
 8007e44:	e7db      	b.n	8007dfe <powf+0xe6>
 8007e46:	004d      	lsls	r5, r1, #1
 8007e48:	1e6a      	subs	r2, r5, #1
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d91b      	bls.n	8007e86 <powf+0x16e>
 8007e4e:	2900      	cmp	r1, #0
 8007e50:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007e54:	da0e      	bge.n	8007e74 <powf+0x15c>
 8007e56:	ee10 0a90 	vmov	r0, s1
 8007e5a:	f7ff ff43 	bl	8007ce4 <checkint>
 8007e5e:	2801      	cmp	r0, #1
 8007e60:	d108      	bne.n	8007e74 <powf+0x15c>
 8007e62:	eeb1 0a40 	vneg.f32	s0, s0
 8007e66:	b93d      	cbnz	r5, 8007e78 <powf+0x160>
 8007e68:	2c00      	cmp	r4, #0
 8007e6a:	dac8      	bge.n	8007dfe <powf+0xe6>
 8007e6c:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8007e70:	f000 bf6c 	b.w	8008d4c <__math_divzerof>
 8007e74:	2000      	movs	r0, #0
 8007e76:	e7f6      	b.n	8007e66 <powf+0x14e>
 8007e78:	2c00      	cmp	r4, #0
 8007e7a:	dac0      	bge.n	8007dfe <powf+0xe6>
 8007e7c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007e80:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8007e84:	e7bb      	b.n	8007dfe <powf+0xe6>
 8007e86:	2900      	cmp	r1, #0
 8007e88:	da1e      	bge.n	8007ec8 <powf+0x1b0>
 8007e8a:	ee10 0a90 	vmov	r0, s1
 8007e8e:	f7ff ff29 	bl	8007ce4 <checkint>
 8007e92:	b918      	cbnz	r0, 8007e9c <powf+0x184>
 8007e94:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8007e98:	f000 bf68 	b.w	8008d6c <__math_invalidf>
 8007e9c:	2801      	cmp	r0, #1
 8007e9e:	bf0c      	ite	eq
 8007ea0:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8007ea4:	2000      	movne	r0, #0
 8007ea6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007eaa:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8007eae:	f4bf af47 	bcs.w	8007d40 <powf+0x28>
 8007eb2:	eddf 0a35 	vldr	s1, [pc, #212]	; 8007f88 <powf+0x270>
 8007eb6:	ee20 0a20 	vmul.f32	s0, s0, s1
 8007eba:	ee10 3a10 	vmov	r3, s0
 8007ebe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ec2:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 8007ec6:	e73b      	b.n	8007d40 <powf+0x28>
 8007ec8:	2000      	movs	r0, #0
 8007eca:	e7ee      	b.n	8007eaa <powf+0x192>
 8007ecc:	ed9f 7b28 	vldr	d7, [pc, #160]	; 8007f70 <powf+0x258>
 8007ed0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8007ed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ed8:	d803      	bhi.n	8007ee2 <powf+0x1ca>
 8007eda:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8007ede:	f000 bf23 	b.w	8008d28 <__math_uflowf>
 8007ee2:	ed9f 7b25 	vldr	d7, [pc, #148]	; 8007f78 <powf+0x260>
 8007ee6:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8007eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007eee:	d503      	bpl.n	8007ef8 <powf+0x1e0>
 8007ef0:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8007ef4:	f000 bf1e 	b.w	8008d34 <__math_may_uflowf>
 8007ef8:	4924      	ldr	r1, [pc, #144]	; (8007f8c <powf+0x274>)
 8007efa:	ed91 7b40 	vldr	d7, [r1, #256]	; 0x100
 8007efe:	ee30 6b07 	vadd.f64	d6, d0, d7
 8007f02:	ec55 4b16 	vmov	r4, r5, d6
 8007f06:	ee36 7b47 	vsub.f64	d7, d6, d7
 8007f0a:	f004 021f 	and.w	r2, r4, #31
 8007f0e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8007f12:	ed91 6b46 	vldr	d6, [r1, #280]	; 0x118
 8007f16:	ee30 0b47 	vsub.f64	d0, d0, d7
 8007f1a:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8007f1e:	e9d2 6700 	ldrd	r6, r7, [r2]
 8007f22:	eea0 7b06 	vfma.f64	d7, d0, d6
 8007f26:	1824      	adds	r4, r4, r0
 8007f28:	ed91 5b42 	vldr	d5, [r1, #264]	; 0x108
 8007f2c:	ed91 6b44 	vldr	d6, [r1, #272]	; 0x110
 8007f30:	2000      	movs	r0, #0
 8007f32:	1982      	adds	r2, r0, r6
 8007f34:	ea4f 31c4 	mov.w	r1, r4, lsl #15
 8007f38:	eb41 0307 	adc.w	r3, r1, r7
 8007f3c:	eea0 6b05 	vfma.f64	d6, d0, d5
 8007f40:	ee20 0b00 	vmul.f64	d0, d0, d0
 8007f44:	eea6 7b00 	vfma.f64	d7, d6, d0
 8007f48:	ec43 2b16 	vmov	d6, r2, r3
 8007f4c:	ee27 0b06 	vmul.f64	d0, d7, d6
 8007f50:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8007f54:	e753      	b.n	8007dfe <powf+0xe6>
 8007f56:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007f5a:	e750      	b.n	8007dfe <powf+0xe6>
 8007f5c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8007f90 <powf+0x278>
 8007f60:	e74d      	b.n	8007dfe <powf+0xe6>
 8007f62:	bf00      	nop
 8007f64:	f3af 8000 	nop.w
 8007f68:	ffd1d571 	.word	0xffd1d571
 8007f6c:	405fffff 	.word	0x405fffff
 8007f70:	00000000 	.word	0x00000000
 8007f74:	c062c000 	.word	0xc062c000
 8007f78:	00000000 	.word	0x00000000
 8007f7c:	c062a000 	.word	0xc062a000
 8007f80:	fefffffe 	.word	0xfefffffe
 8007f84:	08009460 	.word	0x08009460
 8007f88:	4b000000 	.word	0x4b000000
 8007f8c:	080091f8 	.word	0x080091f8
 8007f90:	00000000 	.word	0x00000000

08007f94 <tanf>:
 8007f94:	ee10 3a10 	vmov	r3, s0
 8007f98:	b507      	push	{r0, r1, r2, lr}
 8007f9a:	4a10      	ldr	r2, [pc, #64]	; (8007fdc <tanf+0x48>)
 8007f9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	dc05      	bgt.n	8007fb0 <tanf+0x1c>
 8007fa4:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8007fe0 <tanf+0x4c>
 8007fa8:	2001      	movs	r0, #1
 8007faa:	f000 fdbf 	bl	8008b2c <__kernel_tanf>
 8007fae:	e004      	b.n	8007fba <tanf+0x26>
 8007fb0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007fb4:	db04      	blt.n	8007fc0 <tanf+0x2c>
 8007fb6:	ee30 0a40 	vsub.f32	s0, s0, s0
 8007fba:	b003      	add	sp, #12
 8007fbc:	f85d fb04 	ldr.w	pc, [sp], #4
 8007fc0:	4668      	mov	r0, sp
 8007fc2:	f000 f997 	bl	80082f4 <__ieee754_rem_pio2f>
 8007fc6:	0040      	lsls	r0, r0, #1
 8007fc8:	f000 0002 	and.w	r0, r0, #2
 8007fcc:	f1c0 0001 	rsb	r0, r0, #1
 8007fd0:	eddd 0a01 	vldr	s1, [sp, #4]
 8007fd4:	ed9d 0a00 	vldr	s0, [sp]
 8007fd8:	e7e7      	b.n	8007faa <tanf+0x16>
 8007fda:	bf00      	nop
 8007fdc:	3f490fda 	.word	0x3f490fda
 8007fe0:	00000000 	.word	0x00000000

08007fe4 <tanhf>:
 8007fe4:	b510      	push	{r4, lr}
 8007fe6:	ee10 4a10 	vmov	r4, s0
 8007fea:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007fee:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007ff2:	ed2d 8b02 	vpush	{d8}
 8007ff6:	eef0 7a40 	vmov.f32	s15, s0
 8007ffa:	db0c      	blt.n	8008016 <tanhf+0x32>
 8007ffc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008000:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8008004:	2c00      	cmp	r4, #0
 8008006:	bfac      	ite	ge
 8008008:	ee30 0a07 	vaddge.f32	s0, s0, s14
 800800c:	ee30 0a47 	vsublt.f32	s0, s0, s14
 8008010:	ecbd 8b02 	vpop	{d8}
 8008014:	bd10      	pop	{r4, pc}
 8008016:	4a1b      	ldr	r2, [pc, #108]	; (8008084 <tanhf+0xa0>)
 8008018:	4293      	cmp	r3, r2
 800801a:	dc30      	bgt.n	800807e <tanhf+0x9a>
 800801c:	f1b3 5f10 	cmp.w	r3, #603979776	; 0x24000000
 8008020:	da06      	bge.n	8008030 <tanhf+0x4c>
 8008022:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008026:	ee37 0a80 	vadd.f32	s0, s15, s0
 800802a:	ee20 0a27 	vmul.f32	s0, s0, s15
 800802e:	e7ef      	b.n	8008010 <tanhf+0x2c>
 8008030:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8008034:	eeb0 8a00 	vmov.f32	s16, #0	; 0x40000000  2.0
 8008038:	db12      	blt.n	8008060 <tanhf+0x7c>
 800803a:	f7ff fde3 	bl	8007c04 <fabsf>
 800803e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008042:	f000 fead 	bl	8008da0 <expm1f>
 8008046:	ee30 0a08 	vadd.f32	s0, s0, s16
 800804a:	eec8 7a00 	vdiv.f32	s15, s16, s0
 800804e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008052:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008056:	2c00      	cmp	r4, #0
 8008058:	bfb8      	it	lt
 800805a:	eeb1 0a40 	vneglt.f32	s0, s0
 800805e:	e7d7      	b.n	8008010 <tanhf+0x2c>
 8008060:	f7ff fdd0 	bl	8007c04 <fabsf>
 8008064:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
 8008068:	ee20 0a27 	vmul.f32	s0, s0, s15
 800806c:	f000 fe98 	bl	8008da0 <expm1f>
 8008070:	ee70 7a08 	vadd.f32	s15, s0, s16
 8008074:	eeb1 7a40 	vneg.f32	s14, s0
 8008078:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800807c:	e7eb      	b.n	8008056 <tanhf+0x72>
 800807e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008082:	e7e8      	b.n	8008056 <tanhf+0x72>
 8008084:	41afffff 	.word	0x41afffff

08008088 <log10f>:
 8008088:	b500      	push	{lr}
 800808a:	ed2d 8b02 	vpush	{d8}
 800808e:	b08b      	sub	sp, #44	; 0x2c
 8008090:	eeb0 8a40 	vmov.f32	s16, s0
 8008094:	f000 f8d8 	bl	8008248 <__ieee754_log10f>
 8008098:	4b2f      	ldr	r3, [pc, #188]	; (8008158 <log10f+0xd0>)
 800809a:	f993 3000 	ldrsb.w	r3, [r3]
 800809e:	1c5a      	adds	r2, r3, #1
 80080a0:	d055      	beq.n	800814e <log10f+0xc6>
 80080a2:	eeb4 8a48 	vcmp.f32	s16, s16
 80080a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080aa:	d650      	bvs.n	800814e <log10f+0xc6>
 80080ac:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80080b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080b4:	d84b      	bhi.n	800814e <log10f+0xc6>
 80080b6:	4a29      	ldr	r2, [pc, #164]	; (800815c <log10f+0xd4>)
 80080b8:	9201      	str	r2, [sp, #4]
 80080ba:	eeb7 7ac8 	vcvt.f64.f32	d7, s16
 80080be:	2200      	movs	r2, #0
 80080c0:	9208      	str	r2, [sp, #32]
 80080c2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80080c6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80080ca:	b993      	cbnz	r3, 80080f2 <log10f+0x6a>
 80080cc:	4924      	ldr	r1, [pc, #144]	; (8008160 <log10f+0xd8>)
 80080ce:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80080d2:	f04f 4060 	mov.w	r0, #3758096384	; 0xe0000000
 80080d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080da:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80080de:	d025      	beq.n	800812c <log10f+0xa4>
 80080e0:	2201      	movs	r2, #1
 80080e2:	2b02      	cmp	r3, #2
 80080e4:	9200      	str	r2, [sp, #0]
 80080e6:	d116      	bne.n	8008116 <log10f+0x8e>
 80080e8:	f7ff fcdc 	bl	8007aa4 <__errno>
 80080ec:	2321      	movs	r3, #33	; 0x21
 80080ee:	6003      	str	r3, [r0, #0]
 80080f0:	e016      	b.n	8008120 <log10f+0x98>
 80080f2:	491c      	ldr	r1, [pc, #112]	; (8008164 <log10f+0xdc>)
 80080f4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80080f8:	2000      	movs	r0, #0
 80080fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008102:	d1ed      	bne.n	80080e0 <log10f+0x58>
 8008104:	2202      	movs	r2, #2
 8008106:	4293      	cmp	r3, r2
 8008108:	9200      	str	r2, [sp, #0]
 800810a:	d111      	bne.n	8008130 <log10f+0xa8>
 800810c:	f7ff fcca 	bl	8007aa4 <__errno>
 8008110:	2322      	movs	r3, #34	; 0x22
 8008112:	6003      	str	r3, [r0, #0]
 8008114:	e011      	b.n	800813a <log10f+0xb2>
 8008116:	4668      	mov	r0, sp
 8008118:	f000 fe37 	bl	8008d8a <matherr>
 800811c:	2800      	cmp	r0, #0
 800811e:	d0e3      	beq.n	80080e8 <log10f+0x60>
 8008120:	4811      	ldr	r0, [pc, #68]	; (8008168 <log10f+0xe0>)
 8008122:	f000 fe35 	bl	8008d90 <nan>
 8008126:	ed8d 0b06 	vstr	d0, [sp, #24]
 800812a:	e006      	b.n	800813a <log10f+0xb2>
 800812c:	2302      	movs	r3, #2
 800812e:	9300      	str	r3, [sp, #0]
 8008130:	4668      	mov	r0, sp
 8008132:	f000 fe2a 	bl	8008d8a <matherr>
 8008136:	2800      	cmp	r0, #0
 8008138:	d0e8      	beq.n	800810c <log10f+0x84>
 800813a:	9b08      	ldr	r3, [sp, #32]
 800813c:	b11b      	cbz	r3, 8008146 <log10f+0xbe>
 800813e:	f7ff fcb1 	bl	8007aa4 <__errno>
 8008142:	9b08      	ldr	r3, [sp, #32]
 8008144:	6003      	str	r3, [r0, #0]
 8008146:	ed9d 0b06 	vldr	d0, [sp, #24]
 800814a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800814e:	b00b      	add	sp, #44	; 0x2c
 8008150:	ecbd 8b02 	vpop	{d8}
 8008154:	f85d fb04 	ldr.w	pc, [sp], #4
 8008158:	200000c8 	.word	0x200000c8
 800815c:	08009588 	.word	0x08009588
 8008160:	c7efffff 	.word	0xc7efffff
 8008164:	fff00000 	.word	0xfff00000
 8008168:	0800958e 	.word	0x0800958e
 800816c:	00000000 	.word	0x00000000

08008170 <sinhf>:
 8008170:	b530      	push	{r4, r5, lr}
 8008172:	ed2d 8b02 	vpush	{d8}
 8008176:	4c32      	ldr	r4, [pc, #200]	; (8008240 <sinhf+0xd0>)
 8008178:	b08b      	sub	sp, #44	; 0x2c
 800817a:	eef0 8a40 	vmov.f32	s17, s0
 800817e:	f000 f9e5 	bl	800854c <__ieee754_sinhf>
 8008182:	f994 3000 	ldrsb.w	r3, [r4]
 8008186:	3301      	adds	r3, #1
 8008188:	eeb0 8a40 	vmov.f32	s16, s0
 800818c:	d030      	beq.n	80081f0 <sinhf+0x80>
 800818e:	f000 ff31 	bl	8008ff4 <finitef>
 8008192:	4605      	mov	r5, r0
 8008194:	bb60      	cbnz	r0, 80081f0 <sinhf+0x80>
 8008196:	eeb0 0a68 	vmov.f32	s0, s17
 800819a:	f000 ff2b 	bl	8008ff4 <finitef>
 800819e:	b338      	cbz	r0, 80081f0 <sinhf+0x80>
 80081a0:	2303      	movs	r3, #3
 80081a2:	9300      	str	r3, [sp, #0]
 80081a4:	4b27      	ldr	r3, [pc, #156]	; (8008244 <sinhf+0xd4>)
 80081a6:	9301      	str	r3, [sp, #4]
 80081a8:	eeb7 7ae8 	vcvt.f64.f32	d7, s17
 80081ac:	f994 3000 	ldrsb.w	r3, [r4]
 80081b0:	9508      	str	r5, [sp, #32]
 80081b2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80081b6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80081ba:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 80081be:	b9eb      	cbnz	r3, 80081fc <sinhf+0x8c>
 80081c0:	ed9f 7b17 	vldr	d7, [pc, #92]	; 8008220 <sinhf+0xb0>
 80081c4:	ed9f 6b18 	vldr	d6, [pc, #96]	; 8008228 <sinhf+0xb8>
 80081c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081cc:	fe37 7b06 	vselgt.f64	d7, d7, d6
 80081d0:	ed8d 7b06 	vstr	d7, [sp, #24]
 80081d4:	4668      	mov	r0, sp
 80081d6:	f000 fdd8 	bl	8008d8a <matherr>
 80081da:	b1d8      	cbz	r0, 8008214 <sinhf+0xa4>
 80081dc:	9b08      	ldr	r3, [sp, #32]
 80081de:	b11b      	cbz	r3, 80081e8 <sinhf+0x78>
 80081e0:	f7ff fc60 	bl	8007aa4 <__errno>
 80081e4:	9b08      	ldr	r3, [sp, #32]
 80081e6:	6003      	str	r3, [r0, #0]
 80081e8:	ed9d 8b06 	vldr	d8, [sp, #24]
 80081ec:	eeb7 8bc8 	vcvt.f32.f64	s16, d8
 80081f0:	eeb0 0a48 	vmov.f32	s0, s16
 80081f4:	b00b      	add	sp, #44	; 0x2c
 80081f6:	ecbd 8b02 	vpop	{d8}
 80081fa:	bd30      	pop	{r4, r5, pc}
 80081fc:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8008230 <sinhf+0xc0>
 8008200:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8008238 <sinhf+0xc8>
 8008204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008208:	fe37 7b06 	vselgt.f64	d7, d7, d6
 800820c:	2b02      	cmp	r3, #2
 800820e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008212:	d1df      	bne.n	80081d4 <sinhf+0x64>
 8008214:	f7ff fc46 	bl	8007aa4 <__errno>
 8008218:	2322      	movs	r3, #34	; 0x22
 800821a:	6003      	str	r3, [r0, #0]
 800821c:	e7de      	b.n	80081dc <sinhf+0x6c>
 800821e:	bf00      	nop
 8008220:	e0000000 	.word	0xe0000000
 8008224:	47efffff 	.word	0x47efffff
 8008228:	e0000000 	.word	0xe0000000
 800822c:	c7efffff 	.word	0xc7efffff
 8008230:	00000000 	.word	0x00000000
 8008234:	7ff00000 	.word	0x7ff00000
 8008238:	00000000 	.word	0x00000000
 800823c:	fff00000 	.word	0xfff00000
 8008240:	200000c8 	.word	0x200000c8
 8008244:	0800958f 	.word	0x0800958f

08008248 <__ieee754_log10f>:
 8008248:	b508      	push	{r3, lr}
 800824a:	ee10 2a10 	vmov	r2, s0
 800824e:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8008252:	ed2d 8b02 	vpush	{d8}
 8008256:	d108      	bne.n	800826a <__ieee754_log10f+0x22>
 8008258:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80082dc <__ieee754_log10f+0x94>
 800825c:	eddf 7a20 	vldr	s15, [pc, #128]	; 80082e0 <__ieee754_log10f+0x98>
 8008260:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8008264:	ecbd 8b02 	vpop	{d8}
 8008268:	bd08      	pop	{r3, pc}
 800826a:	2a00      	cmp	r2, #0
 800826c:	da02      	bge.n	8008274 <__ieee754_log10f+0x2c>
 800826e:	ee30 7a40 	vsub.f32	s14, s0, s0
 8008272:	e7f3      	b.n	800825c <__ieee754_log10f+0x14>
 8008274:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008278:	db02      	blt.n	8008280 <__ieee754_log10f+0x38>
 800827a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800827e:	e7f1      	b.n	8008264 <__ieee754_log10f+0x1c>
 8008280:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8008284:	bfbf      	itttt	lt
 8008286:	eddf 7a17 	vldrlt	s15, [pc, #92]	; 80082e4 <__ieee754_log10f+0x9c>
 800828a:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800828e:	f06f 0118 	mvnlt.w	r1, #24
 8008292:	ee17 2a90 	vmovlt	r2, s15
 8008296:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800829a:	bfa8      	it	ge
 800829c:	2100      	movge	r1, #0
 800829e:	3b7f      	subs	r3, #127	; 0x7f
 80082a0:	440b      	add	r3, r1
 80082a2:	0fd9      	lsrs	r1, r3, #31
 80082a4:	440b      	add	r3, r1
 80082a6:	f3c2 0216 	ubfx	r2, r2, #0, #23
 80082aa:	f1c1 017f 	rsb	r1, r1, #127	; 0x7f
 80082ae:	ee07 3a90 	vmov	s15, r3
 80082b2:	ea42 53c1 	orr.w	r3, r2, r1, lsl #23
 80082b6:	ee00 3a10 	vmov	s0, r3
 80082ba:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80082be:	f7ff fca9 	bl	8007c14 <logf>
 80082c2:	eddf 7a09 	vldr	s15, [pc, #36]	; 80082e8 <__ieee754_log10f+0xa0>
 80082c6:	ee20 0a27 	vmul.f32	s0, s0, s15
 80082ca:	eddf 7a08 	vldr	s15, [pc, #32]	; 80082ec <__ieee754_log10f+0xa4>
 80082ce:	eea8 0a27 	vfma.f32	s0, s16, s15
 80082d2:	eddf 7a07 	vldr	s15, [pc, #28]	; 80082f0 <__ieee754_log10f+0xa8>
 80082d6:	eea8 0a27 	vfma.f32	s0, s16, s15
 80082da:	e7c3      	b.n	8008264 <__ieee754_log10f+0x1c>
 80082dc:	cc000000 	.word	0xcc000000
 80082e0:	00000000 	.word	0x00000000
 80082e4:	4c000000 	.word	0x4c000000
 80082e8:	3ede5bd9 	.word	0x3ede5bd9
 80082ec:	355427db 	.word	0x355427db
 80082f0:	3e9a2080 	.word	0x3e9a2080

080082f4 <__ieee754_rem_pio2f>:
 80082f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082f6:	ee10 6a10 	vmov	r6, s0
 80082fa:	4b86      	ldr	r3, [pc, #536]	; (8008514 <__ieee754_rem_pio2f+0x220>)
 80082fc:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 8008300:	429c      	cmp	r4, r3
 8008302:	b087      	sub	sp, #28
 8008304:	4605      	mov	r5, r0
 8008306:	dc05      	bgt.n	8008314 <__ieee754_rem_pio2f+0x20>
 8008308:	2300      	movs	r3, #0
 800830a:	ed85 0a00 	vstr	s0, [r5]
 800830e:	6043      	str	r3, [r0, #4]
 8008310:	2000      	movs	r0, #0
 8008312:	e020      	b.n	8008356 <__ieee754_rem_pio2f+0x62>
 8008314:	4b80      	ldr	r3, [pc, #512]	; (8008518 <__ieee754_rem_pio2f+0x224>)
 8008316:	429c      	cmp	r4, r3
 8008318:	dc38      	bgt.n	800838c <__ieee754_rem_pio2f+0x98>
 800831a:	2e00      	cmp	r6, #0
 800831c:	f024 040f 	bic.w	r4, r4, #15
 8008320:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800851c <__ieee754_rem_pio2f+0x228>
 8008324:	4b7e      	ldr	r3, [pc, #504]	; (8008520 <__ieee754_rem_pio2f+0x22c>)
 8008326:	dd18      	ble.n	800835a <__ieee754_rem_pio2f+0x66>
 8008328:	429c      	cmp	r4, r3
 800832a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800832e:	bf09      	itett	eq
 8008330:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 8008524 <__ieee754_rem_pio2f+0x230>
 8008334:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 8008528 <__ieee754_rem_pio2f+0x234>
 8008338:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800833c:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800852c <__ieee754_rem_pio2f+0x238>
 8008340:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8008344:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008348:	edc0 6a00 	vstr	s13, [r0]
 800834c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008350:	edc0 7a01 	vstr	s15, [r0, #4]
 8008354:	2001      	movs	r0, #1
 8008356:	b007      	add	sp, #28
 8008358:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800835a:	429c      	cmp	r4, r3
 800835c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8008360:	bf09      	itett	eq
 8008362:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 8008524 <__ieee754_rem_pio2f+0x230>
 8008366:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 8008528 <__ieee754_rem_pio2f+0x234>
 800836a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800836e:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800852c <__ieee754_rem_pio2f+0x238>
 8008372:	ee77 6a87 	vadd.f32	s13, s15, s14
 8008376:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800837a:	edc0 6a00 	vstr	s13, [r0]
 800837e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008382:	edc0 7a01 	vstr	s15, [r0, #4]
 8008386:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800838a:	e7e4      	b.n	8008356 <__ieee754_rem_pio2f+0x62>
 800838c:	4b68      	ldr	r3, [pc, #416]	; (8008530 <__ieee754_rem_pio2f+0x23c>)
 800838e:	429c      	cmp	r4, r3
 8008390:	dc71      	bgt.n	8008476 <__ieee754_rem_pio2f+0x182>
 8008392:	f7ff fc37 	bl	8007c04 <fabsf>
 8008396:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8008534 <__ieee754_rem_pio2f+0x240>
 800839a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800839e:	eee0 7a07 	vfma.f32	s15, s0, s14
 80083a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80083a6:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80083aa:	ee17 0a90 	vmov	r0, s15
 80083ae:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800851c <__ieee754_rem_pio2f+0x228>
 80083b2:	eeb1 7a46 	vneg.f32	s14, s12
 80083b6:	eea7 0a27 	vfma.f32	s0, s14, s15
 80083ba:	281f      	cmp	r0, #31
 80083bc:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8008528 <__ieee754_rem_pio2f+0x234>
 80083c0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80083c4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80083c8:	ee16 3a90 	vmov	r3, s13
 80083cc:	dc1c      	bgt.n	8008408 <__ieee754_rem_pio2f+0x114>
 80083ce:	1e47      	subs	r7, r0, #1
 80083d0:	4959      	ldr	r1, [pc, #356]	; (8008538 <__ieee754_rem_pio2f+0x244>)
 80083d2:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80083d6:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 80083da:	428a      	cmp	r2, r1
 80083dc:	d014      	beq.n	8008408 <__ieee754_rem_pio2f+0x114>
 80083de:	602b      	str	r3, [r5, #0]
 80083e0:	ed95 7a00 	vldr	s14, [r5]
 80083e4:	ee30 0a47 	vsub.f32	s0, s0, s14
 80083e8:	2e00      	cmp	r6, #0
 80083ea:	ee30 0a67 	vsub.f32	s0, s0, s15
 80083ee:	ed85 0a01 	vstr	s0, [r5, #4]
 80083f2:	dab0      	bge.n	8008356 <__ieee754_rem_pio2f+0x62>
 80083f4:	eeb1 7a47 	vneg.f32	s14, s14
 80083f8:	eeb1 0a40 	vneg.f32	s0, s0
 80083fc:	ed85 7a00 	vstr	s14, [r5]
 8008400:	ed85 0a01 	vstr	s0, [r5, #4]
 8008404:	4240      	negs	r0, r0
 8008406:	e7a6      	b.n	8008356 <__ieee754_rem_pio2f+0x62>
 8008408:	15e4      	asrs	r4, r4, #23
 800840a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800840e:	1aa2      	subs	r2, r4, r2
 8008410:	2a08      	cmp	r2, #8
 8008412:	dde4      	ble.n	80083de <__ieee754_rem_pio2f+0xea>
 8008414:	eddf 7a43 	vldr	s15, [pc, #268]	; 8008524 <__ieee754_rem_pio2f+0x230>
 8008418:	eef0 6a40 	vmov.f32	s13, s0
 800841c:	eee7 6a27 	vfma.f32	s13, s14, s15
 8008420:	ee30 0a66 	vsub.f32	s0, s0, s13
 8008424:	eea7 0a27 	vfma.f32	s0, s14, s15
 8008428:	eddf 7a40 	vldr	s15, [pc, #256]	; 800852c <__ieee754_rem_pio2f+0x238>
 800842c:	ee96 0a27 	vfnms.f32	s0, s12, s15
 8008430:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8008434:	eef0 7a40 	vmov.f32	s15, s0
 8008438:	ee15 3a90 	vmov	r3, s11
 800843c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008440:	1aa4      	subs	r4, r4, r2
 8008442:	2c19      	cmp	r4, #25
 8008444:	dc04      	bgt.n	8008450 <__ieee754_rem_pio2f+0x15c>
 8008446:	edc5 5a00 	vstr	s11, [r5]
 800844a:	eeb0 0a66 	vmov.f32	s0, s13
 800844e:	e7c7      	b.n	80083e0 <__ieee754_rem_pio2f+0xec>
 8008450:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800853c <__ieee754_rem_pio2f+0x248>
 8008454:	eeb0 0a66 	vmov.f32	s0, s13
 8008458:	eea7 0a25 	vfma.f32	s0, s14, s11
 800845c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8008460:	eee7 7a25 	vfma.f32	s15, s14, s11
 8008464:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8008540 <__ieee754_rem_pio2f+0x24c>
 8008468:	eed6 7a07 	vfnms.f32	s15, s12, s14
 800846c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008470:	ed85 7a00 	vstr	s14, [r5]
 8008474:	e7b4      	b.n	80083e0 <__ieee754_rem_pio2f+0xec>
 8008476:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800847a:	db06      	blt.n	800848a <__ieee754_rem_pio2f+0x196>
 800847c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8008480:	edc0 7a01 	vstr	s15, [r0, #4]
 8008484:	edc0 7a00 	vstr	s15, [r0]
 8008488:	e742      	b.n	8008310 <__ieee754_rem_pio2f+0x1c>
 800848a:	15e2      	asrs	r2, r4, #23
 800848c:	3a86      	subs	r2, #134	; 0x86
 800848e:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 8008492:	ee07 3a90 	vmov	s15, r3
 8008496:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800849a:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8008544 <__ieee754_rem_pio2f+0x250>
 800849e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80084a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80084a6:	ed8d 7a03 	vstr	s14, [sp, #12]
 80084aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80084ae:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80084b2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80084b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80084ba:	ed8d 7a04 	vstr	s14, [sp, #16]
 80084be:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80084c2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80084c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084ca:	edcd 7a05 	vstr	s15, [sp, #20]
 80084ce:	d11e      	bne.n	800850e <__ieee754_rem_pio2f+0x21a>
 80084d0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80084d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084d8:	bf0c      	ite	eq
 80084da:	2301      	moveq	r3, #1
 80084dc:	2302      	movne	r3, #2
 80084de:	491a      	ldr	r1, [pc, #104]	; (8008548 <__ieee754_rem_pio2f+0x254>)
 80084e0:	9101      	str	r1, [sp, #4]
 80084e2:	2102      	movs	r1, #2
 80084e4:	9100      	str	r1, [sp, #0]
 80084e6:	a803      	add	r0, sp, #12
 80084e8:	4629      	mov	r1, r5
 80084ea:	f000 f89d 	bl	8008628 <__kernel_rem_pio2f>
 80084ee:	2e00      	cmp	r6, #0
 80084f0:	f6bf af31 	bge.w	8008356 <__ieee754_rem_pio2f+0x62>
 80084f4:	edd5 7a00 	vldr	s15, [r5]
 80084f8:	eef1 7a67 	vneg.f32	s15, s15
 80084fc:	edc5 7a00 	vstr	s15, [r5]
 8008500:	edd5 7a01 	vldr	s15, [r5, #4]
 8008504:	eef1 7a67 	vneg.f32	s15, s15
 8008508:	edc5 7a01 	vstr	s15, [r5, #4]
 800850c:	e77a      	b.n	8008404 <__ieee754_rem_pio2f+0x110>
 800850e:	2303      	movs	r3, #3
 8008510:	e7e5      	b.n	80084de <__ieee754_rem_pio2f+0x1ea>
 8008512:	bf00      	nop
 8008514:	3f490fd8 	.word	0x3f490fd8
 8008518:	4016cbe3 	.word	0x4016cbe3
 800851c:	3fc90f80 	.word	0x3fc90f80
 8008520:	3fc90fd0 	.word	0x3fc90fd0
 8008524:	37354400 	.word	0x37354400
 8008528:	37354443 	.word	0x37354443
 800852c:	2e85a308 	.word	0x2e85a308
 8008530:	43490f80 	.word	0x43490f80
 8008534:	3f22f984 	.word	0x3f22f984
 8008538:	08009598 	.word	0x08009598
 800853c:	2e85a300 	.word	0x2e85a300
 8008540:	248d3132 	.word	0x248d3132
 8008544:	43800000 	.word	0x43800000
 8008548:	08009618 	.word	0x08009618

0800854c <__ieee754_sinhf>:
 800854c:	b510      	push	{r4, lr}
 800854e:	ee10 3a10 	vmov	r3, s0
 8008552:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8008556:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800855a:	ed2d 8b02 	vpush	{d8}
 800855e:	eef0 7a40 	vmov.f32	s15, s0
 8008562:	db06      	blt.n	8008572 <__ieee754_sinhf+0x26>
 8008564:	ee70 7a00 	vadd.f32	s15, s0, s0
 8008568:	ecbd 8b02 	vpop	{d8}
 800856c:	eeb0 0a67 	vmov.f32	s0, s15
 8008570:	bd10      	pop	{r4, pc}
 8008572:	2b00      	cmp	r3, #0
 8008574:	4b28      	ldr	r3, [pc, #160]	; (8008618 <__ieee754_sinhf+0xcc>)
 8008576:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
 800857a:	eebe 8a00 	vmov.f32	s16, #224	; 0xbf000000 -0.5
 800857e:	fe28 8a88 	vselge.f32	s16, s17, s16
 8008582:	429c      	cmp	r4, r3
 8008584:	dc2a      	bgt.n	80085dc <__ieee754_sinhf+0x90>
 8008586:	f1b4 5f46 	cmp.w	r4, #830472192	; 0x31800000
 800858a:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800858e:	da08      	bge.n	80085a2 <__ieee754_sinhf+0x56>
 8008590:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800861c <__ieee754_sinhf+0xd0>
 8008594:	ee30 7a07 	vadd.f32	s14, s0, s14
 8008598:	eeb4 7ae8 	vcmpe.f32	s14, s17
 800859c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085a0:	dce2      	bgt.n	8008568 <__ieee754_sinhf+0x1c>
 80085a2:	eeb0 0a67 	vmov.f32	s0, s15
 80085a6:	f7ff fb2d 	bl	8007c04 <fabsf>
 80085aa:	f000 fbf9 	bl	8008da0 <expm1f>
 80085ae:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80085b2:	bfbb      	ittet	lt
 80085b4:	ee20 7a00 	vmullt.f32	s14, s0, s0
 80085b8:	ee70 8a28 	vaddlt.f32	s17, s0, s17
 80085bc:	ee70 8a28 	vaddge.f32	s17, s0, s17
 80085c0:	eec7 7a28 	vdivlt.f32	s15, s14, s17
 80085c4:	bfad      	iteet	ge
 80085c6:	eec0 7a28 	vdivge.f32	s15, s0, s17
 80085ca:	eeb0 7a00 	vmovlt.f32	s14, #0	; 0x40000000  2.0
 80085ce:	eed0 7a07 	vfnmslt.f32	s15, s0, s14
 80085d2:	ee77 7a80 	vaddge.f32	s15, s15, s0
 80085d6:	ee67 7a88 	vmul.f32	s15, s15, s16
 80085da:	e7c5      	b.n	8008568 <__ieee754_sinhf+0x1c>
 80085dc:	4b10      	ldr	r3, [pc, #64]	; (8008620 <__ieee754_sinhf+0xd4>)
 80085de:	429c      	cmp	r4, r3
 80085e0:	dc06      	bgt.n	80085f0 <__ieee754_sinhf+0xa4>
 80085e2:	f7ff fb0f 	bl	8007c04 <fabsf>
 80085e6:	f7ff fa8f 	bl	8007b08 <expf>
 80085ea:	ee60 7a08 	vmul.f32	s15, s0, s16
 80085ee:	e7bb      	b.n	8008568 <__ieee754_sinhf+0x1c>
 80085f0:	4b0c      	ldr	r3, [pc, #48]	; (8008624 <__ieee754_sinhf+0xd8>)
 80085f2:	429c      	cmp	r4, r3
 80085f4:	dc0a      	bgt.n	800860c <__ieee754_sinhf+0xc0>
 80085f6:	f7ff fb05 	bl	8007c04 <fabsf>
 80085fa:	ee20 0a28 	vmul.f32	s0, s0, s17
 80085fe:	f7ff fa83 	bl	8007b08 <expf>
 8008602:	ee68 7a00 	vmul.f32	s15, s16, s0
 8008606:	ee67 7a80 	vmul.f32	s15, s15, s0
 800860a:	e7ad      	b.n	8008568 <__ieee754_sinhf+0x1c>
 800860c:	ed9f 7a03 	vldr	s14, [pc, #12]	; 800861c <__ieee754_sinhf+0xd0>
 8008610:	ee60 7a07 	vmul.f32	s15, s0, s14
 8008614:	e7a8      	b.n	8008568 <__ieee754_sinhf+0x1c>
 8008616:	bf00      	nop
 8008618:	41afffff 	.word	0x41afffff
 800861c:	7cf0bdc2 	.word	0x7cf0bdc2
 8008620:	42b17217 	.word	0x42b17217
 8008624:	42b2d4fc 	.word	0x42b2d4fc

08008628 <__kernel_rem_pio2f>:
 8008628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800862c:	ed2d 8b04 	vpush	{d8-d9}
 8008630:	b0d7      	sub	sp, #348	; 0x15c
 8008632:	469b      	mov	fp, r3
 8008634:	460e      	mov	r6, r1
 8008636:	4bbe      	ldr	r3, [pc, #760]	; (8008930 <__kernel_rem_pio2f+0x308>)
 8008638:	9964      	ldr	r1, [sp, #400]	; 0x190
 800863a:	9002      	str	r0, [sp, #8]
 800863c:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8008640:	9865      	ldr	r0, [sp, #404]	; 0x194
 8008642:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8008940 <__kernel_rem_pio2f+0x318>
 8008646:	1ed1      	subs	r1, r2, #3
 8008648:	2308      	movs	r3, #8
 800864a:	fb91 f1f3 	sdiv	r1, r1, r3
 800864e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8008652:	f10b 3aff 	add.w	sl, fp, #4294967295	; 0xffffffff
 8008656:	1c4c      	adds	r4, r1, #1
 8008658:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 800865c:	eba1 050a 	sub.w	r5, r1, sl
 8008660:	aa1a      	add	r2, sp, #104	; 0x68
 8008662:	eb09 070a 	add.w	r7, r9, sl
 8008666:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800866a:	4696      	mov	lr, r2
 800866c:	2300      	movs	r3, #0
 800866e:	42bb      	cmp	r3, r7
 8008670:	dd0f      	ble.n	8008692 <__kernel_rem_pio2f+0x6a>
 8008672:	af42      	add	r7, sp, #264	; 0x108
 8008674:	2200      	movs	r2, #0
 8008676:	454a      	cmp	r2, r9
 8008678:	dc27      	bgt.n	80086ca <__kernel_rem_pio2f+0xa2>
 800867a:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 800867e:	eb0b 0302 	add.w	r3, fp, r2
 8008682:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 8008686:	9d02      	ldr	r5, [sp, #8]
 8008688:	eddf 7aad 	vldr	s15, [pc, #692]	; 8008940 <__kernel_rem_pio2f+0x318>
 800868c:	f04f 0c00 	mov.w	ip, #0
 8008690:	e015      	b.n	80086be <__kernel_rem_pio2f+0x96>
 8008692:	42dd      	cmn	r5, r3
 8008694:	bf5d      	ittte	pl
 8008696:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 800869a:	ee07 2a90 	vmovpl	s15, r2
 800869e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80086a2:	eef0 7a47 	vmovmi.f32	s15, s14
 80086a6:	ecee 7a01 	vstmia	lr!, {s15}
 80086aa:	3301      	adds	r3, #1
 80086ac:	e7df      	b.n	800866e <__kernel_rem_pio2f+0x46>
 80086ae:	ecf5 6a01 	vldmia	r5!, {s13}
 80086b2:	ed33 7a01 	vldmdb	r3!, {s14}
 80086b6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80086ba:	f10c 0c01 	add.w	ip, ip, #1
 80086be:	45d4      	cmp	ip, sl
 80086c0:	ddf5      	ble.n	80086ae <__kernel_rem_pio2f+0x86>
 80086c2:	ece7 7a01 	vstmia	r7!, {s15}
 80086c6:	3201      	adds	r2, #1
 80086c8:	e7d5      	b.n	8008676 <__kernel_rem_pio2f+0x4e>
 80086ca:	ab06      	add	r3, sp, #24
 80086cc:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 80086d0:	9304      	str	r3, [sp, #16]
 80086d2:	eddf 8a9a 	vldr	s17, [pc, #616]	; 800893c <__kernel_rem_pio2f+0x314>
 80086d6:	ed9f 9a98 	vldr	s18, [pc, #608]	; 8008938 <__kernel_rem_pio2f+0x310>
 80086da:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 80086de:	9303      	str	r3, [sp, #12]
 80086e0:	464d      	mov	r5, r9
 80086e2:	ab56      	add	r3, sp, #344	; 0x158
 80086e4:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 80086e8:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 80086ec:	3f01      	subs	r7, #1
 80086ee:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 80086f2:	00bf      	lsls	r7, r7, #2
 80086f4:	ab56      	add	r3, sp, #344	; 0x158
 80086f6:	19da      	adds	r2, r3, r7
 80086f8:	3a4c      	subs	r2, #76	; 0x4c
 80086fa:	2300      	movs	r3, #0
 80086fc:	1ae9      	subs	r1, r5, r3
 80086fe:	2900      	cmp	r1, #0
 8008700:	dc4c      	bgt.n	800879c <__kernel_rem_pio2f+0x174>
 8008702:	4620      	mov	r0, r4
 8008704:	f000 fcc2 	bl	800908c <scalbnf>
 8008708:	eeb0 8a40 	vmov.f32	s16, s0
 800870c:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8008710:	ee28 0a00 	vmul.f32	s0, s16, s0
 8008714:	f000 fc78 	bl	8009008 <floorf>
 8008718:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800871c:	eea0 8a67 	vfms.f32	s16, s0, s15
 8008720:	2c00      	cmp	r4, #0
 8008722:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8008726:	edcd 7a01 	vstr	s15, [sp, #4]
 800872a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800872e:	ee38 8a67 	vsub.f32	s16, s16, s15
 8008732:	dd48      	ble.n	80087c6 <__kernel_rem_pio2f+0x19e>
 8008734:	1e69      	subs	r1, r5, #1
 8008736:	ab06      	add	r3, sp, #24
 8008738:	f1c4 0008 	rsb	r0, r4, #8
 800873c:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 8008740:	9a01      	ldr	r2, [sp, #4]
 8008742:	fa4c f300 	asr.w	r3, ip, r0
 8008746:	441a      	add	r2, r3
 8008748:	4083      	lsls	r3, r0
 800874a:	9201      	str	r2, [sp, #4]
 800874c:	ebac 0203 	sub.w	r2, ip, r3
 8008750:	ab06      	add	r3, sp, #24
 8008752:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8008756:	f1c4 0307 	rsb	r3, r4, #7
 800875a:	fa42 f803 	asr.w	r8, r2, r3
 800875e:	f1b8 0f00 	cmp.w	r8, #0
 8008762:	dd41      	ble.n	80087e8 <__kernel_rem_pio2f+0x1c0>
 8008764:	9b01      	ldr	r3, [sp, #4]
 8008766:	2000      	movs	r0, #0
 8008768:	3301      	adds	r3, #1
 800876a:	9301      	str	r3, [sp, #4]
 800876c:	4601      	mov	r1, r0
 800876e:	4285      	cmp	r5, r0
 8008770:	dc6d      	bgt.n	800884e <__kernel_rem_pio2f+0x226>
 8008772:	2c00      	cmp	r4, #0
 8008774:	dd04      	ble.n	8008780 <__kernel_rem_pio2f+0x158>
 8008776:	2c01      	cmp	r4, #1
 8008778:	d07e      	beq.n	8008878 <__kernel_rem_pio2f+0x250>
 800877a:	2c02      	cmp	r4, #2
 800877c:	f000 8086 	beq.w	800888c <__kernel_rem_pio2f+0x264>
 8008780:	f1b8 0f02 	cmp.w	r8, #2
 8008784:	d130      	bne.n	80087e8 <__kernel_rem_pio2f+0x1c0>
 8008786:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800878a:	ee30 8a48 	vsub.f32	s16, s0, s16
 800878e:	b359      	cbz	r1, 80087e8 <__kernel_rem_pio2f+0x1c0>
 8008790:	4620      	mov	r0, r4
 8008792:	f000 fc7b 	bl	800908c <scalbnf>
 8008796:	ee38 8a40 	vsub.f32	s16, s16, s0
 800879a:	e025      	b.n	80087e8 <__kernel_rem_pio2f+0x1c0>
 800879c:	ee60 7a28 	vmul.f32	s15, s0, s17
 80087a0:	a806      	add	r0, sp, #24
 80087a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80087a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80087aa:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80087ae:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80087b2:	ee10 1a10 	vmov	r1, s0
 80087b6:	ed32 0a01 	vldmdb	r2!, {s0}
 80087ba:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 80087be:	ee37 0a80 	vadd.f32	s0, s15, s0
 80087c2:	3301      	adds	r3, #1
 80087c4:	e79a      	b.n	80086fc <__kernel_rem_pio2f+0xd4>
 80087c6:	d106      	bne.n	80087d6 <__kernel_rem_pio2f+0x1ae>
 80087c8:	1e6b      	subs	r3, r5, #1
 80087ca:	aa06      	add	r2, sp, #24
 80087cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80087d0:	ea4f 2822 	mov.w	r8, r2, asr #8
 80087d4:	e7c3      	b.n	800875e <__kernel_rem_pio2f+0x136>
 80087d6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80087da:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80087de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087e2:	da31      	bge.n	8008848 <__kernel_rem_pio2f+0x220>
 80087e4:	f04f 0800 	mov.w	r8, #0
 80087e8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80087ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087f0:	f040 80a8 	bne.w	8008944 <__kernel_rem_pio2f+0x31c>
 80087f4:	1e6b      	subs	r3, r5, #1
 80087f6:	4618      	mov	r0, r3
 80087f8:	2200      	movs	r2, #0
 80087fa:	4548      	cmp	r0, r9
 80087fc:	da4d      	bge.n	800889a <__kernel_rem_pio2f+0x272>
 80087fe:	2a00      	cmp	r2, #0
 8008800:	f000 8087 	beq.w	8008912 <__kernel_rem_pio2f+0x2ea>
 8008804:	aa06      	add	r2, sp, #24
 8008806:	3c08      	subs	r4, #8
 8008808:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800880c:	2900      	cmp	r1, #0
 800880e:	f000 808d 	beq.w	800892c <__kernel_rem_pio2f+0x304>
 8008812:	4620      	mov	r0, r4
 8008814:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008818:	9302      	str	r3, [sp, #8]
 800881a:	f000 fc37 	bl	800908c <scalbnf>
 800881e:	9b02      	ldr	r3, [sp, #8]
 8008820:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800893c <__kernel_rem_pio2f+0x314>
 8008824:	0099      	lsls	r1, r3, #2
 8008826:	aa42      	add	r2, sp, #264	; 0x108
 8008828:	1850      	adds	r0, r2, r1
 800882a:	1d05      	adds	r5, r0, #4
 800882c:	461c      	mov	r4, r3
 800882e:	2c00      	cmp	r4, #0
 8008830:	f280 80b8 	bge.w	80089a4 <__kernel_rem_pio2f+0x37c>
 8008834:	2500      	movs	r5, #0
 8008836:	1b5c      	subs	r4, r3, r5
 8008838:	2c00      	cmp	r4, #0
 800883a:	f2c0 80d8 	blt.w	80089ee <__kernel_rem_pio2f+0x3c6>
 800883e:	4f3d      	ldr	r7, [pc, #244]	; (8008934 <__kernel_rem_pio2f+0x30c>)
 8008840:	eddf 7a3f 	vldr	s15, [pc, #252]	; 8008940 <__kernel_rem_pio2f+0x318>
 8008844:	2400      	movs	r4, #0
 8008846:	e0c6      	b.n	80089d6 <__kernel_rem_pio2f+0x3ae>
 8008848:	f04f 0802 	mov.w	r8, #2
 800884c:	e78a      	b.n	8008764 <__kernel_rem_pio2f+0x13c>
 800884e:	ab06      	add	r3, sp, #24
 8008850:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8008854:	b949      	cbnz	r1, 800886a <__kernel_rem_pio2f+0x242>
 8008856:	b12b      	cbz	r3, 8008864 <__kernel_rem_pio2f+0x23c>
 8008858:	aa06      	add	r2, sp, #24
 800885a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800885e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8008862:	2301      	movs	r3, #1
 8008864:	3001      	adds	r0, #1
 8008866:	4619      	mov	r1, r3
 8008868:	e781      	b.n	800876e <__kernel_rem_pio2f+0x146>
 800886a:	aa06      	add	r2, sp, #24
 800886c:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8008870:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8008874:	460b      	mov	r3, r1
 8008876:	e7f5      	b.n	8008864 <__kernel_rem_pio2f+0x23c>
 8008878:	1e68      	subs	r0, r5, #1
 800887a:	ab06      	add	r3, sp, #24
 800887c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8008880:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008884:	aa06      	add	r2, sp, #24
 8008886:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800888a:	e779      	b.n	8008780 <__kernel_rem_pio2f+0x158>
 800888c:	1e68      	subs	r0, r5, #1
 800888e:	ab06      	add	r3, sp, #24
 8008890:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8008894:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008898:	e7f4      	b.n	8008884 <__kernel_rem_pio2f+0x25c>
 800889a:	a906      	add	r1, sp, #24
 800889c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80088a0:	3801      	subs	r0, #1
 80088a2:	430a      	orrs	r2, r1
 80088a4:	e7a9      	b.n	80087fa <__kernel_rem_pio2f+0x1d2>
 80088a6:	f10c 0c01 	add.w	ip, ip, #1
 80088aa:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80088ae:	2a00      	cmp	r2, #0
 80088b0:	d0f9      	beq.n	80088a6 <__kernel_rem_pio2f+0x27e>
 80088b2:	eb0b 0305 	add.w	r3, fp, r5
 80088b6:	aa1a      	add	r2, sp, #104	; 0x68
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	1898      	adds	r0, r3, r2
 80088bc:	3004      	adds	r0, #4
 80088be:	1c69      	adds	r1, r5, #1
 80088c0:	3704      	adds	r7, #4
 80088c2:	2200      	movs	r2, #0
 80088c4:	4465      	add	r5, ip
 80088c6:	9005      	str	r0, [sp, #20]
 80088c8:	428d      	cmp	r5, r1
 80088ca:	f6ff af0a 	blt.w	80086e2 <__kernel_rem_pio2f+0xba>
 80088ce:	a81a      	add	r0, sp, #104	; 0x68
 80088d0:	eb02 0c03 	add.w	ip, r2, r3
 80088d4:	4484      	add	ip, r0
 80088d6:	9803      	ldr	r0, [sp, #12]
 80088d8:	f8dd e008 	ldr.w	lr, [sp, #8]
 80088dc:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 80088e0:	9001      	str	r0, [sp, #4]
 80088e2:	ee07 0a90 	vmov	s15, r0
 80088e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80088ea:	9805      	ldr	r0, [sp, #20]
 80088ec:	edcc 7a00 	vstr	s15, [ip]
 80088f0:	eddf 7a13 	vldr	s15, [pc, #76]	; 8008940 <__kernel_rem_pio2f+0x318>
 80088f4:	eb00 0802 	add.w	r8, r0, r2
 80088f8:	f04f 0c00 	mov.w	ip, #0
 80088fc:	45d4      	cmp	ip, sl
 80088fe:	dd0c      	ble.n	800891a <__kernel_rem_pio2f+0x2f2>
 8008900:	eb02 0c07 	add.w	ip, r2, r7
 8008904:	a842      	add	r0, sp, #264	; 0x108
 8008906:	4484      	add	ip, r0
 8008908:	edcc 7a01 	vstr	s15, [ip, #4]
 800890c:	3101      	adds	r1, #1
 800890e:	3204      	adds	r2, #4
 8008910:	e7da      	b.n	80088c8 <__kernel_rem_pio2f+0x2a0>
 8008912:	9b04      	ldr	r3, [sp, #16]
 8008914:	f04f 0c01 	mov.w	ip, #1
 8008918:	e7c7      	b.n	80088aa <__kernel_rem_pio2f+0x282>
 800891a:	ecfe 6a01 	vldmia	lr!, {s13}
 800891e:	ed38 7a01 	vldmdb	r8!, {s14}
 8008922:	f10c 0c01 	add.w	ip, ip, #1
 8008926:	eee6 7a87 	vfma.f32	s15, s13, s14
 800892a:	e7e7      	b.n	80088fc <__kernel_rem_pio2f+0x2d4>
 800892c:	3b01      	subs	r3, #1
 800892e:	e769      	b.n	8008804 <__kernel_rem_pio2f+0x1dc>
 8008930:	0800995c 	.word	0x0800995c
 8008934:	08009930 	.word	0x08009930
 8008938:	43800000 	.word	0x43800000
 800893c:	3b800000 	.word	0x3b800000
 8008940:	00000000 	.word	0x00000000
 8008944:	4260      	negs	r0, r4
 8008946:	eeb0 0a48 	vmov.f32	s0, s16
 800894a:	f000 fb9f 	bl	800908c <scalbnf>
 800894e:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8008938 <__kernel_rem_pio2f+0x310>
 8008952:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800895a:	db1a      	blt.n	8008992 <__kernel_rem_pio2f+0x36a>
 800895c:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800893c <__kernel_rem_pio2f+0x314>
 8008960:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008964:	aa06      	add	r2, sp, #24
 8008966:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800896a:	a906      	add	r1, sp, #24
 800896c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008970:	3408      	adds	r4, #8
 8008972:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008976:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800897a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800897e:	ee10 3a10 	vmov	r3, s0
 8008982:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8008986:	1c6b      	adds	r3, r5, #1
 8008988:	ee17 2a90 	vmov	r2, s15
 800898c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008990:	e73f      	b.n	8008812 <__kernel_rem_pio2f+0x1ea>
 8008992:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008996:	aa06      	add	r2, sp, #24
 8008998:	ee10 3a10 	vmov	r3, s0
 800899c:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80089a0:	462b      	mov	r3, r5
 80089a2:	e736      	b.n	8008812 <__kernel_rem_pio2f+0x1ea>
 80089a4:	aa06      	add	r2, sp, #24
 80089a6:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80089aa:	9202      	str	r2, [sp, #8]
 80089ac:	ee07 2a90 	vmov	s15, r2
 80089b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80089b4:	3c01      	subs	r4, #1
 80089b6:	ee67 7a80 	vmul.f32	s15, s15, s0
 80089ba:	ee20 0a07 	vmul.f32	s0, s0, s14
 80089be:	ed65 7a01 	vstmdb	r5!, {s15}
 80089c2:	e734      	b.n	800882e <__kernel_rem_pio2f+0x206>
 80089c4:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 80089c8:	ecf7 6a01 	vldmia	r7!, {s13}
 80089cc:	ed9c 7a00 	vldr	s14, [ip]
 80089d0:	eee6 7a87 	vfma.f32	s15, s13, s14
 80089d4:	3401      	adds	r4, #1
 80089d6:	454c      	cmp	r4, r9
 80089d8:	dc01      	bgt.n	80089de <__kernel_rem_pio2f+0x3b6>
 80089da:	42a5      	cmp	r5, r4
 80089dc:	daf2      	bge.n	80089c4 <__kernel_rem_pio2f+0x39c>
 80089de:	aa56      	add	r2, sp, #344	; 0x158
 80089e0:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 80089e4:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 80089e8:	3501      	adds	r5, #1
 80089ea:	3804      	subs	r0, #4
 80089ec:	e723      	b.n	8008836 <__kernel_rem_pio2f+0x20e>
 80089ee:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80089f0:	2a03      	cmp	r2, #3
 80089f2:	d84d      	bhi.n	8008a90 <__kernel_rem_pio2f+0x468>
 80089f4:	e8df f002 	tbb	[pc, r2]
 80089f8:	021f1f3e 	.word	0x021f1f3e
 80089fc:	aa56      	add	r2, sp, #344	; 0x158
 80089fe:	4411      	add	r1, r2
 8008a00:	399c      	subs	r1, #156	; 0x9c
 8008a02:	4608      	mov	r0, r1
 8008a04:	461c      	mov	r4, r3
 8008a06:	2c00      	cmp	r4, #0
 8008a08:	dc5f      	bgt.n	8008aca <__kernel_rem_pio2f+0x4a2>
 8008a0a:	4608      	mov	r0, r1
 8008a0c:	461c      	mov	r4, r3
 8008a0e:	2c01      	cmp	r4, #1
 8008a10:	dc6b      	bgt.n	8008aea <__kernel_rem_pio2f+0x4c2>
 8008a12:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 8008940 <__kernel_rem_pio2f+0x318>
 8008a16:	2b01      	cmp	r3, #1
 8008a18:	dc77      	bgt.n	8008b0a <__kernel_rem_pio2f+0x4e2>
 8008a1a:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8008a1e:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8008a22:	f1b8 0f00 	cmp.w	r8, #0
 8008a26:	d176      	bne.n	8008b16 <__kernel_rem_pio2f+0x4ee>
 8008a28:	edc6 6a00 	vstr	s13, [r6]
 8008a2c:	ed86 7a01 	vstr	s14, [r6, #4]
 8008a30:	edc6 7a02 	vstr	s15, [r6, #8]
 8008a34:	e02c      	b.n	8008a90 <__kernel_rem_pio2f+0x468>
 8008a36:	aa56      	add	r2, sp, #344	; 0x158
 8008a38:	4411      	add	r1, r2
 8008a3a:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 8008940 <__kernel_rem_pio2f+0x318>
 8008a3e:	399c      	subs	r1, #156	; 0x9c
 8008a40:	4618      	mov	r0, r3
 8008a42:	2800      	cmp	r0, #0
 8008a44:	da32      	bge.n	8008aac <__kernel_rem_pio2f+0x484>
 8008a46:	f1b8 0f00 	cmp.w	r8, #0
 8008a4a:	d035      	beq.n	8008ab8 <__kernel_rem_pio2f+0x490>
 8008a4c:	eef1 7a47 	vneg.f32	s15, s14
 8008a50:	edc6 7a00 	vstr	s15, [r6]
 8008a54:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8008a58:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008a5c:	a82f      	add	r0, sp, #188	; 0xbc
 8008a5e:	2101      	movs	r1, #1
 8008a60:	428b      	cmp	r3, r1
 8008a62:	da2c      	bge.n	8008abe <__kernel_rem_pio2f+0x496>
 8008a64:	f1b8 0f00 	cmp.w	r8, #0
 8008a68:	d001      	beq.n	8008a6e <__kernel_rem_pio2f+0x446>
 8008a6a:	eef1 7a67 	vneg.f32	s15, s15
 8008a6e:	edc6 7a01 	vstr	s15, [r6, #4]
 8008a72:	e00d      	b.n	8008a90 <__kernel_rem_pio2f+0x468>
 8008a74:	aa56      	add	r2, sp, #344	; 0x158
 8008a76:	4411      	add	r1, r2
 8008a78:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 8008940 <__kernel_rem_pio2f+0x318>
 8008a7c:	399c      	subs	r1, #156	; 0x9c
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	da0e      	bge.n	8008aa0 <__kernel_rem_pio2f+0x478>
 8008a82:	f1b8 0f00 	cmp.w	r8, #0
 8008a86:	d001      	beq.n	8008a8c <__kernel_rem_pio2f+0x464>
 8008a88:	eef1 7a67 	vneg.f32	s15, s15
 8008a8c:	edc6 7a00 	vstr	s15, [r6]
 8008a90:	9b01      	ldr	r3, [sp, #4]
 8008a92:	f003 0007 	and.w	r0, r3, #7
 8008a96:	b057      	add	sp, #348	; 0x15c
 8008a98:	ecbd 8b04 	vpop	{d8-d9}
 8008a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aa0:	ed31 7a01 	vldmdb	r1!, {s14}
 8008aa4:	3b01      	subs	r3, #1
 8008aa6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008aaa:	e7e8      	b.n	8008a7e <__kernel_rem_pio2f+0x456>
 8008aac:	ed71 7a01 	vldmdb	r1!, {s15}
 8008ab0:	3801      	subs	r0, #1
 8008ab2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008ab6:	e7c4      	b.n	8008a42 <__kernel_rem_pio2f+0x41a>
 8008ab8:	eef0 7a47 	vmov.f32	s15, s14
 8008abc:	e7c8      	b.n	8008a50 <__kernel_rem_pio2f+0x428>
 8008abe:	ecb0 7a01 	vldmia	r0!, {s14}
 8008ac2:	3101      	adds	r1, #1
 8008ac4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008ac8:	e7ca      	b.n	8008a60 <__kernel_rem_pio2f+0x438>
 8008aca:	ed50 7a02 	vldr	s15, [r0, #-8]
 8008ace:	ed70 6a01 	vldmdb	r0!, {s13}
 8008ad2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008ad6:	3c01      	subs	r4, #1
 8008ad8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008adc:	ed00 7a01 	vstr	s14, [r0, #-4]
 8008ae0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ae4:	edc0 7a00 	vstr	s15, [r0]
 8008ae8:	e78d      	b.n	8008a06 <__kernel_rem_pio2f+0x3de>
 8008aea:	ed50 7a02 	vldr	s15, [r0, #-8]
 8008aee:	ed70 6a01 	vldmdb	r0!, {s13}
 8008af2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008af6:	3c01      	subs	r4, #1
 8008af8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008afc:	ed00 7a01 	vstr	s14, [r0, #-4]
 8008b00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b04:	edc0 7a00 	vstr	s15, [r0]
 8008b08:	e781      	b.n	8008a0e <__kernel_rem_pio2f+0x3e6>
 8008b0a:	ed31 7a01 	vldmdb	r1!, {s14}
 8008b0e:	3b01      	subs	r3, #1
 8008b10:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008b14:	e77f      	b.n	8008a16 <__kernel_rem_pio2f+0x3ee>
 8008b16:	eef1 6a66 	vneg.f32	s13, s13
 8008b1a:	eeb1 7a47 	vneg.f32	s14, s14
 8008b1e:	edc6 6a00 	vstr	s13, [r6]
 8008b22:	ed86 7a01 	vstr	s14, [r6, #4]
 8008b26:	eef1 7a67 	vneg.f32	s15, s15
 8008b2a:	e781      	b.n	8008a30 <__kernel_rem_pio2f+0x408>

08008b2c <__kernel_tanf>:
 8008b2c:	b508      	push	{r3, lr}
 8008b2e:	ee10 3a10 	vmov	r3, s0
 8008b32:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008b36:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 8008b3a:	eef0 7a40 	vmov.f32	s15, s0
 8008b3e:	da17      	bge.n	8008b70 <__kernel_tanf+0x44>
 8008b40:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8008b44:	ee17 1a10 	vmov	r1, s14
 8008b48:	bb41      	cbnz	r1, 8008b9c <__kernel_tanf+0x70>
 8008b4a:	1c43      	adds	r3, r0, #1
 8008b4c:	4313      	orrs	r3, r2
 8008b4e:	d108      	bne.n	8008b62 <__kernel_tanf+0x36>
 8008b50:	f7ff f858 	bl	8007c04 <fabsf>
 8008b54:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008b58:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008b5c:	eeb0 0a67 	vmov.f32	s0, s15
 8008b60:	bd08      	pop	{r3, pc}
 8008b62:	2801      	cmp	r0, #1
 8008b64:	d0fa      	beq.n	8008b5c <__kernel_tanf+0x30>
 8008b66:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008b6a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008b6e:	e7f5      	b.n	8008b5c <__kernel_tanf+0x30>
 8008b70:	494e      	ldr	r1, [pc, #312]	; (8008cac <__kernel_tanf+0x180>)
 8008b72:	428a      	cmp	r2, r1
 8008b74:	dd12      	ble.n	8008b9c <__kernel_tanf+0x70>
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8008cb0 <__kernel_tanf+0x184>
 8008b7c:	bfb8      	it	lt
 8008b7e:	eef1 7a40 	vneglt.f32	s15, s0
 8008b82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008b86:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8008cb4 <__kernel_tanf+0x188>
 8008b8a:	bfb8      	it	lt
 8008b8c:	eef1 0a60 	vneglt.f32	s1, s1
 8008b90:	ee77 0a60 	vsub.f32	s1, s14, s1
 8008b94:	ee70 7aa7 	vadd.f32	s15, s1, s15
 8008b98:	eddf 0a47 	vldr	s1, [pc, #284]	; 8008cb8 <__kernel_tanf+0x18c>
 8008b9c:	ed9f 6a47 	vldr	s12, [pc, #284]	; 8008cbc <__kernel_tanf+0x190>
 8008ba0:	eddf 5a47 	vldr	s11, [pc, #284]	; 8008cc0 <__kernel_tanf+0x194>
 8008ba4:	ed9f 5a47 	vldr	s10, [pc, #284]	; 8008cc4 <__kernel_tanf+0x198>
 8008ba8:	4940      	ldr	r1, [pc, #256]	; (8008cac <__kernel_tanf+0x180>)
 8008baa:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8008bae:	428a      	cmp	r2, r1
 8008bb0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8008bb4:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8008bb8:	eee7 5a06 	vfma.f32	s11, s14, s12
 8008bbc:	ed9f 6a42 	vldr	s12, [pc, #264]	; 8008cc8 <__kernel_tanf+0x19c>
 8008bc0:	eea5 6a87 	vfma.f32	s12, s11, s14
 8008bc4:	eddf 5a41 	vldr	s11, [pc, #260]	; 8008ccc <__kernel_tanf+0x1a0>
 8008bc8:	eee6 5a07 	vfma.f32	s11, s12, s14
 8008bcc:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8008cd0 <__kernel_tanf+0x1a4>
 8008bd0:	eea5 6a87 	vfma.f32	s12, s11, s14
 8008bd4:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8008cd4 <__kernel_tanf+0x1a8>
 8008bd8:	eee6 5a07 	vfma.f32	s11, s12, s14
 8008bdc:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 8008cd8 <__kernel_tanf+0x1ac>
 8008be0:	eea7 6a05 	vfma.f32	s12, s14, s10
 8008be4:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 8008cdc <__kernel_tanf+0x1b0>
 8008be8:	eea6 5a07 	vfma.f32	s10, s12, s14
 8008bec:	ed9f 6a3c 	vldr	s12, [pc, #240]	; 8008ce0 <__kernel_tanf+0x1b4>
 8008bf0:	eea5 6a07 	vfma.f32	s12, s10, s14
 8008bf4:	ed9f 5a3b 	vldr	s10, [pc, #236]	; 8008ce4 <__kernel_tanf+0x1b8>
 8008bf8:	eea6 5a07 	vfma.f32	s10, s12, s14
 8008bfc:	ed9f 6a3a 	vldr	s12, [pc, #232]	; 8008ce8 <__kernel_tanf+0x1bc>
 8008c00:	eea5 6a07 	vfma.f32	s12, s10, s14
 8008c04:	eeb0 7a46 	vmov.f32	s14, s12
 8008c08:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008c0c:	eeb0 6a60 	vmov.f32	s12, s1
 8008c10:	eea7 6a24 	vfma.f32	s12, s14, s9
 8008c14:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8008cec <__kernel_tanf+0x1c0>
 8008c18:	eee6 0a26 	vfma.f32	s1, s12, s13
 8008c1c:	eee4 0a87 	vfma.f32	s1, s9, s14
 8008c20:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8008c24:	dd1d      	ble.n	8008c62 <__kernel_tanf+0x136>
 8008c26:	ee07 0a10 	vmov	s14, r0
 8008c2a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008c2e:	ee66 5aa6 	vmul.f32	s11, s13, s13
 8008c32:	ee76 6a87 	vadd.f32	s13, s13, s14
 8008c36:	179b      	asrs	r3, r3, #30
 8008c38:	ee85 6aa6 	vdiv.f32	s12, s11, s13
 8008c3c:	f003 0302 	and.w	r3, r3, #2
 8008c40:	f1c3 0301 	rsb	r3, r3, #1
 8008c44:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8008c48:	ee76 0a60 	vsub.f32	s1, s12, s1
 8008c4c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8008c50:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8008c54:	ee07 3a90 	vmov	s15, r3
 8008c58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008c5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c60:	e77c      	b.n	8008b5c <__kernel_tanf+0x30>
 8008c62:	2801      	cmp	r0, #1
 8008c64:	d01f      	beq.n	8008ca6 <__kernel_tanf+0x17a>
 8008c66:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008c6a:	eec7 5a26 	vdiv.f32	s11, s14, s13
 8008c6e:	4b20      	ldr	r3, [pc, #128]	; (8008cf0 <__kernel_tanf+0x1c4>)
 8008c70:	ee16 2a90 	vmov	r2, s13
 8008c74:	401a      	ands	r2, r3
 8008c76:	ee06 2a10 	vmov	s12, r2
 8008c7a:	ee15 2a90 	vmov	r2, s11
 8008c7e:	4013      	ands	r3, r2
 8008c80:	ee07 3a10 	vmov	s14, r3
 8008c84:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c88:	eee6 6a07 	vfma.f32	s13, s12, s14
 8008c8c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008c90:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8008c94:	eef0 7a66 	vmov.f32	s15, s13
 8008c98:	eee7 7a20 	vfma.f32	s15, s14, s1
 8008c9c:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8008ca0:	eef0 7a47 	vmov.f32	s15, s14
 8008ca4:	e75a      	b.n	8008b5c <__kernel_tanf+0x30>
 8008ca6:	eef0 7a66 	vmov.f32	s15, s13
 8008caa:	e757      	b.n	8008b5c <__kernel_tanf+0x30>
 8008cac:	3f2ca13f 	.word	0x3f2ca13f
 8008cb0:	3f490fda 	.word	0x3f490fda
 8008cb4:	33222168 	.word	0x33222168
 8008cb8:	00000000 	.word	0x00000000
 8008cbc:	37d95384 	.word	0x37d95384
 8008cc0:	3895c07a 	.word	0x3895c07a
 8008cc4:	b79bae5f 	.word	0xb79bae5f
 8008cc8:	398137b9 	.word	0x398137b9
 8008ccc:	3abede48 	.word	0x3abede48
 8008cd0:	3c11371f 	.word	0x3c11371f
 8008cd4:	3d5d0dd1 	.word	0x3d5d0dd1
 8008cd8:	38a3f445 	.word	0x38a3f445
 8008cdc:	3a1a26c8 	.word	0x3a1a26c8
 8008ce0:	3b6b6916 	.word	0x3b6b6916
 8008ce4:	3cb327a4 	.word	0x3cb327a4
 8008ce8:	3e088889 	.word	0x3e088889
 8008cec:	3eaaaaab 	.word	0x3eaaaaab
 8008cf0:	fffff000 	.word	0xfffff000

08008cf4 <with_errnof>:
 8008cf4:	b510      	push	{r4, lr}
 8008cf6:	ed2d 8b02 	vpush	{d8}
 8008cfa:	eeb0 8a40 	vmov.f32	s16, s0
 8008cfe:	4604      	mov	r4, r0
 8008d00:	f7fe fed0 	bl	8007aa4 <__errno>
 8008d04:	eeb0 0a48 	vmov.f32	s0, s16
 8008d08:	ecbd 8b02 	vpop	{d8}
 8008d0c:	6004      	str	r4, [r0, #0]
 8008d0e:	bd10      	pop	{r4, pc}

08008d10 <xflowf>:
 8008d10:	b130      	cbz	r0, 8008d20 <xflowf+0x10>
 8008d12:	eef1 7a40 	vneg.f32	s15, s0
 8008d16:	2022      	movs	r0, #34	; 0x22
 8008d18:	ee27 0a80 	vmul.f32	s0, s15, s0
 8008d1c:	f7ff bfea 	b.w	8008cf4 <with_errnof>
 8008d20:	eef0 7a40 	vmov.f32	s15, s0
 8008d24:	e7f7      	b.n	8008d16 <xflowf+0x6>
	...

08008d28 <__math_uflowf>:
 8008d28:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008d30 <__math_uflowf+0x8>
 8008d2c:	f7ff bff0 	b.w	8008d10 <xflowf>
 8008d30:	10000000 	.word	0x10000000

08008d34 <__math_may_uflowf>:
 8008d34:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008d3c <__math_may_uflowf+0x8>
 8008d38:	f7ff bfea 	b.w	8008d10 <xflowf>
 8008d3c:	1a200000 	.word	0x1a200000

08008d40 <__math_oflowf>:
 8008d40:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008d48 <__math_oflowf+0x8>
 8008d44:	f7ff bfe4 	b.w	8008d10 <xflowf>
 8008d48:	70000000 	.word	0x70000000

08008d4c <__math_divzerof>:
 8008d4c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008d50:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8008d54:	2800      	cmp	r0, #0
 8008d56:	fe40 7a27 	vseleq.f32	s15, s0, s15
 8008d5a:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8008d68 <__math_divzerof+0x1c>
 8008d5e:	2022      	movs	r0, #34	; 0x22
 8008d60:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8008d64:	f7ff bfc6 	b.w	8008cf4 <with_errnof>
 8008d68:	00000000 	.word	0x00000000

08008d6c <__math_invalidf>:
 8008d6c:	eef0 7a40 	vmov.f32	s15, s0
 8008d70:	ee30 7a40 	vsub.f32	s14, s0, s0
 8008d74:	eef4 7a67 	vcmp.f32	s15, s15
 8008d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d7c:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8008d80:	d602      	bvs.n	8008d88 <__math_invalidf+0x1c>
 8008d82:	2021      	movs	r0, #33	; 0x21
 8008d84:	f7ff bfb6 	b.w	8008cf4 <with_errnof>
 8008d88:	4770      	bx	lr

08008d8a <matherr>:
 8008d8a:	2000      	movs	r0, #0
 8008d8c:	4770      	bx	lr
	...

08008d90 <nan>:
 8008d90:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008d98 <nan+0x8>
 8008d94:	4770      	bx	lr
 8008d96:	bf00      	nop
 8008d98:	00000000 	.word	0x00000000
 8008d9c:	7ff80000 	.word	0x7ff80000

08008da0 <expm1f>:
 8008da0:	ee10 2a10 	vmov	r2, s0
 8008da4:	4984      	ldr	r1, [pc, #528]	; (8008fb8 <expm1f+0x218>)
 8008da6:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8008daa:	428b      	cmp	r3, r1
 8008dac:	d923      	bls.n	8008df6 <expm1f+0x56>
 8008dae:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008db2:	d902      	bls.n	8008dba <expm1f+0x1a>
 8008db4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008db8:	4770      	bx	lr
 8008dba:	d105      	bne.n	8008dc8 <expm1f+0x28>
 8008dbc:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8008dc0:	2a00      	cmp	r2, #0
 8008dc2:	fe20 0a27 	vselge.f32	s0, s0, s15
 8008dc6:	4770      	bx	lr
 8008dc8:	2a00      	cmp	r2, #0
 8008dca:	db08      	blt.n	8008dde <expm1f+0x3e>
 8008dcc:	4a7b      	ldr	r2, [pc, #492]	; (8008fbc <expm1f+0x21c>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	f240 80ea 	bls.w	8008fa8 <expm1f+0x208>
 8008dd4:	ed9f 0a7a 	vldr	s0, [pc, #488]	; 8008fc0 <expm1f+0x220>
 8008dd8:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008ddc:	4770      	bx	lr
 8008dde:	eddf 7a79 	vldr	s15, [pc, #484]	; 8008fc4 <expm1f+0x224>
 8008de2:	ee70 7a27 	vadd.f32	s15, s0, s15
 8008de6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dee:	d554      	bpl.n	8008e9a <expm1f+0xfa>
 8008df0:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8008df4:	4770      	bx	lr
 8008df6:	4974      	ldr	r1, [pc, #464]	; (8008fc8 <expm1f+0x228>)
 8008df8:	428b      	cmp	r3, r1
 8008dfa:	d96c      	bls.n	8008ed6 <expm1f+0x136>
 8008dfc:	4973      	ldr	r1, [pc, #460]	; (8008fcc <expm1f+0x22c>)
 8008dfe:	428b      	cmp	r3, r1
 8008e00:	d84b      	bhi.n	8008e9a <expm1f+0xfa>
 8008e02:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8008fd0 <expm1f+0x230>
 8008e06:	2a00      	cmp	r2, #0
 8008e08:	bfa7      	ittee	ge
 8008e0a:	ee30 7a47 	vsubge.f32	s14, s0, s14
 8008e0e:	eddf 7a71 	vldrge	s15, [pc, #452]	; 8008fd4 <expm1f+0x234>
 8008e12:	eddf 7a71 	vldrlt	s15, [pc, #452]	; 8008fd8 <expm1f+0x238>
 8008e16:	ee30 7a07 	vaddlt.f32	s14, s0, s14
 8008e1a:	bfac      	ite	ge
 8008e1c:	2301      	movge	r3, #1
 8008e1e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008e22:	ee37 0a67 	vsub.f32	s0, s14, s15
 8008e26:	ee37 7a40 	vsub.f32	s14, s14, s0
 8008e2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e2e:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8008e32:	ee20 5a25 	vmul.f32	s10, s0, s11
 8008e36:	eddf 6a69 	vldr	s13, [pc, #420]	; 8008fdc <expm1f+0x23c>
 8008e3a:	ed9f 6a69 	vldr	s12, [pc, #420]	; 8008fe0 <expm1f+0x240>
 8008e3e:	ee20 7a05 	vmul.f32	s14, s0, s10
 8008e42:	eea7 6a26 	vfma.f32	s12, s14, s13
 8008e46:	eddf 6a67 	vldr	s13, [pc, #412]	; 8008fe4 <expm1f+0x244>
 8008e4a:	eee6 6a07 	vfma.f32	s13, s12, s14
 8008e4e:	ed9f 6a66 	vldr	s12, [pc, #408]	; 8008fe8 <expm1f+0x248>
 8008e52:	eea6 6a87 	vfma.f32	s12, s13, s14
 8008e56:	eddf 6a65 	vldr	s13, [pc, #404]	; 8008fec <expm1f+0x24c>
 8008e5a:	eee6 6a07 	vfma.f32	s13, s12, s14
 8008e5e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8008e62:	eef0 4a46 	vmov.f32	s9, s12
 8008e66:	eee6 4a87 	vfma.f32	s9, s13, s14
 8008e6a:	eef0 6a64 	vmov.f32	s13, s9
 8008e6e:	eef0 4a08 	vmov.f32	s9, #8	; 0x40400000  3.0
 8008e72:	eee5 4a66 	vfms.f32	s9, s10, s13
 8008e76:	ee36 5ae4 	vsub.f32	s10, s13, s9
 8008e7a:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8008e7e:	eee0 6a64 	vfms.f32	s13, s0, s9
 8008e82:	eef0 4a66 	vmov.f32	s9, s13
 8008e86:	eec5 6a24 	vdiv.f32	s13, s10, s9
 8008e8a:	ee66 6a87 	vmul.f32	s13, s13, s14
 8008e8e:	bb83      	cbnz	r3, 8008ef2 <expm1f+0x152>
 8008e90:	eef0 7a47 	vmov.f32	s15, s14
 8008e94:	eed0 7a26 	vfnms.f32	s15, s0, s13
 8008e98:	e026      	b.n	8008ee8 <expm1f+0x148>
 8008e9a:	eddf 7a55 	vldr	s15, [pc, #340]	; 8008ff0 <expm1f+0x250>
 8008e9e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8008ea2:	ee20 7a27 	vmul.f32	s14, s0, s15
 8008ea6:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 8008eaa:	2a00      	cmp	r2, #0
 8008eac:	fe66 7aa7 	vselge.f32	s15, s13, s15
 8008eb0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008eb4:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8008fd0 <expm1f+0x230>
 8008eb8:	eddf 6a46 	vldr	s13, [pc, #280]	; 8008fd4 <expm1f+0x234>
 8008ebc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008ec0:	ee17 3a90 	vmov	r3, s15
 8008ec4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008ec8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008ecc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008ed0:	eeb0 7a40 	vmov.f32	s14, s0
 8008ed4:	e7a5      	b.n	8008e22 <expm1f+0x82>
 8008ed6:	f1b3 5f4c 	cmp.w	r3, #855638016	; 0x33000000
 8008eda:	d208      	bcs.n	8008eee <expm1f+0x14e>
 8008edc:	eddf 7a38 	vldr	s15, [pc, #224]	; 8008fc0 <expm1f+0x220>
 8008ee0:	ee70 7a27 	vadd.f32	s15, s0, s15
 8008ee4:	ee77 7ae7 	vsub.f32	s15, s15, s15
 8008ee8:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008eec:	4770      	bx	lr
 8008eee:	2300      	movs	r3, #0
 8008ef0:	e79d      	b.n	8008e2e <expm1f+0x8e>
 8008ef2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8008ef6:	1c5a      	adds	r2, r3, #1
 8008ef8:	eed6 7a80 	vfnms.f32	s15, s13, s0
 8008efc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008f00:	d106      	bne.n	8008f10 <expm1f+0x170>
 8008f02:	ee70 7a67 	vsub.f32	s15, s0, s15
 8008f06:	eebe 0a00 	vmov.f32	s0, #224	; 0xbf000000 -0.5
 8008f0a:	eea7 0aa5 	vfma.f32	s0, s15, s11
 8008f0e:	4770      	bx	lr
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d118      	bne.n	8008f46 <expm1f+0x1a6>
 8008f14:	eebd 7a00 	vmov.f32	s14, #208	; 0xbe800000 -0.250
 8008f18:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f20:	bf41      	itttt	mi
 8008f22:	ee30 0a25 	vaddmi.f32	s0, s0, s11
 8008f26:	ee37 0ac0 	vsubmi.f32	s0, s15, s0
 8008f2a:	eef8 7a00 	vmovmi.f32	s15, #128	; 0xc0000000 -2.0
 8008f2e:	ee20 0a27 	vmulmi.f32	s0, s0, s15
 8008f32:	bf5f      	itttt	pl
 8008f34:	ee30 0a67 	vsubpl.f32	s0, s0, s15
 8008f38:	eef0 7a00 	vmovpl.f32	s15, #0	; 0x40000000  2.0
 8008f3c:	eea0 6a27 	vfmapl.f32	s12, s0, s15
 8008f40:	eeb0 0a46 	vmovpl.f32	s0, s12
 8008f44:	4770      	bx	lr
 8008f46:	1c5a      	adds	r2, r3, #1
 8008f48:	2a39      	cmp	r2, #57	; 0x39
 8008f4a:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 8008f4e:	d90b      	bls.n	8008f68 <expm1f+0x1c8>
 8008f50:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8008f54:	ee36 0a40 	vsub.f32	s0, s12, s0
 8008f58:	ee10 3a10 	vmov	r3, s0
 8008f5c:	440b      	add	r3, r1
 8008f5e:	ee00 3a10 	vmov	s0, r3
 8008f62:	ee30 0a46 	vsub.f32	s0, s0, s12
 8008f66:	4770      	bx	lr
 8008f68:	2b16      	cmp	r3, #22
 8008f6a:	dc11      	bgt.n	8008f90 <expm1f+0x1f0>
 8008f6c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008f70:	fa42 f303 	asr.w	r3, r2, r3
 8008f74:	f1c3 537e 	rsb	r3, r3, #1065353216	; 0x3f800000
 8008f78:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8008f7c:	ee07 3a90 	vmov	s15, r3
 8008f80:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8008f84:	ee10 3a10 	vmov	r3, s0
 8008f88:	440b      	add	r3, r1
 8008f8a:	ee00 3a10 	vmov	s0, r3
 8008f8e:	4770      	bx	lr
 8008f90:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8008f94:	05db      	lsls	r3, r3, #23
 8008f96:	ee07 3a10 	vmov	s14, r3
 8008f9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008f9e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008fa2:	ee30 0a06 	vadd.f32	s0, s0, s12
 8008fa6:	e7ed      	b.n	8008f84 <expm1f+0x1e4>
 8008fa8:	eddf 7a11 	vldr	s15, [pc, #68]	; 8008ff0 <expm1f+0x250>
 8008fac:	ee20 7a27 	vmul.f32	s14, s0, s15
 8008fb0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8008fb4:	e77c      	b.n	8008eb0 <expm1f+0x110>
 8008fb6:	bf00      	nop
 8008fb8:	4195b843 	.word	0x4195b843
 8008fbc:	42b17217 	.word	0x42b17217
 8008fc0:	7149f2ca 	.word	0x7149f2ca
 8008fc4:	0da24260 	.word	0x0da24260
 8008fc8:	3eb17218 	.word	0x3eb17218
 8008fcc:	3f851591 	.word	0x3f851591
 8008fd0:	3f317180 	.word	0x3f317180
 8008fd4:	3717f7d1 	.word	0x3717f7d1
 8008fd8:	b717f7d1 	.word	0xb717f7d1
 8008fdc:	b457edbb 	.word	0xb457edbb
 8008fe0:	36867e54 	.word	0x36867e54
 8008fe4:	b8a670cd 	.word	0xb8a670cd
 8008fe8:	3ad00d01 	.word	0x3ad00d01
 8008fec:	bd088889 	.word	0xbd088889
 8008ff0:	3fb8aa3b 	.word	0x3fb8aa3b

08008ff4 <finitef>:
 8008ff4:	ee10 3a10 	vmov	r3, s0
 8008ff8:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8008ffc:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8009000:	bfac      	ite	ge
 8009002:	2000      	movge	r0, #0
 8009004:	2001      	movlt	r0, #1
 8009006:	4770      	bx	lr

08009008 <floorf>:
 8009008:	ee10 3a10 	vmov	r3, s0
 800900c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009010:	0dca      	lsrs	r2, r1, #23
 8009012:	3a7f      	subs	r2, #127	; 0x7f
 8009014:	2a16      	cmp	r2, #22
 8009016:	dc2a      	bgt.n	800906e <floorf+0x66>
 8009018:	2a00      	cmp	r2, #0
 800901a:	da11      	bge.n	8009040 <floorf+0x38>
 800901c:	eddf 7a18 	vldr	s15, [pc, #96]	; 8009080 <floorf+0x78>
 8009020:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009024:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800902c:	dd05      	ble.n	800903a <floorf+0x32>
 800902e:	2b00      	cmp	r3, #0
 8009030:	da23      	bge.n	800907a <floorf+0x72>
 8009032:	4a14      	ldr	r2, [pc, #80]	; (8009084 <floorf+0x7c>)
 8009034:	2900      	cmp	r1, #0
 8009036:	bf18      	it	ne
 8009038:	4613      	movne	r3, r2
 800903a:	ee00 3a10 	vmov	s0, r3
 800903e:	4770      	bx	lr
 8009040:	4911      	ldr	r1, [pc, #68]	; (8009088 <floorf+0x80>)
 8009042:	4111      	asrs	r1, r2
 8009044:	420b      	tst	r3, r1
 8009046:	d0fa      	beq.n	800903e <floorf+0x36>
 8009048:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8009080 <floorf+0x78>
 800904c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009050:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009058:	ddef      	ble.n	800903a <floorf+0x32>
 800905a:	2b00      	cmp	r3, #0
 800905c:	bfbe      	ittt	lt
 800905e:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8009062:	fa40 f202 	asrlt.w	r2, r0, r2
 8009066:	189b      	addlt	r3, r3, r2
 8009068:	ea23 0301 	bic.w	r3, r3, r1
 800906c:	e7e5      	b.n	800903a <floorf+0x32>
 800906e:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8009072:	d3e4      	bcc.n	800903e <floorf+0x36>
 8009074:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009078:	4770      	bx	lr
 800907a:	2300      	movs	r3, #0
 800907c:	e7dd      	b.n	800903a <floorf+0x32>
 800907e:	bf00      	nop
 8009080:	7149f2ca 	.word	0x7149f2ca
 8009084:	bf800000 	.word	0xbf800000
 8009088:	007fffff 	.word	0x007fffff

0800908c <scalbnf>:
 800908c:	b508      	push	{r3, lr}
 800908e:	ee10 2a10 	vmov	r2, s0
 8009092:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8009096:	ed2d 8b02 	vpush	{d8}
 800909a:	eef0 0a40 	vmov.f32	s1, s0
 800909e:	d004      	beq.n	80090aa <scalbnf+0x1e>
 80090a0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80090a4:	d306      	bcc.n	80090b4 <scalbnf+0x28>
 80090a6:	ee70 0a00 	vadd.f32	s1, s0, s0
 80090aa:	ecbd 8b02 	vpop	{d8}
 80090ae:	eeb0 0a60 	vmov.f32	s0, s1
 80090b2:	bd08      	pop	{r3, pc}
 80090b4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80090b8:	d21c      	bcs.n	80090f4 <scalbnf+0x68>
 80090ba:	4b1f      	ldr	r3, [pc, #124]	; (8009138 <scalbnf+0xac>)
 80090bc:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800913c <scalbnf+0xb0>
 80090c0:	4298      	cmp	r0, r3
 80090c2:	ee60 0a27 	vmul.f32	s1, s0, s15
 80090c6:	db10      	blt.n	80090ea <scalbnf+0x5e>
 80090c8:	ee10 2a90 	vmov	r2, s1
 80090cc:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 80090d0:	3b19      	subs	r3, #25
 80090d2:	4403      	add	r3, r0
 80090d4:	2bfe      	cmp	r3, #254	; 0xfe
 80090d6:	dd0f      	ble.n	80090f8 <scalbnf+0x6c>
 80090d8:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8009140 <scalbnf+0xb4>
 80090dc:	eeb0 0a48 	vmov.f32	s0, s16
 80090e0:	f000 f834 	bl	800914c <copysignf>
 80090e4:	ee60 0a08 	vmul.f32	s1, s0, s16
 80090e8:	e7df      	b.n	80090aa <scalbnf+0x1e>
 80090ea:	eddf 7a16 	vldr	s15, [pc, #88]	; 8009144 <scalbnf+0xb8>
 80090ee:	ee60 0aa7 	vmul.f32	s1, s1, s15
 80090f2:	e7da      	b.n	80090aa <scalbnf+0x1e>
 80090f4:	0ddb      	lsrs	r3, r3, #23
 80090f6:	e7ec      	b.n	80090d2 <scalbnf+0x46>
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	dd06      	ble.n	800910a <scalbnf+0x7e>
 80090fc:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8009100:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8009104:	ee00 3a90 	vmov	s1, r3
 8009108:	e7cf      	b.n	80090aa <scalbnf+0x1e>
 800910a:	f113 0f16 	cmn.w	r3, #22
 800910e:	da06      	bge.n	800911e <scalbnf+0x92>
 8009110:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009114:	4298      	cmp	r0, r3
 8009116:	dcdf      	bgt.n	80090d8 <scalbnf+0x4c>
 8009118:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8009144 <scalbnf+0xb8>
 800911c:	e7de      	b.n	80090dc <scalbnf+0x50>
 800911e:	3319      	adds	r3, #25
 8009120:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8009124:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8009128:	eddf 7a07 	vldr	s15, [pc, #28]	; 8009148 <scalbnf+0xbc>
 800912c:	ee07 3a10 	vmov	s14, r3
 8009130:	ee67 0a27 	vmul.f32	s1, s14, s15
 8009134:	e7b9      	b.n	80090aa <scalbnf+0x1e>
 8009136:	bf00      	nop
 8009138:	ffff3cb0 	.word	0xffff3cb0
 800913c:	4c000000 	.word	0x4c000000
 8009140:	7149f2ca 	.word	0x7149f2ca
 8009144:	0da24260 	.word	0x0da24260
 8009148:	33000000 	.word	0x33000000

0800914c <copysignf>:
 800914c:	ee10 3a10 	vmov	r3, s0
 8009150:	ee10 2a90 	vmov	r2, s1
 8009154:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009158:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800915c:	4313      	orrs	r3, r2
 800915e:	ee00 3a10 	vmov	s0, r3
 8009162:	4770      	bx	lr

08009164 <_init>:
 8009164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009166:	bf00      	nop
 8009168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800916a:	bc08      	pop	{r3}
 800916c:	469e      	mov	lr, r3
 800916e:	4770      	bx	lr

08009170 <_fini>:
 8009170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009172:	bf00      	nop
 8009174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009176:	bc08      	pop	{r3}
 8009178:	469e      	mov	lr, r3
 800917a:	4770      	bx	lr
