// Seed: 943219797
module module_0 (
    output uwire id_0,
    input uwire id_1,
    output wire id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wand id_6
);
  initial cover (-1'b0);
  assign module_1.id_20 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output tri id_2
    , id_19,
    output wor id_3,
    output tri id_4,
    output supply1 id_5,
    output wor id_6,
    output supply1 id_7,
    input wor id_8,
    output tri1 id_9,
    input wor id_10,
    input supply0 id_11,
    output logic id_12,
    input supply0 id_13,
    input tri1 id_14,
    input wor id_15,
    input wor id_16,
    input uwire id_17
);
  always begin : LABEL_0
    if (1) id_12 = -1;
    else @(-1) id_19 = 1'b0;
  end
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_17,
      id_1,
      id_8,
      id_17
  );
  for (id_20 = -1; 1; id_12 = 1) begin : LABEL_1
    wire id_21;
  end
endmodule
