
****** PlanAhead v13.3 (64-bit)
  **** Build 147507 by hdbuild on Tue Oct  4 19:13:50 MDT 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -198 day(s)
INFO: [Device-25] Loading parts and site information from C:/Xilinx/13.3/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/Xilinx/13.3/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/13.3/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
starting gui ...
source C:/Users/yingyu/Desktop/LUPA_ISE/LUPA1.0/LUPA300/pa.fromNetlist.tcl
# create_project -name LUPA300 -dir "C:/Users/yingyu/Desktop/LUPA_ISE/LUPA1.0/LUPA300/planAhead_run_1" -part xc6slx25ftg256-3
Parsing template File [C:/Xilinx/13.3/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/13.3/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/13.3/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/13.3/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/13.3/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/13.3/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/yingyu/Desktop/LUPA_ISE/LUPA1.0/LUPA300/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/yingyu/Desktop/LUPA_ISE/LUPA1.0/LUPA300} {ipcore_dir} }
# add_files [list {ipcore_dir/fifo_vga.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'C:\Users\yingyu\Desktop\LUPA_ISE\LUPA1.0\LUPA300\top.ucf' to fileset 'constrs_1'
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_netlist_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to part: xc6slx25ftg256-3
Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0115<5 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_27_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_22_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_22_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79008 kilobytes

Parsing EDIF File [.\planAhead_run_1\LUPA300.data\cache\top_ngc_137eabe3.edif]
Finished Parsing EDIF File [.\planAhead_run_1\LUPA300.data\cache\top_ngc_137eabe3.edif]
Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77088 kilobytes

Reading core file 'C:\Users\yingyu\Desktop\LUPA_ISE\LUPA1.0\LUPA300\ipcore_dir\fifo_vga.ngc' for (cell view 'fifo_vga', library 'top_lib', file 'top.ngc')
Parsing EDIF File [.\planAhead_run_1\LUPA300.data\cache\fifo_vga_ngc_7397970f.edif]
Finished Parsing EDIF File [.\planAhead_run_1\LUPA300.data\cache\fifo_vga_ngc_7397970f.edif]
INFO: [Netlist-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/13.3/ISE_DS/PlanAhead\parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockRegion.xml
Loading clock buffers from C:/Xilinx/13.3/ISE_DS/PlanAhead\parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/13.3/ISE_DS/PlanAhead\parts\xilinx\spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/13.3/ISE_DS/PlanAhead\parts/xilinx/spartan6/spartan6lx/xc6slx25/ftg256/Package.xml
Loading io standards from C:/Xilinx/13.3/ISE_DS/PlanAhead\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/13.3/ISE_DS/PlanAhead\parts\xilinx\spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/13.3/ISE_DS/PlanAhead\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:\Users\yingyu\Desktop\LUPA_ISE\LUPA1.0\LUPA300\ipcore_dir\fifo_vga.ncf]
Finished Parsing UCF File [C:\Users\yingyu\Desktop\LUPA_ISE\LUPA1.0\LUPA300\ipcore_dir\fifo_vga.ncf]
Parsing UCF File [C:\Users\yingyu\Desktop\LUPA_ISE\LUPA1.0\LUPA300\ipcore_dir\fifo_vga.ncf]
Finished Parsing UCF File [C:\Users\yingyu\Desktop\LUPA_ISE\LUPA1.0\LUPA300\ipcore_dir\fifo_vga.ncf]
Parsing UCF File [C:\Users\yingyu\Desktop\LUPA_ISE\LUPA1.0\LUPA300\top.ucf]
Finished Parsing UCF File [C:\Users\yingyu\Desktop\LUPA_ISE\LUPA1.0\LUPA300\top.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
open_netlist_design: Time (s): 20.675w.  Memory (MB): 737.922p 215.012g
set_property IOSTANDARD LVCMOS33 [get_ports [list INT_TIME1]]
save_design
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
