

================================================================
== Vivado HLS Report for 'read_data'
================================================================
* Date:           Wed Apr 26 22:35:37 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        dct.prj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     34|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     20|
|Register         |        -|      -|      33|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      33|     54|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_2_fu_286_p2                  |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_225_p2  |     +    |      0|  0|   7|           7|           1|
    |r_2_fu_231_p2                  |     +    |      0|  0|   4|           1|           4|
    |sum_fu_275_p2                  |     +    |      0|  0|   6|           6|           6|
    |exitcond3_fu_237_p2            |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten_fu_219_p2     |   icmp   |      0|  0|   3|           7|           8|
    |c_mid2_fu_243_p3               |  select  |      0|  0|   4|           1|           1|
    |tmp_mid2_v_v_fu_251_p3         |  select  |      0|  0|   4|           1|           4|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  34|          31|          30|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |c_reg_208               |   4|          2|    4|          8|
    |indvar_flatten_reg_186  |   7|          2|    7|         14|
    |r_phi_fu_201_p4         |   4|          2|    4|          8|
    |r_reg_197               |   4|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  20|         12|   20|         42|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  3|   0|    3|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |c_mid2_reg_312            |  4|   0|    4|          0|
    |c_reg_208                 |  4|   0|    4|          0|
    |exitcond_flatten_reg_303  |  1|   0|    1|          0|
    |indvar_flatten_reg_186    |  7|   0|    7|          0|
    |r_reg_197                 |  4|   0|    4|          0|
    |tmp_mid2_v_v_reg_317      |  4|   0|    4|          0|
    |tmp_reg_322               |  3|   0|    3|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 33|   0|   33|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   read_data  | return value |
|input_r_address0  | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   16|  ap_memory |    input_r   |     array    |
|buf_0_address0    | out |    3|  ap_memory |     buf_0    |     array    |
|buf_0_ce0         | out |    1|  ap_memory |     buf_0    |     array    |
|buf_0_we0         | out |    1|  ap_memory |     buf_0    |     array    |
|buf_0_d0          | out |   16|  ap_memory |     buf_0    |     array    |
|buf_1_address0    | out |    3|  ap_memory |     buf_1    |     array    |
|buf_1_ce0         | out |    1|  ap_memory |     buf_1    |     array    |
|buf_1_we0         | out |    1|  ap_memory |     buf_1    |     array    |
|buf_1_d0          | out |   16|  ap_memory |     buf_1    |     array    |
|buf_2_address0    | out |    3|  ap_memory |     buf_2    |     array    |
|buf_2_ce0         | out |    1|  ap_memory |     buf_2    |     array    |
|buf_2_we0         | out |    1|  ap_memory |     buf_2    |     array    |
|buf_2_d0          | out |   16|  ap_memory |     buf_2    |     array    |
|buf_3_address0    | out |    3|  ap_memory |     buf_3    |     array    |
|buf_3_ce0         | out |    1|  ap_memory |     buf_3    |     array    |
|buf_3_we0         | out |    1|  ap_memory |     buf_3    |     array    |
|buf_3_d0          | out |   16|  ap_memory |     buf_3    |     array    |
|buf_4_address0    | out |    3|  ap_memory |     buf_4    |     array    |
|buf_4_ce0         | out |    1|  ap_memory |     buf_4    |     array    |
|buf_4_we0         | out |    1|  ap_memory |     buf_4    |     array    |
|buf_4_d0          | out |   16|  ap_memory |     buf_4    |     array    |
|buf_5_address0    | out |    3|  ap_memory |     buf_5    |     array    |
|buf_5_ce0         | out |    1|  ap_memory |     buf_5    |     array    |
|buf_5_we0         | out |    1|  ap_memory |     buf_5    |     array    |
|buf_5_d0          | out |   16|  ap_memory |     buf_5    |     array    |
|buf_6_address0    | out |    3|  ap_memory |     buf_6    |     array    |
|buf_6_ce0         | out |    1|  ap_memory |     buf_6    |     array    |
|buf_6_we0         | out |    1|  ap_memory |     buf_6    |     array    |
|buf_6_d0          | out |   16|  ap_memory |     buf_6    |     array    |
|buf_7_address0    | out |    3|  ap_memory |     buf_7    |     array    |
|buf_7_ce0         | out |    1|  ap_memory |     buf_7    |     array    |
|buf_7_we0         | out |    1|  ap_memory |     buf_7    |     array    |
|buf_7_d0          | out |   16|  ap_memory |     buf_7    |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_5 (10)  [1/1] 1.57ns  loc: resource/lab3/dct.c:59
:0  br label %1


 <State 2>: 7.68ns
ST_2: indvar_flatten (12)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]

ST_2: r (13)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
:1  %r = phi i4 [ 0, %0 ], [ %tmp_mid2_v_v, %ifBlock ]

ST_2: c (14)  [1/1] 0.00ns
:2  %c = phi i4 [ 0, %0 ], [ %c_2, %ifBlock ]

ST_2: exitcond_flatten (15)  [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next (16)  [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: StgValue_11 (17)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: r_2 (19)  [1/1] 0.80ns  loc: resource/lab3/dct.c:59
.reset:0  %r_2 = add i4 1, %r

ST_2: exitcond3 (22)  [1/1] 1.88ns  loc: resource/lab3/dct.c:61
.reset:3  %exitcond3 = icmp eq i4 %c, -8

ST_2: c_mid2 (23)  [1/1] 1.37ns  loc: resource/lab3/dct.c:61
.reset:4  %c_mid2 = select i1 %exitcond3, i4 0, i4 %c

ST_2: tmp_mid2_v_v (24)  [1/1] 1.37ns  loc: resource/lab3/dct.c:62
.reset:5  %tmp_mid2_v_v = select i1 %exitcond3, i4 %r_2, i4 %r

ST_2: tmp (25)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
.reset:6  %tmp = trunc i4 %tmp_mid2_v_v to i3

ST_2: tmp_mid2 (26)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
.reset:7  %tmp_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_2: c_cast (27)  [1/1] 0.00ns  loc: resource/lab3/dct.c:61
.reset:8  %c_cast = zext i4 %c_mid2 to i6

ST_2: sum (32)  [1/1] 1.72ns  loc: resource/lab3/dct.c:61
.reset:13  %sum = add i6 %c_cast, %tmp_mid2

ST_2: sum_cast (33)  [1/1] 0.00ns  loc: resource/lab3/dct.c:61
.reset:14  %sum_cast = zext i6 %sum to i32

ST_2: input_addr (34)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
.reset:15  %input_addr = getelementptr [64 x i16]* %input_r, i32 0, i32 %sum_cast

ST_2: input_load (35)  [2/2] 2.71ns  loc: resource/lab3/dct.c:62
.reset:16  %input_load = load i16* %input_addr, align 2

ST_2: StgValue_23 (44)  [1/1] 1.91ns  loc: resource/lab3/dct.c:62
.reset:25  switch i3 %tmp, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

ST_2: c_2 (71)  [1/1] 0.80ns  loc: resource/lab3/dct.c:61
ifBlock:1  %c_2 = add i4 %c_mid2, 1


 <State 3>: 5.10ns
ST_3: StgValue_25 (20)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_s)

ST_3: empty_6 (21)  [1/1] 0.00ns
.reset:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_3: c_cast1 (28)  [1/1] 0.00ns  loc: resource/lab3/dct.c:61
.reset:9  %c_cast1 = zext i4 %c_mid2 to i32

ST_3: StgValue_28 (29)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
.reset:10  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_3: tmp_4 (30)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
.reset:11  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

ST_3: StgValue_30 (31)  [1/1] 0.00ns  loc: resource/lab3/dct.c:63
.reset:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: input_load (35)  [1/2] 2.71ns  loc: resource/lab3/dct.c:62
.reset:16  %input_load = load i16* %input_addr, align 2

ST_3: buf_0_addr (36)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
.reset:17  %buf_0_addr = getelementptr [8 x i16]* %buf_0, i32 0, i32 %c_cast1

ST_3: buf_1_addr (37)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
.reset:18  %buf_1_addr = getelementptr [8 x i16]* %buf_1, i32 0, i32 %c_cast1

ST_3: buf_2_addr (38)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
.reset:19  %buf_2_addr = getelementptr [8 x i16]* %buf_2, i32 0, i32 %c_cast1

ST_3: buf_3_addr (39)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
.reset:20  %buf_3_addr = getelementptr [8 x i16]* %buf_3, i32 0, i32 %c_cast1

ST_3: buf_4_addr (40)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
.reset:21  %buf_4_addr = getelementptr [8 x i16]* %buf_4, i32 0, i32 %c_cast1

ST_3: buf_5_addr (41)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
.reset:22  %buf_5_addr = getelementptr [8 x i16]* %buf_5, i32 0, i32 %c_cast1

ST_3: buf_6_addr (42)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
.reset:23  %buf_6_addr = getelementptr [8 x i16]* %buf_6, i32 0, i32 %c_cast1

ST_3: buf_7_addr (43)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
.reset:24  %buf_7_addr = getelementptr [8 x i16]* %buf_7, i32 0, i32 %c_cast1

ST_3: StgValue_40 (46)  [1/1] 2.39ns  loc: resource/lab3/dct.c:62
branch6:0  store i16 %input_load, i16* %buf_6_addr, align 2

ST_3: StgValue_41 (47)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
branch6:1  br label %ifBlock

ST_3: StgValue_42 (49)  [1/1] 2.39ns  loc: resource/lab3/dct.c:62
branch5:0  store i16 %input_load, i16* %buf_5_addr, align 2

ST_3: StgValue_43 (50)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
branch5:1  br label %ifBlock

ST_3: StgValue_44 (52)  [1/1] 2.39ns  loc: resource/lab3/dct.c:62
branch4:0  store i16 %input_load, i16* %buf_4_addr, align 2

ST_3: StgValue_45 (53)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
branch4:1  br label %ifBlock

ST_3: StgValue_46 (55)  [1/1] 2.39ns  loc: resource/lab3/dct.c:62
branch3:0  store i16 %input_load, i16* %buf_3_addr, align 2

ST_3: StgValue_47 (56)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
branch3:1  br label %ifBlock

ST_3: StgValue_48 (58)  [1/1] 2.39ns  loc: resource/lab3/dct.c:62
branch2:0  store i16 %input_load, i16* %buf_2_addr, align 2

ST_3: StgValue_49 (59)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
branch2:1  br label %ifBlock

ST_3: StgValue_50 (61)  [1/1] 2.39ns  loc: resource/lab3/dct.c:62
branch1:0  store i16 %input_load, i16* %buf_1_addr, align 2

ST_3: StgValue_51 (62)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
branch1:1  br label %ifBlock

ST_3: StgValue_52 (64)  [1/1] 2.39ns  loc: resource/lab3/dct.c:62
branch0:0  store i16 %input_load, i16* %buf_0_addr, align 2

ST_3: StgValue_53 (65)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
branch0:1  br label %ifBlock

ST_3: StgValue_54 (67)  [1/1] 2.39ns  loc: resource/lab3/dct.c:62
branch7:0  store i16 %input_load, i16* %buf_7_addr, align 2

ST_3: StgValue_55 (68)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
branch7:1  br label %ifBlock

ST_3: empty (70)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62
ifBlock:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_4)

ST_3: StgValue_57 (72)  [1/1] 0.00ns
ifBlock:2  br label %1


 <State 4>: 0.00ns
ST_4: StgValue_58 (74)  [1/1] 0.00ns  loc: resource/lab3/dct.c:64
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5          (br               ) [ 01110]
indvar_flatten      (phi              ) [ 00100]
r                   (phi              ) [ 00100]
c                   (phi              ) [ 00100]
exitcond_flatten    (icmp             ) [ 00110]
indvar_flatten_next (add              ) [ 01110]
StgValue_11         (br               ) [ 00000]
r_2                 (add              ) [ 00000]
exitcond3           (icmp             ) [ 00000]
c_mid2              (select           ) [ 00110]
tmp_mid2_v_v        (select           ) [ 01110]
tmp                 (trunc            ) [ 00110]
tmp_mid2            (bitconcatenate   ) [ 00000]
c_cast              (zext             ) [ 00000]
sum                 (add              ) [ 00000]
sum_cast            (zext             ) [ 00000]
input_addr          (getelementptr    ) [ 00110]
StgValue_23         (switch           ) [ 00000]
c_2                 (add              ) [ 01110]
StgValue_25         (specloopname     ) [ 00000]
empty_6             (speclooptripcount) [ 00000]
c_cast1             (zext             ) [ 00000]
StgValue_28         (specloopname     ) [ 00000]
tmp_4               (specregionbegin  ) [ 00000]
StgValue_30         (specpipeline     ) [ 00000]
input_load          (load             ) [ 00000]
buf_0_addr          (getelementptr    ) [ 00000]
buf_1_addr          (getelementptr    ) [ 00000]
buf_2_addr          (getelementptr    ) [ 00000]
buf_3_addr          (getelementptr    ) [ 00000]
buf_4_addr          (getelementptr    ) [ 00000]
buf_5_addr          (getelementptr    ) [ 00000]
buf_6_addr          (getelementptr    ) [ 00000]
buf_7_addr          (getelementptr    ) [ 00000]
StgValue_40         (store            ) [ 00000]
StgValue_41         (br               ) [ 00000]
StgValue_42         (store            ) [ 00000]
StgValue_43         (br               ) [ 00000]
StgValue_44         (store            ) [ 00000]
StgValue_45         (br               ) [ 00000]
StgValue_46         (store            ) [ 00000]
StgValue_47         (br               ) [ 00000]
StgValue_48         (store            ) [ 00000]
StgValue_49         (br               ) [ 00000]
StgValue_50         (store            ) [ 00000]
StgValue_51         (br               ) [ 00000]
StgValue_52         (store            ) [ 00000]
StgValue_53         (br               ) [ 00000]
StgValue_54         (store            ) [ 00000]
StgValue_55         (br               ) [ 00000]
empty               (specregionend    ) [ 00000]
StgValue_57         (br               ) [ 01110]
StgValue_58         (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="input_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="80" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buf_0_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="buf_1_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_2_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="buf_3_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf_4_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_4_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="buf_5_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_5_addr/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buf_6_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_6_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="buf_7_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_7_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="StgValue_40_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_42_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_44_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="StgValue_46_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="StgValue_48_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="StgValue_50_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="StgValue_52_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="StgValue_54_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="indvar_flatten_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="1"/>
<pin id="188" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="7" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="r_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="1"/>
<pin id="199" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="r_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="c_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="1"/>
<pin id="210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="c_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="exitcond_flatten_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="7" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten_next_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="r_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="exitcond3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="c_mid2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="0" index="2" bw="4" slack="0"/>
<pin id="247" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_mid2_v_v_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="0" index="2" bw="4" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_mid2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="0" index="1" bw="3" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="c_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sum_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="6" slack="0"/>
<pin id="278" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sum_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="c_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="c_cast1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast1/3 "/>
</bind>
</comp>

<comp id="303" class="1005" name="exitcond_flatten_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="307" class="1005" name="indvar_flatten_next_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="312" class="1005" name="c_mid2_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="1"/>
<pin id="314" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_mid2 "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_mid2_v_v_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v_v "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="1"/>
<pin id="324" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="326" class="1005" name="input_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="1"/>
<pin id="328" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="331" class="1005" name="c_2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="77" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="143"><net_src comp="124" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="77" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="149"><net_src comp="117" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="77" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="155"><net_src comp="110" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="77" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="161"><net_src comp="103" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="77" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="167"><net_src comp="96" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="77" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="173"><net_src comp="89" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="77" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="179"><net_src comp="82" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="77" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="185"><net_src comp="131" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="190" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="190" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="201" pin="4"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="212" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="212" pin="4"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="237" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="231" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="201" pin="4"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="243" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="263" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="290"><net_src comp="243" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="301"><net_src comp="292" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="306"><net_src comp="219" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="225" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="315"><net_src comp="243" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="320"><net_src comp="251" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="325"><net_src comp="259" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="70" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="334"><net_src comp="286" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="212" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: buf_0 | {3 }
	Port: buf_1 | {3 }
	Port: buf_2 | {3 }
	Port: buf_3 | {3 }
	Port: buf_4 | {3 }
	Port: buf_5 | {3 }
	Port: buf_6 | {3 }
	Port: buf_7 | {3 }
 - Input state : 
	Port: read_data : input_r | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_11 : 2
		r_2 : 1
		exitcond3 : 1
		c_mid2 : 2
		tmp_mid2_v_v : 2
		tmp : 3
		tmp_mid2 : 4
		c_cast : 3
		sum : 5
		sum_cast : 6
		input_addr : 7
		input_load : 8
		StgValue_23 : 4
		c_2 : 3
	State 3
		buf_0_addr : 1
		buf_1_addr : 1
		buf_2_addr : 1
		buf_3_addr : 1
		buf_4_addr : 1
		buf_5_addr : 1
		buf_6_addr : 1
		buf_7_addr : 1
		StgValue_40 : 2
		StgValue_42 : 2
		StgValue_44 : 2
		StgValue_46 : 2
		StgValue_48 : 2
		StgValue_50 : 2
		StgValue_52 : 2
		StgValue_54 : 2
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_225 |    0    |    7    |
|    add   |         r_2_fu_231         |    0    |    4    |
|          |         sum_fu_275         |    0    |    6    |
|          |         c_2_fu_286         |    0    |    4    |
|----------|----------------------------|---------|---------|
|  select  |        c_mid2_fu_243       |    0    |    4    |
|          |     tmp_mid2_v_v_fu_251    |    0    |    4    |
|----------|----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_219  |    0    |    3    |
|          |      exitcond3_fu_237      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_259         |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       tmp_mid2_fu_263      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        c_cast_fu_271       |    0    |    0    |
|   zext   |       sum_cast_fu_281      |    0    |    0    |
|          |       c_cast1_fu_292       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    34   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        c_2_reg_331        |    4   |
|       c_mid2_reg_312      |    4   |
|         c_reg_208         |    4   |
|  exitcond_flatten_reg_303 |    1   |
|indvar_flatten_next_reg_307|    7   |
|   indvar_flatten_reg_186  |    7   |
|     input_addr_reg_326    |    6   |
|         r_reg_197         |    4   |
|    tmp_mid2_v_v_reg_317   |    4   |
|        tmp_reg_322        |    3   |
+---------------------------+--------+
|           Total           |   44   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.571  ||    6    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   34   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    6   |
|  Register |    -   |   44   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   44   |   40   |
+-----------+--------+--------+--------+
