

================================================================
== Vivado HLS Report for 'diffeq'
================================================================
* Date:           Fri Jan 29 09:50:10 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        diffeq
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4| 40.000 ns | 40.000 ns |    4|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     12|       0|    261|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     33|    -|
|Register         |        -|      -|     229|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     12|     229|    294|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |mul_ln14_fu_56_p2  |     *    |      3|  0|  20|          32|          32|
    |t3_fu_74_p2        |     *    |      3|  0|  20|          32|          32|
    |t5_fu_78_p2        |     *    |      3|  0|  20|          32|          32|
    |t7_fu_92_p2        |     *    |      3|  0|  20|          32|          32|
    |ap_return          |     +    |      0|  0|  39|          32|          32|
    |sub_ln18_fu_87_p2  |     -    |      0|  0|  32|          32|          32|
    |t1_fu_50_p2        |     -    |      0|  0|  39|          32|          32|
    |t4_fu_68_p2        |     -    |      0|  0|  39|          32|          32|
    |t6_fu_83_p2        |     -    |      0|  0|  32|          32|          32|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |     12|  0| 261|         288|         288|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   5|   0|    5|          0|
    |mul_ln14_reg_115  |  32|   0|   32|          0|
    |sub_ln18_reg_140  |  32|   0|   32|          0|
    |t1_reg_110        |  32|   0|   32|          0|
    |t3_reg_130        |  32|   0|   32|          0|
    |t4_reg_120        |  32|   0|   32|          0|
    |t5_reg_135        |  32|   0|   32|          0|
    |t7_reg_145        |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 229|   0|  229|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    diffeq    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    diffeq    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    diffeq    | return value |
|ap_done    | out |    1| ap_ctrl_hs |    diffeq    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    diffeq    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    diffeq    | return value |
|ap_return  | out |   32| ap_ctrl_hs |    diffeq    | return value |
|x          |  in |   32|   ap_none  |       x      |    scalar    |
|dx         |  in |   32|   ap_none  |      dx      |    scalar    |
|u          |  in |   32|   ap_none  |       u      |    scalar    |
|y          |  in |   32|   ap_none  |       y      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

