library ieee;
use ieee.std_logic_1164.all;
entity machine is
	port
	(
		clk, data_in, reset	: in std_logic;
		student_id, current_state : out std_logic_vector(3 downto 0));
end entity;
architecture fsm of machine is
type state_type is )s0, s1, s2, s3, s4, s5, s6, s7, s8);
signal yfsm : state_type;
begin
process (clk, reset)
begin	
	if resent = '1' then
		yfsm <= s0;
	elsif (clk'EVENT' and clk = '1') then
	 case yfsm is
		when s0=>
		
		
		
		
		
		end case;
	end if;
end process;

process (yfsm, data_in)
begin	
	case yfsm is
		when s0=>
		
		
		end case;
end process;
		
		
		