#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000094c6c0 .scope module, "test_entry" "test_entry" 2 4;
 .timescale -9 -12;
v00000000009aae50_0 .var/i "i", 31 0;
v00000000009ab530_0 .var "tclk", 0 0;
v00000000009aac70_0 .var "tdata", 0 0;
v00000000009aab30_0 .net "tout", 0 0, L_0000000000950050;  1 drivers
v00000000009ab3f0_0 .net "tout2", 0 0, L_00000000009501a0;  1 drivers
S_000000000094c850 .scope module, "entry_inst" "entry" 2 13, 3 81 0, S_000000000094c6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /OUTPUT 1 "out2";
L_0000000000950050 .functor BUFZ 1, L_00000000009ab5d0, C4<0>, C4<0>, C4<0>;
L_00000000009501a0 .functor BUFZ 1, L_0000000000950750, C4<0>, C4<0>, C4<0>;
v0000000000942140_0 .net "clk", 0 0, v00000000009ab530_0;  1 drivers
v0000000000942780_0 .net "clk_uart", 0 0, L_00000000009ab5d0;  1 drivers
v0000000000942c80_0 .net "data", 0 0, v00000000009aac70_0;  1 drivers
v0000000000942b40_0 .net "edges", 0 0, L_0000000000950750;  1 drivers
v0000000000942960_0 .net "neg_egde_det_out", 0 0, L_0000000000950bb0;  1 drivers
v0000000000942a00_0 .net "out", 0 0, L_0000000000950050;  alias, 1 drivers
v0000000000942be0_0 .net "out2", 0 0, L_00000000009501a0;  alias, 1 drivers
v000000000093a7b0_0 .var "zero", 0 0;
S_00000000009498a0 .scope module, "edge_det_ins" "edge_det" 3 95, 4 1 0, S_000000000094c850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sgn";
    .port_info 2 /OUTPUT 1 "out";
P_000000000093c9e0 .param/l "type" 0 4 2, +C4<00000000000000000000000000000010>;
L_0000000000950d00 .functor XOR 1, L_00000000009ab5d0, v0000000000943040_0, C4<0>, C4<0>;
L_0000000000950830 .functor AND 1, L_00000000009ab5d0, L_0000000000950d00, C4<1>, C4<1>;
L_00000000009abf08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000000950c20 .functor AND 1, L_00000000009abf08, L_0000000000950830, C4<1>, C4<1>;
L_0000000000950980 .functor NOT 1, L_00000000009ab5d0, C4<0>, C4<0>, C4<0>;
L_00000000009508a0 .functor AND 1, L_0000000000950980, L_0000000000950d00, C4<1>, C4<1>;
L_00000000009abf50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000000950910 .functor AND 1, L_00000000009abf50, L_00000000009508a0, C4<1>, C4<1>;
L_00000000009abf98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000000950590 .functor AND 1, L_00000000009abf98, L_0000000000950d00, C4<1>, C4<1>;
L_00000000009509f0 .functor OR 1, L_0000000000950c20, L_0000000000950910, C4<0>, C4<0>;
L_0000000000950750 .functor OR 1, L_00000000009509f0, L_0000000000950590, C4<0>, C4<0>;
v00000000009421e0_0 .net *"_s10", 0 0, L_0000000000950980;  1 drivers
v0000000000942320_0 .net *"_s12", 0 0, L_00000000009508a0;  1 drivers
v0000000000942d20_0 .net/2u *"_s16", 0 0, L_00000000009abf98;  1 drivers
v0000000000942aa0_0 .net/2u *"_s2", 0 0, L_00000000009abf08;  1 drivers
v00000000009435e0_0 .net *"_s20", 0 0, L_00000000009509f0;  1 drivers
v0000000000943400_0 .net *"_s4", 0 0, L_0000000000950830;  1 drivers
v00000000009434a0_0 .net/2u *"_s8", 0 0, L_00000000009abf50;  1 drivers
v0000000000942280_0 .net "both_edges", 0 0, L_0000000000950590;  1 drivers
v0000000000941ec0_0 .net "clk", 0 0, v00000000009ab530_0;  alias, 1 drivers
v0000000000942820_0 .net "neg_edge", 0 0, L_0000000000950910;  1 drivers
v0000000000943540_0 .net "out", 0 0, L_0000000000950750;  alias, 1 drivers
v0000000000943720_0 .net "pos_edge", 0 0, L_0000000000950c20;  1 drivers
v0000000000942e60_0 .net "sgn", 0 0, L_00000000009ab5d0;  alias, 1 drivers
v0000000000943cc0_0 .net "sgn_changed", 0 0, L_0000000000950d00;  1 drivers
v0000000000943040_0 .var "sgn_pre", 0 0;
E_000000000093cae0 .event posedge, v0000000000941ec0_0;
S_0000000000949a30 .scope module, "neg_edge_det" "edge_det" 3 96, 4 1 0, S_000000000094c850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sgn";
    .port_info 2 /OUTPUT 1 "out";
P_000000000093c420 .param/l "type" 0 4 2, +C4<00000000000000000000000000000001>;
L_00000000009502f0 .functor XOR 1, L_00000000009ab5d0, v0000000000942500_0, C4<0>, C4<0>;
L_0000000000950d70 .functor AND 1, L_00000000009ab5d0, L_00000000009502f0, C4<1>, C4<1>;
L_00000000009abfe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000000950600 .functor AND 1, L_00000000009abfe0, L_0000000000950d70, C4<1>, C4<1>;
L_0000000000950b40 .functor NOT 1, L_00000000009ab5d0, C4<0>, C4<0>, C4<0>;
L_0000000000950a60 .functor AND 1, L_0000000000950b40, L_00000000009502f0, C4<1>, C4<1>;
L_00000000009ac028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000009504b0 .functor AND 1, L_00000000009ac028, L_0000000000950a60, C4<1>, C4<1>;
L_00000000009ac070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000000950de0 .functor AND 1, L_00000000009ac070, L_00000000009502f0, C4<1>, C4<1>;
L_0000000000950ad0 .functor OR 1, L_0000000000950600, L_00000000009504b0, C4<0>, C4<0>;
L_0000000000950bb0 .functor OR 1, L_0000000000950ad0, L_0000000000950de0, C4<0>, C4<0>;
v0000000000942dc0_0 .net *"_s10", 0 0, L_0000000000950b40;  1 drivers
v0000000000943360_0 .net *"_s12", 0 0, L_0000000000950a60;  1 drivers
v0000000000942fa0_0 .net/2u *"_s16", 0 0, L_00000000009ac070;  1 drivers
v00000000009423c0_0 .net/2u *"_s2", 0 0, L_00000000009abfe0;  1 drivers
v00000000009428c0_0 .net *"_s20", 0 0, L_0000000000950ad0;  1 drivers
v00000000009437c0_0 .net *"_s4", 0 0, L_0000000000950d70;  1 drivers
v0000000000943d60_0 .net/2u *"_s8", 0 0, L_00000000009ac028;  1 drivers
v0000000000943900_0 .net "both_edges", 0 0, L_0000000000950de0;  1 drivers
v0000000000942460_0 .net "clk", 0 0, v00000000009ab530_0;  alias, 1 drivers
v0000000000943860_0 .net "neg_edge", 0 0, L_00000000009504b0;  1 drivers
v0000000000941f60_0 .net "out", 0 0, L_0000000000950bb0;  alias, 1 drivers
v0000000000942f00_0 .net "pos_edge", 0 0, L_0000000000950600;  1 drivers
v00000000009439a0_0 .net "sgn", 0 0, L_00000000009ab5d0;  alias, 1 drivers
v0000000000943a40_0 .net "sgn_changed", 0 0, L_00000000009502f0;  1 drivers
v0000000000942500_0 .var "sgn_pre", 0 0;
S_00000000001ad900 .scope module, "pwm_ins" "pwm" 3 94, 5 1 0, S_000000000094c850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "out";
P_00000000001ada90 .param/l "clk_khz" 1 5 19, +C4<0000000000000000000000000000000000000000000000001100001101010000>;
P_00000000001adac8 .param/l "clk_mhz" 0 5 2, +C4<00000000000000000000000000110010>;
P_00000000001adb00 .param/l "cnt_duty" 1 5 22, C4<00000000000000000000000000011001>;
P_00000000001adb38 .param/l "cnt_max" 1 5 20, C4<00000000000000000000000000110010>;
P_00000000001adb70 .param/l "cnt_width" 1 5 21, +C4<00000000000000000000000000000110>;
P_00000000001adba8 .param/l "duty" 0 5 4, +C4<00000000000000000000000000110010>;
P_00000000001adbe0 .param/l "freq_khz" 0 5 3, +C4<00000000000000000000001111101000>;
v0000000000943ae0_0 .net *"_s0", 31 0, L_00000000009ab490;  1 drivers
L_00000000009abe78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000942640_0 .net *"_s3", 25 0, L_00000000009abe78;  1 drivers
L_00000000009abec0 .functor BUFT 1, C4<00000000000000000000000000011001>, C4<0>, C4<0>, C4<0>;
v0000000000942000_0 .net/2u *"_s4", 31 0, L_00000000009abec0;  1 drivers
v00000000009426e0_0 .net "clk", 0 0, v00000000009ab530_0;  alias, 1 drivers
v0000000000943b80_0 .var "cnt", 5 0;
v0000000000943c20_0 .net "out", 0 0, L_00000000009ab5d0;  alias, 1 drivers
v00000000009420a0_0 .net "rst", 0 0, v000000000093a7b0_0;  1 drivers
L_00000000009ab490 .concat [ 6 26 0 0], v0000000000943b80_0, L_00000000009abe78;
L_00000000009ab5d0 .cmp/gt 32, L_00000000009abec0, L_00000000009ab490;
S_00000000009a9cd0 .scope function.vec4.s32, "div" "div" 5 13, 5 13 0, S_00000000001ad900;
 .timescale -9 -12;
v00000000009425a0_0 .var "A", 31 0;
v00000000009430e0_0 .var "B", 31 0;
; Variable div is vec4 return value of scope S_00000000009a9cd0
TD_test_entry.entry_inst.pwm_ins.div ;
    %load/vec4 v00000000009425a0_0;
    %load/vec4 v00000000009430e0_0;
    %div;
    %load/vec4 v00000000009430e0_0;
    %load/vec4 v00000000009425a0_0;
    %load/vec4 v00000000009430e0_0;
    %mod;
    %muli 2, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %add;
    %ret/vec4 0, 0, 32;  Assign to div (store_vec4_to_lval)
    %end;
    .scope S_00000000001ad900;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000000943b80_0, 0, 6;
    %end;
    .thread T_1;
    .scope S_00000000001ad900;
T_2 ;
    %wait E_000000000093cae0;
    %load/vec4 v00000000009420a0_0;
    %inv;
    %load/vec4 v0000000000943b80_0;
    %pad/u 32;
    %cmpi/u 49, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0000000000943b80_0;
    %addi 1, 0, 6;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0000000000943b80_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000009498a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000943040_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00000000009498a0;
T_4 ;
    %wait E_000000000093cae0;
    %load/vec4 v0000000000943cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000000942e60_0;
    %assign/vec4 v0000000000943040_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000949a30;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000942500_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000000949a30;
T_6 ;
    %wait E_000000000093cae0;
    %load/vec4 v0000000000943a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000000009439a0_0;
    %assign/vec4 v0000000000942500_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000094c850;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000093a7b0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000000000094c850;
T_8 ;
    %wait E_000000000093cae0;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000094c6c0;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v00000000009ab530_0;
    %inv;
    %store/vec4 v00000000009ab530_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000094c6c0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009ab530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009aac70_0, 0, 1;
    %delay 90000, 0;
    %load/vec4 v00000000009aac70_0;
    %inv;
    %store/vec4 v00000000009aac70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009aae50_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000000009aae50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %delay 100000, 0;
    %load/vec4 v00000000009aac70_0;
    %inv;
    %store/vec4 v00000000009aac70_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000000009aae50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000009aae50_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_000000000094c6c0;
T_11 ;
    %delay 50000000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_000000000094c6c0;
T_12 ;
    %vpi_call 2 34 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000094c6c0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000000000094c6c0;
T_13 ;
    %vpi_call 2 39 "$monitor", $stime, " ", v00000000009ab530_0, " ", " ", v00000000009aac70_0, " ", v00000000009aab30_0, " ", v00000000009ab3f0_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb.v";
    "./entry.v";
    "./edge_det.v";
    "./pwm.v";
