
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Mon Feb 17 22:39:09 2025
Host:		ieng6-ece-17.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Feb 17 22:41:40 2025
viaInitial ends at Mon Feb 17 22:41:40 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.51min, fe_real=2.55min, fe_mem=471.2M) ***
*** Begin netlist parsing (mem=471.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.out.v'

*** Memory Usage v#1 (Current mem = 479.238M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=479.2M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1752 modules.
** info: there are 23281 stdCell insts.

*** Memory Usage v#1 (Current mem = 547.070M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:31.4, real=0:02:34, peak res=297.7M, current mem=667.9M)
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'reset]' (File ./constraints/fullchip.sdc, Line 12).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'reset]' (File ./constraints/fullchip.sdc, Line 12).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ./constraints/fullchip.sdc, Line 12).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ./constraints/fullchip.sdc, Line 12).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 2 Warnings and 2 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=312.9M, current mem=685.1M)
Current (total cpu=0:00:31.5, real=0:02:34, peak res=312.9M, current mem=685.1M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1086.53 CPU=0:00:02.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1086.5M) ***
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:00:57.2 mem=1086.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.634  | -0.634  |  0.003  |
|           TNS (ns):|-590.295 |-590.295 |  0.000  |
|    Violating Paths:|  1201   |  1201   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 5.26 sec
Total Real time: 6.0 sec
Total Memory Usage: 1005.269531 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
23281 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
23281 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1005.3M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 10 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 20 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1005.3M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Mon Feb 17 22:43:59 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR
SPECIAL ROUTE ran on machine: ieng6-ece-17.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1890.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 134 used
Read in 134 components
  134 core components: 134 unplaced, 0 placed, 0 fixed
Read in 243 logical pins
Read in 243 nets
Read in 2 special nets, 2 routed
Read in 268 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 510
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 255
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1906.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Mon Feb 17 22:43:59 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Mon Feb 17 22:43:59 2025

sroute post-processing starts at Mon Feb 17 22:43:59 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Mon Feb 17 22:43:59 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 12.62 megs
sroute: Total Peak Memory used = 1017.89 megs
<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat fullchip
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for core_instance (core_col8_bw8_bw_psum20_pr8) and all their descendants.
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1001.625M, initial mem = 149.258M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Feb 17 22:44:33 2025
viaInitial ends at Mon Feb 17 22:44:33 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=1.11min, fe_real=5.43min, fe_mem=769.3M) ***
*** Begin netlist parsing (mem=769.3M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.v.gz'

*** Memory Usage v#1 (Current mem = 769.336M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=769.3M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1752 modules.
** info: there are 30505 stdCell insts.

*** Memory Usage v#1 (Current mem = 786.586M, initial mem = 149.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
Stripe will break at block ring.
**WARN: analysis view BC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:01:08, real=0:05:27, peak res=481.3M, current mem=907.9M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=489.8M, current mem=919.1M)
Current (total cpu=0:01:08, real=0:05:27, peak res=489.8M, current mem=919.1M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.fp.gz (mem = 930.1M).
*info: reset 32560 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 960800 954400)
 ... processed partition successfully.
There are 421 nets with bottomPreferredRoutingLayer being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 930.1M) ***
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.place.gz" ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.3 real=0:00:00.0 mem=939.2M) ***
Total net length = 5.018e+05 (2.202e+05 2.817e+05) (ext = 2.221e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Mon Feb 17 21:13:50 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 32438 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.3 real=0:00:00.0 mem=973.9M) ***
Reading DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.def.gz', current time is Mon Feb 17 22:44:37 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.def.gz' is parsed, current time is Mon Feb 17 22:44:37 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.congmap.gz ...
'set_default_switching_activity' finished successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
*** Message Summary: 2231 warning(s), 4 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5024 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Estimated cell power/ground rail width = 0.365 um
Begin checking placement ... (start mem=1024.1M, init mem=1024.1M)
*info: Placed = 61424         
*info: Unplaced = 0           
Placement Density:98.74%(207839/210495)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.1; mem=1026.1M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 229246.880um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  --------------------------------------------------------------
  Layer    Via Cell      Res.     Cap.     RC       Top of Stack
  Range                  (Ohm)    (fF)     (fs)     Only
  --------------------------------------------------------------
  M1-M2    VIA12_1cut    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut    1.500    0.030    0.046    false
  M3-M4    VIA34_1cut    1.500    0.030    0.046    false
  M4-M5    VIA45_1cut    1.500    0.030    0.046    false
  M5-M6    VIA56_1cut    1.500    0.028    0.043    false
  M6-M7    VIA67_1cut    0.220    0.099    0.022    false
  M7-M8    VIA78_1cut    0.220    0.119    0.026    false
  --------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=32434  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32434 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 421 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.09% V. EstWL: 4.456440e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 32013 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.514408e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 108699
[NR-eagl] Layer2(M2)(V) length: 2.129045e+05um, number of vias: 151543
[NR-eagl] Layer3(M3)(H) length: 2.400191e+05um, number of vias: 12178
[NR-eagl] Layer4(M4)(V) length: 8.677924e+04um, number of vias: 5899
[NR-eagl] Layer5(M5)(H) length: 1.884956e+04um, number of vias: 4621
[NR-eagl] Layer6(M6)(V) length: 1.080186e+04um, number of vias: 3725
[NR-eagl] Layer7(M7)(H) length: 1.611840e+04um, number of vias: 4273
[NR-eagl] Layer8(M8)(V) length: 2.904140e+04um, number of vias: 0
[NR-eagl] Total length: 6.145141e+05um, number of vias: 290938
[NR-eagl] End Peak syMemory usage = 1168.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.28 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 229246.880um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=94, i=0, cg=0, l=0, total=94
      cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:01:34 mem=1222.3M) ***
Total net bbox length = 5.111e+05 (2.247e+05 2.864e+05) (ext = 1.583e+04)
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.111e+05 (2.247e+05 2.864e+05) (ext = 1.583e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1222.3MB
*** Finished refinePlace (0:01:34 mem=1222.3M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [2,2.56)                1
      [2.56,3.12)             1
      [3.12,3.68)             8
      [3.68,4.24)             0
      [4.24,4.8)              0
      [4.8,5.36)              2
      [5.36,5.92)             0
      [5.92,6.48)             1
      [6.48,7.04)             0
      [7.04,7.6)              2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
           7.6         (287.308,98.918)     (279.707,98.918)     ccl clock buffer, uid:A16f19 (a lib_cell CKBD16) at (277.200,98.200), in power domain auto-default
           7.2         (287.892,162.282)    (287.892,155.083)    ccl clock buffer, uid:A16f20 (a lib_cell CKBD16) at (284.800,154.000), in power domain auto-default
           6           (288.892,162.282)    (291.293,158.683)    ccl clock buffer, uid:A16f0a (a lib_cell CKBD16) at (288.200,157.600), in power domain auto-default
           5           (363.692,155.083)    (362.293,158.683)    ccl clock buffer, uid:A16eeb (a lib_cell CKBD16) at (359.200,157.600), in power domain auto-default
           5           (363.692,155.083)    (362.293,151.482)    ccl clock buffer, uid:A16f1b (a lib_cell CKBD16) at (359.200,150.400), in power domain auto-default
           3.6         (287.892,162.282)    (287.892,165.882)    ccl clock buffer, uid:A17061 (a lib_cell CKBD16) at (284.800,164.800), in power domain auto-default
           3.6         (83.707,350.918)     (83.707,347.317)     ccl clock buffer, uid:A16eed (a lib_cell CKBD16) at (81.200,346.600), in power domain auto-default
           3.6         (48.508,275.317)     (48.508,271.717)     ccl clock buffer, uid:A16efd (a lib_cell CKBD16) at (46.000,271.000), in power domain auto-default
           3.6         (215.292,327.882)    (215.292,324.283)    ccl clock buffer, uid:A1702b (a lib_cell CKBD16) at (212.200,323.200), in power domain auto-default
           3.6         (83.707,142.118)     (83.707,138.518)     ccl clock buffer, uid:A16f07 (a lib_cell CKBD16) at (81.200,137.800), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=94, i=0, cg=0, l=0, total=94
      cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
      gate capacitance : top=0.000pF, trunk=0.517pF, leaf=4.579pF, total=5.096pF
      wire capacitance : top=0.000pF, trunk=0.525pF, leaf=4.180pF, total=4.705pF
      wire lengths   : top=0.000um, trunk=3382.943um, leaf=22817.110um, total=26200.052um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.070),top(nil), margined worst slew is leaf(0.101),trunk(0.070),top(nil)
      skew_group clk/CON: insertion delay [min=0.344, max=0.460, avg=0.388, sd=0.030], skew [0.117 vs 0.057*, 49.8% {0.367, 0.396, 0.424}] (wid=0.043 ws=0.017) (gid=0.437 gs=0.131)
    Clock network insertion delays are now [0.344ns, 0.460ns] average 0.388ns std.dev 0.030ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... *info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=61518 and nets=36699 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1220.070M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=94, i=0, cg=0, l=0, total=94
  Rebuilding timing graph   cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.517pF, leaf=4.579pF, total=5.096pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.529pF, leaf=4.206pF, total=4.735pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3382.943um, leaf=22817.110um, total=26200.052um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.101),trunk(0.071),top(nil), margined worst slew is leaf(0.101),trunk(0.071),top(nil)
    skew_group clk/CON: insertion delay [min=0.344, max=0.461, avg=0.388, sd=0.030], skew [0.117 vs 0.057*, 50% {0.367, 0.396, 0.425}] (wid=0.043 ws=0.017) (gid=0.437 gs=0.130)
  Clock network insertion delays are now [0.344ns, 0.461ns] average 0.388ns std.dev 0.030ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=94, i=0, cg=0, l=0, total=94
      cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
      gate capacitance : top=0.000pF, trunk=0.517pF, leaf=4.579pF, total=5.096pF
      wire capacitance : top=0.000pF, trunk=0.529pF, leaf=4.206pF, total=4.735pF
      wire lengths   : top=0.000um, trunk=3382.943um, leaf=22817.110um, total=26200.052um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.071),top(nil), margined worst slew is leaf(0.101),trunk(0.071),top(nil)
      skew_group clk/CON: insertion delay [min=0.344, max=0.461, avg=0.388, sd=0.030], skew [0.117 vs 0.057*, 50% {0.367, 0.396, 0.425}] (wid=0.043 ws=0.017) (gid=0.437 gs=0.130)
    Clock network insertion delays are now [0.344ns, 0.461ns] average 0.388ns std.dev 0.030ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=94, i=0, cg=0, l=0, total=94
      cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
      gate capacitance : top=0.000pF, trunk=0.517pF, leaf=4.579pF, total=5.096pF
      wire capacitance : top=0.000pF, trunk=0.529pF, leaf=4.206pF, total=4.735pF
      wire lengths   : top=0.000um, trunk=3382.943um, leaf=22817.110um, total=26200.052um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.071),top(nil), margined worst slew is leaf(0.101),trunk(0.071),top(nil)
      skew_group clk/CON: insertion delay [min=0.344, max=0.461, avg=0.388, sd=0.030], skew [0.117 vs 0.057*, 50% {0.367, 0.396, 0.425}] (wid=0.043 ws=0.017) (gid=0.437 gs=0.130)
    Clock network insertion delays are now [0.344ns, 0.461ns] average 0.388ns std.dev 0.030ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
      gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.090pF
      wire capacitance : top=0.000pF, trunk=0.567pF, leaf=4.206pF, total=4.773pF
      wire lengths   : top=0.000um, trunk=3623.815um, leaf=22817.110um, total=26440.925um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.097),top(nil), margined worst slew is leaf(0.101),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.301, max=0.416, avg=0.346, sd=0.033], skew [0.114 vs 0.057*, 46.3% {0.323, 0.351, 0.380}] (wid=0.046 ws=0.019) (gid=0.392 gs=0.130)
    Clock network insertion delays are now [0.301ns, 0.416ns] average 0.346ns std.dev 0.033ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
      gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.090pF
      wire capacitance : top=0.000pF, trunk=0.567pF, leaf=4.206pF, total=4.773pF
      wire lengths   : top=0.000um, trunk=3623.815um, leaf=22817.110um, total=26440.925um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.097),top(nil), margined worst slew is leaf(0.101),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.301, max=0.416, avg=0.346, sd=0.033], skew [0.114 vs 0.057*, 46.3% {0.323, 0.351, 0.380}] (wid=0.046 ws=0.019) (gid=0.392 gs=0.130)
    Clock network insertion delays are now [0.301ns, 0.416ns] average 0.346ns std.dev 0.033ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
      gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.090pF
      wire capacitance : top=0.000pF, trunk=0.567pF, leaf=4.206pF, total=4.773pF
      wire lengths   : top=0.000um, trunk=3623.815um, leaf=22817.110um, total=26440.925um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.097),top(nil), margined worst slew is leaf(0.101),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.301, max=0.416, avg=0.346, sd=0.033], skew [0.114 vs 0.057*, 46.3% {0.323, 0.351, 0.380}] (wid=0.046 ws=0.019) (gid=0.392 gs=0.130)
    Clock network insertion delays are now [0.301ns, 0.416ns] average 0.346ns std.dev 0.033ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
      gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.090pF
      wire capacitance : top=0.000pF, trunk=0.567pF, leaf=4.206pF, total=4.773pF
      wire lengths   : top=0.000um, trunk=3623.815um, leaf=22817.110um, total=26440.925um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.101),trunk(0.097),top(nil), margined worst slew is leaf(0.101),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.301, max=0.416, avg=0.346, sd=0.033], skew [0.114 vs 0.057*, 46.3% {0.323, 0.351, 0.380}] (wid=0.046 ws=0.019) (gid=0.392 gs=0.130)
    Clock network insertion delays are now [0.301ns, 0.416ns] average 0.346ns std.dev 0.033ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
      gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.090pF
      wire capacitance : top=0.000pF, trunk=0.567pF, leaf=4.206pF, total=4.773pF
      wire lengths   : top=0.000um, trunk=3623.815um, leaf=22817.110um, total=26440.925um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.097),top(nil), margined worst slew is leaf(0.101),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.301, max=0.416, avg=0.346, sd=0.033], skew [0.114 vs 0.057*, 46.3% {0.323, 0.351, 0.380}] (wid=0.046 ws=0.019) (gid=0.392 gs=0.130)
    Clock network insertion delays are now [0.301ns, 0.416ns] average 0.346ns std.dev 0.033ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 492 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
      gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.090pF
      wire capacitance : top=0.000pF, trunk=0.552pF, leaf=4.202pF, total=4.754pF
      wire lengths   : top=0.000um, trunk=3532.895um, leaf=22790.397um, total=26323.292um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.097),top(nil), margined worst slew is leaf(0.101),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.301, max=0.407, avg=0.341, sd=0.030], skew [0.106 vs 0.057*, 68.1% {0.311, 0.340, 0.369}] (wid=0.046 ws=0.024) (gid=0.383 gs=0.122)
    Clock network insertion delays are now [0.301ns, 0.407ns] average 0.341ns std.dev 0.030ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=799.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=799.560um^2
      gate capacitance : top=0.000pF, trunk=0.440pF, leaf=4.579pF, total=5.019pF
      wire capacitance : top=0.000pF, trunk=0.551pF, leaf=4.201pF, total=4.752pF
      wire lengths   : top=0.000um, trunk=3529.995um, leaf=22789.268um, total=26319.263um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.097),top(nil), margined worst slew is leaf(0.104),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.345, max=0.407, avg=0.380, sd=0.017], skew [0.062 vs 0.057*, 97.8% {0.351, 0.379, 0.407}] (wid=0.045 ws=0.024) (gid=0.384 gs=0.079)
    Clock network insertion delays are now [0.345ns, 0.407ns] average 0.380ns std.dev 0.017ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 216 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
      gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
      wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
      wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 98% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
    Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=93, i=0, cg=0, l=0, total=93
          cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
          gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
          wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
          wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
      gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
      wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
      wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
    Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=93, i=0, cg=0, l=0, total=93
    cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
    gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
    wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
    wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
    sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
    skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 98% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
  Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
      gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
      wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
      wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 98% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
    Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=93, i=0, cg=0, l=0, total=93
          cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
          gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
          wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
          wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
      gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
      wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
      wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 98% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
    Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
      gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
      wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
      wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 98% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
    Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
      gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
      wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
      wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 98% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
    Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=61517 and nets=36698 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1159.137M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=93, i=0, cg=0, l=0, total=93
  Rebuilding timing graph   cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.559pF, leaf=4.205pF, total=4.764pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
    skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 97.9% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
  Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
      gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
      wire capacitance : top=0.000pF, trunk=0.559pF, leaf=4.205pF, total=4.764pF
      wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 97.9% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
    Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=5.018pF fall=5.001pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4.999pF fall=4.982pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=760.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=760.680um^2
      gate capacitance : top=0.000pF, trunk=0.420pF, leaf=4.579pF, total=4.999pF
      wire capacitance : top=0.000pF, trunk=0.559pF, leaf=4.205pF, total=4.764pF
      wire lengths   : top=0.000um, trunk=3579.863um, leaf=22807.388um, total=26387.250um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.348, max=0.405, avg=0.381, sd=0.014], skew [0.057 vs 0.057, 98.3% {0.353, 0.382, 0.405}] (wid=0.049 ws=0.028) (gid=0.379 gs=0.076)
    Clock network insertion delays are now [0.348ns, 0.405ns] average 0.381ns std.dev 0.014ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=760.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=760.680um^2
      gate capacitance : top=0.000pF, trunk=0.420pF, leaf=4.579pF, total=4.999pF
      wire capacitance : top=0.000pF, trunk=0.559pF, leaf=4.205pF, total=4.764pF
      wire lengths   : top=0.000um, trunk=3579.863um, leaf=22807.388um, total=26387.250um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.348, max=0.405, avg=0.381, sd=0.014], skew [0.057 vs 0.057, 98.3% {0.353, 0.382, 0.405}] (wid=0.049 ws=0.028) (gid=0.379 gs=0.076)
    Clock network insertion delays are now [0.348ns, 0.405ns] average 0.381ns std.dev 0.014ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=760.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=760.680um^2
      gate capacitance : top=0.000pF, trunk=0.420pF, leaf=4.579pF, total=4.999pF
      wire capacitance : top=0.000pF, trunk=0.559pF, leaf=4.205pF, total=4.764pF
      wire lengths   : top=0.000um, trunk=3579.863um, leaf=22807.388um, total=26387.250um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.348, max=0.405, avg=0.381, sd=0.014], skew [0.057 vs 0.057, 98.3% {0.353, 0.382, 0.405}] (wid=0.049 ws=0.028) (gid=0.379 gs=0.076)
    Clock network insertion delays are now [0.348ns, 0.405ns] average 0.381ns std.dev 0.014ns
  Improving insertion delay done.
  Total capacitance is (rise=9.763pF fall=9.745pF), of which (rise=4.764pF fall=4.764pF) is wire, and (rise=4.999pF fall=4.982pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:01:53 mem=1224.4M) ***
Total net bbox length = 5.114e+05 (2.249e+05 2.865e+05) (ext = 1.555e+04)
Density distribution unevenness ratio = 0.602%
Move report: Detail placement moves 22322 insts, mean move: 4.39 um, max move: 280.80 um
	Max move on inst (FILLER_606): (56.00, 20.80) --> (59.60, 298.00)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1224.5MB
Summary Report:
Instances move: 10859 (out of 25481 movable)
Mean displacement: 1.54 um
Max displacement: 109.00 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/U82) (173.4, 186.4) -> (174.4, 294.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 5.233e+05 (2.321e+05 2.913e+05) (ext = 1.540e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1224.5MB
*** Finished refinePlace (0:01:54 mem=1224.5M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:01:54 mem=1224.5M) ***
Total net bbox length = 5.233e+05 (2.321e+05 2.913e+05) (ext = 1.540e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.233e+05 (2.321e+05 2.913e+05) (ext = 1.540e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1224.5MB
*** Finished refinePlace (0:01:54 mem=1224.5M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        94 (unrouted=94, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 32433 (unrouted=0, trialRouted=32433, noStatus=0, routed=0, fixed=0)
(Not counting 4171 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=61517 and nets=36698 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1246.434M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 94 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 94 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Feb 17 22:46:12 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 36696 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1003.91 (MB), peak = 1036.67 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Feb 17 22:46:32 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Feb 17 22:46:32 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.63%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.15%
#  Metal 4        V        2084         318       25440     0.62%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2402           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         600           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  15076       2.51%  203520    11.83%
#
#  94 nets (0.26%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1008.29 (MB), peak = 1036.67 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1039.13 (MB), peak = 1039.34 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1041.82 (MB), peak = 1043.27 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4171 (skipped).
#Total number of selected nets for routing = 94.
#Total number of unselected nets (but routable) for routing = 32433 (skipped).
#Total number of nets in the design = 36698.
#
#32433 skipped nets do not have any wires.
#94 routable nets have only global wires.
#94 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 94               0  
#------------------------------------------------
#        Total                 94               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 94                412           32021  
#-------------------------------------------------------------------
#        Total                 94                412           32021  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      4(0.02%)   (0.02%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      6(0.02%)   (0.02%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     10(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 26079 um.
#Total half perimeter of net bounding box = 10584 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 87 um.
#Total wire length on LAYER M3 = 15645 um.
#Total wire length on LAYER M4 = 10206 um.
#Total wire length on LAYER M5 = 27 um.
#Total wire length on LAYER M6 = 114 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13244
#Up-Via Summary (total 13244):
#           
#-----------------------
#  Metal 1         5210
#  Metal 2         4673
#  Metal 3         3333
#  Metal 4           14
#  Metal 5           14
#-----------------------
#                 13244 
#
#Total number of involved priority nets 94
#Maximum src to sink distance for priority net 465.6
#Average of max src_to_sink distance for priority net 100.4
#Average of ave src_to_sink distance for priority net 61.9
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.02%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1042.35 (MB), peak = 1043.27 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1013.80 (MB), peak = 1043.27 (MB)
#Start Track Assignment.
#Done with 3574 horizontal wires in 2 hboxes and 2525 vertical wires in 2 hboxes.
#Done with 43 horizontal wires in 2 hboxes and 22 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 28874 um.
#Total half perimeter of net bounding box = 10584 um.
#Total wire length on LAYER M1 = 2784 um.
#Total wire length on LAYER M2 = 83 um.
#Total wire length on LAYER M3 = 15575 um.
#Total wire length on LAYER M4 = 10281 um.
#Total wire length on LAYER M5 = 32 um.
#Total wire length on LAYER M6 = 118 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13244
#Up-Via Summary (total 13244):
#           
#-----------------------
#  Metal 1         5210
#  Metal 2         4673
#  Metal 3         3333
#  Metal 4           14
#  Metal 5           14
#-----------------------
#                 13244 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1027.57 (MB), peak = 1043.27 (MB)
#
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 44.04 (MB)
#Total memory = 1027.61 (MB)
#Peak memory = 1043.27 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.4% of the total area was rechecked for DRC, and 73.6% required routing.
#    number of violations = 0
#cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1051.25 (MB), peak = 1055.10 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.13 (MB), peak = 1055.10 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 94
#Total wire length = 27333 um.
#Total half perimeter of net bounding box = 10584 um.
#Total wire length on LAYER M1 = 13 um.
#Total wire length on LAYER M2 = 1105 um.
#Total wire length on LAYER M3 = 14842 um.
#Total wire length on LAYER M4 = 11351 um.
#Total wire length on LAYER M5 = 6 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14960
#Total number of multi-cut vias = 93 (  0.6%)
#Total number of single cut vias = 14867 ( 99.4%)
#Up-Via Summary (total 14960):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5095 ( 98.2%)        93 (  1.8%)       5188
#  Metal 2        4991 (100.0%)         0 (  0.0%)       4991
#  Metal 3        4777 (100.0%)         0 (  0.0%)       4777
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                14867 ( 99.4%)        93 (  0.6%)      14960 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = -5.99 (MB)
#Total memory = 1021.62 (MB)
#Peak memory = 1055.10 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = -5.99 (MB)
#Total memory = 1021.62 (MB)
#Peak memory = 1055.10 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:00
#Elapsed time = 00:01:00
#Increased memory = 58.35 (MB)
#Total memory = 985.33 (MB)
#Peak memory = 1055.10 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Feb 17 22:47:12 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 94 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           1
        50.000     100.000          75
       100.000     150.000          11
       150.000     200.000           4
       200.000     250.000           0
       250.000     300.000           0
       300.000     350.000           0
       350.000     400.000           2
       400.000     450.000           0
       450.000     500.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           9
        0.000     10.000          34
       10.000     20.000          19
       20.000     30.000          10
       30.000     40.000           9
       40.000     50.000           6
       50.000     60.000           5
       60.000     70.000           1
       70.000     80.000           0
       80.000     90.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/psum_mem_instance/CTS_44 (76 terminals)
    Guided length:  max path =    64.873um, total =   312.485um
    Routed length:  max path =   117.200um, total =   353.420um
    Deviation:      max path =    80.662%,  total =    13.100%

    Net core_instance/CTS_180 (57 terminals)
    Guided length:  max path =    65.612um, total =   238.830um
    Routed length:  max path =   106.200um, total =   265.900um
    Deviation:      max path =    61.859%,  total =    11.334%

    Net core_instance/CTS_159 (77 terminals)
    Guided length:  max path =    76.933um, total =   339.675um
    Routed length:  max path =   122.000um, total =   379.260um
    Deviation:      max path =    58.581%,  total =    11.654%

    Net core_instance/psum_mem_instance/CTS_43 (79 terminals)
    Guided length:  max path =    79.972um, total =   327.267um
    Routed length:  max path =   123.400um, total =   370.540um
    Deviation:      max path =    54.303%,  total =    13.222%

    Net core_instance/CTS_184 (52 terminals)
    Guided length:  max path =    76.157um, total =   273.250um
    Routed length:  max path =   117.000um, total =   295.580um
    Deviation:      max path =    53.629%,  total =     8.172%

    Net core_instance/ofifo_inst/CTS_15 (53 terminals)
    Guided length:  max path =    62.150um, total =   232.192um
    Routed length:  max path =    93.800um, total =   254.060um
    Deviation:      max path =    50.925%,  total =     9.418%

    Net core_instance/ofifo_inst/col_idx_7__fifo_instance/CTS_13 (60 terminals)
    Guided length:  max path =    66.017um, total =   267.077um
    Routed length:  max path =    99.600um, total =   279.760um
    Deviation:      max path =    50.869%,  total =     4.749%

    Net core_instance/ofifo_inst/CTS_14 (83 terminals)
    Guided length:  max path =    64.935um, total =   306.913um
    Routed length:  max path =    97.000um, total =   371.320um
    Deviation:      max path =    49.380%,  total =    20.986%

    Net core_instance/mac_array_instance/CTS_53 (64 terminals)
    Guided length:  max path =    86.017um, total =   274.343um
    Routed length:  max path =   127.000um, total =   333.880um
    Deviation:      max path =    47.644%,  total =    21.702%

    Net core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_4 (68 terminals)
    Guided length:  max path =    85.858um, total =   305.257um
    Routed length:  max path =   124.800um, total =   351.640um
    Deviation:      max path =    45.357%,  total =    15.195%

Set FIXED routing status on 94 net(s)
Set FIXED placed status on 93 instance(s)
Net route status summary:
  Clock:        94 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=94)
  Non-clock: 32433 (unrouted=32433, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4171 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 94  numPreroutedWires = 15697
[NR-eagl] Read numTotalNets=32527  numIgnoredNets=94
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 32433 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 374 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.09% V. EstWL: 4.384260e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 32059 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.00% V. EstWL: 5.448294e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.340000e+01um, number of vias: 108863
[NR-eagl] Layer2(M2)(V) length: 2.018259e+05um, number of vias: 147730
[NR-eagl] Layer3(M3)(H) length: 2.409178e+05um, number of vias: 18058
[NR-eagl] Layer4(M4)(V) length: 1.022545e+05um, number of vias: 7049
[NR-eagl] Layer5(M5)(H) length: 3.037725e+04um, number of vias: 4667
[NR-eagl] Layer6(M6)(V) length: 1.357186e+04um, number of vias: 3520
[NR-eagl] Layer7(M7)(H) length: 1.572870e+04um, number of vias: 4076
[NR-eagl] Layer8(M8)(V) length: 2.880140e+04um, number of vias: 0
[NR-eagl] Total length: 6.334909e+05um, number of vias: 293963
End of congRepair (cpu=0:00:01.4, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=61517 and nets=36698 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1239.617M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
There was no routing performed, so no routing correlation information will be displayed.
    
    Routing Correlation Report
    ==========================
    
    No data available
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=760.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=760.680um^2
      gate capacitance : top=0.000pF, trunk=0.420pF, leaf=4.579pF, total=4.999pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.200pF, total=4.780pF
      wire lengths   : top=0.000um, trunk=3640.800um, leaf=23692.400um, total=27333.200um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.063),trunk(0.052),top(nil), margined worst slew is leaf(0.063),trunk(0.052),top(nil)
      skew_group clk/CON: insertion delay [min=0.202, max=0.339, avg=0.249, sd=0.037], skew [0.137 vs 0.057*, 37.4% {0.226, 0.254, 0.283}] (wid=0.000 ws=0.000) (gid=0.339 gs=0.137)
    Clock network insertion delays are now [0.202ns, 0.339ns] average 0.249ns std.dev 0.037ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1380.14 CPU=0:00:03.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:04.0  mem= 1380.1M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=93, i=0, cg=0, l=0, total=93
      Rebuilding timing graph   cell areas     : b=760.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=760.680um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.420pF, leaf=4.579pF, total=4.999pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.200pF, total=4.780pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3640.800um, leaf=23692.400um, total=27333.200um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=5, worst=[0.003ns, 0.002ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=93, i=0, cg=0, l=0, total=93
        cell areas     : b=760.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=760.680um^2
        gate capacitance : top=0.000pF, trunk=0.420pF, leaf=4.579pF, total=4.999pF
        wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.200pF, total=4.780pF
        wire lengths   : top=0.000um, trunk=3640.800um, leaf=23692.400um, total=27333.200um
        sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=5, worst=[0.003ns, 0.002ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 94, tested: 94, violation detected: 5, cannot run: 0, attempted: 5, failed: 0, sized: 5
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            5          5
        ------------------------------
        Total           5          5
        ------------------------------
        
        Upsized: 5, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 10.800um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=93, i=0, cg=0, l=0, total=93
          cell areas     : b=771.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=771.480um^2
          gate capacitance : top=0.000pF, trunk=0.426pF, leaf=4.579pF, total=5.005pF
          wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.200pF, total=4.780pF
          wire lengths   : top=0.000um, trunk=3640.800um, leaf=23692.400um, total=27333.200um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.104),trunk(0.104),top(nil), margined worst slew is leaf(0.104),trunk(0.104),top(nil)
          skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.385, sd=0.015], skew [0.055 vs 0.057, 97.9% {0.359, 0.388, 0.409}] (wid=0.051 ws=0.030) (gid=0.383 gs=0.076)
        Clock network insertion delays are now [0.354ns, 0.409ns] average 0.385ns std.dev 0.015ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:03:07 mem=1253.6M) ***
Total net bbox length = 5.233e+05 (2.321e+05 2.913e+05) (ext = 1.540e+04)
Density distribution unevenness ratio = 0.398%
Move report: Detail placement moves 1382 insts, mean move: 2.60 um, max move: 19.80 um
	Max move on inst (FILLER_21614): (469.80, 267.40) --> (469.80, 287.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1267.7MB
Summary Report:
Instances move: 149 (out of 25481 movable)
Mean displacement: 2.83 um
Max displacement: 9.20 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_3126_0) (453, 161.2) -> (458.6, 157.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 5.237e+05 (2.323e+05 2.914e+05) (ext = 1.540e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1267.7MB
*** Finished refinePlace (0:03:08 mem=1267.7M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:03:08 mem=1267.7M) ***
Total net bbox length = 5.237e+05 (2.323e+05 2.914e+05) (ext = 1.540e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.237e+05 (2.323e+05 2.914e+05) (ext = 1.540e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1267.7MB
*** Finished refinePlace (0:03:08 mem=1267.7M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 532 insts, 16 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=61517 and nets=36698 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1256.641M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=93, i=0, cg=0, l=0, total=93
      Rebuilding timing graph   cell areas     : b=771.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=771.480um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.426pF, leaf=4.579pF, total=5.005pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.200pF, total=4.780pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3640.800um, leaf=23692.400um, total=27333.200um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        94 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=94)
  Non-clock: 32433 (unrouted=0, trialRouted=32433, noStatus=0, routed=0, fixed=0)
(Not counting 4171 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=771.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=771.480um^2
      gate capacitance : top=0.000pF, trunk=0.426pF, leaf=4.579pF, total=5.005pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.200pF, total=4.780pF
      wire lengths   : top=0.000um, trunk=3640.800um, leaf=23692.400um, total=27333.200um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.104),top(nil), margined worst slew is leaf(0.104),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.385, sd=0.015], skew [0.055 vs 0.057, 97.9% {0.359, 0.388, 0.409}] (wid=0.051 ws=0.030) (gid=0.383 gs=0.076)
    Clock network insertion delays are now [0.354ns, 0.409ns] average 0.385ns std.dev 0.015ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         93      771.480
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             93      771.480
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3640.800
  Leaf      23692.400
  Total     27333.200
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.426    0.580    1.006
  Leaf     4.579    4.200    8.779
  Total    5.005    4.780    9.785
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5024     4.579     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.104               0.104
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.354     0.409     0.055       0.057         0.030           0.010           0.385        0.015     97.9% {0.359, 0.388, 0.409}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.354ns, 0.409ns] average 0.385ns std.dev 0.015ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=93, i=0, cg=0, l=0, total=93
  cell areas     : b=771.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=771.480um^2
  gate capacitance : top=0.000pF, trunk=0.426pF, leaf=4.579pF, total=5.005pF
  wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.200pF, total=4.780pF
  wire lengths   : top=0.000um, trunk=3640.800um, leaf=23692.400um, total=27333.200um
  sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.104),trunk(0.104),top(nil), margined worst slew is leaf(0.104),trunk(0.104),top(nil)
  skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.385, sd=0.015], skew [0.055 vs 0.057, 97.9% {0.359, 0.388, 0.409}] (wid=0.051 ws=0.030) (gid=0.383 gs=0.076)
Clock network insertion delays are now [0.354ns, 0.409ns] average 0.385ns std.dev 0.015ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1250.1M, totSessionCpu=0:03:14 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1250.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=1250.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1250.1M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1326.57 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1326.6M) ***
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:04.0 totSessionCpu=0:03:19 mem=1326.6M)
** Profile ** Overall slacks :  cpu=0:00:04.6, mem=1326.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1326.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.708  |
|           TNS (ns):|-571.335 |
|    Violating Paths:|  1225   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.627%
       (99.105% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1326.6M
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1264.7M, totSessionCpu=0:03:20 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30598

Instance distribution across the VT partitions:

 LVT : inst = 14094 (46.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14094 (46.1%)

 HVT : inst = 16504 (53.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16504 (53.9%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1266.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1266.7M) ***
*** Starting optimizing excluded clock nets MEM= 1266.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1266.7M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.708
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 94 nets with fixed/cover wires excluded.
Info: 94 clock nets excluded from IPO operation.
*info: 94 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 94 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.708 TNS Slack -571.337 Density 99.10
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.708|   -0.708|-571.337| -571.337|    99.10%|   0:00:00.0| 1492.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
|  -0.695|   -0.695|-570.693| -570.693|    99.10%|   0:00:00.0| 1495.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.695|   -0.695|-570.679| -570.679|    99.10%|   0:00:01.0| 1496.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.695|   -0.695|-570.552| -570.552|    99.10%|   0:00:01.0| 1496.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -0.695|   -0.695|-570.374| -570.374|    99.10%|   0:00:03.0| 1498.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.695|   -0.695|-570.227| -570.227|    99.10%|   0:00:00.0| 1498.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.695|   -0.695|-569.941| -569.941|    99.10%|   0:00:01.0| 1499.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.695|   -0.695|-569.516| -569.516|    99.10%|   0:00:01.0| 1499.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.695|   -0.695|-569.296| -569.296|    99.10%|   0:00:01.0| 1499.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.695|   -0.695|-568.708| -568.708|    99.10%|   0:00:00.0| 1499.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -0.695|   -0.695|-568.696| -568.696|    99.10%|   0:00:00.0| 1499.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.695|   -0.695|-568.669| -568.669|    99.10%|   0:00:00.0| 1499.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.695|   -0.695|-568.628| -568.628|    99.10%|   0:00:01.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.695|   -0.695|-568.565| -568.565|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
|  -0.695|   -0.695|-568.527| -568.527|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.695|   -0.695|-568.479| -568.479|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.695|   -0.695|-568.422| -568.422|    99.10%|   0:00:01.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.695|   -0.695|-568.413| -568.413|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.695|   -0.695|-568.392| -568.392|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
|  -0.695|   -0.695|-568.263| -568.263|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.695|   -0.695|-568.107| -568.107|    99.10%|   0:00:01.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
|  -0.695|   -0.695|-568.093| -568.093|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.695|   -0.695|-568.008| -568.008|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -0.695|   -0.695|-568.000| -568.000|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -0.695|   -0.695|-567.995| -567.995|    99.10%|   0:00:01.0| 1504.5M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory7_reg_105_/D |
|  -0.695|   -0.695|-567.995| -567.995|    99.10%|   0:00:00.0| 1504.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.7 real=0:00:12.0 mem=1504.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.7 real=0:00:12.0 mem=1504.5M) ***
** GigaOpt Optimizer WNS Slack -0.695 TNS Slack -567.995 Density 99.10
*** Starting refinePlace (0:03:40 mem=1520.5M) ***
Total net bbox length = 5.237e+05 (2.323e+05 2.914e+05) (ext = 1.540e+04)
Density distribution unevenness ratio = 0.312%
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.237e+05 (2.323e+05 2.914e+05) (ext = 1.540e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1521.5MB
*** Finished refinePlace (0:03:40 mem=1521.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1521.5M)


Density : 0.9910
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1521.5M) ***
** GigaOpt Optimizer WNS Slack -0.695 TNS Slack -567.995 Density 99.10
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 94 constrained nets 
Layer 7 has 374 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:14.5 real=0:00:15.0 mem=1521.5M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 94 nets with fixed/cover wires excluded.
Info: 94 clock nets excluded from IPO operation.
*info: 94 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 94 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.695 TNS Slack -567.995 Density 99.10
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.695|   -0.695|-567.995| -567.995|    99.10%|   0:00:00.0| 1505.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.669|   -0.669|-566.897| -566.897|    99.09%|   0:00:03.0| 1506.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.665|   -0.665|-566.379| -566.379|    99.09%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.665|   -0.665|-565.945| -565.945|    99.09%|   0:00:02.0| 1507.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.662|   -0.662|-565.734| -565.734|    99.09%|   0:00:01.0| 1507.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.660|   -0.660|-565.342| -565.342|    99.09%|   0:00:02.0| 1507.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.660|   -0.660|-565.265| -565.265|    99.09%|   0:00:01.0| 1507.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.655|   -0.655|-564.799| -564.799|    99.09%|   0:00:01.0| 1507.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.655|   -0.655|-563.741| -563.741|    99.09%|   0:00:05.0| 1508.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.655|   -0.655|-563.675| -563.675|    99.09%|   0:00:01.0| 1508.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.655|   -0.655|-563.636| -563.636|    99.08%|   0:00:05.0| 1513.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.655|   -0.655|-563.611| -563.611|    99.08%|   0:00:00.0| 1513.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.655|   -0.655|-563.462| -563.462|    99.08%|   0:00:01.0| 1513.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -11.460 } { -0.190 } { 328 } { 5430 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 32 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.488|   -0.488|-448.736| -448.736|    99.08%|   0:00:15.0| 1538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.486|   -0.486|-448.640| -448.640|    99.08%|   0:00:04.0| 1538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.482|   -0.482|-448.225| -448.225|    99.08%|   0:00:02.0| 1538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.480|   -0.480|-448.063| -448.063|    99.08%|   0:00:01.0| 1538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.477|   -0.477|-447.600| -447.600|    99.08%|   0:00:01.0| 1538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.477|   -0.477|-447.376| -447.376|    99.08%|   0:00:04.0| 1538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.477|   -0.477|-447.376| -447.376|    99.08%|   0:00:00.0| 1538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 40 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.334|   -0.334|-426.132| -435.861|    99.08%|   0:00:11.0| 1573.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.326|   -0.326|-426.086| -435.816|    99.08%|   0:00:00.0| 1573.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.326|   -0.326|-425.027| -434.757|    99.07%|   0:00:02.0| 1573.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.326|   -0.326|-425.014| -434.743|    99.07%|   0:00:01.0| 1573.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.326|   -0.326|-425.013| -434.743|    99.07%|   0:00:00.0| 1573.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.327|   -0.327|-425.013| -434.743|    99.07%|   0:00:00.0| 1573.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:03 real=0:01:04 mem=1573.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.107|   -0.327|  -9.730| -434.743|    99.07%|   0:00:00.0| 1573.5M|   WC_VIEW|  default| out[21]                                            |
|  -0.096|   -0.326|  -9.687| -434.700|    99.07%|   0:00:00.0| 1573.5M|   WC_VIEW|  default| out[21]                                            |
|  -0.096|   -0.327|  -9.687| -434.700|    99.07%|   0:00:00.0| 1573.5M|   WC_VIEW|  default| out[21]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1573.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:03 real=0:01:04 mem=1573.5M) ***
** GigaOpt Optimizer WNS Slack -0.327 TNS Slack -434.700 Density 99.07
*** Starting refinePlace (0:04:49 mem=1589.5M) ***
Total net bbox length = 5.239e+05 (2.324e+05 2.915e+05) (ext = 1.540e+04)
Density distribution unevenness ratio = 0.406%
Iteration  9: Total net bbox = 4.249e+05 (1.83e+05 2.42e+05)
              Est.  stn bbox = 5.395e+05 (2.35e+05 3.05e+05)
              cpu = 0:00:08.5 real = 0:00:09.0 mem = 1612.1M
Iteration 10: Total net bbox = 4.294e+05 (1.86e+05 2.44e+05)
              Est.  stn bbox = 5.434e+05 (2.37e+05 3.07e+05)
              cpu = 0:00:05.5 real = 0:00:05.0 mem = 1616.0M
Iteration 11: Total net bbox = 4.431e+05 (1.90e+05 2.53e+05)
              Est.  stn bbox = 5.571e+05 (2.41e+05 3.16e+05)
              cpu = 0:00:03.4 real = 0:00:03.0 mem = 1620.0M
Density distribution unevenness ratio = 2.248%
Move report: Timing Driven Placement moves 61025 insts, mean move: 5.89 um, max move: 110.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/U82): (174.40, 294.40) --> (176.80, 186.40)
	Runtime: CPU: 0:00:18.1 REAL: 0:00:19.0 MEM: 1628.0MB
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.622e+05 (2.077e+05 2.545e+05) (ext = 1.737e+04)
Runtime: CPU: 0:00:18.1 REAL: 0:00:19.0 MEM: 1628.0MB
*** Finished refinePlace (0:05:07 mem=1628.0M) ***
Finished re-routing un-routed nets (0:00:00.2 1628.0M)


Density : 0.9931
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:20.2 real=0:00:21.0 mem=1628.0M) ***
** GigaOpt Optimizer WNS Slack -0.333 TNS Slack -431.306 Density 99.31
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.333|   -0.333|-421.183| -431.306|    99.31%|   0:00:00.0| 1628.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.323|   -0.323|-420.584| -430.706|    99.31%|   0:00:03.0| 1628.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.323|   -0.323|-420.552| -430.674|    99.31%|   0:00:03.0| 1628.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.322|   -0.322|-420.216| -430.338|    99.31%|   0:00:01.0| 1628.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.322|   -0.322|-419.759| -429.881|    99.31%|   0:00:02.0| 1613.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.318|   -0.318|-419.274| -429.396|    99.31%|   0:00:01.0| 1613.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.318|   -0.318|-417.127| -427.250|    99.30%|   0:00:03.0| 1613.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.316|   -0.316|-416.678| -426.800|    99.30%|   0:00:02.0| 1613.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.315|   -0.315|-416.583| -426.705|    99.30%|   0:00:02.0| 1613.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.315|   -0.315|-416.508| -426.630|    99.30%|   0:00:03.0| 1613.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.315|   -0.315|-416.367| -426.490|    99.30%|   0:00:00.0| 1613.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 19 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.313|   -0.313|-397.146| -409.128|    99.29%|   0:00:14.0| 1597.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 13 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -0.305|-387.430| -399.412|    99.29%|   0:00:13.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.305|   -0.305|-386.527| -398.509|    99.29%|   0:00:01.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.305|   -0.305|-386.527| -398.509|    99.29%|   0:00:01.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.305|   -0.305|-386.291| -398.273|    99.28%|   0:00:02.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.305|   -0.305|-386.293| -398.276|    99.28%|   0:00:00.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:51.3 real=0:00:51.0 mem=1598.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.126|   -0.305| -11.982| -398.276|    99.28%|   0:00:00.0| 1598.9M|   WC_VIEW|  default| out[21]                                            |
|  -0.126|   -0.305| -11.982| -398.276|    99.28%|   0:00:00.0| 1598.9M|   WC_VIEW|  default| out[21]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1598.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:51.5 real=0:00:52.0 mem=1598.9M) ***
** GigaOpt Optimizer WNS Slack -0.305 TNS Slack -398.276 Density 99.28
*** Starting refinePlace (0:06:01 mem=1598.9M) ***
Total net bbox length = 4.657e+05 (2.083e+05 2.573e+05) (ext = 1.738e+04)
Density distribution unevenness ratio = 2.238%
Density distribution unevenness ratio = 2.727%
Move report: Timing Driven Placement moves 57802 insts, mean move: 2.40 um, max move: 55.80 um
	Max move on inst (core_instance/FE_USKC4031_CTS_180): (126.40, 119.80) --> (77.80, 112.60)
	Runtime: CPU: 0:00:12.6 REAL: 0:00:12.0 MEM: 1637.4MB
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.563e+05 (2.052e+05 2.511e+05) (ext = 1.744e+04)
Runtime: CPU: 0:00:12.6 REAL: 0:00:12.0 MEM: 1637.4MB
*** Finished refinePlace (0:06:14 mem=1637.4M) ***
Finished re-routing un-routed nets (0:00:00.1 1637.4M)


Density : 0.9935
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:14.2 real=0:00:13.0 mem=1637.4M) ***
** GigaOpt Optimizer WNS Slack -0.318 TNS Slack -397.793 Density 99.35
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.318|   -0.318|-385.687| -397.793|    99.35%|   0:00:00.0| 1637.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.303|   -0.303|-384.691| -396.798|    99.35%|   0:00:03.0| 1637.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.303|   -0.303|-384.370| -396.476|    99.35%|   0:00:01.0| 1637.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.303|   -0.303|-384.144| -396.251|    99.35%|   0:00:01.0| 1637.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.298|   -0.298|-383.842| -395.948|    99.35%|   0:00:00.0| 1637.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.298|   -0.298|-382.888| -394.995|    99.33%|   0:00:07.0| 1633.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.298|   -0.298|-382.779| -394.885|    99.33%|   0:00:01.0| 1631.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.298|   -0.298|-382.827| -394.933|    99.33%|   0:00:03.0| 1610.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.8 real=0:00:16.0 mem=1610.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.126|   -0.298| -12.107| -394.933|    99.33%|   0:00:00.0| 1610.4M|   WC_VIEW|  default| out[21]                                            |
|  -0.126|   -0.298| -12.107| -394.933|    99.33%|   0:00:00.0| 1610.4M|   WC_VIEW|  default| out[21]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1610.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.0 real=0:00:16.0 mem=1610.4M) ***
** GigaOpt Optimizer WNS Slack -0.298 TNS Slack -394.933 Density 99.33
*** Starting refinePlace (0:06:32 mem=1610.4M) ***
Total net bbox length = 4.590e+05 (2.053e+05 2.537e+05) (ext = 1.745e+04)
Density distribution unevenness ratio = 2.720%
Density distribution unevenness ratio = 2.534%
Move report: Timing Driven Placement moves 53499 insts, mean move: 1.56 um, max move: 34.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/U143): (157.40, 364.60) --> (173.60, 346.60)
	Runtime: CPU: 0:00:10.4 REAL: 0:00:11.0 MEM: 1637.4MB
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.563e+05 (2.054e+05 2.509e+05) (ext = 1.742e+04)
Runtime: CPU: 0:00:10.4 REAL: 0:00:11.0 MEM: 1637.4MB
*** Finished refinePlace (0:06:43 mem=1637.4M) ***
Finished re-routing un-routed nets (0:00:00.1 1637.4M)


Density : 0.9933
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:11.6 real=0:00:12.0 mem=1637.4M) ***
** GigaOpt Optimizer WNS Slack -0.299 TNS Slack -391.464 Density 99.33
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 198 constrained nets 
Layer 7 has 356 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:59 real=0:03:00 mem=1637.4M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 94 nets with fixed/cover wires excluded.
Info: 198 clock nets excluded from IPO operation.
*info: 198 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 94 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.299 TNS Slack -391.464 Density 99.33
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.299|   -0.299|-379.331| -391.464|    99.33%|   0:00:01.0| 1583.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.299|   -0.299|-378.156| -390.288|    99.32%|   0:00:12.0| 1583.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.299|   -0.299|-374.845| -386.978|    99.30%|   0:00:13.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.299|   -0.299|-374.047| -386.179|    99.30%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.299|   -0.299|-372.898| -385.031|    99.30%|   0:00:07.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.299|   -0.299|-370.664| -382.796|    99.29%|   0:00:10.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.299|   -0.299|-369.459| -381.592|    99.29%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.299|   -0.299|-366.217| -378.350|    99.29%|   0:00:11.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_2_/D                              |
|  -0.299|   -0.299|-365.876| -378.009|    99.28%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_2_/D                              |
|  -0.299|   -0.299|-360.562| -372.694|    99.28%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_3_/D                            |
|  -0.299|   -0.299|-356.401| -368.533|    99.28%|   0:00:05.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.299|   -0.299|-355.304| -367.437|    99.28%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.299|   -0.299|-354.366| -366.499|    99.28%|   0:00:04.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/D                             |
|  -0.299|   -0.299|-354.309| -366.441|    99.28%|   0:00:06.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_19_/D                             |
|  -0.299|   -0.299|-353.157| -365.290|    99.28%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_10_/D                             |
|  -0.299|   -0.299|-352.957| -365.090|    99.28%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_2_/D                            |
|  -0.299|   -0.299|-352.899| -365.031|    99.28%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/D                             |
|  -0.299|   -0.299|-352.825| -364.958|    99.28%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.299|   -0.299|-352.802| -364.935|    99.28%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.299|   -0.299|-352.759| -364.892|    99.28%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.299|   -0.299|-352.557| -364.690|    99.28%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.299|   -0.299|-352.547| -364.680|    99.28%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.299|   -0.299|-352.057| -364.189|    99.28%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory4_reg_144_/D |
|  -0.299|   -0.299|-351.970| -364.103|    99.28%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.299|   -0.299|-351.914| -364.047|    99.28%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.299|   -0.299|-351.808| -363.940|    99.28%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.299|   -0.299|-351.609| -363.742|    99.28%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.299|   -0.299|-351.578| -363.710|    99.28%|   0:00:04.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.299|   -0.299|-351.555| -363.688|    99.29%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.299|   -0.299|-351.283| -363.415|    99.29%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.299|   -0.299|-351.079| -363.212|    99.29%|   0:00:03.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -0.299|   -0.299|-351.050| -363.183|    99.29%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -0.299|   -0.299|-350.899| -363.032|    99.29%|   0:00:03.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.299|   -0.299|-350.896| -363.028|    99.30%|   0:00:04.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.299|   -0.299|-350.896| -363.028|    99.30%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:44 real=0:01:44 mem=1602.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:44 real=0:01:44 mem=1602.8M) ***
** GigaOpt Optimizer WNS Slack -0.299 TNS Slack -363.028 Density 99.30
*** Starting refinePlace (0:08:32 mem=1618.8M) ***
Total net bbox length = 4.595e+05 (2.058e+05 2.538e+05) (ext = 1.744e+04)
Density distribution unevenness ratio = 2.532%
Density distribution unevenness ratio = 2.492%
Move report: Timing Driven Placement moves 52881 insts, mean move: 1.56 um, max move: 40.00 um
	Max move on inst (core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RC_30_0): (332.40, 251.20) --> (312.20, 231.40)
	Runtime: CPU: 0:00:11.4 REAL: 0:00:12.0 MEM: 1639.0MB
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.558e+05 (2.051e+05 2.507e+05) (ext = 1.744e+04)
Runtime: CPU: 0:00:11.5 REAL: 0:00:12.0 MEM: 1639.0MB
*** Finished refinePlace (0:08:44 mem=1639.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1639.0M)


Density : 0.9930
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:12.5 real=0:00:12.0 mem=1639.0M) ***
** GigaOpt Optimizer WNS Slack -0.293 TNS Slack -362.432 Density 99.30
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 198 constrained nets 
Layer 7 has 364 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:57 real=0:01:57 mem=1639.0M) ***

End: GigaOpt Optimization in TNS mode
Info: 94 nets with fixed/cover wires excluded.
Info: 198 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 94  numPreroutedWires = 15723
[NR-eagl] Read numTotalNets=32595  numIgnoredNets=94
[NR-eagl] There are 104 clock nets ( 104 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32379 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 104 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 364 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.06% V. EstWL: 3.917160e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 104 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.02% V. EstWL: 4.932000e+02um
[NR-eagl] 
[NR-eagl] Layer group 3: route 32015 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.04% H + 0.07% V. EstWL: 4.659318e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 1.340000e+01um, number of vias: 108996
[NR-eagl] Layer2(M2)(V) length: 1.538665e+05um, number of vias: 139134
[NR-eagl] Layer3(M3)(H) length: 2.037106e+05um, number of vias: 20394
[NR-eagl] Layer4(M4)(V) length: 1.040988e+05um, number of vias: 7991
[NR-eagl] Layer5(M5)(H) length: 3.279224e+04um, number of vias: 4857
[NR-eagl] Layer6(M6)(V) length: 1.697369e+04um, number of vias: 3550
[NR-eagl] Layer7(M7)(H) length: 1.399540e+04um, number of vias: 3850
[NR-eagl] Layer8(M8)(V) length: 2.570090e+04um, number of vias: 0
[NR-eagl] Total length: 5.511516e+05um, number of vias: 288772
[NR-eagl] End Peak syMemory usage = 1426.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.35 seconds
Extraction called for design 'fullchip' of instances=61585 and nets=32721 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1421.621M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1512.45 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 1512.5M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 94 nets with fixed/cover wires excluded.
Info: 198 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     9   |     1   |      1  |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  99.30  |            |           |
|     1   |     9   |     1   |      1  |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  99.30  |   0:00:01.0|    1588.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 198 constrained nets 
Layer 7 has 292 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1588.8M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.293 -> -0.296 (bump = 0.003)
Begin: GigaOpt postEco optimization
Info: 94 nets with fixed/cover wires excluded.
Info: 198 clock nets excluded from IPO operation.
*info: 198 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 94 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -355.630 Density 99.30
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.296|   -0.296|-342.940| -355.630|    99.30%|   0:00:00.0| 1623.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.290|   -0.290|-341.484| -354.174|    99.30%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.290|   -0.290|-341.105| -353.795|    99.30%|   0:00:02.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.286|   -0.286|-340.540| -353.230|    99.31%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.286|   -0.286|-340.400| -353.090|    99.31%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.286|   -0.286|-340.405| -353.095|    99.31%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.4 real=0:00:04.0 mem=1606.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.153|   -0.286| -12.690| -353.095|    99.31%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[21]                                            |
|  -0.139|   -0.286| -12.579| -352.984|    99.31%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[28]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1606.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.6 real=0:00:04.0 mem=1606.1M) ***
** GigaOpt Optimizer WNS Slack -0.286 TNS Slack -352.984 Density 99.31
*** Starting refinePlace (0:09:05 mem=1606.1M) ***
Total net bbox length = 4.582e+05 (2.052e+05 2.530e+05) (ext = 1.743e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.582e+05 (2.052e+05 2.530e+05) (ext = 1.743e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1606.1MB
*** Finished refinePlace (0:09:05 mem=1606.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1606.1M)


Density : 0.9931
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1606.1M) ***
** GigaOpt Optimizer WNS Slack -0.286 TNS Slack -352.984 Density 99.31
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 198 constrained nets 
Layer 7 has 292 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:05.7 real=0:00:06.0 mem=1606.1M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.293 -> -0.286 (bump = -0.007)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -362.332 -> -352.884
Begin: GigaOpt TNS recovery
Info: 94 nets with fixed/cover wires excluded.
Info: 198 clock nets excluded from IPO operation.
*info: 198 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 94 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.286 TNS Slack -352.984 Density 99.31
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.286|   -0.286|-340.405| -352.984|    99.31%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.286|   -0.286|-334.869| -347.448|    99.31%|   0:00:03.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.286|   -0.286|-332.819| -345.398|    99.31%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.286|   -0.286|-323.837| -336.416|    99.31%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.286|   -0.286|-323.810| -336.389|    99.31%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.286|   -0.286|-312.411| -324.990|    99.32%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.286|   -0.286|-312.082| -324.661|    99.32%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.286|   -0.286|-312.051| -324.631|    99.32%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.286|   -0.286|-298.541| -311.120|    99.33%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.286|   -0.286|-298.413| -310.992|    99.33%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.286|   -0.286|-298.410| -310.989|    99.33%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.286|   -0.286|-289.403| -301.982|    99.34%|   0:00:02.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_17_/D                             |
|  -0.286|   -0.286|-289.253| -301.832|    99.34%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_17_/D                             |
|  -0.286|   -0.286|-289.214| -301.793|    99.34%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_17_/D                             |
|  -0.286|   -0.286|-288.392| -300.971|    99.34%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.286|   -0.286|-288.284| -300.863|    99.35%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.286|   -0.286|-282.913| -295.492|    99.36%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/D                             |
|  -0.286|   -0.286|-280.783| -293.362|    99.36%|   0:00:02.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_2_/D                              |
|  -0.286|   -0.286|-280.757| -293.336|    99.36%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_2_/D                              |
|  -0.286|   -0.286|-280.706| -293.285|    99.36%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_2_/D                              |
|  -0.286|   -0.286|-275.701| -288.280|    99.37%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.286|   -0.286|-275.531| -288.111|    99.37%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.287|   -0.287|-271.595| -284.174|    99.38%|   0:00:02.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_8_/D                              |
|  -0.287|   -0.287|-271.468| -284.047|    99.38%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_8_/D                              |
|  -0.287|   -0.287|-271.442| -284.022|    99.38%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_8_/D                              |
|  -0.287|   -0.287|-265.448| -278.027|    99.39%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
|  -0.287|   -0.287|-265.319| -277.899|    99.39%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
|  -0.287|   -0.287|-260.189| -272.768|    99.41%|   0:00:02.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_50_/D                           |
|  -0.287|   -0.287|-259.159| -271.738|    99.42%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_15_/D                           |
|  -0.287|   -0.287|-257.072| -269.651|    99.42%|   0:00:02.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_51_/D                             |
|  -0.287|   -0.287|-256.274| -268.854|    99.43%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
|  -0.287|   -0.287|-256.198| -268.777|    99.43%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
|  -0.287|   -0.287|-256.173| -268.752|    99.43%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
|  -0.287|   -0.287|-256.148| -268.727|    99.43%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
|  -0.287|   -0.287|-254.368| -266.948|    99.43%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_14_/D                           |
|  -0.287|   -0.287|-253.737| -266.317|    99.44%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.287|   -0.287|-253.663| -266.242|    99.44%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.287|   -0.287|-252.325| -264.905|    99.45%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_31_/D                           |
|  -0.287|   -0.287|-252.286| -264.865|    99.45%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_31_/D                           |
|  -0.287|   -0.287|-251.850| -264.430|    99.45%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_24_/D                           |
|  -0.287|   -0.287|-251.231| -263.810|    99.45%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_1_/D                            |
|  -0.287|   -0.287|-251.064| -263.643|    99.45%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_1_/D                            |
|  -0.287|   -0.287|-250.343| -262.922|    99.46%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_25_/D                           |
|  -0.287|   -0.287|-250.293| -262.873|    99.46%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_25_/D                           |
|  -0.287|   -0.287|-250.084| -262.663|    99.46%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_4_/D                            |
|  -0.287|   -0.287|-250.040| -262.619|    99.46%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_10_/D                           |
|  -0.287|   -0.287|-250.034| -262.614|    99.46%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -0.287|   -0.287|-250.034| -262.614|    99.46%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.4 real=0:00:36.0 mem=1606.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.139|   -0.287| -12.579| -262.614|    99.46%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[28]                                            |
|  -0.139|   -0.287| -11.602| -261.637|    99.47%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[5]                                             |
|  -0.139|   -0.287| -11.057| -261.092|    99.48%|   0:00:01.0| 1606.1M|   WC_VIEW|  default| out[26]                                            |
|  -0.139|   -0.287| -10.877| -260.911|    99.49%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[39]                                            |
|  -0.139|   -0.287| -10.384| -260.418|    99.50%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[156]                                           |
|  -0.139|   -0.287|  -9.834| -259.869|    99.51%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[70]                                            |
|  -0.139|   -0.287|  -9.779| -259.813|    99.51%|   0:00:01.0| 1606.1M|   WC_VIEW|  default| out[52]                                            |
|  -0.139|   -0.287|  -9.779| -259.813|    99.51%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[28]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1606.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.2 real=0:00:38.0 mem=1606.1M) ***
** GigaOpt Optimizer WNS Slack -0.287 TNS Slack -259.813 Density 99.51
*** Starting refinePlace (0:09:46 mem=1606.1M) ***
Total net bbox length = 4.587e+05 (2.054e+05 2.533e+05) (ext = 1.743e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.587e+05 (2.054e+05 2.533e+05) (ext = 1.743e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1606.1MB
*** Finished refinePlace (0:09:46 mem=1606.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1606.1M)


Density : 0.9951
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1606.1M) ***
** GigaOpt Optimizer WNS Slack -0.287 TNS Slack -259.813 Density 99.51
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 198 constrained nets 
Layer 7 has 292 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:38.4 real=0:00:38.0 mem=1606.1M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.169%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 94 nets with fixed/cover wires excluded.
Info: 198 clock nets excluded from IPO operation.
*info: 198 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 94 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.287 TNS Slack -259.813 Density 99.51
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.287|   -0.287|-250.034| -259.813|    99.51%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.287|   -0.287|-249.972| -259.751|    99.51%|   0:00:02.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.287|   -0.287|-249.972| -259.751|    99.51%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_56_/D                             |
|  -0.287|   -0.287|-249.972| -259.751|    99.51%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_0_/D                            |
|  -0.287|   -0.287|-249.972| -259.751|    99.51%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:03.0 mem=1606.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.139|   -0.287|  -9.779| -259.751|    99.51%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[28]                                            |
|  -0.139|   -0.287|  -9.779| -259.751|    99.51%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[28]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1606.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.9 real=0:00:03.0 mem=1606.1M) ***
** GigaOpt Optimizer WNS Slack -0.287 TNS Slack -259.751 Density 99.51
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 198 constrained nets 
Layer 7 has 292 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1606.1M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:06:39, real = 0:06:39, mem = 1444.2M, totSessionCpu=0:09:53 **
** Profile ** Start :  cpu=0:00:00.0, mem=1444.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1444.2M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1452.2M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1452.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.287  | -0.287  | -0.139  |
|           TNS (ns):|-259.750 |-249.971 | -9.779  |
|    Violating Paths:|  1942   |  1782   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.033%
       (99.511% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1452.2M
Info: 94 nets with fixed/cover wires excluded.
Info: 198 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1183.45MB/1183.45MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1191.04MB/1191.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1191.07MB/1191.07MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-17 22:54:10 (2025-Feb-18 06:54:10 GMT)
2025-Feb-17 22:54:10 (2025-Feb-18 06:54:10 GMT): 10%
2025-Feb-17 22:54:10 (2025-Feb-18 06:54:10 GMT): 20%
2025-Feb-17 22:54:10 (2025-Feb-18 06:54:10 GMT): 30%
2025-Feb-17 22:54:10 (2025-Feb-18 06:54:10 GMT): 40%
2025-Feb-17 22:54:10 (2025-Feb-18 06:54:10 GMT): 50%
2025-Feb-17 22:54:10 (2025-Feb-18 06:54:10 GMT): 60%
2025-Feb-17 22:54:10 (2025-Feb-18 06:54:10 GMT): 70%
2025-Feb-17 22:54:10 (2025-Feb-18 06:54:10 GMT): 80%
2025-Feb-17 22:54:10 (2025-Feb-18 06:54:10 GMT): 90%

Finished Levelizing
2025-Feb-17 22:54:10 (2025-Feb-18 06:54:10 GMT)

Starting Activity Propagation
2025-Feb-17 22:54:10 (2025-Feb-18 06:54:10 GMT)
2025-Feb-17 22:54:10 (2025-Feb-18 06:54:10 GMT): 10%
2025-Feb-17 22:54:11 (2025-Feb-18 06:54:11 GMT): 20%

Finished Activity Propagation
2025-Feb-17 22:54:11 (2025-Feb-18 06:54:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1197.19MB/1197.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-17 22:54:11 (2025-Feb-18 06:54:11 GMT)
 ... Calculating switching power
2025-Feb-17 22:54:11 (2025-Feb-18 06:54:11 GMT): 10%
2025-Feb-17 22:54:11 (2025-Feb-18 06:54:11 GMT): 20%
2025-Feb-17 22:54:12 (2025-Feb-18 06:54:12 GMT): 30%
2025-Feb-17 22:54:12 (2025-Feb-18 06:54:12 GMT): 40%
2025-Feb-17 22:54:12 (2025-Feb-18 06:54:12 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-17 22:54:12 (2025-Feb-18 06:54:12 GMT): 60%
2025-Feb-17 22:54:13 (2025-Feb-18 06:54:13 GMT): 70%
2025-Feb-17 22:54:14 (2025-Feb-18 06:54:14 GMT): 80%
2025-Feb-17 22:54:14 (2025-Feb-18 06:54:14 GMT): 90%

Finished Calculating power
2025-Feb-17 22:54:15 (2025-Feb-18 06:54:15 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1197.50MB/1197.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1197.50MB/1197.50MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1197.53MB/1197.53MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-17 22:54:15 (2025-Feb-18 06:54:15 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.83762857 	   64.1084%
Total Switching Power:      45.20467262 	   34.5668%
Total Leakage Power:         1.73240650 	    1.3247%
Total Power:               130.77470776
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          42.3       3.174      0.3202       45.79       35.02
Macro                                  0           0       0.359       0.359      0.2745
IO                                     0           0           0           0           0
Combinational                      37.08        33.8       1.023        71.9       54.98
Clock (Combinational)              4.461        8.23     0.03024       12.72       9.727
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.84        45.2       1.732       130.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.84        45.2       1.732       130.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.461        8.23     0.03024       12.72       9.727
-----------------------------------------------------------------------------------------
Total                              4.461        8.23     0.03024       12.72       9.727
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_8 (CKBD16): 	    0.1605
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1350 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.17497e-10 F
* 		Total instances in design: 61584
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 30919
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1202.96MB/1202.96MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.287  TNS Slack -259.751 Density 99.51
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.51%|        -|  -0.287|-259.751|   0:00:00.0| 1601.0M|
|    99.51%|        0|  -0.287|-259.751|   0:00:04.0| 1601.0M|
|    99.51%|        0|  -0.287|-259.751|   0:00:12.0| 1601.0M|
|    99.47%|       53|  -0.287|-257.648|   0:00:25.0| 1598.0M|
|    99.47%|        0|  -0.287|-257.648|   0:00:01.0| 1598.0M|
|    99.08%|     1725|  -0.287|-256.634|   0:00:15.0| 1601.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.287  TNS Slack -256.634 Density 99.08
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 198 constrained nets 
Layer 7 has 292 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:58.1) (real = 0:00:58.0) **
Executing incremental physical updates
*** Starting refinePlace (0:10:59 mem=1566.7M) ***
Total net bbox length = 4.587e+05 (2.053e+05 2.534e+05) (ext = 1.743e+04)
Density distribution unevenness ratio = 2.513%
Density distribution unevenness ratio = 2.284%
Move report: Timing Driven Placement moves 49000 insts, mean move: 1.19 um, max move: 30.00 um
	Max move on inst (core_instance/mac_array_instance/FE_OCPC1846_q_temp_157_): (197.00, 325.00) --> (190.40, 301.60)
	Runtime: CPU: 0:00:10.2 REAL: 0:00:10.0 MEM: 1566.7MB
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.559e+05 (2.053e+05 2.506e+05) (ext = 1.742e+04)
Runtime: CPU: 0:00:10.3 REAL: 0:00:10.0 MEM: 1566.7MB
*** Finished refinePlace (0:11:09 mem=1566.7M) ***
Checking setup slack degradation ...
Info: 94 nets with fixed/cover wires excluded.
Info: 198 clock nets excluded from IPO operation.
Info: 94 nets with fixed/cover wires excluded.
Info: 198 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.287|   -0.287|-256.634| -256.634|    99.08%|   0:00:00.0| 1601.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=1601.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1601.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 198 constrained nets 
Layer 7 has 292 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1298.54MB/1298.54MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1298.54MB/1298.54MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1298.54MB/1298.54MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-17 22:55:30 (2025-Feb-18 06:55:30 GMT)
2025-Feb-17 22:55:30 (2025-Feb-18 06:55:30 GMT): 10%
2025-Feb-17 22:55:30 (2025-Feb-18 06:55:30 GMT): 20%
2025-Feb-17 22:55:30 (2025-Feb-18 06:55:30 GMT): 30%
2025-Feb-17 22:55:30 (2025-Feb-18 06:55:30 GMT): 40%
2025-Feb-17 22:55:30 (2025-Feb-18 06:55:30 GMT): 50%
2025-Feb-17 22:55:30 (2025-Feb-18 06:55:30 GMT): 60%
2025-Feb-17 22:55:30 (2025-Feb-18 06:55:30 GMT): 70%
2025-Feb-17 22:55:30 (2025-Feb-18 06:55:30 GMT): 80%
2025-Feb-17 22:55:30 (2025-Feb-18 06:55:30 GMT): 90%

Finished Levelizing
2025-Feb-17 22:55:30 (2025-Feb-18 06:55:30 GMT)

Starting Activity Propagation
2025-Feb-17 22:55:30 (2025-Feb-18 06:55:30 GMT)
2025-Feb-17 22:55:30 (2025-Feb-18 06:55:30 GMT): 10%
2025-Feb-17 22:55:31 (2025-Feb-18 06:55:31 GMT): 20%

Finished Activity Propagation
2025-Feb-17 22:55:31 (2025-Feb-18 06:55:31 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1298.96MB/1298.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-17 22:55:31 (2025-Feb-18 06:55:31 GMT)
 ... Calculating switching power
2025-Feb-17 22:55:31 (2025-Feb-18 06:55:31 GMT): 10%
2025-Feb-17 22:55:31 (2025-Feb-18 06:55:31 GMT): 20%
2025-Feb-17 22:55:31 (2025-Feb-18 06:55:31 GMT): 30%
2025-Feb-17 22:55:31 (2025-Feb-18 06:55:31 GMT): 40%
2025-Feb-17 22:55:31 (2025-Feb-18 06:55:31 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-17 22:55:32 (2025-Feb-18 06:55:32 GMT): 60%
2025-Feb-17 22:55:33 (2025-Feb-18 06:55:33 GMT): 70%
2025-Feb-17 22:55:33 (2025-Feb-18 06:55:33 GMT): 80%
2025-Feb-17 22:55:34 (2025-Feb-18 06:55:34 GMT): 90%

Finished Calculating power
2025-Feb-17 22:55:35 (2025-Feb-18 06:55:35 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1298.96MB/1298.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1298.96MB/1298.96MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1298.96MB/1298.96MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-17 22:55:35 (2025-Feb-18 06:55:35 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.11814915 	   64.1146%
Total Switching Power:      44.81468084 	   34.5686%
Total Leakage Power:         1.70705637 	    1.3168%
Total Power:               129.63988642
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.32       3.167      0.3202       45.81       35.34
Macro                                  0           0       0.359       0.359      0.2769
IO                                     0           0           0           0           0
Combinational                      36.34       33.42      0.9976       70.75       54.58
Clock (Combinational)              4.461        8.23     0.03024       12.72       9.812
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.12       44.81       1.707       129.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.12       44.81       1.707       129.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.461        8.23     0.03024       12.72       9.812
-----------------------------------------------------------------------------------------
Total                              4.461        8.23     0.03024       12.72       9.812
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_8 (CKBD16): 	    0.1605
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1350 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.15874e-10 F
* 		Total instances in design: 61515
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 30919
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1298.96MB/1298.96MB)

*** Finished Leakage Power Optimization (cpu=0:01:20, real=0:01:19, mem=1449.22M, totSessionCpu=0:11:20).
Extraction called for design 'fullchip' of instances=61515 and nets=32651 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1428.676M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1523.52 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1523.5M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1219.15MB/1219.15MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1219.15MB/1219.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1219.15MB/1219.15MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-17 22:55:42 (2025-Feb-18 06:55:42 GMT)
2025-Feb-17 22:55:42 (2025-Feb-18 06:55:42 GMT): 10%
2025-Feb-17 22:55:42 (2025-Feb-18 06:55:42 GMT): 20%

Finished Activity Propagation
2025-Feb-17 22:55:43 (2025-Feb-18 06:55:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1219.86MB/1219.86MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-17 22:55:43 (2025-Feb-18 06:55:43 GMT)
 ... Calculating switching power
2025-Feb-17 22:55:43 (2025-Feb-18 06:55:43 GMT): 10%
2025-Feb-17 22:55:43 (2025-Feb-18 06:55:43 GMT): 20%
2025-Feb-17 22:55:43 (2025-Feb-18 06:55:43 GMT): 30%
2025-Feb-17 22:55:43 (2025-Feb-18 06:55:43 GMT): 40%
2025-Feb-17 22:55:43 (2025-Feb-18 06:55:43 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-17 22:55:44 (2025-Feb-18 06:55:44 GMT): 60%
2025-Feb-17 22:55:44 (2025-Feb-18 06:55:44 GMT): 70%
2025-Feb-17 22:55:45 (2025-Feb-18 06:55:45 GMT): 80%
2025-Feb-17 22:55:46 (2025-Feb-18 06:55:46 GMT): 90%

Finished Calculating power
2025-Feb-17 22:55:46 (2025-Feb-18 06:55:46 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1219.86MB/1219.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1219.86MB/1219.86MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1219.86MB/1219.86MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-17 22:55:46 (2025-Feb-18 06:55:46 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.11772505 	   64.1145%
Total Switching Power:      44.81468084 	   34.5687%
Total Leakage Power:         1.70705637 	    1.3168%
Total Power:               129.63946230
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.32       3.167      0.3202       45.81       35.34
Macro                                  0           0       0.359       0.359      0.2769
IO                                     0           0           0           0           0
Combinational                      36.34       33.42      0.9976       70.75       54.58
Clock (Combinational)              4.461        8.23     0.03024       12.72       9.812
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.12       44.81       1.707       129.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.12       44.81       1.707       129.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.461        8.23     0.03024       12.72       9.812
-----------------------------------------------------------------------------------------
Total                              4.461        8.23     0.03024       12.72       9.812
-----------------------------------------------------------------------------------------
Total leakage power = 1.70706 mW
Cell usage statistics:  
Library tcbn65gpluswc , 61515 cells ( 100.000000%) , 1.70706 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1223.13MB/1223.13MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:18, real = 0:08:18, mem = 1447.2M, totSessionCpu=0:11:32 **
** Profile ** Start :  cpu=0:00:00.0, mem=1447.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1447.2M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1457.2M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1449.2M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1449.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.287  | -0.287  | -0.143  |
|           TNS (ns):|-257.257 |-247.091 | -10.166 |
|    Violating Paths:|  1886   |  1726   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.602%
       (99.080% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1449.2M
**optDesign ... cpu = 0:08:19, real = 0:08:19, mem = 1447.2M, totSessionCpu=0:11:33 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          11  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 22 warning(s), 11 error(s)

**ccopt_design ... cpu = 0:10:11, real = 0:10:11, mem = 1380.7M, totSessionCpu=0:11:34 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1386.7M, totSessionCpu=0:11:35 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1386.7M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 545
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 545
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:36 mem=1386.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:00:10.8 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.8 real=0:00:06.0 totSessionCpu=0:00:10.8 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [40490 node(s), 63355 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.5 real=0:00:07.0 totSessionCpu=0:00:12.5 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:08.1 real=0:00:09.0 totSessionCpu=0:11:44 mem=1386.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1386.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1394.7M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1394.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1394.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1394.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.287  | -0.287  | -0.143  |
|           TNS (ns):|-257.257 |-247.091 | -10.166 |
|    Violating Paths:|  1886   |  1726   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.338  | -0.133  | -0.338  |
|           TNS (ns):|-191.011 | -4.118  |-188.169 |
|    Violating Paths:|  1360   |   98    |  1300   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.602%
       (99.080% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1396.7M, totSessionCpu=0:11:47 **
*info: Run optDesign holdfix with 1 thread.
Info: 94 nets with fixed/cover wires excluded.
Info: 198 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:11.8 real=0:00:12.0 totSessionCpu=0:11:48 mem=1623.4M density=99.080% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3382
      TNS :    -191.0112
      #VP :         1360
  Density :      99.080%
------------------------------------------------------------------------------------------
 cpu=0:00:12.2 real=0:00:13.0 totSessionCpu=0:11:48 mem=1623.4M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3382
      TNS :    -191.0112
      #VP :         1360
  Density :      99.080%
------------------------------------------------------------------------------------------
 cpu=0:00:12.3 real=0:00:13.0 totSessionCpu=0:11:48 mem=1623.4M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:12.5 real=0:00:13.0 totSessionCpu=0:11:48 mem=1623.4M density=99.080% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2021 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:12.6 real=0:00:13.0 totSessionCpu=0:11:48 mem=1623.4M density=99.080%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1460.5M, totSessionCpu=0:11:49 **
** Profile ** Start :  cpu=0:00:00.0, mem=1460.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1460.5M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:04.0 totSessionCpu=0:00:18.0 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-1:00.-4, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:06.3, mem=1460.5M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1446.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1446.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.287  | -0.287  | -0.143  |
|           TNS (ns):|-257.257 |-247.091 | -10.166 |
|    Violating Paths:|  1886   |  1726   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.338  | -0.133  | -0.338  |
|           TNS (ns):|-191.011 | -4.118  |-188.169 |
|    Violating Paths:|  1360   |   98    |  1300   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.602%
       (99.080% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1446.5M
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1444.4M, totSessionCpu=0:11:56 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat/fullchip.v.gz" ...
Saving AAE Data ...
Saving /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/scheduling_file.cts in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1444.5M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.00 (MB), peak = 1306.08 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1403.7M, init mem=1403.7M)
Overlapping with other instance:	39160
Orientation Violation:	30710
*info: Placed = 61515          (Fixed = 93)
*info: Unplaced = 0           
Placement Density:99.08%(208558/210495)
Finished checkPlace (cpu: total=0:00:00.7, vio checks=0:00:00.2; mem=1403.7M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (94) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1403.7M) ***
#Start route 198 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Feb 17 23:13:30 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory4_reg_45_ connects to NET core_instance/CTS_189 at location ( 42.300 248.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/Q_reg_45_ connects to NET core_instance/CTS_189 at location ( 39.700 246.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/Q_reg_21_ connects to NET core_instance/CTS_189 at location ( 44.900 246.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory2_reg_45_ connects to NET core_instance/CTS_189 at location ( 47.100 241.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory2_reg_16_ connects to NET core_instance/CTS_189 at location ( 43.700 239.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory0_reg_45_ connects to NET core_instance/CTS_189 at location ( 38.900 242.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory5_reg_16_ connects to NET core_instance/CTS_189 at location ( 33.300 239.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/Q_reg_59_ connects to NET core_instance/CTS_189 at location ( 24.100 241.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory6_reg_45_ connects to NET core_instance/CTS_189 at location ( 31.900 241.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory7_reg_16_ connects to NET core_instance/CTS_189 at location ( 39.700 241.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory1_reg_59_ connects to NET core_instance/CTS_189 at location ( 48.500 266.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory1_reg_53_ connects to NET core_instance/CTS_189 at location ( 42.700 268.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/Q_reg_53_ connects to NET core_instance/CTS_189 at location ( 40.300 264.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory6_reg_59_ connects to NET core_instance/CTS_189 at location ( 43.300 263.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory4_reg_59_ connects to NET core_instance/CTS_189 at location ( 40.900 257.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory2_reg_59_ connects to NET core_instance/CTS_189 at location ( 38.700 261.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory1_reg_51_ connects to NET core_instance/CTS_189 at location ( 36.700 270.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory7_reg_59_ connects to NET core_instance/CTS_189 at location ( 36.900 270.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory6_reg_51_ connects to NET core_instance/CTS_189 at location ( 33.900 274.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory5_reg_51_ connects to NET core_instance/CTS_189 at location ( 28.700 273.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_189 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_187 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_186 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_185 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_183 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_52 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_51 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_50 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_49 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/qmem_instance/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_172 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/kmem_instance/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_171 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_170 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_169 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_168 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_167 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/kmem_instance/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32649 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10507. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9823. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10336. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_9824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10012 core_instance/psum_mem_instance/FE_OFC422_n480. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_9839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_9484. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10703. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10019 core_instance/psum_mem_instance/memory7_reg_65_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10020 FILLER_9840. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10022 core_instance/psum_mem_instance/memory0_reg_76_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10023 FILLER_10024. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10026 core_instance/psum_mem_instance/memory7_reg_71_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10028 FILLER_10710. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 25839 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1177.61 (MB), peak = 1306.08 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 354.120 189.090 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 354.120 187.290 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 345.120 183.690 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.920 201.690 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 353.920 192.690 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 352.920 181.890 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 349.675 190.710 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.475 196.110 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 350.075 192.510 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 349.475 187.110 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.675 197.910 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 361.320 187.290 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.120 189.090 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 351.675 194.310 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.675 185.310 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 346.075 188.910 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 344.675 196.110 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.475 194.310 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 351.675 196.110 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.675 183.510 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#92 routed nets are extracted.
#    91 (0.28%) extracted nets are partially routed.
#2 routed nets are imported.
#104 (0.32%) nets are without wires.
#32453 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32651.
#
#Number of eco nets is 91
#
#Start data preparation...
#
#Data preparation is done on Mon Feb 17 23:13:34 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Feb 17 23:13:35 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.33%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.15%
#  Metal 4        V        2084         318       25440     0.62%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2402           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         600           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  15076       2.51%  203520    11.80%
#
#  198 nets (0.61%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1182.30 (MB), peak = 1306.08 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1219.43 (MB), peak = 1306.08 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.54 (MB), peak = 1306.08 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
#Total number of nets with skipped attribute = 32327 (skipped).
#Total number of routable nets = 198.
#Total number of nets in the design = 32651.
#
#192 routable nets have only global wires.
#6 routable nets have only detail routed wires.
#32327 skipped nets have only detail routed wires.
#192 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                192               0  
#------------------------------------------------
#        Total                192               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                198                372           31955  
#-------------------------------------------------------------------
#        Total                198                372           31955  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 34986 um.
#Total half perimeter of net bounding box = 10739 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 525 um.
#Total wire length on LAYER M3 = 19935 um.
#Total wire length on LAYER M4 = 14370 um.
#Total wire length on LAYER M5 = 138 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15098
#Total number of multi-cut vias = 68 (  0.5%)
#Total number of single cut vias = 15030 ( 99.5%)
#Up-Via Summary (total 15098):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5294 ( 98.7%)        68 (  1.3%)       5362
#  Metal 2        4635 (100.0%)         0 (  0.0%)       4635
#  Metal 3        5009 (100.0%)         0 (  0.0%)       5009
#  Metal 4          90 (100.0%)         0 (  0.0%)         90
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                15030 ( 99.5%)        68 (  0.5%)      15098 
#
#Total number of involved priority nets 192
#Maximum src to sink distance for priority net 476.0
#Average of max src_to_sink distance for priority net 55.3
#Average of ave src_to_sink distance for priority net 33.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1219.79 (MB), peak = 1306.08 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1193.87 (MB), peak = 1306.08 (MB)
#Start Track Assignment.
#Done with 1723 horizontal wires in 2 hboxes and 838 vertical wires in 2 hboxes.
#Done with 29 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 36404 um.
#Total half perimeter of net bounding box = 10739 um.
#Total wire length on LAYER M1 = 1304 um.
#Total wire length on LAYER M2 = 526 um.
#Total wire length on LAYER M3 = 19911 um.
#Total wire length on LAYER M4 = 14476 um.
#Total wire length on LAYER M5 = 171 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14803
#Total number of multi-cut vias = 68 (  0.5%)
#Total number of single cut vias = 14735 ( 99.5%)
#Up-Via Summary (total 14803):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5159 ( 98.7%)        68 (  1.3%)       5227
#  Metal 2        4499 (100.0%)         0 (  0.0%)       4499
#  Metal 3        4988 (100.0%)         0 (  0.0%)       4988
#  Metal 4          87 (100.0%)         0 (  0.0%)         87
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                14735 ( 99.5%)        68 (  0.5%)      14803 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1208.66 (MB), peak = 1306.08 (MB)
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 38.03 (MB)
#Total memory = 1208.66 (MB)
#Peak memory = 1306.08 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.7% of the total area was rechecked for DRC, and 68.7% required routing.
#    number of violations = 20
#
#    By Layer and Type :
#	          Short   CutSpc   CShort   Totals
#	M1           17        1        1       19
#	M2            1        0        0        1
#	Totals       18        1        1       20
#3997 out of 61515 instances need to be verified(marked ipoed).
#61.5% of the total area is being checked for drcs
#61.5% of the total area was checked
#    number of violations = 20
#
#    By Layer and Type :
#	          Short   CutSpc   CShort   Totals
#	M1           17        1        1       19
#	M2            1        0        0        1
#	Totals       18        1        1       20
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1235.62 (MB), peak = 1306.08 (MB)
#start 1st optimization iteration ...
#    number of violations = 7
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            1        1        5        7
#	Totals        1        1        5        7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.63 (MB), peak = 1306.08 (MB)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1215.87 (MB), peak = 1306.08 (MB)
#start 3rd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1215.88 (MB), peak = 1306.08 (MB)
#start 4th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1216.02 (MB), peak = 1306.08 (MB)
#start 5th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1216.02 (MB), peak = 1306.08 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 29419 um.
#Total half perimeter of net bounding box = 10739 um.
#Total wire length on LAYER M1 = 88 um.
#Total wire length on LAYER M2 = 5116 um.
#Total wire length on LAYER M3 = 14999 um.
#Total wire length on LAYER M4 = 9194 um.
#Total wire length on LAYER M5 = 6 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12415
#Total number of multi-cut vias = 179 (  1.4%)
#Total number of single cut vias = 12236 ( 98.6%)
#Up-Via Summary (total 12415):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5237 ( 96.7%)       179 (  3.3%)       5416
#  Metal 2        4290 (100.0%)         0 (  0.0%)       4290
#  Metal 3        2705 (100.0%)         0 (  0.0%)       2705
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                12236 ( 98.6%)       179 (  1.4%)      12415 
#
#Total number of DRC violations = 3
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 3
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = -7.27 (MB)
#Total memory = 1201.39 (MB)
#Peak memory = 1306.08 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = -7.27 (MB)
#Total memory = 1201.39 (MB)
#Peak memory = 1306.08 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:00
#Elapsed time = 00:01:00
#Increased memory = -8.91 (MB)
#Total memory = 1155.08 (MB)
#Peak memory = 1306.08 (MB)
#Number of warnings = 85
#Total number of warnings = 115
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Feb 17 23:14:30 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Feb 17 23:14:30 2025
#
#Generating timing data, please wait...
#32525 total nets, 198 already routed, 198 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1488.79 CPU=0:00:03.6 REAL=0:00:03.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1137.46 (MB), peak = 1306.08 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_29147.tif.gz ...
#Read in timing information for 243 ports, 30596 instances from timing file .timing_file_29147.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32649 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 25839 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#364/32525 = 1% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1132.41 (MB), peak = 1306.08 (MB)
#Merging special wires...
#Number of eco nets is 790
#
#Start data preparation...
#
#Data preparation is done on Mon Feb 17 23:14:42 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Feb 17 23:14:42 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.33%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.15%
#  Metal 4        V        2084         318       25440     0.62%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2402           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         600           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  15076       2.51%  203520    11.80%
#
#  198 nets (0.61%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1136.02 (MB), peak = 1306.08 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1138.23 (MB), peak = 1306.08 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1242.69 (MB), peak = 1306.08 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1262.86 (MB), peak = 1306.08 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
#Total number of routable nets = 32525.
#Total number of nets in the design = 32651.
#
#31653 routable nets have only global wires.
#872 routable nets have only detail routed wires.
#372 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#198 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                372           31281  
#------------------------------------------------
#        Total                372           31281  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                198                372           31955  
#-------------------------------------------------------------------
#        Total                198                372           31955  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     21(0.68%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.68%)
#   Metal 2    441(1.76%)    151(0.60%)     28(0.11%)      8(0.03%)   (2.50%)
#   Metal 3      1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4     12(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    475(0.26%)    151(0.08%)     28(0.02%)      8(0.00%)   (0.37%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
#  Overflow after GR: 0.03% H + 0.63% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 522757 um.
#Total half perimeter of net bounding box = 496059 um.
#Total wire length on LAYER M1 = 94 um.
#Total wire length on LAYER M2 = 150468 um.
#Total wire length on LAYER M3 = 199830 um.
#Total wire length on LAYER M4 = 110463 um.
#Total wire length on LAYER M5 = 24174 um.
#Total wire length on LAYER M6 = 1395 um.
#Total wire length on LAYER M7 = 13389 um.
#Total wire length on LAYER M8 = 22944 um.
#Total number of vias = 191634
#Total number of multi-cut vias = 179 (  0.1%)
#Total number of single cut vias = 191455 ( 99.9%)
#Up-Via Summary (total 191634):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      101290 ( 99.8%)       179 (  0.2%)     101469
#  Metal 2       64370 (100.0%)         0 (  0.0%)      64370
#  Metal 3       13840 (100.0%)         0 (  0.0%)      13840
#  Metal 4        4384 (100.0%)         0 (  0.0%)       4384
#  Metal 5        2777 (100.0%)         0 (  0.0%)       2777
#  Metal 6        2710 (100.0%)         0 (  0.0%)       2710
#  Metal 7        2084 (100.0%)         0 (  0.0%)       2084
#-----------------------------------------------------------
#               191455 ( 99.9%)       179 (  0.1%)     191634 
#
#Max overcon = 11 tracks.
#Total overcon = 0.37%.
#Worst layer Gcell overcon rate = 0.05%.
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1262.96 (MB), peak = 1306.08 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.76 (MB), peak = 1306.08 (MB)
#Start Track Assignment.
#Done with 38358 horizontal wires in 2 hboxes and 36356 vertical wires in 2 hboxes.
#Done with 7270 horizontal wires in 2 hboxes and 6829 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 549813 um.
#Total half perimeter of net bounding box = 496059 um.
#Total wire length on LAYER M1 = 20605 um.
#Total wire length on LAYER M2 = 148438 um.
#Total wire length on LAYER M3 = 207270 um.
#Total wire length on LAYER M4 = 110938 um.
#Total wire length on LAYER M5 = 24537 um.
#Total wire length on LAYER M6 = 1406 um.
#Total wire length on LAYER M7 = 13564 um.
#Total wire length on LAYER M8 = 23054 um.
#Total number of vias = 191634
#Total number of multi-cut vias = 179 (  0.1%)
#Total number of single cut vias = 191455 ( 99.9%)
#Up-Via Summary (total 191634):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      101290 ( 99.8%)       179 (  0.2%)     101469
#  Metal 2       64370 (100.0%)         0 (  0.0%)      64370
#  Metal 3       13840 (100.0%)         0 (  0.0%)      13840
#  Metal 4        4384 (100.0%)         0 (  0.0%)       4384
#  Metal 5        2777 (100.0%)         0 (  0.0%)       2777
#  Metal 6        2710 (100.0%)         0 (  0.0%)       2710
#  Metal 7        2084 (100.0%)         0 (  0.0%)       2084
#-----------------------------------------------------------
#               191455 ( 99.9%)       179 (  0.1%)     191634 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1186.79 (MB), peak = 1306.08 (MB)
#
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 58.96 (MB)
#Total memory = 1186.79 (MB)
#Peak memory = 1306.08 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 10172
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          550      149     1809      158     3325      630      170     6791
#	M2         1496      917      925        0        0        0       42     3380
#	M3            1        0        0        0        0        0        0        1
#	Totals     2047     1066     2734      158     3325      630      212    10172
#cpu time = 00:05:14, elapsed time = 00:05:14, memory = 1249.98 (MB), peak = 1306.08 (MB)
#start 1st optimization iteration ...
#    completing 10% with 9893 violations
#    cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1246.69 (MB), peak = 1306.08 (MB)
#    completing 20% with 9611 violations
#    cpu time = 00:02:03, elapsed time = 00:02:03, memory = 1251.95 (MB), peak = 1306.08 (MB)
#    completing 30% with 9442 violations
#    cpu time = 00:02:54, elapsed time = 00:02:54, memory = 1250.47 (MB), peak = 1306.08 (MB)
#    completing 40% with 9193 violations
#    cpu time = 00:03:45, elapsed time = 00:03:45, memory = 1251.60 (MB), peak = 1306.08 (MB)
#    completing 50% with 8942 violations
#    cpu time = 00:04:57, elapsed time = 00:04:57, memory = 1261.04 (MB), peak = 1312.56 (MB)
#    completing 60% with 8818 violations
#    cpu time = 00:05:54, elapsed time = 00:05:54, memory = 1258.64 (MB), peak = 1312.56 (MB)
#    completing 70% with 8529 violations
#    cpu time = 00:06:54, elapsed time = 00:06:54, memory = 1271.79 (MB), peak = 1312.56 (MB)
#    completing 80% with 8363 violations
#    cpu time = 00:07:49, elapsed time = 00:07:49, memory = 1290.28 (MB), peak = 1312.56 (MB)
#    completing 90% with 8231 violations
#    cpu time = 00:08:26, elapsed time = 00:08:26, memory = 1263.02 (MB), peak = 1312.56 (MB)
#    completing 100% with 8108 violations
#    cpu time = 00:09:05, elapsed time = 00:09:05, memory = 1337.31 (MB), peak = 1337.36 (MB)
#    number of violations = 8108
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          830      244     2935     1003      347        0      206     5565
#	M2          779      717      674        7       26      182       68     2453
#	M3           13        6       47        1        0        9        7       83
#	M4            1        0        1        0        0        1        2        5
#	M5            0        0        1        0        0        0        1        2
#	Totals     1623      967     3658     1011      373      192      284     8108
#cpu time = 00:09:06, elapsed time = 00:09:05, memory = 1337.36 (MB), peak = 1337.36 (MB)
#start 2nd optimization iteration ...
#    completing 10% with 8024 violations
#    cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1289.24 (MB), peak = 1337.36 (MB)
#    completing 20% with 7992 violations
#    cpu time = 00:00:58, elapsed time = 00:00:58, memory = 1309.06 (MB), peak = 1337.36 (MB)
#    completing 30% with 7903 violations
#    cpu time = 00:01:39, elapsed time = 00:01:39, memory = 1281.80 (MB), peak = 1337.36 (MB)
#    completing 40% with 7814 violations
#    cpu time = 00:02:26, elapsed time = 00:02:26, memory = 1325.77 (MB), peak = 1337.36 (MB)
#    completing 50% with 7757 violations
#    cpu time = 00:03:12, elapsed time = 00:03:12, memory = 1303.14 (MB), peak = 1337.36 (MB)
#    completing 60% with 7659 violations
#    cpu time = 00:04:05, elapsed time = 00:04:05, memory = 1272.85 (MB), peak = 1337.36 (MB)
#    completing 70% with 7535 violations
#    cpu time = 00:05:00, elapsed time = 00:05:00, memory = 1301.29 (MB), peak = 1337.36 (MB)
#    completing 80% with 7465 violations
#    cpu time = 00:05:39, elapsed time = 00:05:39, memory = 1277.79 (MB), peak = 1337.36 (MB)
#    completing 90% with 7406 violations
#    cpu time = 00:06:28, elapsed time = 00:06:28, memory = 1308.26 (MB), peak = 1337.36 (MB)
#    completing 100% with 7371 violations
#    cpu time = 00:07:12, elapsed time = 00:07:11, memory = 1275.79 (MB), peak = 1337.36 (MB)
#    number of violations = 7371
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          761      113     2792      903      273        0      205     5047
#	M2          775      583      615        8       30      151       63     2225
#	M3            9        2       58        0        0       20        6       95
#	M4            0        0        3        0        0        1        0        4
#	Totals     1545      698     3468      911      303      172      274     7371
#cpu time = 00:07:12, elapsed time = 00:07:12, memory = 1275.89 (MB), peak = 1337.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 562568 um.
#Total half perimeter of net bounding box = 496059 um.
#Total wire length on LAYER M1 = 2395 um.
#Total wire length on LAYER M2 = 153662 um.
#Total wire length on LAYER M3 = 205749 um.
#Total wire length on LAYER M4 = 137195 um.
#Total wire length on LAYER M5 = 30099 um.
#Total wire length on LAYER M6 = 3177 um.
#Total wire length on LAYER M7 = 9925 um.
#Total wire length on LAYER M8 = 20367 um.
#Total number of vias = 227478
#Total number of multi-cut vias = 2103 (  0.9%)
#Total number of single cut vias = 225375 ( 99.1%)
#Up-Via Summary (total 227478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      106605 ( 99.1%)      1016 (  0.9%)     107621
#  Metal 2       90698 (100.0%)         0 (  0.0%)      90698
#  Metal 3       21126 (100.0%)         0 (  0.0%)      21126
#  Metal 4        4461 (100.0%)         0 (  0.0%)       4461
#  Metal 5         330 ( 23.3%)      1087 ( 76.7%)       1417
#  Metal 6        1193 (100.0%)         0 (  0.0%)       1193
#  Metal 7         962 (100.0%)         0 (  0.0%)        962
#-----------------------------------------------------------
#               225375 ( 99.1%)      2103 (  0.9%)     227478 
#
#Total number of DRC violations = 7371
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 5047
#Total number of violations on LAYER M2 = 2225
#Total number of violations on LAYER M3 = 95
#Total number of violations on LAYER M4 = 4
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:21:33
#Elapsed time = 00:21:32
#Increased memory = 3.78 (MB)
#Total memory = 1190.57 (MB)
#Peak memory = 1337.36 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Feb 17 23:36:35 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1192.56 (MB), peak = 1337.36 (MB)
#
#Start Post Route Wire Spread.
#Done with 6039 horizontal wires in 3 hboxes and 5272 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 567248 um.
#Total half perimeter of net bounding box = 496059 um.
#Total wire length on LAYER M1 = 2395 um.
#Total wire length on LAYER M2 = 154357 um.
#Total wire length on LAYER M3 = 207866 um.
#Total wire length on LAYER M4 = 138649 um.
#Total wire length on LAYER M5 = 30260 um.
#Total wire length on LAYER M6 = 3178 um.
#Total wire length on LAYER M7 = 10008 um.
#Total wire length on LAYER M8 = 20534 um.
#Total number of vias = 227478
#Total number of multi-cut vias = 2103 (  0.9%)
#Total number of single cut vias = 225375 ( 99.1%)
#Up-Via Summary (total 227478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      106605 ( 99.1%)      1016 (  0.9%)     107621
#  Metal 2       90698 (100.0%)         0 (  0.0%)      90698
#  Metal 3       21126 (100.0%)         0 (  0.0%)      21126
#  Metal 4        4461 (100.0%)         0 (  0.0%)       4461
#  Metal 5         330 ( 23.3%)      1087 ( 76.7%)       1417
#  Metal 6        1193 (100.0%)         0 (  0.0%)       1193
#  Metal 7         962 (100.0%)         0 (  0.0%)        962
#-----------------------------------------------------------
#               225375 ( 99.1%)      2103 (  0.9%)     227478 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1231.20 (MB), peak = 1337.36 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 567248 um.
#Total half perimeter of net bounding box = 496059 um.
#Total wire length on LAYER M1 = 2395 um.
#Total wire length on LAYER M2 = 154357 um.
#Total wire length on LAYER M3 = 207866 um.
#Total wire length on LAYER M4 = 138649 um.
#Total wire length on LAYER M5 = 30260 um.
#Total wire length on LAYER M6 = 3178 um.
#Total wire length on LAYER M7 = 10008 um.
#Total wire length on LAYER M8 = 20534 um.
#Total number of vias = 227478
#Total number of multi-cut vias = 2103 (  0.9%)
#Total number of single cut vias = 225375 ( 99.1%)
#Up-Via Summary (total 227478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      106605 ( 99.1%)      1016 (  0.9%)     107621
#  Metal 2       90698 (100.0%)         0 (  0.0%)      90698
#  Metal 3       21126 (100.0%)         0 (  0.0%)      21126
#  Metal 4        4461 (100.0%)         0 (  0.0%)       4461
#  Metal 5         330 ( 23.3%)      1087 ( 76.7%)       1417
#  Metal 6        1193 (100.0%)         0 (  0.0%)       1193
#  Metal 7         962 (100.0%)         0 (  0.0%)        962
#-----------------------------------------------------------
#               225375 ( 99.1%)      2103 (  0.9%)     227478 
#
#
#Start DRC checking..
#    number of violations = 7550
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          771      113     2815      914      287        0      223     5123
#	M2          790      598      682        8       31      153       63     2325
#	M3            9        2       61        0        0       20        6       98
#	M4            0        0        3        0        0        1        0        4
#	Totals     1570      713     3561      922      318      174      292     7550
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1252.99 (MB), peak = 1337.36 (MB)
#CELL_VIEW fullchip,init has 7550 DRC violations
#Total number of DRC violations = 7550
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 5123
#Total number of violations on LAYER M2 = 2325
#Total number of violations on LAYER M3 = 98
#Total number of violations on LAYER M4 = 4
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 179 DRCs
#
#Start Post Route via swapping..
#    number of violations = 7552
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          771      113     2815      914      287        0      223     5123
#	M2          790      598      684        8       31      153       63     2327
#	M3            9        2       61        0        0       20        6       98
#	M4            0        0        3        0        0        1        0        4
#	Totals     1570      713     3563      922      318      174      292     7552
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1194.27 (MB), peak = 1337.36 (MB)
#    number of violations = 7421
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          758      113     2788      114      900      287      104     5064
#	M2          775      568      667       48        8       31      160     2257
#	M3            8        2       61        6        0        0       19       96
#	M4            0        0        3        0        0        0        1        4
#	Totals     1541      683     3519      168      908      318      284     7421
#cpu time = 00:01:14, elapsed time = 00:01:14, memory = 1197.10 (MB), peak = 1337.36 (MB)
#CELL_VIEW fullchip,init has 7421 DRC violations
#Total number of DRC violations = 7421
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 5064
#Total number of violations on LAYER M2 = 2257
#Total number of violations on LAYER M3 = 96
#Total number of violations on LAYER M4 = 4
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 567248 um.
#Total half perimeter of net bounding box = 496059 um.
#Total wire length on LAYER M1 = 2395 um.
#Total wire length on LAYER M2 = 154357 um.
#Total wire length on LAYER M3 = 207866 um.
#Total wire length on LAYER M4 = 138649 um.
#Total wire length on LAYER M5 = 30260 um.
#Total wire length on LAYER M6 = 3178 um.
#Total wire length on LAYER M7 = 10008 um.
#Total wire length on LAYER M8 = 20534 um.
#Total number of vias = 227478
#Total number of multi-cut vias = 142592 ( 62.7%)
#Total number of single cut vias = 84886 ( 37.3%)
#Up-Via Summary (total 227478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79594 ( 74.0%)     28027 ( 26.0%)     107621
#  Metal 2        4987 (  5.5%)     85711 ( 94.5%)      90698
#  Metal 3         258 (  1.2%)     20868 ( 98.8%)      21126
#  Metal 4          15 (  0.3%)      4446 ( 99.7%)       4461
#  Metal 5           0 (  0.0%)      1417 (100.0%)       1417
#  Metal 6          19 (  1.6%)      1174 ( 98.4%)       1193
#  Metal 7          13 (  1.4%)       949 ( 98.6%)        962
#-----------------------------------------------------------
#                84886 ( 37.3%)    142592 ( 62.7%)     227478 
#
#detailRoute Statistics:
#Cpu time = 00:23:13
#Elapsed time = 00:23:13
#Increased memory = 8.58 (MB)
#Total memory = 1195.37 (MB)
#Peak memory = 1337.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:23:45
#Elapsed time = 00:23:45
#Increased memory = -8.31 (MB)
#Total memory = 1146.77 (MB)
#Peak memory = 1337.36 (MB)
#Number of warnings = 1
#Total number of warnings = 116
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Feb 17 23:38:15 2025
#
#routeDesign: cpu time = 00:24:46, elapsed time = 00:24:46, memory = 1146.77 (MB), peak = 1337.36 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=61515 and nets=32651 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1444.1M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1514.0M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1514.0M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 1514.0M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1514.0M)
Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 1514.0M)
Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1518.0M)
Extracted 70.0007% (CPU Time= 0:00:02.7  MEM= 1518.0M)
Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 1518.0M)
Extracted 90.0004% (CPU Time= 0:00:04.3  MEM= 1518.0M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1518.0M)
Number of Extracted Resistors     : 562411
Number of Extracted Ground Cap.   : 548860
Number of Extracted Coupling Cap. : 871844
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1482.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:06.0  MEM: 1482.027M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1475.4M, totSessionCpu=0:40:20 **
#Created 847 library cell signatures
#Created 32651 NETS and 0 SPECIALNETS signatures
#Created 61516 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.02 (MB), peak = 1337.36 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.02 (MB), peak = 1337.36 (MB)
Begin checking placement ... (start mem=1476.7M, init mem=1476.7M)
Overlapping with other instance:	39103
Orientation Violation:	30710
Placement Blockage Violation:	38
*info: Placed = 61515          (Fixed = 93)
*info: Unplaced = 0           
Placement Density:99.08%(208558/210495)
Finished checkPlace (cpu: total=0:00:00.8, vio checks=0:00:00.3; mem=1476.7M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30596

Instance distribution across the VT partitions:

 LVT : inst = 14539 (47.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14539 (47.5%)

 HVT : inst = 16057 (52.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16057 (52.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=61515 and nets=32651 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1468.6M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1524.6M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1524.6M)
Extracted 30.0004% (CPU Time= 0:00:01.3  MEM= 1524.6M)
Extracted 40.0006% (CPU Time= 0:00:01.5  MEM= 1524.6M)
Extracted 50.0005% (CPU Time= 0:00:01.7  MEM= 1524.6M)
Extracted 60.0004% (CPU Time= 0:00:02.1  MEM= 1528.6M)
Extracted 70.0007% (CPU Time= 0:00:02.5  MEM= 1528.6M)
Extracted 80.0006% (CPU Time= 0:00:03.1  MEM= 1528.6M)
Extracted 90.0004% (CPU Time= 0:00:03.9  MEM= 1528.6M)
Extracted 100% (CPU Time= 0:00:04.6  MEM= 1528.6M)
Number of Extracted Resistors     : 562411
Number of Extracted Ground Cap.   : 548860
Number of Extracted Coupling Cap. : 871844
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1508.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.9  Real Time: 0:00:05.0  MEM: 1508.543M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:00:24.3 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:00:24.3 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32651,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1608.94 CPU=0:00:07.6 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
*** CDM Built up (cpu=0:00:08.4  real=0:00:09.0  mem= 1608.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32651,  5.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1584.98 CPU=0:00:01.8 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1585.0M) ***
*** Done Building Timing Graph (cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=0:40:48 mem=1585.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1585.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1585.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1585.0M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1585.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.296  | -0.296  | -0.147  |
|           TNS (ns):|-233.223 |-228.314 | -4.908  |
|    Violating Paths:|  1855   |  1725   |   130   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.602%
       (99.080% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1491.9M, totSessionCpu=0:40:49 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
**INFO: Start fixing DRV (Mem = 1558.64M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 198 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  99.08  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  99.08  |   0:00:00.0|    1809.6M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 198 constrained nets 
Layer 7 has 292 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1809.6M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 1666.0M, totSessionCpu=0:40:55 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1665.96M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1666.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1666.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1676.0M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1676.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1666.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.296  | -0.296  | -0.147  |
|           TNS (ns):|-233.223 |-228.314 | -4.908  |
|    Violating Paths:|  1855   |  1725   |   130   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.602%
       (99.080% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1676.0M
**optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 1666.0M, totSessionCpu=0:40:56 **
*** Timing NOT met, worst failing slack is -0.296
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 198 clock nets excluded from IPO operation.
*info: 198 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.295 TNS Slack -233.222 Density 99.08
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.295|   -0.295|-228.314| -233.222|    99.08%|   0:00:00.0| 1732.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.284|   -0.284|-227.365| -232.274|    99.08%|   0:00:00.0| 1737.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.278|   -0.278|-226.422| -231.330|    99.08%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.278|   -0.278|-226.079| -230.987|    99.09%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.278|   -0.278|-226.243| -231.151|    99.11%|   0:00:04.0| 1738.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.278|   -0.278|-226.189| -231.097|    99.11%|   0:00:01.0| 1739.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 8 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.235|   -0.235|-236.697| -245.783|    99.11%|   0:00:10.0| 1781.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.233|   -0.233|-233.772| -242.858|    99.12%|   0:00:01.0| 1781.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.233|   -0.233|-232.827| -241.913|    99.12%|   0:00:00.0| 1781.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.233|   -0.233|-232.805| -241.891|    99.12%|   0:00:00.0| 1781.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.233|   -0.233|-232.803| -241.889|    99.12%|   0:00:00.0| 1781.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.232|   -0.232|-233.417| -242.504|    99.14%|   0:00:03.0| 1781.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.224|   -0.224|-232.216| -243.041|    99.15%|   0:00:09.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.224|   -0.224|-229.883| -240.708|    99.15%|   0:00:01.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.224|   -0.224|-229.884| -240.709|    99.16%|   0:00:00.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.8 real=0:00:31.0 mem=1789.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.213|   -0.224| -10.825| -240.709|    99.16%|   0:00:00.0| 1789.8M|   WC_VIEW|  default| out[28]                                            |
|  -0.213|   -0.224| -10.825| -240.709|    99.16%|   0:00:00.0| 1789.8M|   WC_VIEW|  default| out[28]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1789.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.0 real=0:00:31.0 mem=1789.8M) ***
** GigaOpt Optimizer WNS Slack -0.224 TNS Slack -240.709 Density 99.16
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 68 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 210 constrained nets 
Layer 7 has 296 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:31.5 real=0:00:31.0 mem=1789.8M) ***
*** Starting refinePlace (0:41:33 mem=1770.7M) ***
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1770.7MB
*** Finished refinePlace (0:41:33 mem=1770.7M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 210 clock nets excluded from IPO operation.
*info: 210 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.224 TNS Slack -240.715 Density 99.17
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.224|   -0.224|-229.890| -240.715|    99.17%|   0:00:00.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.224|   -0.224|-226.190| -237.015|    99.17%|   0:00:02.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.224|   -0.224|-223.439| -234.265|    99.17%|   0:00:02.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.224|   -0.224|-218.787| -229.612|    99.18%|   0:00:01.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.224|   -0.224|-216.230| -227.055|    99.18%|   0:00:02.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.224|   -0.224|-214.148| -224.973|    99.18%|   0:00:00.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_55_/D                             |
|  -0.224|   -0.224|-213.899| -224.724|    99.18%|   0:00:01.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_19_/D                             |
|  -0.224|   -0.224|-213.860| -224.685|    99.18%|   0:00:00.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_19_/D                             |
|  -0.224|   -0.224|-211.004| -221.829|    99.19%|   0:00:01.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 11 and inserted 22 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.225|   -0.225|-193.357| -213.579|    99.19%|   0:00:10.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.225|   -0.225|-193.009| -213.231|    99.19%|   0:00:00.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_42_/D                             |
|  -0.225|   -0.225|-192.989| -213.211|    99.19%|   0:00:00.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_42_/D                             |
|  -0.225|   -0.225|-192.728| -212.950|    99.19%|   0:00:01.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_0_/D                              |
|  -0.225|   -0.225|-190.844| -211.066|    99.19%|   0:00:01.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_32_/D                             |
|  -0.225|   -0.225|-189.618| -209.840|    99.20%|   0:00:00.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_32_/D                             |
|  -0.225|   -0.225|-187.164| -207.386|    99.20%|   0:00:01.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_60_/D                           |
|  -0.225|   -0.225|-187.112| -207.334|    99.20%|   0:00:01.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_8_/D                              |
|  -0.225|   -0.225|-186.874| -207.096|    99.20%|   0:00:00.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_30_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 5 and inserted 13 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.227|   -0.227|-179.914| -200.037|    99.20%|   0:00:10.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.227|   -0.227|-179.799| -199.922|    99.20%|   0:00:01.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_10_/D                           |
|  -0.227|   -0.227|-179.751| -199.873|    99.20%|   0:00:00.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_32_/D                           |
|  -0.227|   -0.227|-179.710| -199.832|    99.20%|   0:00:00.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.227|   -0.227|-179.486| -199.608|    99.20%|   0:00:00.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.227|   -0.227|-179.307| -199.429|    99.20%|   0:00:01.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_29_/D                           |
|  -0.227|   -0.227|-179.307| -199.429|    99.20%|   0:00:00.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.2 real=0:00:36.0 mem=1827.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.212|   -0.227| -20.122| -199.429|    99.20%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[28]                                            |
|  -0.212|   -0.227| -19.899| -199.205|    99.21%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[78]                                            |
|  -0.212|   -0.227| -19.881| -199.188|    99.21%|   0:00:01.0| 1827.6M|   WC_VIEW|  default| out[78]                                            |
|  -0.212|   -0.227| -19.768| -199.075|    99.21%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[89]                                            |
|  -0.212|   -0.227| -19.719| -199.026|    99.21%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[121]                                           |
|  -0.212|   -0.227| -19.692| -198.998|    99.21%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[55]                                            |
|  -0.212|   -0.227| -19.663| -198.970|    99.21%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[9]                                             |
|  -0.212|   -0.227| -19.614| -198.920|    99.21%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[30]                                            |
|  -0.212|   -0.227| -19.614| -198.920|    99.21%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[28]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1827.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.3 real=0:00:37.0 mem=1827.6M) ***
** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -198.920 Density 99.21
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 40 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 245 constrained nets 
Layer 7 has 297 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:37.8 real=0:00:38.0 mem=1827.6M) ***
*** Starting refinePlace (0:42:16 mem=1808.6M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1808.6MB
*** Finished refinePlace (0:42:16 mem=1808.6M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1692.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1692.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1700.1M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1700.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.227  | -0.227  | -0.212  |
|           TNS (ns):|-198.931 |-179.310 | -19.621 |
|    Violating Paths:|  1762   |  1602   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.783%
       (99.261% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1700.1M
Info: 245 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1405.33MB/1405.33MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1405.33MB/1405.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1405.33MB/1405.33MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-17 23:40:23 (2025-Feb-18 07:40:23 GMT)
2025-Feb-17 23:40:23 (2025-Feb-18 07:40:23 GMT): 10%
2025-Feb-17 23:40:23 (2025-Feb-18 07:40:23 GMT): 20%
2025-Feb-17 23:40:23 (2025-Feb-18 07:40:23 GMT): 30%
2025-Feb-17 23:40:23 (2025-Feb-18 07:40:23 GMT): 40%
2025-Feb-17 23:40:23 (2025-Feb-18 07:40:23 GMT): 50%
2025-Feb-17 23:40:23 (2025-Feb-18 07:40:23 GMT): 60%
2025-Feb-17 23:40:23 (2025-Feb-18 07:40:23 GMT): 70%
2025-Feb-17 23:40:23 (2025-Feb-18 07:40:23 GMT): 80%
2025-Feb-17 23:40:23 (2025-Feb-18 07:40:23 GMT): 90%

Finished Levelizing
2025-Feb-17 23:40:23 (2025-Feb-18 07:40:23 GMT)

Starting Activity Propagation
2025-Feb-17 23:40:23 (2025-Feb-18 07:40:23 GMT)
2025-Feb-17 23:40:23 (2025-Feb-18 07:40:23 GMT): 10%
2025-Feb-17 23:40:23 (2025-Feb-18 07:40:23 GMT): 20%

Finished Activity Propagation
2025-Feb-17 23:40:24 (2025-Feb-18 07:40:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1405.87MB/1405.87MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-17 23:40:24 (2025-Feb-18 07:40:24 GMT)
 ... Calculating switching power
2025-Feb-17 23:40:24 (2025-Feb-18 07:40:24 GMT): 10%
2025-Feb-17 23:40:24 (2025-Feb-18 07:40:24 GMT): 20%
2025-Feb-17 23:40:24 (2025-Feb-18 07:40:24 GMT): 30%
2025-Feb-17 23:40:24 (2025-Feb-18 07:40:24 GMT): 40%
2025-Feb-17 23:40:24 (2025-Feb-18 07:40:24 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-17 23:40:25 (2025-Feb-18 07:40:25 GMT): 60%
2025-Feb-17 23:40:25 (2025-Feb-18 07:40:25 GMT): 70%
2025-Feb-17 23:40:26 (2025-Feb-18 07:40:26 GMT): 80%
2025-Feb-17 23:40:27 (2025-Feb-18 07:40:27 GMT): 90%

Finished Calculating power
2025-Feb-17 23:40:27 (2025-Feb-18 07:40:27 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1405.94MB/1405.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1405.94MB/1405.94MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1405.94MB/1405.94MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-17 23:40:27 (2025-Feb-18 07:40:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.46051407 	   65.2052%
Total Switching Power:      42.81975378 	   33.4538%
Total Leakage Power:         1.71636476 	    1.3409%
Total Power:               127.99663265
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.35        3.02      0.3215       45.69        35.7
Macro                                  0           0       0.359       0.359      0.2805
IO                                     0           0           0           0           0
Combinational                       36.4       31.81       1.004       69.21       54.07
Clock (Combinational)              4.709       7.989     0.03233       12.73       9.946
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.46       42.82       1.716         128         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.46       42.82       1.716         128         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.709       7.989     0.03233       12.73       9.946
-----------------------------------------------------------------------------------------
Total                              4.709       7.989     0.03233       12.73       9.946
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_8 (CKBD16): 	    0.1512
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1350 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.07135e-10 F
* 		Total instances in design: 61627
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 30919
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1406.45MB/1406.45MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.227  TNS Slack -198.932 Density 99.26
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.26%|        -|  -0.227|-198.932|   0:00:00.0| 1972.9M|
Info: Power reclaim will skip 1989 instances with hold cells
|    99.12%|      863|  -0.226|-198.322|   0:00:16.0| 1972.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.226  TNS Slack -198.322 Density 99.12
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 245 constrained nets 
Layer 7 has 297 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:17.6) (real = 0:00:18.0) **
*** Starting refinePlace (0:42:41 mem=1929.0M) ***
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1929.0MB
*** Finished refinePlace (0:42:41 mem=1929.0M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:02:21, real = 0:02:21, mem = 1694.4M, totSessionCpu=0:42:41 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1694.38M, totSessionCpu=0:42:42 .
**optDesign ... cpu = 0:02:22, real = 0:02:22, mem = 1694.4M, totSessionCpu=0:42:42 **

Info: 245 clock nets excluded from IPO operation.
Info: 245 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.226|   -0.226|-198.322| -198.322|    99.12%|   0:00:00.0| 1845.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=1845.2M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1845.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 245 constrained nets 
Layer 7 has 297 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1444.25MB/1444.25MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1444.25MB/1444.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1444.25MB/1444.25MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-17 23:40:51 (2025-Feb-18 07:40:51 GMT)
2025-Feb-17 23:40:51 (2025-Feb-18 07:40:51 GMT): 10%
2025-Feb-17 23:40:51 (2025-Feb-18 07:40:51 GMT): 20%
2025-Feb-17 23:40:51 (2025-Feb-18 07:40:51 GMT): 30%
2025-Feb-17 23:40:51 (2025-Feb-18 07:40:51 GMT): 40%
2025-Feb-17 23:40:51 (2025-Feb-18 07:40:51 GMT): 50%
2025-Feb-17 23:40:51 (2025-Feb-18 07:40:51 GMT): 60%
2025-Feb-17 23:40:51 (2025-Feb-18 07:40:51 GMT): 70%
2025-Feb-17 23:40:51 (2025-Feb-18 07:40:51 GMT): 80%
2025-Feb-17 23:40:51 (2025-Feb-18 07:40:51 GMT): 90%

Finished Levelizing
2025-Feb-17 23:40:51 (2025-Feb-18 07:40:51 GMT)

Starting Activity Propagation
2025-Feb-17 23:40:51 (2025-Feb-18 07:40:51 GMT)
2025-Feb-17 23:40:51 (2025-Feb-18 07:40:51 GMT): 10%
2025-Feb-17 23:40:51 (2025-Feb-18 07:40:51 GMT): 20%

Finished Activity Propagation
2025-Feb-17 23:40:52 (2025-Feb-18 07:40:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1444.79MB/1444.79MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-17 23:40:52 (2025-Feb-18 07:40:52 GMT)
 ... Calculating switching power
2025-Feb-17 23:40:52 (2025-Feb-18 07:40:52 GMT): 10%
2025-Feb-17 23:40:52 (2025-Feb-18 07:40:52 GMT): 20%
2025-Feb-17 23:40:52 (2025-Feb-18 07:40:52 GMT): 30%
2025-Feb-17 23:40:52 (2025-Feb-18 07:40:52 GMT): 40%
2025-Feb-17 23:40:52 (2025-Feb-18 07:40:52 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-17 23:40:53 (2025-Feb-18 07:40:53 GMT): 60%
2025-Feb-17 23:40:53 (2025-Feb-18 07:40:53 GMT): 70%
2025-Feb-17 23:40:54 (2025-Feb-18 07:40:54 GMT): 80%
2025-Feb-17 23:40:54 (2025-Feb-18 07:40:54 GMT): 90%

Finished Calculating power
2025-Feb-17 23:40:55 (2025-Feb-18 07:40:55 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1444.79MB/1444.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1444.79MB/1444.79MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:04, mem(process/total)=1444.79MB/1444.79MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-17 23:40:55 (2025-Feb-18 07:40:55 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.18901295 	   65.2891%
Total Switching Power:      42.51978588 	   33.3707%
Total Leakage Power:         1.70756383 	    1.3401%
Total Power:               127.41636273
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.37       3.016      0.3215       45.71       35.87
Macro                                  0           0       0.359       0.359      0.2818
IO                                     0           0           0           0           0
Combinational                      36.11       31.51      0.9947       68.62       53.86
Clock (Combinational)              4.709       7.989     0.03233       12.73       9.991
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.19       42.52       1.708       127.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.19       42.52       1.708       127.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.709       7.989     0.03233       12.73       9.991
-----------------------------------------------------------------------------------------
Total                              4.709       7.989     0.03233       12.73       9.991
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_8 (CKBD16): 	    0.1512
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1350 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.06296e-10 F
* 		Total instances in design: 61627
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 30919
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1445.05MB/1445.05MB)

*** Finished Leakage Power Optimization (cpu=0:00:28, real=0:00:28, mem=1694.38M, totSessionCpu=0:42:51).
**ERROR: (IMPOPT-310):	Design density (99.12%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 545
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 545
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:42:52 mem=1694.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32763,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:06.7 REAL=0:00:06.0)
Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
*** CDM Built up (cpu=0:00:07.5  real=0:00:07.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32763,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:10.0 totSessionCpu=0:00:35.4 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:11.5 real=0:00:12.0 totSessionCpu=0:00:35.5 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [56541 node(s), 75177 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.2 real=0:00:14.0 totSessionCpu=0:00:37.2 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/coe_eosdata_xi2ob0/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:13.1 real=0:00:14.0 totSessionCpu=0:43:05 mem=1694.4M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1694.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1702.4M
Loading timing data from /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/coe_eosdata_xi2ob0/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1702.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1702.4M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1702.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.226  | -0.226  | -0.212  |
|           TNS (ns):|-198.321 |-178.700 | -19.621 |
|    Violating Paths:|  1758   |  1598   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.376  | -0.135  | -0.376  |
|           TNS (ns):|-237.037 | -8.166  |-231.726 |
|    Violating Paths:|  1489   |   182   |  1382   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:02:47, real = 0:02:47, mem = 1702.4M, totSessionCpu=0:43:07 **
*info: Run optDesign holdfix with 1 thread.
Info: 245 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:15.9 real=0:00:17.0 totSessionCpu=0:43:07 mem=1835.9M density=99.122% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3764
      TNS :    -237.0384
      #VP :         1489
  Density :      99.122%
------------------------------------------------------------------------------------------
 cpu=0:00:16.4 real=0:00:17.0 totSessionCpu=0:43:08 mem=1835.9M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3764
      TNS :    -237.0384
      #VP :         1489
  Density :      99.122%
------------------------------------------------------------------------------------------
 cpu=0:00:16.5 real=0:00:17.0 totSessionCpu=0:43:08 mem=1835.9M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:16.6 real=0:00:17.0 totSessionCpu=0:43:08 mem=1835.9M density=99.122% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2601 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:16.8 real=0:00:18.0 totSessionCpu=0:43:08 mem=1835.9M density=99.122%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.226 ns
Total 0 nets layer assigned (1.4).
GigaOpt: setting up router preferences
        design wns: -0.2256
        slack threshold: 1.1944
GigaOpt: 9 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 975 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.226 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.2256
        slack threshold: 1.1944
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 975 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1813.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1813.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1813.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1813.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.226  | -0.226  | -0.212  |
|           TNS (ns):|-198.321 |-178.700 | -19.621 |
|    Violating Paths:|  1758   |  1598   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1813.7M
**optDesign ... cpu = 0:02:53, real = 0:02:53, mem = 1638.4M, totSessionCpu=0:43:13 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Feb 17 23:41:17 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RC_40_0 connects to NET core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RN_15_0 at location ( 340.100 109.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RN_15_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RC_38_0 connects to NET core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RN_14_0 at location ( 354.900 80.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RN_14_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC3948_CTS_165 connects to NET core_instance/FE_USKN3976_CTS_165 at location ( 287.900 162.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN3976_CTS_165 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC3979_CTS_192 connects to NET core_instance/FE_USKN3951_CTS_192 at location ( 79.700 306.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN3951_CTS_192 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7_0 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1_0 at location ( 93.700 252.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_18 connects to NET core_instance/CTS_194 at location ( 215.300 327.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_194 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_11 connects to NET core_instance/CTS_182 at location ( 99.700 140.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_182 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_27_ connects to NET core_instance/psum_mem_instance/CTS_50 at location ( 150.700 25.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_26_ connects to NET core_instance/psum_mem_instance/CTS_50 at location ( 150.700 23.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_34_ connects to NET core_instance/psum_mem_instance/CTS_50 at location ( 128.700 28.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_45_ connects to NET core_instance/psum_mem_instance/CTS_50 at location ( 114.900 39.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_50 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/Q_reg_11_ connects to NET core_instance/CTS_174 at location ( 105.900 154.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L5_11 connects to NET core_instance/CTS_174 at location ( 95.900 140.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_14_ connects to NET core_instance/psum_mem_instance/CTS_49 at location ( 55.300 27.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_49 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ connects to NET core_instance/mac_array_instance/CTS_55 at location ( 173.500 333.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_55 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_6 connects to NET core_instance/mac_array_instance/CTS_49 at location ( 364.300 392.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_49 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_1 connects to NET core_instance/CTS_166 at location ( 406.900 242.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_3 connects to NET core_instance/CTS_166 at location ( 366.100 180.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_166 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_131_ connects to NET core_instance/psum_mem_instance/CTS_47 at location ( 283.500 23.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_133_ connects to NET core_instance/psum_mem_instance/CTS_47 at location ( 284.300 39.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_47 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_45 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_44 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_162 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_161 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 115 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 273
#  Number of instances deleted (including moved) = 2698
#  Number of instances resized = 854
#  Number of instances with same cell size swap = 17
#  Number of instances with different orientation = 8
#  Number of instances with pin swaps = 6
#  Total number of placement changes (moved instances are counted twice) = 3833
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32761 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10507. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9823. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10336. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_9824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10012 core_instance/psum_mem_instance/FE_OFC422_n480. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_9839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_9484. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10703. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10019 core_instance/psum_mem_instance/memory7_reg_65_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10020 FILLER_9840. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10022 core_instance/psum_mem_instance/memory0_reg_76_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10023 FILLER_10024. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10026 core_instance/psum_mem_instance/memory7_reg_71_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10028 FILLER_10710. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 25724 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#975/32637 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1305.40 (MB), peak = 1500.65 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 353.200 163.800 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.720 169.310 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 211.075 183.700 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 207.475 181.900 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 169.720 208.910 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 303.120 192.700 ) on M1 for NET core_instance/CTS_160. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 302.520 199.900 ) on M1 for NET core_instance/CTS_160. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 301.120 199.900 ) on M1 for NET core_instance/CTS_160. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 284.460 156.700 ) on M1 for NET core_instance/CTS_161. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 288.400 158.800 ) on M1 for NET core_instance/CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 218.650 163.595 ) on M1 for NET core_instance/CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 362.000 180.400 ) on M1 for NET core_instance/CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 407.050 242.795 ) on M1 for NET core_instance/CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 105.995 155.000 ) on M1 for NET core_instance/CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 96.960 140.500 ) on M1 for NET core_instance/CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 95.600 140.800 ) on M1 for NET core_instance/CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 158.205 189.000 ) on M1 for NET core_instance/CTS_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 210.180 328.000 ) on M1 for NET core_instance/CTS_194. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 238.705 185.500 ) on M1 for NET core_instance/FE_OCPN3790_array_out_86_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 241.305 181.900 ) on M1 for NET core_instance/FE_OCPN3790_array_out_86_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4535_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1156. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1568. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1829_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[46]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2317_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5379_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1196. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1245. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2187_n1678. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3026_q_temp_376_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2386_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1595. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4017_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[47]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 9 dangling wires/vias in the fully routed NET core_instance/ofifo_inst/col_idx_0__fifo_instance/n7. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/psum_mem_instance/n59. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/psum_mem_instance/n787. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#2940 routed nets are extracted.
#    1706 (5.21%) extracted nets are partially routed.
#29594 routed nets are imported.
#103 (0.31%) nets are without wires.
#126 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32763.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1706
#
#Start data preparation...
#
#Data preparation is done on Mon Feb 17 23:41:22 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Feb 17 23:41:23 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.33%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.15%
#  Metal 4        V        2084         318       25440     0.62%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2402           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         600           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  15076       2.51%  203520    11.80%
#
#  254 nets (0.78%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1307.63 (MB), peak = 1500.65 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.38 (MB), peak = 1500.65 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1351.64 (MB), peak = 1500.65 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1351.86 (MB), peak = 1500.65 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
#Total number of routable nets = 32637.
#Total number of nets in the design = 32763.
#
#1762 routable nets have only global wires.
#30875 routable nets have only detail routed wires.
#179 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#451 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 91                 88            1583  
#-------------------------------------------------------------------
#        Total                 91                 88            1583  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                254                376           32007  
#-------------------------------------------------------------------
#        Total                254                376           32007  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     26(0.10%)      7(0.03%)   (0.13%)
#   Metal 3      1(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      1(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     27(0.01%)      8(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 568229 um.
#Total half perimeter of net bounding box = 497433 um.
#Total wire length on LAYER M1 = 2360 um.
#Total wire length on LAYER M2 = 154271 um.
#Total wire length on LAYER M3 = 208408 um.
#Total wire length on LAYER M4 = 139123 um.
#Total wire length on LAYER M5 = 30255 um.
#Total wire length on LAYER M6 = 3182 um.
#Total wire length on LAYER M7 = 10053 um.
#Total wire length on LAYER M8 = 20576 um.
#Total number of vias = 227578
#Total number of multi-cut vias = 142021 ( 62.4%)
#Total number of single cut vias = 85557 ( 37.6%)
#Up-Via Summary (total 227578):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79612 ( 74.1%)     27823 ( 25.9%)     107435
#  Metal 2        5368 (  5.9%)     85381 ( 94.1%)      90749
#  Metal 3         418 (  2.0%)     20848 ( 98.0%)      21266
#  Metal 4          47 (  1.0%)      4439 ( 99.0%)       4486
#  Metal 5          29 (  2.0%)      1411 ( 98.0%)       1440
#  Metal 6          48 (  3.9%)      1170 ( 96.1%)       1218
#  Metal 7          35 (  3.6%)       949 ( 96.4%)        984
#-----------------------------------------------------------
#                85557 ( 37.6%)    142021 ( 62.4%)     227578 
#
#Total number of involved priority nets 84
#Maximum src to sink distance for priority net 457.3
#Average of max src_to_sink distance for priority net 46.9
#Average of ave src_to_sink distance for priority net 34.2
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1351.86 (MB), peak = 1500.65 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.63 (MB), peak = 1500.65 (MB)
#Start Track Assignment.
#Done with 199 horizontal wires in 2 hboxes and 201 vertical wires in 2 hboxes.
#Done with 9 horizontal wires in 2 hboxes and 16 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 568476 um.
#Total half perimeter of net bounding box = 497433 um.
#Total wire length on LAYER M1 = 2480 um.
#Total wire length on LAYER M2 = 154298 um.
#Total wire length on LAYER M3 = 208483 um.
#Total wire length on LAYER M4 = 139134 um.
#Total wire length on LAYER M5 = 30256 um.
#Total wire length on LAYER M6 = 3183 um.
#Total wire length on LAYER M7 = 10061 um.
#Total wire length on LAYER M8 = 20583 um.
#Total number of vias = 227540
#Total number of multi-cut vias = 142021 ( 62.4%)
#Total number of single cut vias = 85519 ( 37.6%)
#Up-Via Summary (total 227540):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79597 ( 74.1%)     27823 ( 25.9%)     107420
#  Metal 2        5353 (  5.9%)     85381 ( 94.1%)      90734
#  Metal 3         417 (  2.0%)     20848 ( 98.0%)      21265
#  Metal 4          46 (  1.0%)      4439 ( 99.0%)       4485
#  Metal 5          28 (  1.9%)      1411 ( 98.1%)       1439
#  Metal 6          46 (  3.8%)      1170 ( 96.2%)       1216
#  Metal 7          32 (  3.3%)       949 ( 96.7%)        981
#-----------------------------------------------------------
#                85519 ( 37.6%)    142021 ( 62.4%)     227540 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1383.70 (MB), peak = 1500.65 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 77.16 (MB)
#Total memory = 1383.70 (MB)
#Peak memory = 1500.65 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.1% of the total area was rechecked for DRC, and 57.0% required routing.
#    number of violations = 7784
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          851      142     2809      142      996      264       89     5293
#	M2          876      651      645       44       10       28      145     2399
#	M3            6        2       53        6        0        0       21       88
#	M4            0        0        3        0        0        0        1        4
#	Totals     1733      795     3510      192     1006      292      256     7784
#1135 out of 61627 instances need to be verified(marked ipoed).
#41.0% of the total area is being checked for drcs
#41.0% of the total area was checked
#    number of violations = 8524
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1         1053      179     3011      244     1035      268      111     5901
#	M2          922      716      663       44       10       27      150     2532
#	M3            6        2       52        6        0        0       21       87
#	M4            0        0        3        0        0        0        1        4
#	Totals     1981      897     3729      294     1045      295      283     8524
#cpu time = 00:01:31, elapsed time = 00:01:31, memory = 1399.36 (MB), peak = 1500.65 (MB)
#start 1st optimization iteration ...
#    completing 10% with 8542 violations
#    cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1498.21 (MB), peak = 1500.65 (MB)
#    completing 20% with 8582 violations
#    cpu time = 00:02:09, elapsed time = 00:02:09, memory = 1485.02 (MB), peak = 1500.65 (MB)
#    completing 30% with 8474 violations
#    cpu time = 00:02:50, elapsed time = 00:02:50, memory = 1477.75 (MB), peak = 1500.65 (MB)
#    completing 40% with 8398 violations
#    cpu time = 00:03:39, elapsed time = 00:03:39, memory = 1435.93 (MB), peak = 1500.65 (MB)
#    completing 50% with 8340 violations
#    cpu time = 00:04:24, elapsed time = 00:04:24, memory = 1482.68 (MB), peak = 1500.65 (MB)
#    completing 60% with 8292 violations
#    cpu time = 00:05:06, elapsed time = 00:05:06, memory = 1480.74 (MB), peak = 1500.65 (MB)
#    completing 70% with 8230 violations
#    cpu time = 00:05:53, elapsed time = 00:05:53, memory = 1472.00 (MB), peak = 1500.65 (MB)
#    completing 80% with 8188 violations
#    cpu time = 00:06:36, elapsed time = 00:06:35, memory = 1476.47 (MB), peak = 1500.65 (MB)
#    completing 90% with 8242 violations
#    cpu time = 00:07:23, elapsed time = 00:07:23, memory = 1476.68 (MB), peak = 1500.65 (MB)
#    completing 100% with 8293 violations
#    cpu time = 00:08:02, elapsed time = 00:08:01, memory = 1474.94 (MB), peak = 1500.65 (MB)
#    number of violations = 8293
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1         1005      321     3167      111      827      304      106     5841
#	M2          744      621      664       65        9       30      179     2312
#	M3           25       10       61        0        1        0       37      134
#	M4            0        0        3        0        0        0        2        5
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        1        1
#	Totals     1774      952     3895      176      837      334      325     8293
#    number of process antenna violations = 1
#cpu time = 00:08:02, elapsed time = 00:08:02, memory = 1475.19 (MB), peak = 1500.65 (MB)
#start 2nd optimization iteration ...
#    completing 10% with 8172 violations
#    cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1460.95 (MB), peak = 1500.65 (MB)
#    completing 20% with 8105 violations
#    cpu time = 00:01:42, elapsed time = 00:01:42, memory = 1488.68 (MB), peak = 1500.65 (MB)
#    completing 30% with 8045 violations
#    cpu time = 00:02:40, elapsed time = 00:02:40, memory = 1441.65 (MB), peak = 1500.65 (MB)
#    completing 40% with 7988 violations
#    cpu time = 00:03:41, elapsed time = 00:03:40, memory = 1482.70 (MB), peak = 1500.65 (MB)
#    completing 50% with 7901 violations
#    cpu time = 00:04:37, elapsed time = 00:04:37, memory = 1470.66 (MB), peak = 1500.65 (MB)
#    completing 60% with 7817 violations
#    cpu time = 00:05:32, elapsed time = 00:05:31, memory = 1490.88 (MB), peak = 1500.65 (MB)
#    completing 70% with 7724 violations
#    cpu time = 00:06:36, elapsed time = 00:06:35, memory = 1501.14 (MB), peak = 1501.20 (MB)
#    completing 80% with 7688 violations
#    cpu time = 00:07:28, elapsed time = 00:07:27, memory = 1470.19 (MB), peak = 1501.20 (MB)
#    completing 90% with 7645 violations
#    cpu time = 00:08:44, elapsed time = 00:08:44, memory = 1512.24 (MB), peak = 1512.91 (MB)
#    completing 100% with 7546 violations
#    cpu time = 00:10:02, elapsed time = 00:10:02, memory = 1488.14 (MB), peak = 1512.98 (MB)
#    number of violations = 7546
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          819      106     3113      125      856      255       93     5367
#	M2          724      500      612       55        9       21      161     2082
#	M3           12        7       35        1        1        0       37       93
#	M4            1        1        0        0        0        0        0        2
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        1        1
#	M7            0        0        0        0        0        0        1        1
#	Totals     1556      614     3760      181      866      276      293     7546
#    number of process antenna violations = 14
#cpu time = 00:10:03, elapsed time = 00:10:03, memory = 1488.14 (MB), peak = 1512.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 566310 um.
#Total half perimeter of net bounding box = 497433 um.
#Total wire length on LAYER M1 = 2311 um.
#Total wire length on LAYER M2 = 150754 um.
#Total wire length on LAYER M3 = 207267 um.
#Total wire length on LAYER M4 = 140566 um.
#Total wire length on LAYER M5 = 31067 um.
#Total wire length on LAYER M6 = 3251 um.
#Total wire length on LAYER M7 = 10295 um.
#Total wire length on LAYER M8 = 20798 um.
#Total number of vias = 235745
#Total number of multi-cut vias = 130615 ( 55.4%)
#Total number of single cut vias = 105130 ( 44.6%)
#Up-Via Summary (total 235745):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       85737 ( 79.2%)     22565 ( 20.8%)     108302
#  Metal 2       13066 ( 14.0%)     80526 ( 86.0%)      93592
#  Metal 3        4808 ( 19.8%)     19433 ( 80.2%)      24241
#  Metal 4        1027 ( 19.0%)      4367 ( 81.0%)       5394
#  Metal 5          84 (  5.0%)      1601 ( 95.0%)       1685
#  Metal 6         166 ( 12.0%)      1222 ( 88.0%)       1388
#  Metal 7         242 ( 21.2%)       901 ( 78.8%)       1143
#-----------------------------------------------------------
#               105130 ( 44.6%)    130615 ( 55.4%)     235745 
#
#Total number of DRC violations = 7546
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 5367
#Total number of violations on LAYER M2 = 2082
#Total number of violations on LAYER M3 = 93
#Total number of violations on LAYER M4 = 2
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 1
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:19:37
#Elapsed time = 00:19:37
#Increased memory = -36.50 (MB)
#Total memory = 1347.20 (MB)
#Peak memory = 1512.98 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Feb 18 00:01:06 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.94 (MB), peak = 1512.98 (MB)
#
#Start Post Route Wire Spread.
#Done with 2438 horizontal wires in 3 hboxes and 2506 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 568021 um.
#Total half perimeter of net bounding box = 497433 um.
#Total wire length on LAYER M1 = 2311 um.
#Total wire length on LAYER M2 = 150973 um.
#Total wire length on LAYER M3 = 207987 um.
#Total wire length on LAYER M4 = 141164 um.
#Total wire length on LAYER M5 = 31145 um.
#Total wire length on LAYER M6 = 3258 um.
#Total wire length on LAYER M7 = 10323 um.
#Total wire length on LAYER M8 = 20860 um.
#Total number of vias = 235745
#Total number of multi-cut vias = 130615 ( 55.4%)
#Total number of single cut vias = 105130 ( 44.6%)
#Up-Via Summary (total 235745):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       85737 ( 79.2%)     22565 ( 20.8%)     108302
#  Metal 2       13066 ( 14.0%)     80526 ( 86.0%)      93592
#  Metal 3        4808 ( 19.8%)     19433 ( 80.2%)      24241
#  Metal 4        1027 ( 19.0%)      4367 ( 81.0%)       5394
#  Metal 5          84 (  5.0%)      1601 ( 95.0%)       1685
#  Metal 6         166 ( 12.0%)      1222 ( 88.0%)       1388
#  Metal 7         242 ( 21.2%)       901 ( 78.8%)       1143
#-----------------------------------------------------------
#               105130 ( 44.6%)    130615 ( 55.4%)     235745 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1392.62 (MB), peak = 1512.98 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 568021 um.
#Total half perimeter of net bounding box = 497433 um.
#Total wire length on LAYER M1 = 2311 um.
#Total wire length on LAYER M2 = 150973 um.
#Total wire length on LAYER M3 = 207987 um.
#Total wire length on LAYER M4 = 141164 um.
#Total wire length on LAYER M5 = 31145 um.
#Total wire length on LAYER M6 = 3258 um.
#Total wire length on LAYER M7 = 10323 um.
#Total wire length on LAYER M8 = 20860 um.
#Total number of vias = 235745
#Total number of multi-cut vias = 130615 ( 55.4%)
#Total number of single cut vias = 105130 ( 44.6%)
#Up-Via Summary (total 235745):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       85737 ( 79.2%)     22565 ( 20.8%)     108302
#  Metal 2       13066 ( 14.0%)     80526 ( 86.0%)      93592
#  Metal 3        4808 ( 19.8%)     19433 ( 80.2%)      24241
#  Metal 4        1027 ( 19.0%)      4367 ( 81.0%)       5394
#  Metal 5          84 (  5.0%)      1601 ( 95.0%)       1685
#  Metal 6         166 ( 12.0%)      1222 ( 88.0%)       1388
#  Metal 7         242 ( 21.2%)       901 ( 78.8%)       1143
#-----------------------------------------------------------
#               105130 ( 44.6%)    130615 ( 55.4%)     235745 
#
#
#Start Post Route via swapping..
#73.14% of area are rerouted by ECO routing.
#    number of violations = 7701
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          834      107     3160      126      869      262      105     5463
#	M2          737      517      631       57        9       23      162     2136
#	M3           12        7       40        1        1        0       37       98
#	M4            1        1        0        0        0        0        0        2
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        1        1
#	M7            0        0        0        0        0        0        1        1
#	Totals     1584      632     3831      184      879      285      306     7701
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1349.80 (MB), peak = 1512.98 (MB)
#    number of violations = 7600
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          822      105     3130      125      861      258      100     5401
#	M2          724      502      628       56        9       22      158     2099
#	M3           12        7       38        1        1        0       37       96
#	M4            1        1        0        0        0        0        0        2
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        1        1
#	M7            0        0        0        0        0        0        1        1
#	Totals     1559      615     3796      182      871      280      297     7600
#cpu time = 00:01:08, elapsed time = 00:01:08, memory = 1352.46 (MB), peak = 1512.98 (MB)
#CELL_VIEW fullchip,init has 7600 DRC violations
#Total number of DRC violations = 7600
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 13
#Total number of violations on LAYER M1 = 5401
#Total number of violations on LAYER M2 = 2099
#Total number of violations on LAYER M3 = 96
#Total number of violations on LAYER M4 = 2
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 1
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 568021 um.
#Total half perimeter of net bounding box = 497433 um.
#Total wire length on LAYER M1 = 2311 um.
#Total wire length on LAYER M2 = 150973 um.
#Total wire length on LAYER M3 = 207987 um.
#Total wire length on LAYER M4 = 141164 um.
#Total wire length on LAYER M5 = 31145 um.
#Total wire length on LAYER M6 = 3258 um.
#Total wire length on LAYER M7 = 10323 um.
#Total wire length on LAYER M8 = 20860 um.
#Total number of vias = 235745
#Total number of multi-cut vias = 152626 ( 64.7%)
#Total number of single cut vias = 83119 ( 35.3%)
#Up-Via Summary (total 235745):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79307 ( 73.2%)     28995 ( 26.8%)     108302
#  Metal 2        3354 (  3.6%)     90238 ( 96.4%)      93592
#  Metal 3         376 (  1.6%)     23865 ( 98.4%)      24241
#  Metal 4          21 (  0.4%)      5373 ( 99.6%)       5394
#  Metal 5           0 (  0.0%)      1685 (100.0%)       1685
#  Metal 6          26 (  1.9%)      1362 ( 98.1%)       1388
#  Metal 7          35 (  3.1%)      1108 ( 96.9%)       1143
#-----------------------------------------------------------
#                83119 ( 35.3%)    152626 ( 64.7%)     235745 
#
#detailRoute Statistics:
#Cpu time = 00:20:52
#Elapsed time = 00:20:52
#Increased memory = -32.98 (MB)
#Total memory = 1350.73 (MB)
#Peak memory = 1512.98 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32763 NETS and 0 SPECIALNETS signatures
#Created 61628 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.03 (MB), peak = 1512.98 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.26 (MB), peak = 1512.98 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:21:05
#Elapsed time = 00:21:04
#Increased memory = -73.89 (MB)
#Total memory = 1291.72 (MB)
#Peak memory = 1512.98 (MB)
#Number of warnings = 103
#Total number of warnings = 220
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb 18 00:02:21 2025
#
**optDesign ... cpu = 0:23:58, real = 0:23:57, mem = 1597.9M, totSessionCpu=1:04:17 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=61627 and nets=32763 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1597.9M)
Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1651.8M)
Extracted 20.0007% (CPU Time= 0:00:01.3  MEM= 1651.8M)
Extracted 30.0005% (CPU Time= 0:00:01.5  MEM= 1651.8M)
Extracted 40.0007% (CPU Time= 0:00:01.7  MEM= 1651.8M)
Extracted 50.0005% (CPU Time= 0:00:01.9  MEM= 1651.8M)
Extracted 60.0007% (CPU Time= 0:00:02.2  MEM= 1655.8M)
Extracted 70.0005% (CPU Time= 0:00:02.6  MEM= 1655.8M)
Extracted 80.0007% (CPU Time= 0:00:03.3  MEM= 1655.8M)
Extracted 90.0005% (CPU Time= 0:00:04.2  MEM= 1655.8M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1655.8M)
Number of Extracted Resistors     : 585628
Number of Extracted Ground Cap.   : 569726
Number of Extracted Coupling Cap. : 895692
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1635.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:06.0  MEM: 1635.762M)
**optDesign ... cpu = 0:24:04, real = 0:24:03, mem = 1595.9M, totSessionCpu=1:04:24 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32763,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1691.41 CPU=0:00:07.3 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
*** CDM Built up (cpu=0:00:09.2  real=0:00:09.0  mem= 1691.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32763,  5.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1667.46 CPU=0:00:01.7 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1667.5M) ***
*** Done Building Timing Graph (cpu=0:00:14.2 real=0:00:14.0 totSessionCpu=1:04:38 mem=1667.5M)
**optDesign ... cpu = 0:24:18, real = 0:24:17, mem = 1598.0M, totSessionCpu=1:04:38 **
*** Timing NOT met, worst failing slack is -0.233
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 245 clock nets excluded from IPO operation.
*info: 245 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.233 TNS Slack -199.848 Density 99.12
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.233|   -0.233|-180.789| -199.848|    99.12%|   0:00:00.0| 1839.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.233|   -0.233|-180.789| -199.848|    99.12%|   0:00:01.0| 1839.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.233|   -0.233|-180.789| -199.848|    99.12%|   0:00:00.0| 1839.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.233|   -0.233|-180.789| -199.848|    99.12%|   0:00:00.0| 1839.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=1839.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1839.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 245 constrained nets 
Layer 7 has 297 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=1839.9M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:24:25, real = 0:24:24, mem = 1688.9M, totSessionCpu=1:04:45 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1688.93M, totSessionCpu=1:04:45 .
**optDesign ... cpu = 0:24:25, real = 0:24:25, mem = 1688.9M, totSessionCpu=1:04:45 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:24:27, real = 0:24:26, mem = 1688.9M, totSessionCpu=1:04:47 **
** Profile ** Start :  cpu=0:00:00.0, mem=1746.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1746.2M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32763,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.0 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
*** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32763,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.1 real=0:00:11.0 totSessionCpu=0:00:49.3 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-3:0-7.-2, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.5, mem=1746.2M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1690.9M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1690.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.233  | -0.233  | -0.210  |
|           TNS (ns):|-199.847 |-180.788 | -19.059 |
|    Violating Paths:|  1778   |  1618   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.374  | -0.132  | -0.374  |
|           TNS (ns):|-234.743 | -7.952  |-229.541 |
|    Violating Paths:|  1494   |   181   |  1385   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1690.9M
**optDesign ... cpu = 0:24:41, real = 0:24:41, mem = 1688.9M, totSessionCpu=1:05:01 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1640.9M, totSessionCpu=1:05:04 **
#Created 847 library cell signatures
#Created 32763 NETS and 0 SPECIALNETS signatures
#Created 61628 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.98 (MB), peak = 1512.98 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.98 (MB), peak = 1512.98 (MB)
Begin checking placement ... (start mem=1640.9M, init mem=1640.9M)
Overlapping with other instance:	38975
Orientation Violation:	30197
Placement Blockage Violation:	34
*info: Placed = 61627          (Fixed = 85)
*info: Unplaced = 0           
Placement Density:99.12%(208647/210495)
Finished checkPlace (cpu: total=0:00:00.9, vio checks=0:00:00.2; mem=1640.9M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30708

Instance distribution across the VT partitions:

 LVT : inst = 14678 (47.8%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14678 (47.8%)

 HVT : inst = 16030 (52.2%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16030 (52.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=61627 and nets=32763 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1630.9M)
Extracted 10.0005% (CPU Time= 0:00:01.4  MEM= 1684.8M)
Extracted 20.0007% (CPU Time= 0:00:01.6  MEM= 1684.8M)
Extracted 30.0005% (CPU Time= 0:00:01.8  MEM= 1684.8M)
Extracted 40.0007% (CPU Time= 0:00:02.0  MEM= 1684.8M)
Extracted 50.0005% (CPU Time= 0:00:02.2  MEM= 1684.8M)
Extracted 60.0007% (CPU Time= 0:00:02.6  MEM= 1688.8M)
Extracted 70.0005% (CPU Time= 0:00:03.1  MEM= 1688.8M)
Extracted 80.0007% (CPU Time= 0:00:03.8  MEM= 1688.8M)
Extracted 90.0005% (CPU Time= 0:00:04.8  MEM= 1688.8M)
Extracted 100% (CPU Time= 0:00:05.5  MEM= 1688.8M)
Number of Extracted Resistors     : 585628
Number of Extracted Ground Cap.   : 569726
Number of Extracted Coupling Cap. : 895692
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1668.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.1  Real Time: 0:00:07.0  MEM: 1668.754M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32763,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1727.47 CPU=0:00:07.6 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
*** CDM Built up (cpu=0:00:08.5  real=0:00:08.0  mem= 1727.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32763,  5.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1703.51 CPU=0:00:01.8 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1703.5M) ***
*** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=1:05:28 mem=1703.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1703.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1703.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1703.5M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1703.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.233  | -0.233  | -0.210  |
|           TNS (ns):|-199.847 |-180.788 | -19.059 |
|    Violating Paths:|  1778   |  1618   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1703.5M
**optDesign ... cpu = 0:00:25, real = 0:00:24, mem = 1600.3M, totSessionCpu=1:05:29 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
**INFO: Start fixing DRV (Mem = 1663.07M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 245 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.23 |          0|          0|          0|  99.12  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.23 |          0|          0|          0|  99.12  |   0:00:00.0|    1887.3M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 245 constrained nets 
Layer 7 has 297 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=1887.3M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:32, real = 0:00:31, mem = 1762.7M, totSessionCpu=1:05:36 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1762.68M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1762.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1762.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1772.7M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1772.7M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1762.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.233  | -0.233  | -0.210  |
|           TNS (ns):|-199.847 |-180.788 | -19.059 |
|    Violating Paths:|  1778   |  1618   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1772.7M
**optDesign ... cpu = 0:00:33, real = 0:00:32, mem = 1762.7M, totSessionCpu=1:05:38 **
** Profile ** Start :  cpu=0:00:00.0, mem=1753.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1753.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1753.1M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1753.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.233  | -0.233  | -0.210  |
|           TNS (ns):|-199.847 |-180.788 | -19.059 |
|    Violating Paths:|  1778   |  1618   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1753.1M
**optDesign ... cpu = 0:00:35, real = 0:00:34, mem = 1695.9M, totSessionCpu=1:05:39 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Feb 18 00:03:43 2025
#
#WARNING (NRIG-44) Imported NET mem_in[63] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[22] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[14] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances deleted (including moved) = 2537
#  Total number of placement changes (moved instances are counted twice) = 2537
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32761 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10507. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9823. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10336. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_9824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10012 core_instance/psum_mem_instance/FE_OFC422_n480. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_9839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_9484. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10703. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10019 core_instance/psum_mem_instance/memory7_reg_65_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10020 FILLER_9840. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10022 core_instance/psum_mem_instance/memory0_reg_76_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10023 FILLER_10024. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10026 core_instance/psum_mem_instance/memory7_reg_71_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10028 FILLER_10710. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 25724 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#975/32637 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1405.29 (MB), peak = 1512.98 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#3 routed nets are extracted.
#32634 routed nets are imported.
#126 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32763.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -1.15 (MB)
#Total memory = 1405.29 (MB)
#Peak memory = 1512.98 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 7471
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          821      105     3122      125      861      217       99     5350
#	M2          724      495      566       56        9       20      158     2028
#	M3           12        7       32        1        1        0       36       89
#	M4            1        1        0        0        0        0        0        2
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        1        1
#	M7            0        0        0        0        0        0        1        1
#	Totals     1558      608     3720      182      871      237      295     7471
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.05 (MB), peak = 1512.98 (MB)
#start 1st optimization iteration ...
#    completing 10% with 7504 violations
#    cpu time = 00:00:59, elapsed time = 00:00:59, memory = 1567.91 (MB), peak = 1568.12 (MB)
#    completing 20% with 7522 violations
#    cpu time = 00:01:58, elapsed time = 00:01:58, memory = 1561.78 (MB), peak = 1568.12 (MB)
#    completing 30% with 7532 violations
#    cpu time = 00:02:39, elapsed time = 00:02:39, memory = 1554.53 (MB), peak = 1568.12 (MB)
#    completing 40% with 7616 violations
#    cpu time = 00:03:29, elapsed time = 00:03:29, memory = 1549.84 (MB), peak = 1568.12 (MB)
#    completing 50% with 7693 violations
#    cpu time = 00:04:11, elapsed time = 00:04:11, memory = 1549.89 (MB), peak = 1568.12 (MB)
#    completing 60% with 7704 violations
#    cpu time = 00:04:57, elapsed time = 00:04:57, memory = 1540.71 (MB), peak = 1568.12 (MB)
#    completing 70% with 7731 violations
#    cpu time = 00:05:45, elapsed time = 00:05:45, memory = 1540.65 (MB), peak = 1568.12 (MB)
#    completing 80% with 7795 violations
#    cpu time = 00:06:28, elapsed time = 00:06:28, memory = 1546.41 (MB), peak = 1568.12 (MB)
#    completing 90% with 7758 violations
#    cpu time = 00:07:11, elapsed time = 00:07:11, memory = 1545.99 (MB), peak = 1568.12 (MB)
#    completing 100% with 7810 violations
#    cpu time = 00:07:53, elapsed time = 00:07:53, memory = 1536.71 (MB), peak = 1568.12 (MB)
#    number of violations = 7810
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          929      294     3100      786      289        0      193     5591
#	M2          701      589      566       13       24      139       84     2116
#	M3           22        7       40        1        0       11       16       97
#	M4            2        1        0        0        0        0        2        5
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        1        1
#	Totals     1654      891     3706      800      313      150      296     7810
#    number of process antenna violations = 13
#cpu time = 00:07:53, elapsed time = 00:07:53, memory = 1536.71 (MB), peak = 1568.12 (MB)
#start 2nd optimization iteration ...
#    completing 10% with 7747 violations
#    cpu time = 00:00:49, elapsed time = 00:00:49, memory = 1531.45 (MB), peak = 1568.12 (MB)
#    completing 20% with 7719 violations
#    cpu time = 00:01:44, elapsed time = 00:01:44, memory = 1562.47 (MB), peak = 1568.12 (MB)
#    completing 30% with 7679 violations
#    cpu time = 00:02:40, elapsed time = 00:02:40, memory = 1549.76 (MB), peak = 1568.12 (MB)
#    completing 40% with 7607 violations
#    cpu time = 00:03:49, elapsed time = 00:03:49, memory = 1536.97 (MB), peak = 1568.12 (MB)
#    completing 50% with 7618 violations
#    cpu time = 00:04:41, elapsed time = 00:04:40, memory = 1550.16 (MB), peak = 1568.12 (MB)
#    completing 60% with 7521 violations
#    cpu time = 00:05:33, elapsed time = 00:05:33, memory = 1556.80 (MB), peak = 1568.12 (MB)
#    completing 70% with 7446 violations
#    cpu time = 00:06:34, elapsed time = 00:06:34, memory = 1576.61 (MB), peak = 1576.84 (MB)
#    completing 80% with 7461 violations
#    cpu time = 00:07:24, elapsed time = 00:07:24, memory = 1556.34 (MB), peak = 1576.84 (MB)
#    completing 90% with 7411 violations
#    cpu time = 00:08:37, elapsed time = 00:08:37, memory = 1568.87 (MB), peak = 1579.79 (MB)
#    completing 100% with 7396 violations
#    cpu time = 00:09:47, elapsed time = 00:09:47, memory = 1567.52 (MB), peak = 1579.79 (MB)
#    number of violations = 7396
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          826      111     3066      116      792      262       79     5252
#	M2          699      456      626       49       10       22      185     2047
#	M3           25        7       28        1        0        0       33       94
#	M4            1        0        0        0        0        0        1        2
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        0        1
#	Totals     1552      574     3720      166      802      284      298     7396
#    number of process antenna violations = 9
#cpu time = 00:09:47, elapsed time = 00:09:47, memory = 1567.61 (MB), peak = 1579.79 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 567742 um.
#Total half perimeter of net bounding box = 497433 um.
#Total wire length on LAYER M1 = 2287 um.
#Total wire length on LAYER M2 = 150847 um.
#Total wire length on LAYER M3 = 207637 um.
#Total wire length on LAYER M4 = 141196 um.
#Total wire length on LAYER M5 = 31268 um.
#Total wire length on LAYER M6 = 3257 um.
#Total wire length on LAYER M7 = 10367 um.
#Total wire length on LAYER M8 = 20883 um.
#Total number of vias = 236365
#Total number of multi-cut vias = 143463 ( 60.7%)
#Total number of single cut vias = 92902 ( 39.3%)
#Up-Via Summary (total 236365):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       83643 ( 77.2%)     24685 ( 22.8%)     108328
#  Metal 2        5859 (  6.2%)     87889 ( 93.8%)      93748
#  Metal 3        2629 ( 10.7%)     21892 ( 89.3%)      24521
#  Metal 4         578 ( 10.5%)      4909 ( 89.5%)       5487
#  Metal 5          45 (  2.6%)      1666 ( 97.4%)       1711
#  Metal 6          33 (  2.3%)      1374 ( 97.7%)       1407
#  Metal 7         115 (  9.9%)      1048 ( 90.1%)       1163
#-----------------------------------------------------------
#                92902 ( 39.3%)    143463 ( 60.7%)     236365 
#
#Total number of DRC violations = 7396
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 5252
#Total number of violations on LAYER M2 = 2047
#Total number of violations on LAYER M3 = 94
#Total number of violations on LAYER M4 = 2
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:17:41
#Elapsed time = 00:17:41
#Increased memory = 33.84 (MB)
#Total memory = 1439.13 (MB)
#Peak memory = 1579.79 (MB)
#
#Start Post Route via swapping..
#49.45% of area are rerouted by ECO routing.
#    number of violations = 7514
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          842      112     3112      116      803      266       88     5339
#	M2          709      464      633       49       10       22      189     2076
#	M3           27        7       28        1        0        0       33       96
#	M4            1        0        0        0        0        0        1        2
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        0        1
#	Totals     1580      583     3773      166      813      288      311     7514
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1440.87 (MB), peak = 1579.79 (MB)
#    number of violations = 7437
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          830      112     3081      116      793      262       85     5279
#	M2          694      450      648       49       10       22      186     2059
#	M3           25        7       30        1        0        0       33       96
#	M4            1        0        0        0        0        0        1        2
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        0        1
#	Totals     1551      569     3759      166      803      284      305     7437
#cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1444.01 (MB), peak = 1579.79 (MB)
#CELL_VIEW fullchip,init has 7437 DRC violations
#Total number of DRC violations = 7437
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 16
#Total number of violations on LAYER M1 = 5279
#Total number of violations on LAYER M2 = 2059
#Total number of violations on LAYER M3 = 96
#Total number of violations on LAYER M4 = 2
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 567742 um.
#Total half perimeter of net bounding box = 497433 um.
#Total wire length on LAYER M1 = 2287 um.
#Total wire length on LAYER M2 = 150847 um.
#Total wire length on LAYER M3 = 207637 um.
#Total wire length on LAYER M4 = 141196 um.
#Total wire length on LAYER M5 = 31268 um.
#Total wire length on LAYER M6 = 3257 um.
#Total wire length on LAYER M7 = 10367 um.
#Total wire length on LAYER M8 = 20883 um.
#Total number of vias = 236365
#Total number of multi-cut vias = 153797 ( 65.1%)
#Total number of single cut vias = 82568 ( 34.9%)
#Up-Via Summary (total 236365):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79241 ( 73.1%)     29087 ( 26.9%)     108328
#  Metal 2        2850 (  3.0%)     90898 ( 97.0%)      93748
#  Metal 3         389 (  1.6%)     24132 ( 98.4%)      24521
#  Metal 4          24 (  0.4%)      5463 ( 99.6%)       5487
#  Metal 5           0 (  0.0%)      1711 (100.0%)       1711
#  Metal 6          24 (  1.7%)      1383 ( 98.3%)       1407
#  Metal 7          40 (  3.4%)      1123 ( 96.6%)       1163
#-----------------------------------------------------------
#                82568 ( 34.9%)    153797 ( 65.1%)     236365 
#
#detailRoute Statistics:
#Cpu time = 00:18:45
#Elapsed time = 00:18:45
#Increased memory = 36.99 (MB)
#Total memory = 1442.28 (MB)
#Peak memory = 1579.79 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32763 NETS and 0 SPECIALNETS signatures
#Created 61628 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.58 (MB), peak = 1579.79 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.81 (MB), peak = 1579.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:18:51
#Elapsed time = 00:18:51
#Increased memory = -48.06 (MB)
#Total memory = 1396.15 (MB)
#Peak memory = 1579.79 (MB)
#Number of warnings = 26
#Total number of warnings = 246
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb 18 00:22:34 2025
#
**optDesign ... cpu = 0:19:26, real = 0:19:25, mem = 1666.0M, totSessionCpu=1:24:31 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=61627 and nets=32763 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1666.0M)
Extracted 10.0007% (CPU Time= 0:00:01.1  MEM= 1711.9M)
Extracted 20.0007% (CPU Time= 0:00:01.3  MEM= 1711.9M)
Extracted 30.0007% (CPU Time= 0:00:01.5  MEM= 1711.9M)
Extracted 40.0007% (CPU Time= 0:00:01.6  MEM= 1711.9M)
Extracted 50.0007% (CPU Time= 0:00:01.8  MEM= 1711.9M)
Extracted 60.0007% (CPU Time= 0:00:02.2  MEM= 1715.9M)
Extracted 70.0007% (CPU Time= 0:00:02.6  MEM= 1715.9M)
Extracted 80.0007% (CPU Time= 0:00:03.2  MEM= 1715.9M)
Extracted 90.0007% (CPU Time= 0:00:04.1  MEM= 1715.9M)
Extracted 100% (CPU Time= 0:00:04.8  MEM= 1715.9M)
Number of Extracted Resistors     : 581502
Number of Extracted Ground Cap.   : 565780
Number of Extracted Coupling Cap. : 891152
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1703.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:06.0  MEM: 1703.918M)
**optDesign ... cpu = 0:19:33, real = 0:19:31, mem = 1664.0M, totSessionCpu=1:24:37 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32763,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1759.59 CPU=0:00:07.1 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
*** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1759.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32763,  5.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1735.63 CPU=0:00:01.7 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 1735.6M) ***
*** Done Building Timing Graph (cpu=0:00:13.8 real=0:00:14.0 totSessionCpu=1:24:51 mem=1735.6M)
**optDesign ... cpu = 0:19:46, real = 0:19:45, mem = 1666.2M, totSessionCpu=1:24:51 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:19:48, real = 0:19:46, mem = 1666.2M, totSessionCpu=1:24:52 **
** Profile ** Start :  cpu=0:00:00.0, mem=1723.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1723.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1723.4M
** Profile ** Total reports :  cpu=0:00:01.3, mem=1668.2M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1668.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.229  | -0.229  | -0.209  |
|           TNS (ns):|-201.190 |-182.166 | -19.024 |
|    Violating Paths:|  1781   |  1621   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1668.2M
**optDesign ... cpu = 0:19:50, real = 0:19:49, mem = 1666.2M, totSessionCpu=1:24:55 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1630.6M, totSessionCpu=1:24:58 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 32763 NETS and 0 SPECIALNETS signatures
#Created 61628 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.01 (MB), peak = 1579.79 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.01 (MB), peak = 1579.79 (MB)
Begin checking placement ... (start mem=1630.6M, init mem=1630.6M)
Overlapping with other instance:	38975
Orientation Violation:	30197
Placement Blockage Violation:	34
*info: Placed = 61627          (Fixed = 85)
*info: Unplaced = 0           
Placement Density:99.12%(208647/210495)
Finished checkPlace (cpu: total=0:00:00.8, vio checks=0:00:00.2; mem=1630.6M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30708

Instance distribution across the VT partitions:

 LVT : inst = 14678 (47.8%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14678 (47.8%)

 HVT : inst = 16030 (52.2%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16030 (52.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=61627 and nets=32763 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1620.6M)
Extracted 10.0007% (CPU Time= 0:00:01.2  MEM= 1690.5M)
Extracted 20.0007% (CPU Time= 0:00:01.4  MEM= 1690.5M)
Extracted 30.0007% (CPU Time= 0:00:01.6  MEM= 1690.5M)
Extracted 40.0007% (CPU Time= 0:00:01.7  MEM= 1690.5M)
Extracted 50.0007% (CPU Time= 0:00:01.9  MEM= 1690.5M)
Extracted 60.0007% (CPU Time= 0:00:02.3  MEM= 1694.5M)
Extracted 70.0007% (CPU Time= 0:00:02.7  MEM= 1694.5M)
Extracted 80.0007% (CPU Time= 0:00:03.4  MEM= 1694.5M)
Extracted 90.0007% (CPU Time= 0:00:04.3  MEM= 1694.5M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1694.5M)
Number of Extracted Resistors     : 581502
Number of Extracted Ground Cap.   : 565780
Number of Extracted Coupling Cap. : 891152
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1674.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:06.0  MEM: 1674.496M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32763,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1733.21 CPU=0:00:07.3 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
*** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1733.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32763,  5.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1709.25 CPU=0:00:01.7 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1709.3M) ***
*** Done Building Timing Graph (cpu=0:00:12.7 real=0:00:12.0 totSessionCpu=1:25:20 mem=1709.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1709.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1709.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1709.3M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1709.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.229  | -0.229  | -0.209  |
|           TNS (ns):|-201.190 |-182.166 | -19.024 |
|    Violating Paths:|  1781   |  1621   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1709.3M
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1600.2M, totSessionCpu=1:25:22 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.229
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 245 clock nets excluded from IPO operation.
*info: 245 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.229 TNS Slack -201.188 Density 99.12
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.229|   -0.229|-182.164| -201.188|    99.12%|   0:00:00.0| 1846.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.212|   -0.212|-189.115| -208.139|    99.15%|   0:00:12.0| 1860.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.212|   -0.212|-192.517| -211.541|    99.15%|   0:00:07.0| 1878.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.2 real=0:00:19.0 mem=1878.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.2 real=0:00:19.0 mem=1878.0M) ***
** GigaOpt Optimizer WNS Slack -0.212 TNS Slack -211.541 Density 99.15
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 15 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 251 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:19.8 real=0:00:19.0 mem=1878.0M) ***
*** Starting refinePlace (1:25:50 mem=1867.0M) ***
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1867.0MB
*** Finished refinePlace (1:25:50 mem=1867.0M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 251 clock nets excluded from IPO operation.
*info: 251 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.212 TNS Slack -211.541 Density 99.16
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.212|   -0.212|-192.517| -211.541|    99.16%|   0:00:00.0| 1884.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/D                             |
|  -0.213|   -0.213|-192.238| -211.262|    99.16%|   0:00:03.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_1_/D                              |
|  -0.213|   -0.213|-190.761| -209.785|    99.16%|   0:00:01.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.213|   -0.213|-190.601| -209.624|    99.16%|   0:00:00.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.213|   -0.213|-189.809| -208.833|    99.16%|   0:00:01.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.213|   -0.213|-189.756| -208.779|    99.16%|   0:00:01.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_57_/D                             |
|  -0.213|   -0.213|-189.609| -208.633|    99.16%|   0:00:01.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_11_/D                             |
|  -0.213|   -0.213|-189.422| -208.446|    99.16%|   0:00:01.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/D                             |
|  -0.213|   -0.213|-189.400| -208.423|    99.16%|   0:00:00.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 30 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.213|   -0.229|-178.477| -201.300|    99.16%|   0:00:13.0| 1920.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/D                             |
|  -0.213|   -0.229|-177.925| -200.748|    99.16%|   0:00:01.0| 1920.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_43_/D                             |
|  -0.213|   -0.229|-177.906| -200.729|    99.16%|   0:00:01.0| 1920.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_37_/D                           |
|  -0.213|   -0.229|-177.752| -200.575|    99.16%|   0:00:00.0| 1920.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_60_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.213|   -0.229|-175.194| -198.145|    99.16%|   0:00:10.0| 1932.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.213|   -0.229|-175.110| -198.061|    99.16%|   0:00:01.0| 1932.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.213|   -0.229|-175.094| -198.045|    99.16%|   0:00:00.0| 1932.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/D                             |
|  -0.213|   -0.229|-174.861| -197.812|    99.17%|   0:00:00.0| 1951.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_62_/D                           |
|  -0.213|   -0.229|-174.794| -197.745|    99.17%|   0:00:01.0| 1951.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_62_/D                           |
|  -0.213|   -0.229|-174.716| -197.667|    99.17%|   0:00:00.0| 1951.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.213|   -0.229|-174.715| -197.666|    99.17%|   0:00:00.0| 1951.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.212|   -0.229|-174.715| -197.666|    99.17%|   0:00:00.0| 1951.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.2 real=0:00:35.0 mem=1951.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:35.2 real=0:00:35.0 mem=1951.4M) ***
** GigaOpt Optimizer WNS Slack -0.229 TNS Slack -197.666 Density 99.17
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 2 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 288 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:35.7 real=0:00:35.0 mem=1951.4M) ***
*** Starting refinePlace (1:26:31 mem=1932.3M) ***
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1932.3MB
*** Finished refinePlace (1:26:31 mem=1932.3M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.212 ns
Total 0 nets layer assigned (0.6).
GigaOpt: setting up router preferences
        design wns: -0.2125
        slack threshold: 1.2075
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 976 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.229 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.2289
        slack threshold: 1.1911
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 976 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1868.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1868.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1868.0M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1868.0M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.229  | -0.212  | -0.229  |
|           TNS (ns):|-197.668 |-174.717 | -22.951 |
|    Violating Paths:|  1648   |  1488   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.751%
       (99.229% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1868.0M
**optDesign ... cpu = 0:01:37, real = 0:01:36, mem = 1738.5M, totSessionCpu=1:26:34 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Feb 18 00:24:37 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSC4072_n1487 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN4072_n1487 at location ( 163.300 255.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN4072_n1487 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC3983_CTS_191 connects to NET core_instance/FE_USKN3983_CTS_191 at location ( 82.100 273.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN3983_CTS_191 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC4078_CTS_162 connects to NET core_instance/FE_USKN3978_CTS_162 at location ( 286.900 176.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN3978_CTS_162 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC3983_CTS_191 connects to NET core_instance/FE_USKN3953_CTS_191 at location ( 83.700 274.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN3953_CTS_191 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_4 connects to NET core_instance/CTS_193 at location ( 86.300 307.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_6 connects to NET core_instance/CTS_193 at location ( 71.900 282.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_193 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_12 connects to NET core_instance/CTS_162 at location ( 250.300 196.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_162 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/FE_USKC3967_CTS_15 connects to NET core_instance/ofifo_inst/CTS_15 at location ( 319.700 200.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_3 connects to NET core_instance/CTS_152 at location ( 367.100 47.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_6 connects to NET core_instance/CTS_152 at location ( 363.700 59.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_152 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_3 connects to NET core_instance/psum_mem_instance/CTS_40 at location ( 362.100 46.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[63] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[22] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[14] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/psum_mem_instance/U1021 connects to NET core_instance/pmem_in[155] at location ( 319.900 36.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/pmem_in[155] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U5 connects to NET core_instance/pmem_in[143] at location ( 402.300 55.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/pmem_in[143] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/psum_mem_instance/U1227 connects to NET core_instance/pmem_in[109] at location ( 335.500 50.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/pmem_in[109] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/U14 connects to NET core_instance/array_out[19] at location ( 75.500 99.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/U10 connects to NET core_instance/array_out[19] at location ( 71.700 92.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/U11 connects to NET core_instance/array_out[19] at location ( 64.100 90.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/array_out[19] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/U48 connects to NET core_instance/mac_array_instance/FE_OCPN2944_q_temp_170_ at location ( 166.300 369.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN2944_q_temp_170_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/U71 connects to NET core_instance/mac_array_instance/FE_OCPN1630_q_temp_196_ at location ( 252.900 358.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN1630_q_temp_196_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/U70 connects to NET core_instance/mac_array_instance/FE_OFN853_q_temp_113_ at location ( 165.500 340.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OFN853_q_temp_113_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[338] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 75 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 104
#  Number of instances deleted (including moved) = 2569
#  Number of instances resized = 53
#  Number of instances with pin swaps = 9
#  Total number of placement changes (moved instances are counted twice) = 2726
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32833 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10507. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9823. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10336. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_9824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10012 core_instance/psum_mem_instance/FE_OFC422_n480. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_9839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_9484. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10703. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10019 core_instance/psum_mem_instance/memory7_reg_65_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10020 FILLER_9840. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10022 core_instance/psum_mem_instance/memory0_reg_76_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10023 FILLER_10024. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10026 core_instance/psum_mem_instance/memory7_reg_71_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10028 FILLER_10710. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 25712 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#976/32709 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1395.52 (MB), peak = 1588.50 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 396.540 72.100 ) on M1 for NET core_instance/CTS_149. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 378.120 81.100 ) on M1 for NET core_instance/CTS_151. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 361.980 47.200 ) on M1 for NET core_instance/CTS_152. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 363.850 59.195 ) on M1 for NET core_instance/CTS_152. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 171.740 196.300 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 186.540 198.100 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 250.450 195.995 ) on M1 for NET core_instance/CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 99.360 140.500 ) on M1 for NET core_instance/CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 45.200 111.710 ) on M1 for NET core_instance/CTS_177. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 146.120 187.300 ) on M1 for NET core_instance/CTS_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 147.320 187.300 ) on M1 for NET core_instance/CTS_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 166.920 210.690 ) on M1 for NET core_instance/CTS_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 72.050 282.395 ) on M1 for NET core_instance/CTS_193. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 86.450 307.595 ) on M1 for NET core_instance/CTS_193. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 110.155 160.300 ) on M1 for NET core_instance/FE_PSN4196_mac_in_10_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 82.820 273.685 ) on M1 for NET core_instance/FE_USKN3953_CTS_191. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 251.745 171.070 ) on M1 for NET core_instance/FE_USKN3965_CTS_156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 286.620 176.485 ) on M1 for NET core_instance/FE_USKN3978_CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 82.000 273.800 ) on M1 for NET core_instance/FE_USKN3983_CTS_191. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 67.975 122.500 ) on M1 for NET core_instance/FE_USKN4031_CTS_180. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#331 routed nets are extracted.
#    225 (0.69%) extracted nets are partially routed.
#32334 routed nets are imported.
#44 (0.13%) nets are without wires.
#126 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32835.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 225
#
#Start data preparation...
#
#Data preparation is done on Tue Feb 18 00:24:42 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Feb 18 00:24:44 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.35%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.15%
#  Metal 4        V        2084         318       25440     0.62%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2402           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         600           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  15076       2.51%  203520    11.80%
#
#  298 nets (0.91%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1397.74 (MB), peak = 1588.50 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1398.32 (MB), peak = 1588.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.09 (MB), peak = 1588.50 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.22 (MB), peak = 1588.50 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
#Total number of routable nets = 32709.
#Total number of nets in the design = 32835.
#
#268 routable nets have only global wires.
#32441 routable nets have only detail routed wires.
#96 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#582 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 79                 17             172  
#-------------------------------------------------------------------
#        Total                 79                 17             172  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                298                380           32031  
#-------------------------------------------------------------------
#        Total                298                380           32031  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     15(0.06%)      2(0.01%)   (0.07%)
#   Metal 3      1(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      1(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     17(0.01%)      2(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 298
#Total wire length = 568743 um.
#Total half perimeter of net bounding box = 498669 um.
#Total wire length on LAYER M1 = 2285 um.
#Total wire length on LAYER M2 = 150899 um.
#Total wire length on LAYER M3 = 208110 um.
#Total wire length on LAYER M4 = 141650 um.
#Total wire length on LAYER M5 = 31274 um.
#Total wire length on LAYER M6 = 3263 um.
#Total wire length on LAYER M7 = 10373 um.
#Total wire length on LAYER M8 = 20890 um.
#Total number of vias = 236699
#Total number of multi-cut vias = 153673 ( 64.9%)
#Total number of single cut vias = 83026 ( 35.1%)
#Up-Via Summary (total 236699):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79380 ( 73.2%)     29046 ( 26.8%)     108426
#  Metal 2        3008 (  3.2%)     90834 ( 96.8%)      93842
#  Metal 3         521 (  2.1%)     24114 ( 97.9%)      24635
#  Metal 4          32 (  0.6%)      5463 ( 99.4%)       5495
#  Metal 5           8 (  0.5%)      1711 ( 99.5%)       1719
#  Metal 6          31 (  2.2%)      1383 ( 97.8%)       1414
#  Metal 7          46 (  3.9%)      1122 ( 96.1%)       1168
#-----------------------------------------------------------
#                83026 ( 35.1%)    153673 ( 64.9%)     236699 
#
#Total number of involved priority nets 76
#Maximum src to sink distance for priority net 137.8
#Average of max src_to_sink distance for priority net 32.2
#Average of ave src_to_sink distance for priority net 25.6
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1424.22 (MB), peak = 1588.50 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1398.00 (MB), peak = 1588.50 (MB)
#Start Track Assignment.
#Done with 91 horizontal wires in 2 hboxes and 101 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 298
#Total wire length = 568801 um.
#Total half perimeter of net bounding box = 498669 um.
#Total wire length on LAYER M1 = 2311 um.
#Total wire length on LAYER M2 = 150904 um.
#Total wire length on LAYER M3 = 208133 um.
#Total wire length on LAYER M4 = 141651 um.
#Total wire length on LAYER M5 = 31274 um.
#Total wire length on LAYER M6 = 3263 um.
#Total wire length on LAYER M7 = 10375 um.
#Total wire length on LAYER M8 = 20890 um.
#Total number of vias = 236694
#Total number of multi-cut vias = 153673 ( 64.9%)
#Total number of single cut vias = 83021 ( 35.1%)
#Up-Via Summary (total 236694):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79378 ( 73.2%)     29046 ( 26.8%)     108424
#  Metal 2        3005 (  3.2%)     90834 ( 96.8%)      93839
#  Metal 3         521 (  2.1%)     24114 ( 97.9%)      24635
#  Metal 4          32 (  0.6%)      5463 ( 99.4%)       5495
#  Metal 5           8 (  0.5%)      1711 ( 99.5%)       1719
#  Metal 6          31 (  2.2%)      1383 ( 97.8%)       1414
#  Metal 7          46 (  3.9%)      1122 ( 96.1%)       1168
#-----------------------------------------------------------
#                83021 ( 35.1%)    153673 ( 64.9%)     236694 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1452.11 (MB), peak = 1588.50 (MB)
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 55.20 (MB)
#Total memory = 1452.11 (MB)
#Peak memory = 1588.50 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.0% of the total area was rechecked for DRC, and 18.5% required routing.
#    number of violations = 7308
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          837      112     3065      118      794      233       73     5232
#	M2          695      454      583       47       10       20      175     1984
#	M3           25        7       29        1        0        0       27       89
#	M4            1        0        0        0        0        0        1        2
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        0        1
#	Totals     1559      573     3677      166      804      253      276     7308
#157 out of 61699 instances need to be verified(marked ipoed).
#8.5% of the total area is being checked for drcs
#8.5% of the total area was checked
#    number of violations = 7399
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          858      113     3092      125      802      232       77     5299
#	M2          705      467      585       47       10       19      175     2008
#	M3           25        7       27        1        0        0       29       89
#	M4            1        0        0        0        0        0        1        2
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        0        1
#	Totals     1590      587     3704      173      812      251      282     7399
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1482.86 (MB), peak = 1588.50 (MB)
#start 1st optimization iteration ...
#    completing 10% with 7414 violations
#    cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1544.54 (MB), peak = 1588.50 (MB)
#    completing 20% with 7436 violations
#    cpu time = 00:01:58, elapsed time = 00:01:58, memory = 1544.90 (MB), peak = 1588.50 (MB)
#    completing 30% with 7399 violations
#    cpu time = 00:02:37, elapsed time = 00:02:37, memory = 1545.20 (MB), peak = 1588.50 (MB)
#    completing 40% with 7445 violations
#    cpu time = 00:03:21, elapsed time = 00:03:21, memory = 1516.30 (MB), peak = 1588.50 (MB)
#    completing 50% with 7449 violations
#    cpu time = 00:03:58, elapsed time = 00:03:58, memory = 1531.26 (MB), peak = 1588.50 (MB)
#    completing 60% with 7465 violations
#    cpu time = 00:04:37, elapsed time = 00:04:37, memory = 1530.65 (MB), peak = 1588.50 (MB)
#    completing 70% with 7479 violations
#    cpu time = 00:05:28, elapsed time = 00:05:28, memory = 1530.37 (MB), peak = 1588.50 (MB)
#    completing 80% with 7486 violations
#    cpu time = 00:06:11, elapsed time = 00:06:11, memory = 1546.12 (MB), peak = 1588.50 (MB)
#    completing 90% with 7516 violations
#    cpu time = 00:06:52, elapsed time = 00:06:52, memory = 1516.91 (MB), peak = 1588.50 (MB)
#    completing 100% with 7602 violations
#    cpu time = 00:07:30, elapsed time = 00:07:30, memory = 1527.59 (MB), peak = 1588.50 (MB)
#    number of violations = 7602
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          933      255     3009       98      757      261       90     5403
#	M2          684      561      552       51        5       27      180     2060
#	M3           29       15       47        5        1        1       36      134
#	M4            0        0        1        0        0        0        1        2
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        3        3
#	Totals     1646      831     3609      154      763      289      310     7602
#    number of process antenna violations = 16
#cpu time = 00:07:30, elapsed time = 00:07:30, memory = 1527.82 (MB), peak = 1588.50 (MB)
#start 2nd optimization iteration ...
#    completing 10% with 7543 violations
#    cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1525.98 (MB), peak = 1588.50 (MB)
#    completing 20% with 7504 violations
#    cpu time = 00:01:38, elapsed time = 00:01:38, memory = 1553.48 (MB), peak = 1588.50 (MB)
#    completing 30% with 7494 violations
#    cpu time = 00:02:32, elapsed time = 00:02:32, memory = 1560.32 (MB), peak = 1588.50 (MB)
#    completing 40% with 7480 violations
#    cpu time = 00:03:34, elapsed time = 00:03:34, memory = 1560.42 (MB), peak = 1588.50 (MB)
#    completing 50% with 7452 violations
#    cpu time = 00:04:28, elapsed time = 00:04:28, memory = 1555.70 (MB), peak = 1588.50 (MB)
#    completing 60% with 7466 violations
#    cpu time = 00:05:20, elapsed time = 00:05:19, memory = 1556.53 (MB), peak = 1588.50 (MB)
#    completing 70% with 7442 violations
#    cpu time = 00:06:18, elapsed time = 00:06:18, memory = 1567.70 (MB), peak = 1588.50 (MB)
#    completing 80% with 7466 violations
#    cpu time = 00:07:10, elapsed time = 00:07:10, memory = 1569.87 (MB), peak = 1588.50 (MB)
#    completing 90% with 7449 violations
#    cpu time = 00:08:22, elapsed time = 00:08:22, memory = 1573.25 (MB), peak = 1588.50 (MB)
#    completing 100% with 7436 violations
#    cpu time = 00:09:36, elapsed time = 00:09:36, memory = 1572.22 (MB), peak = 1588.50 (MB)
#    number of violations = 7436
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          827      107     3045      119      792      276       79     5245
#	M2          674      455      649       52       13       24      193     2060
#	M3           28       12       48        1        2        0       37      128
#	M4            0        0        1        0        0        0        1        2
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        0        1
#	Totals     1530      574     3743      172      807      300      310     7436
#    number of process antenna violations = 10
#cpu time = 00:09:36, elapsed time = 00:09:36, memory = 1572.33 (MB), peak = 1588.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 298
#Total wire length = 568606 um.
#Total half perimeter of net bounding box = 498669 um.
#Total wire length on LAYER M1 = 2261 um.
#Total wire length on LAYER M2 = 150495 um.
#Total wire length on LAYER M3 = 207973 um.
#Total wire length on LAYER M4 = 141897 um.
#Total wire length on LAYER M5 = 31414 um.
#Total wire length on LAYER M6 = 3274 um.
#Total wire length on LAYER M7 = 10396 um.
#Total wire length on LAYER M8 = 20896 um.
#Total number of vias = 237291
#Total number of multi-cut vias = 143752 ( 60.6%)
#Total number of single cut vias = 93539 ( 39.4%)
#Up-Via Summary (total 237291):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       83667 ( 77.1%)     24792 ( 22.9%)     108459
#  Metal 2        6231 (  6.6%)     87868 ( 93.4%)      94099
#  Metal 3        2761 ( 11.1%)     22060 ( 88.9%)      24821
#  Metal 4         650 ( 11.6%)      4956 ( 88.4%)       5606
#  Metal 5          44 (  2.6%)      1681 ( 97.4%)       1725
#  Metal 6          58 (  4.1%)      1360 ( 95.9%)       1418
#  Metal 7         128 ( 11.0%)      1035 ( 89.0%)       1163
#-----------------------------------------------------------
#                93539 ( 39.4%)    143752 ( 60.6%)     237291 
#
#Total number of DRC violations = 7436
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 5245
#Total number of violations on LAYER M2 = 2060
#Total number of violations on LAYER M3 = 128
#Total number of violations on LAYER M4 = 2
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:17:34
#Elapsed time = 00:17:34
#Increased memory = -28.95 (MB)
#Total memory = 1423.16 (MB)
#Peak memory = 1588.50 (MB)
#
#Start Post Route via swapping..
#57.25% of area are rerouted by ECO routing.
#    number of violations = 7557
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          844      107     3086      122      801      277       88     5325
#	M2          688      465      658       53       13       24      195     2096
#	M3           28       12       52        1        2        0       38      133
#	M4            0        0        1        0        0        0        1        2
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        0        1
#	Totals     1561      584     3797      176      816      301      322     7557
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1424.90 (MB), peak = 1588.50 (MB)
#    number of violations = 7489
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          836      105     3065      118      802      275       84     5285
#	M2          677      452      662       53       13       24      193     2074
#	M3           28       12       48        1        2        0       37      128
#	M4            0        0        1        0        0        0        0        1
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        0        1
#	Totals     1542      569     3776      172      817      299      314     7489
#cpu time = 00:01:06, elapsed time = 00:01:06, memory = 1427.67 (MB), peak = 1588.50 (MB)
#CELL_VIEW fullchip,init has 7489 DRC violations
#Total number of DRC violations = 7489
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 16
#Total number of violations on LAYER M1 = 5285
#Total number of violations on LAYER M2 = 2074
#Total number of violations on LAYER M3 = 128
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 298
#Total wire length = 568606 um.
#Total half perimeter of net bounding box = 498669 um.
#Total wire length on LAYER M1 = 2261 um.
#Total wire length on LAYER M2 = 150495 um.
#Total wire length on LAYER M3 = 207973 um.
#Total wire length on LAYER M4 = 141897 um.
#Total wire length on LAYER M5 = 31414 um.
#Total wire length on LAYER M6 = 3274 um.
#Total wire length on LAYER M7 = 10396 um.
#Total wire length on LAYER M8 = 20896 um.
#Total number of vias = 237291
#Total number of multi-cut vias = 154784 ( 65.2%)
#Total number of single cut vias = 82507 ( 34.8%)
#Up-Via Summary (total 237291):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79219 ( 73.0%)     29240 ( 27.0%)     108459
#  Metal 2        2792 (  3.0%)     91307 ( 97.0%)      94099
#  Metal 3         409 (  1.6%)     24412 ( 98.4%)      24821
#  Metal 4          30 (  0.5%)      5576 ( 99.5%)       5606
#  Metal 5           0 (  0.0%)      1725 (100.0%)       1725
#  Metal 6          23 (  1.6%)      1395 ( 98.4%)       1418
#  Metal 7          34 (  2.9%)      1129 ( 97.1%)       1163
#-----------------------------------------------------------
#                82507 ( 34.8%)    154784 ( 65.2%)     237291 
#
#detailRoute Statistics:
#Cpu time = 00:18:43
#Elapsed time = 00:18:42
#Increased memory = -26.18 (MB)
#Total memory = 1425.94 (MB)
#Peak memory = 1588.50 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32835 NETS and 0 SPECIALNETS signatures
#Created 61700 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1427.24 (MB), peak = 1588.50 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1427.47 (MB), peak = 1588.50 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:18:57
#Elapsed time = 00:18:56
#Increased memory = -61.26 (MB)
#Total memory = 1380.50 (MB)
#Peak memory = 1588.50 (MB)
#Number of warnings = 85
#Total number of warnings = 331
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb 18 00:43:33 2025
#
**optDesign ... cpu = 0:20:33, real = 0:20:32, mem = 1714.5M, totSessionCpu=1:45:31 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=61699 and nets=32835 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1714.5M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1760.4M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1760.4M)
Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1760.4M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1760.4M)
Extracted 50.0005% (CPU Time= 0:00:01.9  MEM= 1760.4M)
Extracted 60.0004% (CPU Time= 0:00:02.3  MEM= 1764.4M)
Extracted 70.0006% (CPU Time= 0:00:02.7  MEM= 1764.4M)
Extracted 80.0005% (CPU Time= 0:00:03.4  MEM= 1764.4M)
Extracted 90.0004% (CPU Time= 0:00:04.4  MEM= 1764.4M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 1764.4M)
Number of Extracted Resistors     : 582248
Number of Extracted Ground Cap.   : 566173
Number of Extracted Coupling Cap. : 892024
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1752.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:06.0  MEM: 1752.363M)
**optDesign ... cpu = 0:20:40, real = 0:20:38, mem = 1714.5M, totSessionCpu=1:45:38 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32835,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1810.03 CPU=0:00:07.6 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
*** CDM Built up (cpu=0:00:09.4  real=0:00:10.0  mem= 1810.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32835,  5.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1786.07 CPU=0:00:01.8 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1786.1M) ***
*** Done Building Timing Graph (cpu=0:00:14.5 real=0:00:15.0 totSessionCpu=1:45:52 mem=1786.1M)
**optDesign ... cpu = 0:20:54, real = 0:20:53, mem = 1716.6M, totSessionCpu=1:45:52 **
*** Timing NOT met, worst failing slack is -0.221
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 288 clock nets excluded from IPO operation.
*info: 288 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.222 TNS Slack -197.879 Density 99.23
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.216|   -0.222|-175.443| -197.879|    99.23%|   0:00:00.0| 1947.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.216|   -0.221|-175.443| -197.879|    99.23%|   0:00:01.0| 1947.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/D                             |
|  -0.216|   -0.222|-175.443| -197.879|    99.23%|   0:00:00.0| 1947.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=1947.6M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:01.0 mem=1947.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 288 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1947.6M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:21:01, real = 0:20:59, mem = 1798.6M, totSessionCpu=1:45:58 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1798.61M, totSessionCpu=1:45:59 .
**optDesign ... cpu = 0:21:01, real = 0:20:59, mem = 1798.6M, totSessionCpu=1:45:59 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1314.79MB/1314.79MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1315.05MB/1315.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1315.10MB/1315.10MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-18 00:44:01 (2025-Feb-18 08:44:01 GMT)
2025-Feb-18 00:44:01 (2025-Feb-18 08:44:01 GMT): 10%
2025-Feb-18 00:44:01 (2025-Feb-18 08:44:01 GMT): 20%
2025-Feb-18 00:44:01 (2025-Feb-18 08:44:01 GMT): 30%
2025-Feb-18 00:44:01 (2025-Feb-18 08:44:01 GMT): 40%
2025-Feb-18 00:44:01 (2025-Feb-18 08:44:01 GMT): 50%
2025-Feb-18 00:44:01 (2025-Feb-18 08:44:01 GMT): 60%
2025-Feb-18 00:44:01 (2025-Feb-18 08:44:01 GMT): 70%
2025-Feb-18 00:44:01 (2025-Feb-18 08:44:01 GMT): 80%
2025-Feb-18 00:44:01 (2025-Feb-18 08:44:01 GMT): 90%

Finished Levelizing
2025-Feb-18 00:44:01 (2025-Feb-18 08:44:01 GMT)

Starting Activity Propagation
2025-Feb-18 00:44:01 (2025-Feb-18 08:44:01 GMT)
2025-Feb-18 00:44:02 (2025-Feb-18 08:44:02 GMT): 10%
2025-Feb-18 00:44:02 (2025-Feb-18 08:44:02 GMT): 20%

Finished Activity Propagation
2025-Feb-18 00:44:02 (2025-Feb-18 08:44:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1316.10MB/1316.10MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-18 00:44:02 (2025-Feb-18 08:44:02 GMT)
 ... Calculating switching power
2025-Feb-18 00:44:02 (2025-Feb-18 08:44:02 GMT): 10%
2025-Feb-18 00:44:02 (2025-Feb-18 08:44:02 GMT): 20%
2025-Feb-18 00:44:03 (2025-Feb-18 08:44:03 GMT): 30%
2025-Feb-18 00:44:03 (2025-Feb-18 08:44:03 GMT): 40%
2025-Feb-18 00:44:03 (2025-Feb-18 08:44:03 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-18 00:44:03 (2025-Feb-18 08:44:03 GMT): 60%
2025-Feb-18 00:44:04 (2025-Feb-18 08:44:04 GMT): 70%
2025-Feb-18 00:44:04 (2025-Feb-18 08:44:04 GMT): 80%
2025-Feb-18 00:44:05 (2025-Feb-18 08:44:05 GMT): 90%

Finished Calculating power
2025-Feb-18 00:44:05 (2025-Feb-18 08:44:05 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1317.61MB/1317.61MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1317.61MB/1317.61MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1317.64MB/1317.64MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-18 00:44:05 (2025-Feb-18 08:44:05 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.54036285 	   65.1665%
Total Switching Power:      42.94276190 	   33.4979%
Total Leakage Power:         1.71209666 	    1.3355%
Total Power:               128.19522144
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.36       3.037      0.3214       45.72       35.67
Macro                                  0           0       0.359       0.359        0.28
IO                                     0           0           0           0           0
Combinational                      36.16       31.71      0.9966       68.87       53.72
Clock (Combinational)              5.018       8.193     0.03512       13.25       10.33
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.54       42.94       1.712       128.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.54       42.94       1.712       128.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.018       8.193     0.03512       13.25       10.33
-----------------------------------------------------------------------------------------
Total                              5.018       8.193     0.03512       13.25       10.33
-----------------------------------------------------------------------------------------
Total leakage power = 1.7121 mW
Cell usage statistics:  
Library tcbn65gpluswc , 61699 cells ( 100.000000%) , 1.7121 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1320.43MB/1320.43MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:21:06, real = 0:21:05, mem = 1798.6M, totSessionCpu=1:46:04 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:21:07, real = 0:21:06, mem = 1798.6M, totSessionCpu=1:46:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=1855.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1855.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1855.8M
** Profile ** Total reports :  cpu=0:00:01.3, mem=1800.6M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1800.6M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.221  | -0.216  | -0.221  |
|           TNS (ns):|-197.877 |-175.441 | -22.436 |
|    Violating Paths:|  1672   |  1512   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.751%
       (99.229% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1800.6M
**optDesign ... cpu = 0:21:10, real = 0:21:09, mem = 1798.6M, totSessionCpu=1:46:08 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat/fullchip.v.gz" ...
Saving AAE Data ...
Saving /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/scheduling_file.cts in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 84333 markers are saved ...
... 7282 geometry drc markers are saved ...
... 16 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=1798.6M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference block -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference coverCell -isVisible 0
<CMD> setLayerPreference phyCell -isVisible 0
<CMD> setLayerPreference io -isVisible 0
<CMD> setLayerPreference areaIo -isVisible 0
<CMD> setLayerPreference blackBox -isVisible 0
<CMD> setLayerPreference flop -isVisible 0
<CMD> setLayerPreference pwrswt -isVisible 0
<CMD> setLayerPreference isolation -isVisible 0
<CMD> setLayerPreference shift -isVisible 0
<CMD> setLayerPreference funcother -isVisible 0
<CMD> setLayerPreference place -isVisible 0
<CMD> setLayerPreference fixed -isVisible 0
<CMD> setLayerPreference cover -isVisible 0
<CMD> setLayerPreference softfix -isVisible 0
<CMD> setLayerPreference unplace -isVisible 0
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference block -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference coverCell -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference io -isVisible 1
<CMD> setLayerPreference areaIo -isVisible 1
<CMD> setLayerPreference blackBox -isVisible 1
<CMD> setLayerPreference flop -isVisible 1
<CMD> setLayerPreference pwrswt -isVisible 1
<CMD> setLayerPreference isolation -isVisible 1
<CMD> setLayerPreference shift -isVisible 1
<CMD> setLayerPreference funcother -isVisible 1
<CMD> setLayerPreference place -isVisible 1
<CMD> setLayerPreference fixed -isVisible 1
<CMD> setLayerPreference cover -isVisible 1
<CMD> setLayerPreference softfix -isVisible 1
<CMD> setLayerPreference unplace -isVisible 1
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1749.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 416
  Overlap     : 584
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 69.3M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Feb 18 09:39:49 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (480.4000, 477.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 09:39:49 **** Processed 5000 nets.
**** 09:39:49 **** Processed 10000 nets.
**** 09:39:49 **** Processed 15000 nets.
**** 09:39:49 **** Processed 20000 nets.
**** 09:39:50 **** Processed 25000 nets.
**** 09:39:50 **** Processed 30000 nets.
Net VDD: has an unconnected terminal.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    1000 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1000 total info(s) created.
End Summary

End Time: Tue Feb 18 09:39:50 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.8  MEM: -0.598M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1543.27MB/1543.27MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1543.27MB/1543.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1543.27MB/1543.27MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-18 09:39:52 (2025-Feb-18 17:39:52 GMT)
2025-Feb-18 09:39:52 (2025-Feb-18 17:39:52 GMT): 10%
2025-Feb-18 09:39:52 (2025-Feb-18 17:39:52 GMT): 20%
2025-Feb-18 09:39:52 (2025-Feb-18 17:39:52 GMT): 30%
2025-Feb-18 09:39:52 (2025-Feb-18 17:39:52 GMT): 40%
2025-Feb-18 09:39:52 (2025-Feb-18 17:39:52 GMT): 50%
2025-Feb-18 09:39:52 (2025-Feb-18 17:39:52 GMT): 60%
2025-Feb-18 09:39:52 (2025-Feb-18 17:39:52 GMT): 70%
2025-Feb-18 09:39:52 (2025-Feb-18 17:39:52 GMT): 80%
2025-Feb-18 09:39:52 (2025-Feb-18 17:39:52 GMT): 90%

Finished Levelizing
2025-Feb-18 09:39:52 (2025-Feb-18 17:39:52 GMT)

Starting Activity Propagation
2025-Feb-18 09:39:52 (2025-Feb-18 17:39:52 GMT)
2025-Feb-18 09:39:53 (2025-Feb-18 17:39:53 GMT): 10%
2025-Feb-18 09:39:53 (2025-Feb-18 17:39:53 GMT): 20%

Finished Activity Propagation
2025-Feb-18 09:39:53 (2025-Feb-18 17:39:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1543.81MB/1543.81MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-18 09:39:53 (2025-Feb-18 17:39:53 GMT)
 ... Calculating switching power
2025-Feb-18 09:39:54 (2025-Feb-18 17:39:54 GMT): 10%
2025-Feb-18 09:39:54 (2025-Feb-18 17:39:54 GMT): 20%
2025-Feb-18 09:39:54 (2025-Feb-18 17:39:54 GMT): 30%
2025-Feb-18 09:39:54 (2025-Feb-18 17:39:54 GMT): 40%
2025-Feb-18 09:39:54 (2025-Feb-18 17:39:54 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-18 09:39:54 (2025-Feb-18 17:39:54 GMT): 60%
2025-Feb-18 09:39:55 (2025-Feb-18 17:39:55 GMT): 70%
2025-Feb-18 09:39:56 (2025-Feb-18 17:39:56 GMT): 80%
2025-Feb-18 09:39:56 (2025-Feb-18 17:39:56 GMT): 90%

Finished Calculating power
2025-Feb-18 09:39:57 (2025-Feb-18 17:39:57 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1543.89MB/1543.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1543.89MB/1543.89MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1543.89MB/1543.89MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.54036285 	   65.1665%
Total Switching Power:      42.94276190 	   33.4979%
Total Leakage Power:         1.71209666 	    1.3355%
Total Power:               128.19522144
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1544.01MB/1544.01MB)


Output file is fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1818.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 416
  Overlap     : 584
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 0.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Feb 18 09:40:22 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (480.4000, 477.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 09:40:23 **** Processed 5000 nets.
**** 09:40:23 **** Processed 10000 nets.
**** 09:40:23 **** Processed 15000 nets.
**** 09:40:23 **** Processed 20000 nets.
**** 09:40:23 **** Processed 25000 nets.
**** 09:40:24 **** Processed 30000 nets.
Net VDD: has an unconnected terminal.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    1000 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1000 total info(s) created.
End Summary

End Time: Tue Feb 18 09:40:24 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.8  MEM: -0.598M)

<CMD> checkPinAssignment
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    243 |     83 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    243 |     83 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1818.6M).
