# do run.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 14:29:48 on Jul 02,2024
# vlog ../../verilog-ethernet/rtl/arp.v ../../verilog-ethernet/rtl/arp_cache.v ../../verilog-ethernet/rtl/arp_eth_rx.v ../../verilog-ethernet/rtl/arp_eth_tx.v ../../verilog-ethernet/rtl/axis_baser_rx_64.v ../../verilog-ethernet/rtl/axis_baser_tx_64.v ../../verilog-ethernet/rtl/axis_eth_fcs.v ../../verilog-ethernet/rtl/axis_eth_fcs_check.v ../../verilog-ethernet/rtl/axis_eth_fcs_check_64.v ../../verilog-ethernet/rtl/axis_eth_fcs_insert.v ../../verilog-ethernet/rtl/axis_eth_fcs_insert_64.v ../../verilog-ethernet/rtl/axis_gmii_rx.v ../../verilog-ethernet/rtl/axis_gmii_tx.v ../../verilog-ethernet/rtl/axis_xgmii_rx_32.v ../../verilog-ethernet/rtl/axis_xgmii_rx_64.v ../../verilog-ethernet/rtl/axis_xgmii_tx_32.v ../../verilog-ethernet/rtl/axis_xgmii_tx_64.v ../../verilog-ethernet/rtl/eth_arb_mux.v ../../verilog-ethernet/rtl/eth_axis_rx.v ../../verilog-ethernet/rtl/eth_axis_tx.v ../../verilog-ethernet/rtl/eth_demux.v ../../verilog-ethernet/rtl/eth_mac_10g.v ../../verilog-ethernet/rtl/eth_mac_10g_fifo.v ../../verilog-ethernet/rtl/eth_mac_1g.v ../../verilog-ethernet/rtl/eth_mac_1g_fifo.v ../../verilog-ethernet/rtl/eth_mac_1g_gmii.v ../../verilog-ethernet/rtl/eth_mac_1g_gmii_fifo.v ../../verilog-ethernet/rtl/eth_mac_1g_rgmii.v ../../verilog-ethernet/rtl/eth_mac_1g_rgmii_fifo.v ../../verilog-ethernet/rtl/eth_mac_mii.v ../../verilog-ethernet/rtl/eth_mac_mii_fifo.v ../../verilog-ethernet/rtl/eth_mac_phy_10g.v ../../verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v ../../verilog-ethernet/rtl/eth_mac_phy_10g_rx.v ../../verilog-ethernet/rtl/eth_mac_phy_10g_tx.v ../../verilog-ethernet/rtl/eth_mux.v ../../verilog-ethernet/rtl/eth_phy_10g.v ../../verilog-ethernet/rtl/eth_phy_10g_rx.v ../../verilog-ethernet/rtl/eth_phy_10g_rx_ber_mon.v ../../verilog-ethernet/rtl/eth_phy_10g_rx_frame_sync.v ../../verilog-ethernet/rtl/eth_phy_10g_rx_if.v ../../verilog-ethernet/rtl/eth_phy_10g_rx_watchdog.v ../../verilog-ethernet/rtl/eth_phy_10g_tx.v ../../verilog-ethernet/rtl/eth_phy_10g_tx_if.v ../../verilog-ethernet/rtl/gmii_phy_if.v ../../verilog-ethernet/rtl/iddr.v ../../verilog-ethernet/rtl/ip.v ../../verilog-ethernet/rtl/ip_64.v ../../verilog-ethernet/rtl/ip_arb_mux.v ../../verilog-ethernet/rtl/ip_complete.v ../../verilog-ethernet/rtl/ip_complete_64.v ../../verilog-ethernet/rtl/ip_demux.v ../../verilog-ethernet/rtl/ip_eth_rx.v ../../verilog-ethernet/rtl/ip_eth_rx_64.v ../../verilog-ethernet/rtl/ip_eth_tx.v ../../verilog-ethernet/rtl/ip_eth_tx_64.v ../../verilog-ethernet/rtl/ip_mux.v ../../verilog-ethernet/rtl/lfsr.v ../../verilog-ethernet/rtl/mac_ctrl_rx.v ../../verilog-ethernet/rtl/mac_ctrl_tx.v ../../verilog-ethernet/rtl/mac_pause_ctrl_rx.v ../../verilog-ethernet/rtl/mac_pause_ctrl_tx.v ../../verilog-ethernet/rtl/mii_phy_if.v ../../verilog-ethernet/rtl/oddr.v ../../verilog-ethernet/rtl/ptp_clock.v ../../verilog-ethernet/rtl/ptp_clock_cdc.v ../../verilog-ethernet/rtl/ptp_perout.v ../../verilog-ethernet/rtl/ptp_tag_insert.v ../../verilog-ethernet/rtl/ptp_td_leaf.v ../../verilog-ethernet/rtl/ptp_td_phc.v ../../verilog-ethernet/rtl/ptp_td_rel2tod.v ../../verilog-ethernet/rtl/ptp_ts_extract.v ../../verilog-ethernet/rtl/rgmii_phy_if.v ../../verilog-ethernet/rtl/ssio_ddr_in.v ../../verilog-ethernet/rtl/ssio_ddr_in_diff.v ../../verilog-ethernet/rtl/ssio_ddr_out.v ../../verilog-ethernet/rtl/ssio_ddr_out_diff.v ../../verilog-ethernet/rtl/ssio_sdr_in.v ../../verilog-ethernet/rtl/ssio_sdr_in_diff.v ../../verilog-ethernet/rtl/ssio_sdr_out.v ../../verilog-ethernet/rtl/ssio_sdr_out_diff.v ../../verilog-ethernet/rtl/udp.v ../../verilog-ethernet/rtl/udp_64.v ../../verilog-ethernet/rtl/udp_arb_mux.v ../../verilog-ethernet/rtl/udp_checksum_gen.v ../../verilog-ethernet/rtl/udp_checksum_gen_64.v ../../verilog-ethernet/rtl/udp_complete.v ../../verilog-ethernet/rtl/udp_complete_64.v ../../verilog-ethernet/rtl/udp_demux.v ../../verilog-ethernet/rtl/udp_ip_rx.v ../../verilog-ethernet/rtl/udp_ip_rx_64.v ../../verilog-ethernet/rtl/udp_ip_tx.v ../../verilog-ethernet/rtl/udp_ip_tx_64.v ../../verilog-ethernet/rtl/udp_mux.v ../../verilog-ethernet/rtl/xgmii_baser_dec_64.v ../../verilog-ethernet/rtl/xgmii_baser_enc_64.v ../../verilog-ethernet/rtl/xgmii_deinterleave.v ../../verilog-ethernet/rtl/xgmii_interleave.v 
# -- Compiling module arp
# -- Compiling module arp_cache
# -- Compiling module arp_eth_rx
# -- Compiling module arp_eth_tx
# -- Compiling module axis_baser_rx_64
# -- Compiling module axis_baser_tx_64
# -- Compiling module axis_eth_fcs
# -- Compiling module axis_eth_fcs_check
# -- Compiling module axis_eth_fcs_check_64
# -- Compiling module axis_eth_fcs_insert
# -- Compiling module axis_eth_fcs_insert_64
# -- Compiling module axis_gmii_rx
# -- Compiling module axis_gmii_tx
# -- Compiling module axis_xgmii_rx_32
# -- Compiling module axis_xgmii_rx_64
# -- Compiling module axis_xgmii_tx_32
# -- Compiling module axis_xgmii_tx_64
# -- Compiling module eth_arb_mux
# -- Compiling module eth_axis_rx
# -- Compiling module eth_axis_tx
# -- Compiling module eth_demux
# -- Compiling module eth_mac_10g
# -- Compiling module eth_mac_10g_fifo
# -- Compiling module eth_mac_1g
# -- Compiling module eth_mac_1g_fifo
# -- Compiling module eth_mac_1g_gmii
# -- Compiling module eth_mac_1g_gmii_fifo
# -- Compiling module eth_mac_1g_rgmii
# -- Compiling module eth_mac_1g_rgmii_fifo
# -- Compiling module eth_mac_mii
# -- Compiling module eth_mac_mii_fifo
# -- Compiling module eth_mac_phy_10g
# -- Compiling module eth_mac_phy_10g_fifo
# -- Compiling module eth_mac_phy_10g_rx
# -- Compiling module eth_mac_phy_10g_tx
# -- Compiling module eth_mux
# -- Compiling module eth_phy_10g
# -- Compiling module eth_phy_10g_rx
# -- Compiling module eth_phy_10g_rx_ber_mon
# -- Compiling module eth_phy_10g_rx_frame_sync
# -- Compiling module eth_phy_10g_rx_if
# -- Compiling module eth_phy_10g_rx_watchdog
# -- Compiling module eth_phy_10g_tx
# -- Compiling module eth_phy_10g_tx_if
# -- Compiling module gmii_phy_if
# -- Compiling module iddr
# -- Compiling module ip
# -- Compiling module ip_64
# -- Compiling module ip_arb_mux
# -- Compiling module ip_complete
# -- Compiling module ip_complete_64
# -- Compiling module ip_demux
# -- Compiling module ip_eth_rx
# -- Compiling module ip_eth_rx_64
# -- Compiling module ip_eth_tx
# -- Compiling module ip_eth_tx_64
# -- Compiling module ip_mux
# -- Compiling module lfsr
# -- Compiling module mac_ctrl_rx
# -- Compiling module mac_ctrl_tx
# -- Compiling module mac_pause_ctrl_rx
# -- Compiling module mac_pause_ctrl_tx
# -- Compiling module mii_phy_if
# -- Compiling module oddr
# -- Compiling module ptp_clock
# -- Compiling module ptp_clock_cdc
# -- Compiling module ptp_perout
# -- Compiling module ptp_tag_insert
# -- Compiling module ptp_td_leaf
# -- Compiling module ptp_td_phc
# -- Compiling module ptp_td_rel2tod
# -- Compiling module ptp_ts_extract
# -- Compiling module rgmii_phy_if
# -- Compiling module ssio_ddr_in
# -- Compiling module ssio_ddr_in_diff
# -- Compiling module ssio_ddr_out
# -- Compiling module ssio_ddr_out_diff
# -- Compiling module ssio_sdr_in
# -- Compiling module ssio_sdr_in_diff
# -- Compiling module ssio_sdr_out
# -- Compiling module ssio_sdr_out_diff
# -- Compiling module udp
# -- Compiling module udp_64
# -- Compiling module udp_arb_mux
# -- Compiling module udp_checksum_gen
# -- Compiling module udp_checksum_gen_64
# -- Compiling module udp_complete
# -- Compiling module udp_complete_64
# -- Compiling module udp_demux
# -- Compiling module udp_ip_rx
# -- Compiling module udp_ip_rx_64
# -- Compiling module udp_ip_tx
# -- Compiling module udp_ip_tx_64
# -- Compiling module udp_mux
# -- Compiling module xgmii_baser_dec_64
# -- Compiling module xgmii_baser_enc_64
# -- Compiling module xgmii_deinterleave
# -- Compiling module xgmii_interleave
# 
# Top level modules:
# 	axis_eth_fcs
# 	axis_eth_fcs_check
# 	axis_eth_fcs_check_64
# 	axis_eth_fcs_insert
# 	axis_eth_fcs_insert_64
# 	eth_axis_rx
# 	eth_axis_tx
# 	eth_demux
# 	eth_mac_10g_fifo
# 	eth_mac_1g_fifo
# 	eth_mac_1g_gmii_fifo
# 	eth_mac_1g_rgmii_fifo
# 	eth_mac_mii_fifo
# 	eth_mac_phy_10g_fifo
# 	eth_mux
# 	eth_phy_10g
# 	ip_demux
# 	ip_mux
# 	ptp_clock
# 	ptp_perout
# 	ptp_tag_insert
# 	ptp_td_leaf
# 	ptp_td_phc
# 	ptp_td_rel2tod
# 	ptp_ts_extract
# 	ssio_ddr_in_diff
# 	ssio_ddr_out_diff
# 	ssio_sdr_in_diff
# 	ssio_sdr_out_diff
# 	udp_arb_mux
# 	udp_complete
# 	udp_complete_64
# 	udp_demux
# 	udp_mux
# 	xgmii_deinterleave
# 	xgmii_interleave
# End time: 14:29:48 on Jul 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 14:29:48 on Jul 02,2024
# vlog ../../verilog-ethernet/lib/axis/rtl/arbiter.v ../../verilog-ethernet/lib/axis/rtl/axis_adapter.v ../../verilog-ethernet/lib/axis/rtl/axis_arb_mux.v ../../verilog-ethernet/lib/axis/rtl/axis_async_fifo.v ../../verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v ../../verilog-ethernet/lib/axis/rtl/axis_broadcast.v ../../verilog-ethernet/lib/axis/rtl/axis_cobs_decode.v ../../verilog-ethernet/lib/axis/rtl/axis_cobs_encode.v ../../verilog-ethernet/lib/axis/rtl/axis_crosspoint.v ../../verilog-ethernet/lib/axis/rtl/axis_demux.v ../../verilog-ethernet/lib/axis/rtl/axis_fifo.v ../../verilog-ethernet/lib/axis/rtl/axis_fifo_adapter.v ../../verilog-ethernet/lib/axis/rtl/axis_frame_join.v ../../verilog-ethernet/lib/axis/rtl/axis_frame_len.v ../../verilog-ethernet/lib/axis/rtl/axis_frame_length_adjust.v ../../verilog-ethernet/lib/axis/rtl/axis_frame_length_adjust_fifo.v ../../verilog-ethernet/lib/axis/rtl/axis_ll_bridge.v ../../verilog-ethernet/lib/axis/rtl/axis_mux.v ../../verilog-ethernet/lib/axis/rtl/axis_pipeline_fifo.v ../../verilog-ethernet/lib/axis/rtl/axis_pipeline_register.v ../../verilog-ethernet/lib/axis/rtl/axis_ram_switch.v ../../verilog-ethernet/lib/axis/rtl/axis_rate_limit.v ../../verilog-ethernet/lib/axis/rtl/axis_register.v ../../verilog-ethernet/lib/axis/rtl/axis_srl_fifo.v ../../verilog-ethernet/lib/axis/rtl/axis_srl_register.v ../../verilog-ethernet/lib/axis/rtl/axis_stat_counter.v ../../verilog-ethernet/lib/axis/rtl/axis_switch.v ../../verilog-ethernet/lib/axis/rtl/axis_tap.v ../../verilog-ethernet/lib/axis/rtl/ll_axis_bridge.v ../../verilog-ethernet/lib/axis/rtl/priority_encoder.v ../../verilog-ethernet/lib/axis/rtl/sync_reset.v 
# -- Compiling module arbiter
# -- Compiling module axis_adapter
# -- Compiling module axis_arb_mux
# -- Compiling module axis_async_fifo
# -- Compiling module axis_async_fifo_adapter
# -- Compiling module axis_broadcast
# -- Compiling module axis_cobs_decode
# -- Compiling module axis_cobs_encode
# -- Compiling module axis_crosspoint
# -- Compiling module axis_demux
# -- Compiling module axis_fifo
# -- Compiling module axis_fifo_adapter
# -- Compiling module axis_frame_join
# -- Compiling module axis_frame_len
# -- Compiling module axis_frame_length_adjust
# -- Compiling module axis_frame_length_adjust_fifo
# -- Compiling module axis_ll_bridge
# -- Compiling module axis_mux
# -- Compiling module axis_pipeline_fifo
# -- Compiling module axis_pipeline_register
# -- Compiling module axis_ram_switch
# -- Compiling module axis_rate_limit
# -- Compiling module axis_register
# -- Compiling module axis_srl_fifo
# -- Compiling module axis_srl_register
# -- Compiling module axis_stat_counter
# -- Compiling module axis_switch
# -- Compiling module axis_tap
# -- Compiling module ll_axis_bridge
# -- Compiling module priority_encoder
# -- Compiling module sync_reset
# 
# Top level modules:
# 	axis_arb_mux
# 	axis_async_fifo_adapter
# 	axis_broadcast
# 	axis_cobs_decode
# 	axis_cobs_encode
# 	axis_crosspoint
# 	axis_demux
# 	axis_fifo_adapter
# 	axis_frame_join
# 	axis_frame_len
# 	axis_frame_length_adjust_fifo
# 	axis_ll_bridge
# 	axis_mux
# 	axis_pipeline_fifo
# 	axis_pipeline_register
# 	axis_ram_switch
# 	axis_rate_limit
# 	axis_srl_fifo
# 	axis_srl_register
# 	axis_stat_counter
# 	axis_switch
# 	axis_tap
# 	ll_axis_bridge
# 	sync_reset
# End time: 14:29:48 on Jul 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 14:29:48 on Jul 02,2024
# vlog tb.sv 
# -- Compiling module stimulus
# 
# Top level modules:
# 	stimulus
# End time: 14:29:48 on Jul 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 14:29:48 on Jul 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "axis_gmii_tx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axis_gmii_rx(fast)".
# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.eth_mac_1g(fast)
# Loading work.axis_gmii_rx(fast)
# Loading work.lfsr(fast)
# Loading work.axis_gmii_tx(fast)
# .list
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# Break key hit
# Break at tb.sv line 150
# Stopped at tb.sv line 150
# Control-C interrupt
# 
# MACRO ./run.do PAUSED at line 63
# Break key hit
# Break key hit
# End time: 14:29:55 on Jul 02,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
