<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Greg Scaffidi - Tailored Resume Portfolio</title>
    <style>
        body { font-family: 'Arial', sans-serif; line-height: 1.6; margin: 20px; background-color: #f4f4f9; color: #333; }
        header { text-align: center; padding: 20px; background-color: #004d99; color: white; margin-bottom: 30px; border-radius: 8px; }
        h1, h2, h3 { color: #004d99; }
        section { padding: 20px; margin-bottom: 30px; background-color: white; border-radius: 8px; box-shadow: 0 2px 4px rgba(0,0,0,0.1); }
        .toc-list { list-style: none; padding: 0; text-align: center; }
        .toc-list li { display: inline; margin: 0 15px; }
        .toc-list li a { text-decoration: none; color: #004d99; font-weight: bold; }
        .resume-header { border-bottom: 2px solid #ccc; padding-bottom: 10px; margin-bottom: 20px; }
        .resume-header h2 { margin: 0; color: #333; }
        .contact-info { font-size: 0.9em; margin-bottom: 15px; }
        .experience table { width: 100%; border-collapse: collapse; margin-top: 15px; }
        .experience th, .experience td { padding: 8px 0; text-align: left; vertical-align: top; }
        .experience th { width: 25%; font-weight: bold; color: #004d99; }
        .summary-box { border: 1px solid #ccc; padding: 15px; margin-top: 15px; background-color: #f9f9ff; border-radius: 4px; }
    </style>
</head>
<body>

<header>
    <h1>Greg Scaffidi - Tailored Resume Portfolio</h1>
    <p>20+ Years Embedded Software Engineering and Leadership</p>
</header>

<section id="toc">
    <h2>Table of Contents: Resume Versions</h2>
    <ul class="toc-list">
        <li><a href="#summary">1-Page Summary</a></li>
        <li><a href="#manager-startup">Manager (Startup)</a></li>
        <li><a href="#manager-established">Manager (Established)</a></li>
        <li><a href="#architect-startup">Architect (Startup)</a></li>
        <li><a href="#architect-established">Architect (Established)</a></li>
        <li><a href="#principal-startup">Principal (Startup)</a></li>
        <li><a href="#principal-established">Principal (Established)</a></li>
    </ul>
</section>

<section id="summary">
    <div class="resume-header">
        <a href="#toc">Back to Top</a>
        <h2>1. 1-Page Summary Resume (High-Level Overview)</h2>
    </div>
    
    <h3>GREG SCAFFIDI</h3>
    <div class="contact-info">
        (512) 766-3736 | sgscaffidi3@gmail.com | Austin, TX | linkedin.com/in/sgscaffidi3
    </div>

    <h3>EXECUTIVE SUMMARY</h3>
    <div class="summary-box">
    20+ year Embedded Software Engineer and Technical Leader specializing in architecting, developing, and optimizing firmware for ARM Cortex, DSP, and custom embedded systems. Expertise includes Embedded Linux, Yocto, RTOS, chip bring-up, and leading high-stakes programs across the semiconductor, high-performance infrastructure, and consumer electronics domains. Proven ability to drive significant cost savings and enable new product lines by linking technical strategy to business outcomes.
    </div>

    <h3>TECHNICAL CORE</h3>
    <p><strong>Languages:</strong> C, Python, Assembly, C++, Bash</p>
    <p><strong>Domains:</strong> Embedded Linux, Yocto, RTOS, Bare-Metal Firmware, FPGA-Firmware integration, PS/PL boundaries, DSP, USB, BLE, SPI, I2C</p>
    <p><strong>Processes:</strong> Device Drivers, Kernel Components, Root-Cause Analysis, TDD, Code Review, Bring-up</p>

    <h3>PROFESSIONAL EXPERIENCE</h3>
    <div class="experience">
        <table>
            <tr><th>RETYM, INC</th><td>Embedded Software Engineer (MTS)</td><td>Jun 2025 – Oct 2025</td></tr>
            <tr><th>AMD</th><td>Linux Software Development Engineer - Specialized</td><td>Nov 2024 – Feb 2025</td></tr>
            <tr><th>OCTAVO SYSTEMS</th><td>Systems & Applications Engineer</td><td>Jun 2023 – Apr 2024</td></tr>
            <tr><th>JMA WIRELESS</th><td>Sr. Firmware Engineer</td><td>Oct 2022 – Mar 2023</td></tr>
            <tr><th>PLANTRONICS, INC (POLY)</th><td>Sr. Software Development Engineer</td><td>Aug 2020 – Oct 2022</td></tr>
            <tr><th>CIRRUS LOGIC, INC</th><td>Embedded ARM Firmware Engineer</td><td>Nov 2016 – Aug 2019</td></tr>
            <tr><th>INDEPENDENT CONTRACT</th><td>Consultant/Contractor</td><td>Jan 2016 – Nov 2016</td></tr>
            <tr><th>POLYCOM, INC.</th><td>Senior Systems Software Engineer</td><td>Nov 2011 – Jan 2016</td></tr>
            <tr><th>MCCI CORPORATION</th><td>Software Test Engineer</td><td>Mar 2008 – Nov 2011</td></tr>
        </table>
    </div>

    <h3>KEY ARCHITECTURAL & LEADERSHIP ACHIEVEMENTS</h3>
    <ul>
        <li>**Principal/Architectural Leadership:** Directed strategy for **two distinct product lines** on two separate occasions, leading the M4 migration at Polycom that achieved annual cost savings estimated in the **hundreds of thousands of dollars**.</li>
        <li>**New Product Enablement (Semiconductor):** Led chip bring-up and firmware optimization for new silicon, enabling the launch of a new optical networking DSP chip targeted at increasing **AI data-center efficiency**.</li>
        <li>**Program & Revenue Turnaround:** Revived a struggling New Radio program, resulting in the **on-time product launch** for deployment in critical infrastructure, including the **Milan Metro station**.</li>
        <li>**Team Leadership:** Led a team of **4+ software engineers** in the successful launch of the Centro product, driving **millions in initial revenue**.</li>
        <li>**Quality and Process:** Spearheaded a quality initiative that achieved a **2x increase in code test coverage** and significantly reduced time spent on log analysis for debugging.</li>
    </ul>

    <h3>EDUCATION</h3>
    <p><strong>University Of Texas @ Austin:</strong> Master of Science (ECE) - Software Engineering | 2013</p>
    <p><strong>State University of New York @ Geneseo:</strong> Bachelor of Arts - Philosophy | 2005</p>

</section>

<section id="manager-startup">
    <div class="resume-header">
        <a href="#toc">Back to Top</a>
        <h2>2. Managerial Track - STARTUP FOCUS</h2>
    </div>
    
    <h3>GREG SCAFFIDI</h3>
    <div class="contact-info">
        (512) 766-3736 | sgscaffidi3@gmail.com | Austin, TX | linkedin.com/in/sgscaffidi3
    </div>

    <h3>EXECUTIVE SUMMARY – ENGINEERING MANAGER (STARTUP)</h3>
    <div class="summary-box">
    **Hands-On Engineering Leader** with 20+ years in embedded systems, specializing in building high-velocity teams and agile processes for complex silicon and infrastructure products (DSP, FPGAs, Embedded Linux/Yocto). Proven ability to drive rapid product turnarounds, enable zero-to-one product launches, and translate deep technical expertise into clear execution plans for teams of **5-8 engineers**. Core focus on maximizing team output, process streamlining, and delivering high-value products in demanding, high-growth environments.
    </div>

    <h3>TECHNICAL CORE</h3>
    <p>C, Python, Embedded Linux, Yocto, RTOS, Bare-Metal, ARM Cortex (M0-A75), DSP, FPGA-Firmware Integration, Chip Bring-up, TDD, CI/CD Implementation.</p>

    <h3>KEY LEADERSHIP AND BUSINESS IMPACT</h3>
    <ul>
        <li>**Program Turnaround & Launch:** Revived a struggling New Radio program (JMA Wireless), leading to the **on-time product launch** and successful deployment in critical infrastructure, including the **Milan Metro station**.</li>
        <li>**Rapid Product Enablement:** Directed firmware strategy and technical integration across **two distinct product lines** on two separate occasions, ensuring alignment with aggressive market entry goals.</li>
        <li>**Team Leadership (Hands-On):** Led and mentored teams of **4 to 8 software engineers** (Polycom, JMA), focusing on high-velocity Extreme Programming and Git best practices to maximize output.</li>
        <li>**Revenue Driving Product Launch:** Led a 4+ engineer team in the successful launch of the Centro product, **driving millions in initial revenue** and strengthening the company's market position.</li>
        <li>**Quality as Velocity:** Spearheaded a critical quality initiative that achieved a **2x increase in code test coverage**, directly supporting rapid development cycles and reducing technical debt in high-volume products.</li>
        <li>**Cross-Functional Delivery:** Drove critical solutions by actively managing dependencies and communication across **Hardware/ASIC Design, Product Management, and Manufacturing** to ensure efficient first silicon bring-up and time-to-market.</li>
    </ul>

    <h3>PROFESSIONAL EXPERIENCE</h3>
    <div class="experience">
        <table>
            <tr><th>RETYM, INC</th><td>Embedded Software Engineer (MTS)</td><td>Jun 2025 – Oct 2025</td></tr>
            <tr><th>AMD</th><td>Linux Software Development Engineer - Specialized</td><td>Nov 2024 – Feb 2025</td></tr>
            <tr><th>OCTAVO SYSTEMS</th><td>Systems & Applications Engineer</td><td>Jun 2023 – Apr 2024</td></tr>
            <tr><th>JMA WIRELESS</th><td>Sr. Firmware Engineer / Team Lead</td><td>Oct 2022 – Mar 2023</td></tr>
            <tr><th>PLANTRONICS, INC (POLY)</th><td>Sr. Software Development Engineer</td><td>Aug 2020 – Oct 2022</td></tr>
            <tr><th>CIRRUS LOGIC, INC</th><td>Embedded ARM Firmware Engineer</td><td>Nov 2016 – Aug 2019</td></tr>
            <tr><th>POLYCOM, INC.</th><td>Senior Systems Software Engineer / Team Lead</td><td>Nov 2011 – Jan 2016</td></tr>
        </table>
    </div>

    <h3>EDUCATION</h3>
    <p><strong>University Of Texas @ Austin:</strong> Master of Science (ECE) - Software Engineering | 2013</p>

</section>

<section id="manager-established">
    <div class="resume-header">
        <a href="#toc">Back to Top</a>
        <h2>3. Managerial Track - ESTABLISHED COMPANY FOCUS</h2>
    </div>
    
    <h3>GREG SCAFFIDI, M.S. (ECE)</h3>
    <div class="contact-info">
        (512) 766-3736 | sgscaffidi3@gmail.com | Austin, TX | linkedin.com/in/sgscaffidi3
    </div>

    <h3>EXECUTIVE SUMMARY – ENGINEERING MANAGER (ENTERPRISE)</h3>
    <div class="summary-box">
    **Organizational Leader and Technical Manager** with 20+ years of experience governing embedded software development (Linux, RTOS, DSP, ARM). Specialized in managing organizational risks, achieving compliance, and driving multi-product initiatives. Expert in transforming business goals into stable technical roadmaps and leading teams of up to **8 engineers** to deliver high-quality, high-revenue products. Proven success in reducing operating costs and enhancing product reliability across large-scale enterprise deployments.
    </div>

    <h3>MANAGEMENT CORE COMPETENCIES</h3>
    <p>Program Recovery, Organizational Risk Management, Process Governance, Cross-Functional Alignment (Product, Hardware, Manufacturing, Sales), Performance Management, Budget & Cost Reduction.</p>

    <h3>STRATEGIC LEADERSHIP AND BUSINESS RESULTS</h3>
    <ul>
        <li>**Financial & Cost Reduction Strategy:** Led the strategic migration of the ARM Cortex M3 codebase to the M4 processor (Polycom), achieving annual operating cost savings estimated in the **hundreds of thousands of dollars** by enabling optimized component selection.</li>
        <li>**Complex Program Delivery:** Managed and recovered a struggling New Radio program (JMA), driving organizational alignment to secure the **on-time launch** of the product for deployment in major international infrastructure projects (e.g., **Milan Metro station**).</li>
        <li>**Team & Delivery Oversight:** Served as Team Lead, managing the delivery timeline and technical dependencies for a team of **4-8 software engineers**, including the successful, revenue-driving launch of the Centro product.</li>
        <li>**Process & Quality Governance:** Implemented a new organizational unit testing standard that achieved a **2x increase in code test coverage**, significantly reducing long-term technical debt and supporting enterprise-grade stability.</li>
        <li>**Stakeholder Alignment:** Authored and analyzed implicit and explicit stakeholder requirements, ensuring technical designs met product, sales, and manufacturing criteria across **two distinct product lines**.</li>
        <li>**Post-Launch Reliability:** Led tiered triage teams to root-cause complex system issues under aggressive timelines (Polycom), demonstrating expert capability in managing product reliability and ensuring critical customer satisfaction goals were met.</li>
    </ul>

    <h3>PROFESSIONAL EXPERIENCE (MANAGERIAL FOCUS)</h3>
    <div class="experience">
        <table>
            <tr><th>JMA WIRELESS</th><td>Sr. Firmware Engineer / Program Recovery Lead</td><td>Oct 2022 – Mar 2023</td></tr>
            <tr><th>PLANTRONICS, INC (POLY)</th><td>Sr. Software Development Engineer / Triage Lead</td><td>Aug 2020 – Oct 2022</td></tr>
            <tr><th>CIRRUS LOGIC, INC</th><td>Embedded ARM Firmware Engineer</td><td>Nov 2016 – Aug 2019</td></tr>
            <tr><th>POLYCOM, INC.</th><td>Senior Systems Software Engineer / Team Lead</td><td>Nov 2011 – Jan 2016</td></tr>
        </table>
    </div>

    <h3>EDUCATION</h3>
    <p><strong>University Of Texas @ Austin:</strong> Master of Science (ECE) - Software Engineering | 2013</p>

</section>

<section id="architect-startup">
    <div class="resume-header">
        <a href="#toc">Back to Top</a>
        <h2>4. Architect Track - STARTUP FOCUS</h2>
    </div>
    
    <h3>GREG SCAFFIDI, M.S. (ECE)</h3>
    <div class="contact-info">
        (512) 766-3736 | sgscaffidi3@gmail.com | Austin, TX | linkedin.com/in/sgscaffidi3
    </div>

    <h3>TECHNICAL ARCHITECT SUMMARY – SEMICONDUCTOR & INFRASTRUCTURE</h3>
    <div class="summary-box">
    **Embedded Software Architect (20+ years)** focused on driving *zero-to-one* product development and rapid silicon enablement in the semiconductor and high-performance infrastructure domains (DSP, FPGA, Embedded Linux/Yocto). Expert in architecting high-performance, low-latency firmware and navigating complex PS/PL boundaries. Proven ability to translate deep technical insight into foundational code, enabling multi-million dollar product launches under aggressive startup timelines.
    </div>

    <h3>ARCHITECTURAL & SEMICONDUCTOR LEADERSHIP</h3>
    <ul>
        <li>**New Silicon Enablement:** Led **First Silicon Bring-up** and critical firmware optimization for new optical networking DSP chips, enabling the product launch targeted at increasing **AI data-center efficiency**.</li>
        <li>**Architectural Ownership:** Directed technical strategy and complex firmware development across **two distinct product lines** on two separate occasions (Polycom, Octavo), managing long-term architectural health.</li>
        <li>**Performance Optimization (Bare-Metal):** Delivered firmware optimizations that improved system latency and power consumption by **~10%** for strategic audio chips (Cirrus Logic), consistently surpassing stringent customer requirements.</li>
        <li>**Rapid Prototyping & SDK Development:** Championed a Python Ctypes interface proof-of-concept and extended a Windows DLL interface to accelerate SDK testing and development for a new DSP product line (RETYM).</li>
        <li>**System Migration & Cost Trade-offs:** Architected and led the successful migration of the ARM Cortex M3 codebase to the M4 processor, resulting in core **performance improvements** and annual cost savings in the **hundreds of thousands of dollars**.</li>
        <li>**Embedded Linux & Platform Modernization:** Drove platform modernization by upgrading the 'meta-octavo' Yocto Linux meta-layer to the 'kirkstone' revision, ensuring long-term maintainability and feature enablement.</li>
    </ul>

    <h3>TECHNICAL SKILLS</h3>
    <p>C, Python, Embedded Linux (Yocto), RTOS, Bare-Metal, ARM Cortex (M0-A75), DSP, FPGA/PS-PL Integration, Chip Bring-up, USB, SPI, I2C, BLE, Kernel Components, Device Drivers, Root-Cause Analysis.</p>

    <h3>PROFESSIONAL EXPERIENCE (ARCHITECTURAL FOCUS)</h3>
    <div class="experience">
        <table>
            <tr><th>RETYM, INC</th><td>Embedded Software Engineer (MTS)</td><td>Jun 2025 – Oct 2025</td></tr>
            <tr><th>OCTAVO SYSTEMS</th><td>Systems & Applications Engineer</td><td>Jun 2023 – Apr 2024</td></tr>
            <tr><th>JMA WIRELESS</th><td>Sr. Firmware Engineer</td><td>Oct 2022 – Mar 2023</td></tr>
            <tr><th>CIRRUS LOGIC, INC</th><td>Embedded ARM Firmware Engineer</td><td>Nov 2016 – Aug 2019</td></tr>
            <tr><th>POLYCOM, INC.</th><td>Senior Systems Software Engineer</td><td>Nov 2011 – Jan 2016</td></tr>
        </table>
    </div>

    <h3>EDUCATION</h3>
    <p><strong>University Of Texas @ Austin:</strong> Master of Science (ECE) - Software Engineering | 2013</p>

</section>

<section id="architect-established">
    <div class="resume-header">
        <a href="#toc">Back to Top</a>
        <h2>5. Architect Track - ESTABLISHED COMPANY FOCUS</h2>
    </div>
    
    <h3>GREG SCAFFIDI, M.S. (ECE)</h3>
    <div class="contact-info">
        (512) 766-3736 | sgscaffidi3@gmail.com | Austin, TX | linkedin.com/in/sgscaffidi3
    </div>

    <h3>TECHNICAL ARCHITECT SUMMARY – SYSTEM GOVERNANCE & STANDARDS</h3>
    <div class="summary-box">
    **Senior-Level Software Architect (20+ years)** specializing in the technical governance of multi-product embedded systems (High-Performance Computing, DSP, ARM, Linux/Yocto). Expert at defining robust architectural standards, managing risk within large codebases, and driving cross-functional alignment across **Hardware/ASIC Design, Manufacturing, and Product** teams. Trusted leader in optimizing system performance and ensuring long-term technical debt reduction across enterprise product portfolios.
    </div>

    <h3>ARCHITECTURAL GOVERNANCE AND STANDARDS</h3>
    <ul>
        <li>**Multi-Product Line Governance:** Directed technical architecture and firmware strategy across **two distinct product lines** on two separate occasions, ensuring component reuse and standardized interfacing (Polycom, Octavo).</li>
        <li>**Financial Architectural Decision:** Architected and led a major platform migration (ARM Cortex M3 to M4) that resulted in core performance improvements and achieved annual component cost savings estimated in the **hundreds of thousands of dollars**.</li>
        <li>**Performance Standards:** Delivered low-latency and power-optimized bare-metal firmware solutions that improved key performance metrics by **~10%** (Cirrus Logic), consistently meeting or exceeding stringent enterprise customer specifications.</li>
        <li>**Quality and Reliability:** Established new unit testing standards (TDD principles) that drove a **2x increase in code test coverage**, drastically reducing long-term maintenance costs and enhancing product reliability (Polycom).</li>
        <li>**Cross-Domain Integration:** Successfully managed and mitigated integration risk for the **New Radio program** (JMA), leading the technical effort to achieve **on-time launch** in critical, high-profile infrastructure (Milan Metro).</li>
        <li>**Tooling and Process Audit:** Resurrected and revitalized a legacy log analysis tool (C++/Visual Studio), reducing time spent on complex log analysis for debugging by a **significant margin** across existing and new product platforms.</li>
    </ul>

    <h3>CORE TECHNICAL STACK</h3>
    <p>Embedded Linux (Yocto), RTOS, ARM Cortex, DSP, USB Gadget Driver Implementation, Kernel Components, Root-Cause Analysis, PS/PL Boundaries, C/C++, Python.</p>

    <h3>PROFESSIONAL EXPERIENCE (ENTERPRISE FOCUS)</h3>
    <div class="experience">
        <table>
            <tr><th>PLANTRONICS, INC (POLY)</th><td>Sr. Software Development Engineer</td><td>Aug 2020 – Oct 2022</td></tr>
            <tr><th>CIRRUS LOGIC, INC</th><td>Embedded ARM Firmware Engineer</td><td>Nov 2016 – Aug 2019</td></tr>
            <tr><th>POLYCOM, INC.</th><td>Senior Systems Software Engineer</td><td>Nov 2011 – Jan 2016</td></tr>
            <tr><th>MCCI CORPORATION</th><td>Software Test Engineer</td><td>Mar 2008 – Nov 2011</td></tr>
        </table>
    </div>

    <h3>EDUCATION</h3>
    <p><strong>University Of Texas @ Austin:</strong> Master of Science (ECE) - Software Engineering | 2013</p>

</section>

<section id="principal-startup">
    <div class="resume-header">
        <a href="#toc">Back to Top</a>
        <h2>6. Principal/Distinguished Track - STARTUP FOCUS</h2>
    </div>
    
    <h3>GREG SCAFFIDI, M.S. (ECE)</h3>
    <div class="contact-info">
        (512) 766-3736 | sgscaffidi3@gmail.com | Austin, TX | linkedin.com/in/sgscaffidi3
    </div>

    <h3>PRINCIPAL ENGINEER SUMMARY – STRATEGY & TECHNICAL DUE DILIGENCE</h3>
    <div class="summary-box">
    **Principal Embedded Engineer (20+ years)** and high-impact technical leader specializing in setting the *firmware strategy* for new product organizations in the semiconductor and high-performance sectors. Expert at eliminating technical blockers, driving **First Silicon Bring-up**, and leading critical, cross-functional teams (5-8 engineers) to achieve market advantage. Focused on high-risk technical problem-solving that directly enables new revenue streams and defines long-term product direction.
    </div>

    <h3>STRATEGIC IMPACT AND TECHNICAL LEADERSHIP</h3>
    <ul>
        <li>**Foundational Product Enablement:** Drove the technical capability to release a new optical networking DSP chip targeted at increasing **AI data-center efficiency** by leading chip bring-up and pre-silicon firmware optimization.</li>
        <li>**Program Turnaround & Revenue:** Revived a struggling, mission-critical **New Radio program** (JMA), transforming it into a successful, on-time launch for international deployment (e.g., **Milan Metro station**).</li>
        <li>**System Architecture & Financial Trade-offs:** Led the ARM Cortex M4 migration, a major architectural decision that improved core performance and generated annual cost savings estimated in the **hundreds of thousands of dollars**.</li>
        <li>**Organizational Scaling:** Established core development practices, including a new unit testing standard that achieved a **2x increase in code test coverage**, ensuring stability as the codebase scaled rapidly.</li>
        <li>**Full-Stack Embedded Leadership:** Drove complex solutions across the entire stack, from low-level bare-metal optimization (improving performance by **~10%**) to high-level Python application development for automation and SDK testing (AMD, RETYM).</li>
        <li>**Mentorship and Team Development:** Acted as a senior mentor in Extreme Programming environments, guiding new graduates and engineers on best practices (C, Linux, RTOS, Git).</li>
    </ul>

    <h3>CORE TECHNICAL MASTERY</h3>
    <p>Embedded Linux (Yocto), RTOS, Bare-Metal, DSP, ARM Cortex (M0-A75), FPGA-Firmware Integration, Kernel Development, High-Bandwidth Protocols (USB, Networking), Root-Cause Analysis.</p>

    <h3>PROFESSIONAL EXPERIENCE (PRINCIPAL FOCUS)</h3>
    <div class="experience">
        <table>
            <tr><th>RETYM, INC</th><td>Embedded Software Engineer (MTS)</td><td>Jun 2025 – Oct 2025</td></tr>
            <tr><th>AMD</th><td>Linux Software Development Engineer - Specialized</td><td>Nov 2024 – Feb 2025</td></tr>
            <tr><th>OCTAVO SYSTEMS</th><td>Systems & Applications Engineer</td><td>Jun 2023 – Apr 2024</td></tr>
            <tr><th>JMA WIRELESS</th><td>Sr. Firmware Engineer</td><td>Oct 2022 – Mar 2023</td></tr>
            <tr><th>CIRRUS LOGIC, INC</th><td>Embedded ARM Firmware Engineer</td><td>Nov 2016 – Aug 2019</td></tr>
            <tr><th>POLYCOM, INC.</th><td>Senior Systems Software Engineer</td><td>Nov 2011 – Jan 2016</td></tr>
        </table>
    </div>

    <h3>EDUCATION</h3>
    <p><strong>University Of Texas @ Austin:</strong> Master of Science (ECE) - Software Engineering | 2013</p>

</section>

<section id="principal-established">
    <div class="resume-header">
        <a href="#toc">Back to Top</a>
        <h2>7. Principal/Distinguished Track - ESTABLISHED COMPANY FOCUS</h2>
    </div>
    
    <h3>GREG SCAFFIDI, M.S. (ECE)</h3>
    <div class="contact-info">
        (512) 766-3736 | sgscaffidi3@gmail.com | Austin, TX | linkedin.com/in/sgscaffidi3
    </div>

    <h3>DISTINGUISHED ENGINEER SUMMARY – TECHNICAL POLICY & GOVERNANCE</h3>
    <div class="summary-box">
    **Distinguished/Principal Engineer (20+ years)** focused on technical policy, system governance, and driving large-scale, cost-saving initiatives within complex, established organizations (Semiconductor, Enterprise). Expert in translating deep technical knowledge (DSP, ARM, Linux, FPGA) into clear architectural policies and mentoring senior staff. Proven track record of linking technical strategy to substantial annual cost reductions and enabling compliance in high-value, critical product lines.
    </div>

    <h3>ORGANIZATIONAL IMPACT AND TECHNICAL POLICY</h3>
    <ul>
        <li>**Multi-Million Dollar Initiative Leadership:** Led the ARM Cortex M4 migration initiative, a critical organizational decision that drove performance enhancements and delivered sustained annual operating cost savings estimated in the **hundreds of thousands of dollars**.</li>
        <li>**Strategic Product Enablement:** Provided deep technical guidance and platform enablement for a new optical networking DSP chip, ensuring the firmware and validation processes were robust enough for the high-reliability demands of **AI data-center efficiency** products.</li>
        <li>**Program Recovery & Risk Mitigation:** Took ownership of a critical, struggling **New Radio program** (JMA), leading the technical and team alignment necessary to meet regulatory requirements and secure the **on-time launch** into major international infrastructure (Milan Metro).</li>
        <li>**Quality Policy & Standards:** Authored and implemented a unified TDD/unit testing policy across two major product lines, resulting in a **2x increase in code test coverage** and a significant reduction in long-term maintenance costs and defects.</li>
        <li>**Inter-Organizational Alignment:** Drove solutions by providing technical authority and collaborating equally with **Product Management, Hardware/ASIC Design, Manufacturing, and Customer Support** to resolve high-stakes issues and align product roadmaps.</li>
        <li>**Performance Governance:** Set and maintained stringent low-latency and power-optimization standards for bare-metal firmware, delivering performance improvements of **~10%** in key product areas (Cirrus Logic).</li>
    </ul>

    <h3>CORE TECHNICAL MASTERY</h3>
    <p>Embedded Linux (Yocto), RTOS, Bare-Metal, DSP, ARM Cortex (M0-A75), FPGA/PS-PL Integration, Kernel Development, Root-Cause Analysis, Fault-Tolerant Firmware Update Schemes, C/C++, Python.</p>

    <h3>PROFESSIONAL EXPERIENCE (DISTINGUISHED FOCUS)</h3>
    <div class="experience">
        <table>
            <tr><th>PLANTRONICS, INC (POLY)</th><td>Sr. Software Development Engineer</td><td>Aug 2020 – Oct 2022</td></tr>
            <tr><th>CIRRUS LOGIC, INC</th><td>Embedded ARM Firmware Engineer</td><td>Nov 2016 – Aug 2019</td></tr>
            <tr><th>POLYCOM, INC.</th><td>Senior Systems Software Engineer</td><td>Nov 2011 – Jan 2016</td></tr>
            <tr><th>MCCI CORPORATION</th><td>Software Test Engineer</td><td>Mar 2008 – Nov 2011</td></tr>
        </table>
    </div>

    <h3>EDUCATION</h3>
    <p><strong>University Of Texas @ Austin:</strong> Master of Science (ECE) - Software Engineering | 2013</p>

</section>

</body>
</html>