// Seed: 2533095575
module module_0 (
    input  tri0 id_0,
    output tri1 id_1,
    input  wor  id_2,
    input  wand id_3,
    output tri  id_4,
    output tri0 id_5,
    output tri  id_6,
    input  wor  id_7,
    output tri  id_8,
    input  tri  id_9,
    input  tri0 id_10,
    input  tri  id_11
);
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output wire id_2,
    input supply1 id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    input uwire id_7,
    input tri id_8,
    output wor id_9,
    output wor id_10
);
  tri1 id_12;
  assign {id_6, id_4, id_7} = id_12;
  assign id_1 = id_6 && id_12++;
  module_0(
      id_5, id_10, id_8, id_5, id_1, id_12, id_12, id_7, id_12, id_0, id_0, id_6
  );
endmodule
