
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015953                       # Number of seconds simulated
sim_ticks                                 15953026500                       # Number of ticks simulated
final_tick                                15953026500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71553                       # Simulator instruction rate (inst/s)
host_op_rate                                    94079                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44008898                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668444                       # Number of bytes of host memory used
host_seconds                                   362.50                       # Real time elapsed on the host
sim_insts                                    25937726                       # Number of instructions simulated
sim_ops                                      34103287                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           31424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           18112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               49536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        31424                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          31424                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              491                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              283                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  774                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1969783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1135333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                3105116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1969783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1969783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1969783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1135333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               3105116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       491.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       283.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1545                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          774                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        774                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   49536                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    49536                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                182                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                  7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 73                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 59                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                42                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               104                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    15952929500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    774                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      494                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      218                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       49                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          155                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     309.264516                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    193.012930                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    309.076464                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            48     30.97%     30.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           44     28.39%     59.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           17     10.97%     70.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           11      7.10%     77.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            4      2.58%     80.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            9      5.81%     85.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      3.87%     89.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      1.94%     91.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           13      8.39%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           155                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        31424                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        18112                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 1969782.975036116317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1135333.160764197353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          491                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          283                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     16688750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     10110000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33989.31                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35724.38                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      12286250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 26798750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3870000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15873.71                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34623.71                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          3.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       3.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.02                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.02                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       610                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.81                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    20611020.03                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.81                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    535500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    269445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  3041640                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               6736260                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                265920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         34666830                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          3018720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3805434840                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3861344835                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             242.044657                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           15937523500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        348500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        3120000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   15853677500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      7860750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       11994500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     76025250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    635460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2484720                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               4759500                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                217920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         14551530                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3125760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3817025340                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              3846806850                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             241.133358                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           15941858250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        400500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1560000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   15901971000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8140000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        9041000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     31914000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2423611                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2423611                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            141503                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2073620                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3266                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                200                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2073620                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2072604                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1016                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          258                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    12577915                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2068516                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            89                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            17                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     4140563                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           536                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     15953026500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         31906054                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             139024                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       34204395                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2423611                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2075870                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      31597122                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  283766                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  267                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4192                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           38                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   4140067                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   345                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           31882526                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.392450                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.892827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8906496     27.94%     27.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1557239      4.88%     32.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21418791     67.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             31882526                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.075961                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.072035                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3021807                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7922108                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17200671                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3596057                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 141883                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               40736361                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                436009                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 141883                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5074853                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4543179                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1492                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  18295518                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3825601                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               40241027                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                179297                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    29                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2420045                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  99171                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  13402                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            52942495                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             104609055                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         71026832                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3980                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              44929402                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  8013093                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 35                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             33                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5282207                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13567622                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2468346                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           5945957                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1216612                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   39756939                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 157                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  36800121                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             81695                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         5653808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      9317936                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            146                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      31882526                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.154241                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.763480                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7212646     22.62%     22.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12539639     39.33%     61.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12130241     38.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31882526                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    247      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     59      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     16      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   116      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  120      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4482978     98.02%     98.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 89901      1.97%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               832      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              22076709     59.99%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  131      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  14      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  110      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 233      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             12630330     34.32%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2090629      5.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              64      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            420      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               36800121                       # Type of FU issued
system.cpu.iq.rate                           1.153390                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     4573437                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.124278                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          110133361                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          45408792                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     36316638                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4539                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2231                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1951                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               41370178                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2548                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4112517                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1979371                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         9343                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       471123                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 141883                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  849477                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 50471                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            39757096                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2848                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13567622                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2468346                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 62                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  25033                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3227                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            119                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          70813                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        71651                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               142464                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              36469445                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              12577914                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            330676                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     14646430                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2040038                       # Number of branches executed
system.cpu.iew.exec_stores                    2068516                       # Number of stores executed
system.cpu.iew.exec_rate                     1.143026                       # Inst execution rate
system.cpu.iew.wb_sent                       36349415                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      36318589                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  31725620                       # num instructions producing a value
system.cpu.iew.wb_consumers                  39556978                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.138298                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.802023                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         5419734                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            141764                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     31484732                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.083169                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.914019                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11951257     37.96%     37.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4963663     15.77%     53.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     14569812     46.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     31484732                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             25937726                       # Number of instructions committed
system.cpu.commit.committedOps               34103287                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       13585474                       # Number of memory references committed
system.cpu.commit.loads                      11588251                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1978276                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1935                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  34101764                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3139                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          100      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         20516615     60.16%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             124      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11588199     33.98%     94.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1996812      5.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           52      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          411      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          34103287                       # Class of committed instruction
system.cpu.commit.bw_lim_events              14569812                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     56437941                       # The number of ROB reads
system.cpu.rob.rob_writes                    79443837                       # The number of ROB writes
system.cpu.timesIdled                             267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    25937726                       # Number of Instructions Simulated
system.cpu.committedOps                      34103287                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.230102                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.230102                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.812941                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.812941                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 63413856                       # number of integer regfile reads
system.cpu.int_regfile_writes                32237893                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3782                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1483                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11789159                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 15493594                       # number of cc regfile writes
system.cpu.misc_regfile_reads                18854166                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           266.571857                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10462419                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               283                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          36969.678445                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   266.571857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.520648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.520648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.552734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          83700507                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         83700507                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      8465088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8465088                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1997048                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1997048                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     10462136                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10462136                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10462136                       # number of overall hits
system.cpu.dcache.overall_hits::total        10462136                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           217                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          175                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          392                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            392                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          392                       # number of overall misses
system.cpu.dcache.overall_misses::total           392                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16496000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16496000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15006500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15006500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     31502500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31502500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31502500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31502500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8465305                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8465305                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1997223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1997223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     10462528                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10462528                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10462528                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10462528                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000088                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76018.433180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76018.433180                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85751.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85751.428571                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80363.520408                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80363.520408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80363.520408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80363.520408                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          231                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          108                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          109                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          109                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          283                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          283                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          283                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          283                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9413000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9413000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14766500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14766500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24179500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24179500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24179500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24179500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86357.798165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86357.798165                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84864.942529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84864.942529                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85439.929329                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85439.929329                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85439.929329                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85439.929329                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.520302                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4139922                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               491                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8431.613035                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.520302                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.409688                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.409688                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.472656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16560759                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16560759                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      4139431                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4139431                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      4139431                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4139431                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4139431                       # number of overall hits
system.cpu.icache.overall_hits::total         4139431                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          636                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           636                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          636                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            636                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          636                       # number of overall misses
system.cpu.icache.overall_misses::total           636                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49522500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49522500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     49522500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49522500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49522500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49522500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4140067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4140067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      4140067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4140067                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4140067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4140067                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000154                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000154                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77865.566038                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77865.566038                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77865.566038                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77865.566038                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77865.566038                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77865.566038                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          197                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    98.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          144                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          492                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          492                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          492                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          492                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41101500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41101500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41101500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41101500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41101500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41101500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83539.634146                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83539.634146                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83539.634146                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83539.634146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83539.634146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83539.634146                       # average overall mshr miss latency
system.cpu.icache.replacements                      7                       # number of replacements
system.l2bus.snoop_filter.tot_requests            782                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests            7                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 600                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                 7                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                174                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               174                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            601                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          990                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          566                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1556                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        31424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        18112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    49536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                775                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      775    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  775                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               391000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1227500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              707500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              691.083994                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    774                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  774                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   424.512084                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   266.571910                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.051820                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.032541                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.084361                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          774                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          692                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.094482                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 6974                       # Number of tag accesses
system.l2cache.tags.data_accesses                6974                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadExReq_misses::.cpu.data          174                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            174                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          492                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          109                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          601                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           492                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           283                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               775                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          492                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          283                       # number of overall misses
system.l2cache.overall_misses::total              775                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     14505500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     14505500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     40364000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9249000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     49613000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     40364000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     23754500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     64118500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     40364000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     23754500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     64118500                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          174                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          174                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          492                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          109                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          601                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          492                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          283                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             775                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          492                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          283                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            775                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 83364.942529                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 83364.942529                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 82040.650407                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 84853.211009                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 82550.748752                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 82040.650407                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 83938.162544                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 82733.548387                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 82040.650407                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 83938.162544                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 82733.548387                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          174                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          174                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          492                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          601                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          492                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          283                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          775                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          492                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          283                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          775                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     14157500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     14157500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     39382000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9031000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     48413000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     39382000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     23188500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     62570500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     39382000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     23188500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     62570500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 81364.942529                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 81364.942529                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 80044.715447                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82853.211009                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80554.076539                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 80044.715447                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 81938.162544                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 80736.129032                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 80044.715447                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 81938.162544                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 80736.129032                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            774                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 600                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                174                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               174                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            600                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1548                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        49536                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                774                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      774    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  774                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               387000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1935000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              691.084139                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    774                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  774                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   424.512176                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   266.571963                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.006478                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.004068                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.010545                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          774                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          692                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.011810                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                13158                       # Number of tag accesses
system.l3cache.tags.data_accesses               13158                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          174                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            174                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          491                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          109                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          600                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           491                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           283                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               774                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          491                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          283                       # number of overall misses
system.l3cache.overall_misses::total              774                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     12591500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     12591500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     34963000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8050000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     43013000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     34963000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     20641500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     55604500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     34963000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     20641500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     55604500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          174                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          174                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          491                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          109                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          600                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          491                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          283                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             774                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          491                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          283                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            774                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 72364.942529                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 72364.942529                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 71207.739308                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 73853.211009                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 71688.333333                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 71207.739308                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 72938.162544                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 71840.439276                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 71207.739308                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 72938.162544                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 71840.439276                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          174                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          174                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          491                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          600                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          491                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          283                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          774                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          491                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          283                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          774                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     12243500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     12243500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     33981000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7832000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     41813000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     33981000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     20075500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     54056500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     33981000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     20075500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     54056500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 70364.942529                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 70364.942529                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69207.739308                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71853.211009                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 69688.333333                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 69207.739308                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 70938.162544                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 69840.439276                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 69207.739308                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 70938.162544                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 69840.439276                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           774                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  15953026500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                600                       # Transaction distribution
system.membus.trans_dist::ReadExReq               174                       # Transaction distribution
system.membus.trans_dist::ReadExResp              174                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           600                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        49536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        49536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   49536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               774                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     774    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 774                       # Request fanout histogram
system.membus.reqLayer0.occupancy              387000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2102750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
