
*** Running vivado
    with args -log axi_ad9680_jesd_axi_jesd204_rx_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ad9680_jesd_axi_jesd204_rx_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source axi_ad9680_jesd_axi_jesd204_rx_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.328 ; gain = 86.766
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/jesd204/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1748.371 ; gain = 29.895
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_ad9680_jesd_axi_jesd204_rx_0_0
Command: synth_design -top axi_ad9680_jesd_axi_jesd204_rx_0_0 -part xczu7ev-fbvb900-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-fbvb900-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26484
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 3192.324 ; gain = 335.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_ad9680_jesd_axi_jesd204_rx_0_0' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/synth/axi_ad9680_jesd_axi_jesd204_rx_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_jesd204_rx' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/axi_jesd204_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'sync_event' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/up_axi.v:38]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_common' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_common.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_common.v:340]
INFO: [Synth 8-155] case statement is not full and has no default [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_common.v:357]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_common' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_common.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_sysref' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_sysref.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_sysref.v:85]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_sysref' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_sysref.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_rx' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_rx_lane' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_rx_lane.v:10]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized0' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized0' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/sync_bits.v:46]
INFO: [Synth 8-226] default block is never used [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_rx_lane.v:74]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_ilas_mem' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_ilas_mem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_ilas_mem' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_ilas_mem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_rx_lane' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_rx_lane.v:10]
INFO: [Synth 8-6157] synthesizing module 'sync_data' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/sync_data.v:38]
INFO: [Synth 8-6155] done synthesizing module 'sync_data' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/sync_data.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_data__parameterized0' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/sync_data.v:38]
INFO: [Synth 8-6155] done synthesizing module 'sync_data__parameterized0' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/sync_data.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_rx.v:149]
INFO: [Synth 8-155] case statement is not full and has no default [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_rx.v:157]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_rx' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/jesd204_up_rx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'axi_jesd204_rx' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/6992/axi_jesd204_rx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9680_jesd_axi_jesd204_rx_0_0' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/synth/axi_ad9680_jesd_axi_jesd204_rx_0_0.v:53]
WARNING: [Synth 8-7129] Port up_wdata[31] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[30] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[29] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[28] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[27] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[26] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[25] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[24] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[23] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[22] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[21] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[20] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[19] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[18] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[17] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[15] in module jesd204_up_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_clk in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[31] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[30] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[29] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[28] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[27] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[26] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[25] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[24] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[23] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[22] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[21] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[20] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[19] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[18] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[17] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[16] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[15] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[14] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[13] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[12] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[11] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[10] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[9] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[8] in module jesd204_up_sysref is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_awaddr[1] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_awaddr[0] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[3] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[2] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[1] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[0] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_araddr[1] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_araddr[0] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module axi_jesd204_rx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 3288.781 ; gain = 432.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 3306.703 ; gain = 450.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 3306.703 ; gain = 450.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3306.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc] for cell 'inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports s_axi_aclk]'. [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc:6]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc:6]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports core_clk]'. [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc:7]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc:7]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports device_clk]'. [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc:8]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_ports core_clk]]'. [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc:67]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_ports core_clk]]'. [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc:81]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_ad9680_jesd_axi_jesd204_rx_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_ad9680_jesd_axi_jesd204_rx_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc] for cell 'inst'
Finished Parsing XDC File [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc] for cell 'inst'
Parsing XDC File [C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/axi_ad9680_jesd_axi_jesd204_rx_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/axi_ad9680_jesd_axi_jesd204_rx_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3430.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.494 . Memory (MB): peak = 3430.320 ; gain = 0.027
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:01:22 . Memory (MB): peak = 3430.320 ; gain = 573.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-fbvb900-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:01:22 . Memory (MB): peak = 3430.320 ; gain = 573.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for inst/i_sync_frame_align_err/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_sync_frame_align_err/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/i_cdc_cfg/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/i_cdc_cfg/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/i_cdc_status/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/i_cdc_status/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_sync_frame_align_err/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_sync_frame_align_err/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/i_cdc_cfg/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/i_cdc_cfg/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/i_cdc_status/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_rx/i_cdc_status/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for inst/i_up_common/up_reset_vector_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 15).
Applied set_property ASYNC_REG = true for inst/i_up_common/up_reset_vector_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 15).
Applied set_property ASYNC_REG = true for inst/i_up_common/up_reset_vector_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 15).
Applied set_property ASYNC_REG = true for inst/i_up_common/core_reset_vector_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 15).
Applied set_property ASYNC_REG = true for inst/i_up_common/core_reset_vector_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 15).
Applied set_property ASYNC_REG = true for inst/i_up_common/core_reset_vector_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 15).
Applied set_property ASYNC_REG = true for inst/i_up_common/core_reset_vector_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 15).
Applied set_property ASYNC_REG = true for inst/i_up_common/core_reset_vector_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 15).
Applied set_property ASYNC_REG = true for inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 15).
Applied set_property ASYNC_REG = true for inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 15).
Applied set_property ASYNC_REG = true for inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 15).
Applied set_property ASYNC_REG = true for inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_jesd204_rx_constr.xdc, line 15).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_count_running_m1_i. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_count_running_m1_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_count_running_m2_i. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_count_running_m2_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_count_running_m3_i. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_count_running_m3_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/d_count_run_m1_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/d_count_run_m2_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/d_count_run_m3_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for inst/i_up_common/i_dev_clock_mon/up_d_count_reg. (constraint file  c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/up_clock_mon_constr.xdc, line 8).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/axi_ad9680_jesd_axi_jesd204_rx_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:01:23 . Memory (MB): peak = 3430.320 ; gain = 573.926
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "jesd204_up_ilas_mem__xdcDup__1:/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "jesd204_up_ilas_mem__xdcDup__2:/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "jesd204_up_ilas_mem__xdcDup__3:/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "jesd204_up_ilas_mem:/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:01:24 . Memory (MB): peak = 3430.320 ; gain = 573.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	              182 Bit    Registers := 2     
	               32 Bit    Registers := 9     
	               21 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 84    
+---RAMs : 
	              128 Bit	(4 X 32 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 14    
	  25 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 6     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
	   3 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[3] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[2] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[1] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[0] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[1] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[0] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module axi_jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module axi_jesd204_rx is either unconnected or has no load
INFO: [Synth 8-6904] The RAM "inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:31 . Memory (MB): peak = 3430.320 ; gain = 573.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                          | Inference | Size (Depth x Width) | Primitives    | 
+------------+-----------------------------------------------------+-----------+----------------------+---------------+
|inst        | i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg | Implied   | 4 x 32               | RAM32M16 x 3  | 
|inst        | i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg | Implied   | 4 x 32               | RAM32M16 x 3  | 
|inst        | i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg | Implied   | 4 x 32               | RAM32M16 x 3  | 
|inst        | i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg | Implied   | 4 x 32               | RAM32M16 x 3  | 
+------------+-----------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:02:39 . Memory (MB): peak = 3877.906 ; gain = 1021.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:02:39 . Memory (MB): peak = 3880.051 ; gain = 1023.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                          | Inference | Size (Depth x Width) | Primitives    | 
+------------+-----------------------------------------------------+-----------+----------------------+---------------+
|inst        | i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg | Implied   | 4 x 32               | RAM32M16 x 3  | 
|inst        | i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg | Implied   | 4 x 32               | RAM32M16 x 3  | 
|inst        | i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg | Implied   | 4 x 32               | RAM32M16 x 3  | 
|inst        | i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg | Implied   | 4 x 32               | RAM32M16 x 3  | 
+------------+-----------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:02:40 . Memory (MB): peak = 3909.441 ; gain = 1053.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:02:46 . Memory (MB): peak = 3923.203 ; gain = 1066.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:02:46 . Memory (MB): peak = 3923.203 ; gain = 1066.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:02:46 . Memory (MB): peak = 3923.203 ; gain = 1066.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:02:46 . Memory (MB): peak = 3923.203 ; gain = 1066.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:02:46 . Memory (MB): peak = 3923.203 ; gain = 1066.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:02:46 . Memory (MB): peak = 3923.203 ; gain = 1066.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    10|
|2     |LUT1     |     5|
|3     |LUT2     |    79|
|4     |LUT3     |    18|
|5     |LUT4     |    33|
|6     |LUT5     |    43|
|7     |LUT6     |   321|
|8     |RAM32M   |     4|
|9     |RAM32M16 |     8|
|10    |FDPE     |    17|
|11    |FDRE     |  1107|
|12    |FDSE     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:02:46 . Memory (MB): peak = 3923.203 ; gain = 1066.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:02:12 . Memory (MB): peak = 3923.203 ; gain = 943.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:02:48 . Memory (MB): peak = 3923.203 ; gain = 1066.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3935.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3960.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances

Synth Design complete, checksum: fc58e6bf
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 73 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:04:08 . Memory (MB): peak = 3960.172 ; gain = 2182.574
report_design_analysis: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3960.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/axi_ad9680_jesd_axi_jesd204_rx_0_0_synth_1/axi_ad9680_jesd_axi_jesd204_rx_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 3960.172 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 35 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/axi_ad9680_jesd_axi_jesd204_rx_0_0_synth_1/axi_ad9680_jesd_axi_jesd204_rx_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_ad9680_jesd_axi_jesd204_rx_0_0_utilization_synth.rpt -pb axi_ad9680_jesd_axi_jesd204_rx_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 13:30:26 2024...
