# 16-Bit-Accumulator
Verilog program on Xilinx ISE to synthesize and simulate a 16-bit accumulator, with three inputs (Clock,  reset, and 16-bit input), and one 21-bit output

## The schematic of the Accumulator

<img width="425" alt="image" src="https://github.com/user-attachments/assets/63274a99-68b3-4114-b5af-d2fba3531fb4">

## Overall Block Diagram
![image](https://github.com/user-attachments/assets/958fa0a4-6431-45ad-8b51-83af26349179)

Maximum number of additions possible: 32

## Waveform Analysis
![image](https://github.com/user-attachments/assets/bb799b6a-efb1-42d0-a2bc-133955a656d6)
