$date
	Sun Oct 23 08:13:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#777369
b10000 !
1"
#777370
b10000 &
b10000 %
1$
#777371
0"
#777374
b1000 &
b1000 %
#777378
b100 &
b100 %
#777382
b10 &
b10 %
#777386
b1 &
b1 %
1#
#777390
b0 &
0#
b0 %
0$
#1806977
b1100 !
1"
#1806978
b1100 &
b1100 %
1$
#1806979
0"
#1806982
b110 &
b110 %
#1806986
b11 &
b11 %
#1806990
b1010 &
b1010 %
#1806994
b101 &
b101 %
#1806998
b10000 &
b10000 %
#1807002
b1000 &
b1000 %
#1807006
b100 &
b100 %
#1807010
b10 &
b10 %
#1807014
b1 &
1#
b1 %
#1807018
b0 &
b0 %
0#
0$
#2800847
b10000 !
1"
#2800850
b10000 &
b10000 %
1$
#2800851
0"
#2800854
b1000 &
b1000 %
#2800858
b100 &
b100 %
#2800862
b10 &
b10 %
#2800866
b1 &
b1 %
1#
#2800870
b0 &
0#
b0 %
0$
#4500012
