[{"DBLP title": "AOT vs. JIT: impact of profile data on code quality.", "DBLP authors": ["April W. Wade", "Prasad A. Kulkarni", "Michael R. Jantz"], "year": 2017, "MAG papers": [{"PaperId": 3139851518, "PaperTitle": "aot vs jit impact of profile data on code quality", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2621447895, "PaperTitle": "aot vs jit impact of profile data on code quality", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of tennessee": 1.0, "university of kansas": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive optimization for OpenCL programs on embedded heterogeneous systems.", "DBLP authors": ["Ben Taylor", "Vicent Sanz Marco", "Zheng Wang"], "year": 2017, "MAG papers": [{"PaperId": 2611626712, "PaperTitle": "adaptive optimization for opencl programs on embedded heterogeneous systems", "Year": 2017, "CitationCount": 46, "EstimatedCitation": 57, "Affiliations": {"lancaster university": 3.0}}], "source": "ES"}, {"DBLP title": "Auto-vectorization for image processing DSLs.", "DBLP authors": ["Oliver Reiche", "Christof Kobylko", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2017, "MAG papers": [{"PaperId": 2623389408, "PaperTitle": "auto vectorization for image processing dsls", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "Dynamic translation of structured Loads/Stores and register mapping for architectures with SIMD extensions.", "DBLP authors": ["Sheng-Yu Fu", "Ding-Yong Hong", "Yu-Ping Liu", "Jan-Jan Wu", "Wei-Chung Hsu"], "year": 2017, "MAG papers": [{"PaperId": 3013990431, "PaperTitle": "dynamic translation of structured loads stores and register mapping for architectures with simd extensions", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2621812003, "PaperTitle": "dynamic translation of structured loads stores and register mapping for architectures with simd extensions", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national taiwan university": 3.0, "academia sinica": 2.0}}], "source": "ES"}, {"DBLP title": "Optimal functional unit assignment and voltage selection for pipelined MPSoC with guaranteed probability on time performance.", "DBLP authors": ["Weiwen Jiang", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Hailiang Dong", "Xianzhang Chen"], "year": 2017, "MAG papers": [{"PaperId": 2623003857, "PaperTitle": "optimal functional unit assignment and voltage selection for pipelined mpsoc with guaranteed probability on time performance", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"chongqing university": 5.0}}], "source": "ES"}, {"DBLP title": "Integrated IoT programming with selective abstraction.", "DBLP authors": ["Gyeongmin Lee", "Seonyeong Heo", "Bongjun Kim", "Jong Kim", "Hanjun Kim"], "year": 2017, "MAG papers": [{"PaperId": 3004565661, "PaperTitle": "integrated iot programming with selective abstraction", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2621893296, "PaperTitle": "integrated iot programming with selective abstraction", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"pohang university of science and technology": 5.0}}], "source": "ES"}, {"DBLP title": "Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems.", "DBLP authors": ["Min Zhang", "Yunhui Ying"], "year": 2017, "MAG papers": [{"PaperId": 2624553782, "PaperTitle": "towards smt based ltl model checking of clock constraint specification language for real time and embedded systems", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}, {"PaperId": 3016319177, "PaperTitle": "towards smt based ltl model checking of clock constraint specification language for real time and embedded systems", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Integrating task scheduling and cache locking for multicore real-time embedded systems.", "DBLP authors": ["Wenguang Zheng", "Hui Wu", "Chuanyao Nie"], "year": 2017, "MAG papers": [{"PaperId": 2623483327, "PaperTitle": "integrating task scheduling and cache locking for multicore real time embedded systems", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tianjin university of technology": 1.0, "university of new south wales": 2.0}}, {"PaperId": 3011270587, "PaperTitle": "integrating task scheduling and cache locking for multicore real time embedded systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Towards memory-efficient processing-in-memory architecture for convolutional neural networks.", "DBLP authors": ["Yi Wang", "Mingxu Zhang", "Jing Yang"], "year": 2017, "MAG papers": [{"PaperId": 3025750636, "PaperTitle": "towards memory efficient processing in memory architecture for convolutional neural networks", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2622302604, "PaperTitle": "towards memory efficient processing in memory architecture for convolutional neural networks", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"shenzhen university": 1.0, "harbin institute of technology": 1.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Unified nvTCAM and sTCAM architecture for improving packet matching performance.", "DBLP authors": ["Xianzhong Ding", "Zhiyong Zhang", "Zhiping Jia", "Lei Ju", "Mengying Zhao", "Huawei Huang"], "year": 2017, "MAG papers": [{"PaperId": 3011992637, "PaperTitle": "unified nvtcam and stcam architecture for improving packet matching performance", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2623556531, "PaperTitle": "unified nvtcam and stcam architecture for improving packet matching performance", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"shandong university": 5.0, "university of aizu": 1.0}}], "source": "ES"}, {"DBLP title": "A lightweight progress maximization scheduler for non-volatile processor under unstable energy harvesting.", "DBLP authors": ["Chen Pan", "Mimi Xie", "Yongpan Liu", "Yanzhi Wang", "Chun Jason Xue", "Yuangang Wang", "Yiran Chen", "Jingtong Hu"], "year": 2017, "MAG papers": [{"PaperId": 2621412271, "PaperTitle": "a lightweight progress maximization scheduler for non volatile processor under unstable energy harvesting", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"syracuse university": 1.0, "huawei": 1.0, "duke university": 1.0, "city university of hong kong": 1.0, "oklahoma state university stillwater": 3.0, "tsinghua university": 1.0}}, {"PaperId": 3151114403, "PaperTitle": "a lightweight progress maximization scheduler for non volatile processor under unstable energy harvesting", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "OSEK-V: application-specific RTOS instantiation in hardware.", "DBLP authors": ["Christian Dietrich", "Daniel Lohmann"], "year": 2017, "MAG papers": [{"PaperId": 3006842303, "PaperTitle": "osek v application specific rtos instantiation in hardware", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2623728320, "PaperTitle": "osek v application specific rtos instantiation in hardware", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"leibniz university of hanover": 2.0}}], "source": "ES"}]