{"vcs1":{"timestamp_begin":1735306636.849872388, "rt":1.63, "ut":0.63, "st":0.26}}
{"vcselab":{"timestamp_begin":1735306638.551277112, "rt":0.88, "ut":0.24, "st":0.15}}
{"link":{"timestamp_begin":1735306639.497488860, "rt":0.33, "ut":0.11, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735306636.207301962}
{"VCS_COMP_START_TIME": 1735306636.207301962}
{"VCS_COMP_END_TIME": 1735306641.703470701}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D2"}
{"vcs1": {"peak_mem": 332620}}
{"stitch_vcselab": {"peak_mem": 223368}}
