This IP core synthesizes for FPGA and ASIC with very low logic resources
consumption. The implementation does not require memory or arithmetic resources.
