 
****************************************
Report : qor
Design : sad_cal
Version: K-2015.06
Date   : Sun Mar 24 11:10:35 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          1.99
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.25
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        767
  Hierarchical Port Count:      20166
  Leaf Cell Count:              48103
  Buf/Inv Cell Count:            8670
  Buf Cell Count:                 480
  Inv Cell Count:                8190
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     42841
  Sequential Cell Count:         5262
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   375639.708204
  Noncombinational Area: 194795.318096
  Buf/Inv Area:          34321.427418
  Total Buffer Area:          3398.19
  Total Inverter Area:       30923.23
  Macro/Black Box Area:      0.000000
  Net Area:              10528.000000
  -----------------------------------
  Cell Area:            570435.026300
  Design Area:          580963.026300


  Design Rules
  -----------------------------------
  Total Number of Nets:         56230
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: yuxiang-linux

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.74
  Logic Optimization:                  1.59
  Mapping Optimization:               89.67
  -----------------------------------------
  Overall Compile Time:              113.35
  Overall Compile Wall Clock Time:   446.80

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
