Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xa3s50-4-vqg100

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mips.v" in library work
Compiling verilog include file "datapath/ALU.v"
Compiling verilog include file "datapath/GPR.v"
Module <ALU> compiled
Compiling verilog include file "datapath/im.v"
Module <GPR> compiled
Compiling verilog include file "datapath/dm.v"
Module <im_4k> compiled
Compiling verilog include file "datapath/mux.v"
Module <dm_4k> compiled
Module <mux_5bit_3> compiled
Module <mux_32bit_2> compiled
Compiling verilog include file "datapath/pc.v"
Module <mux_32bit_3> compiled
Compiling verilog include file "datapath/npc.v"
Module <pc> compiled
Compiling verilog include file "control/ctrl.v"
Module <npc> compiled
Compiling verilog include file "datapath/ext.v"
Module <ctrl> compiled
Module <ext> compiled
Module <mips> compiled
No errors in compilation
Analysis of file <"mips.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mips> in library <work>.

Analyzing hierarchy for module <pc> in library <work>.

Analyzing hierarchy for module <im_4k> in library <work>.

Analyzing hierarchy for module <ctrl> in library <work>.

Analyzing hierarchy for module <mux_5bit_3> in library <work>.

Analyzing hierarchy for module <ext> in library <work>.

Analyzing hierarchy for module <GPR> in library <work>.

Analyzing hierarchy for module <mux_32bit_2> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <npc> in library <work>.

Analyzing hierarchy for module <dm_4k> in library <work>.

Analyzing hierarchy for module <mux_32bit_3> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mips>.
Module <mips> is correct for synthesis.
 
Analyzing module <pc> in library <work>.
Module <pc> is correct for synthesis.
 
Analyzing module <im_4k> in library <work>.
INFO:Xst:2546 - "datapath/im.v" line 30: reading initialization file "D:\ISEProject\P4\datapath\code_p4.txt".
Module <im_4k> is correct for synthesis.
 
Analyzing module <ctrl> in library <work>.
Module <ctrl> is correct for synthesis.
 
Analyzing module <mux_5bit_3> in library <work>.
Module <mux_5bit_3> is correct for synthesis.
 
Analyzing module <ext> in library <work>.
Module <ext> is correct for synthesis.
 
Analyzing module <GPR> in library <work>.
Module <GPR> is correct for synthesis.
 
Analyzing module <mux_32bit_2> in library <work>.
Module <mux_32bit_2> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <npc> in library <work>.
Module <npc> is correct for synthesis.
 
Analyzing module <dm_4k> in library <work>.
INFO:Xst:2546 - "datapath/dm.v" line 33: reading initialization file "D:\ISEProject\P4\datapath\data_p4.txt".
Module <dm_4k> is correct for synthesis.
 
Analyzing module <mux_32bit_3> in library <work>.
Module <mux_32bit_3> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <GPR> has a constant value of 100000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <pc>.
    Related source file is "datapath/pc.v".
    Found 30-bit register for signal <Instr>.
Unit <pc> synthesized.


Synthesizing Unit <im_4k>.
    Related source file is "datapath/im.v".
WARNING:Xst:1781 - Signal <im> is used but never assigned. Tied to default value.
    Found 1024x32-bit ROM for signal <dout>.
    Summary:
	inferred   1 ROM(s).
Unit <im_4k> synthesized.


Synthesizing Unit <ctrl>.
    Related source file is "control/ctrl.v".
WARNING:Xst:647 - Input <func<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <func<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <func<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:643 - "control/ctrl.v" line 36: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 38: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 38: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 41: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 46: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 47: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 48: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 45: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 37: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 36: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 37: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 38: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 38: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 38: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 40: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 48: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 41: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 41: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 41: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 41: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 44: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 44: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 45: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 49: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 38: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 38: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 41: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 47: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 47: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 48: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 48: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 45: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 38: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 38: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "control/ctrl.v" line 48: The result of a 1x1-bit multiplication is partially used. Only the 1 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 1-bit adder for signal <ALUOp<0>>.
    Found 1-bit adder for signal <ALUSrc>.
    Found 1-bit adder for signal <ALUOp_0$addsub0000> created at line 48.
    Found 1-bit adder for signal <ALUOp_0$addsub0001> created at line 48.
    Found 1x1-bit multiplier for signal <ALUOp_0$mult0000> created at line 48.
    Found 1x1-bit multiplier for signal <ALUOp_0$mult0001> created at line 48.
    Found 1x1-bit multiplier for signal <ALUOp_0$mult0002> created at line 48.
    Found 1x1-bit multiplier for signal <ALUOp_0$mult0003> created at line 48.
    Found 1x1-bit multiplier for signal <ALUOp_0$mult0004> created at line 48.
    Found 1-bit adder for signal <ALUOp_1$addsub0000> created at line 47.
    Found 1x1-bit multiplier for signal <ALUOp_1$mult0000> created at line 47.
    Found 1x1-bit multiplier for signal <ALUOp_1$mult0001> created at line 47.
    Found 1x1-bit multiplier for signal <ALUOp_1$mult0002> created at line 47.
    Found 1-bit adder for signal <ALUSrc$addsub0000> created at line 38.
    Found 1-bit adder for signal <ALUSrc$addsub0001> created at line 38.
    Found 1x1-bit multiplier for signal <ALUSrc$mult0000> created at line 38.
    Found 1x1-bit multiplier for signal <ALUSrc$mult0001> created at line 38.
    Found 1x1-bit multiplier for signal <ALUSrc$mult0002> created at line 38.
    Found 1x1-bit multiplier for signal <ALUSrc$mult0003> created at line 38.
    Found 1x1-bit multiplier for signal <ALUSrc$mult0004> created at line 38.
    Found 1x1-bit multiplier for signal <ALUSrc$mult0005> created at line 38.
    Found 1x1-bit multiplier for signal <ALUSrc$mult0006> created at line 38.
    Found 1x1-bit multiplier for signal <ALUSrc$mult0007> created at line 38.
    Found 1x1-bit multiplier for signal <ALUSrc$mult0008> created at line 38.
    Found 1x1-bit multiplier for signal <ExtOp_0$mult0000> created at line 46.
    Found 1x1-bit multiplier for signal <ExtOp_1$mult0001> created at line 45.
    Found 1x1-bit multiplier for signal <ExtOp_1$mult0002> created at line 45.
    Found 1x1-bit multiplier for signal <ExtOp_1$mult0003> created at line 45.
    Found 1x1-bit multiplier for signal <IfBeq$mult0000> created at line 44.
    Found 1x1-bit multiplier for signal <IfBeq$mult0001> created at line 44.
    Found 1x1-bit multiplier for signal <jr$mult0000> created at line 49.
    Found 1x1-bit multiplier for signal <MemtoReg_1$mult0000> created at line 40.
    Found 1x1-bit multiplier for signal <RegDst_0$mult0000> created at line 36.
    Found 1x1-bit multiplier for signal <RegDst_0$mult0001> created at line 36.
    Found 1x1-bit multiplier for signal <RegDst_1$mult0002> created at line 37.
    Found 1x1-bit multiplier for signal <RegDst_1$mult0003> created at line 37.
    Found 1-bit adder for signal <RegWrite$addsub0000> created at line 41.
    Found 1-bit adder for signal <RegWrite$addsub0001> created at line 41.
    Found 1x1-bit multiplier for signal <RegWrite$mult0000> created at line 41.
    Found 1x1-bit multiplier for signal <RegWrite$mult0002> created at line 41.
    Found 1x1-bit multiplier for signal <RegWrite$mult0003> created at line 41.
    Found 1x1-bit multiplier for signal <RegWrite$mult0004> created at line 41.
    Found 1x1-bit multiplier for signal <RegWrite$mult0005> created at line 41.
    Found 1x1-bit multiplier for signal <RegWrite$mult0006> created at line 41.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  35 Multiplier(s).
Unit <ctrl> synthesized.


Synthesizing Unit <mux_5bit_3>.
    Related source file is "datapath/mux.v".
WARNING:Xst:737 - Found 5-bit latch for signal <dout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit 3-to-1 multiplexer for signal <dout$mux0000>.
    Summary:
	inferred   5 Multiplexer(s).
Unit <mux_5bit_3> synthesized.


Synthesizing Unit <ext>.
    Related source file is "datapath/ext.v".
WARNING:Xst:737 - Found 32-bit latch for signal <imm32>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit 3-to-1 multiplexer for signal <imm32$mux0000>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <ext> synthesized.


Synthesizing Unit <GPR>.
    Related source file is "datapath/GPR.v".
    Found 32-bit 32-to-1 multiplexer for signal <RData1>.
    Found 32-bit 32-to-1 multiplexer for signal <RData2>.
    Found 1024-bit register for signal <register>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <register>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <GPR> synthesized.


Synthesizing Unit <mux_32bit_2>.
    Related source file is "datapath/mux.v".
Unit <mux_32bit_2> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "datapath/ALU.v".
WARNING:Xst:737 - Found 32-bit latch for signal <$old_S_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit addsub for signal <old_S_1$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <npc>.
    Related source file is "datapath/npc.v".
WARNING:Xst:647 - Input <imm32<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regAddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <pc4>.
    Found 30-bit adder for signal <npc$addsub0000> created at line 39.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <npc> synthesized.


Synthesizing Unit <dm_4k>.
    Related source file is "datapath/dm.v".
    Found 1024x32-bit single-port RAM <Mram_dm> for signal <dm>.
    Found 32-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <dm_4k> synthesized.


Synthesizing Unit <mux_32bit_3>.
    Related source file is "datapath/mux.v".
WARNING:Xst:737 - Found 32-bit latch for signal <dout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit 3-to-1 multiplexer for signal <dout$mux0000>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mux_32bit_3> synthesized.


Synthesizing Unit <mips>.
    Related source file is "mips.v".
WARNING:Xst:646 - Signal <MemRead> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <mips> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x32-bit single-port RAM                           : 1
# ROMs                                                 : 1
 1024x32-bit ROM                                       : 1
# Multipliers                                          : 35
 1x1-bit multiplier                                    : 35
# Adders/Subtractors                                   : 12
 1-bit adder                                           : 9
 30-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 34
 30-bit register                                       : 1
 32-bit register                                       : 33
# Latches                                              : 4
 32-bit latch                                          : 3
 5-bit latch                                           : 1
# Multiplexers                                         : 5
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 3-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <pc_in> is unconnected in block <mips>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <im> is unconnected in block <mips>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <control> is unconnected in block <mips>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_wreg> is unconnected in block <mips>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <extender> is unconnected in block <mips>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gpr> is unconnected in block <mips>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_alu> is unconnected in block <mips>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <alu> is unconnected in block <mips>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <nextPC> is unconnected in block <mips>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm> is unconnected in block <mips>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_wregdata> is unconnected in block <mips>.
   It will be removed from the design.

Synthesizing (advanced) Unit <dm_4k>.
INFO:Xst:3226 - The RAM <Mram_dm> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dm_4k> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x32-bit single-port block RAM                     : 1
# ROMs                                                 : 1
 1024x32-bit ROM                                       : 1
# Multipliers                                          : 35
 1x1-bit multiplier                                    : 35
# Adders/Subtractors                                   : 9
 1-bit adder                                           : 3
 1-bit adder carry in                                  : 3
 30-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 1054
 Flip-Flops                                            : 1054
# Latches                                              : 4
 32-bit latch                                          : 3
 5-bit latch                                           : 1
# Multiplexers                                         : 67
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 3-to-1 multiplexer                             : 2
 5-bit 3-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mips> ...

Optimizing unit <ctrl> ...

Optimizing unit <GPR> ...

Optimizing unit <npc> ...

Optimizing unit <ext> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <extender/imm32_25> in Unit <mips> is equivalent to the following 2 FFs/Latches, which will be removed : <extender/imm32_24> <extender/imm32_23> 
INFO:Xst:2261 - The FF/Latch <extender/imm32_9> in Unit <mips> is equivalent to the following 2 FFs/Latches, which will be removed : <extender/imm32_8> <extender/imm32_7> 
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 173.
Optimizing block <mips> to meet ratio 100 (+ 5) of 768 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <mips>, final ratio is 170.
FlipFlop pc_in/Instr_0 has been replicated 1 time(s)
FlipFlop pc_in/Instr_2 has been replicated 1 time(s)
FlipFlop pc_in/Instr_9 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1058
 Flip-Flops                                            : 1058

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mips.ngr
Top Level Output File Name         : mips
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 2

Cell Usage :
# BELS                             : 2902
#      GND                         : 3
#      INV                         : 1
#      LUT1                        : 28
#      LUT2                        : 42
#      LUT2_L                      : 5
#      LUT3                        : 614
#      LUT3_D                      : 14
#      LUT3_L                      : 6
#      LUT4                        : 890
#      LUT4_D                      : 33
#      LUT4_L                      : 39
#      MUXCY                       : 96
#      MUXF5                       : 590
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 92
# FlipFlops/Latches                : 1155
#      FDC                         : 32
#      FDCE                        : 1024
#      FDP                         : 2
#      LD                          : 32
#      LD_1                        : 65
# RAMS                             : 2
#      RAMB16                      : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 1
#      IBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s50vqg100-4 

 Number of Slices:                     1357  out of    768   176% (*) 
 Number of Slice Flip Flops:           1155  out of   1536    75%  
 Number of 4 input LUTs:               1672  out of   1536   108% (*) 
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of     63     3%  
 Number of BRAMs:                         2  out of      4    50%  
 Number of GCLKs:                         3  out of      8    37%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------+-----------------------------+-------+
Clock Signal                                                  | Clock buffer(FF name)       | Load  |
--------------------------------------------------------------+-----------------------------+-------+
N0                                                            | NONE(mux_wreg/dout_4)       | 33    |
clk                                                           | BUFGP                       | 1060  |
mux_wregdata/dout_cmp_eq00001(mux_wregdata/dout_cmp_eq00001:O)| BUFG(*)(mux_wregdata/dout_0)| 32    |
alu/old_S_1_not00011(alu/old_S_1_not00011:O)                  | BUFG(*)(alu/_old_S_1_31)    | 32    |
--------------------------------------------------------------+-----------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 1058  |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 18.290ns (Maximum Frequency: 54.674MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 18.290ns (frequency: 54.674MHz)
  Total number of paths / destination ports: 1551972 / 1090
-------------------------------------------------------------------------
Delay:               18.290ns (Levels of Logic = 8)
  Source:            pc_in/Instr_1 (FF)
  Destination:       gpr/register_28_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pc_in/Instr_1 to gpr/register_28_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             74   0.720   2.289  pc_in/Instr_1 (pc_in/Instr_1)
     LUT3:I1->O            1   0.551   0.869  im/Mrom_dout1001 (im/Mrom_dout100)
     LUT3:I2->O            2   0.551   0.903  im/Mrom_dout1021_13 (im/Mrom_dout1021_13)
     LUT4_D:I3->O         59   0.551   2.076  pcAddr<11>14 (Instr<26>)
     LUT4_D:I2->O         93   0.551   2.398  control/RegDst<1>1 (MemtoReg<1>)
     LUT3:I1->O            1   0.551   0.000  mux_wreg/Mmux_dout_mux00002 (mux_wreg/dout_mux0000<0>)
     LD_1:D->Q             8   0.471   1.278  mux_wreg/dout_0 (mux_wreg/dout_0)
     LUT4_D:I1->O          3   0.551   0.975  gpr/register_24_not000121 (gpr/N12)
     LUT3:I2->O           32   0.551   1.853  gpr/register_24_not00011 (gpr/register_24_not0001)
     FDCE:CE                   0.602          gpr/register_24_0
    ----------------------------------------
    Total                     18.290ns (5.650ns logic, 12.640ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.86 secs
 
--> 

Total memory usage is 341092 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   59 (   0 filtered)
Number of infos    :   13 (   0 filtered)

