Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May  5 14:19:04 2021
| Host         : ALESI1009 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file KNIGHT_RIDER_timing_summary_routed.rpt -pb KNIGHT_RIDER_timing_summary_routed.pb -rpx KNIGHT_RIDER_timing_summary_routed.rpx -warn_on_violation
| Design       : KNIGHT_RIDER
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.841        0.000                      0                   60        0.179        0.000                      0                   60        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.841        0.000                      0                   60        0.179        0.000                      0                   60        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 CE_10_HZ/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_10_HZ/COUNTER_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 2.117ns (50.751%)  route 2.054ns (49.249%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  CE_10_HZ/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  CE_10_HZ/COUNTER_reg[1]/Q
                         net (fo=2, routed)           1.049     6.820    CE_10_HZ/COUNTER[1]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.476 r  CE_10_HZ/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    CE_10_HZ/COUNTER0_carry_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  CE_10_HZ/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    CE_10_HZ/COUNTER0_carry__0_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  CE_10_HZ/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    CE_10_HZ/COUNTER0_carry__1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  CE_10_HZ/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.818    CE_10_HZ/COUNTER0_carry__2_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  CE_10_HZ/COUNTER0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.941    CE_10_HZ/COUNTER0_carry__3_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.163 r  CE_10_HZ/COUNTER0_carry__4/O[0]
                         net (fo=1, routed)           0.996     9.159    CE_10_HZ/data0[21]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.327     9.486 r  CE_10_HZ/COUNTER[21]_i_1/O
                         net (fo=1, routed)           0.000     9.486    CE_10_HZ/COUNTER_0[21]
    SLICE_X0Y73          FDCE                                         r  CE_10_HZ/COUNTER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.590    15.013    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  CE_10_HZ/COUNTER_reg[21]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDCE (Setup_fdce_C_D)        0.075    15.327    CE_10_HZ/COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 CE_10_HZ/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_10_HZ/COUNTER_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 2.233ns (54.064%)  route 1.897ns (45.936%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  CE_10_HZ/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  CE_10_HZ/COUNTER_reg[1]/Q
                         net (fo=2, routed)           1.049     6.820    CE_10_HZ/COUNTER[1]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.476 r  CE_10_HZ/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    CE_10_HZ/COUNTER0_carry_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  CE_10_HZ/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    CE_10_HZ/COUNTER0_carry__0_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  CE_10_HZ/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    CE_10_HZ/COUNTER0_carry__1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  CE_10_HZ/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.818    CE_10_HZ/COUNTER0_carry__2_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  CE_10_HZ/COUNTER0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.941    CE_10_HZ/COUNTER0_carry__3_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.275 r  CE_10_HZ/COUNTER0_carry__4/O[1]
                         net (fo=1, routed)           0.839     9.114    CE_10_HZ/data0[22]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.331     9.445 r  CE_10_HZ/COUNTER[22]_i_1/O
                         net (fo=1, routed)           0.000     9.445    CE_10_HZ/COUNTER_0[22]
    SLICE_X0Y74          FDCE                                         r  CE_10_HZ/COUNTER_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.588    15.011    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  CE_10_HZ/COUNTER_reg[22]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDCE (Setup_fdce_C_D)        0.075    15.325    CE_10_HZ/COUNTER_reg[22]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 CE_10_HZ/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_10_HZ/COUNTER_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 2.119ns (53.377%)  route 1.851ns (46.623%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  CE_10_HZ/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  CE_10_HZ/COUNTER_reg[1]/Q
                         net (fo=2, routed)           1.049     6.820    CE_10_HZ/COUNTER[1]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.476 r  CE_10_HZ/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    CE_10_HZ/COUNTER0_carry_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  CE_10_HZ/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    CE_10_HZ/COUNTER0_carry__0_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  CE_10_HZ/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    CE_10_HZ/COUNTER0_carry__1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  CE_10_HZ/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.818    CE_10_HZ/COUNTER0_carry__2_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.152 r  CE_10_HZ/COUNTER0_carry__3/O[1]
                         net (fo=1, routed)           0.802     8.954    CE_10_HZ/data0[18]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.331     9.285 r  CE_10_HZ/COUNTER[18]_i_1/O
                         net (fo=1, routed)           0.000     9.285    CE_10_HZ/COUNTER_0[18]
    SLICE_X0Y74          FDCE                                         r  CE_10_HZ/COUNTER_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.588    15.011    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  CE_10_HZ/COUNTER_reg[18]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDCE (Setup_fdce_C_D)        0.075    15.325    CE_10_HZ/COUNTER_reg[18]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 CE_10_HZ/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_10_HZ/COUNTER_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.977ns (51.647%)  route 1.851ns (48.353%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  CE_10_HZ/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  CE_10_HZ/COUNTER_reg[1]/Q
                         net (fo=2, routed)           1.049     6.820    CE_10_HZ/COUNTER[1]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.476 r  CE_10_HZ/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    CE_10_HZ/COUNTER0_carry_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  CE_10_HZ/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    CE_10_HZ/COUNTER0_carry__0_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  CE_10_HZ/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    CE_10_HZ/COUNTER0_carry__1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.038 r  CE_10_HZ/COUNTER0_carry__2/O[1]
                         net (fo=1, routed)           0.802     8.840    CE_10_HZ/data0[14]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.303     9.143 r  CE_10_HZ/COUNTER[14]_i_1/O
                         net (fo=1, routed)           0.000     9.143    CE_10_HZ/COUNTER_0[14]
    SLICE_X0Y73          FDCE                                         r  CE_10_HZ/COUNTER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.590    15.013    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  CE_10_HZ/COUNTER_reg[14]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDCE (Setup_fdce_C_D)        0.029    15.281    CE_10_HZ/COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 CE_10_HZ/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_10_HZ/COUNTER_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 2.137ns (55.212%)  route 1.734ns (44.788%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  CE_10_HZ/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  CE_10_HZ/COUNTER_reg[1]/Q
                         net (fo=2, routed)           1.049     6.820    CE_10_HZ/COUNTER[1]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.476 r  CE_10_HZ/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    CE_10_HZ/COUNTER0_carry_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  CE_10_HZ/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    CE_10_HZ/COUNTER0_carry__0_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  CE_10_HZ/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    CE_10_HZ/COUNTER0_carry__1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  CE_10_HZ/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.818    CE_10_HZ/COUNTER0_carry__2_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  CE_10_HZ/COUNTER0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.941    CE_10_HZ/COUNTER0_carry__3_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.180 r  CE_10_HZ/COUNTER0_carry__4/O[2]
                         net (fo=1, routed)           0.676     8.855    CE_10_HZ/data0[23]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.330     9.185 r  CE_10_HZ/COUNTER[23]_i_1/O
                         net (fo=1, routed)           0.000     9.185    CE_10_HZ/COUNTER_0[23]
    SLICE_X0Y73          FDCE                                         r  CE_10_HZ/COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.590    15.013    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  CE_10_HZ/COUNTER_reg[23]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDCE (Setup_fdce_C_D)        0.075    15.327    CE_10_HZ/COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 CE_10_HZ/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_10_HZ/COUNTER_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.883ns (48.636%)  route 1.989ns (51.364%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  CE_10_HZ/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  CE_10_HZ/COUNTER_reg[1]/Q
                         net (fo=2, routed)           1.049     6.820    CE_10_HZ/COUNTER[1]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.476 r  CE_10_HZ/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    CE_10_HZ/COUNTER0_carry_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  CE_10_HZ/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    CE_10_HZ/COUNTER0_carry__0_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  CE_10_HZ/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    CE_10_HZ/COUNTER0_carry__1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.926 r  CE_10_HZ/COUNTER0_carry__2/O[0]
                         net (fo=1, routed)           0.940     8.865    CE_10_HZ/data0[13]
    SLICE_X2Y72          LUT2 (Prop_lut2_I1_O)        0.321     9.186 r  CE_10_HZ/COUNTER[13]_i_1/O
                         net (fo=1, routed)           0.000     9.186    CE_10_HZ/COUNTER_0[13]
    SLICE_X2Y72          FDCE                                         r  CE_10_HZ/COUNTER_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.591    15.014    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  CE_10_HZ/COUNTER_reg[13]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.118    15.371    CE_10_HZ/COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 CE_10_HZ/COUNTER_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_10_HZ/COUNTER_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.966ns (25.608%)  route 2.806ns (74.392%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.708     5.311    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  CE_10_HZ/COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.419     5.730 f  CE_10_HZ/COUNTER_reg[20]/Q
                         net (fo=2, routed)           0.818     6.548    CE_10_HZ/COUNTER[20]
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.299     6.847 r  CE_10_HZ/COUNTER[23]_i_4/O
                         net (fo=1, routed)           1.019     7.866    CE_10_HZ/COUNTER[23]_i_4_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I1_O)        0.124     7.990 f  CE_10_HZ/COUNTER[23]_i_2/O
                         net (fo=24, routed)          0.969     8.959    CE_10_HZ/CLK_N_Hz_o
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.124     9.083 r  CE_10_HZ/COUNTER[15]_i_1/O
                         net (fo=1, routed)           0.000     9.083    CE_10_HZ/COUNTER_0[15]
    SLICE_X0Y74          FDCE                                         r  CE_10_HZ/COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.588    15.011    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  CE_10_HZ/COUNTER_reg[15]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDCE (Setup_fdce_C_D)        0.029    15.279    CE_10_HZ/COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 CE_10_HZ/COUNTER_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_10_HZ/COUNTER_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.966ns (25.608%)  route 2.806ns (74.392%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.708     5.311    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  CE_10_HZ/COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.419     5.730 f  CE_10_HZ/COUNTER_reg[20]/Q
                         net (fo=2, routed)           0.818     6.548    CE_10_HZ/COUNTER[20]
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.299     6.847 r  CE_10_HZ/COUNTER[23]_i_4/O
                         net (fo=1, routed)           1.019     7.866    CE_10_HZ/COUNTER[23]_i_4_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I1_O)        0.124     7.990 f  CE_10_HZ/COUNTER[23]_i_2/O
                         net (fo=24, routed)          0.969     8.959    CE_10_HZ/CLK_N_Hz_o
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.083 r  CE_10_HZ/COUNTER[5]_i_1/O
                         net (fo=1, routed)           0.000     9.083    CE_10_HZ/COUNTER_0[5]
    SLICE_X0Y71          FDCE                                         r  CE_10_HZ/COUNTER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.593    15.016    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  CE_10_HZ/COUNTER_reg[5]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y71          FDCE (Setup_fdce_C_D)        0.031    15.286    CE_10_HZ/COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 CE_10_HZ/COUNTER_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_10_HZ/COUNTER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.994ns (26.156%)  route 2.806ns (73.844%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.708     5.311    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  CE_10_HZ/COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.419     5.730 f  CE_10_HZ/COUNTER_reg[20]/Q
                         net (fo=2, routed)           0.818     6.548    CE_10_HZ/COUNTER[20]
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.299     6.847 r  CE_10_HZ/COUNTER[23]_i_4/O
                         net (fo=1, routed)           1.019     7.866    CE_10_HZ/COUNTER[23]_i_4_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I1_O)        0.124     7.990 f  CE_10_HZ/COUNTER[23]_i_2/O
                         net (fo=24, routed)          0.969     8.959    CE_10_HZ/CLK_N_Hz_o
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.152     9.111 r  CE_10_HZ/COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     9.111    CE_10_HZ/COUNTER_0[6]
    SLICE_X0Y71          FDCE                                         r  CE_10_HZ/COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.593    15.016    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  CE_10_HZ/COUNTER_reg[6]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y71          FDCE (Setup_fdce_C_D)        0.075    15.330    CE_10_HZ/COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 CE_10_HZ/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_10_HZ/COUNTER_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 1.975ns (53.169%)  route 1.740ns (46.831%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.712     5.315    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  CE_10_HZ/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  CE_10_HZ/COUNTER_reg[1]/Q
                         net (fo=2, routed)           1.049     6.820    CE_10_HZ/COUNTER[1]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.476 r  CE_10_HZ/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    CE_10_HZ/COUNTER0_carry_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  CE_10_HZ/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    CE_10_HZ/COUNTER0_carry__0_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  CE_10_HZ/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    CE_10_HZ/COUNTER0_carry__1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  CE_10_HZ/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.818    CE_10_HZ/COUNTER0_carry__2_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.040 r  CE_10_HZ/COUNTER0_carry__3/O[0]
                         net (fo=1, routed)           0.691     8.730    CE_10_HZ/data0[17]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.299     9.029 r  CE_10_HZ/COUNTER[17]_i_1/O
                         net (fo=1, routed)           0.000     9.029    CE_10_HZ/COUNTER_0[17]
    SLICE_X0Y74          FDCE                                         r  CE_10_HZ/COUNTER_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.588    15.011    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  CE_10_HZ/COUNTER_reg[17]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDCE (Setup_fdce_C_D)        0.031    15.281    CE_10_HZ/COUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  6.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ROT/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROT/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.598     1.517    ROT/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  ROT/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  ROT/counter_reg[14]/Q
                         net (fo=4, routed)           0.110     1.768    ROT/Q[14]
    SLICE_X1Y67          LUT3 (Prop_lut3_I0_O)        0.048     1.816 r  ROT/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.816    ROT/p_0_in[13]
    SLICE_X1Y67          FDCE                                         r  ROT/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.869     2.034    ROT/CLK_i_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  ROT/counter_reg[13]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.107     1.637    ROT/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FSM/FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROT/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.325%)  route 0.150ns (44.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.515    FSM/CLK_i_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  FSM/FSM_onehot_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  FSM/FSM_onehot_State_reg[2]/Q
                         net (fo=19, routed)          0.150     1.807    FSM/out[1]
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.045     1.852 r  FSM/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    ROT/D[0]
    SLICE_X1Y68          FDPE                                         r  ROT/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.868     2.033    ROT/CLK_i_IBUF_BUFG
    SLICE_X1Y68          FDPE                                         r  ROT/counter_reg[0]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y68          FDPE (Hold_fdpe_C_D)         0.092     1.622    ROT/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FSM/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_onehot_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.515    FSM/CLK_i_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  FSM/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  FSM/FSM_onehot_State_reg[1]/Q
                         net (fo=3, routed)           0.143     1.799    FSM/FSM_onehot_State_reg_n_0_[1]
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.045     1.844 r  FSM/FSM_onehot_State[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    FSM/FSM_onehot_State[1]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  FSM/FSM_onehot_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     2.032    FSM/CLK_i_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  FSM/FSM_onehot_State_reg[1]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.092     1.607    FSM/FSM_onehot_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ROT/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROT/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.232ns (62.609%)  route 0.139ns (37.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.598     1.517    ROT/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  ROT/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.128     1.645 r  ROT/counter_reg[8]/Q
                         net (fo=4, routed)           0.139     1.784    ROT/Q[8]
    SLICE_X0Y67          LUT3 (Prop_lut3_I2_O)        0.104     1.888 r  ROT/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.888    ROT/p_0_in[9]
    SLICE_X0Y67          FDCE                                         r  ROT/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.869     2.034    ROT/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  ROT/counter_reg[9]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.107     1.624    ROT/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ROT/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROT/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.230ns (60.674%)  route 0.149ns (39.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.598     1.517    ROT/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  ROT/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.128     1.645 r  ROT/counter_reg[9]/Q
                         net (fo=4, routed)           0.149     1.794    ROT/Q[9]
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.102     1.896 r  ROT/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.896    ROT/p_0_in[8]
    SLICE_X0Y67          FDCE                                         r  ROT/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.869     2.034    ROT/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  ROT/counter_reg[8]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.107     1.624    ROT/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ROT/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROT/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.226ns (61.994%)  route 0.139ns (38.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.598     1.517    ROT/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  ROT/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.128     1.645 r  ROT/counter_reg[8]/Q
                         net (fo=4, routed)           0.139     1.784    ROT/Q[8]
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.098     1.882 r  ROT/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.882    ROT/p_0_in[7]
    SLICE_X0Y67          FDCE                                         r  ROT/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.869     2.034    ROT/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  ROT/counter_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.092     1.609    ROT/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 FSM/FSM_onehot_State_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_onehot_State_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.515    FSM/CLK_i_IBUF_BUFG
    SLICE_X0Y69          FDPE                                         r  FSM/FSM_onehot_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     1.656 r  FSM/FSM_onehot_State_reg[0]/Q
                         net (fo=3, routed)           0.196     1.852    ROT/in0[0]
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.045     1.897 r  ROT/FSM_onehot_State[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    FSM/FSM_onehot_State_reg[0]_1
    SLICE_X0Y69          FDPE                                         r  FSM/FSM_onehot_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     2.032    FSM/CLK_i_IBUF_BUFG
    SLICE_X0Y69          FDPE                                         r  FSM/FSM_onehot_State_reg[0]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y69          FDPE (Hold_fdpe_C_D)         0.091     1.606    FSM/FSM_onehot_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ROT/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROT/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.230ns (55.500%)  route 0.184ns (44.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.598     1.517    ROT/CLK_i_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  ROT/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.128     1.645 r  ROT/counter_reg[13]/Q
                         net (fo=4, routed)           0.184     1.830    ROT/Q[13]
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.102     1.932 r  ROT/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.932    ROT/p_0_in[12]
    SLICE_X1Y68          FDCE                                         r  ROT/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.868     2.033    ROT/CLK_i_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  ROT/counter_reg[12]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.107     1.637    ROT/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 CE_10_HZ/CLK_N_Hz_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROT/counter_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.886%)  route 0.131ns (48.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.515    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  CE_10_HZ/CLK_N_Hz_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  CE_10_HZ/CLK_N_Hz_o_reg/Q
                         net (fo=16, routed)          0.131     1.787    ROT/E[0]
    SLICE_X1Y68          FDPE                                         r  ROT/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.868     2.033    ROT/CLK_i_IBUF_BUFG
    SLICE_X1Y68          FDPE                                         r  ROT/counter_reg[0]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y68          FDPE (Hold_fdpe_C_CE)       -0.039     1.491    ROT/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 CE_10_HZ/CLK_N_Hz_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROT/counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.886%)  route 0.131ns (48.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.515    CE_10_HZ/CLK_i_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  CE_10_HZ/CLK_N_Hz_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  CE_10_HZ/CLK_N_Hz_o_reg/Q
                         net (fo=16, routed)          0.131     1.787    ROT/E[0]
    SLICE_X1Y68          FDCE                                         r  ROT/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.868     2.033    ROT/CLK_i_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  ROT/counter_reg[10]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y68          FDCE (Hold_fdce_C_CE)       -0.039     1.491    ROT/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     CE_10_HZ/CLK_N_Hz_o_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70     CE_10_HZ/COUNTER_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     CE_10_HZ/COUNTER_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y72     CE_10_HZ/COUNTER_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     CE_10_HZ/COUNTER_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y72     CE_10_HZ/COUNTER_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     CE_10_HZ/COUNTER_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     CE_10_HZ/COUNTER_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     CE_10_HZ/COUNTER_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     CE_10_HZ/CLK_N_Hz_o_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     CE_10_HZ/COUNTER_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     CE_10_HZ/COUNTER_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     CE_10_HZ/COUNTER_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     CE_10_HZ/COUNTER_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     CE_10_HZ/COUNTER_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     CE_10_HZ/COUNTER_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     CE_10_HZ/COUNTER_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     CE_10_HZ/COUNTER_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     CE_10_HZ/COUNTER_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     CE_10_HZ/CLK_N_Hz_o_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     CE_10_HZ/COUNTER_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     CE_10_HZ/COUNTER_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     CE_10_HZ/COUNTER_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     CE_10_HZ/COUNTER_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     CE_10_HZ/COUNTER_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     CE_10_HZ/COUNTER_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     CE_10_HZ/COUNTER_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     CE_10_HZ/COUNTER_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     CE_10_HZ/COUNTER_reg[15]/C



