[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-21T19:12:34+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Plazik\"> /u/Plazik </a> <br/> <span><a href=\"https://docs.banana-pi.org/en/BPI-CM6/BananaPi_BPI-CM6\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jgovrt/banana_pi_bpicm6_cm4_size_board_with_spacemit_k1/\">[comments]</a></span>",
        "id": 2378499,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jgovrt/banana_pi_bpicm6_cm4_size_board_with_spacemit_k1",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Banana Pi BPI-CM6 - CM4 size board with SpacemiT K1 8 core RISC-V chip and 8GB LPDDR4",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-21T18:36:33+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jgo0r9/risc6_isa_with_opcode/\"> <img src=\"https://preview.redd.it/vrgmdz8i73qe1.png?width=320&amp;crop=smart&amp;auto=webp&amp;s=fecf61c77e80b0cebfeb8be4fe869c383750f8f3\" alt=\"RISC6 ISA with opcode\" title=\"RISC6 ISA with opcode\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Full-Engineering-418\"> /u/Full-Engineering-418 </a> <br/> <span><a href=\"https://i.redd.it/vrgmdz8i73qe1.png\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jgo0r9/risc6_isa_with_opcode/\">[comments]</a></span> </td></tr></table>",
        "id": 2378500,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jgo0r9/risc6_isa_with_opcode",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/vrgmdz8i73qe1.png?width=320&crop=smart&auto=webp&s=fecf61c77e80b0cebfeb8be4fe869c383750f8f3",
        "title": "RISC6 ISA with opcode",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-21T17:49:33+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Its more fun whe, your not alone, lets code verilog together !</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Full-Engineering-418\"> /u/Full-Engineering-418 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jgmwea/searching_partnership_to_design_rv_core/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jgmwea/searching_partnership_to_design_rv_core/\">[comments]</a></span>",
        "id": 2378036,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jgmwea/searching_partnership_to_design_rv_core",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Searching partnership to design rv core",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-21T17:12:03+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hello everyone. Finally i designed a RV32 core now i need to test its function. I made some testbenches but it quickly became too overwhelming since my brain couldnt process so many variables. </p> <p>Is there a good way to both benchmark and try instruction set. An automated way? </p> <p>Thank you!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Odd_Garbage_2857\"> /u/Odd_Garbage_2857 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jglz2d/testing_rv_core/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jglz2d/testing_rv_core/\">[comments]</a></span>",
        "id": 2377557,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jglz2d/testing_rv_core",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Testing RV Core",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-21T16:15:33+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jgkm31/core_1_board_a_free_computer_initiative_in_riscv/\"> <img src=\"https://preview.redd.it/6zh017fci2qe1.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=343b457b4fe09f92b7455ed85fad4c6abb8cee11\" alt=\"Core 1 Board, a free computer initiative in RISCV\" title=\"Core 1 Board, a free computer initiative in RISCV\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Full-Engineering-418\"> /u/Full-Engineering-418 </a> <br/> <span><a href=\"https://i.redd.it/6zh017fci2qe1.png\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jgkm31/core_1_board_a_free_computer_initiative_in_riscv/\">[comments]</a></span> </td></tr></table>",
        "id": 2376978,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jgkm31/core_1_board_a_free_computer_initiative_in_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/6zh017fci2qe1.png?width=640&crop=smart&auto=webp&s=343b457b4fe09f92b7455ed85fad4c6abb8cee11",
        "title": "Core 1 Board, a free computer initiative in RISCV",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-21T05:34:05+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><a href=\"https://wiki.qemu.org/ChangeLog/10.0\">https://wiki.qemu.org/ChangeLog/10.0</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/TJSnider1984\"> /u/TJSnider1984 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jg9q0p/fyi_qemu_v1000_is_in_rc0_and_supports_a/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jg9q0p/fyi_qemu_v1000_is_in_rc0_and_supports_a/\">[comments]</a></span>",
        "id": 2373137,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jg9q0p/fyi_qemu_v1000_is_in_rc0_and_supports_a",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "FYI QEMU v10.0.0 is in RC0 and supports a Tenstorrent Ascalon machine",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-21T03:01:22+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>If I have some compressed instructions that cause a 32-bit instruction to cross a cache line (or page?), would this be more detrimental to performance than inserting a 16-bit c.nop first (or perhaps trying to move a different compressed instruction there) and then the 32-bit instruction?</p> <p>Example (assume 64 byte icache)<br/> ```<br/> +60: c.add x1, x2<br/> +62: add x3, x4, x5</p> <p>```<br/> vs<br/> ```<br/> +60: c.add x1, x2<br/> +62: c.nop<br/> +64: add x3, x4, x5</p> <p>```<br/> Is the latter faster?</p> <p>Note: This question is for modern RISC-V implementations such as Spacemit-K1</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ProductAccurate9702\"> /u/ProductAccurate9702 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jg76i3/are_unaligned_32bit_instructions_detrimental_to/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jg76i3/are_unaligned_32bit_in",
        "id": 2372688,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jg76i3/are_unaligned_32bit_instructions_detrimental_to",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Are unaligned 32-bit instructions detrimental to performance?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-21T02:23:34+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Are there any benifits of becoming RISC V member </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/nithyaanveshi\"> /u/nithyaanveshi </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jg6gnl/risc_v/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jg6gnl/risc_v/\">[comments]</a></span>",
        "id": 2372477,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jg6gnl/risc_v",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC V",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-21T01:54:02+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jg5w4b/rvam16_promises_performant_arm_thumb_translation/\"> <img src=\"https://external-preview.redd.it/T4Ygdt0AOX4aeJH7zbiECVxB6gkFG9Qb2kbIG6QDQNk.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=9b852c474c618619984f22cb4e73ba09ea9eea56\" alt=\"RVAM16 Promises Performant Arm Thumb Translation on Low-Power RISC-V Microcontrollers\" title=\"RVAM16 Promises Performant Arm Thumb Translation on Low-Power RISC-V Microcontrollers\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"https://www.hackster.io/news/rvam16-promises-performant-arm-thumb-translation-on-low-power-risc-v-microcontrollers-0e7db81d9fdf\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jg5w4b/rvam16_promises_performant_arm_thumb_translation/\">[comments]</a></span> </td></tr></table>",
        "id": 2372476,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jg5w4b/rvam16_promises_performant_arm_thumb_translation",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/T4Ygdt0AOX4aeJH7zbiECVxB6gkFG9Qb2kbIG6QDQNk.jpg?width=320&crop=smart&auto=webp&s=9b852c474c618619984f22cb4e73ba09ea9eea56",
        "title": "RVAM16 Promises Performant Arm Thumb Translation on Low-Power RISC-V Microcontrollers",
        "vote": 0
    }
]