

================================================================
== Vivado HLS Report for 'forw_back'
================================================================
* Date:           Wed Oct 26 23:36:27 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_backward_fu_340  |backward  |    ?|    ?|    ?|    ?|   none  |
        |grp_forward_fu_386   |forward   |    ?|    ?|    ?|    ?|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.out.outmlp.gep  |   11|   11|         3|          1|          1|    10|    yes   |
        |- Loop 2                 |  230|  230|        23|          -|          -|    10|    no    |
        |- Loop 3                 |  400|  400|        40|          -|          -|    10|    no    |
        |- memcpy.out.result.gep  |   11|   11|         3|          1|          1|    10|    yes   |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    126|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |      220|    135|   21153|  30654|    0|
|Memory           |      199|      -|     384|   4075|    0|
|Multiplexer      |        -|      -|       -|   1748|    -|
|Register         |        -|      -|     868|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      419|    135|   22405|  36603|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       96|     37|      15|     51|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+------+-------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +---------------------------+----------------------+---------+-------+------+-------+-----+
    |grp_backward_fu_340        |backward              |      216|     60|  9459|  12889|    0|
    |forw_back_ctrl_s_axi_U     |forw_back_ctrl_s_axi  |        0|      0|   454|    744|    0|
    |forw_back_dadd_64OgC_U132  |forw_back_dadd_64OgC  |        0|      3|   445|    781|    0|
    |forw_back_data_m_axi_U     |forw_back_data_m_axi  |        2|      0|   512|    580|    0|
    |forw_back_ddiv_64PgM_U133  |forw_back_ddiv_64PgM  |        0|      0|  2248|   3242|    0|
    |forw_back_dexp_64QgW_U134  |forw_back_dexp_64QgW  |        0|     26|  1123|   2665|    0|
    |forw_back_fpext_3fYi_U131  |forw_back_fpext_3fYi  |        0|      0|   100|    139|    0|
    |forw_back_fptrunceOg_U130  |forw_back_fptrunceOg  |        0|      0|   128|     97|    0|
    |grp_forward_fu_386         |forward               |        2|     46|  6684|   9517|    0|
    +---------------------------+----------------------+---------+-------+------+-------+-----+
    |Total                      |                      |      220|    135| 21153|  30654|    0|
    +---------------------------+----------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+------+-----+--------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF |  LUT | URAM|  Words | Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+------+-----+--------+-----+------+-------------+
    |outmlp_0_U          |backward_out_grad     |        0|  64|     5|    0|      10|   32|     1|          320|
    |result_U            |backward_out_grad     |        0|  64|     5|    0|      10|   32|     1|          320|
    |conv_kernel1_U      |forw_back_conv_keBew  |        0|  64|     5|    0|       9|   32|     1|          288|
    |conv_kernel2_U      |forw_back_conv_keBew  |        0|  64|     5|    0|       9|   32|     1|          288|
    |conv_kernel3_U      |forw_back_conv_keBew  |        0|  64|     5|    0|       9|   32|     1|          288|
    |fc_hidden_layer1_U  |forw_back_fc_hiddGfk  |      186|   0|     0|    0|  103680|   32|     1|      3317760|
    |fc_hidden_layer2_U  |forw_back_fc_hiddHfu  |        0|  64|  4050|    0|    8100|   32|     1|       259200|
    |fc_hidden_layer3_U  |forw_back_fc_hiddIfE  |        1|   0|     0|    0|     450|   32|     1|        14400|
    |first_conv1_U       |forw_back_first_cEe0  |        2|   0|     0|    0|     784|   32|     1|        25088|
    |first_fc_0_U        |forw_back_first_fKfY  |        1|   0|     0|    0|     180|   32|     1|         5760|
    |first_relu_0_U      |forw_back_first_fKfY  |        1|   0|     0|    0|     180|   32|     1|         5760|
    |mnist_data_U        |forw_back_mnist_dAem  |        2|   0|     0|    0|     900|   32|     1|        28800|
    |second_fc_0_U       |forw_back_second_Mgi  |        1|   0|     0|    0|      45|   32|     1|         1440|
    |second_relu_0_U     |forw_back_second_Mgi  |        1|   0|     0|    0|      45|   32|     1|         1440|
    |sencond_conv1_U     |forw_back_sencondFfa  |        2|   0|     0|    0|     676|   32|     1|        21632|
    |flatten_conv_0_U    |forward_third_conv1   |        2|   0|     0|    0|     576|   32|     1|        18432|
    +--------------------+----------------------+---------+----+------+-----+--------+-----+------+-------------+
    |Total               |                      |      199| 384|  4075|    0|  115663|  512|    16|      3701216|
    +--------------------+----------------------+---------+----+------+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln356_fu_636_p2        |     +    |      0|  0|  12|           4|           1|
    |add_ln367_fu_619_p2        |     +    |      0|  0|  12|           4|           1|
    |i_fu_602_p2                |     +    |      0|  0|  12|           4|           1|
    |j_fu_585_p2                |     +    |      0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_io        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state70_io        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state75           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state78_io        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln354_fu_563_p2       |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln356_fu_630_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln361_fu_579_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln364_fu_596_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln367_fu_613_p2       |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 126|          77|          34|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  353|         80|    1|         80|
    |ap_enable_reg_pp0_iter1    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2    |    9|          2|    1|          2|
    |conv_kernel1_address0      |   15|          3|    4|         12|
    |conv_kernel1_ce0           |   15|          3|    1|          3|
    |conv_kernel1_d0            |   15|          3|   32|         96|
    |conv_kernel1_we0           |   15|          3|    1|          3|
    |conv_kernel2_address0      |   15|          3|    4|         12|
    |conv_kernel2_ce0           |   15|          3|    1|          3|
    |conv_kernel2_d0            |   15|          3|   32|         96|
    |conv_kernel2_we0           |   15|          3|    1|          3|
    |conv_kernel3_address0      |   15|          3|    4|         12|
    |conv_kernel3_ce0           |   15|          3|    1|          3|
    |conv_kernel3_d0            |   15|          3|   32|         96|
    |conv_kernel3_we0           |   15|          3|    1|          3|
    |data_ARADDR                |   15|          3|   32|         96|
    |data_ARBURST               |   15|          3|    2|          6|
    |data_ARCACHE               |   15|          3|    4|         12|
    |data_ARID                  |   15|          3|    1|          3|
    |data_ARLEN                 |   15|          3|   32|         96|
    |data_ARLOCK                |   15|          3|    2|          6|
    |data_ARPROT                |   15|          3|    3|          9|
    |data_ARQOS                 |   15|          3|    4|         12|
    |data_ARREGION              |   15|          3|    4|         12|
    |data_ARSIZE                |   15|          3|    3|          9|
    |data_ARUSER                |   15|          3|    1|          3|
    |data_ARVALID               |   15|          3|    1|          3|
    |data_AWADDR                |   21|          4|   32|        128|
    |data_AWBURST               |    9|          2|    2|          4|
    |data_AWCACHE               |    9|          2|    4|          8|
    |data_AWID                  |    9|          2|    1|          2|
    |data_AWLEN                 |   15|          3|   32|         96|
    |data_AWLOCK                |    9|          2|    2|          4|
    |data_AWPROT                |    9|          2|    3|          6|
    |data_AWQOS                 |    9|          2|    4|          8|
    |data_AWREGION              |    9|          2|    4|          8|
    |data_AWSIZE                |    9|          2|    3|          6|
    |data_AWUSER                |    9|          2|    1|          2|
    |data_AWVALID               |   15|          3|    1|          3|
    |data_BREADY                |   15|          3|    1|          3|
    |data_RREADY                |   15|          3|    1|          3|
    |data_WDATA                 |   21|          4|   32|        128|
    |data_WID                   |    9|          2|    1|          2|
    |data_WLAST                 |    9|          2|    1|          2|
    |data_WSTRB                 |   15|          3|    4|         12|
    |data_WUSER                 |    9|          2|    1|          2|
    |data_WVALID                |   15|          3|    1|          3|
    |data_blk_n_AW              |    9|          2|    1|          2|
    |data_blk_n_B               |    9|          2|    1|          2|
    |data_blk_n_W               |    9|          2|    1|          2|
    |fc_hidden_layer1_address0  |   15|          3|   17|         51|
    |fc_hidden_layer1_ce0       |   15|          3|    1|          3|
    |fc_hidden_layer1_d0        |   15|          3|   32|         96|
    |fc_hidden_layer1_we0       |   15|          3|    1|          3|
    |fc_hidden_layer2_address0  |   15|          3|   13|         39|
    |fc_hidden_layer2_address1  |   15|          3|   13|         39|
    |fc_hidden_layer2_ce0       |   15|          3|    1|          3|
    |fc_hidden_layer2_ce1       |   15|          3|    1|          3|
    |fc_hidden_layer2_d1        |   15|          3|   32|         96|
    |fc_hidden_layer2_we1       |   15|          3|    1|          3|
    |fc_hidden_layer3_address0  |   15|          3|    9|         27|
    |fc_hidden_layer3_ce0       |   15|          3|    1|          3|
    |fc_hidden_layer3_d0        |   15|          3|   32|         96|
    |fc_hidden_layer3_we0       |   15|          3|    1|          3|
    |first_conv1_address0       |   15|          3|   10|         30|
    |first_conv1_ce0            |   15|          3|    1|          3|
    |first_conv1_ce1            |    9|          2|    1|          2|
    |first_conv1_we0            |    9|          2|    1|          2|
    |first_fc_0_address0        |   15|          3|    8|         24|
    |first_fc_0_ce0             |   15|          3|    1|          3|
    |first_fc_0_we0             |    9|          2|    1|          2|
    |first_relu_0_address0      |   15|          3|    8|         24|
    |first_relu_0_ce0           |   15|          3|    1|          3|
    |first_relu_0_we0           |    9|          2|    1|          2|
    |flatten_conv_0_address0    |   15|          3|   10|         30|
    |flatten_conv_0_ce0         |   15|          3|    1|          3|
    |flatten_conv_0_we0         |    9|          2|    1|          2|
    |grp_fu_431_p0              |   15|          3|   64|        192|
    |grp_fu_435_p0              |   21|          4|   32|        128|
    |grp_fu_449_p1              |   15|          3|   64|        192|
    |i_0_reg_307                |    9|          2|    4|          8|
    |j_0_reg_296                |    9|          2|    4|          8|
    |mnist_data_address0        |   15|          3|   10|         30|
    |mnist_data_ce0             |   15|          3|    1|          3|
    |mnist_data_ce1             |    9|          2|    1|          2|
    |mnist_data_we0             |    9|          2|    1|          2|
    |outmlp_0_address0          |   27|          5|    4|         20|
    |outmlp_0_ce0               |   15|          3|    1|          3|
    |outmlp_0_we0               |    9|          2|    1|          2|
    |phi_ln356_reg_329          |    9|          2|    4|          8|
    |phi_ln367_reg_318          |    9|          2|    4|          8|
    |probability_0_reg_284      |    9|          2|   32|         64|
    |result_address0            |   21|          4|    4|         16|
    |result_ce0                 |   15|          3|    1|          3|
    |second_fc_0_address0       |   15|          3|    6|         18|
    |second_fc_0_ce0            |   15|          3|    1|          3|
    |second_fc_0_we0            |    9|          2|    1|          2|
    |second_relu_0_address0     |   15|          3|    6|         18|
    |second_relu_0_ce0          |   15|          3|    1|          3|
    |second_relu_0_we0          |    9|          2|    1|          2|
    |sencond_conv1_address0     |   15|          3|   10|         30|
    |sencond_conv1_ce0          |   15|          3|    1|          3|
    |sencond_conv1_ce1          |    9|          2|    1|          2|
    |sencond_conv1_we0          |    9|          2|    1|          2|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      | 1748|        365|  803|       2500|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  79|   0|   79|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |conv4_reg_686                     |  30|   0|   30|          0|
    |conv5_reg_692                     |  30|   0|   30|          0|
    |conv_reg_680                      |  30|   0|   30|          0|
    |data_addr_reg_707                 |  30|   0|   32|          2|
    |fc4_reg_668                       |  30|   0|   30|          0|
    |fc5_reg_674                       |  30|   0|   30|          0|
    |fc_reg_662                        |  30|   0|   30|          0|
    |grp_backward_fu_340_ap_start_reg  |   1|   0|    1|          0|
    |grp_forward_fu_386_ap_start_reg   |   1|   0|    1|          0|
    |i_0_reg_307                       |   4|   0|    4|          0|
    |i_reg_741                         |   4|   0|    4|          0|
    |icmp_ln354_reg_703                |   1|   0|    1|          0|
    |icmp_ln356_reg_785                |   1|   0|    1|          0|
    |icmp_ln356_reg_785_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln367_reg_766                |   1|   0|    1|          0|
    |icmp_ln367_reg_766_pp0_iter1_reg  |   1|   0|    1|          0|
    |in1_reg_698                       |  30|   0|   30|          0|
    |j_0_reg_296                       |   4|   0|    4|          0|
    |j_reg_717                         |   4|   0|    4|          0|
    |label_read_reg_647                |  32|   0|   32|          0|
    |lr1_reg_652                       |  30|   0|   30|          0|
    |out1_reg_657                      |  30|   0|   30|          0|
    |phi_ln356_reg_329                 |   4|   0|    4|          0|
    |phi_ln367_reg_318                 |   4|   0|    4|          0|
    |probability_0_reg_284             |  32|   0|   32|          0|
    |reg_454                           |  32|   0|   32|          0|
    |reg_460                           |  64|   0|   64|          0|
    |reg_467                           |  64|   0|   64|          0|
    |result_load_reg_780               |  32|   0|   32|          0|
    |tmp_4_reg_727                     |  64|   0|   64|          0|
    |tmp_6_reg_756                     |  64|   0|   64|          0|
    |tmp_8_reg_761                     |  64|   0|   64|          0|
    |zext_ln365_reg_746                |   4|   0|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 868|   0|  930|         62|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID   |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_AWREADY   | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_AWADDR    |  in |    7|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WVALID    |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WREADY    | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WDATA     |  in |   32|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WSTRB     |  in |    4|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARVALID   |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARREADY   | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARADDR    |  in |    7|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RVALID    | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RREADY    |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RDATA     | out |   32|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RRESP     | out |    2|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BVALID    | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BREADY    |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BRESP     | out |    2|    s_axi   |     ctrl     |    scalar    |
|ap_clk               |  in |    1| ap_ctrl_hs |   forw_back  | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |   forw_back  | return value |
|interrupt            | out |    1| ap_ctrl_hs |   forw_back  | return value |
|m_axi_data_AWVALID   | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWREADY   |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWADDR    | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_AWID      | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWLEN     | out |    8|    m_axi   |     data     |    pointer   |
|m_axi_data_AWSIZE    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_AWBURST   | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_AWLOCK    | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_AWCACHE   | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWPROT    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_AWQOS     | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWREGION  | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWUSER    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WVALID    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WREADY    |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WDATA     | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_WSTRB     | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_WLAST     | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WID       | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WUSER     | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARVALID   | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARREADY   |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARADDR    | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_ARID      | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARLEN     | out |    8|    m_axi   |     data     |    pointer   |
|m_axi_data_ARSIZE    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_ARBURST   | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_ARLOCK    | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_ARCACHE   | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARPROT    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_ARQOS     | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARREGION  | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARUSER    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RVALID    |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RREADY    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RDATA     |  in |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_RLAST     |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RID       |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RUSER     |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RRESP     |  in |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_BVALID    |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BREADY    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BRESP     |  in |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_BID       |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BUSER     |  in |    1|    m_axi   |     data     |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

