win.v,verilog,xil_defaultlib,../../../../VGA.srcs/sources_1/ip/win_1/sim/win.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
