# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 79
attribute \blackbox 1
attribute \src "dut.sv:217.1-223.10"
attribute \cells_not_processed 1
module \MUXF8
  attribute \src "dut.sv:217.20-217.22"
  wire input 1 \I0
  attribute \src "dut.sv:217.24-217.26"
  wire input 2 \I1
  attribute \src "dut.sv:217.38-217.39"
  wire output 4 \O
  attribute \src "dut.sv:217.28-217.29"
  wire input 3 \S
end
attribute \src "dut.sv:28.1-33.10"
attribute \top 1
module \abc9_test007
  attribute \src "dut.sv:28.27-28.28"
  wire input 1 \a
  attribute \src "dut.sv:29.6-29.7"
  wire \b
  attribute \src "dut.sv:29.9-29.10"
  wire \c
  attribute \src "dut.sv:28.37-28.38"
  wire output 2 \o
  cell $not $not$dut.sv:30$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \Y \b
  end
  cell \abc9_test007_sub \s
    connect \a \b
    connect \b \o
  end
  connect \c \b
end
attribute \src "dut.sv:35.1-37.10"
module \abc9_test007_sub
  attribute \src "dut.sv:35.31-35.32"
  wire input 1 \a
  attribute \src "dut.sv:35.41-35.42"
  wire output 2 \b
  connect \b \a
end
attribute \blackbox 1
attribute \src "dut.sv:206.1-214.10"
attribute \cells_not_processed 1
module \arbiter
  attribute \src "dut.sv:206.36-206.47"
  wire width 4 input 4 \acknowledge
  attribute \src "dut.sv:206.17-206.20"
  wire input 1 \clk
  attribute \src "dut.sv:206.49-206.54"
  wire width 4 output 5 \grant
  attribute \src "dut.sv:206.69-206.82"
  wire width 2 output 7 \grant_encoded
  attribute \src "dut.sv:206.56-206.67"
  wire output 6 \grant_valid
  attribute \src "dut.sv:206.27-206.34"
  wire width 4 input 3 \request
  attribute \src "dut.sv:206.22-206.25"
  wire input 2 \rst
end
