// Seed: 2089101048
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_10(
      .id_0()
  );
endmodule
module module_1 (
    output tri   id_0,
    input  wire  id_1,
    input  wire  id_2,
    output tri0  id_3,
    output wand  id_4,
    output tri   id_5,
    input  tri0  id_6,
    input  tri   id_7,
    input  uwire id_8
);
  wire id_10;
  always #1;
  wire id_11;
  tri1 id_12, id_13 = id_7 || !1;
  assign id_5 = id_6;
  module_0(
      id_11, id_11, id_13, id_12, id_11, id_12, id_10, id_12, id_10
  );
  supply1 id_14, id_15, id_16;
  wire id_17;
  tri1 id_18 = 1;
  id_19 :
  assert property (@(posedge id_2 or 1) id_16)
  else id_12 = 1'h0;
  wire id_20;
  wire id_21;
endmodule
