

================================================================
== Vitis HLS Report for 'compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3'
================================================================
* Date:           Sat Dec 11 19:29:52 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.754 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_111_3  |        ?|        ?|        16|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 19 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 20 'alloca' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mul_ln113_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln113"   --->   Operation 23 'read' 'mul_ln113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mul_ln116_1_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %mul_ln116_1"   --->   Operation 24 'read' 'mul_ln116_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 25 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i28 0, i28 %sum_V"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %n2"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%n2_2 = load i32 %n2" [GAT_compute.cpp:116]   --->   Operation 29 'load' 'n2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln111 = icmp_eq  i32 %n2_2, i32 %num_of_nodes_read" [GAT_compute.cpp:111]   --->   Operation 30 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.88ns)   --->   "%add_ln111 = add i32 %n2_2, i32 1" [GAT_compute.cpp:111]   --->   Operation 31 'add' 'add_ln111' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %.split, void %._crit_edge.exitStub" [GAT_compute.cpp:111]   --->   Operation 32 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i32 %n2_2" [GAT_compute.cpp:116]   --->   Operation 33 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln116_1 = trunc i32 %n2_2" [GAT_compute.cpp:116]   --->   Operation 34 'trunc' 'trunc_ln116_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%add_ln116 = add i18 %mul_ln116_1_read, i18 %trunc_ln116_1" [GAT_compute.cpp:116]   --->   Operation 35 'add' 'add_ln116' <Predicate = (!icmp_ln111)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.78ns)   --->   "%add_ln113 = add i16 %mul_ln113_read, i16 %trunc_ln116" [GAT_compute.cpp:113]   --->   Operation 36 'add' 'add_ln113' <Predicate = (!icmp_ln111)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i16 %add_ln113" [GAT_compute.cpp:113]   --->   Operation 37 'zext' 'zext_ln113' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%connectivity_mask_final_addr = getelementptr i32 %connectivity_mask_final, i64 0, i64 %zext_ln113" [GAT_compute.cpp:113]   --->   Operation 38 'getelementptr' 'connectivity_mask_final_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.24ns)   --->   "%connectivity_mask_final_load = load i16 %connectivity_mask_final_addr" [GAT_compute.cpp:113]   --->   Operation 39 'load' 'connectivity_mask_final_load' <Predicate = (!icmp_ln111)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln111 = store i32 %add_ln111, i32 %n2" [GAT_compute.cpp:111]   --->   Operation 40 'store' 'store_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln111)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i18 %add_ln116" [GAT_compute.cpp:116]   --->   Operation 42 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%all_scores_V_addr = getelementptr i28 %all_scores_V, i64 0, i64 %zext_ln116" [GAT_compute.cpp:116]   --->   Operation 43 'getelementptr' 'all_scores_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln110 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [GAT_compute.cpp:110]   --->   Operation 44 'specpipeline' 'specpipeline_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [GAT_compute.cpp:110]   --->   Operation 45 'specloopname' 'specloopname_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (1.24ns)   --->   "%connectivity_mask_final_load = load i16 %connectivity_mask_final_addr" [GAT_compute.cpp:113]   --->   Operation 46 'load' 'connectivity_mask_final_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_2 : Operation 47 [1/1] (0.85ns)   --->   "%icmp_ln113 = icmp_eq  i32 %connectivity_mask_final_load, i32 2147483648" [GAT_compute.cpp:113]   --->   Operation 47 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit20" [GAT_compute.cpp:113]   --->   Operation 48 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.24ns)   --->   "%x_V = load i18 %all_scores_V_addr" [GAT_compute.cpp:116]   --->   Operation 49 'load' 'x_V' <Predicate = (!icmp_ln113)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 160000> <RAM>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 50 [1/2] (1.24ns)   --->   "%x_V = load i18 %all_scores_V_addr" [GAT_compute.cpp:116]   --->   Operation 50 'load' 'x_V' <Predicate = (!icmp_ln113)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 160000> <RAM>
ST_3 : Operation 51 [13/13] (0.87ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 51 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (1.24ns)   --->   "%store_ln114 = store i28 0, i18 %all_scores_V_addr" [GAT_compute.cpp:114]   --->   Operation 52 'store' 'store_ln114' <Predicate = (icmp_ln113)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 160000> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln115 = br void" [GAT_compute.cpp:115]   --->   Operation 53 'br' 'br_ln115' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.75>
ST_4 : Operation 54 [12/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 54 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.75>
ST_5 : Operation 55 [11/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 55 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.75>
ST_6 : Operation 56 [10/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 56 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 57 [9/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 57 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.75>
ST_8 : Operation 58 [8/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 58 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.75>
ST_9 : Operation 59 [7/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 59 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.75>
ST_10 : Operation 60 [6/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 60 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.75>
ST_11 : Operation 61 [5/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 61 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.75>
ST_12 : Operation 62 [4/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 62 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.75>
ST_13 : Operation 63 [3/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 63 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.75>
ST_14 : Operation 64 [2/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 64 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 65 [1/13] (2.15ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 65 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%sum_V_load_2 = load i28 %sum_V"   --->   Operation 70 'load' 'sum_V_load_2' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i28P0A, i28 %sum_V_out, i28 %sum_V_load_2"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.24>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%sum_V_load = load i28 %sum_V"   --->   Operation 66 'load' 'sum_V_load' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_16 : Operation 67 [1/1] (0.85ns)   --->   "%sum_V_2 = add i28 %op2_V, i28 %sum_V_load"   --->   Operation 67 'add' 'sum_V_2' <Predicate = (!icmp_ln113)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln712 = store i28 %sum_V_2, i28 %sum_V"   --->   Operation 68 'store' 'store_ln712' <Predicate = (!icmp_ln113)> <Delay = 0.38>
ST_16 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.03ns
The critical path consists of the following:
	'alloca' operation ('n2') [12]  (0 ns)
	'load' operation ('n2', GAT_compute.cpp:116) on local variable 'n2' [23]  (0 ns)
	'add' operation ('add_ln113', GAT_compute.cpp:113) [33]  (0.785 ns)
	'getelementptr' operation ('connectivity_mask_final_addr', GAT_compute.cpp:113) [35]  (0 ns)
	'load' operation ('connectivity_mask_final_load', GAT_compute.cpp:113) on array 'connectivity_mask_final' [38]  (1.25 ns)

 <State 2>: 2.11ns
The critical path consists of the following:
	'load' operation ('connectivity_mask_final_load', GAT_compute.cpp:113) on array 'connectivity_mask_final' [38]  (1.25 ns)
	'icmp' operation ('icmp_ln113', GAT_compute.cpp:113) [39]  (0.859 ns)

 <State 3>: 2.13ns
The critical path consists of the following:
	'load' operation ('x.V', GAT_compute.cpp:116) on array 'all_scores_V' [43]  (1.25 ns)
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [44]  (0.878 ns)

 <State 4>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [44]  (2.75 ns)

 <State 5>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [44]  (2.75 ns)

 <State 6>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [44]  (2.75 ns)

 <State 7>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [44]  (2.75 ns)

 <State 8>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [44]  (2.75 ns)

 <State 9>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [44]  (2.75 ns)

 <State 10>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [44]  (2.75 ns)

 <State 11>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [44]  (2.75 ns)

 <State 12>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [44]  (2.75 ns)

 <State 13>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [44]  (2.75 ns)

 <State 14>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [44]  (2.75 ns)

 <State 15>: 2.16ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [44]  (2.16 ns)

 <State 16>: 1.24ns
The critical path consists of the following:
	'load' operation ('sum_V_load') on local variable 'sum.V' [42]  (0 ns)
	'add' operation ('sum.V') [45]  (0.856 ns)
	'store' operation ('store_ln712') of variable 'sum.V' on local variable 'sum.V' [46]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
