cocci_test_suite() {
	u8 cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 973 */[sizeof(struct MXL_HYDRA_SKU_COMMAND_T) + 6];
	struct MXL_HYDRA_SKU_COMMAND_T cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 971 */;
	struct MBIN_FILE_HEADER_T cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 957 */;
	struct MBIN_FILE_HEADER_T *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 947 */;
	u8 *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 945 */;
	struct MBIN_SEGMENT_T *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 895 */;
	struct MBIN_FILE_T *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 894 */;
	void *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 872 */;
	u8 cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 862 */[MXL_HYDRA_OEM_MAX_BLOCK_WRITE_LENGTH - (MXL_HYDRA_I2C_HDR_SIZE + MXL_HYDRA_REG_SIZE_IN_BYTES)];
	const u8 cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 830 */[];
	u32 cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 817 */;
	void cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 817 */;
	struct mxl_base *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 807 */;
	struct mxl {
		struct list_head mxl;
		struct mxl_base *base;
		struct dvb_frontend fe;
		struct device *i2cdev;
		u32 demod;
		u32 tuner;
		u32 tuner_in_use;
		u8 xbar[3];
		unsigned long tune_time;
	} cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 80 */;
	const struct dvb_frontend_ops cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 784 */;
	enum MXL_HYDRA_ROLLOFF_E cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 755 */;
	enum MXL_HYDRA_MODULATION_E cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 744 */;
	enum MXL_HYDRA_PILOTS_E cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 731 */;
	u32 cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 693 */[MXL_DEMOD_CHAN_PARAMS_BUFF_SIZE];
	struct dtv_frontend_properties *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 690 */;
	enum fe_code_rate cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 678 */[11];
	enum fe_code_rate cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 676 */;
	enum MXL_HYDRA_FEC_E cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 676 */;
	unsigned int *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 660 */;
	unsigned int cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 659 */;
	bool cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 658 */;
	enum fe_status *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 620 */;
	s16 cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 615 */;
	u32 cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 547 */[8];
	int cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 500 */(struct mxl *state,
								   u32 tuner,
								   u32 enable);
	struct mxl_base {
		struct list_head mxllist;
		struct list_head mxls;
		u8 adr;
		struct i2c_adapter *i2c;
		u32 count;
		u32 type;
		u32 sku_type;
		u32 chipversion;
		u32 clock;
		u32 fwversion;
		u8 *ts_map;
		u8 can_clkout;
		u8 chan_bond;
		u8 demod_num;
		u8 tuner_num;
		unsigned long next_tune;
		struct mutex i2c_lock;
		struct mutex status_lock;
		struct mutex tune_lock;
		u8 buf[MXL_HYDRA_OEM_MAX_CMD_BUFF_LEN];
		u32 cmd_size;
		u8 cmd_data[MAX_CMD_DATA];
	} cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 48 */;
	struct MXL_HYDRA_DEMOD_PARAM_T cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 440 */;
	struct dvb_diseqc_master_cmd *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 429 */;
	u8 cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 419 */[MXL_HYDRA_OEM_MAX_CMD_BUFF_LEN];
	u8 cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 418 */;
	struct MXL_HYDRA_DEMOD_ABORT_TUNE_T cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 417 */;
	struct mxl *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 415 */;
	int cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 415 */;
	u8 cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 397 */[26];
	enum dvbfe_algo cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 378 */;
	struct dvb_frontend *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 378 */;
	u32 *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 298 */;
	u8 cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 253 */[MXL_HYDRA_REG_SIZE_IN_BYTES + MXL_HYDRA_I2C_HDR_SIZE];
	u8 cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 214 */[MXL_HYDRA_REG_WRITE_LEN];
	struct mxl_base cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 1860 */;
	struct mxl cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 1844 */;
	int **cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 1839 */(struct dvb_frontend *,
								      int);
	struct MXL_HYDRA_MPEGOUT_PARAM_T cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 1714 */;
	u8 cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 1688 */[MXL_HYDRA_DEMOD_MAX];
	struct mxl5xx_cfg *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 1593 */;
	struct i2c_msg cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 142 */;
	struct MXL_REG_FIELD_T cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 1394 */[MXL_HYDRA_DEMOD_MAX];
	struct i2c_adapter *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 139 */;
	struct MXL_HYDRA_MPEGOUT_PARAM_T *cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 1388 */;
	enum MXL_HYDRA_DEMOD_ID_E cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 1387 */;
	struct MXL_HYDRA_TUNER_CMD cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 1359 */;
	enum MXL_HYDRA_TS_DRIVE_STRENGTH_E cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 1325 */;
	enum MXL_BOOL_E cocci_id/* drivers/media/dvb-frontends/mxl5xx.c 1059 */;
}
