Running: /home/robert/XilinxISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/DC_tb_isim_beh.exe -prj /home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/DC_tb_beh.prj work.DC_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/PipelineRegisters.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/DC_CTL.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/DC_Toplevel.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/DC_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95016 KB
Fuse CPU Usage: 1370 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture combinational of entity DC_CTL [dc_ctl_default]
Compiling architecture behavioral of entity PipelineRegisters [\PipelineRegisters(4)\]
Compiling architecture structural of entity DC_Toplevel [dc_toplevel_default]
Compiling architecture behavior of entity dc_tb
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable /home/robert/UMD_RISC-16G5/DataTest/DataContentionTest/DC_tb_isim_beh.exe
Fuse Memory Usage: 660700 KB
Fuse CPU Usage: 1400 ms
GCC CPU Usage: 390 ms
