verilog work "/home/jmhen/mojo/16_bit_alu/work/planAhead/16_bit_alu/16_bit_alu.srcs/sources_1/imports/verilog/shifter16_9.v"
verilog work "/home/jmhen/mojo/16_bit_alu/work/planAhead/16_bit_alu/16_bit_alu.srcs/sources_1/imports/verilog/seven_seg_6.v"
verilog work "/home/jmhen/mojo/16_bit_alu/work/planAhead/16_bit_alu/16_bit_alu.srcs/sources_1/imports/verilog/decoder_7.v"
verilog work "/home/jmhen/mojo/16_bit_alu/work/planAhead/16_bit_alu/16_bit_alu.srcs/sources_1/imports/verilog/counter_5.v"
verilog work "/home/jmhen/mojo/16_bit_alu/work/planAhead/16_bit_alu/16_bit_alu.srcs/sources_1/imports/verilog/compare16_11.v"
verilog work "/home/jmhen/mojo/16_bit_alu/work/planAhead/16_bit_alu/16_bit_alu.srcs/sources_1/imports/verilog/boolean16_10.v"
verilog work "/home/jmhen/mojo/16_bit_alu/work/planAhead/16_bit_alu/16_bit_alu.srcs/sources_1/imports/verilog/adder16_8.v"
verilog work "/home/jmhen/mojo/16_bit_alu/work/planAhead/16_bit_alu/16_bit_alu.srcs/sources_1/imports/verilog/sequential display_4.v"
verilog work "/home/jmhen/mojo/16_bit_alu/work/planAhead/16_bit_alu/16_bit_alu.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "/home/jmhen/mojo/16_bit_alu/work/planAhead/16_bit_alu/16_bit_alu.srcs/sources_1/imports/verilog/multi_seven_seg_2.v"
verilog work "/home/jmhen/mojo/16_bit_alu/work/planAhead/16_bit_alu/16_bit_alu.srcs/sources_1/imports/verilog/alu_3.v"
verilog work "/home/jmhen/mojo/16_bit_alu/work/planAhead/16_bit_alu/16_bit_alu.srcs/sources_1/imports/verilog/mojo_top_0.v"
