0.6
2017.3
Oct  4 2017
20:11:37
E:/Learning/CA/EXP2_vivado/EXP2_vivado.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sim_1/new/SCPU_test.v,1508557753,verilog,,,,SCPU_test,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/ip/RAM_B/sim/RAM_B.v,1509792062,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/ip/ROM_D/sim/ROM_D.v,,RAM_B,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/ip/ROM_D/sim/ROM_D.v,1509010349,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/ALU.v,,ROM_D,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/ALU.v,1508514563,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/Ext_32.v,,ALU,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/Control_Stall.v,1509011221,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/Data_Stall.v,,Control_Stall,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/Data_Stall.v,1509012613,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sim_1/new/SCPU_test.v,,Data_Stall,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/EXE_Stage.v,1508959545,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/MEM_Stage.v,,EXE_Stage,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/Ext_32.v,1508951391,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/MUX2T1_32.v,,Ext_32,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/ID_Stage.v,1509012372,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/EXE_Stage.v,,ID_Stage,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/IF_Stage.v,1508991478,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/ID_Stage.v,,IF_Stage,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/MEM_Stage.v,1509011669,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/WB_Stage.v,,MEM_Stage,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/MUX2T1_32.v,1508514603,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/MUX4T1_32.v,,MUX2T1_32,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/MUX2T1_5.v,1508514685,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/MUX4T1_32.v,,MUX2T1_5,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/MUX4T1_32.v,1508514712,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/MUX8T1_32.v,,MUX4T1_32,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/MUX8T1_32.v,1508514785,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/Regs.v,,MUX8T1_32,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/Main.v,1509810887,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/Reg32.v,,Main,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/Reg32.v,1508514588,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/IF_Stage.v,,REG32,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/Regs.v,1508956363,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/SAnti_jitter.v,,Regs,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/SAnti_jitter.v,1508517290,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/SCPU.v,,SAnti_jitter,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/SCPU.v,1509810838,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/SEnter_2_32.v,,SCPU,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/SEnter_2_32.v,1508518533,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/clk_div.v,,SEnter_2_32,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/WB_Stage.v,1508965386,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/Control_Stall.v,,WB_Stage,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/add_32.v,1508514733,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/clk_div.v,,add_32,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/clk_div.v,1508514742,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/vga.v,,clk_div,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/vga.v,1508514342,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/vga_debug.v,,vga,,,,,,,,
E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/vga_debug.v,1508517340,verilog,,E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sources_1/new/Main.v,,vga_debug,,,,,,,,
