INFO-FLOW: Workspace /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1 opened at Fri Jun 25 16:21:05 CDT 2021
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcvu9p-flgb2104-2-i 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.99 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcvu9p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu9p-flgb2104-2-i 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.17 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 0.5 
Execute       config_clock -quiet -name default -uncertainty 0.5 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     config_interface -trim_dangling_port 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/algo_b_test.cpp 
Execute       is_xip /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/algo_b_test.cpp 
Execute       is_encrypted /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/firmware/myproject.cpp 
Execute       is_xip /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/firmware/myproject.cpp 
Execute       is_encrypted /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/firmware/algo_b.cpp 
Execute       is_xip /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/firmware/algo_b.cpp 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.51 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.22 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.51 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.06 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:67:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1d_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config4>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:75:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config4>' requested here
 nnet::conv_1d_cl<layer3_t, layer4_t, config4>(layer3_out, layer4_out, w4, b4);
 ^
2 warnings generated.
Command         clang done; 2.31 sec.
INFO-FLOW: Done: GCC PP time: 4.9 seconds per iteration
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.98 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.97 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 0.84 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.82 sec.
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.9 sec.
Command         tidy_31 done; 2.82 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.34 sec.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.11 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/algo_b.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/algo_b.cpp as C++
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         is_encrypted firmware/algo_b.cpp 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/algo_b.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/algo_b.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp
Command         clang done; 1.48 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.54 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp"  -o "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/useless.bc
Command         clang done; 1.65 sec.
INFO-FLOW: Done: GCC PP time: 3.7 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp std=c++0x -directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.47 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp std=c++0x -directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.47 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/xilinx-dataflow-lawyer.algo_b.pp.0.cpp.diag.yml /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/xilinx-dataflow-lawyer.algo_b.pp.0.cpp.out.log 2> /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/xilinx-dataflow-lawyer.algo_b.pp.0.cpp.err.log 
Command         ap_eval done; 0.48 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/tidy-3.1.algo_b.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/tidy-3.1.algo_b.pp.0.cpp.out.log 2> /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/tidy-3.1.algo_b.pp.0.cpp.err.log 
Command           ap_eval done; 1 sec.
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/xilinx-legacy-rewriter.algo_b.pp.0.cpp.out.log 2> /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/xilinx-legacy-rewriter.algo_b.pp.0.cpp.err.log 
Command           ap_eval done; 0.49 sec.
Command         tidy_31 done; 1.51 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.92 sec.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.bc
Command         clang done; 1.96 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.g.bc /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.g.bc -hls-opt -except-internalize algo_b -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.25 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 920.668 ; gain = 132.129 ; free physical = 35527 ; free virtual = 62185
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 920.668 ; gain = 132.129 ; free physical = 35527 ; free virtual = 62185
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.pp.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.25 sec.
Execute           llvm-ld /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.78 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top algo_b -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.g.0.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'myproject' (firmware/myproject.cpp:83).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:91).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'myproject' (firmware/myproject.cpp:99).
Command           transform done; 1.75 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 989.938 ; gain = 201.398 ; free physical = 35394 ; free virtual = 62069
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.g.1.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'myproject' (firmware/myproject.cpp:75) automatically.
Command           transform done; 1.64 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.g.2.prechk.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1055.816 ; gain = 267.277 ; free physical = 35326 ; free virtual = 62009
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.g.1.bc to /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.o.1.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:34:50).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:63).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'make_inputs<10u>' (firmware/algo_b.cpp:10:25).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/algo_b.cpp:12) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:70) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ConvFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:71) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ConvChan' (firmware/nnet_utils/nnet_conv1d_latency.h:72) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv1d_latency.h:92) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv1d_latency.h:93) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'AccumOut' (firmware/nnet_utils/nnet_conv1d_latency.h:100) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'AccumFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:101) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'AccumChan' (firmware/nnet_utils/nnet_conv1d_latency.h:103) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (firmware/nnet_utils/nnet_conv1d_latency.h:114) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv1d_latency.h:115) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' completely with a factor of 200.
INFO: [HLS 200-489] Unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:70) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ConvFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:71) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ConvMult' (firmware/nnet_utils/nnet_conv1d_latency.h:73) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv1d_latency.h:92) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv1d_latency.h:93) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'AccumOut' (firmware/nnet_utils/nnet_conv1d_latency.h:100) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'AccumFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:101) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'AccumDot' (firmware/nnet_utils/nnet_conv1d_latency.h:104) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (firmware/nnet_utils/nnet_conv1d_latency.h:114) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv1d_latency.h:115) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/algo_b.cpp:12) in function 'make_inputs<10u>' completely with a factor of 10.
INFO: [XFORM 203-131] Reshaping array 'b_tag_input.V' (firmware/algo_b.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_tag_output.V' (firmware/algo_b.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/myproject.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V' (firmware/myproject.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/myproject.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V' (firmware/myproject.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V' (firmware/myproject.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V' (firmware/myproject.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_conv1d_latency.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_conv1d_latency.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (firmware/algo_b.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output.V' (firmware/algo_b.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_conv1d_latency.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_conv1d_latency.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_conv1d_latency.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_conv1d_latency.h:53) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'myproject' (firmware/myproject.cpp:75) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>'(firmware/nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:99) by setting 'weights.V' to 'w10.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>.0'(firmware/nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:99) by setting 'biases.V' to 'b10.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:91) by setting 'weights.V' to 'w8.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:91) by setting 'biases[0].V' to 'b8.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:91) by setting 'biases[1].V' to 'b8.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:91) by setting 'biases[2].V' to 'b8.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:91) by setting 'biases[3].V' to 'b8.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:91) by setting 'biases[4].V' to 'b8.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:91) by setting 'biases[5].V' to 'b8.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:91) by setting 'biases[6].V' to 'b8.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:91) by setting 'biases[7].V' to 'b8.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:91) by setting 'biases[8].V' to 'b8.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:91) by setting 'biases[9].V' to 'b8.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'weights.V' to 'w6.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[0].V' to 'b6.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[1].V' to 'b6.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[2].V' to 'b6.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[3].V' to 'b6.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[4].V' to 'b6.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[5].V' to 'b6.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[6].V' to 'b6.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[7].V' to 'b6.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[8].V' to 'b6.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[9].V' to 'b6.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[10].V' to 'b6.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[11].V' to 'b6.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[12].V' to 'b6.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[13].V' to 'b6.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[14].V' to 'b6.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[15].V' to 'b6.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[16].V' to 'b6.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[17].V' to 'b6.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[18].V' to 'b6.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:83) by setting 'biases[19].V' to 'b6.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0' at call site (firmware/nnet_utils/nnet_conv1d.h:62->firmware/myproject.cpp:75) by setting 'weights.V' to 'w4.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0' at call site (firmware/nnet_utils/nnet_conv1d.h:62->firmware/myproject.cpp:75) by setting 'biases[0].V' to 'b4.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0' at call site (firmware/nnet_utils/nnet_conv1d.h:62->firmware/myproject.cpp:75) by setting 'biases[1].V' to 'b4.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv1d.h:62->firmware/myproject.cpp:75) by setting 'biases[2].V' to 'b4.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv1d.h:62->firmware/myproject.cpp:75) by setting 'biases[3].V' to 'b4.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv1d.h:62->firmware/myproject.cpp:75) by setting 'biases[4].V' to 'b4.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' by setting 'biases[4].V' to 'b2.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0' by setting 'biases[5].V' to 'b2.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0' by setting 'biases[6].V' to 'b2.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0' by setting 'biases[7].V' to 'b2.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0' by setting 'biases[8].V' to 'b2.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[9].V' to 'b2.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[10].V' to 'b2.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[11].V' to 'b2.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[12].V' to 'b2.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[13].V' to 'b2.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[14].V' to 'b2.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[15].V' to 'b2.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[16].V' to 'b2.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[17].V' to 'b2.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[18].V' to 'b2.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[19].V' to 'b2.V.19'.
Command           transform done; 282.13 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.o.1.tmp.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:140:21) to (firmware/nnet_utils/nnet_activation.h:172:1) in function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/algo_b.cpp:54:1) in function 'algo_b'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:45:9)...199 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:45:9)...998 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:45:1)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0.0.0' (firmware/nnet_utils/nnet_conv1d_latency.h:62:44)...1000 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_conv1d_latency.h:62:44)...2570 expression(s) balanced.
Command           transform done; 64.47 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:21 ; elapsed = 00:06:26 . Memory (MB): peak = 8348.992 ; gain = 7560.453 ; free physical = 32400 ; free virtual = 59426
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.o.2.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config11>' to 'sigmoid<ap_fixed,ap_fixed,sigmoid_config11>' (firmware/nnet_utils/nnet_activation.h:155:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' to 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9>' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' to 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' to 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' to 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>' (firmware/nnet_utils/nnet_activation.h:71:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:45:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:45:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>.0.0' to 'dense_latency<ap_fixed,ap_fixed,config10>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:45:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0.0.0' to 'conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0' (firmware/nnet_utils/nnet_conv1d_latency.h:62:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_conv1d_latency.h:62:44)
Command           transform done; 114.01 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:15 ; elapsed = 00:08:21 . Memory (MB): peak = 8348.992 ; gain = 7560.453 ; free physical = 32029 ; free virtual = 59060
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 466.19 sec.
Command       elaborate done; 492.79 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'algo_b' ...
Execute         ap_set_top_model algo_b 
WARNING: [SYN 201-103] Legalizing function name 'make_inputs<10u>' to 'make_inputs_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>' to 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0' to 'conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>' to 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7>' to 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9>' to 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config10>.0.0' to 'dense_latency_ap_fixed_ap_fixed_config10_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed,ap_fixed,sigmoid_config11>' to 'sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s'.
Execute         get_model_list algo_b -filter all-wo-channel -topdown 
Execute         preproc_iomode -model algo_b 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model sigmoid<ap_fixed,ap_fixed,sigmoid_config11> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed,config10>.0.0 
Execute         preproc_iomode -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> 
Execute         preproc_iomode -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute         preproc_iomode -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> 
Execute         preproc_iomode -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         preproc_iomode -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute         preproc_iomode -model conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 
Execute         preproc_iomode -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute         preproc_iomode -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         preproc_iomode -model make_inputs<10u> 
Execute         get_model_list algo_b -filter all-wo-channel 
INFO-FLOW: Model list for configure: make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b
INFO-FLOW: Configuring Module : make_inputs<10u> ...
Execute         set_default_model make_inputs<10u> 
Execute         apply_spec_resource_limit make_inputs<10u> 
INFO-FLOW: Configuring Module : conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         apply_spec_resource_limit conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
INFO-FLOW: Configuring Module : conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 ...
Execute         set_default_model conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 
Execute         apply_spec_resource_limit conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
INFO-FLOW: Configuring Module : dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> 
INFO-FLOW: Configuring Module : dense_latency.0.0.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed,config10>.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config10>.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed,config10>.0.0 
INFO-FLOW: Configuring Module : sigmoid<ap_fixed,ap_fixed,sigmoid_config11> ...
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config11> 
Execute         apply_spec_resource_limit sigmoid<ap_fixed,ap_fixed,sigmoid_config11> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : algo_b ...
Execute         set_default_model algo_b 
Execute         apply_spec_resource_limit algo_b 
INFO-FLOW: Model list for preprocess: make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b
INFO-FLOW: Preprocessing Module: make_inputs<10u> ...
Execute         set_default_model make_inputs<10u> 
Execute         cdfg_preprocess -model make_inputs<10u> 
Execute         rtl_gen_preprocess make_inputs<10u> 
INFO-FLOW: Preprocessing Module: conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         cdfg_preprocess -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
INFO-FLOW: Preprocessing Module: conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 ...
Execute         set_default_model conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 
Execute         cdfg_preprocess -model conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 
Execute         rtl_gen_preprocess conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed,config10>.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config10>.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed,config10>.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config10>.0.0 
INFO-FLOW: Preprocessing Module: sigmoid<ap_fixed,ap_fixed,sigmoid_config11> ...
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config11> 
Execute         cdfg_preprocess -model sigmoid<ap_fixed,ap_fixed,sigmoid_config11> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed,ap_fixed,sigmoid_config11> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: algo_b ...
Execute         set_default_model algo_b 
Execute         cdfg_preprocess -model algo_b 
Execute         rtl_gen_preprocess algo_b 
INFO-FLOW: Model list for synthesis: make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_inputs_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model make_inputs<10u> 
Execute         schedule -model make_inputs<10u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'make_inputs<10u>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 500.89 seconds; current allocated memory: 593.403 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/make_inputs_10u_s.verbose.sched.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/make_inputs_10u_s.sched.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish scheduling make_inputs<10u>.
Execute         set_default_model make_inputs<10u> 
Execute         bind -model make_inputs<10u> 
BIND OPTION: model=make_inputs<10u>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 594.562 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/make_inputs_10u_s.verbose.bind.rpt 
Command         syn_report done; 0.39 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/make_inputs_10u_s.bind.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish binding make_inputs<10u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         schedule -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('mul_ln1118_2565', firmware/nnet_utils/nnet_conv1d_latency.h:83) due to limited resources (II = 2).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 13.77 sec.
INFO: [HLS 200-111]  Elapsed time: 14.44 seconds; current allocated memory: 627.906 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command         syn_report done; 10.68 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command         db_write done; 9.88 sec.
INFO-FLOW: Finish scheduling conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
Execute         set_default_model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         bind -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 33.05 sec.
INFO: [HLS 200-111]  Elapsed time: 53.61 seconds; current allocated memory: 739.867 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 15.32 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command         db_write done; 9.78 sec.
INFO-FLOW: Finish binding conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute         schedule -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 25.53 seconds; current allocated memory: 745.976 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.verbose.sched.rpt 
Command         syn_report done; 1.18 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.sched.adb -f 
Command         db_write done; 1.1 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>.
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute         bind -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 750.640 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.verbose.bind.rpt 
Command         syn_report done; 1.6 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.bind.adb -f 
Command         db_write done; 1.09 sec.
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 
Execute         schedule -model conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.99 sec.
INFO: [HLS 200-111]  Elapsed time: 6.69 seconds; current allocated memory: 765.288 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0.verbose.sched.rpt 
Command         syn_report done; 4.53 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0.sched.adb -f 
Command         db_write done; 4.19 sec.
INFO-FLOW: Finish scheduling conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0.
Execute         set_default_model conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 
Execute         bind -model conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 
BIND OPTION: model=conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 7.44 sec.
INFO: [HLS 200-111]  Elapsed time: 16.16 seconds; current allocated memory: 813.838 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 6.82 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0.bind.adb -f 
Command         db_write done; 4.22 sec.
INFO-FLOW: Finish binding conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute         schedule -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.13 seconds; current allocated memory: 816.350 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.sched.adb -f 
Command         db_write done; 0.27 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>.
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute         bind -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 817.550 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.4 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.bind.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         schedule -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.57 sec.
INFO: [HLS 200-111]  Elapsed time: 4.26 seconds; current allocated memory: 830.767 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command         syn_report done; 4.19 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command         db_write done; 3.83 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         bind -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 6.94 sec.
INFO: [HLS 200-111]  Elapsed time: 14.98 seconds; current allocated memory: 898.870 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 7.12 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command         db_write done; 4.08 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> 
Execute         schedule -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.26 seconds; current allocated memory: 901.303 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7>.
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> 
Execute         bind -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 901.781 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute         schedule -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.83 sec.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 904.646 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command         syn_report done; 0.9 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command         db_write done; 0.83 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0.0.0.0.0.0.0.0.0.
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute         bind -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency.0.0.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 909.753 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 1.37 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command         db_write done; 0.83 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> 
Execute         schedule -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.24 seconds; current allocated memory: 910.378 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s.verbose.sched.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9>.
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> 
Execute         bind -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 910.636 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s.verbose.bind.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config10_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config10>.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed,config10>.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config10>.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 910.915 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config10_0_0.verbose.sched.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config10_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed,config10>.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config10>.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed,config10>.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed,config10>.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 911.214 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config10_0_0.verbose.bind.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config10_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed,config10>.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config11> 
Execute         schedule -model sigmoid<ap_fixed,ap_fixed,sigmoid_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed,ap_fixed,sigmoid_config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 911.408 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s.verbose.sched.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<ap_fixed,ap_fixed,sigmoid_config11>.
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config11> 
Execute         bind -model sigmoid<ap_fixed,ap_fixed,sigmoid_config11> 
BIND OPTION: model=sigmoid<ap_fixed,ap_fixed,sigmoid_config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 911.562 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s.verbose.bind.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<ap_fixed,ap_fixed,sigmoid_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 912.869 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.52 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 24.53 sec.
INFO: [HLS 200-111]  Elapsed time: 25.56 seconds; current allocated memory: 929.943 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 10.89 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.52 sec.
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model algo_b 
Execute         schedule -model algo_b 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'algo_b'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.49 seconds; current allocated memory: 936.517 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling algo_b.
Execute         set_default_model algo_b 
Execute         bind -model algo_b 
BIND OPTION: model=algo_b
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 7.04 sec.
INFO: [HLS 200-111]  Elapsed time: 7.31 seconds; current allocated memory: 941.088 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.verbose.bind.rpt 
Command         syn_report done; 10.64 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.bind.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish binding algo_b.
Execute         get_model_list algo_b -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess make_inputs<10u> 
Execute         rtl_gen_preprocess conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute         rtl_gen_preprocess conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute         rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> 
Execute         rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config10>.0.0 
Execute         rtl_gen_preprocess sigmoid<ap_fixed,ap_fixed,sigmoid_config11> 
Execute         rtl_gen_preprocess myproject 
Execute         rtl_gen_preprocess algo_b 
INFO-FLOW: Model list for RTL generation: make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_inputs_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model make_inputs<10u> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/make_inputs_10u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_inputs_10u_s'.
INFO: [HLS 200-111]  Elapsed time: 10.84 seconds; current allocated memory: 950.334 MB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         gen_rtl make_inputs<10u> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/systemc/make_inputs_10u_s -synmodules make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b 
Execute         gen_rtl make_inputs<10u> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/vhdl/make_inputs_10u_s 
Execute         gen_rtl make_inputs<10u> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/verilog/make_inputs_10u_s 
Execute         syn_report -csynth -model make_inputs<10u> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/make_inputs_10u_s_csynth.rpt 
Execute         syn_report -rtlxml -model make_inputs<10u> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/make_inputs_10u_s_csynth.xml 
Execute         syn_report -verbosereport -model make_inputs<10u> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/make_inputs_10u_s.verbose.rpt 
Command         syn_report done; 0.42 sec.
Execute         db_write -model make_inputs<10u> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/make_inputs_10u_s.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info make_inputs<10u> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/make_inputs_10u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' is 12613 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
Command         create_rtl_model done; 3.68 sec.
INFO: [HLS 200-111]  Elapsed time: 4.62 seconds; current allocated memory: 1.070 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/systemc/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 -synmodules make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b 
Command         gen_rtl done; 0.14 sec.
Execute         gen_rtl conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/vhdl/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Execute         gen_rtl conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/verilog/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Command         gen_rtl done; 0.11 sec.
Execute         syn_report -csynth -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command         syn_report done; 3.55 sec.
Execute         syn_report -rtlxml -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.xml 
Command         syn_report done; 1.67 sec.
Execute         syn_report -verbosereport -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 18.15 sec.
Execute         db_write -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.adb 
Command         db_write done; 23.27 sec.
Execute         gen_tb_info conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s'.
Command         create_rtl_model done; 2.07 sec.
INFO: [HLS 200-111]  Elapsed time: 51.14 seconds; current allocated memory: 1.311 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s -synmodules make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s 
Execute         syn_report -csynth -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_csynth.rpt 
Command         syn_report done; 0.41 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_csynth.xml 
Command         syn_report done; 0.17 sec.
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.verbose.rpt 
Command         syn_report done; 1.84 sec.
Execute         db_write -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.adb 
Command         db_write done; 3.75 sec.
Execute         gen_tb_info relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0' is 19184 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0'.
Command         create_rtl_model done; 0.85 sec.
INFO: [HLS 200-111]  Elapsed time: 7.27 seconds; current allocated memory: 1.354 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/systemc/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0 -synmodules make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b 
Execute         gen_rtl conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/vhdl/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0 
Execute         gen_rtl conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/verilog/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0 
Execute         syn_report -csynth -model conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0_csynth.rpt 
Command         syn_report done; 1.72 sec.
Execute         syn_report -rtlxml -model conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0_csynth.xml 
Command         syn_report done; 0.84 sec.
Execute         syn_report -verbosereport -model conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 7.81 sec.
Execute         db_write -model conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0.adb 
Command         db_write done; 9.44 sec.
Execute         gen_tb_info conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 20.81 seconds; current allocated memory: 1.427 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s -synmodules make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s 
Execute         syn_report -csynth -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.verbose.rpt 
Command         syn_report done; 0.45 sec.
Execute         db_write -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.adb 
Command         db_write done; 3.78 sec.
Execute         gen_tb_info relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' is 18432 from HDL expression: (1'b0 == ap_block_pp0_stage0)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
Command         create_rtl_model done; 0.61 sec.
INFO: [HLS 200-111]  Elapsed time: 5.01 seconds; current allocated memory: 1.457 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/systemc/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 -synmodules make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Execute         syn_report -csynth -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command         syn_report done; 1.79 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.xml 
Command         syn_report done; 0.89 sec.
Execute         syn_report -verbosereport -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 7.84 sec.
Execute         db_write -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.adb 
Command         db_write done; 10.13 sec.
Execute         gen_tb_info dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 22.85 seconds; current allocated memory: 1.522 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s -synmodules make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s 
Execute         syn_report -csynth -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s.verbose.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s.adb 
Command         db_write done; 4.07 sec.
Execute         gen_tb_info relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 4.56 seconds; current allocated memory: 1.529 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/systemc/dense_latency_0_0_0_0_0_0_0_0_0_0_0 -synmodules make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0 
Execute         syn_report -csynth -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command         syn_report done; 0.34 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_csynth.xml 
Command         syn_report done; 0.16 sec.
Execute         syn_report -verbosereport -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 1.57 sec.
Execute         db_write -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.adb 
Command         db_write done; 5.69 sec.
Execute         gen_tb_info dense_latency.0.0.0.0.0.0.0.0.0.0.0 -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 7.93 seconds; current allocated memory: 1.543 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s -synmodules make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s 
Execute         syn_report -csynth -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s.verbose.rpt 
Execute         db_write -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s.adb 
Command         db_write done; 4.34 sec.
Execute         gen_tb_info relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config10_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed,config10>.0.0 -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config10_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config10_0_0'.
INFO: [HLS 200-111]  Elapsed time: 4.5 seconds; current allocated memory: 1.545 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config10>.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_config10_0_0 -synmodules make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config10>.0.0 -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config10_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config10>.0.0 -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_config10_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed,config10>.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config10_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed,config10>.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config10_0_0_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed,config10>.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config10_0_0.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed,config10>.0.0 -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config10_0_0.adb 
Command         db_write done; 4.45 sec.
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed,config10>.0.0 -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config10_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid<ap_fixed,ap_fixed,sigmoid_config11> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 4.64 seconds; current allocated memory: 1.546 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/systemc/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s -synmodules make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config11> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config11> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/verilog/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s 
Execute         syn_report -csynth -model sigmoid<ap_fixed,ap_fixed,sigmoid_config11> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s_csynth.rpt 
Execute         syn_report -rtlxml -model sigmoid<ap_fixed,ap_fixed,sigmoid_config11> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid<ap_fixed,ap_fixed,sigmoid_config11> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s.verbose.rpt 
Execute         db_write -model sigmoid<ap_fixed,ap_fixed,sigmoid_config11> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s.adb 
Command         db_write done; 4.36 sec.
Execute         gen_tb_info sigmoid<ap_fixed,ap_fixed,sigmoid_config11> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 4.22 sec.
INFO: [HLS 200-111]  Elapsed time: 8.69 seconds; current allocated memory: 1.653 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/systemc/myproject -synmodules make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b 
Execute         gen_rtl myproject -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 14.9 sec.
Execute         db_write -model myproject -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 4.74 sec.
Execute         gen_tb_info myproject -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model algo_b -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_b/input_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_b/input_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_b/input_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_b/input_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_b/input_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_b/input_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_b/input_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_b/input_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_b/input_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_b/input_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_b/output_0_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'output_0_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo_b' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_b'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 20.04 seconds; current allocated memory: 1.666 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         gen_rtl algo_b -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/systemc/algo_b -synmodules make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b 
Execute         gen_rtl algo_b -istop -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/vhdl/algo_b 
Execute         gen_rtl algo_b -istop -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/verilog/algo_b 
Execute         syn_report -csynth -model algo_b -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/algo_b_csynth.rpt 
Execute         syn_report -rtlxml -model algo_b -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/syn/report/algo_b_csynth.xml 
Execute         syn_report -verbosereport -model algo_b -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.verbose.rpt 
Command         syn_report done; 10.65 sec.
Execute         db_write -model algo_b -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.adb 
Command         db_write done; 4.25 sec.
Execute         gen_tb_info algo_b -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b 
Execute         export_constraint_db -f -tool general -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.constraint.tcl 
Execute         syn_report -designview -model algo_b -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.design.xml 
Command         syn_report done; 7.58 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model algo_b -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model algo_b -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks algo_b 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain algo_b 
INFO-FLOW: Model list for RTL component generation: make_inputs<10u> conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> conv_1d_latency_cl<ap_fixed,ap_fixed,config4>.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config9> dense_latency<ap_fixed,ap_fixed,config10>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config11> myproject algo_b
INFO-FLOW: Handling components in module [make_inputs_10u_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/make_inputs_10u_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_0_0_0_0_0_0_0_0] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_config10_0_0] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config10_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s.compgen.tcl 
INFO-FLOW: Found component sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s_sigmoid_table1.
INFO-FLOW: Append model sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s_sigmoid_table1
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Handling components in module [algo_b] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.compgen.tcl 
INFO-FLOW: Append model make_inputs_10u_s
INFO-FLOW: Append model conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s
INFO-FLOW: Append model conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s
INFO-FLOW: Append model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s
INFO-FLOW: Append model dense_latency_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_config10_0_0
INFO-FLOW: Append model sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model algo_b
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s_sigmoid_table1 make_inputs_10u_s conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0 relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s dense_latency_0_0_0_0_0_0_0_0_0_0_0 relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s dense_latency_ap_fixed_ap_fixed_config10_0_0 sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s myproject algo_b
INFO-FLOW: To file: write model sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s_sigmoid_table1
INFO-FLOW: To file: write model make_inputs_10u_s
INFO-FLOW: To file: write model conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s
INFO-FLOW: To file: write model conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s
INFO-FLOW: To file: write model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s
INFO-FLOW: To file: write model dense_latency_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_config10_0_0
INFO-FLOW: To file: write model sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model algo_b
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/make_inputs_10u_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config10_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s_sigmoid_table1_rom' using auto ROMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=algo_b xml_exists=0
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/make_inputs_10u_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config10_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/make_inputs_10u_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config10_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/make_inputs_10u_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config10_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.constraint.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=14 #gSsdmPorts=24
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.rtl_wrap.cfg.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.compgen.dataonly.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.constraint.tcl 
Execute         sc_get_clocks algo_b 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/make_inputs_10u_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_ap_fixed_config4_0_0_0_0_0_0.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config9_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config10_0_0.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config11_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/algo_b.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9/proj_b/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:50 ; elapsed = 00:15:11 . Memory (MB): peak = 8348.992 ; gain = 7560.453 ; free physical = 27465 ; free virtual = 58570
INFO: [VHDL 208-304] Generating VHDL RTL for algo_b.
INFO: [VLOG 209-307] Generating Verilog RTL for algo_b.
Command       autosyn done; 410.81 sec.
Command     csynth_design done; 903.61 sec.
Command   ap_source done; 911.07 sec.
Execute   cleanup_all 
Command   cleanup_all done; 0.75 sec.
