/*
 * Copyright (c) 2014 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * Register map for Power management unit
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __REGS_PMU_EXYNOS7580_H__
#define __REGS_PMU_EXYNOS7580_H__ __FILE__

#include <mach/map.h>

/* BLK_ALIVE: base address 0x10460000 */
#define EXYNOS_PMUREG(x)					(S5P_VA_PMU + (x))

#define EXYNOS_PMU_OM_STAT					EXYNOS_PMUREG(0x0000)
#define EXYNOS_PMU_RTC_CLKO_SEL					EXYNOS_PMUREG(0x001C)
#define EXYNOS_PMU_PMU_SYNC_CTRL				EXYNOS_PMUREG(0x0020)
#define EXYNOS_PMU_SFR_ACCESS_CONTROL_REG			EXYNOS_PMUREG(0x0024)

#define EXYNOS_PMU_CP_CTRL					EXYNOS_PMUREG(0x0030)
#define EXYNOS_PMU_CP_START					EXYNOS_PMUREG(0x0034)
#define EXYNOS_PMU_CP_DEBUG					EXYNOS_PMUREG(0x0038)
#define EXYNOS_PMU_CP_SEMAPHORE					EXYNOS_PMUREG(0x0040)
#define EXYNOS_PMU_CP2AP_MEM_CONFIG				EXYNOS_PMUREG(0x0050)
#define EXYNOS_PMU_CP2AP_MIF_ACCESS_WIN0			EXYNOS_PMUREG(0x0054)
#define EXYNOS_PMU_CP2AP_MIF_ACCESS_WIN1			EXYNOS_PMUREG(0x0058)
#define EXYNOS_PMU_CP2AP_MIF_ACCESS_WIN2			EXYNOS_PMUREG(0x005C)
#define EXYNOS_PMU_CP2AP_PERI_ACCESS_WIN			EXYNOS_PMUREG(0x0060)
#define EXYNOS_PMU_CP_BOOT_TEST_RST_CONFIG			EXYNOS_PMUREG(0x0064)
#define EXYNOS_PMU_MIF_TZPC_CONFIG				EXYNOS_PMUREG(0x0068)
#define EXYNOS_PMU_AUD_PATH_CFG					EXYNOS_PMUREG(0x006C)
#define EXYNOS_PMU_CP_MIF_CLKCTRL				EXYNOS_PMUREG(0x0070)

#define EXYNOS_PMU_CPU_INTR_SPREAD_ENABLE			EXYNOS_PMUREG(0x0100)
#define EXYNOS_PMU_CPU_INTR_SPREAD_USE_STANDBYWFI		EXYNOS_PMUREG(0x0104)
#define EXYNOS_PMU_CPU_INTR_SPREAD_BLOCKING_DURATION		EXYNOS_PMUREG(0x0108)
#define EXYNOS_PMU_APL_INTR_SPREAD_ENABLE			EXYNOS_PMUREG(0x0110)
#define EXYNOS_PMU_APL_INTR_SPREAD_USE_STANDBYWFI		EXYNOS_PMUREG(0x0114)
#define EXYNOS_PMU_APL_INTR_SPREAD_BLOCKING_DURATION		EXYNOS_PMUREG(0x0118)
#define EXYNOS_PMU_UP_SCHEDULER					EXYNOS_PMUREG(0x0120)

/* BLK_ALIVE: Central sequencer */
#define EXYNOS_PMU_CENTRAL_SEQ_CONFIGURATION			EXYNOS_PMUREG(0x0200)
#define EXYNOS_PMU_CENTRAL_SEQ_STATUS				EXYNOS_PMUREG(0x0204)
#define EXYNOS_PMU_CENTRAL_SEQ_OPTION				EXYNOS_PMUREG(0x0208)
#define EXYNOS_PMU_CENTRAL_SEQ_DURATION0			EXYNOS_PMUREG(0x0210)
#define EXYNOS_PMU_CENTRAL_SEQ_DURATION1			EXYNOS_PMUREG(0x0214)
#define EXYNOS_PMU_CENTRAL_SEQ_DURATION2			EXYNOS_PMUREG(0x0218)
#define EXYNOS_PMU_CENTRAL_SEQ_DURATION3			EXYNOS_PMUREG(0x021C)
#define EXYNOS_PMU_SEQ_TRANSITION0				EXYNOS_PMUREG(0x0220)
#define EXYNOS_PMU_SEQ_TRANSITION1				EXYNOS_PMUREG(0x0224)
#define EXYNOS_PMU_SEQ_TRANSITION2				EXYNOS_PMUREG(0x0228)
#define EXYNOS_PMU_SEQ_TRANSITION3				EXYNOS_PMUREG(0x022C)
#define EXYNOS_PMU_SEQ_TRANSITION4				EXYNOS_PMUREG(0x0230)
#define EXYNOS_PMU_SEQ_TRANSITION5				EXYNOS_PMUREG(0x0234)
#define EXYNOS_PMU_SEQ_TRANSITION6				EXYNOS_PMUREG(0x0238)
#define EXYNOS_PMU_SEQ_TRANSITION7				EXYNOS_PMUREG(0x023C)
#define EXYNOS_PMU_CENTRAL_SEQ_MIF_CONFIGURATION		EXYNOS_PMUREG(0x0240)
#define EXYNOS_PMU_CENTRAL_SEQ_MIF_STATUS			EXYNOS_PMUREG(0x0244)
#define EXYNOS_PMU_CENTRAL_SEQ_MIF_OPTION			EXYNOS_PMUREG(0x0248)
#define EXYNOS_PMU_CENTRAL_SEQ_MIF_DURATION0			EXYNOS_PMUREG(0x0250)
#define EXYNOS_PMU_CENTRAL_SEQ_MIF_DURATION1			EXYNOS_PMUREG(0x0254)
#define EXYNOS_PMU_CENTRAL_SEQ_MIF_DURATION2			EXYNOS_PMUREG(0x0258)
#define EXYNOS_PMU_CENTRAL_SEQ_MIF_DURATION3			EXYNOS_PMUREG(0x025C)
#define EXYNOS_PMU_SEQ_MIF_TRANSITION0				EXYNOS_PMUREG(0x0260)
#define EXYNOS_PMU_SEQ_MIF_TRANSITION1				EXYNOS_PMUREG(0x0264)
#define EXYNOS_PMU_SEQ_MIF_TRANSITION2				EXYNOS_PMUREG(0x0268)
#define EXYNOS_PMU_SEQ_MIF_TRANSITION3				EXYNOS_PMUREG(0x026C)
#define EXYNOS_PMU_SEQ_MIF_TRANSITION4				EXYNOS_PMUREG(0x0270)
#define EXYNOS_PMU_SEQ_MIF_TRANSITION5				EXYNOS_PMUREG(0x0274)
#define EXYNOS_PMU_SEQ_MIF_TRANSITION6				EXYNOS_PMUREG(0x0278)
#define EXYNOS_PMU_SEQ_MIF_TRANSITION7				EXYNOS_PMUREG(0x027C)
#define EXYNOS_PMU_CENTRAL_SEQ_CP_CONFIGURATION			EXYNOS_PMUREG(0x0280)
#define EXYNOS_PMU_CENTRAL_SEQ_CP_STATUS			EXYNOS_PMUREG(0x0284)
#define EXYNOS_PMU_CENTRAL_SEQ_CP_OPTION			EXYNOS_PMUREG(0x0288)
#define EXYNOS_PMU_CENTRAL_SEQ_CP_DURATION0			EXYNOS_PMUREG(0x0290)
#define EXYNOS_PMU_CENTRAL_SEQ_CP_DURATION1			EXYNOS_PMUREG(0x0294)
#define EXYNOS_PMU_CENTRAL_SEQ_CP_DURATION2			EXYNOS_PMUREG(0x0298)
#define EXYNOS_PMU_CENTRAL_SEQ_CP_DURATION3			EXYNOS_PMUREG(0x029C)
#define EXYNOS_PMU_SEQ_CP_TRANSITION0				EXYNOS_PMUREG(0x02A0)
#define EXYNOS_PMU_SEQ_CP_TRANSITION1				EXYNOS_PMUREG(0x02A4)
#define EXYNOS_PMU_SEQ_CP_TRANSITION2				EXYNOS_PMUREG(0x02A8)
#define EXYNOS_PMU_SEQ_CP_TRANSITION3				EXYNOS_PMUREG(0x02AC)
#define EXYNOS_PMU_SEQ_CP_TRANSITION4				EXYNOS_PMUREG(0x02B0)
#define EXYNOS_PMU_SEQ_CP_TRANSITION5				EXYNOS_PMUREG(0x02B4)
#define EXYNOS_PMU_SEQ_CP_TRANSITION6				EXYNOS_PMUREG(0x02B8)
#define EXYNOS_PMU_SEQ_CP_TRANSITION7				EXYNOS_PMUREG(0x02BC)

/* BLK_ALIVE: Reset */
#define EXYNOS_PMU_SWRESET					EXYNOS_PMUREG(0x0400)
#define EXYNOS_PMU_RST_STAT					EXYNOS_PMUREG(0x0404)
#define EXYNOS_PMU_AUTOMATIC_DISABLE_WDT			EXYNOS_PMUREG(0x0408)
#define EXYNOS_PMU_MASK_WDT_RESET_REQUEST			EXYNOS_PMUREG(0x040C)
#define EXYNOS_PMU_MASK_WRESET_REQUEST				EXYNOS_PMUREG(0x0410)
#define EXYNOS_PMU_CPU_RESET_DISABLE_FROM_WDTRESET		EXYNOS_PMUREG(0x0414)
#define EXYNOS_PMU_WDTRESET_LPI					EXYNOS_PMUREG(0x0418)
#define EXYNOS_PMU_CPU_RESET_DISABLE_FROM_SOFTRESET		EXYNOS_PMUREG(0x041C)

#define EXYNOS_PMU_RESET_SEQUENCER_CONFIGURATION		EXYNOS_PMUREG(0x0500)
#define EXYNOS_PMU_RESET_SEQUENCER_STATUS			EXYNOS_PMUREG(0x0504)
#define EXYNOS_PMU_RESET_SEQUENCER_OPTION			EXYNOS_PMUREG(0x0508)
#define EXYNOS_PMU_RESET_SEQUENCER_DURATION0			EXYNOS_PMUREG(0x0510)
#define EXYNOS_PMU_RESET_SEQUENCER_DURATION1			EXYNOS_PMUREG(0x0514)
#define EXYNOS_PMU_RESET_SEQUENCER_DURATION2			EXYNOS_PMUREG(0x0518)
#define EXYNOS_PMU_RESET_SEQUENCER_DURATION3			EXYNOS_PMUREG(0x051C)

/* BLK_ALIVE: Wakeup */
#define EXYNOS_PMU_WAKEUP_STAT					EXYNOS_PMUREG(0x0600)
#define EXYNOS_PMU_WAKEUP_STAT2					EXYNOS_PMUREG(0x0604)
#define EXYNOS_PMU_WAKEUP_STAT3					EXYNOS_PMUREG(0x0608)
#define EXYNOS_PMU_EINT_WAKEUP_MASK				EXYNOS_PMUREG(0x060C)
#define EXYNOS_PMU_WAKEUP_MASK					EXYNOS_PMUREG(0x0610)
#define EXYNOS_PMU_WAKEUP_MASK2					EXYNOS_PMUREG(0x0614)
#define EXYNOS_PMU_WAKEUP_MASK3					EXYNOS_PMUREG(0x0618)
#define EXYNOS_PMU_WAKEUP_INTERRUPT				EXYNOS_PMUREG(0x061C)
#define EXYNOS_PMU_WAKEUP_STAT_MIF				EXYNOS_PMUREG(0x0620)
#define EXYNOS_PMU_EINT_WAKEUP_MASK_MIF				EXYNOS_PMUREG(0x0624)
#define EXYNOS_PMU_WAKEUP_MASK_MIF				EXYNOS_PMUREG(0x0628)

#define EXYNOS_PMU_MIPI_PHY_M4S4_CONTROL			EXYNOS_PMUREG(0x0710)
#define EXYNOS_PMU_MIPI_PHY_M0S2_CONTROL			EXYNOS_PMUREG(0x0714)
#define EXYNOS_PMU_TRTC_CONTROL					EXYNOS_PMUREG(0x0730)
#define EXYNOS_PMU_USB0HSP_PHY_CONTROL				EXYNOS_PMUREG(0x0738)
#define EXYNOS_PMU_SMPL_INT_CONTROL				EXYNOS_PMUREG(0x0740)
#define EXYNOS_PMU_BODY_BIAS_CON0				EXYNOS_PMUREG(0x0780)
#define EXYNOS_PMU_BODY_BIAS_CON1				EXYNOS_PMUREG(0x0784)
#define EXYNOS_PMU_BODY_BIAS_CON2				EXYNOS_PMUREG(0x0788)

#define EXYNOS_PMU_INFORM0					EXYNOS_PMUREG(0x0800)
#define EXYNOS_PMU_INFORM1					EXYNOS_PMUREG(0x0804)
#define EXYNOS_PMU_INFORM2					EXYNOS_PMUREG(0x0808)
#define EXYNOS_PMU_INFORM3					EXYNOS_PMUREG(0x080C)
#define EXYNOS_PMU_SYSIP_DAT0					EXYNOS_PMUREG(0x0810)
#define EXYNOS_PMU_SYSIP_DAT1					EXYNOS_PMUREG(0x0814)
#define EXYNOS_PMU_SYSIP_DAT2					EXYNOS_PMUREG(0x0818)
#define EXYNOS_PMU_SYSIP_DAT3					EXYNOS_PMUREG(0x081C)
#define EXYNOS_PMU_PS_HOLD_HW_TRIP				EXYNOS_PMUREG(0x0820)
#define EXYNOS_PMU_PS_HOLD_WW_TRIP				EXYNOS_PMUREG(0x0824)

#define EXYNOS_PMU_PMU_SPARE0					EXYNOS_PMUREG(0x0900)
#define EXYNOS_PMU_PMU_SPARE1					EXYNOS_PMUREG(0x0904)
#define EXYNOS_PMU_PMU_SPARE2					EXYNOS_PMUREG(0x0908)
#define EXYNOS_PMU_PMU_SPARE3					EXYNOS_PMUREG(0x090C)
#define EXYNOS_PMU_IROM_DATA_REG0				EXYNOS_PMUREG(0x0980)
#define EXYNOS_PMU_IROM_DATA_REG1				EXYNOS_PMUREG(0x0984)
#define EXYNOS_PMU_IROM_DATA_REG2				EXYNOS_PMUREG(0x0988)
#define EXYNOS_PMU_IROM_DATA_REG3				EXYNOS_PMUREG(0x098C)
#define EXYNOS_PMU_DREX_CALIBRATION0				EXYNOS_PMUREG(0x09A0)
#define EXYNOS_PMU_DREX_CALIBRATION1				EXYNOS_PMUREG(0x09A4)
#define EXYNOS_PMU_DREX_CALIBRATION2				EXYNOS_PMUREG(0x09A8)
#define EXYNOS_PMU_DREX_CALIBRATION3				EXYNOS_PMUREG(0x09AC)
#define EXYNOS_PMU_DREX_CALIBRATION4				EXYNOS_PMUREG(0x09B0)
#define EXYNOS_PMU_DREX_CALIBRATION5				EXYNOS_PMUREG(0x09B4)
#define EXYNOS_PMU_DREX_CALIBRATION6				EXYNOS_PMUREG(0x09B8)
#define EXYNOS_PMU_DREX_CALIBRATION7				EXYNOS_PMUREG(0x09BC)
#define EXYNOS_PMU_PMU_DEBUG					EXYNOS_PMUREG(0x0A00)
#define EXYNOS_PMU_ARM_CONTROL_OPTION				EXYNOS_PMUREG(0x0A04)
#define EXYNOS_PMU_BURNIN_CTRL					EXYNOS_PMUREG(0x0A08)

#define EXYNOS_PMU_PMUDBG_CENTRAL_SEQ_STATUS			EXYNOS_PMUREG(0x0F00)
#define EXYNOS_PMU_PMUDBG_CENTRAL_SEQ_MIF_STATUS		EXYNOS_PMUREG(0x0F04)
#define EXYNOS_PMU_PMUDBG_CPU_CPU0_STATUS			EXYNOS_PMUREG(0x0F08)
#define EXYNOS_PMU_PMUDBG_CPU_CPU1_STATUS			EXYNOS_PMUREG(0x0F0C)
#define EXYNOS_PMU_PMUDBG_CPU_CPU2_STATUS			EXYNOS_PMUREG(0x0F10)
#define EXYNOS_PMU_PMUDBG_CPU_CPU3_STATUS			EXYNOS_PMUREG(0x0F14)
#define EXYNOS_PMU_PMUDBG_APL_CPU0_STATUS			EXYNOS_PMUREG(0x0F18)
#define EXYNOS_PMU_PMUDBG_APL_CPU1_STATUS			EXYNOS_PMUREG(0x0F1C)
#define EXYNOS_PMU_PMUDBG_APL_CPU2_STATUS			EXYNOS_PMUREG(0x0F20)
#define EXYNOS_PMU_PMUDBG_APL_CPU3_STATUS			EXYNOS_PMUREG(0x0F24)
#define EXYNOS_PMU_PMUDBG_CPU_L2_STATUS				EXYNOS_PMUREG(0x0F28)
#define EXYNOS_PMU_PMUDBG_APL_L2_STATUS				EXYNOS_PMUREG(0x0F30)
#define EXYNOS_PMU_PMUDBG_CPU_NONCPU_STATUS			EXYNOS_PMUREG(0x0F34)
#define EXYNOS_PMU_PMUDBG_APL_NONCPU_STATUS			EXYNOS_PMUREG(0x0F38)

/* BLK_ALIVE: System low power control */
#define EXYNOS_PMU_CPU_CPU0_SYS_PWR_REG				EXYNOS_PMUREG(0x1000)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_LOCAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1004)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CENTRAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1008)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CPUSEQUENCER_SYS_PWR_REG	EXYNOS_PMUREG(0x100C)
#define EXYNOS_PMU_CPU_CPU1_SYS_PWR_REG				EXYNOS_PMUREG(0x1010)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_LOCAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1014)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CENTRAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1018)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CPUSEQUENCER_SYS_PWR_REG	EXYNOS_PMUREG(0x101C)
#define EXYNOS_PMU_CPU_CPU2_SYS_PWR_REG				EXYNOS_PMUREG(0x1020)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_LOCAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1024)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CENTRAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1028)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CPUSEQUENCER_SYS_PWR_REG	EXYNOS_PMUREG(0x102C)
#define EXYNOS_PMU_CPU_CPU3_SYS_PWR_REG				EXYNOS_PMUREG(0x1030)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_LOCAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1034)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CENTRAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1038)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CPUSEQUENCER_SYS_PWR_REG	EXYNOS_PMUREG(0x103C)
#define EXYNOS_PMU_APL_CPU0_SYS_PWR_REG				EXYNOS_PMUREG(0x1040)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_LOCAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1044)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CENTRAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1048)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CPUSEQUENCER_SYS_PWR_REG	EXYNOS_PMUREG(0x104C)
#define EXYNOS_PMU_APL_CPU1_SYS_PWR_REG				EXYNOS_PMUREG(0x1050)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_LOCAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1054)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CENTRAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1058)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CPUSEQUENCER_SYS_PWR_REG	EXYNOS_PMUREG(0x105C)
#define EXYNOS_PMU_APL_CPU2_SYS_PWR_REG				EXYNOS_PMUREG(0x1060)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_LOCAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1064)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CENTRAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1068)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CPUSEQUENCER_SYS_PWR_REG	EXYNOS_PMUREG(0x106C)
#define EXYNOS_PMU_APL_CPU3_SYS_PWR_REG				EXYNOS_PMUREG(0x1070)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_LOCAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1074)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CENTRAL_SYS_PWR_REG		EXYNOS_PMUREG(0x1078)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CPUSEQUENCER_SYS_PWR_REG	EXYNOS_PMUREG(0x107C)
#define EXYNOS_PMU_CPU_NONCPU_SYS_PWR_REG			EXYNOS_PMUREG(0x1080)
#define EXYNOS_PMU_APL_NONCPU_SYS_PWR_REG			EXYNOS_PMUREG(0x1084)
#define EXYNOS_PMU_A5IS_SYS_PWR_REG				EXYNOS_PMUREG(0x10B0)
#define EXYNOS_PMU_DIS_IRQ_A5IS_LOCAL_SYS_PWR_REG		EXYNOS_PMUREG(0x10B4)
#define EXYNOS_PMU_DIS_IRQ_A5IS_CENTRAL_SYS_PWR_REG		EXYNOS_PMUREG(0x10B8)
#define EXYNOS_PMU_CPU_L2_SYS_PWR_REG				EXYNOS_PMUREG(0x10C0)
#define EXYNOS_PMU_APL_L2_SYS_PWR_REG				EXYNOS_PMUREG(0x10C4)
#define EXYNOS_PMU_CLKSTOP_CMU_TOP_SYS_PWR_REG			EXYNOS_PMUREG(0x1100)
#define EXYNOS_PMU_CLKRUN_CMU_TOP_SYS_PWR_REG			EXYNOS_PMUREG(0x1104)
#define EXYNOS_PMU_RESET_CMU_TOP_SYS_PWR_REG			EXYNOS_PMUREG(0x110C)
#define EXYNOS_PMU_RESET_CPUCLKSTOP_SYS_PWR_REG			EXYNOS_PMUREG(0x111C)
#define EXYNOS_PMU_CLKSTOP_CMU_MIF_SYS_PWR_REG			EXYNOS_PMUREG(0x1120)
#define EXYNOS_PMU_CLKRUN_CMU_MIF_SYS_PWR_REG			EXYNOS_PMUREG(0x1124)
#define EXYNOS_PMU_RESET_CMU_MIF_SYS_PWR_REG			EXYNOS_PMUREG(0x112C)
#define EXYNOS_PMU_DDRPHY_ISO_SYS_PWR_REG			EXYNOS_PMUREG(0x1134)
#define EXYNOS_PMU_DDRPHY_DLLLOCK_SYS_PWR_REG			EXYNOS_PMUREG(0x1138)
#define EXYNOS_PMU_DDRPHY_DLL_CLK_SYS_PWR_REG                   EXYNOS_PMUREG(0x113C)
#define EXYNOS_PMU_DISABLE_PLL_CMU_TOP_SYS_PWR_REG		EXYNOS_PMUREG(0x1140)
#define EXYNOS_PMU_DISABLE_PLL_AUD_PLL_SYS_PWR_REG		EXYNOS_PMUREG(0x1144)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MIF_SYS_PWR_REG		EXYNOS_PMUREG(0x1160)
#define EXYNOS_PMU_OSCCLK_GATE_CPU_SYS_PWR_REG			EXYNOS_PMUREG(0x1170)
#define EXYNOS_PMU_TOP_BUS_SYS_PWR_REG				EXYNOS_PMUREG(0x1180)
#define EXYNOS_PMU_TOP_RETENTION_SYS_PWR_REG			EXYNOS_PMUREG(0x1184)
#define EXYNOS_PMU_TOP_PWR_SYS_PWR_REG				EXYNOS_PMUREG(0x1188)
#define EXYNOS_PMU_TOP_BUS_MIF_SYS_PWR_REG			EXYNOS_PMUREG(0x1190)
#define EXYNOS_PMU_TOP_RETENTION_MIF_SYS_PWR_REG		EXYNOS_PMUREG(0x1194)
#define EXYNOS_PMU_TOP_PWR_MIF_SYS_PWR_REG			EXYNOS_PMUREG(0x1198)
#define EXYNOS_PMU_SLEEP_RESET_CPU_SYS_PWR_REG			EXYNOS_PMUREG(0x119C)
#define EXYNOS_PMU_LOGIC_RESET_SYS_PWR_REG			EXYNOS_PMUREG(0x11A0)
#define EXYNOS_PMU_OSCCLK_GATE_SYS_PWR_REG			EXYNOS_PMUREG(0x11A4)
#define EXYNOS_PMU_SLEEP_RESET_SYS_PWR_REG			EXYNOS_PMUREG(0x11A8)
#define EXYNOS_PMU_RET_OSCCLK_GATE_SYS_PWR_REG			EXYNOS_PMUREG(0x11AC)
#define EXYNOS_PMU_LOGIC_RESET_MIF_SYS_PWR_REG			EXYNOS_PMUREG(0x11B0)
#define EXYNOS_PMU_OSCCLK_GATE_MIF_SYS_PWR_REG			EXYNOS_PMUREG(0x11B4)
#define EXYNOS_PMU_SLEEP_RESET_MIF_SYS_PWR_REG			EXYNOS_PMUREG(0x11B8)
#define EXYNOS_PMU_RET_OSCCLK_GATE_MIF_SYS_PWR_REG		EXYNOS_PMUREG(0x11BC)
#define EXYNOS_PMU_MEMORY_TOP_SYS_PWR_REG			EXYNOS_PMUREG(0x11C0)
#define EXYNOS_PMU_MEMORY_IMEM_SYS_PWR_REG			EXYNOS_PMUREG(0x11E0)
#define EXYNOS_PMU_RESET_ASB_MIF_SYS_PWR_REG			EXYNOS_PMUREG(0x11EC)
#define EXYNOS_PMU_LOGIC_RESET_CP_SYS_PWR_REG			EXYNOS_PMUREG(0x11F0)
#define EXYNOS_PMU_RESET_ASB_CP_SYS_PWR_REG			EXYNOS_PMUREG(0x11F4)
#define EXYNOS_PMU_TCXO_GATE_SYS_PWR_REG			EXYNOS_PMUREG(0x11F8)
#define EXYNOS_PMU_CLEANY_BUS_SYS_PWR_REG			EXYNOS_PMUREG(0x11FC)
#define EXYNOS_PMU_PAD_RETENTION_LPDDR3_SYS_PWR_REG		EXYNOS_PMUREG(0x1200)
#define EXYNOS_PMU_PAD_RETENTION_AUD_SYS_PWR_REG		EXYNOS_PMUREG(0x1204)
#define EXYNOS_PMU_PAD_RETENTION_JTAG_SYS_PWR_REG		EXYNOS_PMUREG(0x1208)
#define EXYNOS_PMU_PAD_RETENTION_MMC2_SYS_PWR_REG		EXYNOS_PMUREG(0x1218)
#define EXYNOS_PMU_PAD_RETENTION_TOP_SYS_PWR_REG		EXYNOS_PMUREG(0x1220)
#define EXYNOS_PMU_PAD_RETENTION_UART_SYS_PWR_REG		EXYNOS_PMUREG(0x1224)
#define EXYNOS_PMU_PAD_RETENTION_MMC0_SYS_PWR_REG		EXYNOS_PMUREG(0x1228)
#define EXYNOS_PMU_PAD_RETENTION_MMC1_SYS_PWR_REG		EXYNOS_PMUREG(0x122C)
#define EXYNOS_PMU_PAD_RETENTION_EBIA_SYS_PWR_REG		EXYNOS_PMUREG(0x1230)
#define EXYNOS_PMU_PAD_RETENTION_EBIB_SYS_PWR_REG		EXYNOS_PMUREG(0x1234)
#define EXYNOS_PMU_PAD_RETENTION_SPI_SYS_PWR_REG		EXYNOS_PMUREG(0x1238)
#define EXYNOS_PMU_PAD_RETENTION_MIF_SYS_PWR_REG		EXYNOS_PMUREG(0x123C)
#define EXYNOS_PMU_PAD_ISOLATION_SYS_PWR_REG			EXYNOS_PMUREG(0x1240)
#define EXYNOS_PMU_PAD_RETENTION_USBXTI_SYS_PWR_REG		EXYNOS_PMUREG(0x1244)
#define EXYNOS_PMU_PAD_RETENTION_BOOTLDO_SYS_PWR_REG		EXYNOS_PMUREG(0x1248)
#define EXYNOS_PMU_PAD_ISOLATION_MIF_SYS_PWR_REG		EXYNOS_PMUREG(0x1250)
#define EXYNOS_PMU_PAD_ALV_SEL_SYS_PWR_REG			EXYNOS_PMUREG(0x1260)
#define EXYNOS_PMU_XXTI_SYS_PWR_REG				EXYNOS_PMUREG(0x1284)
#define EXYNOS_PMU_USBXTI_SYS_PWR_REG				EXYNOS_PMUREG(0x128C)
#define EXYNOS_PMU_EXT_REGULATOR_SYS_PWR_REG			EXYNOS_PMUREG(0x12C0)
#define EXYNOS_PMU_EXT_REGULATOR_MIF_SYS_PWR_REG		EXYNOS_PMUREG(0x12C4)
#define EXYNOS_PMU_GPIO_MODE_SYS_PWR_REG			EXYNOS_PMUREG(0x1300)
#define EXYNOS_PMU_GPIO_MODE_MIF_SYS_PWR_REG			EXYNOS_PMUREG(0x1320)
#define EXYNOS_PMU_GPIO_MODE_AUD_SYS_PWR_REG			EXYNOS_PMUREG(0x1340)
#define EXYNOS_PMU_G3D_SYS_PWR_REG				EXYNOS_PMUREG(0x140C)
#define EXYNOS_PMU_DISP_SYS_PWR_REG				EXYNOS_PMUREG(0x1410)
#define EXYNOS_PMU_AUD_SYS_PWR_REG				EXYNOS_PMUREG(0x1418)
#define EXYNOS_PMU_ISP_SYS_PWR_REG				EXYNOS_PMUREG(0x1428)
#define EXYNOS_PMU_MFC_SYS_PWR_REG				EXYNOS_PMUREG(0x1430)
#define EXYNOS_PMU_CLKRUN_CMU_G3D_SYS_PWR_REG			EXYNOS_PMUREG(0x144C)
#define EXYNOS_PMU_CLKRUN_CMU_DISP_SYS_PWR_REG			EXYNOS_PMUREG(0x1450)
#define EXYNOS_PMU_CLKRUN_CMU_AUD_SYS_PWR_REG			EXYNOS_PMUREG(0x1458)
#define EXYNOS_PMU_CLKRUN_CMU_ISP_SYS_PWR_REG			EXYNOS_PMUREG(0x1468)
#define EXYNOS_PMU_CLKRUN_CMU_MFCMSCL_SYS_PWR_REG		EXYNOS_PMUREG(0x1470)
#define EXYNOS_PMU_CLKSTOP_CMU_G3D_SYS_PWR_REG			EXYNOS_PMUREG(0x148C)
#define EXYNOS_PMU_CLKSTOP_CMU_DISP_SYS_PWR_REG			EXYNOS_PMUREG(0x1490)
#define EXYNOS_PMU_CLKSTOP_CMU_AUD_SYS_PWR_REG			EXYNOS_PMUREG(0x1498)
#define EXYNOS_PMU_CLKSTOP_CMU_ISP_SYS_PWR_REG			EXYNOS_PMUREG(0x14A8)
#define EXYNOS_PMU_CLKSTOP_CMU_MFCMSCL_SYS_PWR_REG		EXYNOS_PMUREG(0x14B0)
#define EXYNOS_PMU_DISABLE_PLL_CMU_G3D_SYS_PWR_REG		EXYNOS_PMUREG(0x14CC)
#define EXYNOS_PMU_DISABLE_PLL_CMU_DISP_SYS_PWR_REG		EXYNOS_PMUREG(0x14D0)
#define EXYNOS_PMU_DISABLE_PLL_CMU_AUD_SYS_PWR_REG		EXYNOS_PMUREG(0x14D8)
#define EXYNOS_PMU_DISABLE_PLL_CMU_ISP_SYS_PWR_REG		EXYNOS_PMUREG(0x14E8)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MFCMSCL_SYS_PWR_REG		EXYNOS_PMUREG(0x14F0)
#define EXYNOS_PMU_RESET_LOGIC_G3D_SYS_PWR_REG			EXYNOS_PMUREG(0x150C)
#define EXYNOS_PMU_RESET_LOGIC_DISP_SYS_PWR_REG			EXYNOS_PMUREG(0x1510)
#define EXYNOS_PMU_RESET_LOGIC_AUD_SYS_PWR_REG			EXYNOS_PMUREG(0x1518)
#define EXYNOS_PMU_RESET_LOGIC_ISP_SYS_PWR_REG			EXYNOS_PMUREG(0x1528)
#define EXYNOS_PMU_RESET_LOGIC_MFCMSCL_SYS_PWR_REG		EXYNOS_PMUREG(0x1530)
#define EXYNOS_PMU_RESET_CMU_G3D_SYS_PWR_REG			EXYNOS_PMUREG(0x158C)
#define EXYNOS_PMU_RESET_CMU_DISP_SYS_PWR_REG			EXYNOS_PMUREG(0x1590)
#define EXYNOS_PMU_RESET_CMU_AUD_SYS_PWR_REG			EXYNOS_PMUREG(0x1598)
#define EXYNOS_PMU_RESET_CMU_ISP_SYS_PWR_REG			EXYNOS_PMUREG(0x15A8)
#define EXYNOS_PMU_RESET_CMU_MFCMSCL_SYS_PWR_REG		EXYNOS_PMUREG(0x15B0)

/* BLK_ALIVE: Local power control - CPU/APL/CORTEXM3/A7IS/L2 */
#define EXYNOS_PMU_CPU_CPU0_CONFIGURATION			EXYNOS_PMUREG(0x2000)
#define EXYNOS_PMU_CPU_CPU0_STATUS				EXYNOS_PMUREG(0x2004)
#define EXYNOS_PMU_CPU_CPU0_OPTION				EXYNOS_PMUREG(0x2008)
#define EXYNOS_PMU_CPU_CPU0_RESET				EXYNOS_PMUREG(0x200C)
#define EXYNOS_PMU_CPU_CPU0_DURATION0				EXYNOS_PMUREG(0x2010)
#define EXYNOS_PMU_CPU_CPU0_DURATION1				EXYNOS_PMUREG(0x2014)
#define EXYNOS_PMU_CPU_CPU0_DURATION2				EXYNOS_PMUREG(0x2018)
#define EXYNOS_PMU_CPU_CPU0_DURATION3				EXYNOS_PMUREG(0x201C)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_LOCAL_CONFIGURATION		EXYNOS_PMUREG(0x2020)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_LOCAL_STATUS		EXYNOS_PMUREG(0x2024)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_LOCAL_OPTION		EXYNOS_PMUREG(0x2028)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_LOCAL_DURATION0		EXYNOS_PMUREG(0x2030)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_LOCAL_DURATION1		EXYNOS_PMUREG(0x2034)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_LOCAL_DURATION2		EXYNOS_PMUREG(0x2038)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_LOCAL_DURATION3		EXYNOS_PMUREG(0x203C)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CENTRAL_CONFIGURATION	EXYNOS_PMUREG(0x2040)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CENTRAL_STATUS		EXYNOS_PMUREG(0x2044)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CENTRAL_OPTION		EXYNOS_PMUREG(0x2048)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CENTRAL_DURATION0		EXYNOS_PMUREG(0x2050)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CENTRAL_DURATION1		EXYNOS_PMUREG(0x2054)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CENTRAL_DURATION2		EXYNOS_PMUREG(0x2058)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CENTRAL_DURATION3		EXYNOS_PMUREG(0x205C)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CPUSEQUENCER_CONFIGURATION	EXYNOS_PMUREG(0x2060)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CPUSEQUENCER_STATUS		EXYNOS_PMUREG(0x2064)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CPUSEQUENCER_OPTION		EXYNOS_PMUREG(0x2068)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CPUSEQUENCER_DURATION0	EXYNOS_PMUREG(0x2070)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CPUSEQUENCER_DURATION1	EXYNOS_PMUREG(0x2074)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CPUSEQUENCER_DURATION2	EXYNOS_PMUREG(0x2078)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU0_CPUSEQUENCER_DURATION3	EXYNOS_PMUREG(0x207C)
#define EXYNOS_PMU_CPU_CPU1_CONFIGURATION			EXYNOS_PMUREG(0x2080)
#define EXYNOS_PMU_CPU_CPU1_STATUS				EXYNOS_PMUREG(0x2084)
#define EXYNOS_PMU_CPU_CPU1_OPTION				EXYNOS_PMUREG(0x2088)
#define EXYNOS_PMU_CPU_CPU1_RESET				EXYNOS_PMUREG(0x208C)
#define EXYNOS_PMU_CPU_CPU1_DURATION0				EXYNOS_PMUREG(0x2090)
#define EXYNOS_PMU_CPU_CPU1_DURATION1				EXYNOS_PMUREG(0x2094)
#define EXYNOS_PMU_CPU_CPU1_DURATION2				EXYNOS_PMUREG(0x2098)
#define EXYNOS_PMU_CPU_CPU1_DURATION3				EXYNOS_PMUREG(0x209C)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_LOCAL_CONFIGURATION		EXYNOS_PMUREG(0x20A0)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_LOCAL_STATUS		EXYNOS_PMUREG(0x20A4)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_LOCAL_OPTION		EXYNOS_PMUREG(0x20A8)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_LOCAL_DURATION0		EXYNOS_PMUREG(0x20B0)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_LOCAL_DURATION1		EXYNOS_PMUREG(0x20B4)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_LOCAL_DURATION2		EXYNOS_PMUREG(0x20B8)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_LOCAL_DURATION3		EXYNOS_PMUREG(0x20BC)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CENTRAL_CONFIGURATION	EXYNOS_PMUREG(0x20C0)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CENTRAL_STATUS		EXYNOS_PMUREG(0x20C4)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CENTRAL_OPTION		EXYNOS_PMUREG(0x20C8)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CENTRAL_DURATION0		EXYNOS_PMUREG(0x20D0)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CENTRAL_DURATION1		EXYNOS_PMUREG(0x20D4)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CENTRAL_DURATION2		EXYNOS_PMUREG(0x20D8)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CENTRAL_DURATION3		EXYNOS_PMUREG(0x20DC)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CPUSEQUENCER_CONFIGURATION	EXYNOS_PMUREG(0x20E0)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CPUSEQUENCER_STATUS		EXYNOS_PMUREG(0x20E4)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CPUSEQUENCER_OPTION		EXYNOS_PMUREG(0x20E8)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CPUSEQUENCER_DURATION0	EXYNOS_PMUREG(0x20F0)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CPUSEQUENCER_DURATION1	EXYNOS_PMUREG(0x20F4)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CPUSEQUENCER_DURATION2	EXYNOS_PMUREG(0x20F8)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU1_CPUSEQUENCER_DURATION3	EXYNOS_PMUREG(0x20FC)
#define EXYNOS_PMU_CPU_CPU2_CONFIGURATION			EXYNOS_PMUREG(0x2100)
#define EXYNOS_PMU_CPU_CPU2_STATUS				EXYNOS_PMUREG(0x2104)
#define EXYNOS_PMU_CPU_CPU2_OPTION				EXYNOS_PMUREG(0x2108)
#define EXYNOS_PMU_CPU_CPU2_RESET				EXYNOS_PMUREG(0x210C)
#define EXYNOS_PMU_CPU_CPU2_DURATION0				EXYNOS_PMUREG(0x2110)
#define EXYNOS_PMU_CPU_CPU2_DURATION1				EXYNOS_PMUREG(0x2114)
#define EXYNOS_PMU_CPU_CPU2_DURATION2				EXYNOS_PMUREG(0x2118)
#define EXYNOS_PMU_CPU_CPU2_DURATION3				EXYNOS_PMUREG(0x211C)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_LOCAL_CONFIGURATION		EXYNOS_PMUREG(0x2120)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_LOCAL_STATUS		EXYNOS_PMUREG(0x2124)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_LOCAL_OPTION		EXYNOS_PMUREG(0x2128)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_LOCAL_DURATION0		EXYNOS_PMUREG(0x2130)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_LOCAL_DURATION1		EXYNOS_PMUREG(0x2134)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_LOCAL_DURATION2		EXYNOS_PMUREG(0x2138)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_LOCAL_DURATION3		EXYNOS_PMUREG(0x213C)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CENTRAL_CONFIGURATION	EXYNOS_PMUREG(0x2140)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CENTRAL_STATUS		EXYNOS_PMUREG(0x2144)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CENTRAL_OPTION		EXYNOS_PMUREG(0x2148)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CENTRAL_DURATION0		EXYNOS_PMUREG(0x2150)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CENTRAL_DURATION1		EXYNOS_PMUREG(0x2154)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CENTRAL_DURATION2		EXYNOS_PMUREG(0x2158)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CENTRAL_DURATION3		EXYNOS_PMUREG(0x215C)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CPUSEQUENCER_CONFIGURATION	EXYNOS_PMUREG(0x2160)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CPUSEQUENCER_STATUS		EXYNOS_PMUREG(0x2164)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CPUSEQUENCER_OPTION		EXYNOS_PMUREG(0x2168)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CPUSEQUENCER_DURATION0	EXYNOS_PMUREG(0x2170)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CPUSEQUENCER_DURATION1	EXYNOS_PMUREG(0x2174)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CPUSEQUENCER_DURATION2	EXYNOS_PMUREG(0x2178)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU2_CPUSEQUENCER_DURATION3	EXYNOS_PMUREG(0x217C)
#define EXYNOS_PMU_CPU_CPU3_CONFIGURATION			EXYNOS_PMUREG(0x2180)
#define EXYNOS_PMU_CPU_CPU3_STATUS				EXYNOS_PMUREG(0x2184)
#define EXYNOS_PMU_CPU_CPU3_OPTION				EXYNOS_PMUREG(0x2188)
#define EXYNOS_PMU_CPU_CPU3_RESET				EXYNOS_PMUREG(0x218C)
#define EXYNOS_PMU_CPU_CPU3_DURATION0				EXYNOS_PMUREG(0x2190)
#define EXYNOS_PMU_CPU_CPU3_DURATION1				EXYNOS_PMUREG(0x2194)
#define EXYNOS_PMU_CPU_CPU3_DURATION2				EXYNOS_PMUREG(0x2198)
#define EXYNOS_PMU_CPU_CPU3_DURATION3				EXYNOS_PMUREG(0x219C)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_LOCAL_CONFIGURATION		EXYNOS_PMUREG(0x21A0)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_LOCAL_STATUS		EXYNOS_PMUREG(0x21A4)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_LOCAL_OPTION		EXYNOS_PMUREG(0x21A8)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_LOCAL_DURATION0		EXYNOS_PMUREG(0x21B0)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_LOCAL_DURATION1		EXYNOS_PMUREG(0x21B4)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_LOCAL_DURATION2		EXYNOS_PMUREG(0x21B8)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_LOCAL_DURATION3		EXYNOS_PMUREG(0x21BC)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CENTRAL_CONFIGURATION	EXYNOS_PMUREG(0x21C0)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CENTRAL_STATUS		EXYNOS_PMUREG(0x21C4)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CENTRAL_OPTION		EXYNOS_PMUREG(0x21C8)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CENTRAL_DURATION0		EXYNOS_PMUREG(0x21D0)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CENTRAL_DURATION1		EXYNOS_PMUREG(0x21D4)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CENTRAL_DURATION2		EXYNOS_PMUREG(0x21D8)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CENTRAL_DURATION3		EXYNOS_PMUREG(0x21DC)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CPUSEQUENCER_CONFIGURATION	EXYNOS_PMUREG(0x21E0)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CPUSEQUENCER_STATUS		EXYNOS_PMUREG(0x21E4)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CPUSEQUENCER_OPTION		EXYNOS_PMUREG(0x21E8)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CPUSEQUENCER_DURATION0	EXYNOS_PMUREG(0x21F0)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CPUSEQUENCER_DURATION1	EXYNOS_PMUREG(0x21F4)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CPUSEQUENCER_DURATION2	EXYNOS_PMUREG(0x21F8)
#define EXYNOS_PMU_DIS_IRQ_CPU_CPU3_CPUSEQUENCER_DURATION3	EXYNOS_PMUREG(0x21FC)
#define EXYNOS_PMU_ARM_CORE_DURATION(_nr)			(EXYNOS7580_CPU_CPU0_DURATION0 \
									+ ((_nr) * 0x80))
#define EXYNOS_PMU_APL_CPU0_CONFIGURATION			EXYNOS_PMUREG(0x2200)
#define EXYNOS_PMU_APL_CPU0_STATUS				EXYNOS_PMUREG(0x2204)
#define EXYNOS_PMU_APL_CPU0_OPTION				EXYNOS_PMUREG(0x2208)
#define EXYNOS_PMU_APL_CPU0_RESET				EXYNOS_PMUREG(0x220C)
#define EXYNOS_PMU_APL_CPU0_DURATION0				EXYNOS_PMUREG(0x2210)
#define EXYNOS_PMU_APL_CPU0_DURATION1				EXYNOS_PMUREG(0x2214)
#define EXYNOS_PMU_APL_CPU0_DURATION2				EXYNOS_PMUREG(0x2218)
#define EXYNOS_PMU_APL_CPU0_DURATION3				EXYNOS_PMUREG(0x221C)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_LOCAL_CONFIGURATION		EXYNOS_PMUREG(0x2220)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_LOCAL_STATUS		EXYNOS_PMUREG(0x2224)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_LOCAL_OPTION		EXYNOS_PMUREG(0x2228)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_LOCAL_DURATION0		EXYNOS_PMUREG(0x2230)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_LOCAL_DURATION1		EXYNOS_PMUREG(0x2234)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_LOCAL_DURATION2		EXYNOS_PMUREG(0x2238)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_LOCAL_DURATION3		EXYNOS_PMUREG(0x223C)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CENTRAL_CONFIGURATION	EXYNOS_PMUREG(0x2240)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CENTRAL_STATUS		EXYNOS_PMUREG(0x2244)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CENTRAL_OPTION		EXYNOS_PMUREG(0x2248)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CENTRAL_DURATION0		EXYNOS_PMUREG(0x2250)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CENTRAL_DURATION1		EXYNOS_PMUREG(0x2254)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CENTRAL_DURATION2		EXYNOS_PMUREG(0x2258)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CENTRAL_DURATION3		EXYNOS_PMUREG(0x225C)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CPUSEQUENCER_CONFIGURATION	EXYNOS_PMUREG(0x2260)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CPUSEQUENCER_STATUS		EXYNOS_PMUREG(0x2264)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CPUSEQUENCER_OPTION		EXYNOS_PMUREG(0x2268)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CPUSEQUENCER_DURATION0	EXYNOS_PMUREG(0x2270)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CPUSEQUENCER_DURATION1	EXYNOS_PMUREG(0x2274)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CPUSEQUENCER_DURATION2	EXYNOS_PMUREG(0x2278)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU0_CPUSEQUENCER_DURATION3	EXYNOS_PMUREG(0x227C)
#define EXYNOS_PMU_APL_CPU1_CONFIGURATION			EXYNOS_PMUREG(0x2280)
#define EXYNOS_PMU_APL_CPU1_STATUS				EXYNOS_PMUREG(0x2284)
#define EXYNOS_PMU_APL_CPU1_OPTION				EXYNOS_PMUREG(0x2288)
#define EXYNOS_PMU_APL_CPU1_RESET				EXYNOS_PMUREG(0x228C)
#define EXYNOS_PMU_APL_CPU1_DURATION0				EXYNOS_PMUREG(0x2290)
#define EXYNOS_PMU_APL_CPU1_DURATION1				EXYNOS_PMUREG(0x2294)
#define EXYNOS_PMU_APL_CPU1_DURATION2				EXYNOS_PMUREG(0x2298)
#define EXYNOS_PMU_APL_CPU1_DURATION3				EXYNOS_PMUREG(0x229C)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_LOCAL_CONFIGURATION		EXYNOS_PMUREG(0x22A0)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_LOCAL_STATUS		EXYNOS_PMUREG(0x22A4)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_LOCAL_OPTION		EXYNOS_PMUREG(0x22A8)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_LOCAL_DURATION0		EXYNOS_PMUREG(0x22B0)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_LOCAL_DURATION1		EXYNOS_PMUREG(0x22B4)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_LOCAL_DURATION2		EXYNOS_PMUREG(0x22B8)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_LOCAL_DURATION3		EXYNOS_PMUREG(0x22BC)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CENTRAL_CONFIGURATION	EXYNOS_PMUREG(0x22C0)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CENTRAL_STATUS		EXYNOS_PMUREG(0x22C4)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CENTRAL_OPTION		EXYNOS_PMUREG(0x22C8)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CENTRAL_DURATION0		EXYNOS_PMUREG(0x22D0)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CENTRAL_DURATION1		EXYNOS_PMUREG(0x22D4)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CENTRAL_DURATION2		EXYNOS_PMUREG(0x22D8)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CENTRAL_DURATION3		EXYNOS_PMUREG(0x22DC)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CPUSEQUENCER_CONFIGURATION	EXYNOS_PMUREG(0x22E0)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CPUSEQUENCER_STATUS		EXYNOS_PMUREG(0x22E4)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CPUSEQUENCER_OPTION		EXYNOS_PMUREG(0x22E8)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CPUSEQUENCER_DURATION0	EXYNOS_PMUREG(0x22F0)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CPUSEQUENCER_DURATION1	EXYNOS_PMUREG(0x22F4)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CPUSEQUENCER_DURATION2	EXYNOS_PMUREG(0x22F8)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU1_CPUSEQUENCER_DURATION3	EXYNOS_PMUREG(0x22FC)
#define EXYNOS_PMU_APL_CPU2_CONFIGURATION			EXYNOS_PMUREG(0x2300)
#define EXYNOS_PMU_APL_CPU2_STATUS				EXYNOS_PMUREG(0x2304)
#define EXYNOS_PMU_APL_CPU2_OPTION				EXYNOS_PMUREG(0x2308)
#define EXYNOS_PMU_APL_CPU2_RESET				EXYNOS_PMUREG(0x230C)
#define EXYNOS_PMU_APL_CPU2_DURATION0				EXYNOS_PMUREG(0x2310)
#define EXYNOS_PMU_APL_CPU2_DURATION1				EXYNOS_PMUREG(0x2314)
#define EXYNOS_PMU_APL_CPU2_DURATION2				EXYNOS_PMUREG(0x2318)
#define EXYNOS_PMU_APL_CPU2_DURATION3				EXYNOS_PMUREG(0x231C)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_LOCAL_CONFIGURATION		EXYNOS_PMUREG(0x2320)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_LOCAL_STATUS		EXYNOS_PMUREG(0x2324)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_LOCAL_OPTION		EXYNOS_PMUREG(0x2328)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_LOCAL_DURATION0		EXYNOS_PMUREG(0x2330)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_LOCAL_DURATION1		EXYNOS_PMUREG(0x2334)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_LOCAL_DURATION2		EXYNOS_PMUREG(0x2338)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_LOCAL_DURATION3		EXYNOS_PMUREG(0x233C)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CENTRAL_CONFIGURATION	EXYNOS_PMUREG(0x2340)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CENTRAL_STATUS		EXYNOS_PMUREG(0x2344)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CENTRAL_OPTION		EXYNOS_PMUREG(0x2348)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CENTRAL_DURATION0		EXYNOS_PMUREG(0x2350)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CENTRAL_DURATION1		EXYNOS_PMUREG(0x2354)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CENTRAL_DURATION2		EXYNOS_PMUREG(0x2358)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CENTRAL_DURATION3		EXYNOS_PMUREG(0x235C)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CPUSEQUENCER_CONFIGURATION	EXYNOS_PMUREG(0x2360)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CPUSEQUENCER_STATUS		EXYNOS_PMUREG(0x2364)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CPUSEQUENCER_OPTION		EXYNOS_PMUREG(0x2368)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CPUSEQUENCER_DURATION0	EXYNOS_PMUREG(0x2370)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CPUSEQUENCER_DURATION1	EXYNOS_PMUREG(0x2374)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CPUSEQUENCER_DURATION2	EXYNOS_PMUREG(0x2378)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU2_CPUSEQUENCER_DURATION3	EXYNOS_PMUREG(0x237C)
#define EXYNOS_PMU_APL_CPU3_CONFIGURATION			EXYNOS_PMUREG(0x2380)
#define EXYNOS_PMU_APL_CPU3_STATUS				EXYNOS_PMUREG(0x2384)
#define EXYNOS_PMU_APL_CPU3_OPTION				EXYNOS_PMUREG(0x2388)
#define EXYNOS_PMU_APL_CPU3_RESET				EXYNOS_PMUREG(0x238C)
#define EXYNOS_PMU_APL_CPU3_DURATION0				EXYNOS_PMUREG(0x2390)
#define EXYNOS_PMU_APL_CPU3_DURATION1				EXYNOS_PMUREG(0x2394)
#define EXYNOS_PMU_APL_CPU3_DURATION2				EXYNOS_PMUREG(0x2398)
#define EXYNOS_PMU_APL_CPU3_DURATION3				EXYNOS_PMUREG(0x239C)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_LOCAL_CONFIGURATION		EXYNOS_PMUREG(0x23A0)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_LOCAL_STATUS		EXYNOS_PMUREG(0x23A4)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_LOCAL_OPTION		EXYNOS_PMUREG(0x23A8)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_LOCAL_DURATION0		EXYNOS_PMUREG(0x23B0)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_LOCAL_DURATION1		EXYNOS_PMUREG(0x23B4)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_LOCAL_DURATION2		EXYNOS_PMUREG(0x23B8)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_LOCAL_DURATION3		EXYNOS_PMUREG(0x23BC)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CENTRAL_CONFIGURATION	EXYNOS_PMUREG(0x23C0)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CENTRAL_STATUS		EXYNOS_PMUREG(0x23C4)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CENTRAL_OPTION		EXYNOS_PMUREG(0x23C8)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CENTRAL_DURATION0		EXYNOS_PMUREG(0x23D0)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CENTRAL_DURATION1		EXYNOS_PMUREG(0x23D4)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CENTRAL_DURATION2		EXYNOS_PMUREG(0x23D8)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CENTRAL_DURATION3		EXYNOS_PMUREG(0x23DC)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CPUSEQUENCER_CONFIGURATION	EXYNOS_PMUREG(0x23E0)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CPUSEQUENCER_STATUS		EXYNOS_PMUREG(0x23E4)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CPUSEQUENCER_OPTION		EXYNOS_PMUREG(0x23E8)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CPUSEQUENCER_DURATION0	EXYNOS_PMUREG(0x23F0)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CPUSEQUENCER_DURATION1	EXYNOS_PMUREG(0x23F4)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CPUSEQUENCER_DURATION2	EXYNOS_PMUREG(0x23F8)
#define EXYNOS_PMU_DIS_IRQ_APL_CPU3_CPUSEQUENCER_DURATION3	EXYNOS_PMUREG(0x23FC)
#define EXYNOS_PMU_CPU_CONFIGURATION(_nr)			(EXYNOS_PMU_CPU_CPU0_CONFIGURATION \
									+ ((_nr) * 0x80))
#define EXYNOS_PMU_CPU_OPTION(_nr)				(EXYNOS_PMU_CPU_CPU0_OPTION \
									+ ((_nr) * 0x80))
#define EXYNOS_PMU_CPU_STATUS(_nr)				(EXYNOS_PMU_CPU_CPU0_STATUS \
									+ ((_nr) * 0x80))
#define EXYNOS_PMU_CPU_DURATION0(_nr)				(EXYNOS_PMU_CPU_CPU0_DURATION0 \
									+ ((_nr) * 0x80))
#define EXYNOS_PMU_CPU_NONCPU_CONFIGURATION			EXYNOS_PMUREG(0x2400)
#define EXYNOS_PMU_CPU_NONCPU_STATUS				EXYNOS_PMUREG(0x2404)
#define EXYNOS_PMU_CPU_NONCPU_OPTION				EXYNOS_PMUREG(0x2408)
#define EXYNOS_PMU_CPU_NONCPU_RESET				EXYNOS_PMUREG(0x240C)
#define EXYNOS_PMU_CPU_NONCPU_DURATION0				EXYNOS_PMUREG(0x2410)
#define EXYNOS_PMU_CPU_NONCPU_DURATION1				EXYNOS_PMUREG(0x2414)
#define EXYNOS_PMU_CPU_NONCPU_DURATION2				EXYNOS_PMUREG(0x2418)
#define EXYNOS_PMU_CPU_NONCPU_DURATION3				EXYNOS_PMUREG(0x241C)
#define EXYNOS_PMU_APL_NONCPU_CONFIGURATION			EXYNOS_PMUREG(0x2420)
#define EXYNOS_PMU_APL_NONCPU_STATUS				EXYNOS_PMUREG(0x2424)
#define EXYNOS_PMU_APL_NONCPU_OPTION				EXYNOS_PMUREG(0x2428)
#define EXYNOS_PMU_APL_NONCPU_RESET				EXYNOS_PMUREG(0x242C)
#define EXYNOS_PMU_APL_NONCPU_DURATION0				EXYNOS_PMUREG(0x2430)
#define EXYNOS_PMU_APL_NONCPU_DURATION1				EXYNOS_PMUREG(0x2434)
#define EXYNOS_PMU_APL_NONCPU_DURATION2				EXYNOS_PMUREG(0x2438)
#define EXYNOS_PMU_APL_NONCPU_DURATION3				EXYNOS_PMUREG(0x243C)
#define EXYNOS_PMU_NONCPU_STATUS(_nr)				(EXYNOS_PMU_CPU_NONCPU_STATUS \
									+ ((_nr) * 0x20))
#define EXYNOS_PMU_CPU_CPUSEQUENCER_CONFIGURATION		EXYNOS_PMUREG(0x2480)
#define EXYNOS_PMU_CPU_CPUSEQUENCER_STATUS			EXYNOS_PMUREG(0x2484)
#define EXYNOS_PMU_CPU_CPUSEQUENCER_OPTION			EXYNOS_PMUREG(0x2488)
#define EXYNOS_PMU_CPU_CPUSEQUENCER_RESET			EXYNOS_PMUREG(0x248C)
#define EXYNOS_PMU_CPU_CPUSEQUENCER_DURATION0			EXYNOS_PMUREG(0x2490)
#define EXYNOS_PMU_CPU_CPUSEQUENCER_DURATION1			EXYNOS_PMUREG(0x2494)
#define EXYNOS_PMU_CPU_CPUSEQUENCER_DURATION2			EXYNOS_PMUREG(0x2498)
#define EXYNOS_PMU_CPU_CPUSEQUENCER_DURATION3			EXYNOS_PMUREG(0x249C)
#define EXYNOS_PMU_APL_CPUSEQUENCER_CONFIGURATION		EXYNOS_PMUREG(0x24A0)
#define EXYNOS_PMU_APL_CPUSEQUENCER_STATUS			EXYNOS_PMUREG(0x24A4)
#define EXYNOS_PMU_APL_CPUSEQUENCER_OPTION			EXYNOS_PMUREG(0x24A8)
#define EXYNOS_PMU_APL_CPUSEQUENCER_RESET			EXYNOS_PMUREG(0x24AC)
#define EXYNOS_PMU_APL_CPUSEQUENCER_DURATION0			EXYNOS_PMUREG(0x24B0)
#define EXYNOS_PMU_APL_CPUSEQUENCER_DURATION1			EXYNOS_PMUREG(0x24B4)
#define EXYNOS_PMU_APL_CPUSEQUENCER_DURATION2			EXYNOS_PMUREG(0x24B8)
#define EXYNOS_PMU_APL_CPUSEQUENCER_DURATION3			EXYNOS_PMUREG(0x24BC)
#define EXYNOS_PMU_A5IS_CONFIGURATION				EXYNOS_PMUREG(0x2580)
#define EXYNOS_PMU_A5IS_STATUS					EXYNOS_PMUREG(0x2584)
#define EXYNOS_PMU_A5IS_OPTION					EXYNOS_PMUREG(0x2588)
#define EXYNOS_PMU_A5IS_DURATION0				EXYNOS_PMUREG(0x2590)
#define EXYNOS_PMU_A5IS_DURATION1				EXYNOS_PMUREG(0x2594)
#define EXYNOS_PMU_A5IS_DURATION2				EXYNOS_PMUREG(0x2598)
#define EXYNOS_PMU_A5IS_DURATION3				EXYNOS_PMUREG(0x259C)
#define EXYNOS_PMU_DIS_IRQ_A5IS_LOCAL_CONFIGURATION		EXYNOS_PMUREG(0x25A0)
#define EXYNOS_PMU_DIS_IRQ_A5IS_LOCAL_STATUS			EXYNOS_PMUREG(0x25A4)
#define EXYNOS_PMU_DIS_IRQ_A5IS_LOCAL_OPTION			EXYNOS_PMUREG(0x25A8)
#define EXYNOS_PMU_DIS_IRQ_A5IS_LOCAL_DURATION0			EXYNOS_PMUREG(0x25B0)
#define EXYNOS_PMU_DIS_IRQ_A5IS_LOCAL_DURATION1			EXYNOS_PMUREG(0x25B4)
#define EXYNOS_PMU_DIS_IRQ_A5IS_LOCAL_DURATION2			EXYNOS_PMUREG(0x25B8)
#define EXYNOS_PMU_DIS_IRQ_A5IS_LOCAL_DURATION3			EXYNOS_PMUREG(0x25BC)
#define EXYNOS_PMU_DIS_IRQ_A5IS_CENTRAL_CONFIGURATION		EXYNOS_PMUREG(0x25C0)
#define EXYNOS_PMU_DIS_IRQ_A5IS_CENTRAL_STATUS			EXYNOS_PMUREG(0x25C4)
#define EXYNOS_PMU_DIS_IRQ_A5IS_CENTRAL_OPTION			EXYNOS_PMUREG(0x25C8)
#define EXYNOS_PMU_DIS_IRQ_A5IS_CENTRAL_DURATION0		EXYNOS_PMUREG(0x25D0)
#define EXYNOS_PMU_DIS_IRQ_A5IS_CENTRAL_DURATION1		EXYNOS_PMUREG(0x25D4)
#define EXYNOS_PMU_DIS_IRQ_A5IS_CENTRAL_DURATION2		EXYNOS_PMUREG(0x25D8)
#define EXYNOS_PMU_DIS_IRQ_A5IS_CENTRAL_DURATION3		EXYNOS_PMUREG(0x25DC)
#define EXYNOS_PMU_CPU_L2_CONFIGURATION				EXYNOS_PMUREG(0x2600)
#define EXYNOS_PMU_CPU_L2_STATUS				EXYNOS_PMUREG(0x2604)
#define EXYNOS_PMU_CPU_L2_OPTION				EXYNOS_PMUREG(0x2608)
#define EXYNOS_PMU_CPU_L2_DURATION0				EXYNOS_PMUREG(0x2610)
#define EXYNOS_PMU_CPU_L2_DURATION1				EXYNOS_PMUREG(0x2614)
#define EXYNOS_PMU_CPU_L2_DURATION2				EXYNOS_PMUREG(0x2618)
#define EXYNOS_PMU_CPU_L2_DURATION3				EXYNOS_PMUREG(0x261C)
#define EXYNOS_PMU_APL_L2_CONFIGURATION				EXYNOS_PMUREG(0x2620)
#define EXYNOS_PMU_APL_L2_STATUS				EXYNOS_PMUREG(0x2624)
#define EXYNOS_PMU_APL_L2_OPTION				EXYNOS_PMUREG(0x2628)
#define EXYNOS_PMU_APL_L2_DURATION0				EXYNOS_PMUREG(0x2630)
#define EXYNOS_PMU_APL_L2_DURATION1				EXYNOS_PMUREG(0x2634)
#define EXYNOS_PMU_APL_L2_DURATION2				EXYNOS_PMUREG(0x2638)
#define EXYNOS_PMU_APL_L2_DURATION3				EXYNOS_PMUREG(0x263C)
#define EXYNOS_PMU_L2_CONFIGURATION(_nr)			(EXYNOS_PMU_CPU_L2_CONFIGURATION \
									+ ((_nr) * 0x20))
#define EXYNOS_PMU_L2_STATUS(_nr)				(EXYNOS_PMU_CPU_L2_STATUS \
									+ ((_nr) * 0x20))
#define EXYNOS_PMU_L2_OPTION(_nr)				(EXYNOS_PMU_CPU_L2_OPTION \
									+ ((_nr) * 0x20))

/* BLK_ALIVE: Local power control - TOP */
#define EXYNOS_PMU_CLKSTOP_CMU_TOP_CONFIGURATION		EXYNOS_PMUREG(0x2800)
#define EXYNOS_PMU_CLKSTOP_CMU_TOP_STATUS			EXYNOS_PMUREG(0x2804)
#define EXYNOS_PMU_CLKSTOP_CMU_TOP_OPTION			EXYNOS_PMUREG(0x2808)
#define EXYNOS_PMU_CLKSTOP_CMU_TOP_DURATION0			EXYNOS_PMUREG(0x2810)
#define EXYNOS_PMU_CLKSTOP_CMU_TOP_DURATION1			EXYNOS_PMUREG(0x2814)
#define EXYNOS_PMU_CLKSTOP_CMU_TOP_DURATION2			EXYNOS_PMUREG(0x2818)
#define EXYNOS_PMU_CLKSTOP_CMU_TOP_DURATION3			EXYNOS_PMUREG(0x281C)
#define EXYNOS_PMU_CLKRUN_CMU_TOP_CONFIGURATION			EXYNOS_PMUREG(0x2820)
#define EXYNOS_PMU_CLKRUN_CMU_TOP_STATUS			EXYNOS_PMUREG(0x2824)
#define EXYNOS_PMU_CLKRUN_CMU_TOP_OPTION			EXYNOS_PMUREG(0x2828)
#define EXYNOS_PMU_CLKRUN_CMU_TOP_DURATION0			EXYNOS_PMUREG(0x2830)
#define EXYNOS_PMU_CLKRUN_CMU_TOP_DURATION1			EXYNOS_PMUREG(0x2834)
#define EXYNOS_PMU_CLKRUN_CMU_TOP_DURATION2			EXYNOS_PMUREG(0x2838)
#define EXYNOS_PMU_CLKRUN_CMU_TOP_DURATION3			EXYNOS_PMUREG(0x283C)
#define EXYNOS_PMU_RESET_CMU_TOP_CONFIGURATION			EXYNOS_PMUREG(0x2860)
#define EXYNOS_PMU_RESET_CMU_TOP_STATUS				EXYNOS_PMUREG(0x2864)
#define EXYNOS_PMU_RESET_CMU_TOP_OPTION				EXYNOS_PMUREG(0x2868)
#define EXYNOS_PMU_RESET_CMU_TOP_DURATION0			EXYNOS_PMUREG(0x2870)
#define EXYNOS_PMU_RESET_CMU_TOP_DURATION1			EXYNOS_PMUREG(0x2874)
#define EXYNOS_PMU_RESET_CMU_TOP_DURATION2			EXYNOS_PMUREG(0x2878)
#define EXYNOS_PMU_RESET_CMU_TOP_DURATION3			EXYNOS_PMUREG(0x287C)
#define EXYNOS_PMU_RESET_CPUCLKSTOP_CONFIGURATION		EXYNOS_PMUREG(0x28E0)
#define EXYNOS_PMU_RESET_CPUCLKSTOP_STATUS			EXYNOS_PMUREG(0x28E4)
#define EXYNOS_PMU_RESET_CPUCLKSTOP_OPTION			EXYNOS_PMUREG(0x28E8)
#define EXYNOS_PMU_RESET_CPUCLKSTOP_DURATION0			EXYNOS_PMUREG(0x28F0)
#define EXYNOS_PMU_RESET_CPUCLKSTOP_DURATION1			EXYNOS_PMUREG(0x28F4)
#define EXYNOS_PMU_RESET_CPUCLKSTOP_DURATION2			EXYNOS_PMUREG(0x28F8)
#define EXYNOS_PMU_RESET_CPUCLKSTOP_DURATION3			EXYNOS_PMUREG(0x28FC)
#define EXYNOS_PMU_CLKSTOP_CMU_MIF_CONFIGURATION		EXYNOS_PMUREG(0x2900)
#define EXYNOS_PMU_CLKSTOP_CMU_MIF_STATUS			EXYNOS_PMUREG(0x2904)
#define EXYNOS_PMU_CLKSTOP_CMU_MIF_OPTION			EXYNOS_PMUREG(0x2908)
#define EXYNOS_PMU_CLKSTOP_CMU_MIF_DURATION0			EXYNOS_PMUREG(0x2910)
#define EXYNOS_PMU_CLKSTOP_CMU_MIF_DURATION1			EXYNOS_PMUREG(0x2914)
#define EXYNOS_PMU_CLKSTOP_CMU_MIF_DURATION2			EXYNOS_PMUREG(0x2918)
#define EXYNOS_PMU_CLKSTOP_CMU_MIF_DURATION3			EXYNOS_PMUREG(0x291C)
#define EXYNOS_PMU_CLKRUN_CMU_MIF_CONFIGURATION			EXYNOS_PMUREG(0x2920)
#define EXYNOS_PMU_CLKRUN_CMU_MIF_STATUS			EXYNOS_PMUREG(0x2924)
#define EXYNOS_PMU_CLKRUN_CMU_MIF_OPTION			EXYNOS_PMUREG(0x2928)
#define EXYNOS_PMU_CLKRUN_CMU_MIF_DURATION0			EXYNOS_PMUREG(0x2930)
#define EXYNOS_PMU_CLKRUN_CMU_MIF_DURATION1			EXYNOS_PMUREG(0x2934)
#define EXYNOS_PMU_CLKRUN_CMU_MIF_DURATION2			EXYNOS_PMUREG(0x2938)
#define EXYNOS_PMU_CLKRUN_CMU_MIF_DURATION3			EXYNOS_PMUREG(0x293C)
#define EXYNOS_PMU_RESET_CMU_MIF_CONFIGURATION			EXYNOS_PMUREG(0x2960)
#define EXYNOS_PMU_RESET_CMU_MIF_STATUS				EXYNOS_PMUREG(0x2964)
#define EXYNOS_PMU_RESET_CMU_MIF_OPTION				EXYNOS_PMUREG(0x2968)
#define EXYNOS_PMU_RESET_CMU_MIF_DURATION0			EXYNOS_PMUREG(0x2970)
#define EXYNOS_PMU_RESET_CMU_MIF_DURATION1			EXYNOS_PMUREG(0x2974)
#define EXYNOS_PMU_RESET_CMU_MIF_DURATION2			EXYNOS_PMUREG(0x2978)
#define EXYNOS_PMU_RESET_CMU_MIF_DURATION3			EXYNOS_PMUREG(0x297C)
#define EXYNOS_PMU_DDRPHY_ISO_CONFIGURATION			EXYNOS_PMUREG(0x29A0)
#define EXYNOS_PMU_DDRPHY_ISO_STATUS				EXYNOS_PMUREG(0x29A4)
#define EXYNOS_PMU_DDRPHY_ISO_OPTION				EXYNOS_PMUREG(0x29A8)
#define EXYNOS_PMU_DDRPHY_ISO_DURATION0				EXYNOS_PMUREG(0x29B0)
#define EXYNOS_PMU_DDRPHY_ISO_DURATION1				EXYNOS_PMUREG(0x29B4)
#define EXYNOS_PMU_DDRPHY_ISO_DURATION2				EXYNOS_PMUREG(0x29B8)
#define EXYNOS_PMU_DDRPHY_ISO_DURATION3				EXYNOS_PMUREG(0x29BC)
#define EXYNOS_PMU_DDRPHY_DLLLOCK_CONFIGURATION			EXYNOS_PMUREG(0x29C0)
#define EXYNOS_PMU_DDRPHY_DLLLOCK_STATUS			EXYNOS_PMUREG(0x29C4)
#define EXYNOS_PMU_DDRPHY_DLLLOCK_OPTION			EXYNOS_PMUREG(0x29C8)
#define EXYNOS_PMU_DDRPHY_DLLLOCK_DURATION0			EXYNOS_PMUREG(0x29D0)
#define EXYNOS_PMU_DDRPHY_DLLLOCK_DURATION1			EXYNOS_PMUREG(0x29D4)
#define EXYNOS_PMU_DDRPHY_DLLLOCK_DURATION2			EXYNOS_PMUREG(0x29D8)
#define EXYNOS_PMU_DDRPHY_DLLLOCK_DURATION3			EXYNOS_PMUREG(0x29DC)
#define EXYNOS_PMU_DDRPHY_DLL_CLK_CONFIGURATION			EXYNOS_PMUREG(0x29E0)
#define EXYNOS_PMU_DDRPHY_DLL_CLK_STATUS			EXYNOS_PMUREG(0x29E4)
#define EXYNOS_PMU_DDRPHY_DLL_CLK_OPTION			EXYNOS_PMUREG(0x29E8)
#define EXYNOS_PMU_DDRPHY_DLL_CLK_DURATION0			EXYNOS_PMUREG(0x29F0)
#define EXYNOS_PMU_DDRPHY_DLL_CLK_DURATION1			EXYNOS_PMUREG(0x29F4)
#define EXYNOS_PMU_DDRPHY_DLL_CLK_DURATION2			EXYNOS_PMUREG(0x29F8)
#define EXYNOS_PMU_DDRPHY_DLL_CLK_DURATION3			EXYNOS_PMUREG(0x29FC)
#define EXYNOS_PMU_DISABLE_PLL_CMU_TOP_CONFIGURATION		EXYNOS_PMUREG(0x2A00)
#define EXYNOS_PMU_DISABLE_PLL_CMU_TOP_STATUS			EXYNOS_PMUREG(0x2A04)
#define EXYNOS_PMU_DISABLE_PLL_CMU_TOP_OPTION			EXYNOS_PMUREG(0x2A08)
#define EXYNOS_PMU_DISABLE_PLL_CMU_TOP_DURATION0		EXYNOS_PMUREG(0x2A10)
#define EXYNOS_PMU_DISABLE_PLL_CMU_TOP_DURATION1		EXYNOS_PMUREG(0x2A14)
#define EXYNOS_PMU_DISABLE_PLL_CMU_TOP_DURATION2		EXYNOS_PMUREG(0x2A18)
#define EXYNOS_PMU_DISABLE_PLL_AUD_PLL_CONFIGURATION		EXYNOS_PMUREG(0x2A20)
#define EXYNOS_PMU_DISABLE_PLL_AUD_PLL_STATUS			EXYNOS_PMUREG(0x2A24)
#define EXYNOS_PMU_DISABLE_PLL_AUD_PLL_OPTION			EXYNOS_PMUREG(0x2A28)
#define EXYNOS_PMU_DISABLE_PLL_AUD_PLL_DURATION0		EXYNOS_PMUREG(0x2A30)
#define EXYNOS_PMU_DISABLE_PLL_AUD_PLL_DURATION1		EXYNOS_PMUREG(0x2A34)
#define EXYNOS_PMU_DISABLE_PLL_AUD_PLL_DURATION2		EXYNOS_PMUREG(0x2A38)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MIF_CONFIGURATION		EXYNOS_PMUREG(0x2B00)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MIF_STATUS			EXYNOS_PMUREG(0x2B04)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MIF_OPTION			EXYNOS_PMUREG(0x2B08)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MIF_DURATION0		EXYNOS_PMUREG(0x2B10)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MIF_DURATION1		EXYNOS_PMUREG(0x2B14)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MIF_DURATION2		EXYNOS_PMUREG(0x2B18)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MIF_DURATION3		EXYNOS_PMUREG(0x2B1C)
#define EXYNOS_PMU_DISABLE_PLL_LPC_MODE_CONFIGURATION		EXYNOS_PMUREG(0x2B20)
#define EXYNOS_PMU_DISABLE_PLL_LPC_MODE_STATUS			EXYNOS_PMUREG(0x2B24)
#define EXYNOS_PMU_DISABLE_PLL_LPC_MODE_OPTION			EXYNOS_PMUREG(0x2B28)
#define EXYNOS_PMU_DISABLE_PLL_LPC_MODE_DURATION0		EXYNOS_PMUREG(0x2B30)
#define EXYNOS_PMU_DISABLE_PLL_LPC_MODE_DURATION1		EXYNOS_PMUREG(0x2B34)
#define EXYNOS_PMU_DISABLE_PLL_LPC_MODE_DURATION2		EXYNOS_PMUREG(0x2B38)
#define EXYNOS_PMU_DISABLE_PLL_LPC_MODE_DURATION3		EXYNOS_PMUREG(0x2B3C)
#define EXYNOS_PMU_OSCCLK_GATE_CPU_CONFIGURATION		EXYNOS_PMUREG(0x2B80)
#define EXYNOS_PMU_OSCCLK_GATE_CPU_STATUS			EXYNOS_PMUREG(0x2B84)
#define EXYNOS_PMU_OSCCLK_GATE_CPU_OPTION			EXYNOS_PMUREG(0x2B88)
#define EXYNOS_PMU_OSCCLK_GATE_CPU_DURATION0			EXYNOS_PMUREG(0x2B90)
#define EXYNOS_PMU_OSCCLK_GATE_CPU_DURATION1			EXYNOS_PMUREG(0x2B94)
#define EXYNOS_PMU_OSCCLK_GATE_CPU_DURATION2			EXYNOS_PMUREG(0x2B98)
#define EXYNOS_PMU_OSCCLK_GATE_CPU_DURATION3			EXYNOS_PMUREG(0x2B9C)
#define EXYNOS_PMU_TOP_BUS_CONFIGURATION			EXYNOS_PMUREG(0x2C00)
#define EXYNOS_PMU_TOP_BUS_STATUS				EXYNOS_PMUREG(0x2C04)
#define EXYNOS_PMU_TOP_BUS_OPTION				EXYNOS_PMUREG(0x2C08)
#define EXYNOS_PMU_TOP_BUS_DURATION0				EXYNOS_PMUREG(0x2C10)
#define EXYNOS_PMU_TOP_BUS_DURATION1				EXYNOS_PMUREG(0x2C14)
#define EXYNOS_PMU_TOP_BUS_DURATION2				EXYNOS_PMUREG(0x2C18)
#define EXYNOS_PMU_TOP_BUS_DURATION3				EXYNOS_PMUREG(0x2C1C)
#define EXYNOS_PMU_TOP_RETENTION_CONFIGURATION			EXYNOS_PMUREG(0x2C20)
#define EXYNOS_PMU_TOP_RETENTION_STATUS				EXYNOS_PMUREG(0x2C24)
#define EXYNOS_PMU_TOP_RETENTION_OPTION				EXYNOS_PMUREG(0x2C28)
#define EXYNOS_PMU_TOP_RETENTION_DURATION0			EXYNOS_PMUREG(0x2C30)
#define EXYNOS_PMU_TOP_RETENTION_DURATION1			EXYNOS_PMUREG(0x2C34)
#define EXYNOS_PMU_TOP_RETENTION_DURATION2			EXYNOS_PMUREG(0x2C38)
#define EXYNOS_PMU_TOP_RETENTION_DURATION3			EXYNOS_PMUREG(0x2C3C)
#define EXYNOS_PMU_TOP_PWR_CONFIGURATION			EXYNOS_PMUREG(0x2C40)
#define EXYNOS_PMU_TOP_PWR_STATUS				EXYNOS_PMUREG(0x2C44)
#define EXYNOS_PMU_TOP_PWR_OPTION				EXYNOS_PMUREG(0x2C48)
#define EXYNOS_PMU_TOP_PWR_DURATION0				EXYNOS_PMUREG(0x2C50)
#define EXYNOS_PMU_TOP_PWR_DURATION1				EXYNOS_PMUREG(0x2C54)
#define EXYNOS_PMU_TOP_PWR_DURATION2				EXYNOS_PMUREG(0x2C58)
#define EXYNOS_PMU_TOP_PWR_DURATION3				EXYNOS_PMUREG(0x2C5C)
#define EXYNOS_PMU_TOP_RETENTION_CPU_CONFIGURATION		EXYNOS_PMUREG(0x2C60)
#define EXYNOS_PMU_TOP_RETENTION_CPU_STATUS			EXYNOS_PMUREG(0x2C64)
#define EXYNOS_PMU_TOP_RETENTION_CPU_OPTION			EXYNOS_PMUREG(0x2C68)
#define EXYNOS_PMU_TOP_RETENTION_CPU_DURATION0			EXYNOS_PMUREG(0x2C70)
#define EXYNOS_PMU_TOP_RETENTION_CPU_DURATION1			EXYNOS_PMUREG(0x2C74)
#define EXYNOS_PMU_TOP_RETENTION_CPU_DURATION2			EXYNOS_PMUREG(0x2C78)
#define EXYNOS_PMU_TOP_RETENTION_CPU_DURATION3			EXYNOS_PMUREG(0x2C7C)
#define EXYNOS_PMU_TOP_BUS_MIF_CONFIGURATION			EXYNOS_PMUREG(0x2C80)
#define EXYNOS_PMU_TOP_BUS_MIF_STATUS				EXYNOS_PMUREG(0x2C84)
#define EXYNOS_PMU_TOP_BUS_MIF_OPTION				EXYNOS_PMUREG(0x2C88)
#define EXYNOS_PMU_TOP_BUS_MIF_DURATION0			EXYNOS_PMUREG(0x2C90)
#define EXYNOS_PMU_TOP_BUS_MIF_DURATION1			EXYNOS_PMUREG(0x2C94)
#define EXYNOS_PMU_TOP_BUS_MIF_DURATION2			EXYNOS_PMUREG(0x2C98)
#define EXYNOS_PMU_TOP_BUS_MIF_DURATION3			EXYNOS_PMUREG(0x2C9C)
#define EXYNOS_PMU_TOP_RETENTION_MIF_CONFIGURATION		EXYNOS_PMUREG(0x2CA0)
#define EXYNOS_PMU_TOP_RETENTION_MIF_STATUS			EXYNOS_PMUREG(0x2CA4)
#define EXYNOS_PMU_TOP_RETENTION_MIF_OPTION			EXYNOS_PMUREG(0x2CA8)
#define EXYNOS_PMU_TOP_RETENTION_MIF_DURATION0			EXYNOS_PMUREG(0x2CB0)
#define EXYNOS_PMU_TOP_RETENTION_MIF_DURATION1			EXYNOS_PMUREG(0x2CB4)
#define EXYNOS_PMU_TOP_RETENTION_MIF_DURATION2			EXYNOS_PMUREG(0x2CB8)
#define EXYNOS_PMU_TOP_RETENTION_MIF_DURATION3			EXYNOS_PMUREG(0x2CBC)
#define EXYNOS_PMU_TOP_PWR_MIF_CONFIGURATION			EXYNOS_PMUREG(0x2CC0)
#define EXYNOS_PMU_TOP_PWR_MIF_STATUS				EXYNOS_PMUREG(0x2CC4)
#define EXYNOS_PMU_TOP_PWR_MIF_OPTION				EXYNOS_PMUREG(0x2CC8)
#define EXYNOS_PMU_TOP_PWR_MIF_DURATION0			EXYNOS_PMUREG(0x2CD0)
#define EXYNOS_PMU_TOP_PWR_MIF_DURATION1			EXYNOS_PMUREG(0x2CD4)
#define EXYNOS_PMU_TOP_PWR_MIF_DURATION2			EXYNOS_PMUREG(0x2CD8)
#define EXYNOS_PMU_TOP_PWR_MIF_DURATION3			EXYNOS_PMUREG(0x2CDC)
#define EXYNOS_PMU_SLEEP_RESET_CPU_CONFIGURATION		EXYNOS_PMUREG(0x2CE0)
#define EXYNOS_PMU_SLEEP_RESET_CPU_STATUS			EXYNOS_PMUREG(0x2CE4)
#define EXYNOS_PMU_SLEEP_RESET_CPU_OPTION			EXYNOS_PMUREG(0x2CE8)
#define EXYNOS_PMU_SLEEP_RESET_CPU_DURATION0			EXYNOS_PMUREG(0x2CF0)
#define EXYNOS_PMU_SLEEP_RESET_CPU_DURATION1			EXYNOS_PMUREG(0x2CF4)
#define EXYNOS_PMU_SLEEP_RESET_CPU_DURATION2			EXYNOS_PMUREG(0x2CF8)
#define EXYNOS_PMU_SLEEP_RESET_CPU_DURATION3			EXYNOS_PMUREG(0x2CFC)
#define EXYNOS_PMU_LOGIC_RESET_CONFIGURATION			EXYNOS_PMUREG(0x2D00)
#define EXYNOS_PMU_LOGIC_RESET_STATUS				EXYNOS_PMUREG(0x2D04)
#define EXYNOS_PMU_LOGIC_RESET_OPTION				EXYNOS_PMUREG(0x2D08)
#define EXYNOS_PMU_LOGIC_RESET_DURATION0			EXYNOS_PMUREG(0x2D10)
#define EXYNOS_PMU_LOGIC_RESET_DURATION1			EXYNOS_PMUREG(0x2D14)
#define EXYNOS_PMU_LOGIC_RESET_DURATION2			EXYNOS_PMUREG(0x2D18)
#define EXYNOS_PMU_LOGIC_RESET_DURATION3			EXYNOS_PMUREG(0x2D1C)
#define EXYNOS_PMU_OSCCLK_GATE_CONFIGURATION			EXYNOS_PMUREG(0x2D20)
#define EXYNOS_PMU_OSCCLK_GATE_STATUS				EXYNOS_PMUREG(0x2D24)
#define EXYNOS_PMU_OSCCLK_GATE_OPTION				EXYNOS_PMUREG(0x2D28)
#define EXYNOS_PMU_OSCCLK_GATE_DURATION0			EXYNOS_PMUREG(0x2D30)
#define EXYNOS_PMU_OSCCLK_GATE_DURATION1			EXYNOS_PMUREG(0x2D34)
#define EXYNOS_PMU_OSCCLK_GATE_DURATION2			EXYNOS_PMUREG(0x2D38)
#define EXYNOS_PMU_OSCCLK_GATE_DURATION3			EXYNOS_PMUREG(0x2D3C)
#define EXYNOS_PMU_SLEEP_RESET_CONFIGURATION			EXYNOS_PMUREG(0x2D40)
#define EXYNOS_PMU_SLEEP_RESET_STATUS				EXYNOS_PMUREG(0x2D44)
#define EXYNOS_PMU_SLEEP_RESET_OPTION				EXYNOS_PMUREG(0x2D48)
#define EXYNOS_PMU_SLEEP_RESET_DURATION0			EXYNOS_PMUREG(0x2D50)
#define EXYNOS_PMU_SLEEP_RESET_DURATION1			EXYNOS_PMUREG(0x2D54)
#define EXYNOS_PMU_SLEEP_RESET_DURATION2			EXYNOS_PMUREG(0x2D58)
#define EXYNOS_PMU_SLEEP_RESET_DURATION3			EXYNOS_PMUREG(0x2D5C)
#define EXYNOS_PMU_RET_OSCCLK_GATE_CONFIGURATION		EXYNOS_PMUREG(0x2D60)
#define EXYNOS_PMU_RET_OSCCLK_GATE_STATUS			EXYNOS_PMUREG(0x2D64)
#define EXYNOS_PMU_RET_OSCCLK_GATE_OPTION			EXYNOS_PMUREG(0x2D68)
#define EXYNOS_PMU_RET_OSCCLK_GATE_DURATION0			EXYNOS_PMUREG(0x2D70)
#define EXYNOS_PMU_RET_OSCCLK_GATE_DURATION1			EXYNOS_PMUREG(0x2D74)
#define EXYNOS_PMU_RET_OSCCLK_GATE_DURATION2			EXYNOS_PMUREG(0x2D78)
#define EXYNOS_PMU_RET_OSCCLK_GATE_DURATION3			EXYNOS_PMUREG(0x2D7C)
#define EXYNOS_PMU_LOGIC_RESET_MIF_CONFIGURATION		EXYNOS_PMUREG(0x2D80)
#define EXYNOS_PMU_LOGIC_RESET_MIF_STATUS			EXYNOS_PMUREG(0x2D84)
#define EXYNOS_PMU_LOGIC_RESET_MIF_OPTION			EXYNOS_PMUREG(0x2D88)
#define EXYNOS_PMU_LOGIC_RESET_MIF_DURATION0			EXYNOS_PMUREG(0x2D90)
#define EXYNOS_PMU_LOGIC_RESET_MIF_DURATION1			EXYNOS_PMUREG(0x2D94)
#define EXYNOS_PMU_LOGIC_RESET_MIF_DURATION2			EXYNOS_PMUREG(0x2D98)
#define EXYNOS_PMU_LOGIC_RESET_MIF_DURATION3			EXYNOS_PMUREG(0x2D9C)
#define EXYNOS_PMU_OSCCLK_GATE_MIF_CONFIGURATION		EXYNOS_PMUREG(0x2DA0)
#define EXYNOS_PMU_OSCCLK_GATE_MIF_STATUS			EXYNOS_PMUREG(0x2DA4)
#define EXYNOS_PMU_OSCCLK_GATE_MIF_OPTION			EXYNOS_PMUREG(0x2DA8)
#define EXYNOS_PMU_OSCCLK_GATE_MIF_DURATION0			EXYNOS_PMUREG(0x2DB0)
#define EXYNOS_PMU_OSCCLK_GATE_MIF_DURATION1			EXYNOS_PMUREG(0x2DB4)
#define EXYNOS_PMU_OSCCLK_GATE_MIF_DURATION2			EXYNOS_PMUREG(0x2DB8)
#define EXYNOS_PMU_OSCCLK_GATE_MIF_DURATION3			EXYNOS_PMUREG(0x2DBC)
#define EXYNOS_PMU_SLEEP_RESET_MIF_CONFIGURATION		EXYNOS_PMUREG(0x2DC0)
#define EXYNOS_PMU_SLEEP_RESET_MIF_STATUS			EXYNOS_PMUREG(0x2DC4)
#define EXYNOS_PMU_SLEEP_RESET_MIF_OPTION			EXYNOS_PMUREG(0x2DC8)
#define EXYNOS_PMU_SLEEP_RESET_MIF_DURATION0			EXYNOS_PMUREG(0x2DD0)
#define EXYNOS_PMU_SLEEP_RESET_MIF_DURATION1			EXYNOS_PMUREG(0x2DD4)
#define EXYNOS_PMU_SLEEP_RESET_MIF_DURATION2			EXYNOS_PMUREG(0x2DD8)
#define EXYNOS_PMU_SLEEP_RESET_MIF_DURATION3			EXYNOS_PMUREG(0x2DDC)
#define EXYNOS_PMU_RET_OSCCLK_GATE_MIF_CONFIGURATION		EXYNOS_PMUREG(0x2DE0)
#define EXYNOS_PMU_RET_OSCCLK_GATE_MIF_STATUS			EXYNOS_PMUREG(0x2DE4)
#define EXYNOS_PMU_RET_OSCCLK_GATE_MIF_OPTION			EXYNOS_PMUREG(0x2DE8)
#define EXYNOS_PMU_RET_OSCCLK_GATE_MIF_DURATION0		EXYNOS_PMUREG(0x2DF0)
#define EXYNOS_PMU_RET_OSCCLK_GATE_MIF_DURATION1		EXYNOS_PMUREG(0x2DF4)
#define EXYNOS_PMU_RET_OSCCLK_GATE_MIF_DURATION2		EXYNOS_PMUREG(0x2DF8)
#define EXYNOS_PMU_RET_OSCCLK_GATE_MIF_DURATION3		EXYNOS_PMUREG(0x2DFC)
#define EXYNOS_PMU_MEMORY_TOP_CONFIGURATION			EXYNOS_PMUREG(0x2E00)
#define EXYNOS_PMU_MEMORY_TOP_STATUS				EXYNOS_PMUREG(0x2E04)
#define EXYNOS_PMU_MEMORY_TOP_OPTION				EXYNOS_PMUREG(0x2E08)
#define EXYNOS_PMU_MEMORY_TOP_DURATION0				EXYNOS_PMUREG(0x2E10)
#define EXYNOS_PMU_MEMORY_TOP_DURATION1				EXYNOS_PMUREG(0x2E14)
#define EXYNOS_PMU_MEMORY_TOP_DURATION2				EXYNOS_PMUREG(0x2E18)
#define EXYNOS_PMU_MEMORY_TOP_DURATION3				EXYNOS_PMUREG(0x2E1C)
#define EXYNOS_PMU_MEMORY_IMEM_CONFIGURATION			EXYNOS_PMUREG(0x2F00)
#define EXYNOS_PMU_MEMORY_IMEM_STATUS				EXYNOS_PMUREG(0x2F04)
#define EXYNOS_PMU_MEMORY_IMEM_OPTION				EXYNOS_PMUREG(0x2F08)
#define EXYNOS_PMU_MEMORY_IMEM_DURATION0			EXYNOS_PMUREG(0x2F10)
#define EXYNOS_PMU_MEMORY_IMEM_DURATION1			EXYNOS_PMUREG(0x2F14)
#define EXYNOS_PMU_MEMORY_IMEM_DURATION2			EXYNOS_PMUREG(0x2F18)
#define EXYNOS_PMU_MEMORY_IMEM_DURATION3			EXYNOS_PMUREG(0x2F1C)
#define EXYNOS_PMU_PAD_RETENTION_LPDDR3_CONFIGURATION		EXYNOS_PMUREG(0x3000)
#define EXYNOS_PMU_PAD_RETENTION_LPDDR3_STATUS			EXYNOS_PMUREG(0x3004)
#define EXYNOS_PMU_PAD_RETENTION_LPDDR3_OPTION			EXYNOS_PMUREG(0x3008)
#define EXYNOS_PMU_PAD_RETENTION_LPDDR3_DURATION0		EXYNOS_PMUREG(0x3010)
#define EXYNOS_PMU_PAD_RETENTION_LPDDR3_DURATION1		EXYNOS_PMUREG(0x3014)
#define EXYNOS_PMU_PAD_RETENTION_LPDDR3_DURATION2		EXYNOS_PMUREG(0x3018)
#define EXYNOS_PMU_PAD_RETENTION_LPDDR3_DURATION3		EXYNOS_PMUREG(0x301C)
#define EXYNOS_PMU_PAD_RETENTION_AUD_CONFIGURATION		EXYNOS_PMUREG(0x3020)
#define EXYNOS_PMU_PAD_RETENTION_AUD_STATUS			EXYNOS_PMUREG(0x3024)
#define EXYNOS_PMU_PAD_RETENTION_AUD_OPTION			EXYNOS_PMUREG(0x3028)
#define EXYNOS_PMU_PAD_RETENTION_AUD_DURATION0			EXYNOS_PMUREG(0x3030)
#define EXYNOS_PMU_PAD_RETENTION_AUD_DURATION1			EXYNOS_PMUREG(0x3034)
#define EXYNOS_PMU_PAD_RETENTION_AUD_DURATION2			EXYNOS_PMUREG(0x3038)
#define EXYNOS_PMU_PAD_RETENTION_AUD_DURATION3			EXYNOS_PMUREG(0x303C)
#define EXYNOS_PMU_PAD_RETENTION_JTAG_CONFIGURATION		EXYNOS_PMUREG(0x3040)
#define EXYNOS_PMU_PAD_RETENTION_JTAG_STATUS			EXYNOS_PMUREG(0x3044)
#define EXYNOS_PMU_PAD_RETENTION_JTAG_OPTION			EXYNOS_PMUREG(0x3048)
#define EXYNOS_PMU_PAD_RETENTION_JTAG_DURATION0			EXYNOS_PMUREG(0x3050)
#define EXYNOS_PMU_PAD_RETENTION_JTAG_DURATION1			EXYNOS_PMUREG(0x3054)
#define EXYNOS_PMU_PAD_RETENTION_JTAG_DURATION2			EXYNOS_PMUREG(0x3058)
#define EXYNOS_PMU_PAD_RETENTION_JTAG_DURATION3			EXYNOS_PMUREG(0x305C)
#define EXYNOS_PMU_PAD_RETENTION_MMC2_CONFIGURATION		EXYNOS_PMUREG(0x30C0)
#define EXYNOS_PMU_PAD_RETENTION_MMC2_STATUS			EXYNOS_PMUREG(0x30C4)
#define EXYNOS_PMU_PAD_RETENTION_MMC2_OPTION			EXYNOS_PMUREG(0x30C8)
#define EXYNOS_PMU_PAD_RETENTION_MMC2_DURATION0			EXYNOS_PMUREG(0x30D0)
#define EXYNOS_PMU_PAD_RETENTION_MMC2_DURATION1			EXYNOS_PMUREG(0x30D4)
#define EXYNOS_PMU_PAD_RETENTION_MMC2_DURATION2			EXYNOS_PMUREG(0x30D8)
#define EXYNOS_PMU_PAD_RETENTION_MMC2_DURATION3			EXYNOS_PMUREG(0x30DC)
#define EXYNOS_PMU_PAD_RETENTION_TOP_CONFIGURATION		EXYNOS_PMUREG(0x3100)
#define EXYNOS_PMU_PAD_RETENTION_TOP_STATUS			EXYNOS_PMUREG(0x3104)
#define EXYNOS_PMU_PAD_RETENTION_TOP_OPTION			EXYNOS_PMUREG(0x3108)
#define EXYNOS_PMU_PAD_RETENTION_TOP_DURATION0			EXYNOS_PMUREG(0x3110)
#define EXYNOS_PMU_PAD_RETENTION_TOP_DURATION1			EXYNOS_PMUREG(0x3114)
#define EXYNOS_PMU_PAD_RETENTION_TOP_DURATION2			EXYNOS_PMUREG(0x3118)
#define EXYNOS_PMU_PAD_RETENTION_TOP_DURATION3			EXYNOS_PMUREG(0x311C)
#define EXYNOS_PMU_PAD_RETENTION_UART_CONFIGURATION		EXYNOS_PMUREG(0x3120)
#define EXYNOS_PMU_PAD_RETENTION_UART_STATUS			EXYNOS_PMUREG(0x3124)
#define EXYNOS_PMU_PAD_RETENTION_UART_OPTION			EXYNOS_PMUREG(0x3128)
#define EXYNOS_PMU_PAD_RETENTION_UART_DURATION0			EXYNOS_PMUREG(0x3130)
#define EXYNOS_PMU_PAD_RETENTION_UART_DURATION1			EXYNOS_PMUREG(0x3134)
#define EXYNOS_PMU_PAD_RETENTION_UART_DURATION2			EXYNOS_PMUREG(0x3138)
#define EXYNOS_PMU_PAD_RETENTION_UART_DURATION3			EXYNOS_PMUREG(0x313C)
#define EXYNOS_PMU_PAD_RETENTION_MMC0_CONFIGURATION		EXYNOS_PMUREG(0x3140)
#define EXYNOS_PMU_PAD_RETENTION_MMC0_STATUS			EXYNOS_PMUREG(0x3144)
#define EXYNOS_PMU_PAD_RETENTION_MMC0_OPTION			EXYNOS_PMUREG(0x3148)
#define EXYNOS_PMU_PAD_RETENTION_MMC0_DURATION0			EXYNOS_PMUREG(0x3150)
#define EXYNOS_PMU_PAD_RETENTION_MMC0_DURATION1			EXYNOS_PMUREG(0x3154)
#define EXYNOS_PMU_PAD_RETENTION_MMC0_DURATION2			EXYNOS_PMUREG(0x3158)
#define EXYNOS_PMU_PAD_RETENTION_MMC0_DURATION3			EXYNOS_PMUREG(0x315C)
#define EXYNOS_PMU_PAD_RETENTION_MMC1_CONFIGURATION		EXYNOS_PMUREG(0x3160)
#define EXYNOS_PMU_PAD_RETENTION_MMC1_STATUS			EXYNOS_PMUREG(0x3164)
#define EXYNOS_PMU_PAD_RETENTION_MMC1_OPTION			EXYNOS_PMUREG(0x3168)
#define EXYNOS_PMU_PAD_RETENTION_MMC1_DURATION0			EXYNOS_PMUREG(0x3170)
#define EXYNOS_PMU_PAD_RETENTION_MMC1_DURATION1			EXYNOS_PMUREG(0x3174)
#define EXYNOS_PMU_PAD_RETENTION_MMC1_DURATION2			EXYNOS_PMUREG(0x3178)
#define EXYNOS_PMU_PAD_RETENTION_MMC1_DURATION3			EXYNOS_PMUREG(0x317C)
#define EXYNOS_PMU_PAD_RETENTION_EBIA_CONFIGURATION		EXYNOS_PMUREG(0x3180)
#define EXYNOS_PMU_PAD_RETENTION_EBIA_STATUS			EXYNOS_PMUREG(0x3184)
#define EXYNOS_PMU_PAD_RETENTION_EBIA_OPTION			EXYNOS_PMUREG(0x3188)
#define EXYNOS_PMU_PAD_RETENTION_EBIA_DURATION0			EXYNOS_PMUREG(0x3190)
#define EXYNOS_PMU_PAD_RETENTION_EBIA_DURATION1			EXYNOS_PMUREG(0x3194)
#define EXYNOS_PMU_PAD_RETENTION_EBIA_DURATION2			EXYNOS_PMUREG(0x3198)
#define EXYNOS_PMU_PAD_RETENTION_EBIA_DURATION3			EXYNOS_PMUREG(0x319C)
#define EXYNOS_PMU_PAD_RETENTION_EBIB_CONFIGURATION		EXYNOS_PMUREG(0x31A0)
#define EXYNOS_PMU_PAD_RETENTION_EBIB_STATUS			EXYNOS_PMUREG(0x31A4)
#define EXYNOS_PMU_PAD_RETENTION_EBIB_OPTION			EXYNOS_PMUREG(0x31A8)
#define EXYNOS_PMU_PAD_RETENTION_EBIB_DURATION0			EXYNOS_PMUREG(0x31B0)
#define EXYNOS_PMU_PAD_RETENTION_EBIB_DURATION1			EXYNOS_PMUREG(0x31B4)
#define EXYNOS_PMU_PAD_RETENTION_EBIB_DURATION2			EXYNOS_PMUREG(0x31B8)
#define EXYNOS_PMU_PAD_RETENTION_EBIB_DURATION3			EXYNOS_PMUREG(0x31BC)
#define EXYNOS_PMU_PAD_RETENTION_SPI_CONFIGURATION		EXYNOS_PMUREG(0x31C0)
#define EXYNOS_PMU_PAD_RETENTION_SPI_STATUS			EXYNOS_PMUREG(0x31C4)
#define EXYNOS_PMU_PAD_RETENTION_SPI_OPTION			EXYNOS_PMUREG(0x31C8)
#define EXYNOS_PMU_PAD_RETENTION_SPI_DURATION0			EXYNOS_PMUREG(0x31D0)
#define EXYNOS_PMU_PAD_RETENTION_SPI_DURATION1			EXYNOS_PMUREG(0x31D4)
#define EXYNOS_PMU_PAD_RETENTION_SPI_DURATION2			EXYNOS_PMUREG(0x31D8)
#define EXYNOS_PMU_PAD_RETENTION_SPI_DURATION3			EXYNOS_PMUREG(0x31DC)
#define EXYNOS_PMU_PAD_RETENTION_MIF_CONFIGURATION		EXYNOS_PMUREG(0x31E0)
#define EXYNOS_PMU_PAD_RETENTION_MIF_STATUS			EXYNOS_PMUREG(0x31E4)
#define EXYNOS_PMU_PAD_RETENTION_MIF_OPTION			EXYNOS_PMUREG(0x31E8)
#define EXYNOS_PMU_PAD_RETENTION_MIF_DURATION0			EXYNOS_PMUREG(0x31F0)
#define EXYNOS_PMU_PAD_RETENTION_MIF_DURATION1			EXYNOS_PMUREG(0x31F4)
#define EXYNOS_PMU_PAD_RETENTION_MIF_DURATION2			EXYNOS_PMUREG(0x31F8)
#define EXYNOS_PMU_PAD_RETENTION_MIF_DURATION3			EXYNOS_PMUREG(0x31FC)
#define EXYNOS_PMU_PAD_ISOLATION_CONFIGURATION			EXYNOS_PMUREG(0x3200)
#define EXYNOS_PMU_PAD_ISOLATION_STATUS				EXYNOS_PMUREG(0x3204)
#define EXYNOS_PMU_PAD_ISOLATION_OPTION				EXYNOS_PMUREG(0x3208)
#define EXYNOS_PMU_PAD_ISOLATION_DURATION0			EXYNOS_PMUREG(0x3210)
#define EXYNOS_PMU_PAD_ISOLATION_DURATION1			EXYNOS_PMUREG(0x3214)
#define EXYNOS_PMU_PAD_ISOLATION_DURATION2			EXYNOS_PMUREG(0x3218)
#define EXYNOS_PMU_PAD_ISOLATION_DURATION3			EXYNOS_PMUREG(0x321C)
#define EXYNOS_PMU_PAD_RETENTION_USBXTI_CONFIGURATION		EXYNOS_PMUREG(0x3220)
#define EXYNOS_PMU_PAD_PAD_RETENTION_USBXTI_STATUS		EXYNOS_PMUREG(0x3224)
#define EXYNOS_PMU_PAD_RETENTION_USBXTI_OPTION			EXYNOS_PMUREG(0x3228)
#define EXYNOS_PMU_PAD_RETENTION_USBXTI_DURATION0		EXYNOS_PMUREG(0x3230)
#define EXYNOS_PMU_PAD_RETENTION_USBXTI_DURATION1		EXYNOS_PMUREG(0x3234)
#define EXYNOS_PMU_PAD_RETENTION_USBXTI_DURATION2		EXYNOS_PMUREG(0x3238)
#define EXYNOS_PMU_PAD_RETENTION_USBXTI_DURATION3		EXYNOS_PMUREG(0x323C)
#define EXYNOS_PMU_PAD_RETENTION_BOOTLDO_CONFIGURATION		EXYNOS_PMUREG(0x3240)
#define EXYNOS_PMU_PAD_RETENTION_BOOTLDO_STATUS			EXYNOS_PMUREG(0x3244)
#define EXYNOS_PMU_PAD_RETENTION_BOOTLDO_OPTION			EXYNOS_PMUREG(0x3248)
#define EXYNOS_PMU_PAD_RETENTION_BOOTLDO_DURATION0		EXYNOS_PMUREG(0x3250)
#define EXYNOS_PMU_PAD_RETENTION_BOOTLDO_DURATION1		EXYNOS_PMUREG(0x3254)
#define EXYNOS_PMU_PAD_RETENTION_BOOTLDO_DURATION2		EXYNOS_PMUREG(0x3258)
#define EXYNOS_PMU_PAD_RETENTION_BOOTLDO_DURATION3		EXYNOS_PMUREG(0x325C)
#define EXYNOS_PMU_PAD_ISOLATION_MIF_CONFIGURATION		EXYNOS_PMUREG(0x3280)
#define EXYNOS_PMU_PAD_ISOLATION_MIF_STATUS			EXYNOS_PMUREG(0x3284)
#define EXYNOS_PMU_PAD_ISOLATION_MIF_OPTION			EXYNOS_PMUREG(0x3288)
#define EXYNOS_PMU_PAD_ISOLATION_MIF_DURATION0			EXYNOS_PMUREG(0x3290)
#define EXYNOS_PMU_PAD_ISOLATION_MIF_DURATION1			EXYNOS_PMUREG(0x3294)
#define EXYNOS_PMU_PAD_ISOLATION_MIF_DURATION2			EXYNOS_PMUREG(0x3298)
#define EXYNOS_PMU_PAD_ISOLATION_MIF_DURATION3			EXYNOS_PMUREG(0x329C)
#define EXYNOS_PMU_PAD_ALV_SEL_CONFIGURATION			EXYNOS_PMUREG(0x3300)
#define EXYNOS_PMU_PAD_ALV_SEL_STATUS				EXYNOS_PMUREG(0x3304)
#define EXYNOS_PMU_PAD_ALV_SEL_OPTION0				EXYNOS_PMUREG(0x3308)
#define EXYNOS_PMU_PS_HOLD_CONTROL				EXYNOS_PMUREG(0x330C)
#define EXYNOS_PMU_PAD_ALV_SEL_DURATION0			EXYNOS_PMUREG(0x3310)
#define EXYNOS_PMU_PAD_ALV_SEL_DURATION1			EXYNOS_PMUREG(0x3314)
#define EXYNOS_PMU_PAD_ALV_SEL_DURATION2			EXYNOS_PMUREG(0x3318)
#define EXYNOS_PMU_PAD_ALV_SEL_DURATION3			EXYNOS_PMUREG(0x331C)
#define EXYNOS_PMU_XXTI_CONFIGURATION				EXYNOS_PMUREG(0x3420)
#define EXYNOS_PMU_XXTI_STATUS					EXYNOS_PMUREG(0x3424)
#define EXYNOS_PMU_XXTI_OPTION					EXYNOS_PMUREG(0x3428)
#define EXYNOS_PMU_XXTI_DURATION0				EXYNOS_PMUREG(0x3430)
#define EXYNOS_PMU_XXTI_DURATION1				EXYNOS_PMUREG(0x3434)
#define EXYNOS_PMU_XXTI_DURATION2				EXYNOS_PMUREG(0x3438)
#define EXYNOS_PMU_XXTI_DURATION3				EXYNOS_PMUREG(0x343C)
#define EXYNOS_PMU_USBXTI_CONFIGURATION				EXYNOS_PMUREG(0x3460)
#define EXYNOS_PMU_USBXTI_STATUS				EXYNOS_PMUREG(0x3464)
#define EXYNOS_PMU_USBXTI_OPTION				EXYNOS_PMUREG(0x3468)
#define EXYNOS_PMU_USBXTI_DURATION0				EXYNOS_PMUREG(0x3470)
#define EXYNOS_PMU_USBXTI_DURATION1				EXYNOS_PMUREG(0x3474)
#define EXYNOS_PMU_USBXTI_DURATION2				EXYNOS_PMUREG(0x3478)
#define EXYNOS_PMU_USBXTI_DURATION3				EXYNOS_PMUREG(0x347C)
#define EXYNOS_PMU_EXT_REGULATOR_CONFIGURATION			EXYNOS_PMUREG(0x3600)
#define EXYNOS_PMU_EXT_REGULATOR_STATUS				EXYNOS_PMUREG(0x3604)
#define EXYNOS_PMU_EXT_REGULATOR_OPTION				EXYNOS_PMUREG(0x3608)
#define EXYNOS_PMU_EXT_REGULATOR_DURATION0			EXYNOS_PMUREG(0x3610)
#define EXYNOS_PMU_EXT_REGULATOR_DURATION1			EXYNOS_PMUREG(0x3614)
#define EXYNOS_PMU_EXT_REGULATOR_DURATION2			EXYNOS_PMUREG(0x3618)
#define EXYNOS_PMU_EXT_REGULATOR_DURATION3			EXYNOS_PMUREG(0x361C)
#define EXYNOS_PMU_EXT_REGULATOR_MIF_CONFIGURATION		EXYNOS_PMUREG(0x3620)
#define EXYNOS_PMU_EXT_REGULATOR_MIF_STATUS			EXYNOS_PMUREG(0x3624)
#define EXYNOS_PMU_EXT_REGULATOR_MIF_OPTION			EXYNOS_PMUREG(0x3628)
#define EXYNOS_PMU_EXT_REGULATOR_MIF_DURATION0			EXYNOS_PMUREG(0x3630)
#define EXYNOS_PMU_EXT_REGULATOR_MIF_DURATION1			EXYNOS_PMUREG(0x3634)
#define EXYNOS_PMU_EXT_REGULATOR_MIF_DURATION2			EXYNOS_PMUREG(0x3638)
#define EXYNOS_PMU_EXT_REGULATOR_MIF_DURATION3			EXYNOS_PMUREG(0x363C)
#define EXYNOS_PMU_GPIO_MODE_CONFIGURATION			EXYNOS_PMUREG(0x3800)
#define EXYNOS_PMU_GPIO_MODE_STATUS				EXYNOS_PMUREG(0x3804)
#define EXYNOS_PMU_GPIO_MODE_OPTION				EXYNOS_PMUREG(0x3808)
#define EXYNOS_PMU_GPIO_MODE_DURATION0				EXYNOS_PMUREG(0x3810)
#define EXYNOS_PMU_GPIO_MODE_DURATION1				EXYNOS_PMUREG(0x3814)
#define EXYNOS_PMU_GPIO_MODE_DURATION2				EXYNOS_PMUREG(0x3818)
#define EXYNOS_PMU_GPIO_MODE_DURATION3				EXYNOS_PMUREG(0x381C)
#define EXYNOS_PMU_GPIO_MODE_MIF_CONFIGURATION			EXYNOS_PMUREG(0x3900)
#define EXYNOS_PMU_GPIO_MODE_MIF_STATUS				EXYNOS_PMUREG(0x3904)
#define EXYNOS_PMU_GPIO_MODE_MIF_OPTION				EXYNOS_PMUREG(0x3908)
#define EXYNOS_PMU_GPIO_MODE_MIF_DURATION0			EXYNOS_PMUREG(0x3910)
#define EXYNOS_PMU_GPIO_MODE_MIF_DURATION1			EXYNOS_PMUREG(0x3914)
#define EXYNOS_PMU_GPIO_MODE_MIF_DURATION2			EXYNOS_PMUREG(0x3918)
#define EXYNOS_PMU_GPIO_MODE_MIF_DURATION3			EXYNOS_PMUREG(0x391C)
#define EXYNOS_PMU_GPIO_MODE_AUD_CONFIGURATION			EXYNOS_PMUREG(0x39E0)
#define EXYNOS_PMU_GPIO_MODE_AUD_STATUS				EXYNOS_PMUREG(0x39E4)
#define EXYNOS_PMU_GPIO_MODE_AUD_OPTION				EXYNOS_PMUREG(0x39E8)
#define EXYNOS_PMU_GPIO_MODE_AUD_DURATION0			EXYNOS_PMUREG(0x39F0)
#define EXYNOS_PMU_GPIO_MODE_AUD_DURATION1			EXYNOS_PMUREG(0x39F4)
#define EXYNOS_PMU_GPIO_MODE_AUD_DURATION2			EXYNOS_PMUREG(0x39F8)
#define EXYNOS_PMU_GPIO_MODE_AUD_DURATION3			EXYNOS_PMUREG(0x39FC)

/* BLK_ALIVE: Local power control - G3D/DISP/AUD/ISP/MFCMSCL */
#define EXYNOS_PMU_G3D_CONFIGURATION				EXYNOS_PMUREG(0x4060)
#define EXYNOS_PMU_G3D_STATUS					EXYNOS_PMUREG(0x4064)
#define EXYNOS_PMU_G3D_OPTION					EXYNOS_PMUREG(0x4068)
#define EXYNOS_PMU_G3D_DURATION0				EXYNOS_PMUREG(0x4070)
#define EXYNOS_PMU_G3D_DURATION1				EXYNOS_PMUREG(0x4074)
#define EXYNOS_PMU_G3D_DURATION2				EXYNOS_PMUREG(0x4078)
#define EXYNOS_PMU_G3D_DURATION3				EXYNOS_PMUREG(0x407C)
#define EXYNOS_PMU_DISP_CONFIGURATION				EXYNOS_PMUREG(0x4080)
#define EXYNOS_PMU_DISP_STATUS					EXYNOS_PMUREG(0x4084)
#define EXYNOS_PMU_DISP_OPTION					EXYNOS_PMUREG(0x4088)
#define EXYNOS_PMU_DISP_DURATION0				EXYNOS_PMUREG(0x4090)
#define EXYNOS_PMU_DISP_DURATION1				EXYNOS_PMUREG(0x4094)
#define EXYNOS_PMU_DISP_DURATION2				EXYNOS_PMUREG(0x4098)
#define EXYNOS_PMU_DISP_DURATION3				EXYNOS_PMUREG(0x409C)
#define EXYNOS_PMU_AUD_CONFIGURATION				EXYNOS_PMUREG(0x40C0)
#define EXYNOS_PMU_AUD_STATUS					EXYNOS_PMUREG(0x40C4)
#define EXYNOS_PMU_AUD_OPTION					EXYNOS_PMUREG(0x40C8)
#define EXYNOS_PMU_AUD_DURATION0				EXYNOS_PMUREG(0x40D0)
#define EXYNOS_PMU_AUD_DURATION1				EXYNOS_PMUREG(0x40D4)
#define EXYNOS_PMU_AUD_DURATION2				EXYNOS_PMUREG(0x40D8)
#define EXYNOS_PMU_AUD_DURATION3				EXYNOS_PMUREG(0x40DC)
#define EXYNOS_PMU_ISP_CONFIGURATION				EXYNOS_PMUREG(0x4140)
#define EXYNOS_PMU_ISP_STATUS					EXYNOS_PMUREG(0x4144)
#define EXYNOS_PMU_ISP_OPTION					EXYNOS_PMUREG(0x4148)
#define EXYNOS_PMU_ISP_DURATION0				EXYNOS_PMUREG(0x4150)
#define EXYNOS_PMU_ISP_DURATION1				EXYNOS_PMUREG(0x4154)
#define EXYNOS_PMU_ISP_DURATION2				EXYNOS_PMUREG(0x4158)
#define EXYNOS_PMU_ISP_DURATION3				EXYNOS_PMUREG(0x415C)
#define EXYNOS_PMU_MFCMSCL_CONFIGURATION			EXYNOS_PMUREG(0x4180)
#define EXYNOS_PMU_MFCMSCL_STATUS				EXYNOS_PMUREG(0x4184)
#define EXYNOS_PMU_MFCMSCL_OPTION				EXYNOS_PMUREG(0x4188)
#define EXYNOS_PMU_MFCMSCL_DURATION0				EXYNOS_PMUREG(0x4190)
#define EXYNOS_PMU_MFCMSCL_DURATION1				EXYNOS_PMUREG(0x4194)
#define EXYNOS_PMU_MFCMSCL_DURATION2				EXYNOS_PMUREG(0x4198)
#define EXYNOS_PMU_MFCMSCL_DURATION3				EXYNOS_PMUREG(0x419C)

#define EXYNOS_PMU_CLKRUN_CMU_G3D_CONFIGURATION			EXYNOS_PMUREG(0x4260)
#define EXYNOS_PMU_CLKRUN_CMU_G3D_STATUS			EXYNOS_PMUREG(0x4264)
#define EXYNOS_PMU_CLKRUN_CMU_G3D_OPTION			EXYNOS_PMUREG(0x4268)
#define EXYNOS_PMU_CLKRUN_CMU_G3D_DURATION0			EXYNOS_PMUREG(0x4270)
#define EXYNOS_PMU_CLKRUN_CMU_G3D_DURATION1			EXYNOS_PMUREG(0x4274)
#define EXYNOS_PMU_CLKRUN_CMU_G3D_DURATION2			EXYNOS_PMUREG(0x4278)
#define EXYNOS_PMU_CLKRUN_CMU_G3D_DURATION3			EXYNOS_PMUREG(0x427C)
#define EXYNOS_PMU_CLKRUN_CMU_DISP_CONFIGURATION		EXYNOS_PMUREG(0x4280)
#define EXYNOS_PMU_CLKRUN_CMU_DISP_STATUS			EXYNOS_PMUREG(0x4284)
#define EXYNOS_PMU_CLKRUN_CMU_DISP_OPTION			EXYNOS_PMUREG(0x4288)
#define EXYNOS_PMU_CLKRUN_CMU_DISP_DURATION0			EXYNOS_PMUREG(0x4290)
#define EXYNOS_PMU_CLKRUN_CMU_DISP_DURATION1			EXYNOS_PMUREG(0x4294)
#define EXYNOS_PMU_CLKRUN_CMU_DISP_DURATION2			EXYNOS_PMUREG(0x4298)
#define EXYNOS_PMU_CLKRUN_CMU_DISP_DURATION3			EXYNOS_PMUREG(0x429C)
#define EXYNOS_PMU_CLKRUN_CMU_AUD_CONFIGURATION			EXYNOS_PMUREG(0x42C0)
#define EXYNOS_PMU_CLKRUN_CMU_AUD_STATUS			EXYNOS_PMUREG(0x42C4)
#define EXYNOS_PMU_CLKRUN_CMU_AUD_OPTION			EXYNOS_PMUREG(0x42C8)
#define EXYNOS_PMU_CLKRUN_CMU_AUD_DURATION0			EXYNOS_PMUREG(0x42D0)
#define EXYNOS_PMU_CLKRUN_CMU_AUD_DURATION1			EXYNOS_PMUREG(0x42D4)
#define EXYNOS_PMU_CLKRUN_CMU_AUD_DURATION2			EXYNOS_PMUREG(0x42D8)
#define EXYNOS_PMU_CLKRUN_CMU_AUD_DURATION3			EXYNOS_PMUREG(0x42DC)
#define EXYNOS_PMU_CLKRUN_CMU_ISP0_CONFIGURATION		EXYNOS_PMUREG(0x4340)
#define EXYNOS_PMU_CLKRUN_CMU_ISP0_STATUS			EXYNOS_PMUREG(0x4344)
#define EXYNOS_PMU_CLKRUN_CMU_ISP0_OPTION			EXYNOS_PMUREG(0x4348)
#define EXYNOS_PMU_CLKRUN_CMU_ISP0_DURATION0			EXYNOS_PMUREG(0x4350)
#define EXYNOS_PMU_CLKRUN_CMU_ISP0_DURATION1			EXYNOS_PMUREG(0x4354)
#define EXYNOS_PMU_CLKRUN_CMU_ISP0_DURATION2			EXYNOS_PMUREG(0x4358)
#define EXYNOS_PMU_CLKRUN_CMU_ISP0_DURATION3			EXYNOS_PMUREG(0x435C)
#define EXYNOS_PMU_CLKRUN_CMU_MFCMSCL_CONFIGURATION		EXYNOS_PMUREG(0x4380)
#define EXYNOS_PMU_CLKRUN_CMU_MFCMSCL_STATUS			EXYNOS_PMUREG(0x4384)
#define EXYNOS_PMU_CLKRUN_CMU_MFCMSCL_OPTION			EXYNOS_PMUREG(0x4388)
#define EXYNOS_PMU_CLKRUN_CMU_MFCMSCL_DURATION0			EXYNOS_PMUREG(0x4390)
#define EXYNOS_PMU_CLKRUN_CMU_MFCMSCL_DURATION1			EXYNOS_PMUREG(0x4394)
#define EXYNOS_PMU_CLKRUN_CMU_MFCMSCL_DURATION2			EXYNOS_PMUREG(0x4398)
#define EXYNOS_PMU_CLKRUN_CMU_MFCMSCL_DURATION3			EXYNOS_PMUREG(0x439C)
#define EXYNOS_PMU_CLKSTOP_CMU_G3D_CONFIGURATION		EXYNOS_PMUREG(0x4460)
#define EXYNOS_PMU_CLKSTOP_CMU_G3D_STATUS			EXYNOS_PMUREG(0x4464)
#define EXYNOS_PMU_CLKSTOP_CMU_G3D_OPTION			EXYNOS_PMUREG(0x4468)
#define EXYNOS_PMU_CLKSTOP_CMU_G3D_DURATION0			EXYNOS_PMUREG(0x4470)
#define EXYNOS_PMU_CLKSTOP_CMU_G3D_DURATION1			EXYNOS_PMUREG(0x4474)
#define EXYNOS_PMU_CLKSTOP_CMU_G3D_DURATION2			EXYNOS_PMUREG(0x4478)
#define EXYNOS_PMU_CLKSTOP_CMU_G3D_DURATION3			EXYNOS_PMUREG(0x447C)
#define EXYNOS_PMU_CLKSTOP_CMU_DISP_CONFIGURATION		EXYNOS_PMUREG(0x4480)
#define EXYNOS_PMU_CLKSTOP_CMU_DISP_STATUS			EXYNOS_PMUREG(0x4484)
#define EXYNOS_PMU_CLKSTOP_CMU_DISP_OPTION			EXYNOS_PMUREG(0x4488)
#define EXYNOS_PMU_CLKSTOP_CMU_DISP_DURATION0			EXYNOS_PMUREG(0x4490)
#define EXYNOS_PMU_CLKSTOP_CMU_DISP_DURATION1			EXYNOS_PMUREG(0x4494)
#define EXYNOS_PMU_CLKSTOP_CMU_DISP_DURATION2			EXYNOS_PMUREG(0x4498)
#define EXYNOS_PMU_CLKSTOP_CMU_DISP_DURATION3			EXYNOS_PMUREG(0x449C)
#define EXYNOS_PMU_CLKSTOP_CMU_AUD_CONFIGURATION		EXYNOS_PMUREG(0x44C0)
#define EXYNOS_PMU_CLKSTOP_CMU_AUD_STATUS			EXYNOS_PMUREG(0x44C4)
#define EXYNOS_PMU_CLKSTOP_CMU_AUD_OPTION			EXYNOS_PMUREG(0x44C8)
#define EXYNOS_PMU_CLKSTOP_CMU_AUD_DURATION0			EXYNOS_PMUREG(0x44D0)
#define EXYNOS_PMU_CLKSTOP_CMU_AUD_DURATION1			EXYNOS_PMUREG(0x44D4)
#define EXYNOS_PMU_CLKSTOP_CMU_AUD_DURATION2			EXYNOS_PMUREG(0x44D8)
#define EXYNOS_PMU_CLKSTOP_CMU_AUD_DURATION3			EXYNOS_PMUREG(0x44DC)
#define EXYNOS_PMU_CLKSTOP_CMU_ISP_CONFIGURATION		EXYNOS_PMUREG(0x4540)
#define EXYNOS_PMU_CLKSTOP_CMU_ISP_STATUS			EXYNOS_PMUREG(0x4544)
#define EXYNOS_PMU_CLKSTOP_CMU_ISP_OPTION			EXYNOS_PMUREG(0x4548)
#define EXYNOS_PMU_CLKSTOP_CMU_ISP_DURATION0			EXYNOS_PMUREG(0x4550)
#define EXYNOS_PMU_CLKSTOP_CMU_ISP_DURATION1			EXYNOS_PMUREG(0x4554)
#define EXYNOS_PMU_CLKSTOP_CMU_ISP_DURATION2			EXYNOS_PMUREG(0x4558)
#define EXYNOS_PMU_CLKSTOP_CMU_ISP_DURATION3			EXYNOS_PMUREG(0x455C)
#define EXYNOS_PMU_CLKSTOP_CMU_MFCMSCL_CONFIGURATION		EXYNOS_PMUREG(0x4580)
#define EXYNOS_PMU_CLKSTOP_CMU_MFCMSCL_STATUS			EXYNOS_PMUREG(0x4584)
#define EXYNOS_PMU_CLKSTOP_CMU_MFCMSCL_OPTION			EXYNOS_PMUREG(0x4588)
#define EXYNOS_PMU_CLKSTOP_CMU_MFCMSCL_DURATION0		EXYNOS_PMUREG(0x4590)
#define EXYNOS_PMU_CLKSTOP_CMU_MFCMSCL_DURATION1		EXYNOS_PMUREG(0x4594)
#define EXYNOS_PMU_CLKSTOP_CMU_MFCMSCL_DURATION2		EXYNOS_PMUREG(0x4598)
#define EXYNOS_PMU_CLKSTOP_CMU_MFCMSCL_DURATION3		EXYNOS_PMUREG(0x459C)
#define EXYNOS_PMU_DISABLE_PLL_CMU_G3D_CONFIGURATION		EXYNOS_PMUREG(0x4660)
#define EXYNOS_PMU_DISABLE_PLL_CMU_G3D_STATUS			EXYNOS_PMUREG(0x4664)
#define EXYNOS_PMU_DISABLE_PLL_CMU_G3D_OPTION			EXYNOS_PMUREG(0x4668)
#define EXYNOS_PMU_DISABLE_PLL_CMU_G3D_DURATION0		EXYNOS_PMUREG(0x4670)
#define EXYNOS_PMU_DISABLE_PLL_CMU_G3D_DURATION1		EXYNOS_PMUREG(0x4674)
#define EXYNOS_PMU_DISABLE_PLL_CMU_G3D_DURATION2		EXYNOS_PMUREG(0x4678)
#define EXYNOS_PMU_DISABLE_PLL_CMU_DISP_CONFIGURATION		EXYNOS_PMUREG(0x4680)
#define EXYNOS_PMU_DISABLE_PLL_CMU_DISP_STATUS			EXYNOS_PMUREG(0x4684)
#define EXYNOS_PMU_DISABLE_PLL_CMU_DISP_OPTION			EXYNOS_PMUREG(0x4688)
#define EXYNOS_PMU_DISABLE_PLL_CMU_DISP_DURATION0		EXYNOS_PMUREG(0x4690)
#define EXYNOS_PMU_DISABLE_PLL_CMU_DISP_DURATION1		EXYNOS_PMUREG(0x4694)
#define EXYNOS_PMU_DISABLE_PLL_CMU_DISP_DURATION2		EXYNOS_PMUREG(0x4698)
#define EXYNOS_PMU_DISABLE_PLL_CMU_AUD_CONFIGURATION		EXYNOS_PMUREG(0x46C0)
#define EXYNOS_PMU_DISABLE_PLL_CMU_AUD_STATUS			EXYNOS_PMUREG(0x46C4)
#define EXYNOS_PMU_DISABLE_PLL_CMU_AUD_OPTION			EXYNOS_PMUREG(0x46C8)
#define EXYNOS_PMU_DISABLE_PLL_CMU_AUD_DURATION0		EXYNOS_PMUREG(0x46D0)
#define EXYNOS_PMU_DISABLE_PLL_CMU_AUD_DURATION1		EXYNOS_PMUREG(0x46D4)
#define EXYNOS_PMU_DISABLE_PLL_CMU_AUD_DURATION2		EXYNOS_PMUREG(0x46D8)
#define EXYNOS_PMU_DISABLE_PLL_CMU_ISP_CONFIGURATION		EXYNOS_PMUREG(0x4740)
#define EXYNOS_PMU_DISABLE_PLL_CMU_ISP_STATUS			EXYNOS_PMUREG(0x4744)
#define EXYNOS_PMU_DISABLE_PLL_CMU_ISP_OPTION			EXYNOS_PMUREG(0x4748)
#define EXYNOS_PMU_DISABLE_PLL_CMU_ISP_DURATION0		EXYNOS_PMUREG(0x4750)
#define EXYNOS_PMU_DISABLE_PLL_CMU_ISP_DURATION1		EXYNOS_PMUREG(0x4754)
#define EXYNOS_PMU_DISABLE_PLL_CMU_ISP_DURATION2		EXYNOS_PMUREG(0x4758)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MFCMSCL_CONFIGURATION	EXYNOS_PMUREG(0x4780)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MFCMSCL_STATUS		EXYNOS_PMUREG(0x4784)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MFCMSCL_OPTION		EXYNOS_PMUREG(0x4788)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MFCMSCL_DURATION0		EXYNOS_PMUREG(0x4790)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MFCMSCL_DURATION1		EXYNOS_PMUREG(0x4794)
#define EXYNOS_PMU_DISABLE_PLL_CMU_MFCMSCL_DURATION2		EXYNOS_PMUREG(0x4798)
#define EXYNOS_PMU_RESET_LOGIC_G3D_CONFIGURATION		EXYNOS_PMUREG(0x4860)
#define EXYNOS_PMU_RESET_LOGIC_G3D_STATUS			EXYNOS_PMUREG(0x4864)
#define EXYNOS_PMU_RESET_LOGIC_G3D_OPTION			EXYNOS_PMUREG(0x4868)
#define EXYNOS_PMU_RESET_LOGIC_G3D_DURATION0			EXYNOS_PMUREG(0x4870)
#define EXYNOS_PMU_RESET_LOGIC_G3D_DURATION1			EXYNOS_PMUREG(0x4874)
#define EXYNOS_PMU_RESET_LOGIC_G3D_DURATION2			EXYNOS_PMUREG(0x4878)
#define EXYNOS_PMU_RESET_LOGIC_G3D_DURATION3			EXYNOS_PMUREG(0x487C)
#define EXYNOS_PMU_RESET_LOGIC_DISP_CONFIGURATION		EXYNOS_PMUREG(0x4880)
#define EXYNOS_PMU_RESET_LOGIC_DISP_STATUS			EXYNOS_PMUREG(0x4884)
#define EXYNOS_PMU_RESET_LOGIC_DISP_OPTION			EXYNOS_PMUREG(0x4888)
#define EXYNOS_PMU_RESET_LOGIC_DISP_DURATION0			EXYNOS_PMUREG(0x4890)
#define EXYNOS_PMU_RESET_LOGIC_DISP_DURATION1			EXYNOS_PMUREG(0x4894)
#define EXYNOS_PMU_RESET_LOGIC_DISP_DURATION2			EXYNOS_PMUREG(0x4898)
#define EXYNOS_PMU_RESET_LOGIC_DISP_DURATION3			EXYNOS_PMUREG(0x489C)
#define EXYNOS_PMU_RESET_LOGIC_AUD_CONFIGURATION		EXYNOS_PMUREG(0x48C0)
#define EXYNOS_PMU_RESET_LOGIC_AUD_STATUS			EXYNOS_PMUREG(0x48C4)
#define EXYNOS_PMU_RESET_LOGIC_AUD_OPTION			EXYNOS_PMUREG(0x48C8)
#define EXYNOS_PMU_RESET_LOGIC_AUD_DURATION0			EXYNOS_PMUREG(0x48D0)
#define EXYNOS_PMU_RESET_LOGIC_AUD_DURATION1			EXYNOS_PMUREG(0x48D4)
#define EXYNOS_PMU_RESET_LOGIC_AUD_DURATION2			EXYNOS_PMUREG(0x48D8)
#define EXYNOS_PMU_RESET_LOGIC_AUD_DURATION3			EXYNOS_PMUREG(0x48DC)
#define EXYNOS_PMU_RESET_LOGIC_ISP_CONFIGURATION		EXYNOS_PMUREG(0x4940)
#define EXYNOS_PMU_RESET_LOGIC_ISP_STATUS			EXYNOS_PMUREG(0x4944)
#define EXYNOS_PMU_RESET_LOGIC_ISP_OPTION			EXYNOS_PMUREG(0x4948)
#define EXYNOS_PMU_RESET_LOGIC_ISP_DURATION0			EXYNOS_PMUREG(0x4950)
#define EXYNOS_PMU_RESET_LOGIC_ISP_DURATION1			EXYNOS_PMUREG(0x4954)
#define EXYNOS_PMU_RESET_LOGIC_ISP_DURATION2			EXYNOS_PMUREG(0x4958)
#define EXYNOS_PMU_RESET_LOGIC_ISP_DURATION3			EXYNOS_PMUREG(0x495C)
#define EXYNOS_PMU_RESET_LOGIC_MFCMSCL_CONFIGURATION		EXYNOS_PMUREG(0x4980)
#define EXYNOS_PMU_RESET_LOGIC_MFCMSCL_STATUS			EXYNOS_PMUREG(0x4984)
#define EXYNOS_PMU_RESET_LOGIC_MFCMSCL_OPTION			EXYNOS_PMUREG(0x4988)
#define EXYNOS_PMU_RESET_LOGIC_MFCMSCL_DURATION0		EXYNOS_PMUREG(0x4990)
#define EXYNOS_PMU_RESET_LOGIC_MFCMSCL_DURATION1		EXYNOS_PMUREG(0x4994)
#define EXYNOS_PMU_RESET_LOGIC_MFCMSCL_DURATION2		EXYNOS_PMUREG(0x4998)
#define EXYNOS_PMU_RESET_LOGIC_MFCMSCL_DURATION3		EXYNOS_PMUREG(0x499C)
#define EXYNOS_PMU_RESET_CMU_G3D_CONFIGURATION			EXYNOS_PMUREG(0x4C60)
#define EXYNOS_PMU_RESET_CMU_G3D_STATUS				EXYNOS_PMUREG(0x4C64)
#define EXYNOS_PMU_RESET_CMU_G3D_OPTION				EXYNOS_PMUREG(0x4C68)
#define EXYNOS_PMU_RESET_CMU_G3D_DURATION0			EXYNOS_PMUREG(0x4C70)
#define EXYNOS_PMU_RESET_CMU_G3D_DURATION1			EXYNOS_PMUREG(0x4C74)
#define EXYNOS_PMU_RESET_CMU_G3D_DURATION2			EXYNOS_PMUREG(0x4C78)
#define EXYNOS_PMU_RESET_CMU_G3D_DURATION3			EXYNOS_PMUREG(0x4C7C)
#define EXYNOS_PMU_RESET_CMU_DISP_CONFIGURATION			EXYNOS_PMUREG(0x4C80)
#define EXYNOS_PMU_RESET_CMU_DISP_STATUS			EXYNOS_PMUREG(0x4C84)
#define EXYNOS_PMU_RESET_CMU_DISP_OPTION			EXYNOS_PMUREG(0x4C88)
#define EXYNOS_PMU_RESET_CMU_DISP_DURATION0			EXYNOS_PMUREG(0x4C90)
#define EXYNOS_PMU_RESET_CMU_DISP_DURATION1			EXYNOS_PMUREG(0x4C94)
#define EXYNOS_PMU_RESET_CMU_DISP_DURATION2			EXYNOS_PMUREG(0x4C98)
#define EXYNOS_PMU_RESET_CMU_DISP_DURATION3			EXYNOS_PMUREG(0x4C9C)
#define EXYNOS_PMU_RESET_CMU_AUD_CONFIGURATION			EXYNOS_PMUREG(0x4CC0)
#define EXYNOS_PMU_RESET_CMU_AUD_STATUS				EXYNOS_PMUREG(0x4CC4)
#define EXYNOS_PMU_RESET_CMU_AUD_OPTION				EXYNOS_PMUREG(0x4CC8)
#define EXYNOS_PMU_RESET_CMU_AUD_DURATION0			EXYNOS_PMUREG(0x4CD0)
#define EXYNOS_PMU_RESET_CMU_AUD_DURATION1			EXYNOS_PMUREG(0x4CD4)
#define EXYNOS_PMU_RESET_CMU_AUD_DURATION2			EXYNOS_PMUREG(0x4CD8)
#define EXYNOS_PMU_RESET_CMU_AUD_DURATION3			EXYNOS_PMUREG(0x4CDC)
#define EXYNOS_PMU_RESET_CMU_ISP_CONFIGURATION			EXYNOS_PMUREG(0x4D40)
#define EXYNOS_PMU_RESET_CMU_ISP_STATUS				EXYNOS_PMUREG(0x4D44)
#define EXYNOS_PMU_RESET_CMU_ISP_OPTION				EXYNOS_PMUREG(0x4D48)
#define EXYNOS_PMU_RESET_CMU_ISP_DURATION0			EXYNOS_PMUREG(0x4D50)
#define EXYNOS_PMU_RESET_CMU_ISP_DURATION1			EXYNOS_PMUREG(0x4D54)
#define EXYNOS_PMU_RESET_CMU_ISP_DURATION2			EXYNOS_PMUREG(0x4D58)
#define EXYNOS_PMU_RESET_CMU_ISP_DURATION3			EXYNOS_PMUREG(0x4D5C)
#define EXYNOS_PMU_RESET_CMU_MFCMSCL_CONFIGURATION		EXYNOS_PMUREG(0x4D80)
#define EXYNOS_PMU_RESET_CMU_MFCMSCL_STATUS			EXYNOS_PMUREG(0x4D84)
#define EXYNOS_PMU_RESET_CMU_MFCMSCL_OPTION			EXYNOS_PMUREG(0x4D88)
#define EXYNOS_PMU_RESET_CMU_MFCMSCL_DURATION0			EXYNOS_PMUREG(0x4D90)
#define EXYNOS_PMU_RESET_CMU_MFCMSCL_DURATION1			EXYNOS_PMUREG(0x4D94)
#define EXYNOS_PMU_RESET_CMU_MFCMSCL_DURATION2			EXYNOS_PMUREG(0x4D98)
#define EXYNOS_PMU_RESET_CMU_MFCMSCL_DURATION3			EXYNOS_PMUREG(0x4D9C)

#define EXYNOS_PMU_SYSTEM_INFO					EXYNOS_PMUREG(0x5004)

#define EXYNOS_PMU_JTAG_DBG_DET					EXYNOS_PMUREG(0x6000)
#define EXYNOS_PMU_CPU_CORERST_LOCK				EXYNOS_PMUREG(0x6004)
#define EXYNOS_PMU_APL_CORERST_LOCK				EXYNOS_PMUREG(0x6008)
#define EXYNOS_PMU_NFC_CLK_CTRL					EXYNOS_PMUREG(0x600C)
#define EXYNOS_PMU_RESET_ASB_MIF_CONFIGURATION			EXYNOS_PMUREG(0x6FD0)
#define EXYNOS_PMU_RESET_ASB_MIF_STATUS				EXYNOS_PMUREG(0x6FD4)
#define EXYNOS_PMU_RESET_ASB_MIF_OPTION				EXYNOS_PMUREG(0x6FD8)
#define EXYNOS_PMU_RESET_ASB_MIF_DURATION0			EXYNOS_PMUREG(0x6FE0)
#define EXYNOS_PMU_RESET_ASB_MIF_DURATION1			EXYNOS_PMUREG(0x6FE4)
#define EXYNOS_PMU_RESET_ASB_MIF_DURATION2			EXYNOS_PMUREG(0x6FE8)
#define EXYNOS_PMU_RESET_ASB_MIF_DURATION3			EXYNOS_PMUREG(0x6FEC)

#define EXYNOS_PMU_LOGIC_RESET_CP_CONFIGURATION			EXYNOS_PMUREG(0x7000)
#define EXYNOS_PMU_LOGIC_RESET_CP_STATUS			EXYNOS_PMUREG(0x7004)
#define EXYNOS_PMU_LOGIC_RESET_CP_OPTION			EXYNOS_PMUREG(0x7008)
#define EXYNOS_PMU_LOGIC_RESET_CP_DURATION0			EXYNOS_PMUREG(0x7010)
#define EXYNOS_PMU_LOGIC_RESET_CP_DURATION1			EXYNOS_PMUREG(0x7014)
#define EXYNOS_PMU_LOGIC_RESET_CP_DURATION2			EXYNOS_PMUREG(0x7018)
#define EXYNOS_PMU_LOGIC_RESET_CP_DURATION3			EXYNOS_PMUREG(0x701C)
#define EXYNOS_PMU_RESET_ASB_CP_CONFIGURATION			EXYNOS_PMUREG(0x7020)
#define EXYNOS_PMU_RESET_ASB_CP_STATUS				EXYNOS_PMUREG(0x7024)
#define EXYNOS_PMU_RESET_ASB_CP_OPTION				EXYNOS_PMUREG(0x7028)
#define EXYNOS_PMU_RESET_ASB_CP_DURATION0			EXYNOS_PMUREG(0x7030)
#define EXYNOS_PMU_RESET_ASB_CP_DURATION1			EXYNOS_PMUREG(0x7034)
#define EXYNOS_PMU_RESET_ASB_CP_DURATION2			EXYNOS_PMUREG(0x7038)
#define EXYNOS_PMU_RESET_ASB_CP_DURATION3			EXYNOS_PMUREG(0x703C)
#define EXYNOS_PMU_TCXO_GATE_CONFIGURATION			EXYNOS_PMUREG(0x7040)
#define EXYNOS_PMU_TCXO_GATE_STATUS				EXYNOS_PMUREG(0x7044)
#define EXYNOS_PMU_TCXO_GATE_OPTION				EXYNOS_PMUREG(0x7048)
#define EXYNOS_PMU_TCXO_GATE_DURATION0				EXYNOS_PMUREG(0x7050)
#define EXYNOS_PMU_TCXO_GATE_DURATION1				EXYNOS_PMUREG(0x7054)
#define EXYNOS_PMU_TCXO_GATE_DURATION2				EXYNOS_PMUREG(0x7058)
#define EXYNOS_PMU_TCXO_GATE_DURATION3				EXYNOS_PMUREG(0x705C)
#define EXYNOS_PMU_CLEANY_BUS_CONFIGURATION			EXYNOS_PMUREG(0x7060)
#define EXYNOS_PMU_CLEANY_BUS_STATUS				EXYNOS_PMUREG(0x7064)
#define EXYNOS_PMU_CLEANY_BUS_OPTION				EXYNOS_PMUREG(0x7068)
#define EXYNOS_PMU_CLEANY_BUS_DURATION0				EXYNOS_PMUREG(0x7070)
#define EXYNOS_PMU_CLEANY_BUS_DURATION1				EXYNOS_PMUREG(0x7074)
#define EXYNOS_PMU_CLEANY_BUS_DURATION2				EXYNOS_PMUREG(0x7078)
#define EXYNOS_PMU_CLEANY_BUS_DURATION3				EXYNOS_PMUREG(0x707C)

#define EXYNOS_PMU_LPI_CPU(x)					(EXYNOS758_VA_PMU_LPI_CPU + (x))
#define EXYNOS_PMU_LPI_MASK_CPU__ASB				EXYNOS_PMU_LPI_CPU(0x0020)

/* PMU Register control bit definition */

/* EXYNOS_PMU_PMU_SYNC_CTRL */
#define ENABLE_ASYNC_PMU		(0x1 << 0)

/* EXYNOS_PMU_UP_SCHEDULER */
#define ENABLE_CPU_CPU			(0x1 << 0)

/* EXYNOS_CENTRAL_SEQ_MIF_OPTION */
#define USE_AUD_NOT_ACCESS_MIF		(0x1 << 5)

/* EXYNOS_PMU_PMU_SPARE0 */
#define EN_NONRET_RESET			(0x1 << 1)

/* EXYNOS_PMU_WAKEUP_MASK */
#define WAKEUP_MASK_EVENT_MON_SW	(0x1 << 31)

/* EXYNOS_PMU_WAKEUP_MASK_MIF */
#define WAKEUP_MASK_AUD			(0x1 << 4)

/* EXYNOS_PMU_CPU_DBG_CONFIGURATION */
#define DBG_INITIATE_WAKEUP		(0x3 << 16)

/* XXIP configuration */
#define LOCAL_PWR_CFG			(0xF << 0)

/* EXYNOS_PMU_CENTRAL_SEQ_CONFIGURATION */
#define CENTRALSEQ_PWR_CFG		(0x1 << 16)

/* EXYNOS_PMU_CPU_OPTION */
#define USE_SMPEN			(0x1 << 28)
#define USE_STANDBYWFE			(0x1 << 24)
#define USE_STANDBYWFI			(0x1 << 16)
#define USE_SC_FEEDBACK			(0x1 << 1)
#define USE_SC_COUNTER			(0x1 << 0)

/* EXYNOS_PMU_CPU_DURATION0 */
#define DUR_WAIT_RESET			(0xF << 20)
#define DUR_SCALL			(0xF << 4)
#define DUR_SCALL_VALUE			(0x1 << 4)

/* EXYNOS_PMU_CPU_CPUSEQUENCER_OPTION */
#define SKIP_BLK_PWR_DOWN		(0x1 << 8)
#define USE_AUTOMATIC_PWRCTRL		(0x1 << 0)

/* EXYNOS_PMU_L2_OPTION */
#define USE_DEACTIVATE_ACE		(0x1 << 19)
#define USE_DEACTIVATE_ACP		(0x1 << 18)
#define USE_AUTOMATIC_L2FLUSHREQ	(0x1 << 17)
#define USE_STANDBYWFIL2		(0x1 << 16)
#define USE_RETENTION			(0x1 << 4)

/* EXYNOS_PMU_PAD_RETENTION_AUD_OPTION */
#define PAD_INITIATE_WAKEUP		(0x1 << 28)

/* EXYNOS_PMU_PS_HOLD_CONTROL */
#define ENABLE_HW_TRIP			(0x1 << 31)
#define PS_HOLD_OUTPUT_HIGH		(0x3 << 8)

/* EXYNOS_PMU_PMU_DEBUG */
#define CLKOUT_DISABLE			(0x1 << 0)
#define CLKOUT_SEL_MASK			(0x1f << 8)
#define CLKOUT_SEL_TCXO			(0x10 << 8)

/* MIPI PHY control */
#define MIPI_PHY_ENABLE			(0x1 << 0)

/* verify power ON/OFF status */
#define POWER_ON_STATUS			(0xF << 0)

/* for EXYNOS_PMU_MASK_WDT_RESET_REQUEST & EXYNOS_PMU_AUTOMATIC_DISABLE_WDT */
#define CORTEXM3_APM_WDTRESET		(1 << 20)
#define CPU_WDTRESET			(1 << 23)
#define	APL_WDTRESET			(1 << 24)
#define SSS_WDTRESET			(1 << 26)
#define A5IS_WDTRESET			(1 << 27)

/* LPI MASK ASYNCBRIDGW */
#define ASATBZ_MSTIF_CPU_AUD		(0x1 << 5)
#define ASATBZ_MSTIF_CPU_CAM1		(0x1 << 4)

/* CORTEX M3 */
#define ENABLE_APM			(0x1 << 15)
#define APM_STATUS_MASK			(0x1)
#define STANDBYWFI			(28)
#define STANDBYWFI_MASK			(0x1)
#define APM_LOCAL_PWR_CFG_RUN		(0x1 << 0)
#define APM_LOCAL_PWR_CFG_RESET		(~(0x1 << 0))

/* G3D PMU */
#define G3D_STATUS_MASK			(0xF)

/* CP PMU */
/* For EXYNOS_PMU_CP_CTRL Register */
#define CP_PWRON                BIT(1)
#define CP_RESET_SET            BIT(2)
#define CP_START                BIT(3)
#define CP_ACTIVE_REQ_EN        BIT(5)
#define CP_ACTIVE_REQ_CLR       BIT(6)
#define CP_RESET_REQ_EN         BIT(7)
#define CP_RESET_REQ_CLR        BIT(8)
#define MASK_CP_PWRDN_DONE      BIT(9)
#define RTC_OUT_EN              BIT(10)
#define MASK_SLEEP_START_REQ    BIT(12)
#define SET_SW_SLEEP_START_REQ  BIT(13)
#define CLEANY_BYPASS_END       BIT(16)

/* For EXYNOSE7580_PMU_CP_STATE Register */
#define CP_PWRDN_DONE           BIT(0)
#define CP_ACCESS_MIF           BIT(4)

/* For EXYNOS7580_PMU_CP_DEBUG Register */
#define EN_SLEEP_START_REQ      BIT(0)
#define EN_WKUP_START_REQ       BIT(1)
#define EN_CP_ACTIVE            BIT(2)
#define EN_CP_RESET_REQ         BIT(3)

#endif /* __REGS_PMU_EXYNOS7580_H__ */
