!!!!    2    0    1 1530583059  V0a64                                         
! IPG: rev 07.20pd Fri Jun 15 09:56:11 2018
disconnect all
connect s to "FPGA_DCLK"
connect i to "SRT_FPGA_DCLK"
!B!resistor 33, 21.15, 6.00, re2, ar200m
resistor 33,40.00, 25.00,re2,ar200m
! "r284" test.
