{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1574246609483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1574246609483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 07:43:29 2019 " "Processing started: Wed Nov 20 07:43:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1574246609483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1574246609483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off adder -c adder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1574246609483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder_6_1200mv_85c_slow.vho C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/ simulation " "Generated file adder_6_1200mv_85c_slow.vho in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574246610389 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder_6_1200mv_0c_slow.vho C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/ simulation " "Generated file adder_6_1200mv_0c_slow.vho in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574246610483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder_min_1200mv_0c_fast.vho C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/ simulation " "Generated file adder_min_1200mv_0c_fast.vho in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574246610561 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder.vho C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/ simulation " "Generated file adder.vho in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574246610624 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder_6_1200mv_85c_vhd_slow.sdo C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/ simulation " "Generated file adder_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574246610702 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder_6_1200mv_0c_vhd_slow.sdo C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/ simulation " "Generated file adder_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574246610796 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder_min_1200mv_0c_vhd_fast.sdo C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/ simulation " "Generated file adder_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574246610889 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder_vhd.sdo C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/ simulation " "Generated file adder_vhd.sdo in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574246610968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1574246611171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 07:43:31 2019 " "Processing ended: Wed Nov 20 07:43:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1574246611171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1574246611171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1574246611171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1574246611171 ""}
