#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Dec 27 00:23:30 2016
# Process ID: 14164
# Current directory: C:/Users/ZYZ/Desktop/CLOCK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15596 C:\Users\ZYZ\Desktop\CLOCK\CLOCK.xpr
# Log file: C:/Users/ZYZ/Desktop/CLOCK/vivado.log
# Journal file: C:/Users/ZYZ/Desktop/CLOCK\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZYZ/Desktop/CLOCK/CLOCK.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 719.566 ; gain = 121.043
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v" into library work [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:1]
[Tue Dec 27 00:25:38 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: CLOCK
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:01 ; elapsed = 00:02:24 . Memory (MB): peak = 748.480 ; gain = 538.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CLOCK' [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:572]
INFO: [Synth 8-638] synthesizing module 'Debounce' [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:3]
INFO: [Synth 8-256] done synthesizing module 'Debounce' (1#1) [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:3]
INFO: [Synth 8-638] synthesizing module 'changemode' [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:112]
INFO: [Synth 8-256] done synthesizing module 'changemode' (2#1) [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:112]
INFO: [Synth 8-638] synthesizing module 'CLOCKZ' [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:126]
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:255]
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:257]
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:267]
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:277]
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:296]
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:312]
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:322]
INFO: [Synth 8-256] done synthesizing module 'CLOCKZ' (3#1) [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:126]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:53]
INFO: [Synth 8-256] done synthesizing module 'display' (4#1) [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:53]
INFO: [Synth 8-256] done synthesizing module 'CLOCK' (5#1) [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v:572]
WARNING: [Synth 8-3331] design CLOCKZ has unconnected port button[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:03 ; elapsed = 00:02:27 . Memory (MB): peak = 787.152 ; gain = 577.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:03 ; elapsed = 00:02:28 . Memory (MB): peak = 787.152 ; gain = 577.188
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/constrs_1/new/CLOCK.xdc]
Finished Parsing XDC File [C:/Users/ZYZ/Desktop/CLOCK/CLOCK.srcs/constrs_1/new/CLOCK.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:33 ; elapsed = 00:03:37 . Memory (MB): peak = 1086.145 ; gain = 876.180
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:25 . Memory (MB): peak = 1086.145 ; gain = 366.578
launch_runs impl_1
[Tue Dec 27 00:30:13 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CLOCK/CLOCK.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.145 ; gain = 0.000
write_schematic -format pdf -orientation portrait C:/Users/ZYZ/Desk.pdf
C:/Users/ZYZ/Desk.pdf
write_schematic -format pdf -orientation portrait C:/Users/ZYZ/Desktop/.pdf
C:/Users/ZYZ/Desktop/.pdf
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 27 00:47:29 2016...
