dataram3.v,verilog,xil_defaultlib,../../../../Minisys_1A_CPU.srcs/sources_1/ip/dataram3/sim/dataram3.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
