***********************
bsg_concentrate_static
***********************

* Overview

  This module given a bunch of signals, and a bitvector parameter,concentrate those bits together into a more condensed vector.

- Port
  
  +---------+---------+-------------+---------------------------------------------+
  |  Type   |   NAME  |    WIDTH    |    DESCRIPTION                              |
  +---------+---------+-------------+---------------------------------------------+
  |  INPUT  |    i    |   width_lp  | data input port                             |
  +---------+---------+-------------+---------------------------------------------+
  | OUTPUT  |    o    |  set_els_lp | data output port                            |
  +---------+---------+-------------+---------------------------------------------+

* Parameter
  
  +----------------+--------------------------------------+---------------------------------------+
  |      Name      |     DESCRIPTION                      |                DEFAULT                |
  +----------------+--------------------------------------+---------------------------------------+ 
  |  pattern_els_p | input and output data width          |                 "inv"                 |    
  +----------------+--------------------------------------+---------------------------------------+
  |    width_lp    | input data width                     |          $bits(pattern_els_p)         |
  +----------------+--------------------------------------+---------------------------------------+
  |   set_els_lp   | output data width                    | `BSG_COUNTONES_SYNTH(pattern_els_p)   |
  +----------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_concentrate_static.jpg
   
***********************
bsg_counter_clear_up
***********************

* Overview

  This counter counts up and is occasionally cleared.

- Port
  
  +---------+---------+-------------+---------------------------------------------+
  |  Type   |   NAME  |    WIDTH    |    DESCRIPTION                              |
  +---------+---------+-------------+---------------------------------------------+
  |  CLOCK  |  clk_i  |      1      | clock input port                            |
  +---------+---------+-------------+---------------------------------------------+
  |  RESET  | reset_i |      1      | reset input port                            |
  +---------+---------+-------------+---------------------------------------------+
  |  CLEAR  | clear_i |      1      | clear input port                            |
  +---------+---------+-------------+---------------------------------------------+
  |  INPUT  |  up_i   |      1      | data input port                             |
  +---------+---------+-------------+---------------------------------------------+
  | OUTPUT  | count_o | ptr_width_lp| data output port                            |
  +---------+---------+-------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |              Name             |     DESCRIPTION                      |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |           max_val_p           |  set the max value                   |                   -1                  |    
  +-------------------------------+--------------------------------------+---------------------------------------+
  |          init_val_p           |  set the initial value of the count  |        `BSG_UNDEFINED_IN_SIM('0)      |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |          ptr_width_lp         |  output data width                   |      `BSG_SAFE_CLOG2(max_val_p+1)     |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |   disable_overflow_warning_p  |  overflow signal                     |                   0                   |
  +-------------------------------+--------------------------------------+---------------------------------------+
  
- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_counter_clear_up.jpg
 
*****************************
bsg_counter_clear_up_one_hot
*****************************

* Overview

  This counter is a one hot counter only one output bit is set at any time.

- Port
  
  +---------+---------+-------------+---------------------------------------------+
  |  Type   |   NAME  |    WIDTH    |    DESCRIPTION                              |
  +---------+---------+-------------+---------------------------------------------+
  |  CLOCK  |  clk_i  |      1      | clock input port                            |
  +---------+---------+-------------+---------------------------------------------+
  |  RESET  | reset_i |      1      | reset input port                            |
  +---------+---------+-------------+---------------------------------------------+
  |  CLEAR  | clear_i |      1      | clear input port                            |
  +---------+---------+-------------+---------------------------------------------+
  |  INPUT  |  up_i   |      1      | data input port                             |
  +---------+---------+-------------+---------------------------------------------+
  | OUTPUT  | count_o |   width_lp  | data output port                            |
  +---------+---------+-------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |              Name             |     DESCRIPTION                      |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |           max_val_p           |  set the max value                   |                   -1                  |    
  +-------------------------------+--------------------------------------+---------------------------------------+
  |          init_val_p           |  set the initial value of the count  |             (width_lp) ' (1)          |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |          width_lp             |  output data width                   |              max_val_p+1              |
  +-------------------------------+--------------------------------------+---------------------------------------+ 

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_counter_clear_up_one_hot.jpg
   
*****************************
bsg_counter_clock_downsample
*****************************

* Overview

  This counter will counter down from val_i to 0.When the counter hits 0, the output clk_r_o will invert.

- Port
  
  +---------+---------+-------------+---------------------------------------------+
  |  Type   |   NAME  |    WIDTH    |    DESCRIPTION                              |
  +---------+---------+-------------+---------------------------------------------+
  |  CLOCK  |  clk_i  |      1      | clock input port                            |
  +---------+---------+-------------+---------------------------------------------+
  |  RESET  | reset_i |      1      | reset input port                            |
  +---------+---------+-------------+---------------------------------------------+
  |  INPUT  | val_i   |   width_p   | data input port                             |
  +---------+---------+-------------+---------------------------------------------+
  | OUTPUT  | clk_r_o |      1      | data output port                            |
  +---------+---------+-------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |              Name             |     DESCRIPTION                      |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |          width_p              |  input data width                    |                 "inv"                 |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |         harden_p              | use harden IP or not                 |                   0                   |
  +-------------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_counter_clock_downsample.jpg
 
**************************
bsg_counter_dynamic_limit
**************************

* Overview

  This module is a counter with dynamic limit that repeats counting from zero to overflow value.

- Port
  
  +---------+---------+-------------+---------------------------------------------+
  |  Type   |   NAME  |    WIDTH    |    DESCRIPTION                              |
  +---------+---------+-------------+---------------------------------------------+
  |  CLOCK  |  clk_i  |      1      | clock input port                            |
  +---------+---------+-------------+---------------------------------------------+
  |  RESET  | reset_i |      1      | reset input port                            |
  +---------+---------+-------------+---------------------------------------------+
  |  INPUT  | limit_i |   width_p   | data input port                             |
  +---------+---------+-------------+---------------------------------------------+
  | OUTPUT  |counter_o|   width_p   | data output port                            |
  +---------+---------+-------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |              Name             |     DESCRIPTION                      |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |          width_p              |  input data width                    |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+ 

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_counter_dynamic_limit.jpg
 
*****************************
bsg_counter_dynamic_limit_en
*****************************

* Overview

  This module implements simple counter with enable signal and dynamic overflow limit.

- Port
  
  +---------+--------------+-------------+---------------------------------------------+
  |  Type   |     NAME     |    WIDTH    |    DESCRIPTION                              |
  +---------+--------------+-------------+---------------------------------------------+
  |  CLOCK  |     clk_i    |      1      | clock input port                            |
  +---------+--------------+-------------+---------------------------------------------+
  |  RESET  |    reset_i   |      1      | reset input port                            |
  +---------+--------------+-------------+---------------------------------------------+
  |         |     en_i     |      1      | setting  port                               |
  + INPUT   +--------------+-------------+---------------------------------------------+
  |         |   limit_i    |   width_p   | data input port                             |
  +---------+--------------+-------------+---------------------------------------------+
  |         |  counter_o   |   width_p   | data output port                            |
  + OUTPUT  +--------------+-------------+---------------------------------------------+
  |         | overflowed_o |      1      | data output port                            |
  +---------+--------------+-------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |              Name             |     DESCRIPTION                      |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |          width_p              |  input and output data width         |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+ 

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_counter_dynamic_limit_en.jpg 
 
*************************
bsg_counter_overflow_en
*************************

* Overview

  This is a counter with an overflow flag bit.

- Port
  
  +---------+--------------+-------------+---------------------------------------------+
  |  Type   |     NAME     |    WIDTH    |    DESCRIPTION                              |
  +---------+--------------+-------------+---------------------------------------------+
  |  CLOCK  |     clk_i    |      1      | clock input port                            |
  +---------+--------------+-------------+---------------------------------------------+
  |  RESET  |    reset_i   |      1      | reset input port                            |
  +---------+--------------+-------------+---------------------------------------------+
  |  INPUT  |     en_i     |      1      | setting  port                               |
  +---------+--------------+-------------+---------------------------------------------+
  |         |    count_o   | ptr_width_lp| data output port                            |
  +  OUTPUT +--------------+-------------+---------------------------------------------+
  |         |  overflow_o  |      1      | data output port                            |
  +---------+--------------+-------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |              Name             |             DESCRIPTION              |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |          max_val_p            |              max value               |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |         init_val_p            |            initial value             |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |         ptr_width_lp          |          output data width           |      `BSG_SAFE_CLOG2(max_val_p)       |
  +-------------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_counter_overflow_en.jpg

****************************
bsg_counter_overflow_set_en
****************************

* Overview

  This is a counter with a set signal and an overflow flag signal.

- Port
  
  +---------+--------------+-------------------+---------------------------------------------+
  |  Type   |     NAME     |        WIDTH      |    DESCRIPTION                              |
  +---------+--------------+-------------------+---------------------------------------------+
  |  CLOCK  |     clk_i    |         1         | clock input port                            |
  +---------+--------------+-------------------+---------------------------------------------+
  |  RESET  |    reset_i   |         1         | reset input port                            |
  +---------+--------------+-------------------+---------------------------------------------+
  |         |    set_i     |         1         | setting  port                               |
  +  INPUT  +--------------+-------------------+---------------------------------------------+
  |         |    val_i     |   lg_max_val_lp   | data input port                             |      
  +---------+--------------+-------------------+---------------------------------------------+
  |         |    count_o   |   lg_max_val_lp   | data output port                            |
  +  OUTPUT +--------------+-------------------+---------------------------------------------+
  |         |  overflow_o  |        1          | data output port                            |
  +---------+--------------+-------------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |              Name             |             DESCRIPTION              |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |          max_val_p            |              max value               |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |        lg_max_val_lp          |       input and output data width    |      `BSG_SAFE_CLOG2(max_val_p)       |
  +-------------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_counter_overflow_set_en.jpg

**********************
bsg_counter_set_down
**********************

* Overview

  This is a decrement counter with a set.

- Port
  
  +---------+--------------+-------------------+---------------------------------------------+
  |  Type   |     NAME     |        WIDTH      |    DESCRIPTION                              |
  +---------+--------------+-------------------+---------------------------------------------+
  |  CLOCK  |     clk_i    |         1         | clock input port                            |
  +---------+--------------+-------------------+---------------------------------------------+
  |  RESET  |    reset_i   |         1         | reset input port                            |
  +---------+--------------+-------------------+---------------------------------------------+
  |         |    set_i     |         1         | setting  port                               |
  +         +--------------+-------------------+---------------------------------------------+
  | INPUT   |    val_i     |      width_p      | data input port                             | 
  +         +--------------+-------------------+---------------------------------------------+
  |         |    down_i    |         1         | data input port                             |
  +---------+--------------+-------------------+---------------------------------------------+
  |         |    count_o   |      width_p      | data output port                            |
  +---------+--------------+-------------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |            Name               |             DESCRIPTION              |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |           width_p             |       input and output data width    |                 "inv"                 |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |         init_val_p            |            initial value             |                  '0                   |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |   set_and_down_exclusive_p    |               flag bit               |                   0                   |
  +-------------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_counter_set_down.jpg

*******************
bsg_counter_set_en
*******************

* Overview

  This is a decrement counter with a set.

- Port
  
  +---------+--------------+-------------------+---------------------------------------------+
  |  Type   |     NAME     |        WIDTH      |    DESCRIPTION                              |
  +---------+--------------+-------------------+---------------------------------------------+
  |  CLOCK  |    clk_i     |         1         | clock input port                            |
  +---------+--------------+-------------------+---------------------------------------------+
  |  RESET  |    reset_i   |         1         | reset input port                            |
  +---------+--------------+-------------------+---------------------------------------------+
  |         |    set_i     |         1         | setting  port                               |
  +         +--------------+-------------------+---------------------------------------------+
  | INPUT   |    val_i     |   lg_max_val_lp   | data input port                             | 
  +         +--------------+-------------------+---------------------------------------------+
  |         |    en_i      |         1         | data input port                             |
  +---------+--------------+-------------------+---------------------------------------------+
  |         |    count_o   |   lg_max_val_lp   | data output port                            |
  +---------+--------------+-------------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |              Name             |             DESCRIPTION              |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |          max_val_p            |       input and output data width    |                 "inv"                 |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |        lg_max_val_lp          |       input and output data width    |      `BSG_SAFE_CLOG2(max_val_p)       |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |         reset_val_p           |             reset value              |                   0                   |
  +-------------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_counter_set_en.jpg 

********************
bsg_counter_up_down
********************

* Overview

  This is an up-down counter with initial and max values.

- Port
  
  +---------+--------------+-------------------+---------------------------------------------+
  |  Type   |     NAME     |        WIDTH      |    DESCRIPTION                              |
  +---------+--------------+-------------------+---------------------------------------------+
  |  CLOCK  |    clk_i     |         1         | clock input port                            |
  +---------+--------------+-------------------+---------------------------------------------+
  |  RESET  |    reset_i   |         1         | reset input port                            |
  +---------+--------------+-------------------+---------------------------------------------+
  |         |     up_i     |   step_width_lp   | data input port                             |
  +  INPUT  +--------------+-------------------+---------------------------------------------+
  |         |    down_i    |   step_width_lp   | data input port                             | 
  +---------+--------------+-------------------+---------------------------------------------+
  |  OUTPUT |    count_o   |   ptr_width_lp    | data output port                            |
  +---------+--------------+-------------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |            Name               |             DESCRIPTION              |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |          max_val_p            |             max value                |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |         init_val_p            |            initial value             |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |         max_step_p            |           input data width           |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |        step_width_lp          |           input data width           |         `BSG_WIDTH(max_step_p)        |  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |        ptr_width_lp           |           output data width          |          `BSG_WIDTH(max_val_p)        |
  +-------------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_counter_up_down.jpg 

*****************************
bsg_counter_up_down_variable
*****************************

* Overview

  This is an up-down counter with initial and max values.

- Port
  
  +---------+--------------+-------------------+---------------------------------------------+
  |  Type   |     NAME     |        WIDTH      |    DESCRIPTION                              |
  +---------+--------------+-------------------+---------------------------------------------+
  |  CLOCK  |    clk_i     |         1         | clock input port                            |
  +---------+--------------+-------------------+---------------------------------------------+
  |  RESET  |    reset_i   |         1         | reset input port                            |
  +---------+--------------+-------------------+---------------------------------------------+
  |         |     up_i     |   step_width_lp   | data input port                             |
  +  INPUT  +--------------+-------------------+---------------------------------------------+
  |         |    down_i    |   step_width_lp   | data input port                             | 
  +---------+--------------+-------------------+---------------------------------------------+
  |  OUTPUT |    count_o   |   ptr_width_lp    | data output port                            |
  +---------+--------------+-------------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |            Name               |             DESCRIPTION              |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |          max_val_p            |             max value                |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |         init_val_p            |            initial value             |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |         max_step_p            |           input data width           |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |        step_width_lp          |           input data width           |         `BSG_WIDTH(max_step_p)        |  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |        ptr_width_lp           |           output data width          |          `BSG_WIDTH(max_val_p)        |
  +-------------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_counter_up_down_variable.jpg
   
***************************
bsg_counting_leading_zeros
***************************

* Overview

  This is a priority encoder that encodes the input reversed first.

- Port
  
  +---------+--------------+---------------------------+---------------------------------------------+
  |  Type   |     NAME     |              WIDTH        |    DESCRIPTION                              |
  +---------+--------------+---------------------------+---------------------------------------------+
  | INPUT   |     a_i      |             width_p       | data input port                             | 
  +---------+--------------+---------------------------+---------------------------------------------+
  | OUTPUT  |  num_zero_o  |  `BSG_SAFE_CLOG2(width_p) | data output port                            |
  +---------+--------------+---------------------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |            Name               |             DESCRIPTION              |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |          width_p              |       input and output data width    |                 "inv"                 |
  +-------------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_counting_leading_zeros.jpg

*********************************
bsg_crossbar_control_basic_o_by_i
*********************************

* Overview

  This module generates the control signals for bsg_router_crossbar_o_by_i.

- Port
  
  +---------+----------------------+-------------------+---------------------------------------------+
  |  Type   |          NAME        |        WIDTH      |    DESCRIPTION                              |
  +---------+----------------------+-------------------+---------------------------------------------+
  |  CLOCK  |          clk_i       |         1         | clock input port                            |
  +---------+----------------------+-------------------+---------------------------------------------+
  |  RESET  |        reset_i       |         1         | reset input port                            |
  +---------+----------------------+-------------------+---------------------------------------------+
  |         |        valid_i       |      i_els_p      | data input port                             |
  +         +----------------------+-------------------+---------------------------------------------+
  | INPUT   |        sel_io_i      |i_els_p*lg_o_els_lp| data input port                             | 
  +         +----------------------+-------------------+---------------------------------------------+
  |         |       ready_and_i    |      o_els_p      | data input port                             |
  +---------+----------------------+-------------------+---------------------------------------------+
  |         |        yumi_o        |      i_els_p      | data output port                            |
  +         +----------------------+-------------------+---------------------------------------------+
  | OUTPUT  |        valid_o       |   step_width_lp   | data output port                            | 
  +         +----------------------+-------------------+---------------------------------------------+
  |         |  grants_oi_one_hot_o |  o_els_p*i_els_p  | data output port                            |       
  +---------+----------------------+-------------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |            Name               |             DESCRIPTION              |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |          i_els_p              |       input and output data width    |                 "inv"                 |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |          o_els_p              |       input and output data width    |                 "inv"                 |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |        lg_o_els_lp            |       input data width               |         `BSG_SAFE_CLOG2(o_els_p)      |     
  +-------------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_crossbar_control_basic_o_by_i.jpg
 
********************
bsg_crossbar_o_by_i
********************

* Overview

  This is a benes network implementation.

- Port
  
  +---------+----------------------+-------------------+---------------------------------------------+
  |  Type   |          NAME        |        WIDTH      |    DESCRIPTION                              |
  +---------+----------------------+-------------------+---------------------------------------------+
  |         |           i          |  i_els_p*width_p  | data input port                             |
  + INPUT   +----------------------+-------------------+---------------------------------------------+
  |         |   sel_oi_one_hot_i   |  o_els_p*i_els_p  | data input port                             |
  +---------+----------------------+-------------------+---------------------------------------------+
  | OUTPUT  |          o           |  o_els_p*width_p  | data output port                            |
  +---------+----------------------+-------------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |            Name               |             DESCRIPTION              |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |          i_els_p              |       input and output data width    |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |          o_els_p              |       input and output data width    |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |          width_p              |       input and output data width    |                  -1                   |     
  +-------------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_crossbar_o_by_i.jpg

******************
bsg_cycle_counter
******************

* Overview

  This is a loop counter.

- Port
  
  +---------+----------------------+-------------------+---------------------------------------------+
  |  Type   |         NAME         |        WIDTH      |    DESCRIPTION                              |
  +---------+----------------------+-------------------+---------------------------------------------+
  |  CLOCK  |         clk_i        |         1         | clock input port                            |
  +---------+----------------------+-------------------+---------------------------------------------+
  |  RESET  |        reset_i       |         1         | reset input port                            |
  +---------+----------------------+-------------------+---------------------------------------------+
  | OUTPUT  |        ctr_r_o       |      width_p      | data output port                            |
  +---------+----------------------+-------------------+---------------------------------------------+

* Parameter
  
  +-------------------------------+--------------------------------------+---------------------------------------+
  |            Name               |             DESCRIPTION              |                DEFAULT                |
  +-------------------------------+--------------------------------------+---------------------------------------+ 
  |          i_els_p              |       input and output data width    |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |          o_els_p              |       input and output data width    |                  -1                   |
  +-------------------------------+--------------------------------------+---------------------------------------+
  |          width_p              |       input and output data width    |                  -1                   |     
  +-------------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_cycle_counter.jpg

