Analysis & Synthesis report for test
Thu Nov 10 19:33:27 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Source assignments for altsyncram:altsyncram_component|altsyncram_ssd1:auto_generated
 12. Parameter Settings for User Entity Instance: altsyncram:altsyncram_component
 13. altsyncram Parameter Settings by Entity Instance
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 10 19:33:27 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; test                                        ;
; Top-level Entity Name              ; imem                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 17                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; imem               ; test               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; mif_outputs/halfTestCases.mif    ; yes             ; User Memory Initialization File  ; C:/Users/vcm/Desktop/22Fall-550/mif_outputs/halfTestCases.mif                ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/vcm/Desktop/22Fall-550/imem.v                                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ssd1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/vcm/Desktop/22Fall-550/db/altsyncram_ssd1.tdf                       ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
;                                             ;             ;
; Total combinational functions               ; 0           ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 0           ;
;     -- 3 input functions                    ; 0           ;
;     -- <=2 input functions                  ; 0           ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 0           ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 0           ;
;     -- Dedicated logic registers            ; 0           ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 17          ;
; Total memory bits                           ; 2048        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 8           ;
; Total fan-out                               ; 97          ;
; Average fan-out                             ; 2.31        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                  ; Entity Name     ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
; |imem                                  ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 17   ; 0            ; |imem                                                                ; imem            ; work         ;
;    |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |imem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;       |altsyncram_ssd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |imem|altsyncram:altsyncram_component|altsyncram_ssd1:auto_generated ; altsyncram_ssd1 ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------------+
; Name                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                           ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------------+
; altsyncram:altsyncram_component|altsyncram_ssd1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; C:/Users/vcm/Desktop/22Fall-550/mif_outputs/halfTestCases.mif ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |imem           ; imem.v          ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Source assignments for altsyncram:altsyncram_component|altsyncram_ssd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:altsyncram_component                                        ;
+------------------------------------+---------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                         ; Type           ;
+------------------------------------+---------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                           ; Untyped        ;
; WIDTH_A                            ; 8                                                             ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                             ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                           ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped        ;
; WIDTH_B                            ; 1                                                             ; Untyped        ;
; WIDTHAD_B                          ; 1                                                             ; Untyped        ;
; NUMWORDS_B                         ; 1                                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped        ;
; INIT_FILE                          ; C:/Users/vcm/Desktop/22Fall-550/mif_outputs/halfTestCases.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ssd1                                               ; Untyped        ;
+------------------------------------+---------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                            ;
+-------------------------------------------+---------------------------------+
; Name                                      ; Value                           ;
+-------------------------------------------+---------------------------------+
; Number of entity instances                ; 1                               ;
; Entity Instance                           ; altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                             ;
;     -- WIDTH_A                            ; 8                               ;
;     -- NUMWORDS_A                         ; 256                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                          ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
+-------------------------------------------+---------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+----------------------+------------------------------+
; Type                 ; Count                        ;
+----------------------+------------------------------+
; boundary_port        ; 17                           ;
; cycloneiii_ram_block ; 8                            ;
;                      ;                              ;
; Max LUT depth        ; 0.00                         ;
; Average LUT depth    ; 0.00                         ;
+----------------------+------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Nov 10 19:33:12 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file two_to_four_decoder.v
    Info (12023): Found entity 1: two_to_four_decoder File: C:/Users/vcm/Desktop/22Fall-550/two_to_four_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file three_to_eight_decoder.v
    Info (12023): Found entity 1: three_to_eight_decoder File: C:/Users/vcm/Desktop/22Fall-550/three_to_eight_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sx.v
    Info (12023): Found entity 1: sx File: C:/Users/vcm/Desktop/22Fall-550/sx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton_test_tb.v
    Info (12023): Found entity 1: skeleton_test_tb File: C:/Users/vcm/Desktop/22Fall-550/skeleton_test_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file skeleton_test.v
    Info (12023): Found entity 1: skeleton_test File: C:/Users/vcm/Desktop/22Fall-550/skeleton_test.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/vcm/Desktop/22Fall-550/skeleton.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file sixteen_bit_adder.v
    Info (12023): Found entity 1: sixteen_bit_adder File: C:/Users/vcm/Desktop/22Fall-550/sixteen_bit_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/vcm/Desktop/22Fall-550/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rca_16.v
    Info (12023): Found entity 1: RCA_16 File: C:/Users/vcm/Desktop/22Fall-550/RCA_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/vcm/Desktop/22Fall-550/processor.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: C:/Users/vcm/Desktop/22Fall-550/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not_32_bit.v
    Info (12023): Found entity 1: not_32_bit File: C:/Users/vcm/Desktop/22Fall-550/not_32_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file m81.v
    Info (12023): Found entity 1: m81 File: C:/Users/vcm/Desktop/22Fall-550/m81.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file m21_32_bit.v
    Info (12023): Found entity 1: m21_32_bit File: C:/Users/vcm/Desktop/22Fall-550/m21_32_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file m21.v
    Info (12023): Found entity 1: m21 File: C:/Users/vcm/Desktop/22Fall-550/m21.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file left_shift_32_bit.v
    Info (12023): Found entity 1: left_shift_32_bit File: C:/Users/vcm/Desktop/22Fall-550/left_shift_32_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file judgeless.v
    Info (12023): Found entity 1: judgeLess File: C:/Users/vcm/Desktop/22Fall-550/judgeLess.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file judgeequal.v
    Info (12023): Found entity 1: judgeEqual File: C:/Users/vcm/Desktop/22Fall-550/judgeEqual.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file getsig.v
    Info (12023): Found entity 1: getSig File: C:/Users/vcm/Desktop/22Fall-550/getSig.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder File: C:/Users/vcm/Desktop/22Fall-550/full_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file four_bit_adder.v
    Info (12023): Found entity 1: four_bit_adder File: C:/Users/vcm/Desktop/22Fall-550/four_bit_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file five_to_thirtytwo_decoder.v
    Info (12023): Found entity 1: five_to_thirtytwo_decoder File: C:/Users/vcm/Desktop/22Fall-550/five_to_thirtytwo_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eight_bit_adder.v
    Info (12023): Found entity 1: eight_bit_adder File: C:/Users/vcm/Desktop/22Fall-550/eight_bit_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dffe.v
    Info (12023): Found entity 1: dffe_ref File: C:/Users/vcm/Desktop/22Fall-550/dffe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_sig.v
    Info (12023): Found entity 1: ctrl_sig File: C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file csa_32_bit.v
    Info (12023): Found entity 1: CSA_32_bit File: C:/Users/vcm/Desktop/22Fall-550/CSA_32_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file csa.v
    Info (12023): Found entity 1: csa File: C:/Users/vcm/Desktop/22Fall-550/csa.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cmp.v
    Info (12023): Found entity 1: cmp File: C:/Users/vcm/Desktop/22Fall-550/cmp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_div4.v
    Info (12023): Found entity 1: clk_div4 File: C:/Users/vcm/Desktop/22Fall-550/clock_div4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_div2.v
    Info (12023): Found entity 1: clock_div2 File: C:/Users/vcm/Desktop/22Fall-550/clock_div2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arithmetic_right_shift_32_bit.v
    Info (12023): Found entity 1: arithmetic_right_shift_32_bit File: C:/Users/vcm/Desktop/22Fall-550/arithmetic_right_shift_32_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/vcm/Desktop/22Fall-550/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_1.v
    Info (12023): Found entity 1: adder_1 File: C:/Users/vcm/Desktop/22Fall-550/adder_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/vcm/Desktop/22Fall-550/imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/vcm/Desktop/22Fall-550/dmem.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at skeleton_test.v(28): created implicit net for "clk_div" File: C:/Users/vcm/Desktop/22Fall-550/skeleton_test.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(24): created implicit net for "clk_div" File: C:/Users/vcm/Desktop/22Fall-550/skeleton.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at processor.v(141): created implicit net for "overflow_dta" File: C:/Users/vcm/Desktop/22Fall-550/processor.v Line: 141
Warning (10236): Verilog HDL Implicit Net warning at four_bit_adder.v(8): created implicit net for "w1" File: C:/Users/vcm/Desktop/22Fall-550/four_bit_adder.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at eight_bit_adder.v(8): created implicit net for "w1" File: C:/Users/vcm/Desktop/22Fall-550/eight_bit_adder.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for "R_add" File: C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for "R_sub" File: C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for "R_and" File: C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for "R_or" File: C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for "R_sll" File: C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for "R_sra" File: C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v Line: 6
Info (12127): Elaborating entity "imem" for the top level hierarchy
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:altsyncram_component" File: C:/Users/vcm/Desktop/22Fall-550/imem.v Line: 82
Info (12130): Elaborated megafunction instantiation "altsyncram:altsyncram_component" File: C:/Users/vcm/Desktop/22Fall-550/imem.v Line: 82
Info (12133): Instantiated megafunction "altsyncram:altsyncram_component" with the following parameter: File: C:/Users/vcm/Desktop/22Fall-550/imem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "C:/Users/vcm/Desktop/22Fall-550/mif_outputs/halfTestCases.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ssd1.tdf
    Info (12023): Found entity 1: altsyncram_ssd1 File: C:/Users/vcm/Desktop/22Fall-550/db/altsyncram_ssd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ssd1" for hierarchy "altsyncram:altsyncram_component|altsyncram_ssd1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (144001): Generated suppressed messages file C:/Users/vcm/Desktop/22Fall-550/output_files/test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 25 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 8 output pins
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4736 megabytes
    Info: Processing ended: Thu Nov 10 19:33:27 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/vcm/Desktop/22Fall-550/output_files/test.map.smsg.


