static void F_1 ( int V_1 , const char * V_2 , ... ) {\r\nT_1 V_3 ;\r\nchar V_4 [ 1024 ] ;\r\nif ( V_1 > V_5 ) return;\r\nva_start ( V_3 , V_2 ) ;\r\nF_2 ( V_4 , 1024 , V_2 , V_3 ) ;\r\nva_end ( V_3 ) ;\r\nfprintf ( V_6 , L_1 , V_1 , V_4 ) ;\r\nfflush ( V_6 ) ;\r\n}\r\nextern void F_3 ( int V_7 ) {\r\n( V_5 = V_7 ) ;\r\nif ( V_7 > 6 ) {\r\nF_4 ( V_7 , V_6 , L_2 ) ;\r\n}\r\nF_5 ( ( 0 , L_3 , V_7 ) ) ;\r\n}\r\nstatic void F_6 ( int V_8 , const char * V_2 , ... ) {\r\nT_1 V_3 ;\r\nchar V_4 [ 1024 ] ;\r\nva_start ( V_3 , V_2 ) ;\r\nF_2 ( V_4 , 1024 , V_2 , V_3 ) ;\r\nva_end ( V_3 ) ;\r\n#ifdef F_7\r\nF_5 ( ( 0 , L_4 , V_8 , V_4 ) ) ;\r\n#else\r\nfprintf ( V_6 , L_4 , V_8 , V_4 ) ;\r\n#endif\r\nF_8 ( V_9 . V_10 , V_11 ) ;\r\nexit ( V_8 ) ;\r\n}\r\nstatic void F_9 ( void ) {\r\n#if 0\r\nint i;\r\n#endif\r\nF_5 ( ( 4 , L_5 ) ) ;\r\n#if 0\r\nfor (i=0;i<ECHLD_MAX_CHILDREN;i++) {\r\nif ( parent.children[i].handlers ) g_array_free(parent.children[i].handlers,TRUE);\r\nif ( parent.children[i].reqs ) g_array_free(parent.children[i].reqs,TRUE);\r\n};\r\ng_free(parent.children);\r\ng_byte_array_free(parent.snd,TRUE);\r\n#endif\r\nF_5 ( ( 3 , L_6 ) ) ;\r\n}\r\nstatic void F_10 ( T_2 * V_12 ) {\r\nF_5 ( ( 2 , L_7 , V_12 -> V_13 ) ) ;\r\nV_12 -> V_13 = - 1 ;\r\nV_12 -> V_14 = NULL ;\r\nV_12 -> V_15 = FREE ;\r\nF_11 ( V_12 -> V_16 , 0 ) ;\r\nF_11 ( V_12 -> V_17 , 0 ) ;\r\n}\r\nvoid F_12 ( int V_18 ) {\r\nint V_19 ;\r\nint V_20 ;\r\nif ( V_18 == V_21 ) {\r\nF_13 ( ( 3333 , L_8 ) ) ;\r\n}\r\nV_19 = F_14 ( - 1 , & V_20 , V_22 ) ;\r\nF_5 ( ( 2 , L_9 , V_19 ) ) ;\r\nif ( V_19 == V_9 . V_10 ) {\r\nif ( ! V_9 . V_23 ) {\r\nF_15 ( 120 ) ;\r\nF_13 ( ( V_24 , L_10 ) ) ;\r\n}\r\nreturn;\r\n} else {\r\nreturn;\r\n}\r\nreturn;\r\n}\r\nstatic T_3 F_16 ( T_4 type , T_5 * V_25 , void * V_26 ) {\r\nT_6 * V_27 = ( T_6 * ) V_26 ;\r\nchar * V_28 = NULL ;\r\nint V_29 = 0 ;\r\nif ( V_27 && V_27 -> V_30 ) {\r\nswitch( type ) {\r\ncase V_31 :\r\nV_9 . V_32 -> error ( V_25 , & V_29 , & V_28 ) ;\r\nbreak;\r\ncase V_33 :\r\nV_28 = F_17 ( L_11 ) ;\r\nbreak;\r\ndefault:\r\nV_28 = F_18 ( L_12 , F_19 ( type ) ) ;\r\nbreak;\r\ncase V_34 :\r\nbreak;\r\n}\r\nV_27 -> V_30 ( V_26 , V_28 ) ;\r\nif ( V_28 ) F_20 ( V_28 ) ;\r\n}\r\nreturn TRUE ;\r\n}\r\nvoid F_21 ( T_6 * V_27 ) {\r\nint V_35 [ 2 ] ;\r\nint V_36 [ 2 ] ;\r\nF_5 ( ( 1 , L_13 ) ) ;\r\nif ( ! V_27 ) {\r\nF_13 ( ( V_37 , L_14 ) ) ;\r\n}\r\nif ( V_27 -> V_38 != V_39 ) {\r\nF_13 ( ( V_40 , L_15 ) ) ;\r\n}\r\nif ( F_22 ( V_36 ) ) {\r\nF_13 ( ( V_41 , L_16 ) ) ;\r\n} else if( F_22 ( V_35 ) ) {\r\nF_13 ( ( V_41 , L_17 ) ) ;\r\n} else {\r\nint V_19 ;\r\nint V_42 ;\r\nF_5 ( ( 3 , L_18 , V_35 [ 0 ] , V_35 [ 1 ] , V_36 [ 0 ] , V_36 [ 1 ] ) ) ;\r\nV_19 = F_23 () ;\r\nif ( V_19 < 0 ) {\r\nF_13 ( ( V_43 , L_19 , F_24 ( V_44 ) ) ) ;\r\n} else if ( V_19 == 0 ) {\r\n#ifdef F_25\r\nV_45 = V_46 ;\r\n#endif\r\nF_9 () ;\r\nif ( V_27 -> V_47 )\r\nV_27 -> V_47 ( V_27 -> V_48 ) ;\r\nF_26 ( V_36 , V_35 , V_27 -> V_49 , V_27 -> main ) ;\r\nF_13 ( ( V_50 , L_20 ) ) ;\r\n} else {\r\n#ifdef F_25\r\nV_45 = V_51 ;\r\n#endif\r\nF_5 ( ( 3 , L_21 ) ) ;\r\nF_27 ( NULL , NULL , & V_9 . V_52 , & V_9 . V_32 ) ;\r\nV_9 . V_53 = F_28 ( T_2 , V_54 ) ;\r\nV_9 . V_55 = F_29 () ;\r\nV_9 . V_56 = V_36 [ 1 ] ;\r\nV_9 . V_10 = V_19 ;\r\nF_30 ( & ( V_9 . V_57 ) , V_35 [ 0 ] , 4096 ) ;\r\nfor ( V_42 = 0 ; V_42 < V_54 ; V_42 ++ ) {\r\nV_9 . V_53 [ V_42 ] . V_13 = - 1 ;\r\nV_9 . V_53 [ V_42 ] . V_14 = NULL ;\r\nV_9 . V_53 [ V_42 ] . V_15 = FREE ;\r\nV_9 . V_53 [ V_42 ] . V_16 = F_31 ( TRUE , TRUE , sizeof( V_58 ) ) ;\r\nV_9 . V_53 [ V_42 ] . V_17 = F_31 ( TRUE , TRUE , sizeof( V_59 ) ) ;\r\n}\r\nV_9 . V_53 [ 0 ] . V_13 = 0 ;\r\nV_9 . V_53 [ 0 ] . V_15 = V_60 ;\r\nsignal ( V_21 , F_12 ) ;\r\n#if 0\r\nclose(to_disp[0]);\r\nclose(from_disp[1]);\r\n#endif\r\nif ( V_27 -> V_30 ) F_32 ( 0 , V_34 , F_16 , V_27 ) ;\r\nF_5 ( ( 3 , L_22 ) ) ;\r\n}\r\n}\r\n}\r\nextern T_7 F_33 ( void ) {\r\nV_9 . V_23 = TRUE ;\r\nF_34 ( NULL , 0 , V_61 , ++ V_62 ) ;\r\ndo { ; } while( F_15 ( 1 ) );\r\nF_9 () ;\r\nF_35 ( V_9 . V_56 ) ;\r\nF_8 ( V_9 . V_10 , V_11 ) ;\r\nreturn TRUE ;\r\n}\r\nstatic T_2 * F_36 ( int V_63 ) {\r\nint V_42 ;\r\nfor ( V_42 = 0 ; V_42 < V_54 ; V_42 ++ ) {\r\nif ( V_9 . V_53 [ V_42 ] . V_13 == V_63 ) return & ( V_9 . V_53 [ V_42 ] ) ;\r\n} ;\r\nreturn NULL ;\r\n}\r\nint F_37 ( T_2 * V_12 , int V_64 ) {\r\nint V_42 ;\r\nint V_65 = V_12 -> V_17 -> V_66 ;\r\nV_59 * V_67 = ( V_59 * ) V_12 -> V_17 -> V_14 ;\r\nfor( V_42 = 0 ; V_42 < V_65 ; V_42 ++ ) {\r\nif ( V_67 [ V_42 ] . V_64 == V_64 )\r\nreturn V_42 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic T_7 F_38 ( T_2 * V_12 , T_4 V_68 , T_8 * V_69 , T_9 V_70 , void * V_71 ) {\r\nint V_72 ;\r\nV_59 * V_73 ;\r\nint V_64 = V_62 ++ ;\r\nif ( ! V_12 ) {\r\nF_5 ( ( 1 , L_23 ) ) ;\r\nreturn 1 ;\r\n}\r\nV_72 = F_37 ( V_12 , - 1 ) ;\r\nif ( V_72 < 0 ) {\r\nV_59 V_74 ;\r\nV_72 = V_12 -> V_17 -> V_66 ;\r\nF_39 ( V_12 -> V_17 , V_74 ) ;\r\n}\r\nV_73 = & ( ( ( V_59 * ) V_12 -> V_17 -> V_14 ) [ V_72 ] ) ;\r\nV_73 -> V_64 = V_64 ;\r\nV_73 -> V_75 = V_70 ;\r\nV_73 -> V_71 = V_71 ;\r\nF_40 ( & ( V_73 -> V_76 ) , NULL ) ;\r\nF_5 ( ( 4 , L_24 , V_72 ) ) ;\r\nF_5 ( ( 3 , L_25 , F_19 ( V_68 ) , V_12 -> V_13 , V_64 ) ) ;\r\nF_34 ( V_69 , V_12 -> V_13 , V_68 , V_64 ) ;\r\nif ( V_69 ) F_41 ( V_69 , TRUE ) ;\r\nreturn V_64 ;\r\n}\r\nextern T_10 F_42 (\r\nT_11 V_77 ,\r\nT_4 V_68 ,\r\nint T_12 V_78 ,\r\nT_5 * V_69 ,\r\nT_9 V_70 ,\r\nvoid * V_71 ) {\r\nreturn F_38 ( F_36 ( V_77 ) , V_68 , V_69 , V_70 , V_71 ) ;\r\n}\r\nextern void * F_43 ( int V_77 , int V_64 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nint V_72 ;\r\nif ( ! V_12 ) return NULL ;\r\nV_72 = F_37 ( V_12 , V_64 ) ;\r\nif ( V_72 >= 0 )\r\nreturn F_44 ( V_12 -> V_17 , V_59 , V_72 ) . V_71 ;\r\nelse\r\nreturn NULL ;\r\n}\r\nextern T_9 F_45 ( int V_77 , int V_64 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nint V_72 ;\r\nif ( ! V_12 ) return NULL ;\r\nV_72 = F_37 ( V_12 , V_64 ) ;\r\nif ( V_72 >= 0 )\r\nreturn F_44 ( V_12 -> V_17 , V_59 , V_72 ) . V_75 ;\r\nelse\r\nreturn NULL ;\r\n}\r\nextern T_13 F_46 ( int V_77 , int V_64 , void * V_71 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nint V_72 ;\r\nif ( ! V_12 ) return FALSE ;\r\nV_72 = F_37 ( V_12 , V_64 ) ;\r\nif ( V_72 < 0 ) return FALSE ;\r\nF_44 ( V_12 -> V_17 , V_59 , V_72 ) . V_71 = V_71 ;\r\nreturn TRUE ;\r\n}\r\nextern T_13 F_47 ( int V_77 , int V_64 , T_9 V_75 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nint V_72 ;\r\nif ( ! V_12 ) return FALSE ;\r\nV_72 = F_37 ( V_12 , V_64 ) ;\r\nif ( V_72 < 0 ) return FALSE ;\r\nF_44 ( V_12 -> V_17 , V_59 , V_72 ) . V_75 = V_75 ;\r\nreturn TRUE ;\r\n}\r\nextern T_13 F_48 ( int V_77 , int V_64 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nint V_72 ;\r\nif ( ! V_12 ) return FALSE ;\r\nV_72 = F_37 ( V_12 , V_64 ) ;\r\nif ( V_72 < 0 ) return FALSE ;\r\nF_49 ( V_12 -> V_17 , V_72 ) ;\r\nreturn TRUE ;\r\n}\r\nstatic T_3 F_50 ( T_4 type , T_5 * V_69 , void * V_14 ) {\r\nT_2 * V_12 = ( T_2 * ) V_14 ;\r\nchar * V_79 ;\r\nif ( type != V_80 ) {\r\nF_5 ( ( 1 , L_26 ) ) ;\r\nreturn 1 ;\r\n}\r\nif ( V_9 . V_32 -> V_81 ( V_69 , & V_79 ) ) {\r\nF_5 ( ( 1 , L_27 , V_12 -> V_13 , V_79 ) ) ;\r\nF_20 ( V_79 ) ;\r\n}\r\nF_10 ( V_12 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_3 F_51 ( T_4 type , T_5 * V_69 , void * V_14 ) {\r\nT_2 * V_12 = ( T_2 * ) V_14 ;\r\nint V_82 ;\r\nchar * V_28 = NULL ;\r\nswitch ( type ) {\r\ncase V_34 :\r\nF_5 ( ( 1 , L_28 , V_12 -> V_13 ) ) ;\r\nV_12 -> V_15 = V_60 ;\r\nbreak;\r\ncase V_31 :\r\nV_9 . V_32 -> error ( V_69 , & V_82 , & V_28 ) ;\r\nbreak;\r\ncase V_33 :\r\nV_28 = F_17 ( L_11 ) ;\r\nbreak;\r\ndefault:\r\nV_28 = F_18 ( L_12 , F_19 ( type ) ) ;\r\nbreak;\r\n}\r\nif ( V_12 -> V_75 )\r\nV_12 -> V_75 ( V_12 -> V_14 , V_28 ) ;\r\nif ( V_28 ) F_20 ( V_28 ) ;\r\nreturn TRUE ;\r\n}\r\nint F_52 ( const void * V_83 , const void * V_84 ) {\r\nreturn ( ( T_2 * ) V_84 ) -> V_13 - ( ( T_2 * ) V_83 ) -> V_13 ;\r\n}\r\nextern int F_53 ( T_5 * V_85 , T_14 V_75 , void * V_86 ) {\r\nT_2 * V_12 = F_36 ( - 1 ) ;\r\nif ( ! V_12 ) return - 1 ;\r\nV_12 -> V_13 = ( V_87 ++ ) ;\r\nV_12 -> V_14 = V_86 ;\r\nV_12 -> V_15 = V_88 ;\r\nV_12 -> V_75 = V_75 ;\r\nF_5 ( ( 1 , L_29 , V_12 -> V_13 ) ) ;\r\nF_54 ( V_12 , V_80 , F_50 , V_12 ) ;\r\nF_38 ( V_12 , V_89 , ( T_8 * ) V_85 , F_51 , V_12 ) ;\r\nreturn V_12 -> V_13 ;\r\n}\r\nextern void * F_55 ( int V_77 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nreturn V_12 ? V_12 -> V_14 : NULL ;\r\n}\r\nextern T_7 F_56 ( T_11 V_13 , void * V_14 ) {\r\nT_2 * V_12 = F_36 ( V_13 ) ;\r\nif ( V_12 ) {\r\nV_12 -> V_14 = V_14 ;\r\nreturn TRUE ;\r\n}\r\nreturn FALSE ;\r\n}\r\nstatic int F_57 ( T_2 * V_12 , int V_90 ) {\r\nint V_42 = 0 ;\r\nint V_65 = V_12 -> V_16 -> V_66 ;\r\nfor ( V_42 = 0 ; V_42 < V_65 ; V_42 ++ ) {\r\nif ( ( ( V_58 * ) ( V_12 -> V_16 -> V_14 ) ) [ V_42 ] . V_63 == V_90 ) return V_42 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic int F_54 ( T_2 * V_12 , T_4 V_68 , T_9 V_70 , void * V_71 ) {\r\nV_58 V_91 ;\r\nstatic int V_90 = 1 ;\r\nV_91 . V_63 = V_90 ++ ;\r\nV_91 . type = V_68 ;\r\nV_91 . V_75 = V_70 ;\r\nV_91 . V_71 = V_71 ;\r\nF_39 ( V_12 -> V_16 , V_91 ) ;\r\nreturn 0 ;\r\n}\r\nextern int F_32 ( int V_77 , T_4 V_68 , T_9 V_70 , void * V_71 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nif ( V_12 ) return F_54 ( V_12 , V_68 , V_70 , V_71 ) ;\r\nelse return - 1 ;\r\n}\r\nstatic T_7 F_58 ( T_2 * V_12 , int V_90 ) {\r\nint V_72 = F_57 ( V_12 , V_90 ) ;\r\nif ( V_72 < 0 ) return - 1 ;\r\nF_49 ( V_12 -> V_16 , V_72 ) ;\r\nreturn 1 ;\r\n}\r\nextern T_7 F_59 ( int V_77 , int V_90 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nreturn F_58 ( V_12 , V_90 ) ;\r\n}\r\nstatic void * F_60 ( T_2 * V_12 , int V_90 ) {\r\nint V_72 = F_57 ( V_12 , V_90 ) ;\r\nif ( V_72 < 0 ) return NULL ;\r\nreturn ( ( V_58 * ) ( V_12 -> V_16 -> V_14 ) ) [ V_72 ] . V_71 ;\r\n}\r\nextern void * F_61 ( int V_77 , int V_90 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nreturn F_60 ( V_12 , V_90 ) ;\r\n}\r\nstatic T_9 F_62 ( T_2 * V_12 , int V_90 ) {\r\nint V_72 = F_57 ( V_12 , V_90 ) ;\r\nif ( V_72 < 0 ) return NULL ;\r\nreturn ( ( V_58 * ) ( V_12 -> V_16 -> V_14 ) ) [ V_72 ] . V_75 ;\r\n}\r\nextern T_9 F_63 ( int V_77 , int V_90 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nreturn F_62 ( V_12 , V_90 ) ;\r\n}\r\nstatic T_4 F_64 ( T_2 * V_12 , int V_90 ) {\r\nint V_72 = F_57 ( V_12 , V_90 ) ;\r\nif ( V_72 < 0 ) return V_92 ;\r\nreturn ( ( V_58 * ) ( V_12 -> V_16 -> V_14 ) ) [ V_72 ] . type ;\r\n}\r\nextern T_4 F_65 ( int V_77 , int V_90 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nreturn V_12 ? F_64 ( V_12 , V_90 ) : V_92 ;\r\n}\r\nstatic T_7 F_66 ( T_2 * V_12 , int V_90 , T_4 * V_68 , T_9 * V_75 , void * * V_14 ) {\r\nint V_72 = F_57 ( V_12 , V_90 ) ;\r\nV_58 * V_91 ;\r\nif ( V_72 < 0 ) return - 1 ;\r\nV_91 = & ( ( ( V_58 * ) ( V_12 -> V_16 -> V_14 ) ) [ V_72 ] ) ;\r\nif ( V_68 ) * V_68 = V_91 -> type ;\r\nif ( V_75 ) * V_75 = V_91 -> V_75 ;\r\nif ( V_14 ) * V_14 = V_91 -> V_71 ;\r\nreturn 0 ;\r\n}\r\nextern T_13 F_67 ( int V_77 , int V_90 , T_4 * V_68 , T_9 * V_75 , void * * V_14 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nreturn V_12 && F_66 ( V_12 , V_90 , V_68 , V_75 , V_14 ) ;\r\n}\r\nstatic T_7 F_68 ( T_2 * V_12 , int V_90 , T_4 V_68 , T_9 V_75 , void * V_14 ) {\r\nint V_72 = F_57 ( V_12 , V_90 ) ;\r\nV_58 * V_91 ;\r\nif ( V_72 < 0 ) return - 1 ;\r\nV_91 = & ( ( ( V_58 * ) ( V_12 -> V_16 -> V_14 ) ) [ V_72 ] ) ;\r\nV_91 -> type = V_68 ;\r\nV_91 -> V_75 = V_75 ;\r\nV_91 -> V_71 = V_14 ;\r\nreturn 0 ;\r\n}\r\nextern T_13 F_69 ( int V_77 , int V_90 , T_4 V_68 , T_9 V_75 , void * V_14 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nreturn V_12 ? F_68 ( V_12 , V_90 , V_68 , V_75 , V_14 ) : FALSE ;\r\n}\r\nstatic T_13 F_70 ( T_2 * V_12 , int V_90 , void * V_14 ) {\r\nint V_72 = F_57 ( V_12 , V_90 ) ;\r\nif ( V_72 < 0 ) return FALSE ;\r\n( ( V_58 * ) ( V_12 -> V_16 -> V_14 ) ) [ V_72 ] . V_71 = V_14 ;\r\nreturn TRUE ;\r\n}\r\nextern T_13 F_71 ( int V_77 , int V_90 , void * V_14 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nreturn V_12 ? F_70 ( V_12 , V_90 , V_14 ) : FALSE ;\r\n}\r\nextern T_13 F_72 ( T_2 * V_12 , int V_90 , T_9 V_75 ) {\r\nint V_72 = F_57 ( V_12 , V_90 ) ;\r\nif ( V_72 < 0 ) return FALSE ;\r\n( ( V_58 * ) ( V_12 -> V_16 -> V_14 ) ) [ V_72 ] . V_75 = V_75 ;\r\nreturn TRUE ;\r\n}\r\nextern T_13 F_73 ( int V_77 , int V_90 , T_9 V_75 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nreturn V_12 ? F_72 ( V_12 , V_90 , V_75 ) : FALSE ;\r\n}\r\nstatic T_13 F_74 ( T_2 * V_12 , int V_90 , T_4 V_68 ) {\r\nint V_72 = F_57 ( V_12 , V_90 ) ;\r\nif ( V_72 < 0 ) return FALSE ;\r\n( ( V_58 * ) ( V_12 -> V_16 -> V_14 ) ) [ V_72 ] . type = V_68 ;\r\nreturn TRUE ;\r\n}\r\nextern T_13 F_75 ( int V_77 , int V_90 , T_4 V_68 ) {\r\nT_2 * V_12 = F_36 ( V_77 ) ;\r\nreturn V_12 ? F_74 ( V_12 , V_90 , V_68 ) : FALSE ;\r\n}\r\nextern void F_76 ( T_15 V_75 , void * V_71 ) {\r\nint V_42 ;\r\nfor( V_42 = 0 ; V_42 < V_54 ; V_42 ++ ) {\r\nT_2 * V_12 = & ( V_9 . V_53 [ V_42 ] ) ;\r\nV_75 ( V_12 -> V_13 , V_12 -> V_14 , V_71 ) ;\r\n}\r\n}\r\nstatic V_59 * F_77 ( T_2 * V_12 , int V_64 ) {\r\nint V_72 = F_37 ( V_12 , V_64 ) ;\r\nif( V_72 < 0 ) return NULL ;\r\nreturn ( ( V_59 * ) ( V_12 -> V_17 -> V_14 ) ) + V_72 ;\r\n}\r\nstatic V_58 * F_78 ( T_2 * V_12 , T_4 V_68 , int * V_93 ) {\r\nint V_65 = V_12 -> V_16 -> V_66 ;\r\nV_58 * V_73 = NULL ;\r\nfor (; ( * V_93 ) < V_65 ; ( * V_93 ) ++ ) {\r\nif ( ( ( V_58 * ) ( V_12 -> V_16 -> V_14 ) ) [ * V_93 ] . type == V_68 ) {\r\nV_73 = & ( ( ( V_58 * ) ( V_12 -> V_16 -> V_14 ) ) [ * V_93 ] ) ;\r\n( * V_93 ) ++ ;\r\nbreak;\r\n}\r\n}\r\nreturn V_73 ;\r\n}\r\nstatic long F_79 ( T_16 * V_84 , T_17 V_66 , T_11 V_13 , T_4 V_68 , T_10 V_64 , void * V_14 V_78 ) {\r\nT_2 * V_12 = F_36 ( V_13 ) ;\r\nT_8 * V_69 = F_29 () ;\r\nF_5 ( ( 1 , L_30 , V_13 , F_19 ( V_68 ) , V_64 ) ) ;\r\nF_80 ( V_69 , V_84 , ( V_94 ) V_66 ) ;\r\nif ( V_12 ) {\r\nV_59 * V_73 = F_77 ( V_12 , V_64 ) ;\r\nint V_42 ;\r\nV_58 * V_91 ;\r\nT_13 V_95 = TRUE ;\r\nif ( V_73 ) {\r\nif ( V_73 -> V_75 ) {\r\nV_95 = V_73 -> V_75 ( V_68 , V_69 , V_73 -> V_71 ) ;\r\n}\r\nV_73 -> V_64 = - 1 ;\r\nV_73 -> V_75 = NULL ;\r\nV_73 -> V_71 = 0 ;\r\nV_73 -> V_76 . V_96 = 0 ;\r\nV_73 -> V_76 . V_97 = 0 ;\r\nF_5 ( ( 2 , L_31 , V_64 , V_95 ? L_32 : L_33 ) ) ;\r\n}\r\nV_42 = 0 ;\r\nwhile( V_95 && ( V_91 = F_78 ( V_12 , V_68 , & V_42 ) ) ) {\r\nif ( V_91 -> V_75 )\r\nV_95 = V_91 -> V_75 ( V_68 , V_69 , V_91 -> V_71 ) ;\r\nF_5 ( ( 2 , L_34 , F_19 ( V_91 -> type ) , V_91 -> V_63 , V_95 ? L_32 : L_33 ) ) ;\r\n}\r\n} else {\r\nF_5 ( ( 1 , L_35 ) ) ;\r\n}\r\nF_41 ( V_69 , TRUE ) ;\r\nreturn 1 ;\r\n}\r\nextern int F_81 ( T_18 * V_98 , T_18 * V_99 ) {\r\nF_82 ( V_9 . V_57 . V_100 , V_98 ) ;\r\nF_82 ( V_9 . V_57 . V_100 , V_99 ) ;\r\nF_82 ( V_9 . V_56 , V_99 ) ;\r\nreturn 2 ;\r\n}\r\nextern int F_83 ( T_18 * V_98 , T_18 * V_99 ) {\r\nint V_101 = 0 ;\r\nif ( F_84 ( V_9 . V_57 . V_100 , V_99 ) || F_84 ( V_9 . V_56 , V_99 ) ) {\r\nF_5 ( ( 1 , L_36 ) ) ;\r\nreturn - 1 ;\r\n}\r\nif ( F_84 ( V_9 . V_57 . V_100 , V_98 ) ) {\r\nF_5 ( ( 3 , L_37 ) ) ;\r\nF_85 ( & ( V_9 . V_57 ) , F_79 , & ( V_9 ) ) ;\r\n}\r\nreturn V_101 ;\r\n}\r\nextern int F_86 ( int T_19 V_78 , T_18 * V_98 , T_18 * V_102 , T_18 * V_99 , struct V_103 * V_104 ) {\r\nT_18 V_105 , V_106 , V_107 ;\r\nint V_101 ;\r\nif ( V_98 == NULL ) { V_98 = & V_105 ; F_87 ( V_98 ) ; }\r\nif ( V_102 == NULL ) { V_102 = & V_106 ; F_87 ( V_102 ) ; }\r\nif ( V_99 == NULL ) { V_99 = & V_107 ; F_87 ( V_99 ) ; }\r\nF_81 ( V_98 , V_99 ) ;\r\nF_5 ( ( 5 , L_38 ) ) ;\r\nV_101 = F_88 ( V_108 , V_98 , V_102 , V_99 , V_104 ) ;\r\nF_83 ( V_98 , V_99 ) ;\r\nreturn V_101 ;\r\n}\r\nextern T_7 F_89 ( struct V_103 * V_104 ) {\r\nif ( F_86 ( 0 , NULL , NULL , NULL , V_104 ) < 0 ) {\r\nreturn - 1 ;\r\n} else {\r\nreturn V_109 ;\r\n}\r\n}\r\nT_5 * F_90 ( void ) {\r\nreturn ( T_5 * ) F_29 () ;\r\n}\r\nT_5 * F_91 ( T_5 * V_110 , T_5 * V_111 ) {\r\nT_8 * V_69 = F_29 () ;\r\nT_8 * V_112 = ( T_8 * ) V_110 ;\r\nT_8 * V_113 = ( T_8 * ) V_111 ;\r\nF_80 ( V_69 , V_112 -> V_14 , V_112 -> V_66 ) ;\r\nF_80 ( V_69 , V_113 -> V_14 , V_113 -> V_66 ) ;\r\nreturn ( T_5 * ) V_69 ;\r\n}\r\nchar * F_92 ( T_5 * V_114 , const char * V_115 , const char * V_116 , int V_117 , const char * V_2 ) {\r\nT_8 * V_69 = ( T_8 * ) V_114 ;\r\nT_20 * V_4 = F_93 ( V_115 ) ;\r\nchar * V_118 = ( char * ) V_69 -> V_14 ;\r\nint V_119 = V_69 -> V_66 ;\r\nlong V_120 = V_119 ;\r\nV_118 [ V_120 - 1 ] = '\0' ;\r\nwhile( V_120 > 2 ) {\r\nchar * V_121 = V_118 ;\r\nlong V_122 = strlen ( V_121 ) + 1 ;\r\nchar * V_123 = V_118 + V_122 ;\r\nlong V_124 ;\r\nV_120 -= V_122 ;\r\nif ( V_120 < 0 ) {\r\nF_94 ( V_4 , TRUE ) ;\r\nreturn NULL ;\r\n}\r\nV_124 = strlen ( V_123 ) + 1 ;\r\nV_120 -= V_124 ;\r\nV_118 = V_123 + V_124 ;\r\nif ( V_120 < 0 ) {\r\nF_94 ( V_4 , TRUE ) ;\r\nreturn NULL ;\r\n}\r\nF_95 ( V_4 , V_2 , V_121 , V_123 ) ;\r\n}\r\nF_96 ( V_4 , V_4 -> V_66 - V_117 ) ;\r\nF_97 ( V_4 , V_116 ) ;\r\nreturn F_94 ( V_4 , FALSE ) ;\r\n}\r\nvoid F_98 ( T_5 * V_114 , ... ) {\r\nT_8 * V_69 = ( T_8 * ) V_114 ;\r\nT_1 V_3 ;\r\nva_start ( V_3 , V_114 ) ;\r\ndo {\r\nchar * V_125 = va_arg ( V_3 , char * ) ;\r\nif ( V_125 ) {\r\nchar * V_126 = va_arg ( V_3 , char * ) ;\r\nF_80 ( V_69 , ( T_16 * ) V_125 , ( V_94 ) strlen ( V_125 ) + 1 ) ;\r\nF_80 ( V_69 , ( T_16 * ) V_126 , ( V_94 ) strlen ( V_126 ) + 1 ) ;\r\ncontinue;\r\n}\r\nbreak;\r\n} while( 1 );\r\nva_end ( V_3 ) ;\r\n}
