
RTOS_GPSv1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016a84  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e88  08016b48  08016b48  00026b48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080189d0  080189d0  000302c8  2**0
                  CONTENTS
  4 .ARM          00000000  080189d0  080189d0  000302c8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080189d0  080189d0  000302c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080189d0  080189d0  000289d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080189d4  080189d4  000289d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002c8  20000000  080189d8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000057d0  200002c8  08018ca0  000302c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005a98  08018ca0  00035a98  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000302c8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000302f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025695  00000000  00000000  00030333  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004992  00000000  00000000  000559c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002278  00000000  00000000  0005a360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b16  00000000  00000000  0005c5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000621f  00000000  00000000  0005e0ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026874  00000000  00000000  0006430d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000abe10  00000000  00000000  0008ab81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000099f0  00000000  00000000  00136994  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00140384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200002c8 	.word	0x200002c8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08016b2c 	.word	0x08016b2c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200002cc 	.word	0x200002cc
 8000104:	08016b2c 	.word	0x08016b2c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fee5 	bl	800220c <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fe35 	bl	80020bc <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fed7 	bl	800220c <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fecd 	bl	800220c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fe5d 	bl	8002140 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fe53 	bl	8002140 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fbc9 	bl	8000c48 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fb55 	bl	8000b70 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fbbb 	bl	8000c48 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fbb1 	bl	8000c48 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fb61 	bl	8000bbc <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fb57 	bl	8000bbc <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_d2uiz>:
 800051c:	b570      	push	{r4, r5, r6, lr}
 800051e:	2200      	movs	r2, #0
 8000520:	4b0c      	ldr	r3, [pc, #48]	; (8000554 <__aeabi_d2uiz+0x38>)
 8000522:	0004      	movs	r4, r0
 8000524:	000d      	movs	r5, r1
 8000526:	f7ff ffb5 	bl	8000494 <__aeabi_dcmpge>
 800052a:	2800      	cmp	r0, #0
 800052c:	d104      	bne.n	8000538 <__aeabi_d2uiz+0x1c>
 800052e:	0020      	movs	r0, r4
 8000530:	0029      	movs	r1, r5
 8000532:	f002 fd31 	bl	8002f98 <__aeabi_d2iz>
 8000536:	bd70      	pop	{r4, r5, r6, pc}
 8000538:	4b06      	ldr	r3, [pc, #24]	; (8000554 <__aeabi_d2uiz+0x38>)
 800053a:	2200      	movs	r2, #0
 800053c:	0020      	movs	r0, r4
 800053e:	0029      	movs	r1, r5
 8000540:	f002 f98a 	bl	8002858 <__aeabi_dsub>
 8000544:	f002 fd28 	bl	8002f98 <__aeabi_d2iz>
 8000548:	2380      	movs	r3, #128	; 0x80
 800054a:	061b      	lsls	r3, r3, #24
 800054c:	469c      	mov	ip, r3
 800054e:	4460      	add	r0, ip
 8000550:	e7f1      	b.n	8000536 <__aeabi_d2uiz+0x1a>
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	41e00000 	.word	0x41e00000

08000558 <__aeabi_d2lz>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	0005      	movs	r5, r0
 800055c:	000c      	movs	r4, r1
 800055e:	2200      	movs	r2, #0
 8000560:	2300      	movs	r3, #0
 8000562:	0028      	movs	r0, r5
 8000564:	0021      	movs	r1, r4
 8000566:	f7ff ff77 	bl	8000458 <__aeabi_dcmplt>
 800056a:	2800      	cmp	r0, #0
 800056c:	d108      	bne.n	8000580 <__aeabi_d2lz+0x28>
 800056e:	0028      	movs	r0, r5
 8000570:	0021      	movs	r1, r4
 8000572:	f000 f80f 	bl	8000594 <__aeabi_d2ulz>
 8000576:	0002      	movs	r2, r0
 8000578:	000b      	movs	r3, r1
 800057a:	0010      	movs	r0, r2
 800057c:	0019      	movs	r1, r3
 800057e:	bd70      	pop	{r4, r5, r6, pc}
 8000580:	2380      	movs	r3, #128	; 0x80
 8000582:	061b      	lsls	r3, r3, #24
 8000584:	18e1      	adds	r1, r4, r3
 8000586:	0028      	movs	r0, r5
 8000588:	f000 f804 	bl	8000594 <__aeabi_d2ulz>
 800058c:	2300      	movs	r3, #0
 800058e:	4242      	negs	r2, r0
 8000590:	418b      	sbcs	r3, r1
 8000592:	e7f2      	b.n	800057a <__aeabi_d2lz+0x22>

08000594 <__aeabi_d2ulz>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	2200      	movs	r2, #0
 8000598:	4b0b      	ldr	r3, [pc, #44]	; (80005c8 <__aeabi_d2ulz+0x34>)
 800059a:	000d      	movs	r5, r1
 800059c:	0004      	movs	r4, r0
 800059e:	f001 fe99 	bl	80022d4 <__aeabi_dmul>
 80005a2:	f7ff ffbb 	bl	800051c <__aeabi_d2uiz>
 80005a6:	0006      	movs	r6, r0
 80005a8:	f002 fd5c 	bl	8003064 <__aeabi_ui2d>
 80005ac:	2200      	movs	r2, #0
 80005ae:	4b07      	ldr	r3, [pc, #28]	; (80005cc <__aeabi_d2ulz+0x38>)
 80005b0:	f001 fe90 	bl	80022d4 <__aeabi_dmul>
 80005b4:	0002      	movs	r2, r0
 80005b6:	000b      	movs	r3, r1
 80005b8:	0020      	movs	r0, r4
 80005ba:	0029      	movs	r1, r5
 80005bc:	f002 f94c 	bl	8002858 <__aeabi_dsub>
 80005c0:	f7ff ffac 	bl	800051c <__aeabi_d2uiz>
 80005c4:	0031      	movs	r1, r6
 80005c6:	bd70      	pop	{r4, r5, r6, pc}
 80005c8:	3df00000 	.word	0x3df00000
 80005cc:	41f00000 	.word	0x41f00000

080005d0 <__aeabi_l2d>:
 80005d0:	b570      	push	{r4, r5, r6, lr}
 80005d2:	0006      	movs	r6, r0
 80005d4:	0008      	movs	r0, r1
 80005d6:	f002 fd15 	bl	8003004 <__aeabi_i2d>
 80005da:	2200      	movs	r2, #0
 80005dc:	4b06      	ldr	r3, [pc, #24]	; (80005f8 <__aeabi_l2d+0x28>)
 80005de:	f001 fe79 	bl	80022d4 <__aeabi_dmul>
 80005e2:	000d      	movs	r5, r1
 80005e4:	0004      	movs	r4, r0
 80005e6:	0030      	movs	r0, r6
 80005e8:	f002 fd3c 	bl	8003064 <__aeabi_ui2d>
 80005ec:	002b      	movs	r3, r5
 80005ee:	0022      	movs	r2, r4
 80005f0:	f000 ff16 	bl	8001420 <__aeabi_dadd>
 80005f4:	bd70      	pop	{r4, r5, r6, pc}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	41f00000 	.word	0x41f00000

080005fc <__aeabi_fadd>:
 80005fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005fe:	4647      	mov	r7, r8
 8000600:	46ce      	mov	lr, r9
 8000602:	024a      	lsls	r2, r1, #9
 8000604:	0243      	lsls	r3, r0, #9
 8000606:	0045      	lsls	r5, r0, #1
 8000608:	0fc4      	lsrs	r4, r0, #31
 800060a:	0a50      	lsrs	r0, r2, #9
 800060c:	4680      	mov	r8, r0
 800060e:	0048      	lsls	r0, r1, #1
 8000610:	0a5b      	lsrs	r3, r3, #9
 8000612:	0e00      	lsrs	r0, r0, #24
 8000614:	0992      	lsrs	r2, r2, #6
 8000616:	4694      	mov	ip, r2
 8000618:	b580      	push	{r7, lr}
 800061a:	001e      	movs	r6, r3
 800061c:	4681      	mov	r9, r0
 800061e:	0002      	movs	r2, r0
 8000620:	0e2d      	lsrs	r5, r5, #24
 8000622:	00df      	lsls	r7, r3, #3
 8000624:	0fc9      	lsrs	r1, r1, #31
 8000626:	428c      	cmp	r4, r1
 8000628:	d024      	beq.n	8000674 <__aeabi_fadd+0x78>
 800062a:	1a28      	subs	r0, r5, r0
 800062c:	2800      	cmp	r0, #0
 800062e:	dd0e      	ble.n	800064e <__aeabi_fadd+0x52>
 8000630:	2a00      	cmp	r2, #0
 8000632:	d13e      	bne.n	80006b2 <__aeabi_fadd+0xb6>
 8000634:	4662      	mov	r2, ip
 8000636:	2a00      	cmp	r2, #0
 8000638:	d100      	bne.n	800063c <__aeabi_fadd+0x40>
 800063a:	e0fd      	b.n	8000838 <__aeabi_fadd+0x23c>
 800063c:	1e42      	subs	r2, r0, #1
 800063e:	2801      	cmp	r0, #1
 8000640:	d100      	bne.n	8000644 <__aeabi_fadd+0x48>
 8000642:	e137      	b.n	80008b4 <__aeabi_fadd+0x2b8>
 8000644:	28ff      	cmp	r0, #255	; 0xff
 8000646:	d100      	bne.n	800064a <__aeabi_fadd+0x4e>
 8000648:	e0a9      	b.n	800079e <__aeabi_fadd+0x1a2>
 800064a:	0010      	movs	r0, r2
 800064c:	e039      	b.n	80006c2 <__aeabi_fadd+0xc6>
 800064e:	2800      	cmp	r0, #0
 8000650:	d063      	beq.n	800071a <__aeabi_fadd+0x11e>
 8000652:	464b      	mov	r3, r9
 8000654:	1b52      	subs	r2, r2, r5
 8000656:	2d00      	cmp	r5, #0
 8000658:	d000      	beq.n	800065c <__aeabi_fadd+0x60>
 800065a:	e0e0      	b.n	800081e <__aeabi_fadd+0x222>
 800065c:	2f00      	cmp	r7, #0
 800065e:	d100      	bne.n	8000662 <__aeabi_fadd+0x66>
 8000660:	e0ce      	b.n	8000800 <__aeabi_fadd+0x204>
 8000662:	1e53      	subs	r3, r2, #1
 8000664:	2a01      	cmp	r2, #1
 8000666:	d100      	bne.n	800066a <__aeabi_fadd+0x6e>
 8000668:	e155      	b.n	8000916 <__aeabi_fadd+0x31a>
 800066a:	2aff      	cmp	r2, #255	; 0xff
 800066c:	d100      	bne.n	8000670 <__aeabi_fadd+0x74>
 800066e:	e094      	b.n	800079a <__aeabi_fadd+0x19e>
 8000670:	001a      	movs	r2, r3
 8000672:	e0d9      	b.n	8000828 <__aeabi_fadd+0x22c>
 8000674:	1a2a      	subs	r2, r5, r0
 8000676:	2a00      	cmp	r2, #0
 8000678:	dc00      	bgt.n	800067c <__aeabi_fadd+0x80>
 800067a:	e099      	b.n	80007b0 <__aeabi_fadd+0x1b4>
 800067c:	2800      	cmp	r0, #0
 800067e:	d062      	beq.n	8000746 <__aeabi_fadd+0x14a>
 8000680:	2dff      	cmp	r5, #255	; 0xff
 8000682:	d100      	bne.n	8000686 <__aeabi_fadd+0x8a>
 8000684:	e08b      	b.n	800079e <__aeabi_fadd+0x1a2>
 8000686:	2380      	movs	r3, #128	; 0x80
 8000688:	4661      	mov	r1, ip
 800068a:	04db      	lsls	r3, r3, #19
 800068c:	4319      	orrs	r1, r3
 800068e:	468c      	mov	ip, r1
 8000690:	2a1b      	cmp	r2, #27
 8000692:	dc00      	bgt.n	8000696 <__aeabi_fadd+0x9a>
 8000694:	e0d2      	b.n	800083c <__aeabi_fadd+0x240>
 8000696:	2301      	movs	r3, #1
 8000698:	19db      	adds	r3, r3, r7
 800069a:	015a      	lsls	r2, r3, #5
 800069c:	d56a      	bpl.n	8000774 <__aeabi_fadd+0x178>
 800069e:	3501      	adds	r5, #1
 80006a0:	2dff      	cmp	r5, #255	; 0xff
 80006a2:	d05b      	beq.n	800075c <__aeabi_fadd+0x160>
 80006a4:	2201      	movs	r2, #1
 80006a6:	49a3      	ldr	r1, [pc, #652]	; (8000934 <__aeabi_fadd+0x338>)
 80006a8:	401a      	ands	r2, r3
 80006aa:	085b      	lsrs	r3, r3, #1
 80006ac:	400b      	ands	r3, r1
 80006ae:	4313      	orrs	r3, r2
 80006b0:	e01c      	b.n	80006ec <__aeabi_fadd+0xf0>
 80006b2:	2dff      	cmp	r5, #255	; 0xff
 80006b4:	d100      	bne.n	80006b8 <__aeabi_fadd+0xbc>
 80006b6:	e072      	b.n	800079e <__aeabi_fadd+0x1a2>
 80006b8:	2380      	movs	r3, #128	; 0x80
 80006ba:	4662      	mov	r2, ip
 80006bc:	04db      	lsls	r3, r3, #19
 80006be:	431a      	orrs	r2, r3
 80006c0:	4694      	mov	ip, r2
 80006c2:	281b      	cmp	r0, #27
 80006c4:	dc00      	bgt.n	80006c8 <__aeabi_fadd+0xcc>
 80006c6:	e090      	b.n	80007ea <__aeabi_fadd+0x1ee>
 80006c8:	2301      	movs	r3, #1
 80006ca:	1afb      	subs	r3, r7, r3
 80006cc:	015a      	lsls	r2, r3, #5
 80006ce:	d551      	bpl.n	8000774 <__aeabi_fadd+0x178>
 80006d0:	019b      	lsls	r3, r3, #6
 80006d2:	099e      	lsrs	r6, r3, #6
 80006d4:	0030      	movs	r0, r6
 80006d6:	f002 fdb9 	bl	800324c <__clzsi2>
 80006da:	0033      	movs	r3, r6
 80006dc:	3805      	subs	r0, #5
 80006de:	4083      	lsls	r3, r0
 80006e0:	4285      	cmp	r5, r0
 80006e2:	dc00      	bgt.n	80006e6 <__aeabi_fadd+0xea>
 80006e4:	e075      	b.n	80007d2 <__aeabi_fadd+0x1d6>
 80006e6:	4a94      	ldr	r2, [pc, #592]	; (8000938 <__aeabi_fadd+0x33c>)
 80006e8:	1a2d      	subs	r5, r5, r0
 80006ea:	4013      	ands	r3, r2
 80006ec:	075a      	lsls	r2, r3, #29
 80006ee:	d004      	beq.n	80006fa <__aeabi_fadd+0xfe>
 80006f0:	220f      	movs	r2, #15
 80006f2:	401a      	ands	r2, r3
 80006f4:	2a04      	cmp	r2, #4
 80006f6:	d000      	beq.n	80006fa <__aeabi_fadd+0xfe>
 80006f8:	3304      	adds	r3, #4
 80006fa:	015a      	lsls	r2, r3, #5
 80006fc:	d53c      	bpl.n	8000778 <__aeabi_fadd+0x17c>
 80006fe:	1c68      	adds	r0, r5, #1
 8000700:	2dfe      	cmp	r5, #254	; 0xfe
 8000702:	d02b      	beq.n	800075c <__aeabi_fadd+0x160>
 8000704:	019b      	lsls	r3, r3, #6
 8000706:	0a5e      	lsrs	r6, r3, #9
 8000708:	b2c0      	uxtb	r0, r0
 800070a:	05c0      	lsls	r0, r0, #23
 800070c:	4330      	orrs	r0, r6
 800070e:	07e4      	lsls	r4, r4, #31
 8000710:	4320      	orrs	r0, r4
 8000712:	bcc0      	pop	{r6, r7}
 8000714:	46b9      	mov	r9, r7
 8000716:	46b0      	mov	r8, r6
 8000718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800071a:	20fe      	movs	r0, #254	; 0xfe
 800071c:	1c6a      	adds	r2, r5, #1
 800071e:	4210      	tst	r0, r2
 8000720:	d172      	bne.n	8000808 <__aeabi_fadd+0x20c>
 8000722:	2d00      	cmp	r5, #0
 8000724:	d000      	beq.n	8000728 <__aeabi_fadd+0x12c>
 8000726:	e0ae      	b.n	8000886 <__aeabi_fadd+0x28a>
 8000728:	2f00      	cmp	r7, #0
 800072a:	d100      	bne.n	800072e <__aeabi_fadd+0x132>
 800072c:	e0ec      	b.n	8000908 <__aeabi_fadd+0x30c>
 800072e:	4663      	mov	r3, ip
 8000730:	2000      	movs	r0, #0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d0e9      	beq.n	800070a <__aeabi_fadd+0x10e>
 8000736:	1afb      	subs	r3, r7, r3
 8000738:	015a      	lsls	r2, r3, #5
 800073a:	d400      	bmi.n	800073e <__aeabi_fadd+0x142>
 800073c:	e0f3      	b.n	8000926 <__aeabi_fadd+0x32a>
 800073e:	4663      	mov	r3, ip
 8000740:	000c      	movs	r4, r1
 8000742:	1bdb      	subs	r3, r3, r7
 8000744:	e7d2      	b.n	80006ec <__aeabi_fadd+0xf0>
 8000746:	4661      	mov	r1, ip
 8000748:	2900      	cmp	r1, #0
 800074a:	d05b      	beq.n	8000804 <__aeabi_fadd+0x208>
 800074c:	1e51      	subs	r1, r2, #1
 800074e:	2a01      	cmp	r2, #1
 8000750:	d100      	bne.n	8000754 <__aeabi_fadd+0x158>
 8000752:	e0a7      	b.n	80008a4 <__aeabi_fadd+0x2a8>
 8000754:	2aff      	cmp	r2, #255	; 0xff
 8000756:	d022      	beq.n	800079e <__aeabi_fadd+0x1a2>
 8000758:	000a      	movs	r2, r1
 800075a:	e799      	b.n	8000690 <__aeabi_fadd+0x94>
 800075c:	20ff      	movs	r0, #255	; 0xff
 800075e:	2600      	movs	r6, #0
 8000760:	e7d3      	b.n	800070a <__aeabi_fadd+0x10e>
 8000762:	21fe      	movs	r1, #254	; 0xfe
 8000764:	1c6a      	adds	r2, r5, #1
 8000766:	4211      	tst	r1, r2
 8000768:	d073      	beq.n	8000852 <__aeabi_fadd+0x256>
 800076a:	2aff      	cmp	r2, #255	; 0xff
 800076c:	d0f6      	beq.n	800075c <__aeabi_fadd+0x160>
 800076e:	0015      	movs	r5, r2
 8000770:	4467      	add	r7, ip
 8000772:	087b      	lsrs	r3, r7, #1
 8000774:	075a      	lsls	r2, r3, #29
 8000776:	d1bb      	bne.n	80006f0 <__aeabi_fadd+0xf4>
 8000778:	08db      	lsrs	r3, r3, #3
 800077a:	2dff      	cmp	r5, #255	; 0xff
 800077c:	d00f      	beq.n	800079e <__aeabi_fadd+0x1a2>
 800077e:	025b      	lsls	r3, r3, #9
 8000780:	0a5e      	lsrs	r6, r3, #9
 8000782:	b2e8      	uxtb	r0, r5
 8000784:	e7c1      	b.n	800070a <__aeabi_fadd+0x10e>
 8000786:	4662      	mov	r2, ip
 8000788:	2a00      	cmp	r2, #0
 800078a:	d008      	beq.n	800079e <__aeabi_fadd+0x1a2>
 800078c:	2280      	movs	r2, #128	; 0x80
 800078e:	03d2      	lsls	r2, r2, #15
 8000790:	4213      	tst	r3, r2
 8000792:	d004      	beq.n	800079e <__aeabi_fadd+0x1a2>
 8000794:	4640      	mov	r0, r8
 8000796:	4210      	tst	r0, r2
 8000798:	d101      	bne.n	800079e <__aeabi_fadd+0x1a2>
 800079a:	000c      	movs	r4, r1
 800079c:	4643      	mov	r3, r8
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d0dc      	beq.n	800075c <__aeabi_fadd+0x160>
 80007a2:	2680      	movs	r6, #128	; 0x80
 80007a4:	03f6      	lsls	r6, r6, #15
 80007a6:	431e      	orrs	r6, r3
 80007a8:	0276      	lsls	r6, r6, #9
 80007aa:	20ff      	movs	r0, #255	; 0xff
 80007ac:	0a76      	lsrs	r6, r6, #9
 80007ae:	e7ac      	b.n	800070a <__aeabi_fadd+0x10e>
 80007b0:	2a00      	cmp	r2, #0
 80007b2:	d0d6      	beq.n	8000762 <__aeabi_fadd+0x166>
 80007b4:	1b42      	subs	r2, r0, r5
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	d05c      	beq.n	8000874 <__aeabi_fadd+0x278>
 80007ba:	28ff      	cmp	r0, #255	; 0xff
 80007bc:	d0ee      	beq.n	800079c <__aeabi_fadd+0x1a0>
 80007be:	2380      	movs	r3, #128	; 0x80
 80007c0:	04db      	lsls	r3, r3, #19
 80007c2:	431f      	orrs	r7, r3
 80007c4:	2a1b      	cmp	r2, #27
 80007c6:	dc00      	bgt.n	80007ca <__aeabi_fadd+0x1ce>
 80007c8:	e082      	b.n	80008d0 <__aeabi_fadd+0x2d4>
 80007ca:	2301      	movs	r3, #1
 80007cc:	464d      	mov	r5, r9
 80007ce:	4463      	add	r3, ip
 80007d0:	e763      	b.n	800069a <__aeabi_fadd+0x9e>
 80007d2:	2220      	movs	r2, #32
 80007d4:	1b40      	subs	r0, r0, r5
 80007d6:	3001      	adds	r0, #1
 80007d8:	1a12      	subs	r2, r2, r0
 80007da:	0019      	movs	r1, r3
 80007dc:	4093      	lsls	r3, r2
 80007de:	40c1      	lsrs	r1, r0
 80007e0:	1e5a      	subs	r2, r3, #1
 80007e2:	4193      	sbcs	r3, r2
 80007e4:	2500      	movs	r5, #0
 80007e6:	430b      	orrs	r3, r1
 80007e8:	e780      	b.n	80006ec <__aeabi_fadd+0xf0>
 80007ea:	2320      	movs	r3, #32
 80007ec:	4661      	mov	r1, ip
 80007ee:	1a1b      	subs	r3, r3, r0
 80007f0:	4099      	lsls	r1, r3
 80007f2:	4662      	mov	r2, ip
 80007f4:	000b      	movs	r3, r1
 80007f6:	40c2      	lsrs	r2, r0
 80007f8:	1e59      	subs	r1, r3, #1
 80007fa:	418b      	sbcs	r3, r1
 80007fc:	4313      	orrs	r3, r2
 80007fe:	e764      	b.n	80006ca <__aeabi_fadd+0xce>
 8000800:	000c      	movs	r4, r1
 8000802:	4643      	mov	r3, r8
 8000804:	0015      	movs	r5, r2
 8000806:	e7b8      	b.n	800077a <__aeabi_fadd+0x17e>
 8000808:	4663      	mov	r3, ip
 800080a:	1afe      	subs	r6, r7, r3
 800080c:	0173      	lsls	r3, r6, #5
 800080e:	d445      	bmi.n	800089c <__aeabi_fadd+0x2a0>
 8000810:	2e00      	cmp	r6, #0
 8000812:	d000      	beq.n	8000816 <__aeabi_fadd+0x21a>
 8000814:	e75e      	b.n	80006d4 <__aeabi_fadd+0xd8>
 8000816:	2400      	movs	r4, #0
 8000818:	2000      	movs	r0, #0
 800081a:	2600      	movs	r6, #0
 800081c:	e775      	b.n	800070a <__aeabi_fadd+0x10e>
 800081e:	2bff      	cmp	r3, #255	; 0xff
 8000820:	d0bb      	beq.n	800079a <__aeabi_fadd+0x19e>
 8000822:	2380      	movs	r3, #128	; 0x80
 8000824:	04db      	lsls	r3, r3, #19
 8000826:	431f      	orrs	r7, r3
 8000828:	2a1b      	cmp	r2, #27
 800082a:	dd47      	ble.n	80008bc <__aeabi_fadd+0x2c0>
 800082c:	2301      	movs	r3, #1
 800082e:	4662      	mov	r2, ip
 8000830:	000c      	movs	r4, r1
 8000832:	464d      	mov	r5, r9
 8000834:	1ad3      	subs	r3, r2, r3
 8000836:	e749      	b.n	80006cc <__aeabi_fadd+0xd0>
 8000838:	0005      	movs	r5, r0
 800083a:	e79e      	b.n	800077a <__aeabi_fadd+0x17e>
 800083c:	4661      	mov	r1, ip
 800083e:	2320      	movs	r3, #32
 8000840:	40d1      	lsrs	r1, r2
 8000842:	1a9b      	subs	r3, r3, r2
 8000844:	4662      	mov	r2, ip
 8000846:	409a      	lsls	r2, r3
 8000848:	0013      	movs	r3, r2
 800084a:	1e5a      	subs	r2, r3, #1
 800084c:	4193      	sbcs	r3, r2
 800084e:	430b      	orrs	r3, r1
 8000850:	e722      	b.n	8000698 <__aeabi_fadd+0x9c>
 8000852:	2d00      	cmp	r5, #0
 8000854:	d146      	bne.n	80008e4 <__aeabi_fadd+0x2e8>
 8000856:	2f00      	cmp	r7, #0
 8000858:	d062      	beq.n	8000920 <__aeabi_fadd+0x324>
 800085a:	4663      	mov	r3, ip
 800085c:	2000      	movs	r0, #0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d100      	bne.n	8000864 <__aeabi_fadd+0x268>
 8000862:	e752      	b.n	800070a <__aeabi_fadd+0x10e>
 8000864:	003b      	movs	r3, r7
 8000866:	4463      	add	r3, ip
 8000868:	015a      	lsls	r2, r3, #5
 800086a:	d583      	bpl.n	8000774 <__aeabi_fadd+0x178>
 800086c:	4a32      	ldr	r2, [pc, #200]	; (8000938 <__aeabi_fadd+0x33c>)
 800086e:	3501      	adds	r5, #1
 8000870:	4013      	ands	r3, r2
 8000872:	e77f      	b.n	8000774 <__aeabi_fadd+0x178>
 8000874:	2f00      	cmp	r7, #0
 8000876:	d0c4      	beq.n	8000802 <__aeabi_fadd+0x206>
 8000878:	1e53      	subs	r3, r2, #1
 800087a:	2a01      	cmp	r2, #1
 800087c:	d012      	beq.n	80008a4 <__aeabi_fadd+0x2a8>
 800087e:	2aff      	cmp	r2, #255	; 0xff
 8000880:	d08c      	beq.n	800079c <__aeabi_fadd+0x1a0>
 8000882:	001a      	movs	r2, r3
 8000884:	e79e      	b.n	80007c4 <__aeabi_fadd+0x1c8>
 8000886:	2f00      	cmp	r7, #0
 8000888:	d000      	beq.n	800088c <__aeabi_fadd+0x290>
 800088a:	e77c      	b.n	8000786 <__aeabi_fadd+0x18a>
 800088c:	4663      	mov	r3, ip
 800088e:	2b00      	cmp	r3, #0
 8000890:	d183      	bne.n	800079a <__aeabi_fadd+0x19e>
 8000892:	2680      	movs	r6, #128	; 0x80
 8000894:	2400      	movs	r4, #0
 8000896:	20ff      	movs	r0, #255	; 0xff
 8000898:	03f6      	lsls	r6, r6, #15
 800089a:	e736      	b.n	800070a <__aeabi_fadd+0x10e>
 800089c:	4663      	mov	r3, ip
 800089e:	000c      	movs	r4, r1
 80008a0:	1bde      	subs	r6, r3, r7
 80008a2:	e717      	b.n	80006d4 <__aeabi_fadd+0xd8>
 80008a4:	003b      	movs	r3, r7
 80008a6:	4463      	add	r3, ip
 80008a8:	2501      	movs	r5, #1
 80008aa:	015a      	lsls	r2, r3, #5
 80008ac:	d400      	bmi.n	80008b0 <__aeabi_fadd+0x2b4>
 80008ae:	e761      	b.n	8000774 <__aeabi_fadd+0x178>
 80008b0:	2502      	movs	r5, #2
 80008b2:	e6f7      	b.n	80006a4 <__aeabi_fadd+0xa8>
 80008b4:	4663      	mov	r3, ip
 80008b6:	2501      	movs	r5, #1
 80008b8:	1afb      	subs	r3, r7, r3
 80008ba:	e707      	b.n	80006cc <__aeabi_fadd+0xd0>
 80008bc:	2320      	movs	r3, #32
 80008be:	1a9b      	subs	r3, r3, r2
 80008c0:	0038      	movs	r0, r7
 80008c2:	409f      	lsls	r7, r3
 80008c4:	003b      	movs	r3, r7
 80008c6:	40d0      	lsrs	r0, r2
 80008c8:	1e5a      	subs	r2, r3, #1
 80008ca:	4193      	sbcs	r3, r2
 80008cc:	4303      	orrs	r3, r0
 80008ce:	e7ae      	b.n	800082e <__aeabi_fadd+0x232>
 80008d0:	2320      	movs	r3, #32
 80008d2:	1a9b      	subs	r3, r3, r2
 80008d4:	0039      	movs	r1, r7
 80008d6:	409f      	lsls	r7, r3
 80008d8:	003b      	movs	r3, r7
 80008da:	40d1      	lsrs	r1, r2
 80008dc:	1e5a      	subs	r2, r3, #1
 80008de:	4193      	sbcs	r3, r2
 80008e0:	430b      	orrs	r3, r1
 80008e2:	e773      	b.n	80007cc <__aeabi_fadd+0x1d0>
 80008e4:	2f00      	cmp	r7, #0
 80008e6:	d100      	bne.n	80008ea <__aeabi_fadd+0x2ee>
 80008e8:	e758      	b.n	800079c <__aeabi_fadd+0x1a0>
 80008ea:	4662      	mov	r2, ip
 80008ec:	2a00      	cmp	r2, #0
 80008ee:	d100      	bne.n	80008f2 <__aeabi_fadd+0x2f6>
 80008f0:	e755      	b.n	800079e <__aeabi_fadd+0x1a2>
 80008f2:	2280      	movs	r2, #128	; 0x80
 80008f4:	03d2      	lsls	r2, r2, #15
 80008f6:	4213      	tst	r3, r2
 80008f8:	d100      	bne.n	80008fc <__aeabi_fadd+0x300>
 80008fa:	e750      	b.n	800079e <__aeabi_fadd+0x1a2>
 80008fc:	4641      	mov	r1, r8
 80008fe:	4211      	tst	r1, r2
 8000900:	d000      	beq.n	8000904 <__aeabi_fadd+0x308>
 8000902:	e74c      	b.n	800079e <__aeabi_fadd+0x1a2>
 8000904:	4643      	mov	r3, r8
 8000906:	e74a      	b.n	800079e <__aeabi_fadd+0x1a2>
 8000908:	4663      	mov	r3, ip
 800090a:	2b00      	cmp	r3, #0
 800090c:	d083      	beq.n	8000816 <__aeabi_fadd+0x21a>
 800090e:	000c      	movs	r4, r1
 8000910:	4646      	mov	r6, r8
 8000912:	2000      	movs	r0, #0
 8000914:	e6f9      	b.n	800070a <__aeabi_fadd+0x10e>
 8000916:	4663      	mov	r3, ip
 8000918:	000c      	movs	r4, r1
 800091a:	1bdb      	subs	r3, r3, r7
 800091c:	3501      	adds	r5, #1
 800091e:	e6d5      	b.n	80006cc <__aeabi_fadd+0xd0>
 8000920:	4646      	mov	r6, r8
 8000922:	2000      	movs	r0, #0
 8000924:	e6f1      	b.n	800070a <__aeabi_fadd+0x10e>
 8000926:	2b00      	cmp	r3, #0
 8000928:	d000      	beq.n	800092c <__aeabi_fadd+0x330>
 800092a:	e723      	b.n	8000774 <__aeabi_fadd+0x178>
 800092c:	2400      	movs	r4, #0
 800092e:	2600      	movs	r6, #0
 8000930:	e6eb      	b.n	800070a <__aeabi_fadd+0x10e>
 8000932:	46c0      	nop			; (mov r8, r8)
 8000934:	7dffffff 	.word	0x7dffffff
 8000938:	fbffffff 	.word	0xfbffffff

0800093c <__aeabi_fdiv>:
 800093c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800093e:	464f      	mov	r7, r9
 8000940:	4646      	mov	r6, r8
 8000942:	46d6      	mov	lr, sl
 8000944:	0245      	lsls	r5, r0, #9
 8000946:	b5c0      	push	{r6, r7, lr}
 8000948:	0047      	lsls	r7, r0, #1
 800094a:	1c0c      	adds	r4, r1, #0
 800094c:	0a6d      	lsrs	r5, r5, #9
 800094e:	0e3f      	lsrs	r7, r7, #24
 8000950:	0fc6      	lsrs	r6, r0, #31
 8000952:	2f00      	cmp	r7, #0
 8000954:	d100      	bne.n	8000958 <__aeabi_fdiv+0x1c>
 8000956:	e06f      	b.n	8000a38 <__aeabi_fdiv+0xfc>
 8000958:	2fff      	cmp	r7, #255	; 0xff
 800095a:	d100      	bne.n	800095e <__aeabi_fdiv+0x22>
 800095c:	e074      	b.n	8000a48 <__aeabi_fdiv+0x10c>
 800095e:	2300      	movs	r3, #0
 8000960:	2280      	movs	r2, #128	; 0x80
 8000962:	4699      	mov	r9, r3
 8000964:	469a      	mov	sl, r3
 8000966:	00ed      	lsls	r5, r5, #3
 8000968:	04d2      	lsls	r2, r2, #19
 800096a:	4315      	orrs	r5, r2
 800096c:	3f7f      	subs	r7, #127	; 0x7f
 800096e:	0263      	lsls	r3, r4, #9
 8000970:	0a5b      	lsrs	r3, r3, #9
 8000972:	4698      	mov	r8, r3
 8000974:	0063      	lsls	r3, r4, #1
 8000976:	0e1b      	lsrs	r3, r3, #24
 8000978:	0fe4      	lsrs	r4, r4, #31
 800097a:	2b00      	cmp	r3, #0
 800097c:	d04d      	beq.n	8000a1a <__aeabi_fdiv+0xde>
 800097e:	2bff      	cmp	r3, #255	; 0xff
 8000980:	d045      	beq.n	8000a0e <__aeabi_fdiv+0xd2>
 8000982:	4642      	mov	r2, r8
 8000984:	2180      	movs	r1, #128	; 0x80
 8000986:	00d2      	lsls	r2, r2, #3
 8000988:	04c9      	lsls	r1, r1, #19
 800098a:	4311      	orrs	r1, r2
 800098c:	4688      	mov	r8, r1
 800098e:	2200      	movs	r2, #0
 8000990:	3b7f      	subs	r3, #127	; 0x7f
 8000992:	0031      	movs	r1, r6
 8000994:	1aff      	subs	r7, r7, r3
 8000996:	464b      	mov	r3, r9
 8000998:	4061      	eors	r1, r4
 800099a:	b2c9      	uxtb	r1, r1
 800099c:	2b0f      	cmp	r3, #15
 800099e:	d900      	bls.n	80009a2 <__aeabi_fdiv+0x66>
 80009a0:	e0b8      	b.n	8000b14 <__aeabi_fdiv+0x1d8>
 80009a2:	4870      	ldr	r0, [pc, #448]	; (8000b64 <__aeabi_fdiv+0x228>)
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	58c3      	ldr	r3, [r0, r3]
 80009a8:	469f      	mov	pc, r3
 80009aa:	2300      	movs	r3, #0
 80009ac:	4698      	mov	r8, r3
 80009ae:	0026      	movs	r6, r4
 80009b0:	4645      	mov	r5, r8
 80009b2:	4692      	mov	sl, r2
 80009b4:	4653      	mov	r3, sl
 80009b6:	2b02      	cmp	r3, #2
 80009b8:	d100      	bne.n	80009bc <__aeabi_fdiv+0x80>
 80009ba:	e08d      	b.n	8000ad8 <__aeabi_fdiv+0x19c>
 80009bc:	2b03      	cmp	r3, #3
 80009be:	d100      	bne.n	80009c2 <__aeabi_fdiv+0x86>
 80009c0:	e0a1      	b.n	8000b06 <__aeabi_fdiv+0x1ca>
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d018      	beq.n	80009f8 <__aeabi_fdiv+0xbc>
 80009c6:	003b      	movs	r3, r7
 80009c8:	337f      	adds	r3, #127	; 0x7f
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	dd6d      	ble.n	8000aaa <__aeabi_fdiv+0x16e>
 80009ce:	076a      	lsls	r2, r5, #29
 80009d0:	d004      	beq.n	80009dc <__aeabi_fdiv+0xa0>
 80009d2:	220f      	movs	r2, #15
 80009d4:	402a      	ands	r2, r5
 80009d6:	2a04      	cmp	r2, #4
 80009d8:	d000      	beq.n	80009dc <__aeabi_fdiv+0xa0>
 80009da:	3504      	adds	r5, #4
 80009dc:	012a      	lsls	r2, r5, #4
 80009de:	d503      	bpl.n	80009e8 <__aeabi_fdiv+0xac>
 80009e0:	4b61      	ldr	r3, [pc, #388]	; (8000b68 <__aeabi_fdiv+0x22c>)
 80009e2:	401d      	ands	r5, r3
 80009e4:	003b      	movs	r3, r7
 80009e6:	3380      	adds	r3, #128	; 0x80
 80009e8:	2bfe      	cmp	r3, #254	; 0xfe
 80009ea:	dd00      	ble.n	80009ee <__aeabi_fdiv+0xb2>
 80009ec:	e074      	b.n	8000ad8 <__aeabi_fdiv+0x19c>
 80009ee:	01aa      	lsls	r2, r5, #6
 80009f0:	0a52      	lsrs	r2, r2, #9
 80009f2:	b2d8      	uxtb	r0, r3
 80009f4:	e002      	b.n	80009fc <__aeabi_fdiv+0xc0>
 80009f6:	000e      	movs	r6, r1
 80009f8:	2000      	movs	r0, #0
 80009fa:	2200      	movs	r2, #0
 80009fc:	05c0      	lsls	r0, r0, #23
 80009fe:	07f6      	lsls	r6, r6, #31
 8000a00:	4310      	orrs	r0, r2
 8000a02:	4330      	orrs	r0, r6
 8000a04:	bce0      	pop	{r5, r6, r7}
 8000a06:	46ba      	mov	sl, r7
 8000a08:	46b1      	mov	r9, r6
 8000a0a:	46a8      	mov	r8, r5
 8000a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a0e:	4643      	mov	r3, r8
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d13f      	bne.n	8000a94 <__aeabi_fdiv+0x158>
 8000a14:	2202      	movs	r2, #2
 8000a16:	3fff      	subs	r7, #255	; 0xff
 8000a18:	e003      	b.n	8000a22 <__aeabi_fdiv+0xe6>
 8000a1a:	4643      	mov	r3, r8
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d12d      	bne.n	8000a7c <__aeabi_fdiv+0x140>
 8000a20:	2201      	movs	r2, #1
 8000a22:	0031      	movs	r1, r6
 8000a24:	464b      	mov	r3, r9
 8000a26:	4061      	eors	r1, r4
 8000a28:	b2c9      	uxtb	r1, r1
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	2b0f      	cmp	r3, #15
 8000a2e:	d838      	bhi.n	8000aa2 <__aeabi_fdiv+0x166>
 8000a30:	484e      	ldr	r0, [pc, #312]	; (8000b6c <__aeabi_fdiv+0x230>)
 8000a32:	009b      	lsls	r3, r3, #2
 8000a34:	58c3      	ldr	r3, [r0, r3]
 8000a36:	469f      	mov	pc, r3
 8000a38:	2d00      	cmp	r5, #0
 8000a3a:	d113      	bne.n	8000a64 <__aeabi_fdiv+0x128>
 8000a3c:	2304      	movs	r3, #4
 8000a3e:	4699      	mov	r9, r3
 8000a40:	3b03      	subs	r3, #3
 8000a42:	2700      	movs	r7, #0
 8000a44:	469a      	mov	sl, r3
 8000a46:	e792      	b.n	800096e <__aeabi_fdiv+0x32>
 8000a48:	2d00      	cmp	r5, #0
 8000a4a:	d105      	bne.n	8000a58 <__aeabi_fdiv+0x11c>
 8000a4c:	2308      	movs	r3, #8
 8000a4e:	4699      	mov	r9, r3
 8000a50:	3b06      	subs	r3, #6
 8000a52:	27ff      	movs	r7, #255	; 0xff
 8000a54:	469a      	mov	sl, r3
 8000a56:	e78a      	b.n	800096e <__aeabi_fdiv+0x32>
 8000a58:	230c      	movs	r3, #12
 8000a5a:	4699      	mov	r9, r3
 8000a5c:	3b09      	subs	r3, #9
 8000a5e:	27ff      	movs	r7, #255	; 0xff
 8000a60:	469a      	mov	sl, r3
 8000a62:	e784      	b.n	800096e <__aeabi_fdiv+0x32>
 8000a64:	0028      	movs	r0, r5
 8000a66:	f002 fbf1 	bl	800324c <__clzsi2>
 8000a6a:	2776      	movs	r7, #118	; 0x76
 8000a6c:	1f43      	subs	r3, r0, #5
 8000a6e:	409d      	lsls	r5, r3
 8000a70:	2300      	movs	r3, #0
 8000a72:	427f      	negs	r7, r7
 8000a74:	4699      	mov	r9, r3
 8000a76:	469a      	mov	sl, r3
 8000a78:	1a3f      	subs	r7, r7, r0
 8000a7a:	e778      	b.n	800096e <__aeabi_fdiv+0x32>
 8000a7c:	4640      	mov	r0, r8
 8000a7e:	f002 fbe5 	bl	800324c <__clzsi2>
 8000a82:	4642      	mov	r2, r8
 8000a84:	1f43      	subs	r3, r0, #5
 8000a86:	409a      	lsls	r2, r3
 8000a88:	2376      	movs	r3, #118	; 0x76
 8000a8a:	425b      	negs	r3, r3
 8000a8c:	4690      	mov	r8, r2
 8000a8e:	1a1b      	subs	r3, r3, r0
 8000a90:	2200      	movs	r2, #0
 8000a92:	e77e      	b.n	8000992 <__aeabi_fdiv+0x56>
 8000a94:	2303      	movs	r3, #3
 8000a96:	464a      	mov	r2, r9
 8000a98:	431a      	orrs	r2, r3
 8000a9a:	4691      	mov	r9, r2
 8000a9c:	33fc      	adds	r3, #252	; 0xfc
 8000a9e:	2203      	movs	r2, #3
 8000aa0:	e777      	b.n	8000992 <__aeabi_fdiv+0x56>
 8000aa2:	000e      	movs	r6, r1
 8000aa4:	20ff      	movs	r0, #255	; 0xff
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	e7a8      	b.n	80009fc <__aeabi_fdiv+0xc0>
 8000aaa:	2201      	movs	r2, #1
 8000aac:	1ad3      	subs	r3, r2, r3
 8000aae:	2b1b      	cmp	r3, #27
 8000ab0:	dca2      	bgt.n	80009f8 <__aeabi_fdiv+0xbc>
 8000ab2:	379e      	adds	r7, #158	; 0x9e
 8000ab4:	002a      	movs	r2, r5
 8000ab6:	40bd      	lsls	r5, r7
 8000ab8:	40da      	lsrs	r2, r3
 8000aba:	1e6b      	subs	r3, r5, #1
 8000abc:	419d      	sbcs	r5, r3
 8000abe:	4315      	orrs	r5, r2
 8000ac0:	076a      	lsls	r2, r5, #29
 8000ac2:	d004      	beq.n	8000ace <__aeabi_fdiv+0x192>
 8000ac4:	220f      	movs	r2, #15
 8000ac6:	402a      	ands	r2, r5
 8000ac8:	2a04      	cmp	r2, #4
 8000aca:	d000      	beq.n	8000ace <__aeabi_fdiv+0x192>
 8000acc:	3504      	adds	r5, #4
 8000ace:	016a      	lsls	r2, r5, #5
 8000ad0:	d544      	bpl.n	8000b5c <__aeabi_fdiv+0x220>
 8000ad2:	2001      	movs	r0, #1
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	e791      	b.n	80009fc <__aeabi_fdiv+0xc0>
 8000ad8:	20ff      	movs	r0, #255	; 0xff
 8000ada:	2200      	movs	r2, #0
 8000adc:	e78e      	b.n	80009fc <__aeabi_fdiv+0xc0>
 8000ade:	2280      	movs	r2, #128	; 0x80
 8000ae0:	2600      	movs	r6, #0
 8000ae2:	20ff      	movs	r0, #255	; 0xff
 8000ae4:	03d2      	lsls	r2, r2, #15
 8000ae6:	e789      	b.n	80009fc <__aeabi_fdiv+0xc0>
 8000ae8:	2300      	movs	r3, #0
 8000aea:	4698      	mov	r8, r3
 8000aec:	2280      	movs	r2, #128	; 0x80
 8000aee:	03d2      	lsls	r2, r2, #15
 8000af0:	4215      	tst	r5, r2
 8000af2:	d008      	beq.n	8000b06 <__aeabi_fdiv+0x1ca>
 8000af4:	4643      	mov	r3, r8
 8000af6:	4213      	tst	r3, r2
 8000af8:	d105      	bne.n	8000b06 <__aeabi_fdiv+0x1ca>
 8000afa:	431a      	orrs	r2, r3
 8000afc:	0252      	lsls	r2, r2, #9
 8000afe:	0026      	movs	r6, r4
 8000b00:	20ff      	movs	r0, #255	; 0xff
 8000b02:	0a52      	lsrs	r2, r2, #9
 8000b04:	e77a      	b.n	80009fc <__aeabi_fdiv+0xc0>
 8000b06:	2280      	movs	r2, #128	; 0x80
 8000b08:	03d2      	lsls	r2, r2, #15
 8000b0a:	432a      	orrs	r2, r5
 8000b0c:	0252      	lsls	r2, r2, #9
 8000b0e:	20ff      	movs	r0, #255	; 0xff
 8000b10:	0a52      	lsrs	r2, r2, #9
 8000b12:	e773      	b.n	80009fc <__aeabi_fdiv+0xc0>
 8000b14:	4642      	mov	r2, r8
 8000b16:	016b      	lsls	r3, r5, #5
 8000b18:	0155      	lsls	r5, r2, #5
 8000b1a:	42ab      	cmp	r3, r5
 8000b1c:	d21a      	bcs.n	8000b54 <__aeabi_fdiv+0x218>
 8000b1e:	201b      	movs	r0, #27
 8000b20:	2200      	movs	r2, #0
 8000b22:	3f01      	subs	r7, #1
 8000b24:	2601      	movs	r6, #1
 8000b26:	001c      	movs	r4, r3
 8000b28:	0052      	lsls	r2, r2, #1
 8000b2a:	005b      	lsls	r3, r3, #1
 8000b2c:	2c00      	cmp	r4, #0
 8000b2e:	db01      	blt.n	8000b34 <__aeabi_fdiv+0x1f8>
 8000b30:	429d      	cmp	r5, r3
 8000b32:	d801      	bhi.n	8000b38 <__aeabi_fdiv+0x1fc>
 8000b34:	1b5b      	subs	r3, r3, r5
 8000b36:	4332      	orrs	r2, r6
 8000b38:	3801      	subs	r0, #1
 8000b3a:	2800      	cmp	r0, #0
 8000b3c:	d1f3      	bne.n	8000b26 <__aeabi_fdiv+0x1ea>
 8000b3e:	1e58      	subs	r0, r3, #1
 8000b40:	4183      	sbcs	r3, r0
 8000b42:	4313      	orrs	r3, r2
 8000b44:	001d      	movs	r5, r3
 8000b46:	003b      	movs	r3, r7
 8000b48:	337f      	adds	r3, #127	; 0x7f
 8000b4a:	000e      	movs	r6, r1
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	dd00      	ble.n	8000b52 <__aeabi_fdiv+0x216>
 8000b50:	e73d      	b.n	80009ce <__aeabi_fdiv+0x92>
 8000b52:	e7aa      	b.n	8000aaa <__aeabi_fdiv+0x16e>
 8000b54:	201a      	movs	r0, #26
 8000b56:	2201      	movs	r2, #1
 8000b58:	1b5b      	subs	r3, r3, r5
 8000b5a:	e7e3      	b.n	8000b24 <__aeabi_fdiv+0x1e8>
 8000b5c:	01aa      	lsls	r2, r5, #6
 8000b5e:	2000      	movs	r0, #0
 8000b60:	0a52      	lsrs	r2, r2, #9
 8000b62:	e74b      	b.n	80009fc <__aeabi_fdiv+0xc0>
 8000b64:	08018320 	.word	0x08018320
 8000b68:	f7ffffff 	.word	0xf7ffffff
 8000b6c:	08018360 	.word	0x08018360

08000b70 <__eqsf2>:
 8000b70:	b570      	push	{r4, r5, r6, lr}
 8000b72:	0042      	lsls	r2, r0, #1
 8000b74:	0245      	lsls	r5, r0, #9
 8000b76:	024e      	lsls	r6, r1, #9
 8000b78:	004c      	lsls	r4, r1, #1
 8000b7a:	0fc3      	lsrs	r3, r0, #31
 8000b7c:	0a6d      	lsrs	r5, r5, #9
 8000b7e:	2001      	movs	r0, #1
 8000b80:	0e12      	lsrs	r2, r2, #24
 8000b82:	0a76      	lsrs	r6, r6, #9
 8000b84:	0e24      	lsrs	r4, r4, #24
 8000b86:	0fc9      	lsrs	r1, r1, #31
 8000b88:	2aff      	cmp	r2, #255	; 0xff
 8000b8a:	d006      	beq.n	8000b9a <__eqsf2+0x2a>
 8000b8c:	2cff      	cmp	r4, #255	; 0xff
 8000b8e:	d003      	beq.n	8000b98 <__eqsf2+0x28>
 8000b90:	42a2      	cmp	r2, r4
 8000b92:	d101      	bne.n	8000b98 <__eqsf2+0x28>
 8000b94:	42b5      	cmp	r5, r6
 8000b96:	d006      	beq.n	8000ba6 <__eqsf2+0x36>
 8000b98:	bd70      	pop	{r4, r5, r6, pc}
 8000b9a:	2d00      	cmp	r5, #0
 8000b9c:	d1fc      	bne.n	8000b98 <__eqsf2+0x28>
 8000b9e:	2cff      	cmp	r4, #255	; 0xff
 8000ba0:	d1fa      	bne.n	8000b98 <__eqsf2+0x28>
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	d1f8      	bne.n	8000b98 <__eqsf2+0x28>
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d006      	beq.n	8000bb8 <__eqsf2+0x48>
 8000baa:	2001      	movs	r0, #1
 8000bac:	2a00      	cmp	r2, #0
 8000bae:	d1f3      	bne.n	8000b98 <__eqsf2+0x28>
 8000bb0:	0028      	movs	r0, r5
 8000bb2:	1e43      	subs	r3, r0, #1
 8000bb4:	4198      	sbcs	r0, r3
 8000bb6:	e7ef      	b.n	8000b98 <__eqsf2+0x28>
 8000bb8:	2000      	movs	r0, #0
 8000bba:	e7ed      	b.n	8000b98 <__eqsf2+0x28>

08000bbc <__gesf2>:
 8000bbc:	b570      	push	{r4, r5, r6, lr}
 8000bbe:	0042      	lsls	r2, r0, #1
 8000bc0:	0245      	lsls	r5, r0, #9
 8000bc2:	024e      	lsls	r6, r1, #9
 8000bc4:	004c      	lsls	r4, r1, #1
 8000bc6:	0fc3      	lsrs	r3, r0, #31
 8000bc8:	0a6d      	lsrs	r5, r5, #9
 8000bca:	0e12      	lsrs	r2, r2, #24
 8000bcc:	0a76      	lsrs	r6, r6, #9
 8000bce:	0e24      	lsrs	r4, r4, #24
 8000bd0:	0fc8      	lsrs	r0, r1, #31
 8000bd2:	2aff      	cmp	r2, #255	; 0xff
 8000bd4:	d01b      	beq.n	8000c0e <__gesf2+0x52>
 8000bd6:	2cff      	cmp	r4, #255	; 0xff
 8000bd8:	d00e      	beq.n	8000bf8 <__gesf2+0x3c>
 8000bda:	2a00      	cmp	r2, #0
 8000bdc:	d11b      	bne.n	8000c16 <__gesf2+0x5a>
 8000bde:	2c00      	cmp	r4, #0
 8000be0:	d101      	bne.n	8000be6 <__gesf2+0x2a>
 8000be2:	2e00      	cmp	r6, #0
 8000be4:	d01c      	beq.n	8000c20 <__gesf2+0x64>
 8000be6:	2d00      	cmp	r5, #0
 8000be8:	d00c      	beq.n	8000c04 <__gesf2+0x48>
 8000bea:	4283      	cmp	r3, r0
 8000bec:	d01c      	beq.n	8000c28 <__gesf2+0x6c>
 8000bee:	2102      	movs	r1, #2
 8000bf0:	1e58      	subs	r0, r3, #1
 8000bf2:	4008      	ands	r0, r1
 8000bf4:	3801      	subs	r0, #1
 8000bf6:	bd70      	pop	{r4, r5, r6, pc}
 8000bf8:	2e00      	cmp	r6, #0
 8000bfa:	d122      	bne.n	8000c42 <__gesf2+0x86>
 8000bfc:	2a00      	cmp	r2, #0
 8000bfe:	d1f4      	bne.n	8000bea <__gesf2+0x2e>
 8000c00:	2d00      	cmp	r5, #0
 8000c02:	d1f2      	bne.n	8000bea <__gesf2+0x2e>
 8000c04:	2800      	cmp	r0, #0
 8000c06:	d1f6      	bne.n	8000bf6 <__gesf2+0x3a>
 8000c08:	2001      	movs	r0, #1
 8000c0a:	4240      	negs	r0, r0
 8000c0c:	e7f3      	b.n	8000bf6 <__gesf2+0x3a>
 8000c0e:	2d00      	cmp	r5, #0
 8000c10:	d117      	bne.n	8000c42 <__gesf2+0x86>
 8000c12:	2cff      	cmp	r4, #255	; 0xff
 8000c14:	d0f0      	beq.n	8000bf8 <__gesf2+0x3c>
 8000c16:	2c00      	cmp	r4, #0
 8000c18:	d1e7      	bne.n	8000bea <__gesf2+0x2e>
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	d1e5      	bne.n	8000bea <__gesf2+0x2e>
 8000c1e:	e7e6      	b.n	8000bee <__gesf2+0x32>
 8000c20:	2000      	movs	r0, #0
 8000c22:	2d00      	cmp	r5, #0
 8000c24:	d0e7      	beq.n	8000bf6 <__gesf2+0x3a>
 8000c26:	e7e2      	b.n	8000bee <__gesf2+0x32>
 8000c28:	42a2      	cmp	r2, r4
 8000c2a:	dc05      	bgt.n	8000c38 <__gesf2+0x7c>
 8000c2c:	dbea      	blt.n	8000c04 <__gesf2+0x48>
 8000c2e:	42b5      	cmp	r5, r6
 8000c30:	d802      	bhi.n	8000c38 <__gesf2+0x7c>
 8000c32:	d3e7      	bcc.n	8000c04 <__gesf2+0x48>
 8000c34:	2000      	movs	r0, #0
 8000c36:	e7de      	b.n	8000bf6 <__gesf2+0x3a>
 8000c38:	4243      	negs	r3, r0
 8000c3a:	4158      	adcs	r0, r3
 8000c3c:	0040      	lsls	r0, r0, #1
 8000c3e:	3801      	subs	r0, #1
 8000c40:	e7d9      	b.n	8000bf6 <__gesf2+0x3a>
 8000c42:	2002      	movs	r0, #2
 8000c44:	4240      	negs	r0, r0
 8000c46:	e7d6      	b.n	8000bf6 <__gesf2+0x3a>

08000c48 <__lesf2>:
 8000c48:	b570      	push	{r4, r5, r6, lr}
 8000c4a:	0042      	lsls	r2, r0, #1
 8000c4c:	0245      	lsls	r5, r0, #9
 8000c4e:	024e      	lsls	r6, r1, #9
 8000c50:	004c      	lsls	r4, r1, #1
 8000c52:	0fc3      	lsrs	r3, r0, #31
 8000c54:	0a6d      	lsrs	r5, r5, #9
 8000c56:	0e12      	lsrs	r2, r2, #24
 8000c58:	0a76      	lsrs	r6, r6, #9
 8000c5a:	0e24      	lsrs	r4, r4, #24
 8000c5c:	0fc8      	lsrs	r0, r1, #31
 8000c5e:	2aff      	cmp	r2, #255	; 0xff
 8000c60:	d00b      	beq.n	8000c7a <__lesf2+0x32>
 8000c62:	2cff      	cmp	r4, #255	; 0xff
 8000c64:	d00d      	beq.n	8000c82 <__lesf2+0x3a>
 8000c66:	2a00      	cmp	r2, #0
 8000c68:	d11f      	bne.n	8000caa <__lesf2+0x62>
 8000c6a:	2c00      	cmp	r4, #0
 8000c6c:	d116      	bne.n	8000c9c <__lesf2+0x54>
 8000c6e:	2e00      	cmp	r6, #0
 8000c70:	d114      	bne.n	8000c9c <__lesf2+0x54>
 8000c72:	2000      	movs	r0, #0
 8000c74:	2d00      	cmp	r5, #0
 8000c76:	d010      	beq.n	8000c9a <__lesf2+0x52>
 8000c78:	e009      	b.n	8000c8e <__lesf2+0x46>
 8000c7a:	2d00      	cmp	r5, #0
 8000c7c:	d10c      	bne.n	8000c98 <__lesf2+0x50>
 8000c7e:	2cff      	cmp	r4, #255	; 0xff
 8000c80:	d113      	bne.n	8000caa <__lesf2+0x62>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	d108      	bne.n	8000c98 <__lesf2+0x50>
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d008      	beq.n	8000c9c <__lesf2+0x54>
 8000c8a:	4283      	cmp	r3, r0
 8000c8c:	d012      	beq.n	8000cb4 <__lesf2+0x6c>
 8000c8e:	2102      	movs	r1, #2
 8000c90:	1e58      	subs	r0, r3, #1
 8000c92:	4008      	ands	r0, r1
 8000c94:	3801      	subs	r0, #1
 8000c96:	e000      	b.n	8000c9a <__lesf2+0x52>
 8000c98:	2002      	movs	r0, #2
 8000c9a:	bd70      	pop	{r4, r5, r6, pc}
 8000c9c:	2d00      	cmp	r5, #0
 8000c9e:	d1f4      	bne.n	8000c8a <__lesf2+0x42>
 8000ca0:	2800      	cmp	r0, #0
 8000ca2:	d1fa      	bne.n	8000c9a <__lesf2+0x52>
 8000ca4:	2001      	movs	r0, #1
 8000ca6:	4240      	negs	r0, r0
 8000ca8:	e7f7      	b.n	8000c9a <__lesf2+0x52>
 8000caa:	2c00      	cmp	r4, #0
 8000cac:	d1ed      	bne.n	8000c8a <__lesf2+0x42>
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d1eb      	bne.n	8000c8a <__lesf2+0x42>
 8000cb2:	e7ec      	b.n	8000c8e <__lesf2+0x46>
 8000cb4:	42a2      	cmp	r2, r4
 8000cb6:	dc05      	bgt.n	8000cc4 <__lesf2+0x7c>
 8000cb8:	dbf2      	blt.n	8000ca0 <__lesf2+0x58>
 8000cba:	42b5      	cmp	r5, r6
 8000cbc:	d802      	bhi.n	8000cc4 <__lesf2+0x7c>
 8000cbe:	d3ef      	bcc.n	8000ca0 <__lesf2+0x58>
 8000cc0:	2000      	movs	r0, #0
 8000cc2:	e7ea      	b.n	8000c9a <__lesf2+0x52>
 8000cc4:	4243      	negs	r3, r0
 8000cc6:	4158      	adcs	r0, r3
 8000cc8:	0040      	lsls	r0, r0, #1
 8000cca:	3801      	subs	r0, #1
 8000ccc:	e7e5      	b.n	8000c9a <__lesf2+0x52>
 8000cce:	46c0      	nop			; (mov r8, r8)

08000cd0 <__aeabi_fmul>:
 8000cd0:	0243      	lsls	r3, r0, #9
 8000cd2:	0a5b      	lsrs	r3, r3, #9
 8000cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cd6:	464f      	mov	r7, r9
 8000cd8:	4646      	mov	r6, r8
 8000cda:	4699      	mov	r9, r3
 8000cdc:	46d6      	mov	lr, sl
 8000cde:	0fc3      	lsrs	r3, r0, #31
 8000ce0:	0045      	lsls	r5, r0, #1
 8000ce2:	4698      	mov	r8, r3
 8000ce4:	b5c0      	push	{r6, r7, lr}
 8000ce6:	464b      	mov	r3, r9
 8000ce8:	1c0f      	adds	r7, r1, #0
 8000cea:	0e2d      	lsrs	r5, r5, #24
 8000cec:	d100      	bne.n	8000cf0 <__aeabi_fmul+0x20>
 8000cee:	e0cb      	b.n	8000e88 <__aeabi_fmul+0x1b8>
 8000cf0:	2dff      	cmp	r5, #255	; 0xff
 8000cf2:	d100      	bne.n	8000cf6 <__aeabi_fmul+0x26>
 8000cf4:	e0cf      	b.n	8000e96 <__aeabi_fmul+0x1c6>
 8000cf6:	2280      	movs	r2, #128	; 0x80
 8000cf8:	00db      	lsls	r3, r3, #3
 8000cfa:	04d2      	lsls	r2, r2, #19
 8000cfc:	431a      	orrs	r2, r3
 8000cfe:	2300      	movs	r3, #0
 8000d00:	4691      	mov	r9, r2
 8000d02:	2600      	movs	r6, #0
 8000d04:	469a      	mov	sl, r3
 8000d06:	3d7f      	subs	r5, #127	; 0x7f
 8000d08:	027c      	lsls	r4, r7, #9
 8000d0a:	007b      	lsls	r3, r7, #1
 8000d0c:	0a64      	lsrs	r4, r4, #9
 8000d0e:	0e1b      	lsrs	r3, r3, #24
 8000d10:	0fff      	lsrs	r7, r7, #31
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d100      	bne.n	8000d18 <__aeabi_fmul+0x48>
 8000d16:	e0a9      	b.n	8000e6c <__aeabi_fmul+0x19c>
 8000d18:	2bff      	cmp	r3, #255	; 0xff
 8000d1a:	d011      	beq.n	8000d40 <__aeabi_fmul+0x70>
 8000d1c:	2280      	movs	r2, #128	; 0x80
 8000d1e:	00e4      	lsls	r4, r4, #3
 8000d20:	04d2      	lsls	r2, r2, #19
 8000d22:	4314      	orrs	r4, r2
 8000d24:	4642      	mov	r2, r8
 8000d26:	3b7f      	subs	r3, #127	; 0x7f
 8000d28:	195b      	adds	r3, r3, r5
 8000d2a:	407a      	eors	r2, r7
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	b2d2      	uxtb	r2, r2
 8000d30:	1c5d      	adds	r5, r3, #1
 8000d32:	2e0a      	cmp	r6, #10
 8000d34:	dd13      	ble.n	8000d5e <__aeabi_fmul+0x8e>
 8000d36:	003a      	movs	r2, r7
 8000d38:	2e0b      	cmp	r6, #11
 8000d3a:	d047      	beq.n	8000dcc <__aeabi_fmul+0xfc>
 8000d3c:	4647      	mov	r7, r8
 8000d3e:	e03f      	b.n	8000dc0 <__aeabi_fmul+0xf0>
 8000d40:	002b      	movs	r3, r5
 8000d42:	33ff      	adds	r3, #255	; 0xff
 8000d44:	2c00      	cmp	r4, #0
 8000d46:	d11e      	bne.n	8000d86 <__aeabi_fmul+0xb6>
 8000d48:	2202      	movs	r2, #2
 8000d4a:	4316      	orrs	r6, r2
 8000d4c:	4642      	mov	r2, r8
 8000d4e:	3501      	adds	r5, #1
 8000d50:	407a      	eors	r2, r7
 8000d52:	b2d2      	uxtb	r2, r2
 8000d54:	35ff      	adds	r5, #255	; 0xff
 8000d56:	2e0a      	cmp	r6, #10
 8000d58:	dd00      	ble.n	8000d5c <__aeabi_fmul+0x8c>
 8000d5a:	e0e4      	b.n	8000f26 <__aeabi_fmul+0x256>
 8000d5c:	2002      	movs	r0, #2
 8000d5e:	2e02      	cmp	r6, #2
 8000d60:	dc1c      	bgt.n	8000d9c <__aeabi_fmul+0xcc>
 8000d62:	3e01      	subs	r6, #1
 8000d64:	2e01      	cmp	r6, #1
 8000d66:	d842      	bhi.n	8000dee <__aeabi_fmul+0x11e>
 8000d68:	2802      	cmp	r0, #2
 8000d6a:	d03d      	beq.n	8000de8 <__aeabi_fmul+0x118>
 8000d6c:	2801      	cmp	r0, #1
 8000d6e:	d166      	bne.n	8000e3e <__aeabi_fmul+0x16e>
 8000d70:	2000      	movs	r0, #0
 8000d72:	2100      	movs	r1, #0
 8000d74:	05c0      	lsls	r0, r0, #23
 8000d76:	4308      	orrs	r0, r1
 8000d78:	07d2      	lsls	r2, r2, #31
 8000d7a:	4310      	orrs	r0, r2
 8000d7c:	bce0      	pop	{r5, r6, r7}
 8000d7e:	46ba      	mov	sl, r7
 8000d80:	46b1      	mov	r9, r6
 8000d82:	46a8      	mov	r8, r5
 8000d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d86:	2203      	movs	r2, #3
 8000d88:	4316      	orrs	r6, r2
 8000d8a:	4642      	mov	r2, r8
 8000d8c:	3501      	adds	r5, #1
 8000d8e:	407a      	eors	r2, r7
 8000d90:	b2d2      	uxtb	r2, r2
 8000d92:	35ff      	adds	r5, #255	; 0xff
 8000d94:	2e0a      	cmp	r6, #10
 8000d96:	dd00      	ble.n	8000d9a <__aeabi_fmul+0xca>
 8000d98:	e0e4      	b.n	8000f64 <__aeabi_fmul+0x294>
 8000d9a:	2003      	movs	r0, #3
 8000d9c:	2101      	movs	r1, #1
 8000d9e:	40b1      	lsls	r1, r6
 8000da0:	26a6      	movs	r6, #166	; 0xa6
 8000da2:	00f6      	lsls	r6, r6, #3
 8000da4:	4231      	tst	r1, r6
 8000da6:	d10a      	bne.n	8000dbe <__aeabi_fmul+0xee>
 8000da8:	2690      	movs	r6, #144	; 0x90
 8000daa:	00b6      	lsls	r6, r6, #2
 8000dac:	4231      	tst	r1, r6
 8000dae:	d116      	bne.n	8000dde <__aeabi_fmul+0x10e>
 8000db0:	3eb9      	subs	r6, #185	; 0xb9
 8000db2:	3eff      	subs	r6, #255	; 0xff
 8000db4:	420e      	tst	r6, r1
 8000db6:	d01a      	beq.n	8000dee <__aeabi_fmul+0x11e>
 8000db8:	46a1      	mov	r9, r4
 8000dba:	4682      	mov	sl, r0
 8000dbc:	e000      	b.n	8000dc0 <__aeabi_fmul+0xf0>
 8000dbe:	0017      	movs	r7, r2
 8000dc0:	4653      	mov	r3, sl
 8000dc2:	003a      	movs	r2, r7
 8000dc4:	2b02      	cmp	r3, #2
 8000dc6:	d00f      	beq.n	8000de8 <__aeabi_fmul+0x118>
 8000dc8:	464c      	mov	r4, r9
 8000dca:	4650      	mov	r0, sl
 8000dcc:	2803      	cmp	r0, #3
 8000dce:	d1cd      	bne.n	8000d6c <__aeabi_fmul+0x9c>
 8000dd0:	2180      	movs	r1, #128	; 0x80
 8000dd2:	03c9      	lsls	r1, r1, #15
 8000dd4:	4321      	orrs	r1, r4
 8000dd6:	0249      	lsls	r1, r1, #9
 8000dd8:	20ff      	movs	r0, #255	; 0xff
 8000dda:	0a49      	lsrs	r1, r1, #9
 8000ddc:	e7ca      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000dde:	2180      	movs	r1, #128	; 0x80
 8000de0:	2200      	movs	r2, #0
 8000de2:	20ff      	movs	r0, #255	; 0xff
 8000de4:	03c9      	lsls	r1, r1, #15
 8000de6:	e7c5      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000de8:	20ff      	movs	r0, #255	; 0xff
 8000dea:	2100      	movs	r1, #0
 8000dec:	e7c2      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000dee:	0c20      	lsrs	r0, r4, #16
 8000df0:	4649      	mov	r1, r9
 8000df2:	0424      	lsls	r4, r4, #16
 8000df4:	0c24      	lsrs	r4, r4, #16
 8000df6:	0027      	movs	r7, r4
 8000df8:	0c0e      	lsrs	r6, r1, #16
 8000dfa:	0409      	lsls	r1, r1, #16
 8000dfc:	0c09      	lsrs	r1, r1, #16
 8000dfe:	4374      	muls	r4, r6
 8000e00:	434f      	muls	r7, r1
 8000e02:	4346      	muls	r6, r0
 8000e04:	4348      	muls	r0, r1
 8000e06:	0c39      	lsrs	r1, r7, #16
 8000e08:	1900      	adds	r0, r0, r4
 8000e0a:	1809      	adds	r1, r1, r0
 8000e0c:	428c      	cmp	r4, r1
 8000e0e:	d903      	bls.n	8000e18 <__aeabi_fmul+0x148>
 8000e10:	2080      	movs	r0, #128	; 0x80
 8000e12:	0240      	lsls	r0, r0, #9
 8000e14:	4684      	mov	ip, r0
 8000e16:	4466      	add	r6, ip
 8000e18:	043f      	lsls	r7, r7, #16
 8000e1a:	0408      	lsls	r0, r1, #16
 8000e1c:	0c3f      	lsrs	r7, r7, #16
 8000e1e:	19c0      	adds	r0, r0, r7
 8000e20:	0184      	lsls	r4, r0, #6
 8000e22:	1e67      	subs	r7, r4, #1
 8000e24:	41bc      	sbcs	r4, r7
 8000e26:	0c09      	lsrs	r1, r1, #16
 8000e28:	0e80      	lsrs	r0, r0, #26
 8000e2a:	1989      	adds	r1, r1, r6
 8000e2c:	4304      	orrs	r4, r0
 8000e2e:	0189      	lsls	r1, r1, #6
 8000e30:	430c      	orrs	r4, r1
 8000e32:	0109      	lsls	r1, r1, #4
 8000e34:	d571      	bpl.n	8000f1a <__aeabi_fmul+0x24a>
 8000e36:	2301      	movs	r3, #1
 8000e38:	0861      	lsrs	r1, r4, #1
 8000e3a:	401c      	ands	r4, r3
 8000e3c:	430c      	orrs	r4, r1
 8000e3e:	002b      	movs	r3, r5
 8000e40:	337f      	adds	r3, #127	; 0x7f
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	dd51      	ble.n	8000eea <__aeabi_fmul+0x21a>
 8000e46:	0761      	lsls	r1, r4, #29
 8000e48:	d004      	beq.n	8000e54 <__aeabi_fmul+0x184>
 8000e4a:	210f      	movs	r1, #15
 8000e4c:	4021      	ands	r1, r4
 8000e4e:	2904      	cmp	r1, #4
 8000e50:	d000      	beq.n	8000e54 <__aeabi_fmul+0x184>
 8000e52:	3404      	adds	r4, #4
 8000e54:	0121      	lsls	r1, r4, #4
 8000e56:	d503      	bpl.n	8000e60 <__aeabi_fmul+0x190>
 8000e58:	4b43      	ldr	r3, [pc, #268]	; (8000f68 <__aeabi_fmul+0x298>)
 8000e5a:	401c      	ands	r4, r3
 8000e5c:	002b      	movs	r3, r5
 8000e5e:	3380      	adds	r3, #128	; 0x80
 8000e60:	2bfe      	cmp	r3, #254	; 0xfe
 8000e62:	dcc1      	bgt.n	8000de8 <__aeabi_fmul+0x118>
 8000e64:	01a1      	lsls	r1, r4, #6
 8000e66:	0a49      	lsrs	r1, r1, #9
 8000e68:	b2d8      	uxtb	r0, r3
 8000e6a:	e783      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000e6c:	2c00      	cmp	r4, #0
 8000e6e:	d12c      	bne.n	8000eca <__aeabi_fmul+0x1fa>
 8000e70:	2301      	movs	r3, #1
 8000e72:	4642      	mov	r2, r8
 8000e74:	431e      	orrs	r6, r3
 8000e76:	002b      	movs	r3, r5
 8000e78:	407a      	eors	r2, r7
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	b2d2      	uxtb	r2, r2
 8000e7e:	1c5d      	adds	r5, r3, #1
 8000e80:	2e0a      	cmp	r6, #10
 8000e82:	dd00      	ble.n	8000e86 <__aeabi_fmul+0x1b6>
 8000e84:	e757      	b.n	8000d36 <__aeabi_fmul+0x66>
 8000e86:	e76a      	b.n	8000d5e <__aeabi_fmul+0x8e>
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d110      	bne.n	8000eae <__aeabi_fmul+0x1de>
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	2604      	movs	r6, #4
 8000e90:	2500      	movs	r5, #0
 8000e92:	469a      	mov	sl, r3
 8000e94:	e738      	b.n	8000d08 <__aeabi_fmul+0x38>
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d104      	bne.n	8000ea4 <__aeabi_fmul+0x1d4>
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	2608      	movs	r6, #8
 8000e9e:	25ff      	movs	r5, #255	; 0xff
 8000ea0:	469a      	mov	sl, r3
 8000ea2:	e731      	b.n	8000d08 <__aeabi_fmul+0x38>
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	260c      	movs	r6, #12
 8000ea8:	25ff      	movs	r5, #255	; 0xff
 8000eaa:	469a      	mov	sl, r3
 8000eac:	e72c      	b.n	8000d08 <__aeabi_fmul+0x38>
 8000eae:	4648      	mov	r0, r9
 8000eb0:	f002 f9cc 	bl	800324c <__clzsi2>
 8000eb4:	464a      	mov	r2, r9
 8000eb6:	1f43      	subs	r3, r0, #5
 8000eb8:	2576      	movs	r5, #118	; 0x76
 8000eba:	409a      	lsls	r2, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	426d      	negs	r5, r5
 8000ec0:	4691      	mov	r9, r2
 8000ec2:	2600      	movs	r6, #0
 8000ec4:	469a      	mov	sl, r3
 8000ec6:	1a2d      	subs	r5, r5, r0
 8000ec8:	e71e      	b.n	8000d08 <__aeabi_fmul+0x38>
 8000eca:	0020      	movs	r0, r4
 8000ecc:	f002 f9be 	bl	800324c <__clzsi2>
 8000ed0:	4642      	mov	r2, r8
 8000ed2:	1f43      	subs	r3, r0, #5
 8000ed4:	409c      	lsls	r4, r3
 8000ed6:	1a2b      	subs	r3, r5, r0
 8000ed8:	3b76      	subs	r3, #118	; 0x76
 8000eda:	407a      	eors	r2, r7
 8000edc:	2000      	movs	r0, #0
 8000ede:	b2d2      	uxtb	r2, r2
 8000ee0:	1c5d      	adds	r5, r3, #1
 8000ee2:	2e0a      	cmp	r6, #10
 8000ee4:	dd00      	ble.n	8000ee8 <__aeabi_fmul+0x218>
 8000ee6:	e726      	b.n	8000d36 <__aeabi_fmul+0x66>
 8000ee8:	e739      	b.n	8000d5e <__aeabi_fmul+0x8e>
 8000eea:	2101      	movs	r1, #1
 8000eec:	1acb      	subs	r3, r1, r3
 8000eee:	2b1b      	cmp	r3, #27
 8000ef0:	dd00      	ble.n	8000ef4 <__aeabi_fmul+0x224>
 8000ef2:	e73d      	b.n	8000d70 <__aeabi_fmul+0xa0>
 8000ef4:	359e      	adds	r5, #158	; 0x9e
 8000ef6:	0021      	movs	r1, r4
 8000ef8:	40ac      	lsls	r4, r5
 8000efa:	40d9      	lsrs	r1, r3
 8000efc:	1e63      	subs	r3, r4, #1
 8000efe:	419c      	sbcs	r4, r3
 8000f00:	4321      	orrs	r1, r4
 8000f02:	074b      	lsls	r3, r1, #29
 8000f04:	d004      	beq.n	8000f10 <__aeabi_fmul+0x240>
 8000f06:	230f      	movs	r3, #15
 8000f08:	400b      	ands	r3, r1
 8000f0a:	2b04      	cmp	r3, #4
 8000f0c:	d000      	beq.n	8000f10 <__aeabi_fmul+0x240>
 8000f0e:	3104      	adds	r1, #4
 8000f10:	014b      	lsls	r3, r1, #5
 8000f12:	d504      	bpl.n	8000f1e <__aeabi_fmul+0x24e>
 8000f14:	2001      	movs	r0, #1
 8000f16:	2100      	movs	r1, #0
 8000f18:	e72c      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000f1a:	001d      	movs	r5, r3
 8000f1c:	e78f      	b.n	8000e3e <__aeabi_fmul+0x16e>
 8000f1e:	0189      	lsls	r1, r1, #6
 8000f20:	2000      	movs	r0, #0
 8000f22:	0a49      	lsrs	r1, r1, #9
 8000f24:	e726      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000f26:	2302      	movs	r3, #2
 8000f28:	2e0f      	cmp	r6, #15
 8000f2a:	d10c      	bne.n	8000f46 <__aeabi_fmul+0x276>
 8000f2c:	2180      	movs	r1, #128	; 0x80
 8000f2e:	464b      	mov	r3, r9
 8000f30:	03c9      	lsls	r1, r1, #15
 8000f32:	420b      	tst	r3, r1
 8000f34:	d00d      	beq.n	8000f52 <__aeabi_fmul+0x282>
 8000f36:	420c      	tst	r4, r1
 8000f38:	d10b      	bne.n	8000f52 <__aeabi_fmul+0x282>
 8000f3a:	4321      	orrs	r1, r4
 8000f3c:	0249      	lsls	r1, r1, #9
 8000f3e:	003a      	movs	r2, r7
 8000f40:	20ff      	movs	r0, #255	; 0xff
 8000f42:	0a49      	lsrs	r1, r1, #9
 8000f44:	e716      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000f46:	2e0b      	cmp	r6, #11
 8000f48:	d000      	beq.n	8000f4c <__aeabi_fmul+0x27c>
 8000f4a:	e6f7      	b.n	8000d3c <__aeabi_fmul+0x6c>
 8000f4c:	46a1      	mov	r9, r4
 8000f4e:	469a      	mov	sl, r3
 8000f50:	e736      	b.n	8000dc0 <__aeabi_fmul+0xf0>
 8000f52:	2180      	movs	r1, #128	; 0x80
 8000f54:	464b      	mov	r3, r9
 8000f56:	03c9      	lsls	r1, r1, #15
 8000f58:	4319      	orrs	r1, r3
 8000f5a:	0249      	lsls	r1, r1, #9
 8000f5c:	4642      	mov	r2, r8
 8000f5e:	20ff      	movs	r0, #255	; 0xff
 8000f60:	0a49      	lsrs	r1, r1, #9
 8000f62:	e707      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000f64:	2303      	movs	r3, #3
 8000f66:	e7df      	b.n	8000f28 <__aeabi_fmul+0x258>
 8000f68:	f7ffffff 	.word	0xf7ffffff

08000f6c <__aeabi_fsub>:
 8000f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f6e:	46c6      	mov	lr, r8
 8000f70:	0243      	lsls	r3, r0, #9
 8000f72:	0a5b      	lsrs	r3, r3, #9
 8000f74:	0045      	lsls	r5, r0, #1
 8000f76:	00da      	lsls	r2, r3, #3
 8000f78:	0fc4      	lsrs	r4, r0, #31
 8000f7a:	0248      	lsls	r0, r1, #9
 8000f7c:	004f      	lsls	r7, r1, #1
 8000f7e:	4694      	mov	ip, r2
 8000f80:	0a42      	lsrs	r2, r0, #9
 8000f82:	001e      	movs	r6, r3
 8000f84:	4690      	mov	r8, r2
 8000f86:	b500      	push	{lr}
 8000f88:	0e2d      	lsrs	r5, r5, #24
 8000f8a:	0e3f      	lsrs	r7, r7, #24
 8000f8c:	0fc9      	lsrs	r1, r1, #31
 8000f8e:	0980      	lsrs	r0, r0, #6
 8000f90:	2fff      	cmp	r7, #255	; 0xff
 8000f92:	d059      	beq.n	8001048 <__aeabi_fsub+0xdc>
 8000f94:	2201      	movs	r2, #1
 8000f96:	4051      	eors	r1, r2
 8000f98:	428c      	cmp	r4, r1
 8000f9a:	d039      	beq.n	8001010 <__aeabi_fsub+0xa4>
 8000f9c:	1bea      	subs	r2, r5, r7
 8000f9e:	2a00      	cmp	r2, #0
 8000fa0:	dd58      	ble.n	8001054 <__aeabi_fsub+0xe8>
 8000fa2:	2f00      	cmp	r7, #0
 8000fa4:	d068      	beq.n	8001078 <__aeabi_fsub+0x10c>
 8000fa6:	2dff      	cmp	r5, #255	; 0xff
 8000fa8:	d100      	bne.n	8000fac <__aeabi_fsub+0x40>
 8000faa:	e0d1      	b.n	8001150 <__aeabi_fsub+0x1e4>
 8000fac:	2380      	movs	r3, #128	; 0x80
 8000fae:	04db      	lsls	r3, r3, #19
 8000fb0:	4318      	orrs	r0, r3
 8000fb2:	2a1b      	cmp	r2, #27
 8000fb4:	dc00      	bgt.n	8000fb8 <__aeabi_fsub+0x4c>
 8000fb6:	e0e3      	b.n	8001180 <__aeabi_fsub+0x214>
 8000fb8:	2301      	movs	r3, #1
 8000fba:	4662      	mov	r2, ip
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	015a      	lsls	r2, r3, #5
 8000fc0:	d400      	bmi.n	8000fc4 <__aeabi_fsub+0x58>
 8000fc2:	e0ac      	b.n	800111e <__aeabi_fsub+0x1b2>
 8000fc4:	019b      	lsls	r3, r3, #6
 8000fc6:	099e      	lsrs	r6, r3, #6
 8000fc8:	0030      	movs	r0, r6
 8000fca:	f002 f93f 	bl	800324c <__clzsi2>
 8000fce:	0033      	movs	r3, r6
 8000fd0:	3805      	subs	r0, #5
 8000fd2:	4083      	lsls	r3, r0
 8000fd4:	4285      	cmp	r5, r0
 8000fd6:	dc00      	bgt.n	8000fda <__aeabi_fsub+0x6e>
 8000fd8:	e0c6      	b.n	8001168 <__aeabi_fsub+0x1fc>
 8000fda:	4ab2      	ldr	r2, [pc, #712]	; (80012a4 <__aeabi_fsub+0x338>)
 8000fdc:	1a2d      	subs	r5, r5, r0
 8000fde:	4013      	ands	r3, r2
 8000fe0:	075a      	lsls	r2, r3, #29
 8000fe2:	d004      	beq.n	8000fee <__aeabi_fsub+0x82>
 8000fe4:	220f      	movs	r2, #15
 8000fe6:	401a      	ands	r2, r3
 8000fe8:	2a04      	cmp	r2, #4
 8000fea:	d000      	beq.n	8000fee <__aeabi_fsub+0x82>
 8000fec:	3304      	adds	r3, #4
 8000fee:	015a      	lsls	r2, r3, #5
 8000ff0:	d400      	bmi.n	8000ff4 <__aeabi_fsub+0x88>
 8000ff2:	e097      	b.n	8001124 <__aeabi_fsub+0x1b8>
 8000ff4:	1c6a      	adds	r2, r5, #1
 8000ff6:	2dfe      	cmp	r5, #254	; 0xfe
 8000ff8:	d100      	bne.n	8000ffc <__aeabi_fsub+0x90>
 8000ffa:	e084      	b.n	8001106 <__aeabi_fsub+0x19a>
 8000ffc:	019b      	lsls	r3, r3, #6
 8000ffe:	0a5e      	lsrs	r6, r3, #9
 8001000:	b2d2      	uxtb	r2, r2
 8001002:	05d0      	lsls	r0, r2, #23
 8001004:	4330      	orrs	r0, r6
 8001006:	07e4      	lsls	r4, r4, #31
 8001008:	4320      	orrs	r0, r4
 800100a:	bc80      	pop	{r7}
 800100c:	46b8      	mov	r8, r7
 800100e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001010:	1bea      	subs	r2, r5, r7
 8001012:	2a00      	cmp	r2, #0
 8001014:	dd41      	ble.n	800109a <__aeabi_fsub+0x12e>
 8001016:	2f00      	cmp	r7, #0
 8001018:	d06b      	beq.n	80010f2 <__aeabi_fsub+0x186>
 800101a:	2dff      	cmp	r5, #255	; 0xff
 800101c:	d100      	bne.n	8001020 <__aeabi_fsub+0xb4>
 800101e:	e097      	b.n	8001150 <__aeabi_fsub+0x1e4>
 8001020:	2380      	movs	r3, #128	; 0x80
 8001022:	04db      	lsls	r3, r3, #19
 8001024:	4318      	orrs	r0, r3
 8001026:	2a1b      	cmp	r2, #27
 8001028:	dc00      	bgt.n	800102c <__aeabi_fsub+0xc0>
 800102a:	e0cc      	b.n	80011c6 <__aeabi_fsub+0x25a>
 800102c:	2301      	movs	r3, #1
 800102e:	4463      	add	r3, ip
 8001030:	015a      	lsls	r2, r3, #5
 8001032:	d574      	bpl.n	800111e <__aeabi_fsub+0x1b2>
 8001034:	3501      	adds	r5, #1
 8001036:	2dff      	cmp	r5, #255	; 0xff
 8001038:	d065      	beq.n	8001106 <__aeabi_fsub+0x19a>
 800103a:	2201      	movs	r2, #1
 800103c:	499a      	ldr	r1, [pc, #616]	; (80012a8 <__aeabi_fsub+0x33c>)
 800103e:	401a      	ands	r2, r3
 8001040:	085b      	lsrs	r3, r3, #1
 8001042:	400b      	ands	r3, r1
 8001044:	4313      	orrs	r3, r2
 8001046:	e7cb      	b.n	8000fe0 <__aeabi_fsub+0x74>
 8001048:	2800      	cmp	r0, #0
 800104a:	d01f      	beq.n	800108c <__aeabi_fsub+0x120>
 800104c:	428c      	cmp	r4, r1
 800104e:	d022      	beq.n	8001096 <__aeabi_fsub+0x12a>
 8001050:	002a      	movs	r2, r5
 8001052:	3aff      	subs	r2, #255	; 0xff
 8001054:	2a00      	cmp	r2, #0
 8001056:	d035      	beq.n	80010c4 <__aeabi_fsub+0x158>
 8001058:	1b7a      	subs	r2, r7, r5
 800105a:	2d00      	cmp	r5, #0
 800105c:	d000      	beq.n	8001060 <__aeabi_fsub+0xf4>
 800105e:	e099      	b.n	8001194 <__aeabi_fsub+0x228>
 8001060:	4663      	mov	r3, ip
 8001062:	2b00      	cmp	r3, #0
 8001064:	d100      	bne.n	8001068 <__aeabi_fsub+0xfc>
 8001066:	e0dd      	b.n	8001224 <__aeabi_fsub+0x2b8>
 8001068:	1e53      	subs	r3, r2, #1
 800106a:	2a01      	cmp	r2, #1
 800106c:	d100      	bne.n	8001070 <__aeabi_fsub+0x104>
 800106e:	e105      	b.n	800127c <__aeabi_fsub+0x310>
 8001070:	2aff      	cmp	r2, #255	; 0xff
 8001072:	d06b      	beq.n	800114c <__aeabi_fsub+0x1e0>
 8001074:	001a      	movs	r2, r3
 8001076:	e094      	b.n	80011a2 <__aeabi_fsub+0x236>
 8001078:	2800      	cmp	r0, #0
 800107a:	d073      	beq.n	8001164 <__aeabi_fsub+0x1f8>
 800107c:	1e51      	subs	r1, r2, #1
 800107e:	2a01      	cmp	r2, #1
 8001080:	d100      	bne.n	8001084 <__aeabi_fsub+0x118>
 8001082:	e0df      	b.n	8001244 <__aeabi_fsub+0x2d8>
 8001084:	2aff      	cmp	r2, #255	; 0xff
 8001086:	d063      	beq.n	8001150 <__aeabi_fsub+0x1e4>
 8001088:	000a      	movs	r2, r1
 800108a:	e792      	b.n	8000fb2 <__aeabi_fsub+0x46>
 800108c:	2201      	movs	r2, #1
 800108e:	4051      	eors	r1, r2
 8001090:	42a1      	cmp	r1, r4
 8001092:	d000      	beq.n	8001096 <__aeabi_fsub+0x12a>
 8001094:	e782      	b.n	8000f9c <__aeabi_fsub+0x30>
 8001096:	002a      	movs	r2, r5
 8001098:	3aff      	subs	r2, #255	; 0xff
 800109a:	2a00      	cmp	r2, #0
 800109c:	d036      	beq.n	800110c <__aeabi_fsub+0x1a0>
 800109e:	1b7a      	subs	r2, r7, r5
 80010a0:	2d00      	cmp	r5, #0
 80010a2:	d100      	bne.n	80010a6 <__aeabi_fsub+0x13a>
 80010a4:	e0aa      	b.n	80011fc <__aeabi_fsub+0x290>
 80010a6:	2fff      	cmp	r7, #255	; 0xff
 80010a8:	d100      	bne.n	80010ac <__aeabi_fsub+0x140>
 80010aa:	e0da      	b.n	8001262 <__aeabi_fsub+0x2f6>
 80010ac:	2380      	movs	r3, #128	; 0x80
 80010ae:	4661      	mov	r1, ip
 80010b0:	04db      	lsls	r3, r3, #19
 80010b2:	4319      	orrs	r1, r3
 80010b4:	468c      	mov	ip, r1
 80010b6:	2a1b      	cmp	r2, #27
 80010b8:	dc00      	bgt.n	80010bc <__aeabi_fsub+0x150>
 80010ba:	e0d4      	b.n	8001266 <__aeabi_fsub+0x2fa>
 80010bc:	2301      	movs	r3, #1
 80010be:	003d      	movs	r5, r7
 80010c0:	181b      	adds	r3, r3, r0
 80010c2:	e7b5      	b.n	8001030 <__aeabi_fsub+0xc4>
 80010c4:	27fe      	movs	r7, #254	; 0xfe
 80010c6:	1c6a      	adds	r2, r5, #1
 80010c8:	4217      	tst	r7, r2
 80010ca:	d171      	bne.n	80011b0 <__aeabi_fsub+0x244>
 80010cc:	2d00      	cmp	r5, #0
 80010ce:	d000      	beq.n	80010d2 <__aeabi_fsub+0x166>
 80010d0:	e09e      	b.n	8001210 <__aeabi_fsub+0x2a4>
 80010d2:	4663      	mov	r3, ip
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d100      	bne.n	80010da <__aeabi_fsub+0x16e>
 80010d8:	e0d5      	b.n	8001286 <__aeabi_fsub+0x31a>
 80010da:	2200      	movs	r2, #0
 80010dc:	2800      	cmp	r0, #0
 80010de:	d100      	bne.n	80010e2 <__aeabi_fsub+0x176>
 80010e0:	e78f      	b.n	8001002 <__aeabi_fsub+0x96>
 80010e2:	1a1b      	subs	r3, r3, r0
 80010e4:	015e      	lsls	r6, r3, #5
 80010e6:	d400      	bmi.n	80010ea <__aeabi_fsub+0x17e>
 80010e8:	e0d6      	b.n	8001298 <__aeabi_fsub+0x32c>
 80010ea:	4663      	mov	r3, ip
 80010ec:	000c      	movs	r4, r1
 80010ee:	1ac3      	subs	r3, r0, r3
 80010f0:	e776      	b.n	8000fe0 <__aeabi_fsub+0x74>
 80010f2:	2800      	cmp	r0, #0
 80010f4:	d036      	beq.n	8001164 <__aeabi_fsub+0x1f8>
 80010f6:	1e51      	subs	r1, r2, #1
 80010f8:	2a01      	cmp	r2, #1
 80010fa:	d100      	bne.n	80010fe <__aeabi_fsub+0x192>
 80010fc:	e09a      	b.n	8001234 <__aeabi_fsub+0x2c8>
 80010fe:	2aff      	cmp	r2, #255	; 0xff
 8001100:	d026      	beq.n	8001150 <__aeabi_fsub+0x1e4>
 8001102:	000a      	movs	r2, r1
 8001104:	e78f      	b.n	8001026 <__aeabi_fsub+0xba>
 8001106:	22ff      	movs	r2, #255	; 0xff
 8001108:	2600      	movs	r6, #0
 800110a:	e77a      	b.n	8001002 <__aeabi_fsub+0x96>
 800110c:	27fe      	movs	r7, #254	; 0xfe
 800110e:	1c6a      	adds	r2, r5, #1
 8001110:	4217      	tst	r7, r2
 8001112:	d062      	beq.n	80011da <__aeabi_fsub+0x26e>
 8001114:	2aff      	cmp	r2, #255	; 0xff
 8001116:	d0f6      	beq.n	8001106 <__aeabi_fsub+0x19a>
 8001118:	0015      	movs	r5, r2
 800111a:	4460      	add	r0, ip
 800111c:	0843      	lsrs	r3, r0, #1
 800111e:	075a      	lsls	r2, r3, #29
 8001120:	d000      	beq.n	8001124 <__aeabi_fsub+0x1b8>
 8001122:	e75f      	b.n	8000fe4 <__aeabi_fsub+0x78>
 8001124:	08db      	lsrs	r3, r3, #3
 8001126:	2dff      	cmp	r5, #255	; 0xff
 8001128:	d012      	beq.n	8001150 <__aeabi_fsub+0x1e4>
 800112a:	025b      	lsls	r3, r3, #9
 800112c:	0a5e      	lsrs	r6, r3, #9
 800112e:	b2ea      	uxtb	r2, r5
 8001130:	e767      	b.n	8001002 <__aeabi_fsub+0x96>
 8001132:	4662      	mov	r2, ip
 8001134:	2a00      	cmp	r2, #0
 8001136:	d100      	bne.n	800113a <__aeabi_fsub+0x1ce>
 8001138:	e093      	b.n	8001262 <__aeabi_fsub+0x2f6>
 800113a:	2800      	cmp	r0, #0
 800113c:	d008      	beq.n	8001150 <__aeabi_fsub+0x1e4>
 800113e:	2280      	movs	r2, #128	; 0x80
 8001140:	03d2      	lsls	r2, r2, #15
 8001142:	4213      	tst	r3, r2
 8001144:	d004      	beq.n	8001150 <__aeabi_fsub+0x1e4>
 8001146:	4640      	mov	r0, r8
 8001148:	4210      	tst	r0, r2
 800114a:	d101      	bne.n	8001150 <__aeabi_fsub+0x1e4>
 800114c:	000c      	movs	r4, r1
 800114e:	4643      	mov	r3, r8
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0d8      	beq.n	8001106 <__aeabi_fsub+0x19a>
 8001154:	2680      	movs	r6, #128	; 0x80
 8001156:	03f6      	lsls	r6, r6, #15
 8001158:	431e      	orrs	r6, r3
 800115a:	0276      	lsls	r6, r6, #9
 800115c:	22ff      	movs	r2, #255	; 0xff
 800115e:	0a76      	lsrs	r6, r6, #9
 8001160:	e74f      	b.n	8001002 <__aeabi_fsub+0x96>
 8001162:	4643      	mov	r3, r8
 8001164:	0015      	movs	r5, r2
 8001166:	e7de      	b.n	8001126 <__aeabi_fsub+0x1ba>
 8001168:	2220      	movs	r2, #32
 800116a:	1b40      	subs	r0, r0, r5
 800116c:	3001      	adds	r0, #1
 800116e:	1a12      	subs	r2, r2, r0
 8001170:	0019      	movs	r1, r3
 8001172:	4093      	lsls	r3, r2
 8001174:	40c1      	lsrs	r1, r0
 8001176:	1e5a      	subs	r2, r3, #1
 8001178:	4193      	sbcs	r3, r2
 800117a:	2500      	movs	r5, #0
 800117c:	430b      	orrs	r3, r1
 800117e:	e72f      	b.n	8000fe0 <__aeabi_fsub+0x74>
 8001180:	2320      	movs	r3, #32
 8001182:	1a9b      	subs	r3, r3, r2
 8001184:	0001      	movs	r1, r0
 8001186:	4098      	lsls	r0, r3
 8001188:	0003      	movs	r3, r0
 800118a:	40d1      	lsrs	r1, r2
 800118c:	1e5a      	subs	r2, r3, #1
 800118e:	4193      	sbcs	r3, r2
 8001190:	430b      	orrs	r3, r1
 8001192:	e712      	b.n	8000fba <__aeabi_fsub+0x4e>
 8001194:	2fff      	cmp	r7, #255	; 0xff
 8001196:	d0d9      	beq.n	800114c <__aeabi_fsub+0x1e0>
 8001198:	2380      	movs	r3, #128	; 0x80
 800119a:	4664      	mov	r4, ip
 800119c:	04db      	lsls	r3, r3, #19
 800119e:	431c      	orrs	r4, r3
 80011a0:	46a4      	mov	ip, r4
 80011a2:	2a1b      	cmp	r2, #27
 80011a4:	dd52      	ble.n	800124c <__aeabi_fsub+0x2e0>
 80011a6:	2301      	movs	r3, #1
 80011a8:	000c      	movs	r4, r1
 80011aa:	003d      	movs	r5, r7
 80011ac:	1ac3      	subs	r3, r0, r3
 80011ae:	e706      	b.n	8000fbe <__aeabi_fsub+0x52>
 80011b0:	4663      	mov	r3, ip
 80011b2:	1a1e      	subs	r6, r3, r0
 80011b4:	0173      	lsls	r3, r6, #5
 80011b6:	d439      	bmi.n	800122c <__aeabi_fsub+0x2c0>
 80011b8:	2e00      	cmp	r6, #0
 80011ba:	d000      	beq.n	80011be <__aeabi_fsub+0x252>
 80011bc:	e704      	b.n	8000fc8 <__aeabi_fsub+0x5c>
 80011be:	2400      	movs	r4, #0
 80011c0:	2200      	movs	r2, #0
 80011c2:	2600      	movs	r6, #0
 80011c4:	e71d      	b.n	8001002 <__aeabi_fsub+0x96>
 80011c6:	2320      	movs	r3, #32
 80011c8:	1a9b      	subs	r3, r3, r2
 80011ca:	0001      	movs	r1, r0
 80011cc:	4098      	lsls	r0, r3
 80011ce:	0003      	movs	r3, r0
 80011d0:	40d1      	lsrs	r1, r2
 80011d2:	1e5a      	subs	r2, r3, #1
 80011d4:	4193      	sbcs	r3, r2
 80011d6:	430b      	orrs	r3, r1
 80011d8:	e729      	b.n	800102e <__aeabi_fsub+0xc2>
 80011da:	2d00      	cmp	r5, #0
 80011dc:	d1a9      	bne.n	8001132 <__aeabi_fsub+0x1c6>
 80011de:	4663      	mov	r3, ip
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d056      	beq.n	8001292 <__aeabi_fsub+0x326>
 80011e4:	2200      	movs	r2, #0
 80011e6:	2800      	cmp	r0, #0
 80011e8:	d100      	bne.n	80011ec <__aeabi_fsub+0x280>
 80011ea:	e70a      	b.n	8001002 <__aeabi_fsub+0x96>
 80011ec:	0003      	movs	r3, r0
 80011ee:	4463      	add	r3, ip
 80011f0:	015a      	lsls	r2, r3, #5
 80011f2:	d594      	bpl.n	800111e <__aeabi_fsub+0x1b2>
 80011f4:	4a2b      	ldr	r2, [pc, #172]	; (80012a4 <__aeabi_fsub+0x338>)
 80011f6:	3501      	adds	r5, #1
 80011f8:	4013      	ands	r3, r2
 80011fa:	e790      	b.n	800111e <__aeabi_fsub+0x1b2>
 80011fc:	4663      	mov	r3, ip
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d0af      	beq.n	8001162 <__aeabi_fsub+0x1f6>
 8001202:	1e53      	subs	r3, r2, #1
 8001204:	2a01      	cmp	r2, #1
 8001206:	d015      	beq.n	8001234 <__aeabi_fsub+0x2c8>
 8001208:	2aff      	cmp	r2, #255	; 0xff
 800120a:	d02a      	beq.n	8001262 <__aeabi_fsub+0x2f6>
 800120c:	001a      	movs	r2, r3
 800120e:	e752      	b.n	80010b6 <__aeabi_fsub+0x14a>
 8001210:	4662      	mov	r2, ip
 8001212:	2a00      	cmp	r2, #0
 8001214:	d191      	bne.n	800113a <__aeabi_fsub+0x1ce>
 8001216:	2800      	cmp	r0, #0
 8001218:	d198      	bne.n	800114c <__aeabi_fsub+0x1e0>
 800121a:	2680      	movs	r6, #128	; 0x80
 800121c:	2400      	movs	r4, #0
 800121e:	22ff      	movs	r2, #255	; 0xff
 8001220:	03f6      	lsls	r6, r6, #15
 8001222:	e6ee      	b.n	8001002 <__aeabi_fsub+0x96>
 8001224:	000c      	movs	r4, r1
 8001226:	4643      	mov	r3, r8
 8001228:	0015      	movs	r5, r2
 800122a:	e77c      	b.n	8001126 <__aeabi_fsub+0x1ba>
 800122c:	4663      	mov	r3, ip
 800122e:	000c      	movs	r4, r1
 8001230:	1ac6      	subs	r6, r0, r3
 8001232:	e6c9      	b.n	8000fc8 <__aeabi_fsub+0x5c>
 8001234:	0003      	movs	r3, r0
 8001236:	4463      	add	r3, ip
 8001238:	2501      	movs	r5, #1
 800123a:	015a      	lsls	r2, r3, #5
 800123c:	d400      	bmi.n	8001240 <__aeabi_fsub+0x2d4>
 800123e:	e76e      	b.n	800111e <__aeabi_fsub+0x1b2>
 8001240:	2502      	movs	r5, #2
 8001242:	e6fa      	b.n	800103a <__aeabi_fsub+0xce>
 8001244:	4663      	mov	r3, ip
 8001246:	2501      	movs	r5, #1
 8001248:	1a1b      	subs	r3, r3, r0
 800124a:	e6b8      	b.n	8000fbe <__aeabi_fsub+0x52>
 800124c:	4664      	mov	r4, ip
 800124e:	2320      	movs	r3, #32
 8001250:	40d4      	lsrs	r4, r2
 8001252:	1a9b      	subs	r3, r3, r2
 8001254:	4662      	mov	r2, ip
 8001256:	409a      	lsls	r2, r3
 8001258:	0013      	movs	r3, r2
 800125a:	1e5a      	subs	r2, r3, #1
 800125c:	4193      	sbcs	r3, r2
 800125e:	4323      	orrs	r3, r4
 8001260:	e7a2      	b.n	80011a8 <__aeabi_fsub+0x23c>
 8001262:	4643      	mov	r3, r8
 8001264:	e774      	b.n	8001150 <__aeabi_fsub+0x1e4>
 8001266:	4661      	mov	r1, ip
 8001268:	2320      	movs	r3, #32
 800126a:	40d1      	lsrs	r1, r2
 800126c:	1a9b      	subs	r3, r3, r2
 800126e:	4662      	mov	r2, ip
 8001270:	409a      	lsls	r2, r3
 8001272:	0013      	movs	r3, r2
 8001274:	1e5a      	subs	r2, r3, #1
 8001276:	4193      	sbcs	r3, r2
 8001278:	430b      	orrs	r3, r1
 800127a:	e720      	b.n	80010be <__aeabi_fsub+0x152>
 800127c:	4663      	mov	r3, ip
 800127e:	000c      	movs	r4, r1
 8001280:	2501      	movs	r5, #1
 8001282:	1ac3      	subs	r3, r0, r3
 8001284:	e69b      	b.n	8000fbe <__aeabi_fsub+0x52>
 8001286:	2800      	cmp	r0, #0
 8001288:	d099      	beq.n	80011be <__aeabi_fsub+0x252>
 800128a:	000c      	movs	r4, r1
 800128c:	4646      	mov	r6, r8
 800128e:	2200      	movs	r2, #0
 8001290:	e6b7      	b.n	8001002 <__aeabi_fsub+0x96>
 8001292:	4646      	mov	r6, r8
 8001294:	2200      	movs	r2, #0
 8001296:	e6b4      	b.n	8001002 <__aeabi_fsub+0x96>
 8001298:	2b00      	cmp	r3, #0
 800129a:	d000      	beq.n	800129e <__aeabi_fsub+0x332>
 800129c:	e73f      	b.n	800111e <__aeabi_fsub+0x1b2>
 800129e:	2400      	movs	r4, #0
 80012a0:	2600      	movs	r6, #0
 80012a2:	e6ae      	b.n	8001002 <__aeabi_fsub+0x96>
 80012a4:	fbffffff 	.word	0xfbffffff
 80012a8:	7dffffff 	.word	0x7dffffff

080012ac <__aeabi_f2iz>:
 80012ac:	0241      	lsls	r1, r0, #9
 80012ae:	0042      	lsls	r2, r0, #1
 80012b0:	0fc3      	lsrs	r3, r0, #31
 80012b2:	0a49      	lsrs	r1, r1, #9
 80012b4:	2000      	movs	r0, #0
 80012b6:	0e12      	lsrs	r2, r2, #24
 80012b8:	2a7e      	cmp	r2, #126	; 0x7e
 80012ba:	dd03      	ble.n	80012c4 <__aeabi_f2iz+0x18>
 80012bc:	2a9d      	cmp	r2, #157	; 0x9d
 80012be:	dd02      	ble.n	80012c6 <__aeabi_f2iz+0x1a>
 80012c0:	4a09      	ldr	r2, [pc, #36]	; (80012e8 <__aeabi_f2iz+0x3c>)
 80012c2:	1898      	adds	r0, r3, r2
 80012c4:	4770      	bx	lr
 80012c6:	2080      	movs	r0, #128	; 0x80
 80012c8:	0400      	lsls	r0, r0, #16
 80012ca:	4301      	orrs	r1, r0
 80012cc:	2a95      	cmp	r2, #149	; 0x95
 80012ce:	dc07      	bgt.n	80012e0 <__aeabi_f2iz+0x34>
 80012d0:	2096      	movs	r0, #150	; 0x96
 80012d2:	1a82      	subs	r2, r0, r2
 80012d4:	40d1      	lsrs	r1, r2
 80012d6:	4248      	negs	r0, r1
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d1f3      	bne.n	80012c4 <__aeabi_f2iz+0x18>
 80012dc:	0008      	movs	r0, r1
 80012de:	e7f1      	b.n	80012c4 <__aeabi_f2iz+0x18>
 80012e0:	3a96      	subs	r2, #150	; 0x96
 80012e2:	4091      	lsls	r1, r2
 80012e4:	e7f7      	b.n	80012d6 <__aeabi_f2iz+0x2a>
 80012e6:	46c0      	nop			; (mov r8, r8)
 80012e8:	7fffffff 	.word	0x7fffffff

080012ec <__aeabi_i2f>:
 80012ec:	b570      	push	{r4, r5, r6, lr}
 80012ee:	2800      	cmp	r0, #0
 80012f0:	d013      	beq.n	800131a <__aeabi_i2f+0x2e>
 80012f2:	17c3      	asrs	r3, r0, #31
 80012f4:	18c5      	adds	r5, r0, r3
 80012f6:	405d      	eors	r5, r3
 80012f8:	0fc4      	lsrs	r4, r0, #31
 80012fa:	0028      	movs	r0, r5
 80012fc:	f001 ffa6 	bl	800324c <__clzsi2>
 8001300:	239e      	movs	r3, #158	; 0x9e
 8001302:	0001      	movs	r1, r0
 8001304:	1a1b      	subs	r3, r3, r0
 8001306:	2b96      	cmp	r3, #150	; 0x96
 8001308:	dc0f      	bgt.n	800132a <__aeabi_i2f+0x3e>
 800130a:	2808      	cmp	r0, #8
 800130c:	d031      	beq.n	8001372 <__aeabi_i2f+0x86>
 800130e:	3908      	subs	r1, #8
 8001310:	408d      	lsls	r5, r1
 8001312:	026d      	lsls	r5, r5, #9
 8001314:	0a6d      	lsrs	r5, r5, #9
 8001316:	b2d8      	uxtb	r0, r3
 8001318:	e002      	b.n	8001320 <__aeabi_i2f+0x34>
 800131a:	2400      	movs	r4, #0
 800131c:	2000      	movs	r0, #0
 800131e:	2500      	movs	r5, #0
 8001320:	05c0      	lsls	r0, r0, #23
 8001322:	4328      	orrs	r0, r5
 8001324:	07e4      	lsls	r4, r4, #31
 8001326:	4320      	orrs	r0, r4
 8001328:	bd70      	pop	{r4, r5, r6, pc}
 800132a:	2b99      	cmp	r3, #153	; 0x99
 800132c:	dd0c      	ble.n	8001348 <__aeabi_i2f+0x5c>
 800132e:	2205      	movs	r2, #5
 8001330:	1a12      	subs	r2, r2, r0
 8001332:	0028      	movs	r0, r5
 8001334:	40d0      	lsrs	r0, r2
 8001336:	0002      	movs	r2, r0
 8001338:	0008      	movs	r0, r1
 800133a:	301b      	adds	r0, #27
 800133c:	4085      	lsls	r5, r0
 800133e:	0028      	movs	r0, r5
 8001340:	1e45      	subs	r5, r0, #1
 8001342:	41a8      	sbcs	r0, r5
 8001344:	4302      	orrs	r2, r0
 8001346:	0015      	movs	r5, r2
 8001348:	2905      	cmp	r1, #5
 800134a:	dc16      	bgt.n	800137a <__aeabi_i2f+0x8e>
 800134c:	002a      	movs	r2, r5
 800134e:	480f      	ldr	r0, [pc, #60]	; (800138c <__aeabi_i2f+0xa0>)
 8001350:	4002      	ands	r2, r0
 8001352:	076e      	lsls	r6, r5, #29
 8001354:	d009      	beq.n	800136a <__aeabi_i2f+0x7e>
 8001356:	260f      	movs	r6, #15
 8001358:	4035      	ands	r5, r6
 800135a:	2d04      	cmp	r5, #4
 800135c:	d005      	beq.n	800136a <__aeabi_i2f+0x7e>
 800135e:	3204      	adds	r2, #4
 8001360:	0155      	lsls	r5, r2, #5
 8001362:	d502      	bpl.n	800136a <__aeabi_i2f+0x7e>
 8001364:	239f      	movs	r3, #159	; 0x9f
 8001366:	4002      	ands	r2, r0
 8001368:	1a5b      	subs	r3, r3, r1
 800136a:	0192      	lsls	r2, r2, #6
 800136c:	0a55      	lsrs	r5, r2, #9
 800136e:	b2d8      	uxtb	r0, r3
 8001370:	e7d6      	b.n	8001320 <__aeabi_i2f+0x34>
 8001372:	026d      	lsls	r5, r5, #9
 8001374:	2096      	movs	r0, #150	; 0x96
 8001376:	0a6d      	lsrs	r5, r5, #9
 8001378:	e7d2      	b.n	8001320 <__aeabi_i2f+0x34>
 800137a:	1f4a      	subs	r2, r1, #5
 800137c:	4095      	lsls	r5, r2
 800137e:	002a      	movs	r2, r5
 8001380:	4802      	ldr	r0, [pc, #8]	; (800138c <__aeabi_i2f+0xa0>)
 8001382:	4002      	ands	r2, r0
 8001384:	076e      	lsls	r6, r5, #29
 8001386:	d0f0      	beq.n	800136a <__aeabi_i2f+0x7e>
 8001388:	e7e5      	b.n	8001356 <__aeabi_i2f+0x6a>
 800138a:	46c0      	nop			; (mov r8, r8)
 800138c:	fbffffff 	.word	0xfbffffff

08001390 <__aeabi_ui2f>:
 8001390:	b570      	push	{r4, r5, r6, lr}
 8001392:	1e04      	subs	r4, r0, #0
 8001394:	d00e      	beq.n	80013b4 <__aeabi_ui2f+0x24>
 8001396:	f001 ff59 	bl	800324c <__clzsi2>
 800139a:	239e      	movs	r3, #158	; 0x9e
 800139c:	0001      	movs	r1, r0
 800139e:	1a1b      	subs	r3, r3, r0
 80013a0:	2b96      	cmp	r3, #150	; 0x96
 80013a2:	dc0c      	bgt.n	80013be <__aeabi_ui2f+0x2e>
 80013a4:	2808      	cmp	r0, #8
 80013a6:	d02c      	beq.n	8001402 <__aeabi_ui2f+0x72>
 80013a8:	3908      	subs	r1, #8
 80013aa:	408c      	lsls	r4, r1
 80013ac:	0264      	lsls	r4, r4, #9
 80013ae:	0a64      	lsrs	r4, r4, #9
 80013b0:	b2d8      	uxtb	r0, r3
 80013b2:	e001      	b.n	80013b8 <__aeabi_ui2f+0x28>
 80013b4:	2000      	movs	r0, #0
 80013b6:	2400      	movs	r4, #0
 80013b8:	05c0      	lsls	r0, r0, #23
 80013ba:	4320      	orrs	r0, r4
 80013bc:	bd70      	pop	{r4, r5, r6, pc}
 80013be:	2b99      	cmp	r3, #153	; 0x99
 80013c0:	dd0a      	ble.n	80013d8 <__aeabi_ui2f+0x48>
 80013c2:	0002      	movs	r2, r0
 80013c4:	0020      	movs	r0, r4
 80013c6:	321b      	adds	r2, #27
 80013c8:	4090      	lsls	r0, r2
 80013ca:	0002      	movs	r2, r0
 80013cc:	1e50      	subs	r0, r2, #1
 80013ce:	4182      	sbcs	r2, r0
 80013d0:	2005      	movs	r0, #5
 80013d2:	1a40      	subs	r0, r0, r1
 80013d4:	40c4      	lsrs	r4, r0
 80013d6:	4314      	orrs	r4, r2
 80013d8:	2905      	cmp	r1, #5
 80013da:	dc16      	bgt.n	800140a <__aeabi_ui2f+0x7a>
 80013dc:	0022      	movs	r2, r4
 80013de:	480f      	ldr	r0, [pc, #60]	; (800141c <__aeabi_ui2f+0x8c>)
 80013e0:	4002      	ands	r2, r0
 80013e2:	0765      	lsls	r5, r4, #29
 80013e4:	d009      	beq.n	80013fa <__aeabi_ui2f+0x6a>
 80013e6:	250f      	movs	r5, #15
 80013e8:	402c      	ands	r4, r5
 80013ea:	2c04      	cmp	r4, #4
 80013ec:	d005      	beq.n	80013fa <__aeabi_ui2f+0x6a>
 80013ee:	3204      	adds	r2, #4
 80013f0:	0154      	lsls	r4, r2, #5
 80013f2:	d502      	bpl.n	80013fa <__aeabi_ui2f+0x6a>
 80013f4:	239f      	movs	r3, #159	; 0x9f
 80013f6:	4002      	ands	r2, r0
 80013f8:	1a5b      	subs	r3, r3, r1
 80013fa:	0192      	lsls	r2, r2, #6
 80013fc:	0a54      	lsrs	r4, r2, #9
 80013fe:	b2d8      	uxtb	r0, r3
 8001400:	e7da      	b.n	80013b8 <__aeabi_ui2f+0x28>
 8001402:	0264      	lsls	r4, r4, #9
 8001404:	2096      	movs	r0, #150	; 0x96
 8001406:	0a64      	lsrs	r4, r4, #9
 8001408:	e7d6      	b.n	80013b8 <__aeabi_ui2f+0x28>
 800140a:	1f4a      	subs	r2, r1, #5
 800140c:	4094      	lsls	r4, r2
 800140e:	0022      	movs	r2, r4
 8001410:	4802      	ldr	r0, [pc, #8]	; (800141c <__aeabi_ui2f+0x8c>)
 8001412:	4002      	ands	r2, r0
 8001414:	0765      	lsls	r5, r4, #29
 8001416:	d0f0      	beq.n	80013fa <__aeabi_ui2f+0x6a>
 8001418:	e7e5      	b.n	80013e6 <__aeabi_ui2f+0x56>
 800141a:	46c0      	nop			; (mov r8, r8)
 800141c:	fbffffff 	.word	0xfbffffff

08001420 <__aeabi_dadd>:
 8001420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001422:	464f      	mov	r7, r9
 8001424:	4646      	mov	r6, r8
 8001426:	46d6      	mov	lr, sl
 8001428:	0004      	movs	r4, r0
 800142a:	b5c0      	push	{r6, r7, lr}
 800142c:	001f      	movs	r7, r3
 800142e:	030b      	lsls	r3, r1, #12
 8001430:	0010      	movs	r0, r2
 8001432:	004e      	lsls	r6, r1, #1
 8001434:	0a5b      	lsrs	r3, r3, #9
 8001436:	0fcd      	lsrs	r5, r1, #31
 8001438:	0f61      	lsrs	r1, r4, #29
 800143a:	007a      	lsls	r2, r7, #1
 800143c:	4319      	orrs	r1, r3
 800143e:	00e3      	lsls	r3, r4, #3
 8001440:	033c      	lsls	r4, r7, #12
 8001442:	0fff      	lsrs	r7, r7, #31
 8001444:	46bc      	mov	ip, r7
 8001446:	0a64      	lsrs	r4, r4, #9
 8001448:	0f47      	lsrs	r7, r0, #29
 800144a:	4327      	orrs	r7, r4
 800144c:	0d76      	lsrs	r6, r6, #21
 800144e:	0d52      	lsrs	r2, r2, #21
 8001450:	00c0      	lsls	r0, r0, #3
 8001452:	46b9      	mov	r9, r7
 8001454:	4680      	mov	r8, r0
 8001456:	1ab7      	subs	r7, r6, r2
 8001458:	4565      	cmp	r5, ip
 800145a:	d100      	bne.n	800145e <__aeabi_dadd+0x3e>
 800145c:	e09b      	b.n	8001596 <__aeabi_dadd+0x176>
 800145e:	2f00      	cmp	r7, #0
 8001460:	dc00      	bgt.n	8001464 <__aeabi_dadd+0x44>
 8001462:	e084      	b.n	800156e <__aeabi_dadd+0x14e>
 8001464:	2a00      	cmp	r2, #0
 8001466:	d100      	bne.n	800146a <__aeabi_dadd+0x4a>
 8001468:	e0be      	b.n	80015e8 <__aeabi_dadd+0x1c8>
 800146a:	4ac8      	ldr	r2, [pc, #800]	; (800178c <__aeabi_dadd+0x36c>)
 800146c:	4296      	cmp	r6, r2
 800146e:	d100      	bne.n	8001472 <__aeabi_dadd+0x52>
 8001470:	e124      	b.n	80016bc <__aeabi_dadd+0x29c>
 8001472:	2280      	movs	r2, #128	; 0x80
 8001474:	464c      	mov	r4, r9
 8001476:	0412      	lsls	r2, r2, #16
 8001478:	4314      	orrs	r4, r2
 800147a:	46a1      	mov	r9, r4
 800147c:	2f38      	cmp	r7, #56	; 0x38
 800147e:	dd00      	ble.n	8001482 <__aeabi_dadd+0x62>
 8001480:	e167      	b.n	8001752 <__aeabi_dadd+0x332>
 8001482:	2f1f      	cmp	r7, #31
 8001484:	dd00      	ble.n	8001488 <__aeabi_dadd+0x68>
 8001486:	e1d6      	b.n	8001836 <__aeabi_dadd+0x416>
 8001488:	2220      	movs	r2, #32
 800148a:	464c      	mov	r4, r9
 800148c:	1bd2      	subs	r2, r2, r7
 800148e:	4094      	lsls	r4, r2
 8001490:	46a2      	mov	sl, r4
 8001492:	4644      	mov	r4, r8
 8001494:	40fc      	lsrs	r4, r7
 8001496:	0020      	movs	r0, r4
 8001498:	4654      	mov	r4, sl
 800149a:	4304      	orrs	r4, r0
 800149c:	4640      	mov	r0, r8
 800149e:	4090      	lsls	r0, r2
 80014a0:	1e42      	subs	r2, r0, #1
 80014a2:	4190      	sbcs	r0, r2
 80014a4:	464a      	mov	r2, r9
 80014a6:	40fa      	lsrs	r2, r7
 80014a8:	4304      	orrs	r4, r0
 80014aa:	1a89      	subs	r1, r1, r2
 80014ac:	1b1c      	subs	r4, r3, r4
 80014ae:	42a3      	cmp	r3, r4
 80014b0:	4192      	sbcs	r2, r2
 80014b2:	4252      	negs	r2, r2
 80014b4:	1a8b      	subs	r3, r1, r2
 80014b6:	469a      	mov	sl, r3
 80014b8:	4653      	mov	r3, sl
 80014ba:	021b      	lsls	r3, r3, #8
 80014bc:	d400      	bmi.n	80014c0 <__aeabi_dadd+0xa0>
 80014be:	e0d4      	b.n	800166a <__aeabi_dadd+0x24a>
 80014c0:	4653      	mov	r3, sl
 80014c2:	025a      	lsls	r2, r3, #9
 80014c4:	0a53      	lsrs	r3, r2, #9
 80014c6:	469a      	mov	sl, r3
 80014c8:	4653      	mov	r3, sl
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d100      	bne.n	80014d0 <__aeabi_dadd+0xb0>
 80014ce:	e104      	b.n	80016da <__aeabi_dadd+0x2ba>
 80014d0:	4650      	mov	r0, sl
 80014d2:	f001 febb 	bl	800324c <__clzsi2>
 80014d6:	0003      	movs	r3, r0
 80014d8:	3b08      	subs	r3, #8
 80014da:	2220      	movs	r2, #32
 80014dc:	0020      	movs	r0, r4
 80014de:	1ad2      	subs	r2, r2, r3
 80014e0:	4651      	mov	r1, sl
 80014e2:	40d0      	lsrs	r0, r2
 80014e4:	4099      	lsls	r1, r3
 80014e6:	0002      	movs	r2, r0
 80014e8:	409c      	lsls	r4, r3
 80014ea:	430a      	orrs	r2, r1
 80014ec:	42b3      	cmp	r3, r6
 80014ee:	da00      	bge.n	80014f2 <__aeabi_dadd+0xd2>
 80014f0:	e102      	b.n	80016f8 <__aeabi_dadd+0x2d8>
 80014f2:	1b9b      	subs	r3, r3, r6
 80014f4:	1c59      	adds	r1, r3, #1
 80014f6:	291f      	cmp	r1, #31
 80014f8:	dd00      	ble.n	80014fc <__aeabi_dadd+0xdc>
 80014fa:	e0a7      	b.n	800164c <__aeabi_dadd+0x22c>
 80014fc:	2320      	movs	r3, #32
 80014fe:	0010      	movs	r0, r2
 8001500:	0026      	movs	r6, r4
 8001502:	1a5b      	subs	r3, r3, r1
 8001504:	409c      	lsls	r4, r3
 8001506:	4098      	lsls	r0, r3
 8001508:	40ce      	lsrs	r6, r1
 800150a:	40ca      	lsrs	r2, r1
 800150c:	1e63      	subs	r3, r4, #1
 800150e:	419c      	sbcs	r4, r3
 8001510:	4330      	orrs	r0, r6
 8001512:	4692      	mov	sl, r2
 8001514:	2600      	movs	r6, #0
 8001516:	4304      	orrs	r4, r0
 8001518:	0763      	lsls	r3, r4, #29
 800151a:	d009      	beq.n	8001530 <__aeabi_dadd+0x110>
 800151c:	230f      	movs	r3, #15
 800151e:	4023      	ands	r3, r4
 8001520:	2b04      	cmp	r3, #4
 8001522:	d005      	beq.n	8001530 <__aeabi_dadd+0x110>
 8001524:	1d23      	adds	r3, r4, #4
 8001526:	42a3      	cmp	r3, r4
 8001528:	41a4      	sbcs	r4, r4
 800152a:	4264      	negs	r4, r4
 800152c:	44a2      	add	sl, r4
 800152e:	001c      	movs	r4, r3
 8001530:	4653      	mov	r3, sl
 8001532:	021b      	lsls	r3, r3, #8
 8001534:	d400      	bmi.n	8001538 <__aeabi_dadd+0x118>
 8001536:	e09b      	b.n	8001670 <__aeabi_dadd+0x250>
 8001538:	4b94      	ldr	r3, [pc, #592]	; (800178c <__aeabi_dadd+0x36c>)
 800153a:	3601      	adds	r6, #1
 800153c:	429e      	cmp	r6, r3
 800153e:	d100      	bne.n	8001542 <__aeabi_dadd+0x122>
 8001540:	e0b8      	b.n	80016b4 <__aeabi_dadd+0x294>
 8001542:	4653      	mov	r3, sl
 8001544:	4992      	ldr	r1, [pc, #584]	; (8001790 <__aeabi_dadd+0x370>)
 8001546:	08e4      	lsrs	r4, r4, #3
 8001548:	400b      	ands	r3, r1
 800154a:	0019      	movs	r1, r3
 800154c:	075b      	lsls	r3, r3, #29
 800154e:	4323      	orrs	r3, r4
 8001550:	0572      	lsls	r2, r6, #21
 8001552:	024c      	lsls	r4, r1, #9
 8001554:	0b24      	lsrs	r4, r4, #12
 8001556:	0d52      	lsrs	r2, r2, #21
 8001558:	0512      	lsls	r2, r2, #20
 800155a:	07ed      	lsls	r5, r5, #31
 800155c:	4322      	orrs	r2, r4
 800155e:	432a      	orrs	r2, r5
 8001560:	0018      	movs	r0, r3
 8001562:	0011      	movs	r1, r2
 8001564:	bce0      	pop	{r5, r6, r7}
 8001566:	46ba      	mov	sl, r7
 8001568:	46b1      	mov	r9, r6
 800156a:	46a8      	mov	r8, r5
 800156c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800156e:	2f00      	cmp	r7, #0
 8001570:	d048      	beq.n	8001604 <__aeabi_dadd+0x1e4>
 8001572:	1b97      	subs	r7, r2, r6
 8001574:	2e00      	cmp	r6, #0
 8001576:	d000      	beq.n	800157a <__aeabi_dadd+0x15a>
 8001578:	e10e      	b.n	8001798 <__aeabi_dadd+0x378>
 800157a:	000c      	movs	r4, r1
 800157c:	431c      	orrs	r4, r3
 800157e:	d100      	bne.n	8001582 <__aeabi_dadd+0x162>
 8001580:	e1b7      	b.n	80018f2 <__aeabi_dadd+0x4d2>
 8001582:	1e7c      	subs	r4, r7, #1
 8001584:	2f01      	cmp	r7, #1
 8001586:	d100      	bne.n	800158a <__aeabi_dadd+0x16a>
 8001588:	e226      	b.n	80019d8 <__aeabi_dadd+0x5b8>
 800158a:	4d80      	ldr	r5, [pc, #512]	; (800178c <__aeabi_dadd+0x36c>)
 800158c:	42af      	cmp	r7, r5
 800158e:	d100      	bne.n	8001592 <__aeabi_dadd+0x172>
 8001590:	e1d5      	b.n	800193e <__aeabi_dadd+0x51e>
 8001592:	0027      	movs	r7, r4
 8001594:	e107      	b.n	80017a6 <__aeabi_dadd+0x386>
 8001596:	2f00      	cmp	r7, #0
 8001598:	dc00      	bgt.n	800159c <__aeabi_dadd+0x17c>
 800159a:	e0b2      	b.n	8001702 <__aeabi_dadd+0x2e2>
 800159c:	2a00      	cmp	r2, #0
 800159e:	d047      	beq.n	8001630 <__aeabi_dadd+0x210>
 80015a0:	4a7a      	ldr	r2, [pc, #488]	; (800178c <__aeabi_dadd+0x36c>)
 80015a2:	4296      	cmp	r6, r2
 80015a4:	d100      	bne.n	80015a8 <__aeabi_dadd+0x188>
 80015a6:	e089      	b.n	80016bc <__aeabi_dadd+0x29c>
 80015a8:	2280      	movs	r2, #128	; 0x80
 80015aa:	464c      	mov	r4, r9
 80015ac:	0412      	lsls	r2, r2, #16
 80015ae:	4314      	orrs	r4, r2
 80015b0:	46a1      	mov	r9, r4
 80015b2:	2f38      	cmp	r7, #56	; 0x38
 80015b4:	dc6b      	bgt.n	800168e <__aeabi_dadd+0x26e>
 80015b6:	2f1f      	cmp	r7, #31
 80015b8:	dc00      	bgt.n	80015bc <__aeabi_dadd+0x19c>
 80015ba:	e16e      	b.n	800189a <__aeabi_dadd+0x47a>
 80015bc:	003a      	movs	r2, r7
 80015be:	4648      	mov	r0, r9
 80015c0:	3a20      	subs	r2, #32
 80015c2:	40d0      	lsrs	r0, r2
 80015c4:	4684      	mov	ip, r0
 80015c6:	2f20      	cmp	r7, #32
 80015c8:	d007      	beq.n	80015da <__aeabi_dadd+0x1ba>
 80015ca:	2240      	movs	r2, #64	; 0x40
 80015cc:	4648      	mov	r0, r9
 80015ce:	1bd2      	subs	r2, r2, r7
 80015d0:	4090      	lsls	r0, r2
 80015d2:	0002      	movs	r2, r0
 80015d4:	4640      	mov	r0, r8
 80015d6:	4310      	orrs	r0, r2
 80015d8:	4680      	mov	r8, r0
 80015da:	4640      	mov	r0, r8
 80015dc:	1e42      	subs	r2, r0, #1
 80015de:	4190      	sbcs	r0, r2
 80015e0:	4662      	mov	r2, ip
 80015e2:	0004      	movs	r4, r0
 80015e4:	4314      	orrs	r4, r2
 80015e6:	e057      	b.n	8001698 <__aeabi_dadd+0x278>
 80015e8:	464a      	mov	r2, r9
 80015ea:	4302      	orrs	r2, r0
 80015ec:	d100      	bne.n	80015f0 <__aeabi_dadd+0x1d0>
 80015ee:	e103      	b.n	80017f8 <__aeabi_dadd+0x3d8>
 80015f0:	1e7a      	subs	r2, r7, #1
 80015f2:	2f01      	cmp	r7, #1
 80015f4:	d100      	bne.n	80015f8 <__aeabi_dadd+0x1d8>
 80015f6:	e193      	b.n	8001920 <__aeabi_dadd+0x500>
 80015f8:	4c64      	ldr	r4, [pc, #400]	; (800178c <__aeabi_dadd+0x36c>)
 80015fa:	42a7      	cmp	r7, r4
 80015fc:	d100      	bne.n	8001600 <__aeabi_dadd+0x1e0>
 80015fe:	e18a      	b.n	8001916 <__aeabi_dadd+0x4f6>
 8001600:	0017      	movs	r7, r2
 8001602:	e73b      	b.n	800147c <__aeabi_dadd+0x5c>
 8001604:	4c63      	ldr	r4, [pc, #396]	; (8001794 <__aeabi_dadd+0x374>)
 8001606:	1c72      	adds	r2, r6, #1
 8001608:	4222      	tst	r2, r4
 800160a:	d000      	beq.n	800160e <__aeabi_dadd+0x1ee>
 800160c:	e0e0      	b.n	80017d0 <__aeabi_dadd+0x3b0>
 800160e:	000a      	movs	r2, r1
 8001610:	431a      	orrs	r2, r3
 8001612:	2e00      	cmp	r6, #0
 8001614:	d000      	beq.n	8001618 <__aeabi_dadd+0x1f8>
 8001616:	e174      	b.n	8001902 <__aeabi_dadd+0x4e2>
 8001618:	2a00      	cmp	r2, #0
 800161a:	d100      	bne.n	800161e <__aeabi_dadd+0x1fe>
 800161c:	e1d0      	b.n	80019c0 <__aeabi_dadd+0x5a0>
 800161e:	464a      	mov	r2, r9
 8001620:	4302      	orrs	r2, r0
 8001622:	d000      	beq.n	8001626 <__aeabi_dadd+0x206>
 8001624:	e1e3      	b.n	80019ee <__aeabi_dadd+0x5ce>
 8001626:	074a      	lsls	r2, r1, #29
 8001628:	08db      	lsrs	r3, r3, #3
 800162a:	4313      	orrs	r3, r2
 800162c:	08c9      	lsrs	r1, r1, #3
 800162e:	e029      	b.n	8001684 <__aeabi_dadd+0x264>
 8001630:	464a      	mov	r2, r9
 8001632:	4302      	orrs	r2, r0
 8001634:	d100      	bne.n	8001638 <__aeabi_dadd+0x218>
 8001636:	e17d      	b.n	8001934 <__aeabi_dadd+0x514>
 8001638:	1e7a      	subs	r2, r7, #1
 800163a:	2f01      	cmp	r7, #1
 800163c:	d100      	bne.n	8001640 <__aeabi_dadd+0x220>
 800163e:	e0e0      	b.n	8001802 <__aeabi_dadd+0x3e2>
 8001640:	4c52      	ldr	r4, [pc, #328]	; (800178c <__aeabi_dadd+0x36c>)
 8001642:	42a7      	cmp	r7, r4
 8001644:	d100      	bne.n	8001648 <__aeabi_dadd+0x228>
 8001646:	e166      	b.n	8001916 <__aeabi_dadd+0x4f6>
 8001648:	0017      	movs	r7, r2
 800164a:	e7b2      	b.n	80015b2 <__aeabi_dadd+0x192>
 800164c:	0010      	movs	r0, r2
 800164e:	3b1f      	subs	r3, #31
 8001650:	40d8      	lsrs	r0, r3
 8001652:	2920      	cmp	r1, #32
 8001654:	d003      	beq.n	800165e <__aeabi_dadd+0x23e>
 8001656:	2340      	movs	r3, #64	; 0x40
 8001658:	1a5b      	subs	r3, r3, r1
 800165a:	409a      	lsls	r2, r3
 800165c:	4314      	orrs	r4, r2
 800165e:	1e63      	subs	r3, r4, #1
 8001660:	419c      	sbcs	r4, r3
 8001662:	2300      	movs	r3, #0
 8001664:	2600      	movs	r6, #0
 8001666:	469a      	mov	sl, r3
 8001668:	4304      	orrs	r4, r0
 800166a:	0763      	lsls	r3, r4, #29
 800166c:	d000      	beq.n	8001670 <__aeabi_dadd+0x250>
 800166e:	e755      	b.n	800151c <__aeabi_dadd+0xfc>
 8001670:	4652      	mov	r2, sl
 8001672:	08e3      	lsrs	r3, r4, #3
 8001674:	0752      	lsls	r2, r2, #29
 8001676:	4313      	orrs	r3, r2
 8001678:	4652      	mov	r2, sl
 800167a:	0037      	movs	r7, r6
 800167c:	08d1      	lsrs	r1, r2, #3
 800167e:	4a43      	ldr	r2, [pc, #268]	; (800178c <__aeabi_dadd+0x36c>)
 8001680:	4297      	cmp	r7, r2
 8001682:	d01f      	beq.n	80016c4 <__aeabi_dadd+0x2a4>
 8001684:	0309      	lsls	r1, r1, #12
 8001686:	057a      	lsls	r2, r7, #21
 8001688:	0b0c      	lsrs	r4, r1, #12
 800168a:	0d52      	lsrs	r2, r2, #21
 800168c:	e764      	b.n	8001558 <__aeabi_dadd+0x138>
 800168e:	4642      	mov	r2, r8
 8001690:	464c      	mov	r4, r9
 8001692:	4314      	orrs	r4, r2
 8001694:	1e62      	subs	r2, r4, #1
 8001696:	4194      	sbcs	r4, r2
 8001698:	18e4      	adds	r4, r4, r3
 800169a:	429c      	cmp	r4, r3
 800169c:	4192      	sbcs	r2, r2
 800169e:	4252      	negs	r2, r2
 80016a0:	4692      	mov	sl, r2
 80016a2:	448a      	add	sl, r1
 80016a4:	4653      	mov	r3, sl
 80016a6:	021b      	lsls	r3, r3, #8
 80016a8:	d5df      	bpl.n	800166a <__aeabi_dadd+0x24a>
 80016aa:	4b38      	ldr	r3, [pc, #224]	; (800178c <__aeabi_dadd+0x36c>)
 80016ac:	3601      	adds	r6, #1
 80016ae:	429e      	cmp	r6, r3
 80016b0:	d000      	beq.n	80016b4 <__aeabi_dadd+0x294>
 80016b2:	e0b3      	b.n	800181c <__aeabi_dadd+0x3fc>
 80016b4:	0032      	movs	r2, r6
 80016b6:	2400      	movs	r4, #0
 80016b8:	2300      	movs	r3, #0
 80016ba:	e74d      	b.n	8001558 <__aeabi_dadd+0x138>
 80016bc:	074a      	lsls	r2, r1, #29
 80016be:	08db      	lsrs	r3, r3, #3
 80016c0:	4313      	orrs	r3, r2
 80016c2:	08c9      	lsrs	r1, r1, #3
 80016c4:	001a      	movs	r2, r3
 80016c6:	430a      	orrs	r2, r1
 80016c8:	d100      	bne.n	80016cc <__aeabi_dadd+0x2ac>
 80016ca:	e200      	b.n	8001ace <__aeabi_dadd+0x6ae>
 80016cc:	2480      	movs	r4, #128	; 0x80
 80016ce:	0324      	lsls	r4, r4, #12
 80016d0:	430c      	orrs	r4, r1
 80016d2:	0324      	lsls	r4, r4, #12
 80016d4:	4a2d      	ldr	r2, [pc, #180]	; (800178c <__aeabi_dadd+0x36c>)
 80016d6:	0b24      	lsrs	r4, r4, #12
 80016d8:	e73e      	b.n	8001558 <__aeabi_dadd+0x138>
 80016da:	0020      	movs	r0, r4
 80016dc:	f001 fdb6 	bl	800324c <__clzsi2>
 80016e0:	0003      	movs	r3, r0
 80016e2:	3318      	adds	r3, #24
 80016e4:	2b1f      	cmp	r3, #31
 80016e6:	dc00      	bgt.n	80016ea <__aeabi_dadd+0x2ca>
 80016e8:	e6f7      	b.n	80014da <__aeabi_dadd+0xba>
 80016ea:	0022      	movs	r2, r4
 80016ec:	3808      	subs	r0, #8
 80016ee:	4082      	lsls	r2, r0
 80016f0:	2400      	movs	r4, #0
 80016f2:	42b3      	cmp	r3, r6
 80016f4:	db00      	blt.n	80016f8 <__aeabi_dadd+0x2d8>
 80016f6:	e6fc      	b.n	80014f2 <__aeabi_dadd+0xd2>
 80016f8:	1af6      	subs	r6, r6, r3
 80016fa:	4b25      	ldr	r3, [pc, #148]	; (8001790 <__aeabi_dadd+0x370>)
 80016fc:	401a      	ands	r2, r3
 80016fe:	4692      	mov	sl, r2
 8001700:	e70a      	b.n	8001518 <__aeabi_dadd+0xf8>
 8001702:	2f00      	cmp	r7, #0
 8001704:	d02b      	beq.n	800175e <__aeabi_dadd+0x33e>
 8001706:	1b97      	subs	r7, r2, r6
 8001708:	2e00      	cmp	r6, #0
 800170a:	d100      	bne.n	800170e <__aeabi_dadd+0x2ee>
 800170c:	e0b8      	b.n	8001880 <__aeabi_dadd+0x460>
 800170e:	4c1f      	ldr	r4, [pc, #124]	; (800178c <__aeabi_dadd+0x36c>)
 8001710:	42a2      	cmp	r2, r4
 8001712:	d100      	bne.n	8001716 <__aeabi_dadd+0x2f6>
 8001714:	e11c      	b.n	8001950 <__aeabi_dadd+0x530>
 8001716:	2480      	movs	r4, #128	; 0x80
 8001718:	0424      	lsls	r4, r4, #16
 800171a:	4321      	orrs	r1, r4
 800171c:	2f38      	cmp	r7, #56	; 0x38
 800171e:	dd00      	ble.n	8001722 <__aeabi_dadd+0x302>
 8001720:	e11e      	b.n	8001960 <__aeabi_dadd+0x540>
 8001722:	2f1f      	cmp	r7, #31
 8001724:	dd00      	ble.n	8001728 <__aeabi_dadd+0x308>
 8001726:	e19e      	b.n	8001a66 <__aeabi_dadd+0x646>
 8001728:	2620      	movs	r6, #32
 800172a:	000c      	movs	r4, r1
 800172c:	1bf6      	subs	r6, r6, r7
 800172e:	0018      	movs	r0, r3
 8001730:	40b3      	lsls	r3, r6
 8001732:	40b4      	lsls	r4, r6
 8001734:	40f8      	lsrs	r0, r7
 8001736:	1e5e      	subs	r6, r3, #1
 8001738:	41b3      	sbcs	r3, r6
 800173a:	40f9      	lsrs	r1, r7
 800173c:	4304      	orrs	r4, r0
 800173e:	431c      	orrs	r4, r3
 8001740:	4489      	add	r9, r1
 8001742:	4444      	add	r4, r8
 8001744:	4544      	cmp	r4, r8
 8001746:	419b      	sbcs	r3, r3
 8001748:	425b      	negs	r3, r3
 800174a:	444b      	add	r3, r9
 800174c:	469a      	mov	sl, r3
 800174e:	0016      	movs	r6, r2
 8001750:	e7a8      	b.n	80016a4 <__aeabi_dadd+0x284>
 8001752:	4642      	mov	r2, r8
 8001754:	464c      	mov	r4, r9
 8001756:	4314      	orrs	r4, r2
 8001758:	1e62      	subs	r2, r4, #1
 800175a:	4194      	sbcs	r4, r2
 800175c:	e6a6      	b.n	80014ac <__aeabi_dadd+0x8c>
 800175e:	4c0d      	ldr	r4, [pc, #52]	; (8001794 <__aeabi_dadd+0x374>)
 8001760:	1c72      	adds	r2, r6, #1
 8001762:	4222      	tst	r2, r4
 8001764:	d000      	beq.n	8001768 <__aeabi_dadd+0x348>
 8001766:	e0a8      	b.n	80018ba <__aeabi_dadd+0x49a>
 8001768:	000a      	movs	r2, r1
 800176a:	431a      	orrs	r2, r3
 800176c:	2e00      	cmp	r6, #0
 800176e:	d000      	beq.n	8001772 <__aeabi_dadd+0x352>
 8001770:	e10a      	b.n	8001988 <__aeabi_dadd+0x568>
 8001772:	2a00      	cmp	r2, #0
 8001774:	d100      	bne.n	8001778 <__aeabi_dadd+0x358>
 8001776:	e15e      	b.n	8001a36 <__aeabi_dadd+0x616>
 8001778:	464a      	mov	r2, r9
 800177a:	4302      	orrs	r2, r0
 800177c:	d000      	beq.n	8001780 <__aeabi_dadd+0x360>
 800177e:	e161      	b.n	8001a44 <__aeabi_dadd+0x624>
 8001780:	074a      	lsls	r2, r1, #29
 8001782:	08db      	lsrs	r3, r3, #3
 8001784:	4313      	orrs	r3, r2
 8001786:	08c9      	lsrs	r1, r1, #3
 8001788:	e77c      	b.n	8001684 <__aeabi_dadd+0x264>
 800178a:	46c0      	nop			; (mov r8, r8)
 800178c:	000007ff 	.word	0x000007ff
 8001790:	ff7fffff 	.word	0xff7fffff
 8001794:	000007fe 	.word	0x000007fe
 8001798:	4ccf      	ldr	r4, [pc, #828]	; (8001ad8 <__aeabi_dadd+0x6b8>)
 800179a:	42a2      	cmp	r2, r4
 800179c:	d100      	bne.n	80017a0 <__aeabi_dadd+0x380>
 800179e:	e0ce      	b.n	800193e <__aeabi_dadd+0x51e>
 80017a0:	2480      	movs	r4, #128	; 0x80
 80017a2:	0424      	lsls	r4, r4, #16
 80017a4:	4321      	orrs	r1, r4
 80017a6:	2f38      	cmp	r7, #56	; 0x38
 80017a8:	dc5b      	bgt.n	8001862 <__aeabi_dadd+0x442>
 80017aa:	2f1f      	cmp	r7, #31
 80017ac:	dd00      	ble.n	80017b0 <__aeabi_dadd+0x390>
 80017ae:	e0dc      	b.n	800196a <__aeabi_dadd+0x54a>
 80017b0:	2520      	movs	r5, #32
 80017b2:	000c      	movs	r4, r1
 80017b4:	1bed      	subs	r5, r5, r7
 80017b6:	001e      	movs	r6, r3
 80017b8:	40ab      	lsls	r3, r5
 80017ba:	40ac      	lsls	r4, r5
 80017bc:	40fe      	lsrs	r6, r7
 80017be:	1e5d      	subs	r5, r3, #1
 80017c0:	41ab      	sbcs	r3, r5
 80017c2:	4334      	orrs	r4, r6
 80017c4:	40f9      	lsrs	r1, r7
 80017c6:	431c      	orrs	r4, r3
 80017c8:	464b      	mov	r3, r9
 80017ca:	1a5b      	subs	r3, r3, r1
 80017cc:	4699      	mov	r9, r3
 80017ce:	e04c      	b.n	800186a <__aeabi_dadd+0x44a>
 80017d0:	464a      	mov	r2, r9
 80017d2:	1a1c      	subs	r4, r3, r0
 80017d4:	1a88      	subs	r0, r1, r2
 80017d6:	42a3      	cmp	r3, r4
 80017d8:	4192      	sbcs	r2, r2
 80017da:	4252      	negs	r2, r2
 80017dc:	4692      	mov	sl, r2
 80017de:	0002      	movs	r2, r0
 80017e0:	4650      	mov	r0, sl
 80017e2:	1a12      	subs	r2, r2, r0
 80017e4:	4692      	mov	sl, r2
 80017e6:	0212      	lsls	r2, r2, #8
 80017e8:	d478      	bmi.n	80018dc <__aeabi_dadd+0x4bc>
 80017ea:	4653      	mov	r3, sl
 80017ec:	4323      	orrs	r3, r4
 80017ee:	d000      	beq.n	80017f2 <__aeabi_dadd+0x3d2>
 80017f0:	e66a      	b.n	80014c8 <__aeabi_dadd+0xa8>
 80017f2:	2100      	movs	r1, #0
 80017f4:	2500      	movs	r5, #0
 80017f6:	e745      	b.n	8001684 <__aeabi_dadd+0x264>
 80017f8:	074a      	lsls	r2, r1, #29
 80017fa:	08db      	lsrs	r3, r3, #3
 80017fc:	4313      	orrs	r3, r2
 80017fe:	08c9      	lsrs	r1, r1, #3
 8001800:	e73d      	b.n	800167e <__aeabi_dadd+0x25e>
 8001802:	181c      	adds	r4, r3, r0
 8001804:	429c      	cmp	r4, r3
 8001806:	419b      	sbcs	r3, r3
 8001808:	4449      	add	r1, r9
 800180a:	468a      	mov	sl, r1
 800180c:	425b      	negs	r3, r3
 800180e:	449a      	add	sl, r3
 8001810:	4653      	mov	r3, sl
 8001812:	2601      	movs	r6, #1
 8001814:	021b      	lsls	r3, r3, #8
 8001816:	d400      	bmi.n	800181a <__aeabi_dadd+0x3fa>
 8001818:	e727      	b.n	800166a <__aeabi_dadd+0x24a>
 800181a:	2602      	movs	r6, #2
 800181c:	4652      	mov	r2, sl
 800181e:	4baf      	ldr	r3, [pc, #700]	; (8001adc <__aeabi_dadd+0x6bc>)
 8001820:	2101      	movs	r1, #1
 8001822:	401a      	ands	r2, r3
 8001824:	0013      	movs	r3, r2
 8001826:	4021      	ands	r1, r4
 8001828:	0862      	lsrs	r2, r4, #1
 800182a:	430a      	orrs	r2, r1
 800182c:	07dc      	lsls	r4, r3, #31
 800182e:	085b      	lsrs	r3, r3, #1
 8001830:	469a      	mov	sl, r3
 8001832:	4314      	orrs	r4, r2
 8001834:	e670      	b.n	8001518 <__aeabi_dadd+0xf8>
 8001836:	003a      	movs	r2, r7
 8001838:	464c      	mov	r4, r9
 800183a:	3a20      	subs	r2, #32
 800183c:	40d4      	lsrs	r4, r2
 800183e:	46a4      	mov	ip, r4
 8001840:	2f20      	cmp	r7, #32
 8001842:	d007      	beq.n	8001854 <__aeabi_dadd+0x434>
 8001844:	2240      	movs	r2, #64	; 0x40
 8001846:	4648      	mov	r0, r9
 8001848:	1bd2      	subs	r2, r2, r7
 800184a:	4090      	lsls	r0, r2
 800184c:	0002      	movs	r2, r0
 800184e:	4640      	mov	r0, r8
 8001850:	4310      	orrs	r0, r2
 8001852:	4680      	mov	r8, r0
 8001854:	4640      	mov	r0, r8
 8001856:	1e42      	subs	r2, r0, #1
 8001858:	4190      	sbcs	r0, r2
 800185a:	4662      	mov	r2, ip
 800185c:	0004      	movs	r4, r0
 800185e:	4314      	orrs	r4, r2
 8001860:	e624      	b.n	80014ac <__aeabi_dadd+0x8c>
 8001862:	4319      	orrs	r1, r3
 8001864:	000c      	movs	r4, r1
 8001866:	1e63      	subs	r3, r4, #1
 8001868:	419c      	sbcs	r4, r3
 800186a:	4643      	mov	r3, r8
 800186c:	1b1c      	subs	r4, r3, r4
 800186e:	45a0      	cmp	r8, r4
 8001870:	419b      	sbcs	r3, r3
 8001872:	4649      	mov	r1, r9
 8001874:	425b      	negs	r3, r3
 8001876:	1acb      	subs	r3, r1, r3
 8001878:	469a      	mov	sl, r3
 800187a:	4665      	mov	r5, ip
 800187c:	0016      	movs	r6, r2
 800187e:	e61b      	b.n	80014b8 <__aeabi_dadd+0x98>
 8001880:	000c      	movs	r4, r1
 8001882:	431c      	orrs	r4, r3
 8001884:	d100      	bne.n	8001888 <__aeabi_dadd+0x468>
 8001886:	e0c7      	b.n	8001a18 <__aeabi_dadd+0x5f8>
 8001888:	1e7c      	subs	r4, r7, #1
 800188a:	2f01      	cmp	r7, #1
 800188c:	d100      	bne.n	8001890 <__aeabi_dadd+0x470>
 800188e:	e0f9      	b.n	8001a84 <__aeabi_dadd+0x664>
 8001890:	4e91      	ldr	r6, [pc, #580]	; (8001ad8 <__aeabi_dadd+0x6b8>)
 8001892:	42b7      	cmp	r7, r6
 8001894:	d05c      	beq.n	8001950 <__aeabi_dadd+0x530>
 8001896:	0027      	movs	r7, r4
 8001898:	e740      	b.n	800171c <__aeabi_dadd+0x2fc>
 800189a:	2220      	movs	r2, #32
 800189c:	464c      	mov	r4, r9
 800189e:	4640      	mov	r0, r8
 80018a0:	1bd2      	subs	r2, r2, r7
 80018a2:	4094      	lsls	r4, r2
 80018a4:	40f8      	lsrs	r0, r7
 80018a6:	4304      	orrs	r4, r0
 80018a8:	4640      	mov	r0, r8
 80018aa:	4090      	lsls	r0, r2
 80018ac:	1e42      	subs	r2, r0, #1
 80018ae:	4190      	sbcs	r0, r2
 80018b0:	464a      	mov	r2, r9
 80018b2:	40fa      	lsrs	r2, r7
 80018b4:	4304      	orrs	r4, r0
 80018b6:	1889      	adds	r1, r1, r2
 80018b8:	e6ee      	b.n	8001698 <__aeabi_dadd+0x278>
 80018ba:	4c87      	ldr	r4, [pc, #540]	; (8001ad8 <__aeabi_dadd+0x6b8>)
 80018bc:	42a2      	cmp	r2, r4
 80018be:	d100      	bne.n	80018c2 <__aeabi_dadd+0x4a2>
 80018c0:	e6f9      	b.n	80016b6 <__aeabi_dadd+0x296>
 80018c2:	1818      	adds	r0, r3, r0
 80018c4:	4298      	cmp	r0, r3
 80018c6:	419b      	sbcs	r3, r3
 80018c8:	4449      	add	r1, r9
 80018ca:	425b      	negs	r3, r3
 80018cc:	18cb      	adds	r3, r1, r3
 80018ce:	07dc      	lsls	r4, r3, #31
 80018d0:	0840      	lsrs	r0, r0, #1
 80018d2:	085b      	lsrs	r3, r3, #1
 80018d4:	469a      	mov	sl, r3
 80018d6:	0016      	movs	r6, r2
 80018d8:	4304      	orrs	r4, r0
 80018da:	e6c6      	b.n	800166a <__aeabi_dadd+0x24a>
 80018dc:	4642      	mov	r2, r8
 80018de:	1ad4      	subs	r4, r2, r3
 80018e0:	45a0      	cmp	r8, r4
 80018e2:	4180      	sbcs	r0, r0
 80018e4:	464b      	mov	r3, r9
 80018e6:	4240      	negs	r0, r0
 80018e8:	1a59      	subs	r1, r3, r1
 80018ea:	1a0b      	subs	r3, r1, r0
 80018ec:	469a      	mov	sl, r3
 80018ee:	4665      	mov	r5, ip
 80018f0:	e5ea      	b.n	80014c8 <__aeabi_dadd+0xa8>
 80018f2:	464b      	mov	r3, r9
 80018f4:	464a      	mov	r2, r9
 80018f6:	08c0      	lsrs	r0, r0, #3
 80018f8:	075b      	lsls	r3, r3, #29
 80018fa:	4665      	mov	r5, ip
 80018fc:	4303      	orrs	r3, r0
 80018fe:	08d1      	lsrs	r1, r2, #3
 8001900:	e6bd      	b.n	800167e <__aeabi_dadd+0x25e>
 8001902:	2a00      	cmp	r2, #0
 8001904:	d000      	beq.n	8001908 <__aeabi_dadd+0x4e8>
 8001906:	e08e      	b.n	8001a26 <__aeabi_dadd+0x606>
 8001908:	464b      	mov	r3, r9
 800190a:	4303      	orrs	r3, r0
 800190c:	d117      	bne.n	800193e <__aeabi_dadd+0x51e>
 800190e:	2180      	movs	r1, #128	; 0x80
 8001910:	2500      	movs	r5, #0
 8001912:	0309      	lsls	r1, r1, #12
 8001914:	e6da      	b.n	80016cc <__aeabi_dadd+0x2ac>
 8001916:	074a      	lsls	r2, r1, #29
 8001918:	08db      	lsrs	r3, r3, #3
 800191a:	4313      	orrs	r3, r2
 800191c:	08c9      	lsrs	r1, r1, #3
 800191e:	e6d1      	b.n	80016c4 <__aeabi_dadd+0x2a4>
 8001920:	1a1c      	subs	r4, r3, r0
 8001922:	464a      	mov	r2, r9
 8001924:	42a3      	cmp	r3, r4
 8001926:	419b      	sbcs	r3, r3
 8001928:	1a89      	subs	r1, r1, r2
 800192a:	425b      	negs	r3, r3
 800192c:	1acb      	subs	r3, r1, r3
 800192e:	469a      	mov	sl, r3
 8001930:	2601      	movs	r6, #1
 8001932:	e5c1      	b.n	80014b8 <__aeabi_dadd+0x98>
 8001934:	074a      	lsls	r2, r1, #29
 8001936:	08db      	lsrs	r3, r3, #3
 8001938:	4313      	orrs	r3, r2
 800193a:	08c9      	lsrs	r1, r1, #3
 800193c:	e69f      	b.n	800167e <__aeabi_dadd+0x25e>
 800193e:	4643      	mov	r3, r8
 8001940:	08d8      	lsrs	r0, r3, #3
 8001942:	464b      	mov	r3, r9
 8001944:	464a      	mov	r2, r9
 8001946:	075b      	lsls	r3, r3, #29
 8001948:	4665      	mov	r5, ip
 800194a:	4303      	orrs	r3, r0
 800194c:	08d1      	lsrs	r1, r2, #3
 800194e:	e6b9      	b.n	80016c4 <__aeabi_dadd+0x2a4>
 8001950:	4643      	mov	r3, r8
 8001952:	08d8      	lsrs	r0, r3, #3
 8001954:	464b      	mov	r3, r9
 8001956:	464a      	mov	r2, r9
 8001958:	075b      	lsls	r3, r3, #29
 800195a:	4303      	orrs	r3, r0
 800195c:	08d1      	lsrs	r1, r2, #3
 800195e:	e6b1      	b.n	80016c4 <__aeabi_dadd+0x2a4>
 8001960:	4319      	orrs	r1, r3
 8001962:	000c      	movs	r4, r1
 8001964:	1e63      	subs	r3, r4, #1
 8001966:	419c      	sbcs	r4, r3
 8001968:	e6eb      	b.n	8001742 <__aeabi_dadd+0x322>
 800196a:	003c      	movs	r4, r7
 800196c:	000d      	movs	r5, r1
 800196e:	3c20      	subs	r4, #32
 8001970:	40e5      	lsrs	r5, r4
 8001972:	2f20      	cmp	r7, #32
 8001974:	d003      	beq.n	800197e <__aeabi_dadd+0x55e>
 8001976:	2440      	movs	r4, #64	; 0x40
 8001978:	1be4      	subs	r4, r4, r7
 800197a:	40a1      	lsls	r1, r4
 800197c:	430b      	orrs	r3, r1
 800197e:	001c      	movs	r4, r3
 8001980:	1e63      	subs	r3, r4, #1
 8001982:	419c      	sbcs	r4, r3
 8001984:	432c      	orrs	r4, r5
 8001986:	e770      	b.n	800186a <__aeabi_dadd+0x44a>
 8001988:	2a00      	cmp	r2, #0
 800198a:	d0e1      	beq.n	8001950 <__aeabi_dadd+0x530>
 800198c:	464a      	mov	r2, r9
 800198e:	4302      	orrs	r2, r0
 8001990:	d0c1      	beq.n	8001916 <__aeabi_dadd+0x4f6>
 8001992:	074a      	lsls	r2, r1, #29
 8001994:	08db      	lsrs	r3, r3, #3
 8001996:	4313      	orrs	r3, r2
 8001998:	2280      	movs	r2, #128	; 0x80
 800199a:	08c9      	lsrs	r1, r1, #3
 800199c:	0312      	lsls	r2, r2, #12
 800199e:	4211      	tst	r1, r2
 80019a0:	d008      	beq.n	80019b4 <__aeabi_dadd+0x594>
 80019a2:	4648      	mov	r0, r9
 80019a4:	08c4      	lsrs	r4, r0, #3
 80019a6:	4214      	tst	r4, r2
 80019a8:	d104      	bne.n	80019b4 <__aeabi_dadd+0x594>
 80019aa:	4643      	mov	r3, r8
 80019ac:	0021      	movs	r1, r4
 80019ae:	08db      	lsrs	r3, r3, #3
 80019b0:	0742      	lsls	r2, r0, #29
 80019b2:	4313      	orrs	r3, r2
 80019b4:	0f5a      	lsrs	r2, r3, #29
 80019b6:	00db      	lsls	r3, r3, #3
 80019b8:	0752      	lsls	r2, r2, #29
 80019ba:	08db      	lsrs	r3, r3, #3
 80019bc:	4313      	orrs	r3, r2
 80019be:	e681      	b.n	80016c4 <__aeabi_dadd+0x2a4>
 80019c0:	464b      	mov	r3, r9
 80019c2:	4303      	orrs	r3, r0
 80019c4:	d100      	bne.n	80019c8 <__aeabi_dadd+0x5a8>
 80019c6:	e714      	b.n	80017f2 <__aeabi_dadd+0x3d2>
 80019c8:	464b      	mov	r3, r9
 80019ca:	464a      	mov	r2, r9
 80019cc:	08c0      	lsrs	r0, r0, #3
 80019ce:	075b      	lsls	r3, r3, #29
 80019d0:	4665      	mov	r5, ip
 80019d2:	4303      	orrs	r3, r0
 80019d4:	08d1      	lsrs	r1, r2, #3
 80019d6:	e655      	b.n	8001684 <__aeabi_dadd+0x264>
 80019d8:	1ac4      	subs	r4, r0, r3
 80019da:	45a0      	cmp	r8, r4
 80019dc:	4180      	sbcs	r0, r0
 80019de:	464b      	mov	r3, r9
 80019e0:	4240      	negs	r0, r0
 80019e2:	1a59      	subs	r1, r3, r1
 80019e4:	1a0b      	subs	r3, r1, r0
 80019e6:	469a      	mov	sl, r3
 80019e8:	4665      	mov	r5, ip
 80019ea:	2601      	movs	r6, #1
 80019ec:	e564      	b.n	80014b8 <__aeabi_dadd+0x98>
 80019ee:	1a1c      	subs	r4, r3, r0
 80019f0:	464a      	mov	r2, r9
 80019f2:	42a3      	cmp	r3, r4
 80019f4:	4180      	sbcs	r0, r0
 80019f6:	1a8a      	subs	r2, r1, r2
 80019f8:	4240      	negs	r0, r0
 80019fa:	1a12      	subs	r2, r2, r0
 80019fc:	4692      	mov	sl, r2
 80019fe:	0212      	lsls	r2, r2, #8
 8001a00:	d549      	bpl.n	8001a96 <__aeabi_dadd+0x676>
 8001a02:	4642      	mov	r2, r8
 8001a04:	1ad4      	subs	r4, r2, r3
 8001a06:	45a0      	cmp	r8, r4
 8001a08:	4180      	sbcs	r0, r0
 8001a0a:	464b      	mov	r3, r9
 8001a0c:	4240      	negs	r0, r0
 8001a0e:	1a59      	subs	r1, r3, r1
 8001a10:	1a0b      	subs	r3, r1, r0
 8001a12:	469a      	mov	sl, r3
 8001a14:	4665      	mov	r5, ip
 8001a16:	e57f      	b.n	8001518 <__aeabi_dadd+0xf8>
 8001a18:	464b      	mov	r3, r9
 8001a1a:	464a      	mov	r2, r9
 8001a1c:	08c0      	lsrs	r0, r0, #3
 8001a1e:	075b      	lsls	r3, r3, #29
 8001a20:	4303      	orrs	r3, r0
 8001a22:	08d1      	lsrs	r1, r2, #3
 8001a24:	e62b      	b.n	800167e <__aeabi_dadd+0x25e>
 8001a26:	464a      	mov	r2, r9
 8001a28:	08db      	lsrs	r3, r3, #3
 8001a2a:	4302      	orrs	r2, r0
 8001a2c:	d138      	bne.n	8001aa0 <__aeabi_dadd+0x680>
 8001a2e:	074a      	lsls	r2, r1, #29
 8001a30:	4313      	orrs	r3, r2
 8001a32:	08c9      	lsrs	r1, r1, #3
 8001a34:	e646      	b.n	80016c4 <__aeabi_dadd+0x2a4>
 8001a36:	464b      	mov	r3, r9
 8001a38:	464a      	mov	r2, r9
 8001a3a:	08c0      	lsrs	r0, r0, #3
 8001a3c:	075b      	lsls	r3, r3, #29
 8001a3e:	4303      	orrs	r3, r0
 8001a40:	08d1      	lsrs	r1, r2, #3
 8001a42:	e61f      	b.n	8001684 <__aeabi_dadd+0x264>
 8001a44:	181c      	adds	r4, r3, r0
 8001a46:	429c      	cmp	r4, r3
 8001a48:	419b      	sbcs	r3, r3
 8001a4a:	4449      	add	r1, r9
 8001a4c:	468a      	mov	sl, r1
 8001a4e:	425b      	negs	r3, r3
 8001a50:	449a      	add	sl, r3
 8001a52:	4653      	mov	r3, sl
 8001a54:	021b      	lsls	r3, r3, #8
 8001a56:	d400      	bmi.n	8001a5a <__aeabi_dadd+0x63a>
 8001a58:	e607      	b.n	800166a <__aeabi_dadd+0x24a>
 8001a5a:	4652      	mov	r2, sl
 8001a5c:	4b1f      	ldr	r3, [pc, #124]	; (8001adc <__aeabi_dadd+0x6bc>)
 8001a5e:	2601      	movs	r6, #1
 8001a60:	401a      	ands	r2, r3
 8001a62:	4692      	mov	sl, r2
 8001a64:	e601      	b.n	800166a <__aeabi_dadd+0x24a>
 8001a66:	003c      	movs	r4, r7
 8001a68:	000e      	movs	r6, r1
 8001a6a:	3c20      	subs	r4, #32
 8001a6c:	40e6      	lsrs	r6, r4
 8001a6e:	2f20      	cmp	r7, #32
 8001a70:	d003      	beq.n	8001a7a <__aeabi_dadd+0x65a>
 8001a72:	2440      	movs	r4, #64	; 0x40
 8001a74:	1be4      	subs	r4, r4, r7
 8001a76:	40a1      	lsls	r1, r4
 8001a78:	430b      	orrs	r3, r1
 8001a7a:	001c      	movs	r4, r3
 8001a7c:	1e63      	subs	r3, r4, #1
 8001a7e:	419c      	sbcs	r4, r3
 8001a80:	4334      	orrs	r4, r6
 8001a82:	e65e      	b.n	8001742 <__aeabi_dadd+0x322>
 8001a84:	4443      	add	r3, r8
 8001a86:	4283      	cmp	r3, r0
 8001a88:	4180      	sbcs	r0, r0
 8001a8a:	4449      	add	r1, r9
 8001a8c:	468a      	mov	sl, r1
 8001a8e:	4240      	negs	r0, r0
 8001a90:	001c      	movs	r4, r3
 8001a92:	4482      	add	sl, r0
 8001a94:	e6bc      	b.n	8001810 <__aeabi_dadd+0x3f0>
 8001a96:	4653      	mov	r3, sl
 8001a98:	4323      	orrs	r3, r4
 8001a9a:	d100      	bne.n	8001a9e <__aeabi_dadd+0x67e>
 8001a9c:	e6a9      	b.n	80017f2 <__aeabi_dadd+0x3d2>
 8001a9e:	e5e4      	b.n	800166a <__aeabi_dadd+0x24a>
 8001aa0:	074a      	lsls	r2, r1, #29
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	2280      	movs	r2, #128	; 0x80
 8001aa6:	08c9      	lsrs	r1, r1, #3
 8001aa8:	0312      	lsls	r2, r2, #12
 8001aaa:	4211      	tst	r1, r2
 8001aac:	d009      	beq.n	8001ac2 <__aeabi_dadd+0x6a2>
 8001aae:	4648      	mov	r0, r9
 8001ab0:	08c4      	lsrs	r4, r0, #3
 8001ab2:	4214      	tst	r4, r2
 8001ab4:	d105      	bne.n	8001ac2 <__aeabi_dadd+0x6a2>
 8001ab6:	4643      	mov	r3, r8
 8001ab8:	4665      	mov	r5, ip
 8001aba:	0021      	movs	r1, r4
 8001abc:	08db      	lsrs	r3, r3, #3
 8001abe:	0742      	lsls	r2, r0, #29
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	0f5a      	lsrs	r2, r3, #29
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	08db      	lsrs	r3, r3, #3
 8001ac8:	0752      	lsls	r2, r2, #29
 8001aca:	4313      	orrs	r3, r2
 8001acc:	e5fa      	b.n	80016c4 <__aeabi_dadd+0x2a4>
 8001ace:	2300      	movs	r3, #0
 8001ad0:	4a01      	ldr	r2, [pc, #4]	; (8001ad8 <__aeabi_dadd+0x6b8>)
 8001ad2:	001c      	movs	r4, r3
 8001ad4:	e540      	b.n	8001558 <__aeabi_dadd+0x138>
 8001ad6:	46c0      	nop			; (mov r8, r8)
 8001ad8:	000007ff 	.word	0x000007ff
 8001adc:	ff7fffff 	.word	0xff7fffff

08001ae0 <__aeabi_ddiv>:
 8001ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ae2:	4657      	mov	r7, sl
 8001ae4:	464e      	mov	r6, r9
 8001ae6:	4645      	mov	r5, r8
 8001ae8:	46de      	mov	lr, fp
 8001aea:	b5e0      	push	{r5, r6, r7, lr}
 8001aec:	030c      	lsls	r4, r1, #12
 8001aee:	001f      	movs	r7, r3
 8001af0:	004b      	lsls	r3, r1, #1
 8001af2:	4681      	mov	r9, r0
 8001af4:	4692      	mov	sl, r2
 8001af6:	0005      	movs	r5, r0
 8001af8:	b085      	sub	sp, #20
 8001afa:	0b24      	lsrs	r4, r4, #12
 8001afc:	0d5b      	lsrs	r3, r3, #21
 8001afe:	0fce      	lsrs	r6, r1, #31
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d100      	bne.n	8001b06 <__aeabi_ddiv+0x26>
 8001b04:	e152      	b.n	8001dac <__aeabi_ddiv+0x2cc>
 8001b06:	4ad2      	ldr	r2, [pc, #840]	; (8001e50 <__aeabi_ddiv+0x370>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d100      	bne.n	8001b0e <__aeabi_ddiv+0x2e>
 8001b0c:	e16e      	b.n	8001dec <__aeabi_ddiv+0x30c>
 8001b0e:	0f42      	lsrs	r2, r0, #29
 8001b10:	00e4      	lsls	r4, r4, #3
 8001b12:	4314      	orrs	r4, r2
 8001b14:	2280      	movs	r2, #128	; 0x80
 8001b16:	0412      	lsls	r2, r2, #16
 8001b18:	4322      	orrs	r2, r4
 8001b1a:	4690      	mov	r8, r2
 8001b1c:	4acd      	ldr	r2, [pc, #820]	; (8001e54 <__aeabi_ddiv+0x374>)
 8001b1e:	00c5      	lsls	r5, r0, #3
 8001b20:	4693      	mov	fp, r2
 8001b22:	449b      	add	fp, r3
 8001b24:	2300      	movs	r3, #0
 8001b26:	4699      	mov	r9, r3
 8001b28:	9300      	str	r3, [sp, #0]
 8001b2a:	033c      	lsls	r4, r7, #12
 8001b2c:	007b      	lsls	r3, r7, #1
 8001b2e:	4650      	mov	r0, sl
 8001b30:	0b24      	lsrs	r4, r4, #12
 8001b32:	0d5b      	lsrs	r3, r3, #21
 8001b34:	0fff      	lsrs	r7, r7, #31
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d100      	bne.n	8001b3c <__aeabi_ddiv+0x5c>
 8001b3a:	e11a      	b.n	8001d72 <__aeabi_ddiv+0x292>
 8001b3c:	4ac4      	ldr	r2, [pc, #784]	; (8001e50 <__aeabi_ddiv+0x370>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d100      	bne.n	8001b44 <__aeabi_ddiv+0x64>
 8001b42:	e15e      	b.n	8001e02 <__aeabi_ddiv+0x322>
 8001b44:	0f42      	lsrs	r2, r0, #29
 8001b46:	00e4      	lsls	r4, r4, #3
 8001b48:	4322      	orrs	r2, r4
 8001b4a:	2480      	movs	r4, #128	; 0x80
 8001b4c:	0424      	lsls	r4, r4, #16
 8001b4e:	4314      	orrs	r4, r2
 8001b50:	4ac0      	ldr	r2, [pc, #768]	; (8001e54 <__aeabi_ddiv+0x374>)
 8001b52:	00c1      	lsls	r1, r0, #3
 8001b54:	4694      	mov	ip, r2
 8001b56:	465a      	mov	r2, fp
 8001b58:	4463      	add	r3, ip
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	469b      	mov	fp, r3
 8001b5e:	2000      	movs	r0, #0
 8001b60:	0033      	movs	r3, r6
 8001b62:	407b      	eors	r3, r7
 8001b64:	469a      	mov	sl, r3
 8001b66:	464b      	mov	r3, r9
 8001b68:	2b0f      	cmp	r3, #15
 8001b6a:	d827      	bhi.n	8001bbc <__aeabi_ddiv+0xdc>
 8001b6c:	4aba      	ldr	r2, [pc, #744]	; (8001e58 <__aeabi_ddiv+0x378>)
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	58d3      	ldr	r3, [r2, r3]
 8001b72:	469f      	mov	pc, r3
 8001b74:	46b2      	mov	sl, r6
 8001b76:	9b00      	ldr	r3, [sp, #0]
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d016      	beq.n	8001baa <__aeabi_ddiv+0xca>
 8001b7c:	2b03      	cmp	r3, #3
 8001b7e:	d100      	bne.n	8001b82 <__aeabi_ddiv+0xa2>
 8001b80:	e287      	b.n	8002092 <__aeabi_ddiv+0x5b2>
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d000      	beq.n	8001b88 <__aeabi_ddiv+0xa8>
 8001b86:	e0d5      	b.n	8001d34 <__aeabi_ddiv+0x254>
 8001b88:	2300      	movs	r3, #0
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	2500      	movs	r5, #0
 8001b8e:	051b      	lsls	r3, r3, #20
 8001b90:	4313      	orrs	r3, r2
 8001b92:	4652      	mov	r2, sl
 8001b94:	07d2      	lsls	r2, r2, #31
 8001b96:	4313      	orrs	r3, r2
 8001b98:	0028      	movs	r0, r5
 8001b9a:	0019      	movs	r1, r3
 8001b9c:	b005      	add	sp, #20
 8001b9e:	bcf0      	pop	{r4, r5, r6, r7}
 8001ba0:	46bb      	mov	fp, r7
 8001ba2:	46b2      	mov	sl, r6
 8001ba4:	46a9      	mov	r9, r5
 8001ba6:	46a0      	mov	r8, r4
 8001ba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001baa:	2200      	movs	r2, #0
 8001bac:	2500      	movs	r5, #0
 8001bae:	4ba8      	ldr	r3, [pc, #672]	; (8001e50 <__aeabi_ddiv+0x370>)
 8001bb0:	e7ed      	b.n	8001b8e <__aeabi_ddiv+0xae>
 8001bb2:	46ba      	mov	sl, r7
 8001bb4:	46a0      	mov	r8, r4
 8001bb6:	000d      	movs	r5, r1
 8001bb8:	9000      	str	r0, [sp, #0]
 8001bba:	e7dc      	b.n	8001b76 <__aeabi_ddiv+0x96>
 8001bbc:	4544      	cmp	r4, r8
 8001bbe:	d200      	bcs.n	8001bc2 <__aeabi_ddiv+0xe2>
 8001bc0:	e1c4      	b.n	8001f4c <__aeabi_ddiv+0x46c>
 8001bc2:	d100      	bne.n	8001bc6 <__aeabi_ddiv+0xe6>
 8001bc4:	e1bf      	b.n	8001f46 <__aeabi_ddiv+0x466>
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	425b      	negs	r3, r3
 8001bca:	469c      	mov	ip, r3
 8001bcc:	002e      	movs	r6, r5
 8001bce:	4640      	mov	r0, r8
 8001bd0:	2500      	movs	r5, #0
 8001bd2:	44e3      	add	fp, ip
 8001bd4:	0223      	lsls	r3, r4, #8
 8001bd6:	0e0c      	lsrs	r4, r1, #24
 8001bd8:	431c      	orrs	r4, r3
 8001bda:	0c1b      	lsrs	r3, r3, #16
 8001bdc:	4699      	mov	r9, r3
 8001bde:	0423      	lsls	r3, r4, #16
 8001be0:	020a      	lsls	r2, r1, #8
 8001be2:	0c1f      	lsrs	r7, r3, #16
 8001be4:	4649      	mov	r1, r9
 8001be6:	9200      	str	r2, [sp, #0]
 8001be8:	9701      	str	r7, [sp, #4]
 8001bea:	f7fe fb2f 	bl	800024c <__aeabi_uidivmod>
 8001bee:	0002      	movs	r2, r0
 8001bf0:	437a      	muls	r2, r7
 8001bf2:	040b      	lsls	r3, r1, #16
 8001bf4:	0c31      	lsrs	r1, r6, #16
 8001bf6:	4680      	mov	r8, r0
 8001bf8:	4319      	orrs	r1, r3
 8001bfa:	428a      	cmp	r2, r1
 8001bfc:	d907      	bls.n	8001c0e <__aeabi_ddiv+0x12e>
 8001bfe:	2301      	movs	r3, #1
 8001c00:	425b      	negs	r3, r3
 8001c02:	469c      	mov	ip, r3
 8001c04:	1909      	adds	r1, r1, r4
 8001c06:	44e0      	add	r8, ip
 8001c08:	428c      	cmp	r4, r1
 8001c0a:	d800      	bhi.n	8001c0e <__aeabi_ddiv+0x12e>
 8001c0c:	e201      	b.n	8002012 <__aeabi_ddiv+0x532>
 8001c0e:	1a88      	subs	r0, r1, r2
 8001c10:	4649      	mov	r1, r9
 8001c12:	f7fe fb1b 	bl	800024c <__aeabi_uidivmod>
 8001c16:	9a01      	ldr	r2, [sp, #4]
 8001c18:	0436      	lsls	r6, r6, #16
 8001c1a:	4342      	muls	r2, r0
 8001c1c:	0409      	lsls	r1, r1, #16
 8001c1e:	0c36      	lsrs	r6, r6, #16
 8001c20:	0003      	movs	r3, r0
 8001c22:	430e      	orrs	r6, r1
 8001c24:	42b2      	cmp	r2, r6
 8001c26:	d904      	bls.n	8001c32 <__aeabi_ddiv+0x152>
 8001c28:	1936      	adds	r6, r6, r4
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	42b4      	cmp	r4, r6
 8001c2e:	d800      	bhi.n	8001c32 <__aeabi_ddiv+0x152>
 8001c30:	e1e9      	b.n	8002006 <__aeabi_ddiv+0x526>
 8001c32:	1ab0      	subs	r0, r6, r2
 8001c34:	4642      	mov	r2, r8
 8001c36:	9e00      	ldr	r6, [sp, #0]
 8001c38:	0412      	lsls	r2, r2, #16
 8001c3a:	431a      	orrs	r2, r3
 8001c3c:	0c33      	lsrs	r3, r6, #16
 8001c3e:	001f      	movs	r7, r3
 8001c40:	0c11      	lsrs	r1, r2, #16
 8001c42:	4690      	mov	r8, r2
 8001c44:	9302      	str	r3, [sp, #8]
 8001c46:	0413      	lsls	r3, r2, #16
 8001c48:	0432      	lsls	r2, r6, #16
 8001c4a:	0c16      	lsrs	r6, r2, #16
 8001c4c:	0032      	movs	r2, r6
 8001c4e:	0c1b      	lsrs	r3, r3, #16
 8001c50:	435a      	muls	r2, r3
 8001c52:	9603      	str	r6, [sp, #12]
 8001c54:	437b      	muls	r3, r7
 8001c56:	434e      	muls	r6, r1
 8001c58:	4379      	muls	r1, r7
 8001c5a:	0c17      	lsrs	r7, r2, #16
 8001c5c:	46bc      	mov	ip, r7
 8001c5e:	199b      	adds	r3, r3, r6
 8001c60:	4463      	add	r3, ip
 8001c62:	429e      	cmp	r6, r3
 8001c64:	d903      	bls.n	8001c6e <__aeabi_ddiv+0x18e>
 8001c66:	2680      	movs	r6, #128	; 0x80
 8001c68:	0276      	lsls	r6, r6, #9
 8001c6a:	46b4      	mov	ip, r6
 8001c6c:	4461      	add	r1, ip
 8001c6e:	0c1e      	lsrs	r6, r3, #16
 8001c70:	1871      	adds	r1, r6, r1
 8001c72:	0416      	lsls	r6, r2, #16
 8001c74:	041b      	lsls	r3, r3, #16
 8001c76:	0c36      	lsrs	r6, r6, #16
 8001c78:	199e      	adds	r6, r3, r6
 8001c7a:	4288      	cmp	r0, r1
 8001c7c:	d302      	bcc.n	8001c84 <__aeabi_ddiv+0x1a4>
 8001c7e:	d112      	bne.n	8001ca6 <__aeabi_ddiv+0x1c6>
 8001c80:	42b5      	cmp	r5, r6
 8001c82:	d210      	bcs.n	8001ca6 <__aeabi_ddiv+0x1c6>
 8001c84:	4643      	mov	r3, r8
 8001c86:	1e5a      	subs	r2, r3, #1
 8001c88:	9b00      	ldr	r3, [sp, #0]
 8001c8a:	469c      	mov	ip, r3
 8001c8c:	4465      	add	r5, ip
 8001c8e:	001f      	movs	r7, r3
 8001c90:	429d      	cmp	r5, r3
 8001c92:	419b      	sbcs	r3, r3
 8001c94:	425b      	negs	r3, r3
 8001c96:	191b      	adds	r3, r3, r4
 8001c98:	18c0      	adds	r0, r0, r3
 8001c9a:	4284      	cmp	r4, r0
 8001c9c:	d200      	bcs.n	8001ca0 <__aeabi_ddiv+0x1c0>
 8001c9e:	e19e      	b.n	8001fde <__aeabi_ddiv+0x4fe>
 8001ca0:	d100      	bne.n	8001ca4 <__aeabi_ddiv+0x1c4>
 8001ca2:	e199      	b.n	8001fd8 <__aeabi_ddiv+0x4f8>
 8001ca4:	4690      	mov	r8, r2
 8001ca6:	1bae      	subs	r6, r5, r6
 8001ca8:	42b5      	cmp	r5, r6
 8001caa:	41ad      	sbcs	r5, r5
 8001cac:	1a40      	subs	r0, r0, r1
 8001cae:	426d      	negs	r5, r5
 8001cb0:	1b40      	subs	r0, r0, r5
 8001cb2:	4284      	cmp	r4, r0
 8001cb4:	d100      	bne.n	8001cb8 <__aeabi_ddiv+0x1d8>
 8001cb6:	e1d2      	b.n	800205e <__aeabi_ddiv+0x57e>
 8001cb8:	4649      	mov	r1, r9
 8001cba:	f7fe fac7 	bl	800024c <__aeabi_uidivmod>
 8001cbe:	9a01      	ldr	r2, [sp, #4]
 8001cc0:	040b      	lsls	r3, r1, #16
 8001cc2:	4342      	muls	r2, r0
 8001cc4:	0c31      	lsrs	r1, r6, #16
 8001cc6:	0005      	movs	r5, r0
 8001cc8:	4319      	orrs	r1, r3
 8001cca:	428a      	cmp	r2, r1
 8001ccc:	d900      	bls.n	8001cd0 <__aeabi_ddiv+0x1f0>
 8001cce:	e16c      	b.n	8001faa <__aeabi_ddiv+0x4ca>
 8001cd0:	1a88      	subs	r0, r1, r2
 8001cd2:	4649      	mov	r1, r9
 8001cd4:	f7fe faba 	bl	800024c <__aeabi_uidivmod>
 8001cd8:	9a01      	ldr	r2, [sp, #4]
 8001cda:	0436      	lsls	r6, r6, #16
 8001cdc:	4342      	muls	r2, r0
 8001cde:	0409      	lsls	r1, r1, #16
 8001ce0:	0c36      	lsrs	r6, r6, #16
 8001ce2:	0003      	movs	r3, r0
 8001ce4:	430e      	orrs	r6, r1
 8001ce6:	42b2      	cmp	r2, r6
 8001ce8:	d900      	bls.n	8001cec <__aeabi_ddiv+0x20c>
 8001cea:	e153      	b.n	8001f94 <__aeabi_ddiv+0x4b4>
 8001cec:	9803      	ldr	r0, [sp, #12]
 8001cee:	1ab6      	subs	r6, r6, r2
 8001cf0:	0002      	movs	r2, r0
 8001cf2:	042d      	lsls	r5, r5, #16
 8001cf4:	431d      	orrs	r5, r3
 8001cf6:	9f02      	ldr	r7, [sp, #8]
 8001cf8:	042b      	lsls	r3, r5, #16
 8001cfa:	0c1b      	lsrs	r3, r3, #16
 8001cfc:	435a      	muls	r2, r3
 8001cfe:	437b      	muls	r3, r7
 8001d00:	469c      	mov	ip, r3
 8001d02:	0c29      	lsrs	r1, r5, #16
 8001d04:	4348      	muls	r0, r1
 8001d06:	0c13      	lsrs	r3, r2, #16
 8001d08:	4484      	add	ip, r0
 8001d0a:	4463      	add	r3, ip
 8001d0c:	4379      	muls	r1, r7
 8001d0e:	4298      	cmp	r0, r3
 8001d10:	d903      	bls.n	8001d1a <__aeabi_ddiv+0x23a>
 8001d12:	2080      	movs	r0, #128	; 0x80
 8001d14:	0240      	lsls	r0, r0, #9
 8001d16:	4684      	mov	ip, r0
 8001d18:	4461      	add	r1, ip
 8001d1a:	0c18      	lsrs	r0, r3, #16
 8001d1c:	0412      	lsls	r2, r2, #16
 8001d1e:	041b      	lsls	r3, r3, #16
 8001d20:	0c12      	lsrs	r2, r2, #16
 8001d22:	1840      	adds	r0, r0, r1
 8001d24:	189b      	adds	r3, r3, r2
 8001d26:	4286      	cmp	r6, r0
 8001d28:	d200      	bcs.n	8001d2c <__aeabi_ddiv+0x24c>
 8001d2a:	e100      	b.n	8001f2e <__aeabi_ddiv+0x44e>
 8001d2c:	d100      	bne.n	8001d30 <__aeabi_ddiv+0x250>
 8001d2e:	e0fb      	b.n	8001f28 <__aeabi_ddiv+0x448>
 8001d30:	2301      	movs	r3, #1
 8001d32:	431d      	orrs	r5, r3
 8001d34:	4b49      	ldr	r3, [pc, #292]	; (8001e5c <__aeabi_ddiv+0x37c>)
 8001d36:	445b      	add	r3, fp
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	dc00      	bgt.n	8001d3e <__aeabi_ddiv+0x25e>
 8001d3c:	e0aa      	b.n	8001e94 <__aeabi_ddiv+0x3b4>
 8001d3e:	076a      	lsls	r2, r5, #29
 8001d40:	d000      	beq.n	8001d44 <__aeabi_ddiv+0x264>
 8001d42:	e13d      	b.n	8001fc0 <__aeabi_ddiv+0x4e0>
 8001d44:	08e9      	lsrs	r1, r5, #3
 8001d46:	4642      	mov	r2, r8
 8001d48:	01d2      	lsls	r2, r2, #7
 8001d4a:	d506      	bpl.n	8001d5a <__aeabi_ddiv+0x27a>
 8001d4c:	4642      	mov	r2, r8
 8001d4e:	4b44      	ldr	r3, [pc, #272]	; (8001e60 <__aeabi_ddiv+0x380>)
 8001d50:	401a      	ands	r2, r3
 8001d52:	2380      	movs	r3, #128	; 0x80
 8001d54:	4690      	mov	r8, r2
 8001d56:	00db      	lsls	r3, r3, #3
 8001d58:	445b      	add	r3, fp
 8001d5a:	4a42      	ldr	r2, [pc, #264]	; (8001e64 <__aeabi_ddiv+0x384>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	dd00      	ble.n	8001d62 <__aeabi_ddiv+0x282>
 8001d60:	e723      	b.n	8001baa <__aeabi_ddiv+0xca>
 8001d62:	4642      	mov	r2, r8
 8001d64:	055b      	lsls	r3, r3, #21
 8001d66:	0755      	lsls	r5, r2, #29
 8001d68:	0252      	lsls	r2, r2, #9
 8001d6a:	430d      	orrs	r5, r1
 8001d6c:	0b12      	lsrs	r2, r2, #12
 8001d6e:	0d5b      	lsrs	r3, r3, #21
 8001d70:	e70d      	b.n	8001b8e <__aeabi_ddiv+0xae>
 8001d72:	4651      	mov	r1, sl
 8001d74:	4321      	orrs	r1, r4
 8001d76:	d100      	bne.n	8001d7a <__aeabi_ddiv+0x29a>
 8001d78:	e07c      	b.n	8001e74 <__aeabi_ddiv+0x394>
 8001d7a:	2c00      	cmp	r4, #0
 8001d7c:	d100      	bne.n	8001d80 <__aeabi_ddiv+0x2a0>
 8001d7e:	e0fb      	b.n	8001f78 <__aeabi_ddiv+0x498>
 8001d80:	0020      	movs	r0, r4
 8001d82:	f001 fa63 	bl	800324c <__clzsi2>
 8001d86:	0002      	movs	r2, r0
 8001d88:	3a0b      	subs	r2, #11
 8001d8a:	231d      	movs	r3, #29
 8001d8c:	1a9b      	subs	r3, r3, r2
 8001d8e:	4652      	mov	r2, sl
 8001d90:	0001      	movs	r1, r0
 8001d92:	40da      	lsrs	r2, r3
 8001d94:	4653      	mov	r3, sl
 8001d96:	3908      	subs	r1, #8
 8001d98:	408b      	lsls	r3, r1
 8001d9a:	408c      	lsls	r4, r1
 8001d9c:	0019      	movs	r1, r3
 8001d9e:	4314      	orrs	r4, r2
 8001da0:	4b31      	ldr	r3, [pc, #196]	; (8001e68 <__aeabi_ddiv+0x388>)
 8001da2:	4458      	add	r0, fp
 8001da4:	469b      	mov	fp, r3
 8001da6:	4483      	add	fp, r0
 8001da8:	2000      	movs	r0, #0
 8001daa:	e6d9      	b.n	8001b60 <__aeabi_ddiv+0x80>
 8001dac:	0003      	movs	r3, r0
 8001dae:	4323      	orrs	r3, r4
 8001db0:	4698      	mov	r8, r3
 8001db2:	d044      	beq.n	8001e3e <__aeabi_ddiv+0x35e>
 8001db4:	2c00      	cmp	r4, #0
 8001db6:	d100      	bne.n	8001dba <__aeabi_ddiv+0x2da>
 8001db8:	e0cf      	b.n	8001f5a <__aeabi_ddiv+0x47a>
 8001dba:	0020      	movs	r0, r4
 8001dbc:	f001 fa46 	bl	800324c <__clzsi2>
 8001dc0:	0001      	movs	r1, r0
 8001dc2:	0002      	movs	r2, r0
 8001dc4:	390b      	subs	r1, #11
 8001dc6:	231d      	movs	r3, #29
 8001dc8:	1a5b      	subs	r3, r3, r1
 8001dca:	4649      	mov	r1, r9
 8001dcc:	0010      	movs	r0, r2
 8001dce:	40d9      	lsrs	r1, r3
 8001dd0:	3808      	subs	r0, #8
 8001dd2:	4084      	lsls	r4, r0
 8001dd4:	000b      	movs	r3, r1
 8001dd6:	464d      	mov	r5, r9
 8001dd8:	4323      	orrs	r3, r4
 8001dda:	4698      	mov	r8, r3
 8001ddc:	4085      	lsls	r5, r0
 8001dde:	4b23      	ldr	r3, [pc, #140]	; (8001e6c <__aeabi_ddiv+0x38c>)
 8001de0:	1a9b      	subs	r3, r3, r2
 8001de2:	469b      	mov	fp, r3
 8001de4:	2300      	movs	r3, #0
 8001de6:	4699      	mov	r9, r3
 8001de8:	9300      	str	r3, [sp, #0]
 8001dea:	e69e      	b.n	8001b2a <__aeabi_ddiv+0x4a>
 8001dec:	0002      	movs	r2, r0
 8001dee:	4322      	orrs	r2, r4
 8001df0:	4690      	mov	r8, r2
 8001df2:	d11d      	bne.n	8001e30 <__aeabi_ddiv+0x350>
 8001df4:	2208      	movs	r2, #8
 8001df6:	469b      	mov	fp, r3
 8001df8:	2302      	movs	r3, #2
 8001dfa:	2500      	movs	r5, #0
 8001dfc:	4691      	mov	r9, r2
 8001dfe:	9300      	str	r3, [sp, #0]
 8001e00:	e693      	b.n	8001b2a <__aeabi_ddiv+0x4a>
 8001e02:	4651      	mov	r1, sl
 8001e04:	4321      	orrs	r1, r4
 8001e06:	d109      	bne.n	8001e1c <__aeabi_ddiv+0x33c>
 8001e08:	2302      	movs	r3, #2
 8001e0a:	464a      	mov	r2, r9
 8001e0c:	431a      	orrs	r2, r3
 8001e0e:	4b18      	ldr	r3, [pc, #96]	; (8001e70 <__aeabi_ddiv+0x390>)
 8001e10:	4691      	mov	r9, r2
 8001e12:	469c      	mov	ip, r3
 8001e14:	2400      	movs	r4, #0
 8001e16:	2002      	movs	r0, #2
 8001e18:	44e3      	add	fp, ip
 8001e1a:	e6a1      	b.n	8001b60 <__aeabi_ddiv+0x80>
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	464a      	mov	r2, r9
 8001e20:	431a      	orrs	r2, r3
 8001e22:	4b13      	ldr	r3, [pc, #76]	; (8001e70 <__aeabi_ddiv+0x390>)
 8001e24:	4691      	mov	r9, r2
 8001e26:	469c      	mov	ip, r3
 8001e28:	4651      	mov	r1, sl
 8001e2a:	2003      	movs	r0, #3
 8001e2c:	44e3      	add	fp, ip
 8001e2e:	e697      	b.n	8001b60 <__aeabi_ddiv+0x80>
 8001e30:	220c      	movs	r2, #12
 8001e32:	469b      	mov	fp, r3
 8001e34:	2303      	movs	r3, #3
 8001e36:	46a0      	mov	r8, r4
 8001e38:	4691      	mov	r9, r2
 8001e3a:	9300      	str	r3, [sp, #0]
 8001e3c:	e675      	b.n	8001b2a <__aeabi_ddiv+0x4a>
 8001e3e:	2304      	movs	r3, #4
 8001e40:	4699      	mov	r9, r3
 8001e42:	2300      	movs	r3, #0
 8001e44:	469b      	mov	fp, r3
 8001e46:	3301      	adds	r3, #1
 8001e48:	2500      	movs	r5, #0
 8001e4a:	9300      	str	r3, [sp, #0]
 8001e4c:	e66d      	b.n	8001b2a <__aeabi_ddiv+0x4a>
 8001e4e:	46c0      	nop			; (mov r8, r8)
 8001e50:	000007ff 	.word	0x000007ff
 8001e54:	fffffc01 	.word	0xfffffc01
 8001e58:	080183a0 	.word	0x080183a0
 8001e5c:	000003ff 	.word	0x000003ff
 8001e60:	feffffff 	.word	0xfeffffff
 8001e64:	000007fe 	.word	0x000007fe
 8001e68:	000003f3 	.word	0x000003f3
 8001e6c:	fffffc0d 	.word	0xfffffc0d
 8001e70:	fffff801 	.word	0xfffff801
 8001e74:	464a      	mov	r2, r9
 8001e76:	2301      	movs	r3, #1
 8001e78:	431a      	orrs	r2, r3
 8001e7a:	4691      	mov	r9, r2
 8001e7c:	2400      	movs	r4, #0
 8001e7e:	2001      	movs	r0, #1
 8001e80:	e66e      	b.n	8001b60 <__aeabi_ddiv+0x80>
 8001e82:	2300      	movs	r3, #0
 8001e84:	2280      	movs	r2, #128	; 0x80
 8001e86:	469a      	mov	sl, r3
 8001e88:	2500      	movs	r5, #0
 8001e8a:	4b88      	ldr	r3, [pc, #544]	; (80020ac <__aeabi_ddiv+0x5cc>)
 8001e8c:	0312      	lsls	r2, r2, #12
 8001e8e:	e67e      	b.n	8001b8e <__aeabi_ddiv+0xae>
 8001e90:	2501      	movs	r5, #1
 8001e92:	426d      	negs	r5, r5
 8001e94:	2201      	movs	r2, #1
 8001e96:	1ad2      	subs	r2, r2, r3
 8001e98:	2a38      	cmp	r2, #56	; 0x38
 8001e9a:	dd00      	ble.n	8001e9e <__aeabi_ddiv+0x3be>
 8001e9c:	e674      	b.n	8001b88 <__aeabi_ddiv+0xa8>
 8001e9e:	2a1f      	cmp	r2, #31
 8001ea0:	dc00      	bgt.n	8001ea4 <__aeabi_ddiv+0x3c4>
 8001ea2:	e0bd      	b.n	8002020 <__aeabi_ddiv+0x540>
 8001ea4:	211f      	movs	r1, #31
 8001ea6:	4249      	negs	r1, r1
 8001ea8:	1acb      	subs	r3, r1, r3
 8001eaa:	4641      	mov	r1, r8
 8001eac:	40d9      	lsrs	r1, r3
 8001eae:	000b      	movs	r3, r1
 8001eb0:	2a20      	cmp	r2, #32
 8001eb2:	d004      	beq.n	8001ebe <__aeabi_ddiv+0x3de>
 8001eb4:	4641      	mov	r1, r8
 8001eb6:	4a7e      	ldr	r2, [pc, #504]	; (80020b0 <__aeabi_ddiv+0x5d0>)
 8001eb8:	445a      	add	r2, fp
 8001eba:	4091      	lsls	r1, r2
 8001ebc:	430d      	orrs	r5, r1
 8001ebe:	0029      	movs	r1, r5
 8001ec0:	1e4a      	subs	r2, r1, #1
 8001ec2:	4191      	sbcs	r1, r2
 8001ec4:	4319      	orrs	r1, r3
 8001ec6:	2307      	movs	r3, #7
 8001ec8:	001d      	movs	r5, r3
 8001eca:	2200      	movs	r2, #0
 8001ecc:	400d      	ands	r5, r1
 8001ece:	420b      	tst	r3, r1
 8001ed0:	d100      	bne.n	8001ed4 <__aeabi_ddiv+0x3f4>
 8001ed2:	e0d0      	b.n	8002076 <__aeabi_ddiv+0x596>
 8001ed4:	220f      	movs	r2, #15
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	400a      	ands	r2, r1
 8001eda:	2a04      	cmp	r2, #4
 8001edc:	d100      	bne.n	8001ee0 <__aeabi_ddiv+0x400>
 8001ede:	e0c7      	b.n	8002070 <__aeabi_ddiv+0x590>
 8001ee0:	1d0a      	adds	r2, r1, #4
 8001ee2:	428a      	cmp	r2, r1
 8001ee4:	4189      	sbcs	r1, r1
 8001ee6:	4249      	negs	r1, r1
 8001ee8:	185b      	adds	r3, r3, r1
 8001eea:	0011      	movs	r1, r2
 8001eec:	021a      	lsls	r2, r3, #8
 8001eee:	d400      	bmi.n	8001ef2 <__aeabi_ddiv+0x412>
 8001ef0:	e0be      	b.n	8002070 <__aeabi_ddiv+0x590>
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2500      	movs	r5, #0
 8001ef8:	e649      	b.n	8001b8e <__aeabi_ddiv+0xae>
 8001efa:	2280      	movs	r2, #128	; 0x80
 8001efc:	4643      	mov	r3, r8
 8001efe:	0312      	lsls	r2, r2, #12
 8001f00:	4213      	tst	r3, r2
 8001f02:	d008      	beq.n	8001f16 <__aeabi_ddiv+0x436>
 8001f04:	4214      	tst	r4, r2
 8001f06:	d106      	bne.n	8001f16 <__aeabi_ddiv+0x436>
 8001f08:	4322      	orrs	r2, r4
 8001f0a:	0312      	lsls	r2, r2, #12
 8001f0c:	46ba      	mov	sl, r7
 8001f0e:	000d      	movs	r5, r1
 8001f10:	4b66      	ldr	r3, [pc, #408]	; (80020ac <__aeabi_ddiv+0x5cc>)
 8001f12:	0b12      	lsrs	r2, r2, #12
 8001f14:	e63b      	b.n	8001b8e <__aeabi_ddiv+0xae>
 8001f16:	2280      	movs	r2, #128	; 0x80
 8001f18:	4643      	mov	r3, r8
 8001f1a:	0312      	lsls	r2, r2, #12
 8001f1c:	431a      	orrs	r2, r3
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	46b2      	mov	sl, r6
 8001f22:	4b62      	ldr	r3, [pc, #392]	; (80020ac <__aeabi_ddiv+0x5cc>)
 8001f24:	0b12      	lsrs	r2, r2, #12
 8001f26:	e632      	b.n	8001b8e <__aeabi_ddiv+0xae>
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d100      	bne.n	8001f2e <__aeabi_ddiv+0x44e>
 8001f2c:	e702      	b.n	8001d34 <__aeabi_ddiv+0x254>
 8001f2e:	19a6      	adds	r6, r4, r6
 8001f30:	1e6a      	subs	r2, r5, #1
 8001f32:	42a6      	cmp	r6, r4
 8001f34:	d200      	bcs.n	8001f38 <__aeabi_ddiv+0x458>
 8001f36:	e089      	b.n	800204c <__aeabi_ddiv+0x56c>
 8001f38:	4286      	cmp	r6, r0
 8001f3a:	d200      	bcs.n	8001f3e <__aeabi_ddiv+0x45e>
 8001f3c:	e09f      	b.n	800207e <__aeabi_ddiv+0x59e>
 8001f3e:	d100      	bne.n	8001f42 <__aeabi_ddiv+0x462>
 8001f40:	e0af      	b.n	80020a2 <__aeabi_ddiv+0x5c2>
 8001f42:	0015      	movs	r5, r2
 8001f44:	e6f4      	b.n	8001d30 <__aeabi_ddiv+0x250>
 8001f46:	42a9      	cmp	r1, r5
 8001f48:	d900      	bls.n	8001f4c <__aeabi_ddiv+0x46c>
 8001f4a:	e63c      	b.n	8001bc6 <__aeabi_ddiv+0xe6>
 8001f4c:	4643      	mov	r3, r8
 8001f4e:	07de      	lsls	r6, r3, #31
 8001f50:	0858      	lsrs	r0, r3, #1
 8001f52:	086b      	lsrs	r3, r5, #1
 8001f54:	431e      	orrs	r6, r3
 8001f56:	07ed      	lsls	r5, r5, #31
 8001f58:	e63c      	b.n	8001bd4 <__aeabi_ddiv+0xf4>
 8001f5a:	f001 f977 	bl	800324c <__clzsi2>
 8001f5e:	0001      	movs	r1, r0
 8001f60:	0002      	movs	r2, r0
 8001f62:	3115      	adds	r1, #21
 8001f64:	3220      	adds	r2, #32
 8001f66:	291c      	cmp	r1, #28
 8001f68:	dc00      	bgt.n	8001f6c <__aeabi_ddiv+0x48c>
 8001f6a:	e72c      	b.n	8001dc6 <__aeabi_ddiv+0x2e6>
 8001f6c:	464b      	mov	r3, r9
 8001f6e:	3808      	subs	r0, #8
 8001f70:	4083      	lsls	r3, r0
 8001f72:	2500      	movs	r5, #0
 8001f74:	4698      	mov	r8, r3
 8001f76:	e732      	b.n	8001dde <__aeabi_ddiv+0x2fe>
 8001f78:	f001 f968 	bl	800324c <__clzsi2>
 8001f7c:	0003      	movs	r3, r0
 8001f7e:	001a      	movs	r2, r3
 8001f80:	3215      	adds	r2, #21
 8001f82:	3020      	adds	r0, #32
 8001f84:	2a1c      	cmp	r2, #28
 8001f86:	dc00      	bgt.n	8001f8a <__aeabi_ddiv+0x4aa>
 8001f88:	e6ff      	b.n	8001d8a <__aeabi_ddiv+0x2aa>
 8001f8a:	4654      	mov	r4, sl
 8001f8c:	3b08      	subs	r3, #8
 8001f8e:	2100      	movs	r1, #0
 8001f90:	409c      	lsls	r4, r3
 8001f92:	e705      	b.n	8001da0 <__aeabi_ddiv+0x2c0>
 8001f94:	1936      	adds	r6, r6, r4
 8001f96:	3b01      	subs	r3, #1
 8001f98:	42b4      	cmp	r4, r6
 8001f9a:	d900      	bls.n	8001f9e <__aeabi_ddiv+0x4be>
 8001f9c:	e6a6      	b.n	8001cec <__aeabi_ddiv+0x20c>
 8001f9e:	42b2      	cmp	r2, r6
 8001fa0:	d800      	bhi.n	8001fa4 <__aeabi_ddiv+0x4c4>
 8001fa2:	e6a3      	b.n	8001cec <__aeabi_ddiv+0x20c>
 8001fa4:	1e83      	subs	r3, r0, #2
 8001fa6:	1936      	adds	r6, r6, r4
 8001fa8:	e6a0      	b.n	8001cec <__aeabi_ddiv+0x20c>
 8001faa:	1909      	adds	r1, r1, r4
 8001fac:	3d01      	subs	r5, #1
 8001fae:	428c      	cmp	r4, r1
 8001fb0:	d900      	bls.n	8001fb4 <__aeabi_ddiv+0x4d4>
 8001fb2:	e68d      	b.n	8001cd0 <__aeabi_ddiv+0x1f0>
 8001fb4:	428a      	cmp	r2, r1
 8001fb6:	d800      	bhi.n	8001fba <__aeabi_ddiv+0x4da>
 8001fb8:	e68a      	b.n	8001cd0 <__aeabi_ddiv+0x1f0>
 8001fba:	1e85      	subs	r5, r0, #2
 8001fbc:	1909      	adds	r1, r1, r4
 8001fbe:	e687      	b.n	8001cd0 <__aeabi_ddiv+0x1f0>
 8001fc0:	220f      	movs	r2, #15
 8001fc2:	402a      	ands	r2, r5
 8001fc4:	2a04      	cmp	r2, #4
 8001fc6:	d100      	bne.n	8001fca <__aeabi_ddiv+0x4ea>
 8001fc8:	e6bc      	b.n	8001d44 <__aeabi_ddiv+0x264>
 8001fca:	1d29      	adds	r1, r5, #4
 8001fcc:	42a9      	cmp	r1, r5
 8001fce:	41ad      	sbcs	r5, r5
 8001fd0:	426d      	negs	r5, r5
 8001fd2:	08c9      	lsrs	r1, r1, #3
 8001fd4:	44a8      	add	r8, r5
 8001fd6:	e6b6      	b.n	8001d46 <__aeabi_ddiv+0x266>
 8001fd8:	42af      	cmp	r7, r5
 8001fda:	d900      	bls.n	8001fde <__aeabi_ddiv+0x4fe>
 8001fdc:	e662      	b.n	8001ca4 <__aeabi_ddiv+0x1c4>
 8001fde:	4281      	cmp	r1, r0
 8001fe0:	d804      	bhi.n	8001fec <__aeabi_ddiv+0x50c>
 8001fe2:	d000      	beq.n	8001fe6 <__aeabi_ddiv+0x506>
 8001fe4:	e65e      	b.n	8001ca4 <__aeabi_ddiv+0x1c4>
 8001fe6:	42ae      	cmp	r6, r5
 8001fe8:	d800      	bhi.n	8001fec <__aeabi_ddiv+0x50c>
 8001fea:	e65b      	b.n	8001ca4 <__aeabi_ddiv+0x1c4>
 8001fec:	2302      	movs	r3, #2
 8001fee:	425b      	negs	r3, r3
 8001ff0:	469c      	mov	ip, r3
 8001ff2:	9b00      	ldr	r3, [sp, #0]
 8001ff4:	44e0      	add	r8, ip
 8001ff6:	469c      	mov	ip, r3
 8001ff8:	4465      	add	r5, ip
 8001ffa:	429d      	cmp	r5, r3
 8001ffc:	419b      	sbcs	r3, r3
 8001ffe:	425b      	negs	r3, r3
 8002000:	191b      	adds	r3, r3, r4
 8002002:	18c0      	adds	r0, r0, r3
 8002004:	e64f      	b.n	8001ca6 <__aeabi_ddiv+0x1c6>
 8002006:	42b2      	cmp	r2, r6
 8002008:	d800      	bhi.n	800200c <__aeabi_ddiv+0x52c>
 800200a:	e612      	b.n	8001c32 <__aeabi_ddiv+0x152>
 800200c:	1e83      	subs	r3, r0, #2
 800200e:	1936      	adds	r6, r6, r4
 8002010:	e60f      	b.n	8001c32 <__aeabi_ddiv+0x152>
 8002012:	428a      	cmp	r2, r1
 8002014:	d800      	bhi.n	8002018 <__aeabi_ddiv+0x538>
 8002016:	e5fa      	b.n	8001c0e <__aeabi_ddiv+0x12e>
 8002018:	1e83      	subs	r3, r0, #2
 800201a:	4698      	mov	r8, r3
 800201c:	1909      	adds	r1, r1, r4
 800201e:	e5f6      	b.n	8001c0e <__aeabi_ddiv+0x12e>
 8002020:	4b24      	ldr	r3, [pc, #144]	; (80020b4 <__aeabi_ddiv+0x5d4>)
 8002022:	0028      	movs	r0, r5
 8002024:	445b      	add	r3, fp
 8002026:	4641      	mov	r1, r8
 8002028:	409d      	lsls	r5, r3
 800202a:	4099      	lsls	r1, r3
 800202c:	40d0      	lsrs	r0, r2
 800202e:	1e6b      	subs	r3, r5, #1
 8002030:	419d      	sbcs	r5, r3
 8002032:	4643      	mov	r3, r8
 8002034:	4301      	orrs	r1, r0
 8002036:	4329      	orrs	r1, r5
 8002038:	40d3      	lsrs	r3, r2
 800203a:	074a      	lsls	r2, r1, #29
 800203c:	d100      	bne.n	8002040 <__aeabi_ddiv+0x560>
 800203e:	e755      	b.n	8001eec <__aeabi_ddiv+0x40c>
 8002040:	220f      	movs	r2, #15
 8002042:	400a      	ands	r2, r1
 8002044:	2a04      	cmp	r2, #4
 8002046:	d000      	beq.n	800204a <__aeabi_ddiv+0x56a>
 8002048:	e74a      	b.n	8001ee0 <__aeabi_ddiv+0x400>
 800204a:	e74f      	b.n	8001eec <__aeabi_ddiv+0x40c>
 800204c:	0015      	movs	r5, r2
 800204e:	4286      	cmp	r6, r0
 8002050:	d000      	beq.n	8002054 <__aeabi_ddiv+0x574>
 8002052:	e66d      	b.n	8001d30 <__aeabi_ddiv+0x250>
 8002054:	9a00      	ldr	r2, [sp, #0]
 8002056:	429a      	cmp	r2, r3
 8002058:	d000      	beq.n	800205c <__aeabi_ddiv+0x57c>
 800205a:	e669      	b.n	8001d30 <__aeabi_ddiv+0x250>
 800205c:	e66a      	b.n	8001d34 <__aeabi_ddiv+0x254>
 800205e:	4b16      	ldr	r3, [pc, #88]	; (80020b8 <__aeabi_ddiv+0x5d8>)
 8002060:	445b      	add	r3, fp
 8002062:	2b00      	cmp	r3, #0
 8002064:	dc00      	bgt.n	8002068 <__aeabi_ddiv+0x588>
 8002066:	e713      	b.n	8001e90 <__aeabi_ddiv+0x3b0>
 8002068:	2501      	movs	r5, #1
 800206a:	2100      	movs	r1, #0
 800206c:	44a8      	add	r8, r5
 800206e:	e66a      	b.n	8001d46 <__aeabi_ddiv+0x266>
 8002070:	075d      	lsls	r5, r3, #29
 8002072:	025b      	lsls	r3, r3, #9
 8002074:	0b1a      	lsrs	r2, r3, #12
 8002076:	08c9      	lsrs	r1, r1, #3
 8002078:	2300      	movs	r3, #0
 800207a:	430d      	orrs	r5, r1
 800207c:	e587      	b.n	8001b8e <__aeabi_ddiv+0xae>
 800207e:	9900      	ldr	r1, [sp, #0]
 8002080:	3d02      	subs	r5, #2
 8002082:	004a      	lsls	r2, r1, #1
 8002084:	428a      	cmp	r2, r1
 8002086:	41bf      	sbcs	r7, r7
 8002088:	427f      	negs	r7, r7
 800208a:	193f      	adds	r7, r7, r4
 800208c:	19f6      	adds	r6, r6, r7
 800208e:	9200      	str	r2, [sp, #0]
 8002090:	e7dd      	b.n	800204e <__aeabi_ddiv+0x56e>
 8002092:	2280      	movs	r2, #128	; 0x80
 8002094:	4643      	mov	r3, r8
 8002096:	0312      	lsls	r2, r2, #12
 8002098:	431a      	orrs	r2, r3
 800209a:	0312      	lsls	r2, r2, #12
 800209c:	4b03      	ldr	r3, [pc, #12]	; (80020ac <__aeabi_ddiv+0x5cc>)
 800209e:	0b12      	lsrs	r2, r2, #12
 80020a0:	e575      	b.n	8001b8e <__aeabi_ddiv+0xae>
 80020a2:	9900      	ldr	r1, [sp, #0]
 80020a4:	4299      	cmp	r1, r3
 80020a6:	d3ea      	bcc.n	800207e <__aeabi_ddiv+0x59e>
 80020a8:	0015      	movs	r5, r2
 80020aa:	e7d3      	b.n	8002054 <__aeabi_ddiv+0x574>
 80020ac:	000007ff 	.word	0x000007ff
 80020b0:	0000043e 	.word	0x0000043e
 80020b4:	0000041e 	.word	0x0000041e
 80020b8:	000003ff 	.word	0x000003ff

080020bc <__eqdf2>:
 80020bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020be:	464e      	mov	r6, r9
 80020c0:	4645      	mov	r5, r8
 80020c2:	46de      	mov	lr, fp
 80020c4:	4657      	mov	r7, sl
 80020c6:	4690      	mov	r8, r2
 80020c8:	b5e0      	push	{r5, r6, r7, lr}
 80020ca:	0017      	movs	r7, r2
 80020cc:	031a      	lsls	r2, r3, #12
 80020ce:	0b12      	lsrs	r2, r2, #12
 80020d0:	0005      	movs	r5, r0
 80020d2:	4684      	mov	ip, r0
 80020d4:	4819      	ldr	r0, [pc, #100]	; (800213c <__eqdf2+0x80>)
 80020d6:	030e      	lsls	r6, r1, #12
 80020d8:	004c      	lsls	r4, r1, #1
 80020da:	4691      	mov	r9, r2
 80020dc:	005a      	lsls	r2, r3, #1
 80020de:	0fdb      	lsrs	r3, r3, #31
 80020e0:	469b      	mov	fp, r3
 80020e2:	0b36      	lsrs	r6, r6, #12
 80020e4:	0d64      	lsrs	r4, r4, #21
 80020e6:	0fc9      	lsrs	r1, r1, #31
 80020e8:	0d52      	lsrs	r2, r2, #21
 80020ea:	4284      	cmp	r4, r0
 80020ec:	d019      	beq.n	8002122 <__eqdf2+0x66>
 80020ee:	4282      	cmp	r2, r0
 80020f0:	d010      	beq.n	8002114 <__eqdf2+0x58>
 80020f2:	2001      	movs	r0, #1
 80020f4:	4294      	cmp	r4, r2
 80020f6:	d10e      	bne.n	8002116 <__eqdf2+0x5a>
 80020f8:	454e      	cmp	r6, r9
 80020fa:	d10c      	bne.n	8002116 <__eqdf2+0x5a>
 80020fc:	2001      	movs	r0, #1
 80020fe:	45c4      	cmp	ip, r8
 8002100:	d109      	bne.n	8002116 <__eqdf2+0x5a>
 8002102:	4559      	cmp	r1, fp
 8002104:	d017      	beq.n	8002136 <__eqdf2+0x7a>
 8002106:	2c00      	cmp	r4, #0
 8002108:	d105      	bne.n	8002116 <__eqdf2+0x5a>
 800210a:	0030      	movs	r0, r6
 800210c:	4328      	orrs	r0, r5
 800210e:	1e43      	subs	r3, r0, #1
 8002110:	4198      	sbcs	r0, r3
 8002112:	e000      	b.n	8002116 <__eqdf2+0x5a>
 8002114:	2001      	movs	r0, #1
 8002116:	bcf0      	pop	{r4, r5, r6, r7}
 8002118:	46bb      	mov	fp, r7
 800211a:	46b2      	mov	sl, r6
 800211c:	46a9      	mov	r9, r5
 800211e:	46a0      	mov	r8, r4
 8002120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002122:	0033      	movs	r3, r6
 8002124:	2001      	movs	r0, #1
 8002126:	432b      	orrs	r3, r5
 8002128:	d1f5      	bne.n	8002116 <__eqdf2+0x5a>
 800212a:	42a2      	cmp	r2, r4
 800212c:	d1f3      	bne.n	8002116 <__eqdf2+0x5a>
 800212e:	464b      	mov	r3, r9
 8002130:	433b      	orrs	r3, r7
 8002132:	d1f0      	bne.n	8002116 <__eqdf2+0x5a>
 8002134:	e7e2      	b.n	80020fc <__eqdf2+0x40>
 8002136:	2000      	movs	r0, #0
 8002138:	e7ed      	b.n	8002116 <__eqdf2+0x5a>
 800213a:	46c0      	nop			; (mov r8, r8)
 800213c:	000007ff 	.word	0x000007ff

08002140 <__gedf2>:
 8002140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002142:	4647      	mov	r7, r8
 8002144:	46ce      	mov	lr, r9
 8002146:	0004      	movs	r4, r0
 8002148:	0018      	movs	r0, r3
 800214a:	0016      	movs	r6, r2
 800214c:	031b      	lsls	r3, r3, #12
 800214e:	0b1b      	lsrs	r3, r3, #12
 8002150:	4d2d      	ldr	r5, [pc, #180]	; (8002208 <__gedf2+0xc8>)
 8002152:	004a      	lsls	r2, r1, #1
 8002154:	4699      	mov	r9, r3
 8002156:	b580      	push	{r7, lr}
 8002158:	0043      	lsls	r3, r0, #1
 800215a:	030f      	lsls	r7, r1, #12
 800215c:	46a4      	mov	ip, r4
 800215e:	46b0      	mov	r8, r6
 8002160:	0b3f      	lsrs	r7, r7, #12
 8002162:	0d52      	lsrs	r2, r2, #21
 8002164:	0fc9      	lsrs	r1, r1, #31
 8002166:	0d5b      	lsrs	r3, r3, #21
 8002168:	0fc0      	lsrs	r0, r0, #31
 800216a:	42aa      	cmp	r2, r5
 800216c:	d021      	beq.n	80021b2 <__gedf2+0x72>
 800216e:	42ab      	cmp	r3, r5
 8002170:	d013      	beq.n	800219a <__gedf2+0x5a>
 8002172:	2a00      	cmp	r2, #0
 8002174:	d122      	bne.n	80021bc <__gedf2+0x7c>
 8002176:	433c      	orrs	r4, r7
 8002178:	2b00      	cmp	r3, #0
 800217a:	d102      	bne.n	8002182 <__gedf2+0x42>
 800217c:	464d      	mov	r5, r9
 800217e:	432e      	orrs	r6, r5
 8002180:	d022      	beq.n	80021c8 <__gedf2+0x88>
 8002182:	2c00      	cmp	r4, #0
 8002184:	d010      	beq.n	80021a8 <__gedf2+0x68>
 8002186:	4281      	cmp	r1, r0
 8002188:	d022      	beq.n	80021d0 <__gedf2+0x90>
 800218a:	2002      	movs	r0, #2
 800218c:	3901      	subs	r1, #1
 800218e:	4008      	ands	r0, r1
 8002190:	3801      	subs	r0, #1
 8002192:	bcc0      	pop	{r6, r7}
 8002194:	46b9      	mov	r9, r7
 8002196:	46b0      	mov	r8, r6
 8002198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800219a:	464d      	mov	r5, r9
 800219c:	432e      	orrs	r6, r5
 800219e:	d129      	bne.n	80021f4 <__gedf2+0xb4>
 80021a0:	2a00      	cmp	r2, #0
 80021a2:	d1f0      	bne.n	8002186 <__gedf2+0x46>
 80021a4:	433c      	orrs	r4, r7
 80021a6:	d1ee      	bne.n	8002186 <__gedf2+0x46>
 80021a8:	2800      	cmp	r0, #0
 80021aa:	d1f2      	bne.n	8002192 <__gedf2+0x52>
 80021ac:	2001      	movs	r0, #1
 80021ae:	4240      	negs	r0, r0
 80021b0:	e7ef      	b.n	8002192 <__gedf2+0x52>
 80021b2:	003d      	movs	r5, r7
 80021b4:	4325      	orrs	r5, r4
 80021b6:	d11d      	bne.n	80021f4 <__gedf2+0xb4>
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d0ee      	beq.n	800219a <__gedf2+0x5a>
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d1e2      	bne.n	8002186 <__gedf2+0x46>
 80021c0:	464c      	mov	r4, r9
 80021c2:	4326      	orrs	r6, r4
 80021c4:	d1df      	bne.n	8002186 <__gedf2+0x46>
 80021c6:	e7e0      	b.n	800218a <__gedf2+0x4a>
 80021c8:	2000      	movs	r0, #0
 80021ca:	2c00      	cmp	r4, #0
 80021cc:	d0e1      	beq.n	8002192 <__gedf2+0x52>
 80021ce:	e7dc      	b.n	800218a <__gedf2+0x4a>
 80021d0:	429a      	cmp	r2, r3
 80021d2:	dc0a      	bgt.n	80021ea <__gedf2+0xaa>
 80021d4:	dbe8      	blt.n	80021a8 <__gedf2+0x68>
 80021d6:	454f      	cmp	r7, r9
 80021d8:	d8d7      	bhi.n	800218a <__gedf2+0x4a>
 80021da:	d00e      	beq.n	80021fa <__gedf2+0xba>
 80021dc:	2000      	movs	r0, #0
 80021de:	454f      	cmp	r7, r9
 80021e0:	d2d7      	bcs.n	8002192 <__gedf2+0x52>
 80021e2:	2900      	cmp	r1, #0
 80021e4:	d0e2      	beq.n	80021ac <__gedf2+0x6c>
 80021e6:	0008      	movs	r0, r1
 80021e8:	e7d3      	b.n	8002192 <__gedf2+0x52>
 80021ea:	4243      	negs	r3, r0
 80021ec:	4158      	adcs	r0, r3
 80021ee:	0040      	lsls	r0, r0, #1
 80021f0:	3801      	subs	r0, #1
 80021f2:	e7ce      	b.n	8002192 <__gedf2+0x52>
 80021f4:	2002      	movs	r0, #2
 80021f6:	4240      	negs	r0, r0
 80021f8:	e7cb      	b.n	8002192 <__gedf2+0x52>
 80021fa:	45c4      	cmp	ip, r8
 80021fc:	d8c5      	bhi.n	800218a <__gedf2+0x4a>
 80021fe:	2000      	movs	r0, #0
 8002200:	45c4      	cmp	ip, r8
 8002202:	d2c6      	bcs.n	8002192 <__gedf2+0x52>
 8002204:	e7ed      	b.n	80021e2 <__gedf2+0xa2>
 8002206:	46c0      	nop			; (mov r8, r8)
 8002208:	000007ff 	.word	0x000007ff

0800220c <__ledf2>:
 800220c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800220e:	4647      	mov	r7, r8
 8002210:	46ce      	mov	lr, r9
 8002212:	0004      	movs	r4, r0
 8002214:	0018      	movs	r0, r3
 8002216:	0016      	movs	r6, r2
 8002218:	031b      	lsls	r3, r3, #12
 800221a:	0b1b      	lsrs	r3, r3, #12
 800221c:	4d2c      	ldr	r5, [pc, #176]	; (80022d0 <__ledf2+0xc4>)
 800221e:	004a      	lsls	r2, r1, #1
 8002220:	4699      	mov	r9, r3
 8002222:	b580      	push	{r7, lr}
 8002224:	0043      	lsls	r3, r0, #1
 8002226:	030f      	lsls	r7, r1, #12
 8002228:	46a4      	mov	ip, r4
 800222a:	46b0      	mov	r8, r6
 800222c:	0b3f      	lsrs	r7, r7, #12
 800222e:	0d52      	lsrs	r2, r2, #21
 8002230:	0fc9      	lsrs	r1, r1, #31
 8002232:	0d5b      	lsrs	r3, r3, #21
 8002234:	0fc0      	lsrs	r0, r0, #31
 8002236:	42aa      	cmp	r2, r5
 8002238:	d00d      	beq.n	8002256 <__ledf2+0x4a>
 800223a:	42ab      	cmp	r3, r5
 800223c:	d010      	beq.n	8002260 <__ledf2+0x54>
 800223e:	2a00      	cmp	r2, #0
 8002240:	d127      	bne.n	8002292 <__ledf2+0x86>
 8002242:	433c      	orrs	r4, r7
 8002244:	2b00      	cmp	r3, #0
 8002246:	d111      	bne.n	800226c <__ledf2+0x60>
 8002248:	464d      	mov	r5, r9
 800224a:	432e      	orrs	r6, r5
 800224c:	d10e      	bne.n	800226c <__ledf2+0x60>
 800224e:	2000      	movs	r0, #0
 8002250:	2c00      	cmp	r4, #0
 8002252:	d015      	beq.n	8002280 <__ledf2+0x74>
 8002254:	e00e      	b.n	8002274 <__ledf2+0x68>
 8002256:	003d      	movs	r5, r7
 8002258:	4325      	orrs	r5, r4
 800225a:	d110      	bne.n	800227e <__ledf2+0x72>
 800225c:	4293      	cmp	r3, r2
 800225e:	d118      	bne.n	8002292 <__ledf2+0x86>
 8002260:	464d      	mov	r5, r9
 8002262:	432e      	orrs	r6, r5
 8002264:	d10b      	bne.n	800227e <__ledf2+0x72>
 8002266:	2a00      	cmp	r2, #0
 8002268:	d102      	bne.n	8002270 <__ledf2+0x64>
 800226a:	433c      	orrs	r4, r7
 800226c:	2c00      	cmp	r4, #0
 800226e:	d00b      	beq.n	8002288 <__ledf2+0x7c>
 8002270:	4281      	cmp	r1, r0
 8002272:	d014      	beq.n	800229e <__ledf2+0x92>
 8002274:	2002      	movs	r0, #2
 8002276:	3901      	subs	r1, #1
 8002278:	4008      	ands	r0, r1
 800227a:	3801      	subs	r0, #1
 800227c:	e000      	b.n	8002280 <__ledf2+0x74>
 800227e:	2002      	movs	r0, #2
 8002280:	bcc0      	pop	{r6, r7}
 8002282:	46b9      	mov	r9, r7
 8002284:	46b0      	mov	r8, r6
 8002286:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002288:	2800      	cmp	r0, #0
 800228a:	d1f9      	bne.n	8002280 <__ledf2+0x74>
 800228c:	2001      	movs	r0, #1
 800228e:	4240      	negs	r0, r0
 8002290:	e7f6      	b.n	8002280 <__ledf2+0x74>
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1ec      	bne.n	8002270 <__ledf2+0x64>
 8002296:	464c      	mov	r4, r9
 8002298:	4326      	orrs	r6, r4
 800229a:	d1e9      	bne.n	8002270 <__ledf2+0x64>
 800229c:	e7ea      	b.n	8002274 <__ledf2+0x68>
 800229e:	429a      	cmp	r2, r3
 80022a0:	dd04      	ble.n	80022ac <__ledf2+0xa0>
 80022a2:	4243      	negs	r3, r0
 80022a4:	4158      	adcs	r0, r3
 80022a6:	0040      	lsls	r0, r0, #1
 80022a8:	3801      	subs	r0, #1
 80022aa:	e7e9      	b.n	8002280 <__ledf2+0x74>
 80022ac:	429a      	cmp	r2, r3
 80022ae:	dbeb      	blt.n	8002288 <__ledf2+0x7c>
 80022b0:	454f      	cmp	r7, r9
 80022b2:	d8df      	bhi.n	8002274 <__ledf2+0x68>
 80022b4:	d006      	beq.n	80022c4 <__ledf2+0xb8>
 80022b6:	2000      	movs	r0, #0
 80022b8:	454f      	cmp	r7, r9
 80022ba:	d2e1      	bcs.n	8002280 <__ledf2+0x74>
 80022bc:	2900      	cmp	r1, #0
 80022be:	d0e5      	beq.n	800228c <__ledf2+0x80>
 80022c0:	0008      	movs	r0, r1
 80022c2:	e7dd      	b.n	8002280 <__ledf2+0x74>
 80022c4:	45c4      	cmp	ip, r8
 80022c6:	d8d5      	bhi.n	8002274 <__ledf2+0x68>
 80022c8:	2000      	movs	r0, #0
 80022ca:	45c4      	cmp	ip, r8
 80022cc:	d2d8      	bcs.n	8002280 <__ledf2+0x74>
 80022ce:	e7f5      	b.n	80022bc <__ledf2+0xb0>
 80022d0:	000007ff 	.word	0x000007ff

080022d4 <__aeabi_dmul>:
 80022d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022d6:	4645      	mov	r5, r8
 80022d8:	46de      	mov	lr, fp
 80022da:	4657      	mov	r7, sl
 80022dc:	464e      	mov	r6, r9
 80022de:	b5e0      	push	{r5, r6, r7, lr}
 80022e0:	001f      	movs	r7, r3
 80022e2:	030b      	lsls	r3, r1, #12
 80022e4:	0b1b      	lsrs	r3, r3, #12
 80022e6:	469b      	mov	fp, r3
 80022e8:	004d      	lsls	r5, r1, #1
 80022ea:	0fcb      	lsrs	r3, r1, #31
 80022ec:	0004      	movs	r4, r0
 80022ee:	4691      	mov	r9, r2
 80022f0:	4698      	mov	r8, r3
 80022f2:	b087      	sub	sp, #28
 80022f4:	0d6d      	lsrs	r5, r5, #21
 80022f6:	d100      	bne.n	80022fa <__aeabi_dmul+0x26>
 80022f8:	e1cd      	b.n	8002696 <__aeabi_dmul+0x3c2>
 80022fa:	4bce      	ldr	r3, [pc, #824]	; (8002634 <__aeabi_dmul+0x360>)
 80022fc:	429d      	cmp	r5, r3
 80022fe:	d100      	bne.n	8002302 <__aeabi_dmul+0x2e>
 8002300:	e1e9      	b.n	80026d6 <__aeabi_dmul+0x402>
 8002302:	465a      	mov	r2, fp
 8002304:	0f43      	lsrs	r3, r0, #29
 8002306:	00d2      	lsls	r2, r2, #3
 8002308:	4313      	orrs	r3, r2
 800230a:	2280      	movs	r2, #128	; 0x80
 800230c:	0412      	lsls	r2, r2, #16
 800230e:	431a      	orrs	r2, r3
 8002310:	00c3      	lsls	r3, r0, #3
 8002312:	469a      	mov	sl, r3
 8002314:	4bc8      	ldr	r3, [pc, #800]	; (8002638 <__aeabi_dmul+0x364>)
 8002316:	4693      	mov	fp, r2
 8002318:	469c      	mov	ip, r3
 800231a:	2300      	movs	r3, #0
 800231c:	2600      	movs	r6, #0
 800231e:	4465      	add	r5, ip
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	033c      	lsls	r4, r7, #12
 8002324:	007b      	lsls	r3, r7, #1
 8002326:	4648      	mov	r0, r9
 8002328:	0b24      	lsrs	r4, r4, #12
 800232a:	0d5b      	lsrs	r3, r3, #21
 800232c:	0fff      	lsrs	r7, r7, #31
 800232e:	2b00      	cmp	r3, #0
 8002330:	d100      	bne.n	8002334 <__aeabi_dmul+0x60>
 8002332:	e189      	b.n	8002648 <__aeabi_dmul+0x374>
 8002334:	4abf      	ldr	r2, [pc, #764]	; (8002634 <__aeabi_dmul+0x360>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d019      	beq.n	800236e <__aeabi_dmul+0x9a>
 800233a:	0f42      	lsrs	r2, r0, #29
 800233c:	00e4      	lsls	r4, r4, #3
 800233e:	4322      	orrs	r2, r4
 8002340:	2480      	movs	r4, #128	; 0x80
 8002342:	0424      	lsls	r4, r4, #16
 8002344:	4314      	orrs	r4, r2
 8002346:	4abc      	ldr	r2, [pc, #752]	; (8002638 <__aeabi_dmul+0x364>)
 8002348:	2100      	movs	r1, #0
 800234a:	4694      	mov	ip, r2
 800234c:	4642      	mov	r2, r8
 800234e:	4463      	add	r3, ip
 8002350:	195b      	adds	r3, r3, r5
 8002352:	9301      	str	r3, [sp, #4]
 8002354:	9b01      	ldr	r3, [sp, #4]
 8002356:	407a      	eors	r2, r7
 8002358:	3301      	adds	r3, #1
 800235a:	00c0      	lsls	r0, r0, #3
 800235c:	b2d2      	uxtb	r2, r2
 800235e:	9302      	str	r3, [sp, #8]
 8002360:	2e0a      	cmp	r6, #10
 8002362:	dd1c      	ble.n	800239e <__aeabi_dmul+0xca>
 8002364:	003a      	movs	r2, r7
 8002366:	2e0b      	cmp	r6, #11
 8002368:	d05e      	beq.n	8002428 <__aeabi_dmul+0x154>
 800236a:	4647      	mov	r7, r8
 800236c:	e056      	b.n	800241c <__aeabi_dmul+0x148>
 800236e:	4649      	mov	r1, r9
 8002370:	4bb0      	ldr	r3, [pc, #704]	; (8002634 <__aeabi_dmul+0x360>)
 8002372:	4321      	orrs	r1, r4
 8002374:	18eb      	adds	r3, r5, r3
 8002376:	9301      	str	r3, [sp, #4]
 8002378:	2900      	cmp	r1, #0
 800237a:	d12a      	bne.n	80023d2 <__aeabi_dmul+0xfe>
 800237c:	2080      	movs	r0, #128	; 0x80
 800237e:	2202      	movs	r2, #2
 8002380:	0100      	lsls	r0, r0, #4
 8002382:	002b      	movs	r3, r5
 8002384:	4684      	mov	ip, r0
 8002386:	4316      	orrs	r6, r2
 8002388:	4642      	mov	r2, r8
 800238a:	4463      	add	r3, ip
 800238c:	407a      	eors	r2, r7
 800238e:	b2d2      	uxtb	r2, r2
 8002390:	9302      	str	r3, [sp, #8]
 8002392:	2e0a      	cmp	r6, #10
 8002394:	dd00      	ble.n	8002398 <__aeabi_dmul+0xc4>
 8002396:	e231      	b.n	80027fc <__aeabi_dmul+0x528>
 8002398:	2000      	movs	r0, #0
 800239a:	2400      	movs	r4, #0
 800239c:	2102      	movs	r1, #2
 800239e:	2e02      	cmp	r6, #2
 80023a0:	dc26      	bgt.n	80023f0 <__aeabi_dmul+0x11c>
 80023a2:	3e01      	subs	r6, #1
 80023a4:	2e01      	cmp	r6, #1
 80023a6:	d852      	bhi.n	800244e <__aeabi_dmul+0x17a>
 80023a8:	2902      	cmp	r1, #2
 80023aa:	d04c      	beq.n	8002446 <__aeabi_dmul+0x172>
 80023ac:	2901      	cmp	r1, #1
 80023ae:	d000      	beq.n	80023b2 <__aeabi_dmul+0xde>
 80023b0:	e118      	b.n	80025e4 <__aeabi_dmul+0x310>
 80023b2:	2300      	movs	r3, #0
 80023b4:	2400      	movs	r4, #0
 80023b6:	2500      	movs	r5, #0
 80023b8:	051b      	lsls	r3, r3, #20
 80023ba:	4323      	orrs	r3, r4
 80023bc:	07d2      	lsls	r2, r2, #31
 80023be:	4313      	orrs	r3, r2
 80023c0:	0028      	movs	r0, r5
 80023c2:	0019      	movs	r1, r3
 80023c4:	b007      	add	sp, #28
 80023c6:	bcf0      	pop	{r4, r5, r6, r7}
 80023c8:	46bb      	mov	fp, r7
 80023ca:	46b2      	mov	sl, r6
 80023cc:	46a9      	mov	r9, r5
 80023ce:	46a0      	mov	r8, r4
 80023d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023d2:	2180      	movs	r1, #128	; 0x80
 80023d4:	2203      	movs	r2, #3
 80023d6:	0109      	lsls	r1, r1, #4
 80023d8:	002b      	movs	r3, r5
 80023da:	468c      	mov	ip, r1
 80023dc:	4316      	orrs	r6, r2
 80023de:	4642      	mov	r2, r8
 80023e0:	4463      	add	r3, ip
 80023e2:	407a      	eors	r2, r7
 80023e4:	b2d2      	uxtb	r2, r2
 80023e6:	9302      	str	r3, [sp, #8]
 80023e8:	2e0a      	cmp	r6, #10
 80023ea:	dd00      	ble.n	80023ee <__aeabi_dmul+0x11a>
 80023ec:	e228      	b.n	8002840 <__aeabi_dmul+0x56c>
 80023ee:	2103      	movs	r1, #3
 80023f0:	2501      	movs	r5, #1
 80023f2:	40b5      	lsls	r5, r6
 80023f4:	46ac      	mov	ip, r5
 80023f6:	26a6      	movs	r6, #166	; 0xa6
 80023f8:	4663      	mov	r3, ip
 80023fa:	00f6      	lsls	r6, r6, #3
 80023fc:	4035      	ands	r5, r6
 80023fe:	4233      	tst	r3, r6
 8002400:	d10b      	bne.n	800241a <__aeabi_dmul+0x146>
 8002402:	2690      	movs	r6, #144	; 0x90
 8002404:	00b6      	lsls	r6, r6, #2
 8002406:	4233      	tst	r3, r6
 8002408:	d118      	bne.n	800243c <__aeabi_dmul+0x168>
 800240a:	3eb9      	subs	r6, #185	; 0xb9
 800240c:	3eff      	subs	r6, #255	; 0xff
 800240e:	421e      	tst	r6, r3
 8002410:	d01d      	beq.n	800244e <__aeabi_dmul+0x17a>
 8002412:	46a3      	mov	fp, r4
 8002414:	4682      	mov	sl, r0
 8002416:	9100      	str	r1, [sp, #0]
 8002418:	e000      	b.n	800241c <__aeabi_dmul+0x148>
 800241a:	0017      	movs	r7, r2
 800241c:	9900      	ldr	r1, [sp, #0]
 800241e:	003a      	movs	r2, r7
 8002420:	2902      	cmp	r1, #2
 8002422:	d010      	beq.n	8002446 <__aeabi_dmul+0x172>
 8002424:	465c      	mov	r4, fp
 8002426:	4650      	mov	r0, sl
 8002428:	2903      	cmp	r1, #3
 800242a:	d1bf      	bne.n	80023ac <__aeabi_dmul+0xd8>
 800242c:	2380      	movs	r3, #128	; 0x80
 800242e:	031b      	lsls	r3, r3, #12
 8002430:	431c      	orrs	r4, r3
 8002432:	0324      	lsls	r4, r4, #12
 8002434:	0005      	movs	r5, r0
 8002436:	4b7f      	ldr	r3, [pc, #508]	; (8002634 <__aeabi_dmul+0x360>)
 8002438:	0b24      	lsrs	r4, r4, #12
 800243a:	e7bd      	b.n	80023b8 <__aeabi_dmul+0xe4>
 800243c:	2480      	movs	r4, #128	; 0x80
 800243e:	2200      	movs	r2, #0
 8002440:	4b7c      	ldr	r3, [pc, #496]	; (8002634 <__aeabi_dmul+0x360>)
 8002442:	0324      	lsls	r4, r4, #12
 8002444:	e7b8      	b.n	80023b8 <__aeabi_dmul+0xe4>
 8002446:	2400      	movs	r4, #0
 8002448:	2500      	movs	r5, #0
 800244a:	4b7a      	ldr	r3, [pc, #488]	; (8002634 <__aeabi_dmul+0x360>)
 800244c:	e7b4      	b.n	80023b8 <__aeabi_dmul+0xe4>
 800244e:	4653      	mov	r3, sl
 8002450:	041e      	lsls	r6, r3, #16
 8002452:	0c36      	lsrs	r6, r6, #16
 8002454:	0c1f      	lsrs	r7, r3, #16
 8002456:	0033      	movs	r3, r6
 8002458:	0c01      	lsrs	r1, r0, #16
 800245a:	0400      	lsls	r0, r0, #16
 800245c:	0c00      	lsrs	r0, r0, #16
 800245e:	4343      	muls	r3, r0
 8002460:	4698      	mov	r8, r3
 8002462:	0003      	movs	r3, r0
 8002464:	437b      	muls	r3, r7
 8002466:	4699      	mov	r9, r3
 8002468:	0033      	movs	r3, r6
 800246a:	434b      	muls	r3, r1
 800246c:	469c      	mov	ip, r3
 800246e:	4643      	mov	r3, r8
 8002470:	000d      	movs	r5, r1
 8002472:	0c1b      	lsrs	r3, r3, #16
 8002474:	469a      	mov	sl, r3
 8002476:	437d      	muls	r5, r7
 8002478:	44cc      	add	ip, r9
 800247a:	44d4      	add	ip, sl
 800247c:	9500      	str	r5, [sp, #0]
 800247e:	45e1      	cmp	r9, ip
 8002480:	d904      	bls.n	800248c <__aeabi_dmul+0x1b8>
 8002482:	2380      	movs	r3, #128	; 0x80
 8002484:	025b      	lsls	r3, r3, #9
 8002486:	4699      	mov	r9, r3
 8002488:	444d      	add	r5, r9
 800248a:	9500      	str	r5, [sp, #0]
 800248c:	4663      	mov	r3, ip
 800248e:	0c1b      	lsrs	r3, r3, #16
 8002490:	001d      	movs	r5, r3
 8002492:	4663      	mov	r3, ip
 8002494:	041b      	lsls	r3, r3, #16
 8002496:	469c      	mov	ip, r3
 8002498:	4643      	mov	r3, r8
 800249a:	041b      	lsls	r3, r3, #16
 800249c:	0c1b      	lsrs	r3, r3, #16
 800249e:	4698      	mov	r8, r3
 80024a0:	4663      	mov	r3, ip
 80024a2:	4443      	add	r3, r8
 80024a4:	9303      	str	r3, [sp, #12]
 80024a6:	0c23      	lsrs	r3, r4, #16
 80024a8:	4698      	mov	r8, r3
 80024aa:	0033      	movs	r3, r6
 80024ac:	0424      	lsls	r4, r4, #16
 80024ae:	0c24      	lsrs	r4, r4, #16
 80024b0:	4363      	muls	r3, r4
 80024b2:	469c      	mov	ip, r3
 80024b4:	0023      	movs	r3, r4
 80024b6:	437b      	muls	r3, r7
 80024b8:	4699      	mov	r9, r3
 80024ba:	4643      	mov	r3, r8
 80024bc:	435e      	muls	r6, r3
 80024be:	435f      	muls	r7, r3
 80024c0:	444e      	add	r6, r9
 80024c2:	4663      	mov	r3, ip
 80024c4:	46b2      	mov	sl, r6
 80024c6:	0c1e      	lsrs	r6, r3, #16
 80024c8:	4456      	add	r6, sl
 80024ca:	45b1      	cmp	r9, r6
 80024cc:	d903      	bls.n	80024d6 <__aeabi_dmul+0x202>
 80024ce:	2380      	movs	r3, #128	; 0x80
 80024d0:	025b      	lsls	r3, r3, #9
 80024d2:	4699      	mov	r9, r3
 80024d4:	444f      	add	r7, r9
 80024d6:	0c33      	lsrs	r3, r6, #16
 80024d8:	4699      	mov	r9, r3
 80024da:	003b      	movs	r3, r7
 80024dc:	444b      	add	r3, r9
 80024de:	9305      	str	r3, [sp, #20]
 80024e0:	4663      	mov	r3, ip
 80024e2:	46ac      	mov	ip, r5
 80024e4:	041f      	lsls	r7, r3, #16
 80024e6:	0c3f      	lsrs	r7, r7, #16
 80024e8:	0436      	lsls	r6, r6, #16
 80024ea:	19f6      	adds	r6, r6, r7
 80024ec:	44b4      	add	ip, r6
 80024ee:	4663      	mov	r3, ip
 80024f0:	9304      	str	r3, [sp, #16]
 80024f2:	465b      	mov	r3, fp
 80024f4:	0c1b      	lsrs	r3, r3, #16
 80024f6:	469c      	mov	ip, r3
 80024f8:	465b      	mov	r3, fp
 80024fa:	041f      	lsls	r7, r3, #16
 80024fc:	0c3f      	lsrs	r7, r7, #16
 80024fe:	003b      	movs	r3, r7
 8002500:	4343      	muls	r3, r0
 8002502:	4699      	mov	r9, r3
 8002504:	4663      	mov	r3, ip
 8002506:	4343      	muls	r3, r0
 8002508:	469a      	mov	sl, r3
 800250a:	464b      	mov	r3, r9
 800250c:	4660      	mov	r0, ip
 800250e:	0c1b      	lsrs	r3, r3, #16
 8002510:	469b      	mov	fp, r3
 8002512:	4348      	muls	r0, r1
 8002514:	4379      	muls	r1, r7
 8002516:	4451      	add	r1, sl
 8002518:	4459      	add	r1, fp
 800251a:	458a      	cmp	sl, r1
 800251c:	d903      	bls.n	8002526 <__aeabi_dmul+0x252>
 800251e:	2380      	movs	r3, #128	; 0x80
 8002520:	025b      	lsls	r3, r3, #9
 8002522:	469a      	mov	sl, r3
 8002524:	4450      	add	r0, sl
 8002526:	0c0b      	lsrs	r3, r1, #16
 8002528:	469a      	mov	sl, r3
 800252a:	464b      	mov	r3, r9
 800252c:	041b      	lsls	r3, r3, #16
 800252e:	0c1b      	lsrs	r3, r3, #16
 8002530:	4699      	mov	r9, r3
 8002532:	003b      	movs	r3, r7
 8002534:	4363      	muls	r3, r4
 8002536:	0409      	lsls	r1, r1, #16
 8002538:	4645      	mov	r5, r8
 800253a:	4449      	add	r1, r9
 800253c:	4699      	mov	r9, r3
 800253e:	4663      	mov	r3, ip
 8002540:	435c      	muls	r4, r3
 8002542:	436b      	muls	r3, r5
 8002544:	469c      	mov	ip, r3
 8002546:	464b      	mov	r3, r9
 8002548:	0c1b      	lsrs	r3, r3, #16
 800254a:	4698      	mov	r8, r3
 800254c:	436f      	muls	r7, r5
 800254e:	193f      	adds	r7, r7, r4
 8002550:	4447      	add	r7, r8
 8002552:	4450      	add	r0, sl
 8002554:	42bc      	cmp	r4, r7
 8002556:	d903      	bls.n	8002560 <__aeabi_dmul+0x28c>
 8002558:	2380      	movs	r3, #128	; 0x80
 800255a:	025b      	lsls	r3, r3, #9
 800255c:	4698      	mov	r8, r3
 800255e:	44c4      	add	ip, r8
 8002560:	9b04      	ldr	r3, [sp, #16]
 8002562:	9d00      	ldr	r5, [sp, #0]
 8002564:	4698      	mov	r8, r3
 8002566:	4445      	add	r5, r8
 8002568:	42b5      	cmp	r5, r6
 800256a:	41b6      	sbcs	r6, r6
 800256c:	4273      	negs	r3, r6
 800256e:	4698      	mov	r8, r3
 8002570:	464b      	mov	r3, r9
 8002572:	041e      	lsls	r6, r3, #16
 8002574:	9b05      	ldr	r3, [sp, #20]
 8002576:	043c      	lsls	r4, r7, #16
 8002578:	4699      	mov	r9, r3
 800257a:	0c36      	lsrs	r6, r6, #16
 800257c:	19a4      	adds	r4, r4, r6
 800257e:	444c      	add	r4, r9
 8002580:	46a1      	mov	r9, r4
 8002582:	4683      	mov	fp, r0
 8002584:	186e      	adds	r6, r5, r1
 8002586:	44c1      	add	r9, r8
 8002588:	428e      	cmp	r6, r1
 800258a:	4189      	sbcs	r1, r1
 800258c:	44cb      	add	fp, r9
 800258e:	465d      	mov	r5, fp
 8002590:	4249      	negs	r1, r1
 8002592:	186d      	adds	r5, r5, r1
 8002594:	429c      	cmp	r4, r3
 8002596:	41a4      	sbcs	r4, r4
 8002598:	45c1      	cmp	r9, r8
 800259a:	419b      	sbcs	r3, r3
 800259c:	4583      	cmp	fp, r0
 800259e:	4180      	sbcs	r0, r0
 80025a0:	428d      	cmp	r5, r1
 80025a2:	4189      	sbcs	r1, r1
 80025a4:	425b      	negs	r3, r3
 80025a6:	4264      	negs	r4, r4
 80025a8:	431c      	orrs	r4, r3
 80025aa:	4240      	negs	r0, r0
 80025ac:	9b03      	ldr	r3, [sp, #12]
 80025ae:	4249      	negs	r1, r1
 80025b0:	4301      	orrs	r1, r0
 80025b2:	0270      	lsls	r0, r6, #9
 80025b4:	0c3f      	lsrs	r7, r7, #16
 80025b6:	4318      	orrs	r0, r3
 80025b8:	19e4      	adds	r4, r4, r7
 80025ba:	1e47      	subs	r7, r0, #1
 80025bc:	41b8      	sbcs	r0, r7
 80025be:	1864      	adds	r4, r4, r1
 80025c0:	4464      	add	r4, ip
 80025c2:	0df6      	lsrs	r6, r6, #23
 80025c4:	0261      	lsls	r1, r4, #9
 80025c6:	4330      	orrs	r0, r6
 80025c8:	0dec      	lsrs	r4, r5, #23
 80025ca:	026e      	lsls	r6, r5, #9
 80025cc:	430c      	orrs	r4, r1
 80025ce:	4330      	orrs	r0, r6
 80025d0:	01c9      	lsls	r1, r1, #7
 80025d2:	d400      	bmi.n	80025d6 <__aeabi_dmul+0x302>
 80025d4:	e0f1      	b.n	80027ba <__aeabi_dmul+0x4e6>
 80025d6:	2101      	movs	r1, #1
 80025d8:	0843      	lsrs	r3, r0, #1
 80025da:	4001      	ands	r1, r0
 80025dc:	430b      	orrs	r3, r1
 80025de:	07e0      	lsls	r0, r4, #31
 80025e0:	4318      	orrs	r0, r3
 80025e2:	0864      	lsrs	r4, r4, #1
 80025e4:	4915      	ldr	r1, [pc, #84]	; (800263c <__aeabi_dmul+0x368>)
 80025e6:	9b02      	ldr	r3, [sp, #8]
 80025e8:	468c      	mov	ip, r1
 80025ea:	4463      	add	r3, ip
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	dc00      	bgt.n	80025f2 <__aeabi_dmul+0x31e>
 80025f0:	e097      	b.n	8002722 <__aeabi_dmul+0x44e>
 80025f2:	0741      	lsls	r1, r0, #29
 80025f4:	d009      	beq.n	800260a <__aeabi_dmul+0x336>
 80025f6:	210f      	movs	r1, #15
 80025f8:	4001      	ands	r1, r0
 80025fa:	2904      	cmp	r1, #4
 80025fc:	d005      	beq.n	800260a <__aeabi_dmul+0x336>
 80025fe:	1d01      	adds	r1, r0, #4
 8002600:	4281      	cmp	r1, r0
 8002602:	4180      	sbcs	r0, r0
 8002604:	4240      	negs	r0, r0
 8002606:	1824      	adds	r4, r4, r0
 8002608:	0008      	movs	r0, r1
 800260a:	01e1      	lsls	r1, r4, #7
 800260c:	d506      	bpl.n	800261c <__aeabi_dmul+0x348>
 800260e:	2180      	movs	r1, #128	; 0x80
 8002610:	00c9      	lsls	r1, r1, #3
 8002612:	468c      	mov	ip, r1
 8002614:	4b0a      	ldr	r3, [pc, #40]	; (8002640 <__aeabi_dmul+0x36c>)
 8002616:	401c      	ands	r4, r3
 8002618:	9b02      	ldr	r3, [sp, #8]
 800261a:	4463      	add	r3, ip
 800261c:	4909      	ldr	r1, [pc, #36]	; (8002644 <__aeabi_dmul+0x370>)
 800261e:	428b      	cmp	r3, r1
 8002620:	dd00      	ble.n	8002624 <__aeabi_dmul+0x350>
 8002622:	e710      	b.n	8002446 <__aeabi_dmul+0x172>
 8002624:	0761      	lsls	r1, r4, #29
 8002626:	08c5      	lsrs	r5, r0, #3
 8002628:	0264      	lsls	r4, r4, #9
 800262a:	055b      	lsls	r3, r3, #21
 800262c:	430d      	orrs	r5, r1
 800262e:	0b24      	lsrs	r4, r4, #12
 8002630:	0d5b      	lsrs	r3, r3, #21
 8002632:	e6c1      	b.n	80023b8 <__aeabi_dmul+0xe4>
 8002634:	000007ff 	.word	0x000007ff
 8002638:	fffffc01 	.word	0xfffffc01
 800263c:	000003ff 	.word	0x000003ff
 8002640:	feffffff 	.word	0xfeffffff
 8002644:	000007fe 	.word	0x000007fe
 8002648:	464b      	mov	r3, r9
 800264a:	4323      	orrs	r3, r4
 800264c:	d059      	beq.n	8002702 <__aeabi_dmul+0x42e>
 800264e:	2c00      	cmp	r4, #0
 8002650:	d100      	bne.n	8002654 <__aeabi_dmul+0x380>
 8002652:	e0a3      	b.n	800279c <__aeabi_dmul+0x4c8>
 8002654:	0020      	movs	r0, r4
 8002656:	f000 fdf9 	bl	800324c <__clzsi2>
 800265a:	0001      	movs	r1, r0
 800265c:	0003      	movs	r3, r0
 800265e:	390b      	subs	r1, #11
 8002660:	221d      	movs	r2, #29
 8002662:	1a52      	subs	r2, r2, r1
 8002664:	4649      	mov	r1, r9
 8002666:	0018      	movs	r0, r3
 8002668:	40d1      	lsrs	r1, r2
 800266a:	464a      	mov	r2, r9
 800266c:	3808      	subs	r0, #8
 800266e:	4082      	lsls	r2, r0
 8002670:	4084      	lsls	r4, r0
 8002672:	0010      	movs	r0, r2
 8002674:	430c      	orrs	r4, r1
 8002676:	4a74      	ldr	r2, [pc, #464]	; (8002848 <__aeabi_dmul+0x574>)
 8002678:	1aeb      	subs	r3, r5, r3
 800267a:	4694      	mov	ip, r2
 800267c:	4642      	mov	r2, r8
 800267e:	4463      	add	r3, ip
 8002680:	9301      	str	r3, [sp, #4]
 8002682:	9b01      	ldr	r3, [sp, #4]
 8002684:	407a      	eors	r2, r7
 8002686:	3301      	adds	r3, #1
 8002688:	2100      	movs	r1, #0
 800268a:	b2d2      	uxtb	r2, r2
 800268c:	9302      	str	r3, [sp, #8]
 800268e:	2e0a      	cmp	r6, #10
 8002690:	dd00      	ble.n	8002694 <__aeabi_dmul+0x3c0>
 8002692:	e667      	b.n	8002364 <__aeabi_dmul+0x90>
 8002694:	e683      	b.n	800239e <__aeabi_dmul+0xca>
 8002696:	465b      	mov	r3, fp
 8002698:	4303      	orrs	r3, r0
 800269a:	469a      	mov	sl, r3
 800269c:	d02a      	beq.n	80026f4 <__aeabi_dmul+0x420>
 800269e:	465b      	mov	r3, fp
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d06d      	beq.n	8002780 <__aeabi_dmul+0x4ac>
 80026a4:	4658      	mov	r0, fp
 80026a6:	f000 fdd1 	bl	800324c <__clzsi2>
 80026aa:	0001      	movs	r1, r0
 80026ac:	0003      	movs	r3, r0
 80026ae:	390b      	subs	r1, #11
 80026b0:	221d      	movs	r2, #29
 80026b2:	1a52      	subs	r2, r2, r1
 80026b4:	0021      	movs	r1, r4
 80026b6:	0018      	movs	r0, r3
 80026b8:	465d      	mov	r5, fp
 80026ba:	40d1      	lsrs	r1, r2
 80026bc:	3808      	subs	r0, #8
 80026be:	4085      	lsls	r5, r0
 80026c0:	000a      	movs	r2, r1
 80026c2:	4084      	lsls	r4, r0
 80026c4:	432a      	orrs	r2, r5
 80026c6:	4693      	mov	fp, r2
 80026c8:	46a2      	mov	sl, r4
 80026ca:	4d5f      	ldr	r5, [pc, #380]	; (8002848 <__aeabi_dmul+0x574>)
 80026cc:	2600      	movs	r6, #0
 80026ce:	1aed      	subs	r5, r5, r3
 80026d0:	2300      	movs	r3, #0
 80026d2:	9300      	str	r3, [sp, #0]
 80026d4:	e625      	b.n	8002322 <__aeabi_dmul+0x4e>
 80026d6:	465b      	mov	r3, fp
 80026d8:	4303      	orrs	r3, r0
 80026da:	469a      	mov	sl, r3
 80026dc:	d105      	bne.n	80026ea <__aeabi_dmul+0x416>
 80026de:	2300      	movs	r3, #0
 80026e0:	469b      	mov	fp, r3
 80026e2:	3302      	adds	r3, #2
 80026e4:	2608      	movs	r6, #8
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	e61b      	b.n	8002322 <__aeabi_dmul+0x4e>
 80026ea:	2303      	movs	r3, #3
 80026ec:	4682      	mov	sl, r0
 80026ee:	260c      	movs	r6, #12
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	e616      	b.n	8002322 <__aeabi_dmul+0x4e>
 80026f4:	2300      	movs	r3, #0
 80026f6:	469b      	mov	fp, r3
 80026f8:	3301      	adds	r3, #1
 80026fa:	2604      	movs	r6, #4
 80026fc:	2500      	movs	r5, #0
 80026fe:	9300      	str	r3, [sp, #0]
 8002700:	e60f      	b.n	8002322 <__aeabi_dmul+0x4e>
 8002702:	4642      	mov	r2, r8
 8002704:	3301      	adds	r3, #1
 8002706:	9501      	str	r5, [sp, #4]
 8002708:	431e      	orrs	r6, r3
 800270a:	9b01      	ldr	r3, [sp, #4]
 800270c:	407a      	eors	r2, r7
 800270e:	3301      	adds	r3, #1
 8002710:	2400      	movs	r4, #0
 8002712:	2000      	movs	r0, #0
 8002714:	2101      	movs	r1, #1
 8002716:	b2d2      	uxtb	r2, r2
 8002718:	9302      	str	r3, [sp, #8]
 800271a:	2e0a      	cmp	r6, #10
 800271c:	dd00      	ble.n	8002720 <__aeabi_dmul+0x44c>
 800271e:	e621      	b.n	8002364 <__aeabi_dmul+0x90>
 8002720:	e63d      	b.n	800239e <__aeabi_dmul+0xca>
 8002722:	2101      	movs	r1, #1
 8002724:	1ac9      	subs	r1, r1, r3
 8002726:	2938      	cmp	r1, #56	; 0x38
 8002728:	dd00      	ble.n	800272c <__aeabi_dmul+0x458>
 800272a:	e642      	b.n	80023b2 <__aeabi_dmul+0xde>
 800272c:	291f      	cmp	r1, #31
 800272e:	dd47      	ble.n	80027c0 <__aeabi_dmul+0x4ec>
 8002730:	261f      	movs	r6, #31
 8002732:	0025      	movs	r5, r4
 8002734:	4276      	negs	r6, r6
 8002736:	1af3      	subs	r3, r6, r3
 8002738:	40dd      	lsrs	r5, r3
 800273a:	002b      	movs	r3, r5
 800273c:	2920      	cmp	r1, #32
 800273e:	d005      	beq.n	800274c <__aeabi_dmul+0x478>
 8002740:	4942      	ldr	r1, [pc, #264]	; (800284c <__aeabi_dmul+0x578>)
 8002742:	9d02      	ldr	r5, [sp, #8]
 8002744:	468c      	mov	ip, r1
 8002746:	4465      	add	r5, ip
 8002748:	40ac      	lsls	r4, r5
 800274a:	4320      	orrs	r0, r4
 800274c:	1e41      	subs	r1, r0, #1
 800274e:	4188      	sbcs	r0, r1
 8002750:	4318      	orrs	r0, r3
 8002752:	2307      	movs	r3, #7
 8002754:	001d      	movs	r5, r3
 8002756:	2400      	movs	r4, #0
 8002758:	4005      	ands	r5, r0
 800275a:	4203      	tst	r3, r0
 800275c:	d04a      	beq.n	80027f4 <__aeabi_dmul+0x520>
 800275e:	230f      	movs	r3, #15
 8002760:	2400      	movs	r4, #0
 8002762:	4003      	ands	r3, r0
 8002764:	2b04      	cmp	r3, #4
 8002766:	d042      	beq.n	80027ee <__aeabi_dmul+0x51a>
 8002768:	1d03      	adds	r3, r0, #4
 800276a:	4283      	cmp	r3, r0
 800276c:	4180      	sbcs	r0, r0
 800276e:	4240      	negs	r0, r0
 8002770:	1824      	adds	r4, r4, r0
 8002772:	0018      	movs	r0, r3
 8002774:	0223      	lsls	r3, r4, #8
 8002776:	d53a      	bpl.n	80027ee <__aeabi_dmul+0x51a>
 8002778:	2301      	movs	r3, #1
 800277a:	2400      	movs	r4, #0
 800277c:	2500      	movs	r5, #0
 800277e:	e61b      	b.n	80023b8 <__aeabi_dmul+0xe4>
 8002780:	f000 fd64 	bl	800324c <__clzsi2>
 8002784:	0001      	movs	r1, r0
 8002786:	0003      	movs	r3, r0
 8002788:	3115      	adds	r1, #21
 800278a:	3320      	adds	r3, #32
 800278c:	291c      	cmp	r1, #28
 800278e:	dd8f      	ble.n	80026b0 <__aeabi_dmul+0x3dc>
 8002790:	3808      	subs	r0, #8
 8002792:	2200      	movs	r2, #0
 8002794:	4084      	lsls	r4, r0
 8002796:	4692      	mov	sl, r2
 8002798:	46a3      	mov	fp, r4
 800279a:	e796      	b.n	80026ca <__aeabi_dmul+0x3f6>
 800279c:	f000 fd56 	bl	800324c <__clzsi2>
 80027a0:	0001      	movs	r1, r0
 80027a2:	0003      	movs	r3, r0
 80027a4:	3115      	adds	r1, #21
 80027a6:	3320      	adds	r3, #32
 80027a8:	291c      	cmp	r1, #28
 80027aa:	dc00      	bgt.n	80027ae <__aeabi_dmul+0x4da>
 80027ac:	e758      	b.n	8002660 <__aeabi_dmul+0x38c>
 80027ae:	0002      	movs	r2, r0
 80027b0:	464c      	mov	r4, r9
 80027b2:	3a08      	subs	r2, #8
 80027b4:	2000      	movs	r0, #0
 80027b6:	4094      	lsls	r4, r2
 80027b8:	e75d      	b.n	8002676 <__aeabi_dmul+0x3a2>
 80027ba:	9b01      	ldr	r3, [sp, #4]
 80027bc:	9302      	str	r3, [sp, #8]
 80027be:	e711      	b.n	80025e4 <__aeabi_dmul+0x310>
 80027c0:	4b23      	ldr	r3, [pc, #140]	; (8002850 <__aeabi_dmul+0x57c>)
 80027c2:	0026      	movs	r6, r4
 80027c4:	469c      	mov	ip, r3
 80027c6:	0003      	movs	r3, r0
 80027c8:	9d02      	ldr	r5, [sp, #8]
 80027ca:	40cb      	lsrs	r3, r1
 80027cc:	4465      	add	r5, ip
 80027ce:	40ae      	lsls	r6, r5
 80027d0:	431e      	orrs	r6, r3
 80027d2:	0003      	movs	r3, r0
 80027d4:	40ab      	lsls	r3, r5
 80027d6:	1e58      	subs	r0, r3, #1
 80027d8:	4183      	sbcs	r3, r0
 80027da:	0030      	movs	r0, r6
 80027dc:	4318      	orrs	r0, r3
 80027de:	40cc      	lsrs	r4, r1
 80027e0:	0743      	lsls	r3, r0, #29
 80027e2:	d0c7      	beq.n	8002774 <__aeabi_dmul+0x4a0>
 80027e4:	230f      	movs	r3, #15
 80027e6:	4003      	ands	r3, r0
 80027e8:	2b04      	cmp	r3, #4
 80027ea:	d1bd      	bne.n	8002768 <__aeabi_dmul+0x494>
 80027ec:	e7c2      	b.n	8002774 <__aeabi_dmul+0x4a0>
 80027ee:	0765      	lsls	r5, r4, #29
 80027f0:	0264      	lsls	r4, r4, #9
 80027f2:	0b24      	lsrs	r4, r4, #12
 80027f4:	08c0      	lsrs	r0, r0, #3
 80027f6:	2300      	movs	r3, #0
 80027f8:	4305      	orrs	r5, r0
 80027fa:	e5dd      	b.n	80023b8 <__aeabi_dmul+0xe4>
 80027fc:	2500      	movs	r5, #0
 80027fe:	2302      	movs	r3, #2
 8002800:	2e0f      	cmp	r6, #15
 8002802:	d10c      	bne.n	800281e <__aeabi_dmul+0x54a>
 8002804:	2480      	movs	r4, #128	; 0x80
 8002806:	465b      	mov	r3, fp
 8002808:	0324      	lsls	r4, r4, #12
 800280a:	4223      	tst	r3, r4
 800280c:	d00e      	beq.n	800282c <__aeabi_dmul+0x558>
 800280e:	4221      	tst	r1, r4
 8002810:	d10c      	bne.n	800282c <__aeabi_dmul+0x558>
 8002812:	430c      	orrs	r4, r1
 8002814:	0324      	lsls	r4, r4, #12
 8002816:	003a      	movs	r2, r7
 8002818:	4b0e      	ldr	r3, [pc, #56]	; (8002854 <__aeabi_dmul+0x580>)
 800281a:	0b24      	lsrs	r4, r4, #12
 800281c:	e5cc      	b.n	80023b8 <__aeabi_dmul+0xe4>
 800281e:	2e0b      	cmp	r6, #11
 8002820:	d000      	beq.n	8002824 <__aeabi_dmul+0x550>
 8002822:	e5a2      	b.n	800236a <__aeabi_dmul+0x96>
 8002824:	468b      	mov	fp, r1
 8002826:	46aa      	mov	sl, r5
 8002828:	9300      	str	r3, [sp, #0]
 800282a:	e5f7      	b.n	800241c <__aeabi_dmul+0x148>
 800282c:	2480      	movs	r4, #128	; 0x80
 800282e:	465b      	mov	r3, fp
 8002830:	0324      	lsls	r4, r4, #12
 8002832:	431c      	orrs	r4, r3
 8002834:	0324      	lsls	r4, r4, #12
 8002836:	4642      	mov	r2, r8
 8002838:	4655      	mov	r5, sl
 800283a:	4b06      	ldr	r3, [pc, #24]	; (8002854 <__aeabi_dmul+0x580>)
 800283c:	0b24      	lsrs	r4, r4, #12
 800283e:	e5bb      	b.n	80023b8 <__aeabi_dmul+0xe4>
 8002840:	464d      	mov	r5, r9
 8002842:	0021      	movs	r1, r4
 8002844:	2303      	movs	r3, #3
 8002846:	e7db      	b.n	8002800 <__aeabi_dmul+0x52c>
 8002848:	fffffc0d 	.word	0xfffffc0d
 800284c:	0000043e 	.word	0x0000043e
 8002850:	0000041e 	.word	0x0000041e
 8002854:	000007ff 	.word	0x000007ff

08002858 <__aeabi_dsub>:
 8002858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800285a:	4657      	mov	r7, sl
 800285c:	464e      	mov	r6, r9
 800285e:	4645      	mov	r5, r8
 8002860:	46de      	mov	lr, fp
 8002862:	b5e0      	push	{r5, r6, r7, lr}
 8002864:	000d      	movs	r5, r1
 8002866:	0004      	movs	r4, r0
 8002868:	0019      	movs	r1, r3
 800286a:	0010      	movs	r0, r2
 800286c:	032b      	lsls	r3, r5, #12
 800286e:	0a5b      	lsrs	r3, r3, #9
 8002870:	0f62      	lsrs	r2, r4, #29
 8002872:	431a      	orrs	r2, r3
 8002874:	00e3      	lsls	r3, r4, #3
 8002876:	030c      	lsls	r4, r1, #12
 8002878:	0a64      	lsrs	r4, r4, #9
 800287a:	0f47      	lsrs	r7, r0, #29
 800287c:	4327      	orrs	r7, r4
 800287e:	4cd0      	ldr	r4, [pc, #832]	; (8002bc0 <__aeabi_dsub+0x368>)
 8002880:	006e      	lsls	r6, r5, #1
 8002882:	4691      	mov	r9, r2
 8002884:	b083      	sub	sp, #12
 8002886:	004a      	lsls	r2, r1, #1
 8002888:	00c0      	lsls	r0, r0, #3
 800288a:	4698      	mov	r8, r3
 800288c:	46a2      	mov	sl, r4
 800288e:	0d76      	lsrs	r6, r6, #21
 8002890:	0fed      	lsrs	r5, r5, #31
 8002892:	0d52      	lsrs	r2, r2, #21
 8002894:	0fc9      	lsrs	r1, r1, #31
 8002896:	9001      	str	r0, [sp, #4]
 8002898:	42a2      	cmp	r2, r4
 800289a:	d100      	bne.n	800289e <__aeabi_dsub+0x46>
 800289c:	e0b9      	b.n	8002a12 <__aeabi_dsub+0x1ba>
 800289e:	2401      	movs	r4, #1
 80028a0:	4061      	eors	r1, r4
 80028a2:	468b      	mov	fp, r1
 80028a4:	428d      	cmp	r5, r1
 80028a6:	d100      	bne.n	80028aa <__aeabi_dsub+0x52>
 80028a8:	e08d      	b.n	80029c6 <__aeabi_dsub+0x16e>
 80028aa:	1ab4      	subs	r4, r6, r2
 80028ac:	46a4      	mov	ip, r4
 80028ae:	2c00      	cmp	r4, #0
 80028b0:	dc00      	bgt.n	80028b4 <__aeabi_dsub+0x5c>
 80028b2:	e0b7      	b.n	8002a24 <__aeabi_dsub+0x1cc>
 80028b4:	2a00      	cmp	r2, #0
 80028b6:	d100      	bne.n	80028ba <__aeabi_dsub+0x62>
 80028b8:	e0cb      	b.n	8002a52 <__aeabi_dsub+0x1fa>
 80028ba:	4ac1      	ldr	r2, [pc, #772]	; (8002bc0 <__aeabi_dsub+0x368>)
 80028bc:	4296      	cmp	r6, r2
 80028be:	d100      	bne.n	80028c2 <__aeabi_dsub+0x6a>
 80028c0:	e186      	b.n	8002bd0 <__aeabi_dsub+0x378>
 80028c2:	2280      	movs	r2, #128	; 0x80
 80028c4:	0412      	lsls	r2, r2, #16
 80028c6:	4317      	orrs	r7, r2
 80028c8:	4662      	mov	r2, ip
 80028ca:	2a38      	cmp	r2, #56	; 0x38
 80028cc:	dd00      	ble.n	80028d0 <__aeabi_dsub+0x78>
 80028ce:	e1a4      	b.n	8002c1a <__aeabi_dsub+0x3c2>
 80028d0:	2a1f      	cmp	r2, #31
 80028d2:	dd00      	ble.n	80028d6 <__aeabi_dsub+0x7e>
 80028d4:	e21d      	b.n	8002d12 <__aeabi_dsub+0x4ba>
 80028d6:	4661      	mov	r1, ip
 80028d8:	2220      	movs	r2, #32
 80028da:	003c      	movs	r4, r7
 80028dc:	1a52      	subs	r2, r2, r1
 80028de:	0001      	movs	r1, r0
 80028e0:	4090      	lsls	r0, r2
 80028e2:	4094      	lsls	r4, r2
 80028e4:	1e42      	subs	r2, r0, #1
 80028e6:	4190      	sbcs	r0, r2
 80028e8:	4662      	mov	r2, ip
 80028ea:	46a0      	mov	r8, r4
 80028ec:	4664      	mov	r4, ip
 80028ee:	40d7      	lsrs	r7, r2
 80028f0:	464a      	mov	r2, r9
 80028f2:	40e1      	lsrs	r1, r4
 80028f4:	4644      	mov	r4, r8
 80028f6:	1bd2      	subs	r2, r2, r7
 80028f8:	4691      	mov	r9, r2
 80028fa:	430c      	orrs	r4, r1
 80028fc:	4304      	orrs	r4, r0
 80028fe:	1b1c      	subs	r4, r3, r4
 8002900:	42a3      	cmp	r3, r4
 8002902:	4192      	sbcs	r2, r2
 8002904:	464b      	mov	r3, r9
 8002906:	4252      	negs	r2, r2
 8002908:	1a9b      	subs	r3, r3, r2
 800290a:	469a      	mov	sl, r3
 800290c:	4653      	mov	r3, sl
 800290e:	021b      	lsls	r3, r3, #8
 8002910:	d400      	bmi.n	8002914 <__aeabi_dsub+0xbc>
 8002912:	e12b      	b.n	8002b6c <__aeabi_dsub+0x314>
 8002914:	4653      	mov	r3, sl
 8002916:	025a      	lsls	r2, r3, #9
 8002918:	0a53      	lsrs	r3, r2, #9
 800291a:	469a      	mov	sl, r3
 800291c:	4653      	mov	r3, sl
 800291e:	2b00      	cmp	r3, #0
 8002920:	d100      	bne.n	8002924 <__aeabi_dsub+0xcc>
 8002922:	e166      	b.n	8002bf2 <__aeabi_dsub+0x39a>
 8002924:	4650      	mov	r0, sl
 8002926:	f000 fc91 	bl	800324c <__clzsi2>
 800292a:	0003      	movs	r3, r0
 800292c:	3b08      	subs	r3, #8
 800292e:	2220      	movs	r2, #32
 8002930:	0020      	movs	r0, r4
 8002932:	1ad2      	subs	r2, r2, r3
 8002934:	4651      	mov	r1, sl
 8002936:	40d0      	lsrs	r0, r2
 8002938:	4099      	lsls	r1, r3
 800293a:	0002      	movs	r2, r0
 800293c:	409c      	lsls	r4, r3
 800293e:	430a      	orrs	r2, r1
 8002940:	429e      	cmp	r6, r3
 8002942:	dd00      	ble.n	8002946 <__aeabi_dsub+0xee>
 8002944:	e164      	b.n	8002c10 <__aeabi_dsub+0x3b8>
 8002946:	1b9b      	subs	r3, r3, r6
 8002948:	1c59      	adds	r1, r3, #1
 800294a:	291f      	cmp	r1, #31
 800294c:	dd00      	ble.n	8002950 <__aeabi_dsub+0xf8>
 800294e:	e0fe      	b.n	8002b4e <__aeabi_dsub+0x2f6>
 8002950:	2320      	movs	r3, #32
 8002952:	0010      	movs	r0, r2
 8002954:	0026      	movs	r6, r4
 8002956:	1a5b      	subs	r3, r3, r1
 8002958:	409c      	lsls	r4, r3
 800295a:	4098      	lsls	r0, r3
 800295c:	40ce      	lsrs	r6, r1
 800295e:	40ca      	lsrs	r2, r1
 8002960:	1e63      	subs	r3, r4, #1
 8002962:	419c      	sbcs	r4, r3
 8002964:	4330      	orrs	r0, r6
 8002966:	4692      	mov	sl, r2
 8002968:	2600      	movs	r6, #0
 800296a:	4304      	orrs	r4, r0
 800296c:	0763      	lsls	r3, r4, #29
 800296e:	d009      	beq.n	8002984 <__aeabi_dsub+0x12c>
 8002970:	230f      	movs	r3, #15
 8002972:	4023      	ands	r3, r4
 8002974:	2b04      	cmp	r3, #4
 8002976:	d005      	beq.n	8002984 <__aeabi_dsub+0x12c>
 8002978:	1d23      	adds	r3, r4, #4
 800297a:	42a3      	cmp	r3, r4
 800297c:	41a4      	sbcs	r4, r4
 800297e:	4264      	negs	r4, r4
 8002980:	44a2      	add	sl, r4
 8002982:	001c      	movs	r4, r3
 8002984:	4653      	mov	r3, sl
 8002986:	021b      	lsls	r3, r3, #8
 8002988:	d400      	bmi.n	800298c <__aeabi_dsub+0x134>
 800298a:	e0f2      	b.n	8002b72 <__aeabi_dsub+0x31a>
 800298c:	4b8c      	ldr	r3, [pc, #560]	; (8002bc0 <__aeabi_dsub+0x368>)
 800298e:	3601      	adds	r6, #1
 8002990:	429e      	cmp	r6, r3
 8002992:	d100      	bne.n	8002996 <__aeabi_dsub+0x13e>
 8002994:	e10f      	b.n	8002bb6 <__aeabi_dsub+0x35e>
 8002996:	4653      	mov	r3, sl
 8002998:	498a      	ldr	r1, [pc, #552]	; (8002bc4 <__aeabi_dsub+0x36c>)
 800299a:	08e4      	lsrs	r4, r4, #3
 800299c:	400b      	ands	r3, r1
 800299e:	0019      	movs	r1, r3
 80029a0:	075b      	lsls	r3, r3, #29
 80029a2:	4323      	orrs	r3, r4
 80029a4:	0572      	lsls	r2, r6, #21
 80029a6:	024c      	lsls	r4, r1, #9
 80029a8:	0b24      	lsrs	r4, r4, #12
 80029aa:	0d52      	lsrs	r2, r2, #21
 80029ac:	0512      	lsls	r2, r2, #20
 80029ae:	4322      	orrs	r2, r4
 80029b0:	07ed      	lsls	r5, r5, #31
 80029b2:	432a      	orrs	r2, r5
 80029b4:	0018      	movs	r0, r3
 80029b6:	0011      	movs	r1, r2
 80029b8:	b003      	add	sp, #12
 80029ba:	bcf0      	pop	{r4, r5, r6, r7}
 80029bc:	46bb      	mov	fp, r7
 80029be:	46b2      	mov	sl, r6
 80029c0:	46a9      	mov	r9, r5
 80029c2:	46a0      	mov	r8, r4
 80029c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029c6:	1ab4      	subs	r4, r6, r2
 80029c8:	46a4      	mov	ip, r4
 80029ca:	2c00      	cmp	r4, #0
 80029cc:	dd59      	ble.n	8002a82 <__aeabi_dsub+0x22a>
 80029ce:	2a00      	cmp	r2, #0
 80029d0:	d100      	bne.n	80029d4 <__aeabi_dsub+0x17c>
 80029d2:	e0b0      	b.n	8002b36 <__aeabi_dsub+0x2de>
 80029d4:	4556      	cmp	r6, sl
 80029d6:	d100      	bne.n	80029da <__aeabi_dsub+0x182>
 80029d8:	e0fa      	b.n	8002bd0 <__aeabi_dsub+0x378>
 80029da:	2280      	movs	r2, #128	; 0x80
 80029dc:	0412      	lsls	r2, r2, #16
 80029de:	4317      	orrs	r7, r2
 80029e0:	4662      	mov	r2, ip
 80029e2:	2a38      	cmp	r2, #56	; 0x38
 80029e4:	dd00      	ble.n	80029e8 <__aeabi_dsub+0x190>
 80029e6:	e0d4      	b.n	8002b92 <__aeabi_dsub+0x33a>
 80029e8:	2a1f      	cmp	r2, #31
 80029ea:	dc00      	bgt.n	80029ee <__aeabi_dsub+0x196>
 80029ec:	e1c0      	b.n	8002d70 <__aeabi_dsub+0x518>
 80029ee:	0039      	movs	r1, r7
 80029f0:	3a20      	subs	r2, #32
 80029f2:	40d1      	lsrs	r1, r2
 80029f4:	4662      	mov	r2, ip
 80029f6:	2a20      	cmp	r2, #32
 80029f8:	d006      	beq.n	8002a08 <__aeabi_dsub+0x1b0>
 80029fa:	4664      	mov	r4, ip
 80029fc:	2240      	movs	r2, #64	; 0x40
 80029fe:	1b12      	subs	r2, r2, r4
 8002a00:	003c      	movs	r4, r7
 8002a02:	4094      	lsls	r4, r2
 8002a04:	4304      	orrs	r4, r0
 8002a06:	9401      	str	r4, [sp, #4]
 8002a08:	9c01      	ldr	r4, [sp, #4]
 8002a0a:	1e62      	subs	r2, r4, #1
 8002a0c:	4194      	sbcs	r4, r2
 8002a0e:	430c      	orrs	r4, r1
 8002a10:	e0c3      	b.n	8002b9a <__aeabi_dsub+0x342>
 8002a12:	003c      	movs	r4, r7
 8002a14:	4304      	orrs	r4, r0
 8002a16:	d02b      	beq.n	8002a70 <__aeabi_dsub+0x218>
 8002a18:	468b      	mov	fp, r1
 8002a1a:	428d      	cmp	r5, r1
 8002a1c:	d02e      	beq.n	8002a7c <__aeabi_dsub+0x224>
 8002a1e:	4c6a      	ldr	r4, [pc, #424]	; (8002bc8 <__aeabi_dsub+0x370>)
 8002a20:	46a4      	mov	ip, r4
 8002a22:	44b4      	add	ip, r6
 8002a24:	4664      	mov	r4, ip
 8002a26:	2c00      	cmp	r4, #0
 8002a28:	d05f      	beq.n	8002aea <__aeabi_dsub+0x292>
 8002a2a:	1b94      	subs	r4, r2, r6
 8002a2c:	46a4      	mov	ip, r4
 8002a2e:	2e00      	cmp	r6, #0
 8002a30:	d000      	beq.n	8002a34 <__aeabi_dsub+0x1dc>
 8002a32:	e120      	b.n	8002c76 <__aeabi_dsub+0x41e>
 8002a34:	464c      	mov	r4, r9
 8002a36:	431c      	orrs	r4, r3
 8002a38:	d100      	bne.n	8002a3c <__aeabi_dsub+0x1e4>
 8002a3a:	e1c7      	b.n	8002dcc <__aeabi_dsub+0x574>
 8002a3c:	4661      	mov	r1, ip
 8002a3e:	1e4c      	subs	r4, r1, #1
 8002a40:	2901      	cmp	r1, #1
 8002a42:	d100      	bne.n	8002a46 <__aeabi_dsub+0x1ee>
 8002a44:	e223      	b.n	8002e8e <__aeabi_dsub+0x636>
 8002a46:	4d5e      	ldr	r5, [pc, #376]	; (8002bc0 <__aeabi_dsub+0x368>)
 8002a48:	45ac      	cmp	ip, r5
 8002a4a:	d100      	bne.n	8002a4e <__aeabi_dsub+0x1f6>
 8002a4c:	e1d8      	b.n	8002e00 <__aeabi_dsub+0x5a8>
 8002a4e:	46a4      	mov	ip, r4
 8002a50:	e11a      	b.n	8002c88 <__aeabi_dsub+0x430>
 8002a52:	003a      	movs	r2, r7
 8002a54:	4302      	orrs	r2, r0
 8002a56:	d100      	bne.n	8002a5a <__aeabi_dsub+0x202>
 8002a58:	e0e4      	b.n	8002c24 <__aeabi_dsub+0x3cc>
 8002a5a:	0022      	movs	r2, r4
 8002a5c:	3a01      	subs	r2, #1
 8002a5e:	2c01      	cmp	r4, #1
 8002a60:	d100      	bne.n	8002a64 <__aeabi_dsub+0x20c>
 8002a62:	e1c3      	b.n	8002dec <__aeabi_dsub+0x594>
 8002a64:	4956      	ldr	r1, [pc, #344]	; (8002bc0 <__aeabi_dsub+0x368>)
 8002a66:	428c      	cmp	r4, r1
 8002a68:	d100      	bne.n	8002a6c <__aeabi_dsub+0x214>
 8002a6a:	e0b1      	b.n	8002bd0 <__aeabi_dsub+0x378>
 8002a6c:	4694      	mov	ip, r2
 8002a6e:	e72b      	b.n	80028c8 <__aeabi_dsub+0x70>
 8002a70:	2401      	movs	r4, #1
 8002a72:	4061      	eors	r1, r4
 8002a74:	468b      	mov	fp, r1
 8002a76:	428d      	cmp	r5, r1
 8002a78:	d000      	beq.n	8002a7c <__aeabi_dsub+0x224>
 8002a7a:	e716      	b.n	80028aa <__aeabi_dsub+0x52>
 8002a7c:	4952      	ldr	r1, [pc, #328]	; (8002bc8 <__aeabi_dsub+0x370>)
 8002a7e:	468c      	mov	ip, r1
 8002a80:	44b4      	add	ip, r6
 8002a82:	4664      	mov	r4, ip
 8002a84:	2c00      	cmp	r4, #0
 8002a86:	d100      	bne.n	8002a8a <__aeabi_dsub+0x232>
 8002a88:	e0d3      	b.n	8002c32 <__aeabi_dsub+0x3da>
 8002a8a:	1b91      	subs	r1, r2, r6
 8002a8c:	468c      	mov	ip, r1
 8002a8e:	2e00      	cmp	r6, #0
 8002a90:	d100      	bne.n	8002a94 <__aeabi_dsub+0x23c>
 8002a92:	e15e      	b.n	8002d52 <__aeabi_dsub+0x4fa>
 8002a94:	494a      	ldr	r1, [pc, #296]	; (8002bc0 <__aeabi_dsub+0x368>)
 8002a96:	428a      	cmp	r2, r1
 8002a98:	d100      	bne.n	8002a9c <__aeabi_dsub+0x244>
 8002a9a:	e1be      	b.n	8002e1a <__aeabi_dsub+0x5c2>
 8002a9c:	2180      	movs	r1, #128	; 0x80
 8002a9e:	464c      	mov	r4, r9
 8002aa0:	0409      	lsls	r1, r1, #16
 8002aa2:	430c      	orrs	r4, r1
 8002aa4:	46a1      	mov	r9, r4
 8002aa6:	4661      	mov	r1, ip
 8002aa8:	2938      	cmp	r1, #56	; 0x38
 8002aaa:	dd00      	ble.n	8002aae <__aeabi_dsub+0x256>
 8002aac:	e1ba      	b.n	8002e24 <__aeabi_dsub+0x5cc>
 8002aae:	291f      	cmp	r1, #31
 8002ab0:	dd00      	ble.n	8002ab4 <__aeabi_dsub+0x25c>
 8002ab2:	e227      	b.n	8002f04 <__aeabi_dsub+0x6ac>
 8002ab4:	2420      	movs	r4, #32
 8002ab6:	1a64      	subs	r4, r4, r1
 8002ab8:	4649      	mov	r1, r9
 8002aba:	40a1      	lsls	r1, r4
 8002abc:	001e      	movs	r6, r3
 8002abe:	4688      	mov	r8, r1
 8002ac0:	4661      	mov	r1, ip
 8002ac2:	40a3      	lsls	r3, r4
 8002ac4:	40ce      	lsrs	r6, r1
 8002ac6:	4641      	mov	r1, r8
 8002ac8:	1e5c      	subs	r4, r3, #1
 8002aca:	41a3      	sbcs	r3, r4
 8002acc:	4331      	orrs	r1, r6
 8002ace:	4319      	orrs	r1, r3
 8002ad0:	000c      	movs	r4, r1
 8002ad2:	4663      	mov	r3, ip
 8002ad4:	4649      	mov	r1, r9
 8002ad6:	40d9      	lsrs	r1, r3
 8002ad8:	187f      	adds	r7, r7, r1
 8002ada:	1824      	adds	r4, r4, r0
 8002adc:	4284      	cmp	r4, r0
 8002ade:	419b      	sbcs	r3, r3
 8002ae0:	425b      	negs	r3, r3
 8002ae2:	469a      	mov	sl, r3
 8002ae4:	0016      	movs	r6, r2
 8002ae6:	44ba      	add	sl, r7
 8002ae8:	e05d      	b.n	8002ba6 <__aeabi_dsub+0x34e>
 8002aea:	4c38      	ldr	r4, [pc, #224]	; (8002bcc <__aeabi_dsub+0x374>)
 8002aec:	1c72      	adds	r2, r6, #1
 8002aee:	4222      	tst	r2, r4
 8002af0:	d000      	beq.n	8002af4 <__aeabi_dsub+0x29c>
 8002af2:	e0df      	b.n	8002cb4 <__aeabi_dsub+0x45c>
 8002af4:	464a      	mov	r2, r9
 8002af6:	431a      	orrs	r2, r3
 8002af8:	2e00      	cmp	r6, #0
 8002afa:	d000      	beq.n	8002afe <__aeabi_dsub+0x2a6>
 8002afc:	e15c      	b.n	8002db8 <__aeabi_dsub+0x560>
 8002afe:	2a00      	cmp	r2, #0
 8002b00:	d100      	bne.n	8002b04 <__aeabi_dsub+0x2ac>
 8002b02:	e1cf      	b.n	8002ea4 <__aeabi_dsub+0x64c>
 8002b04:	003a      	movs	r2, r7
 8002b06:	4302      	orrs	r2, r0
 8002b08:	d100      	bne.n	8002b0c <__aeabi_dsub+0x2b4>
 8002b0a:	e17f      	b.n	8002e0c <__aeabi_dsub+0x5b4>
 8002b0c:	1a1c      	subs	r4, r3, r0
 8002b0e:	464a      	mov	r2, r9
 8002b10:	42a3      	cmp	r3, r4
 8002b12:	4189      	sbcs	r1, r1
 8002b14:	1bd2      	subs	r2, r2, r7
 8002b16:	4249      	negs	r1, r1
 8002b18:	1a52      	subs	r2, r2, r1
 8002b1a:	4692      	mov	sl, r2
 8002b1c:	0212      	lsls	r2, r2, #8
 8002b1e:	d400      	bmi.n	8002b22 <__aeabi_dsub+0x2ca>
 8002b20:	e20a      	b.n	8002f38 <__aeabi_dsub+0x6e0>
 8002b22:	1ac4      	subs	r4, r0, r3
 8002b24:	42a0      	cmp	r0, r4
 8002b26:	4180      	sbcs	r0, r0
 8002b28:	464b      	mov	r3, r9
 8002b2a:	4240      	negs	r0, r0
 8002b2c:	1aff      	subs	r7, r7, r3
 8002b2e:	1a3b      	subs	r3, r7, r0
 8002b30:	469a      	mov	sl, r3
 8002b32:	465d      	mov	r5, fp
 8002b34:	e71a      	b.n	800296c <__aeabi_dsub+0x114>
 8002b36:	003a      	movs	r2, r7
 8002b38:	4302      	orrs	r2, r0
 8002b3a:	d073      	beq.n	8002c24 <__aeabi_dsub+0x3cc>
 8002b3c:	0022      	movs	r2, r4
 8002b3e:	3a01      	subs	r2, #1
 8002b40:	2c01      	cmp	r4, #1
 8002b42:	d100      	bne.n	8002b46 <__aeabi_dsub+0x2ee>
 8002b44:	e0cb      	b.n	8002cde <__aeabi_dsub+0x486>
 8002b46:	4554      	cmp	r4, sl
 8002b48:	d042      	beq.n	8002bd0 <__aeabi_dsub+0x378>
 8002b4a:	4694      	mov	ip, r2
 8002b4c:	e748      	b.n	80029e0 <__aeabi_dsub+0x188>
 8002b4e:	0010      	movs	r0, r2
 8002b50:	3b1f      	subs	r3, #31
 8002b52:	40d8      	lsrs	r0, r3
 8002b54:	2920      	cmp	r1, #32
 8002b56:	d003      	beq.n	8002b60 <__aeabi_dsub+0x308>
 8002b58:	2340      	movs	r3, #64	; 0x40
 8002b5a:	1a5b      	subs	r3, r3, r1
 8002b5c:	409a      	lsls	r2, r3
 8002b5e:	4314      	orrs	r4, r2
 8002b60:	1e63      	subs	r3, r4, #1
 8002b62:	419c      	sbcs	r4, r3
 8002b64:	2300      	movs	r3, #0
 8002b66:	2600      	movs	r6, #0
 8002b68:	469a      	mov	sl, r3
 8002b6a:	4304      	orrs	r4, r0
 8002b6c:	0763      	lsls	r3, r4, #29
 8002b6e:	d000      	beq.n	8002b72 <__aeabi_dsub+0x31a>
 8002b70:	e6fe      	b.n	8002970 <__aeabi_dsub+0x118>
 8002b72:	4652      	mov	r2, sl
 8002b74:	08e3      	lsrs	r3, r4, #3
 8002b76:	0752      	lsls	r2, r2, #29
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	4652      	mov	r2, sl
 8002b7c:	46b4      	mov	ip, r6
 8002b7e:	08d2      	lsrs	r2, r2, #3
 8002b80:	490f      	ldr	r1, [pc, #60]	; (8002bc0 <__aeabi_dsub+0x368>)
 8002b82:	458c      	cmp	ip, r1
 8002b84:	d02a      	beq.n	8002bdc <__aeabi_dsub+0x384>
 8002b86:	0312      	lsls	r2, r2, #12
 8002b88:	0b14      	lsrs	r4, r2, #12
 8002b8a:	4662      	mov	r2, ip
 8002b8c:	0552      	lsls	r2, r2, #21
 8002b8e:	0d52      	lsrs	r2, r2, #21
 8002b90:	e70c      	b.n	80029ac <__aeabi_dsub+0x154>
 8002b92:	003c      	movs	r4, r7
 8002b94:	4304      	orrs	r4, r0
 8002b96:	1e62      	subs	r2, r4, #1
 8002b98:	4194      	sbcs	r4, r2
 8002b9a:	18e4      	adds	r4, r4, r3
 8002b9c:	429c      	cmp	r4, r3
 8002b9e:	4192      	sbcs	r2, r2
 8002ba0:	4252      	negs	r2, r2
 8002ba2:	444a      	add	r2, r9
 8002ba4:	4692      	mov	sl, r2
 8002ba6:	4653      	mov	r3, sl
 8002ba8:	021b      	lsls	r3, r3, #8
 8002baa:	d5df      	bpl.n	8002b6c <__aeabi_dsub+0x314>
 8002bac:	4b04      	ldr	r3, [pc, #16]	; (8002bc0 <__aeabi_dsub+0x368>)
 8002bae:	3601      	adds	r6, #1
 8002bb0:	429e      	cmp	r6, r3
 8002bb2:	d000      	beq.n	8002bb6 <__aeabi_dsub+0x35e>
 8002bb4:	e0a0      	b.n	8002cf8 <__aeabi_dsub+0x4a0>
 8002bb6:	0032      	movs	r2, r6
 8002bb8:	2400      	movs	r4, #0
 8002bba:	2300      	movs	r3, #0
 8002bbc:	e6f6      	b.n	80029ac <__aeabi_dsub+0x154>
 8002bbe:	46c0      	nop			; (mov r8, r8)
 8002bc0:	000007ff 	.word	0x000007ff
 8002bc4:	ff7fffff 	.word	0xff7fffff
 8002bc8:	fffff801 	.word	0xfffff801
 8002bcc:	000007fe 	.word	0x000007fe
 8002bd0:	08db      	lsrs	r3, r3, #3
 8002bd2:	464a      	mov	r2, r9
 8002bd4:	0752      	lsls	r2, r2, #29
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	464a      	mov	r2, r9
 8002bda:	08d2      	lsrs	r2, r2, #3
 8002bdc:	0019      	movs	r1, r3
 8002bde:	4311      	orrs	r1, r2
 8002be0:	d100      	bne.n	8002be4 <__aeabi_dsub+0x38c>
 8002be2:	e1b5      	b.n	8002f50 <__aeabi_dsub+0x6f8>
 8002be4:	2480      	movs	r4, #128	; 0x80
 8002be6:	0324      	lsls	r4, r4, #12
 8002be8:	4314      	orrs	r4, r2
 8002bea:	0324      	lsls	r4, r4, #12
 8002bec:	4ad5      	ldr	r2, [pc, #852]	; (8002f44 <__aeabi_dsub+0x6ec>)
 8002bee:	0b24      	lsrs	r4, r4, #12
 8002bf0:	e6dc      	b.n	80029ac <__aeabi_dsub+0x154>
 8002bf2:	0020      	movs	r0, r4
 8002bf4:	f000 fb2a 	bl	800324c <__clzsi2>
 8002bf8:	0003      	movs	r3, r0
 8002bfa:	3318      	adds	r3, #24
 8002bfc:	2b1f      	cmp	r3, #31
 8002bfe:	dc00      	bgt.n	8002c02 <__aeabi_dsub+0x3aa>
 8002c00:	e695      	b.n	800292e <__aeabi_dsub+0xd6>
 8002c02:	0022      	movs	r2, r4
 8002c04:	3808      	subs	r0, #8
 8002c06:	4082      	lsls	r2, r0
 8002c08:	2400      	movs	r4, #0
 8002c0a:	429e      	cmp	r6, r3
 8002c0c:	dc00      	bgt.n	8002c10 <__aeabi_dsub+0x3b8>
 8002c0e:	e69a      	b.n	8002946 <__aeabi_dsub+0xee>
 8002c10:	1af6      	subs	r6, r6, r3
 8002c12:	4bcd      	ldr	r3, [pc, #820]	; (8002f48 <__aeabi_dsub+0x6f0>)
 8002c14:	401a      	ands	r2, r3
 8002c16:	4692      	mov	sl, r2
 8002c18:	e6a8      	b.n	800296c <__aeabi_dsub+0x114>
 8002c1a:	003c      	movs	r4, r7
 8002c1c:	4304      	orrs	r4, r0
 8002c1e:	1e62      	subs	r2, r4, #1
 8002c20:	4194      	sbcs	r4, r2
 8002c22:	e66c      	b.n	80028fe <__aeabi_dsub+0xa6>
 8002c24:	464a      	mov	r2, r9
 8002c26:	08db      	lsrs	r3, r3, #3
 8002c28:	0752      	lsls	r2, r2, #29
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	464a      	mov	r2, r9
 8002c2e:	08d2      	lsrs	r2, r2, #3
 8002c30:	e7a6      	b.n	8002b80 <__aeabi_dsub+0x328>
 8002c32:	4cc6      	ldr	r4, [pc, #792]	; (8002f4c <__aeabi_dsub+0x6f4>)
 8002c34:	1c72      	adds	r2, r6, #1
 8002c36:	4222      	tst	r2, r4
 8002c38:	d000      	beq.n	8002c3c <__aeabi_dsub+0x3e4>
 8002c3a:	e0ac      	b.n	8002d96 <__aeabi_dsub+0x53e>
 8002c3c:	464a      	mov	r2, r9
 8002c3e:	431a      	orrs	r2, r3
 8002c40:	2e00      	cmp	r6, #0
 8002c42:	d000      	beq.n	8002c46 <__aeabi_dsub+0x3ee>
 8002c44:	e105      	b.n	8002e52 <__aeabi_dsub+0x5fa>
 8002c46:	2a00      	cmp	r2, #0
 8002c48:	d100      	bne.n	8002c4c <__aeabi_dsub+0x3f4>
 8002c4a:	e156      	b.n	8002efa <__aeabi_dsub+0x6a2>
 8002c4c:	003a      	movs	r2, r7
 8002c4e:	4302      	orrs	r2, r0
 8002c50:	d100      	bne.n	8002c54 <__aeabi_dsub+0x3fc>
 8002c52:	e0db      	b.n	8002e0c <__aeabi_dsub+0x5b4>
 8002c54:	181c      	adds	r4, r3, r0
 8002c56:	429c      	cmp	r4, r3
 8002c58:	419b      	sbcs	r3, r3
 8002c5a:	444f      	add	r7, r9
 8002c5c:	46ba      	mov	sl, r7
 8002c5e:	425b      	negs	r3, r3
 8002c60:	449a      	add	sl, r3
 8002c62:	4653      	mov	r3, sl
 8002c64:	021b      	lsls	r3, r3, #8
 8002c66:	d400      	bmi.n	8002c6a <__aeabi_dsub+0x412>
 8002c68:	e780      	b.n	8002b6c <__aeabi_dsub+0x314>
 8002c6a:	4652      	mov	r2, sl
 8002c6c:	4bb6      	ldr	r3, [pc, #728]	; (8002f48 <__aeabi_dsub+0x6f0>)
 8002c6e:	2601      	movs	r6, #1
 8002c70:	401a      	ands	r2, r3
 8002c72:	4692      	mov	sl, r2
 8002c74:	e77a      	b.n	8002b6c <__aeabi_dsub+0x314>
 8002c76:	4cb3      	ldr	r4, [pc, #716]	; (8002f44 <__aeabi_dsub+0x6ec>)
 8002c78:	42a2      	cmp	r2, r4
 8002c7a:	d100      	bne.n	8002c7e <__aeabi_dsub+0x426>
 8002c7c:	e0c0      	b.n	8002e00 <__aeabi_dsub+0x5a8>
 8002c7e:	2480      	movs	r4, #128	; 0x80
 8002c80:	464d      	mov	r5, r9
 8002c82:	0424      	lsls	r4, r4, #16
 8002c84:	4325      	orrs	r5, r4
 8002c86:	46a9      	mov	r9, r5
 8002c88:	4664      	mov	r4, ip
 8002c8a:	2c38      	cmp	r4, #56	; 0x38
 8002c8c:	dc53      	bgt.n	8002d36 <__aeabi_dsub+0x4de>
 8002c8e:	4661      	mov	r1, ip
 8002c90:	2c1f      	cmp	r4, #31
 8002c92:	dd00      	ble.n	8002c96 <__aeabi_dsub+0x43e>
 8002c94:	e0cd      	b.n	8002e32 <__aeabi_dsub+0x5da>
 8002c96:	2520      	movs	r5, #32
 8002c98:	001e      	movs	r6, r3
 8002c9a:	1b2d      	subs	r5, r5, r4
 8002c9c:	464c      	mov	r4, r9
 8002c9e:	40ab      	lsls	r3, r5
 8002ca0:	40ac      	lsls	r4, r5
 8002ca2:	40ce      	lsrs	r6, r1
 8002ca4:	1e5d      	subs	r5, r3, #1
 8002ca6:	41ab      	sbcs	r3, r5
 8002ca8:	4334      	orrs	r4, r6
 8002caa:	4323      	orrs	r3, r4
 8002cac:	464c      	mov	r4, r9
 8002cae:	40cc      	lsrs	r4, r1
 8002cb0:	1b3f      	subs	r7, r7, r4
 8002cb2:	e045      	b.n	8002d40 <__aeabi_dsub+0x4e8>
 8002cb4:	464a      	mov	r2, r9
 8002cb6:	1a1c      	subs	r4, r3, r0
 8002cb8:	1bd1      	subs	r1, r2, r7
 8002cba:	42a3      	cmp	r3, r4
 8002cbc:	4192      	sbcs	r2, r2
 8002cbe:	4252      	negs	r2, r2
 8002cc0:	4692      	mov	sl, r2
 8002cc2:	000a      	movs	r2, r1
 8002cc4:	4651      	mov	r1, sl
 8002cc6:	1a52      	subs	r2, r2, r1
 8002cc8:	4692      	mov	sl, r2
 8002cca:	0212      	lsls	r2, r2, #8
 8002ccc:	d500      	bpl.n	8002cd0 <__aeabi_dsub+0x478>
 8002cce:	e083      	b.n	8002dd8 <__aeabi_dsub+0x580>
 8002cd0:	4653      	mov	r3, sl
 8002cd2:	4323      	orrs	r3, r4
 8002cd4:	d000      	beq.n	8002cd8 <__aeabi_dsub+0x480>
 8002cd6:	e621      	b.n	800291c <__aeabi_dsub+0xc4>
 8002cd8:	2200      	movs	r2, #0
 8002cda:	2500      	movs	r5, #0
 8002cdc:	e753      	b.n	8002b86 <__aeabi_dsub+0x32e>
 8002cde:	181c      	adds	r4, r3, r0
 8002ce0:	429c      	cmp	r4, r3
 8002ce2:	419b      	sbcs	r3, r3
 8002ce4:	444f      	add	r7, r9
 8002ce6:	46ba      	mov	sl, r7
 8002ce8:	425b      	negs	r3, r3
 8002cea:	449a      	add	sl, r3
 8002cec:	4653      	mov	r3, sl
 8002cee:	2601      	movs	r6, #1
 8002cf0:	021b      	lsls	r3, r3, #8
 8002cf2:	d400      	bmi.n	8002cf6 <__aeabi_dsub+0x49e>
 8002cf4:	e73a      	b.n	8002b6c <__aeabi_dsub+0x314>
 8002cf6:	2602      	movs	r6, #2
 8002cf8:	4652      	mov	r2, sl
 8002cfa:	4b93      	ldr	r3, [pc, #588]	; (8002f48 <__aeabi_dsub+0x6f0>)
 8002cfc:	2101      	movs	r1, #1
 8002cfe:	401a      	ands	r2, r3
 8002d00:	0013      	movs	r3, r2
 8002d02:	4021      	ands	r1, r4
 8002d04:	0862      	lsrs	r2, r4, #1
 8002d06:	430a      	orrs	r2, r1
 8002d08:	07dc      	lsls	r4, r3, #31
 8002d0a:	085b      	lsrs	r3, r3, #1
 8002d0c:	469a      	mov	sl, r3
 8002d0e:	4314      	orrs	r4, r2
 8002d10:	e62c      	b.n	800296c <__aeabi_dsub+0x114>
 8002d12:	0039      	movs	r1, r7
 8002d14:	3a20      	subs	r2, #32
 8002d16:	40d1      	lsrs	r1, r2
 8002d18:	4662      	mov	r2, ip
 8002d1a:	2a20      	cmp	r2, #32
 8002d1c:	d006      	beq.n	8002d2c <__aeabi_dsub+0x4d4>
 8002d1e:	4664      	mov	r4, ip
 8002d20:	2240      	movs	r2, #64	; 0x40
 8002d22:	1b12      	subs	r2, r2, r4
 8002d24:	003c      	movs	r4, r7
 8002d26:	4094      	lsls	r4, r2
 8002d28:	4304      	orrs	r4, r0
 8002d2a:	9401      	str	r4, [sp, #4]
 8002d2c:	9c01      	ldr	r4, [sp, #4]
 8002d2e:	1e62      	subs	r2, r4, #1
 8002d30:	4194      	sbcs	r4, r2
 8002d32:	430c      	orrs	r4, r1
 8002d34:	e5e3      	b.n	80028fe <__aeabi_dsub+0xa6>
 8002d36:	4649      	mov	r1, r9
 8002d38:	4319      	orrs	r1, r3
 8002d3a:	000b      	movs	r3, r1
 8002d3c:	1e5c      	subs	r4, r3, #1
 8002d3e:	41a3      	sbcs	r3, r4
 8002d40:	1ac4      	subs	r4, r0, r3
 8002d42:	42a0      	cmp	r0, r4
 8002d44:	419b      	sbcs	r3, r3
 8002d46:	425b      	negs	r3, r3
 8002d48:	1afb      	subs	r3, r7, r3
 8002d4a:	469a      	mov	sl, r3
 8002d4c:	465d      	mov	r5, fp
 8002d4e:	0016      	movs	r6, r2
 8002d50:	e5dc      	b.n	800290c <__aeabi_dsub+0xb4>
 8002d52:	4649      	mov	r1, r9
 8002d54:	4319      	orrs	r1, r3
 8002d56:	d100      	bne.n	8002d5a <__aeabi_dsub+0x502>
 8002d58:	e0ae      	b.n	8002eb8 <__aeabi_dsub+0x660>
 8002d5a:	4661      	mov	r1, ip
 8002d5c:	4664      	mov	r4, ip
 8002d5e:	3901      	subs	r1, #1
 8002d60:	2c01      	cmp	r4, #1
 8002d62:	d100      	bne.n	8002d66 <__aeabi_dsub+0x50e>
 8002d64:	e0e0      	b.n	8002f28 <__aeabi_dsub+0x6d0>
 8002d66:	4c77      	ldr	r4, [pc, #476]	; (8002f44 <__aeabi_dsub+0x6ec>)
 8002d68:	45a4      	cmp	ip, r4
 8002d6a:	d056      	beq.n	8002e1a <__aeabi_dsub+0x5c2>
 8002d6c:	468c      	mov	ip, r1
 8002d6e:	e69a      	b.n	8002aa6 <__aeabi_dsub+0x24e>
 8002d70:	4661      	mov	r1, ip
 8002d72:	2220      	movs	r2, #32
 8002d74:	003c      	movs	r4, r7
 8002d76:	1a52      	subs	r2, r2, r1
 8002d78:	4094      	lsls	r4, r2
 8002d7a:	0001      	movs	r1, r0
 8002d7c:	4090      	lsls	r0, r2
 8002d7e:	46a0      	mov	r8, r4
 8002d80:	4664      	mov	r4, ip
 8002d82:	1e42      	subs	r2, r0, #1
 8002d84:	4190      	sbcs	r0, r2
 8002d86:	4662      	mov	r2, ip
 8002d88:	40e1      	lsrs	r1, r4
 8002d8a:	4644      	mov	r4, r8
 8002d8c:	40d7      	lsrs	r7, r2
 8002d8e:	430c      	orrs	r4, r1
 8002d90:	4304      	orrs	r4, r0
 8002d92:	44b9      	add	r9, r7
 8002d94:	e701      	b.n	8002b9a <__aeabi_dsub+0x342>
 8002d96:	496b      	ldr	r1, [pc, #428]	; (8002f44 <__aeabi_dsub+0x6ec>)
 8002d98:	428a      	cmp	r2, r1
 8002d9a:	d100      	bne.n	8002d9e <__aeabi_dsub+0x546>
 8002d9c:	e70c      	b.n	8002bb8 <__aeabi_dsub+0x360>
 8002d9e:	1818      	adds	r0, r3, r0
 8002da0:	4298      	cmp	r0, r3
 8002da2:	419b      	sbcs	r3, r3
 8002da4:	444f      	add	r7, r9
 8002da6:	425b      	negs	r3, r3
 8002da8:	18fb      	adds	r3, r7, r3
 8002daa:	07dc      	lsls	r4, r3, #31
 8002dac:	0840      	lsrs	r0, r0, #1
 8002dae:	085b      	lsrs	r3, r3, #1
 8002db0:	469a      	mov	sl, r3
 8002db2:	0016      	movs	r6, r2
 8002db4:	4304      	orrs	r4, r0
 8002db6:	e6d9      	b.n	8002b6c <__aeabi_dsub+0x314>
 8002db8:	2a00      	cmp	r2, #0
 8002dba:	d000      	beq.n	8002dbe <__aeabi_dsub+0x566>
 8002dbc:	e081      	b.n	8002ec2 <__aeabi_dsub+0x66a>
 8002dbe:	003b      	movs	r3, r7
 8002dc0:	4303      	orrs	r3, r0
 8002dc2:	d11d      	bne.n	8002e00 <__aeabi_dsub+0x5a8>
 8002dc4:	2280      	movs	r2, #128	; 0x80
 8002dc6:	2500      	movs	r5, #0
 8002dc8:	0312      	lsls	r2, r2, #12
 8002dca:	e70b      	b.n	8002be4 <__aeabi_dsub+0x38c>
 8002dcc:	08c0      	lsrs	r0, r0, #3
 8002dce:	077b      	lsls	r3, r7, #29
 8002dd0:	465d      	mov	r5, fp
 8002dd2:	4303      	orrs	r3, r0
 8002dd4:	08fa      	lsrs	r2, r7, #3
 8002dd6:	e6d3      	b.n	8002b80 <__aeabi_dsub+0x328>
 8002dd8:	1ac4      	subs	r4, r0, r3
 8002dda:	42a0      	cmp	r0, r4
 8002ddc:	4180      	sbcs	r0, r0
 8002dde:	464b      	mov	r3, r9
 8002de0:	4240      	negs	r0, r0
 8002de2:	1aff      	subs	r7, r7, r3
 8002de4:	1a3b      	subs	r3, r7, r0
 8002de6:	469a      	mov	sl, r3
 8002de8:	465d      	mov	r5, fp
 8002dea:	e597      	b.n	800291c <__aeabi_dsub+0xc4>
 8002dec:	1a1c      	subs	r4, r3, r0
 8002dee:	464a      	mov	r2, r9
 8002df0:	42a3      	cmp	r3, r4
 8002df2:	419b      	sbcs	r3, r3
 8002df4:	1bd7      	subs	r7, r2, r7
 8002df6:	425b      	negs	r3, r3
 8002df8:	1afb      	subs	r3, r7, r3
 8002dfa:	469a      	mov	sl, r3
 8002dfc:	2601      	movs	r6, #1
 8002dfe:	e585      	b.n	800290c <__aeabi_dsub+0xb4>
 8002e00:	08c0      	lsrs	r0, r0, #3
 8002e02:	077b      	lsls	r3, r7, #29
 8002e04:	465d      	mov	r5, fp
 8002e06:	4303      	orrs	r3, r0
 8002e08:	08fa      	lsrs	r2, r7, #3
 8002e0a:	e6e7      	b.n	8002bdc <__aeabi_dsub+0x384>
 8002e0c:	464a      	mov	r2, r9
 8002e0e:	08db      	lsrs	r3, r3, #3
 8002e10:	0752      	lsls	r2, r2, #29
 8002e12:	4313      	orrs	r3, r2
 8002e14:	464a      	mov	r2, r9
 8002e16:	08d2      	lsrs	r2, r2, #3
 8002e18:	e6b5      	b.n	8002b86 <__aeabi_dsub+0x32e>
 8002e1a:	08c0      	lsrs	r0, r0, #3
 8002e1c:	077b      	lsls	r3, r7, #29
 8002e1e:	4303      	orrs	r3, r0
 8002e20:	08fa      	lsrs	r2, r7, #3
 8002e22:	e6db      	b.n	8002bdc <__aeabi_dsub+0x384>
 8002e24:	4649      	mov	r1, r9
 8002e26:	4319      	orrs	r1, r3
 8002e28:	000b      	movs	r3, r1
 8002e2a:	1e59      	subs	r1, r3, #1
 8002e2c:	418b      	sbcs	r3, r1
 8002e2e:	001c      	movs	r4, r3
 8002e30:	e653      	b.n	8002ada <__aeabi_dsub+0x282>
 8002e32:	464d      	mov	r5, r9
 8002e34:	3c20      	subs	r4, #32
 8002e36:	40e5      	lsrs	r5, r4
 8002e38:	2920      	cmp	r1, #32
 8002e3a:	d005      	beq.n	8002e48 <__aeabi_dsub+0x5f0>
 8002e3c:	2440      	movs	r4, #64	; 0x40
 8002e3e:	1a64      	subs	r4, r4, r1
 8002e40:	4649      	mov	r1, r9
 8002e42:	40a1      	lsls	r1, r4
 8002e44:	430b      	orrs	r3, r1
 8002e46:	4698      	mov	r8, r3
 8002e48:	4643      	mov	r3, r8
 8002e4a:	1e5c      	subs	r4, r3, #1
 8002e4c:	41a3      	sbcs	r3, r4
 8002e4e:	432b      	orrs	r3, r5
 8002e50:	e776      	b.n	8002d40 <__aeabi_dsub+0x4e8>
 8002e52:	2a00      	cmp	r2, #0
 8002e54:	d0e1      	beq.n	8002e1a <__aeabi_dsub+0x5c2>
 8002e56:	003a      	movs	r2, r7
 8002e58:	08db      	lsrs	r3, r3, #3
 8002e5a:	4302      	orrs	r2, r0
 8002e5c:	d100      	bne.n	8002e60 <__aeabi_dsub+0x608>
 8002e5e:	e6b8      	b.n	8002bd2 <__aeabi_dsub+0x37a>
 8002e60:	464a      	mov	r2, r9
 8002e62:	0752      	lsls	r2, r2, #29
 8002e64:	2480      	movs	r4, #128	; 0x80
 8002e66:	4313      	orrs	r3, r2
 8002e68:	464a      	mov	r2, r9
 8002e6a:	0324      	lsls	r4, r4, #12
 8002e6c:	08d2      	lsrs	r2, r2, #3
 8002e6e:	4222      	tst	r2, r4
 8002e70:	d007      	beq.n	8002e82 <__aeabi_dsub+0x62a>
 8002e72:	08fe      	lsrs	r6, r7, #3
 8002e74:	4226      	tst	r6, r4
 8002e76:	d104      	bne.n	8002e82 <__aeabi_dsub+0x62a>
 8002e78:	465d      	mov	r5, fp
 8002e7a:	0032      	movs	r2, r6
 8002e7c:	08c3      	lsrs	r3, r0, #3
 8002e7e:	077f      	lsls	r7, r7, #29
 8002e80:	433b      	orrs	r3, r7
 8002e82:	0f59      	lsrs	r1, r3, #29
 8002e84:	00db      	lsls	r3, r3, #3
 8002e86:	0749      	lsls	r1, r1, #29
 8002e88:	08db      	lsrs	r3, r3, #3
 8002e8a:	430b      	orrs	r3, r1
 8002e8c:	e6a6      	b.n	8002bdc <__aeabi_dsub+0x384>
 8002e8e:	1ac4      	subs	r4, r0, r3
 8002e90:	42a0      	cmp	r0, r4
 8002e92:	4180      	sbcs	r0, r0
 8002e94:	464b      	mov	r3, r9
 8002e96:	4240      	negs	r0, r0
 8002e98:	1aff      	subs	r7, r7, r3
 8002e9a:	1a3b      	subs	r3, r7, r0
 8002e9c:	469a      	mov	sl, r3
 8002e9e:	465d      	mov	r5, fp
 8002ea0:	2601      	movs	r6, #1
 8002ea2:	e533      	b.n	800290c <__aeabi_dsub+0xb4>
 8002ea4:	003b      	movs	r3, r7
 8002ea6:	4303      	orrs	r3, r0
 8002ea8:	d100      	bne.n	8002eac <__aeabi_dsub+0x654>
 8002eaa:	e715      	b.n	8002cd8 <__aeabi_dsub+0x480>
 8002eac:	08c0      	lsrs	r0, r0, #3
 8002eae:	077b      	lsls	r3, r7, #29
 8002eb0:	465d      	mov	r5, fp
 8002eb2:	4303      	orrs	r3, r0
 8002eb4:	08fa      	lsrs	r2, r7, #3
 8002eb6:	e666      	b.n	8002b86 <__aeabi_dsub+0x32e>
 8002eb8:	08c0      	lsrs	r0, r0, #3
 8002eba:	077b      	lsls	r3, r7, #29
 8002ebc:	4303      	orrs	r3, r0
 8002ebe:	08fa      	lsrs	r2, r7, #3
 8002ec0:	e65e      	b.n	8002b80 <__aeabi_dsub+0x328>
 8002ec2:	003a      	movs	r2, r7
 8002ec4:	08db      	lsrs	r3, r3, #3
 8002ec6:	4302      	orrs	r2, r0
 8002ec8:	d100      	bne.n	8002ecc <__aeabi_dsub+0x674>
 8002eca:	e682      	b.n	8002bd2 <__aeabi_dsub+0x37a>
 8002ecc:	464a      	mov	r2, r9
 8002ece:	0752      	lsls	r2, r2, #29
 8002ed0:	2480      	movs	r4, #128	; 0x80
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	464a      	mov	r2, r9
 8002ed6:	0324      	lsls	r4, r4, #12
 8002ed8:	08d2      	lsrs	r2, r2, #3
 8002eda:	4222      	tst	r2, r4
 8002edc:	d007      	beq.n	8002eee <__aeabi_dsub+0x696>
 8002ede:	08fe      	lsrs	r6, r7, #3
 8002ee0:	4226      	tst	r6, r4
 8002ee2:	d104      	bne.n	8002eee <__aeabi_dsub+0x696>
 8002ee4:	465d      	mov	r5, fp
 8002ee6:	0032      	movs	r2, r6
 8002ee8:	08c3      	lsrs	r3, r0, #3
 8002eea:	077f      	lsls	r7, r7, #29
 8002eec:	433b      	orrs	r3, r7
 8002eee:	0f59      	lsrs	r1, r3, #29
 8002ef0:	00db      	lsls	r3, r3, #3
 8002ef2:	08db      	lsrs	r3, r3, #3
 8002ef4:	0749      	lsls	r1, r1, #29
 8002ef6:	430b      	orrs	r3, r1
 8002ef8:	e670      	b.n	8002bdc <__aeabi_dsub+0x384>
 8002efa:	08c0      	lsrs	r0, r0, #3
 8002efc:	077b      	lsls	r3, r7, #29
 8002efe:	4303      	orrs	r3, r0
 8002f00:	08fa      	lsrs	r2, r7, #3
 8002f02:	e640      	b.n	8002b86 <__aeabi_dsub+0x32e>
 8002f04:	464c      	mov	r4, r9
 8002f06:	3920      	subs	r1, #32
 8002f08:	40cc      	lsrs	r4, r1
 8002f0a:	4661      	mov	r1, ip
 8002f0c:	2920      	cmp	r1, #32
 8002f0e:	d006      	beq.n	8002f1e <__aeabi_dsub+0x6c6>
 8002f10:	4666      	mov	r6, ip
 8002f12:	2140      	movs	r1, #64	; 0x40
 8002f14:	1b89      	subs	r1, r1, r6
 8002f16:	464e      	mov	r6, r9
 8002f18:	408e      	lsls	r6, r1
 8002f1a:	4333      	orrs	r3, r6
 8002f1c:	4698      	mov	r8, r3
 8002f1e:	4643      	mov	r3, r8
 8002f20:	1e59      	subs	r1, r3, #1
 8002f22:	418b      	sbcs	r3, r1
 8002f24:	431c      	orrs	r4, r3
 8002f26:	e5d8      	b.n	8002ada <__aeabi_dsub+0x282>
 8002f28:	181c      	adds	r4, r3, r0
 8002f2a:	4284      	cmp	r4, r0
 8002f2c:	4180      	sbcs	r0, r0
 8002f2e:	444f      	add	r7, r9
 8002f30:	46ba      	mov	sl, r7
 8002f32:	4240      	negs	r0, r0
 8002f34:	4482      	add	sl, r0
 8002f36:	e6d9      	b.n	8002cec <__aeabi_dsub+0x494>
 8002f38:	4653      	mov	r3, sl
 8002f3a:	4323      	orrs	r3, r4
 8002f3c:	d100      	bne.n	8002f40 <__aeabi_dsub+0x6e8>
 8002f3e:	e6cb      	b.n	8002cd8 <__aeabi_dsub+0x480>
 8002f40:	e614      	b.n	8002b6c <__aeabi_dsub+0x314>
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	000007ff 	.word	0x000007ff
 8002f48:	ff7fffff 	.word	0xff7fffff
 8002f4c:	000007fe 	.word	0x000007fe
 8002f50:	2300      	movs	r3, #0
 8002f52:	4a01      	ldr	r2, [pc, #4]	; (8002f58 <__aeabi_dsub+0x700>)
 8002f54:	001c      	movs	r4, r3
 8002f56:	e529      	b.n	80029ac <__aeabi_dsub+0x154>
 8002f58:	000007ff 	.word	0x000007ff

08002f5c <__aeabi_dcmpun>:
 8002f5c:	b570      	push	{r4, r5, r6, lr}
 8002f5e:	0005      	movs	r5, r0
 8002f60:	480c      	ldr	r0, [pc, #48]	; (8002f94 <__aeabi_dcmpun+0x38>)
 8002f62:	031c      	lsls	r4, r3, #12
 8002f64:	0016      	movs	r6, r2
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	030a      	lsls	r2, r1, #12
 8002f6a:	0049      	lsls	r1, r1, #1
 8002f6c:	0b12      	lsrs	r2, r2, #12
 8002f6e:	0d49      	lsrs	r1, r1, #21
 8002f70:	0b24      	lsrs	r4, r4, #12
 8002f72:	0d5b      	lsrs	r3, r3, #21
 8002f74:	4281      	cmp	r1, r0
 8002f76:	d008      	beq.n	8002f8a <__aeabi_dcmpun+0x2e>
 8002f78:	4a06      	ldr	r2, [pc, #24]	; (8002f94 <__aeabi_dcmpun+0x38>)
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d103      	bne.n	8002f88 <__aeabi_dcmpun+0x2c>
 8002f80:	0020      	movs	r0, r4
 8002f82:	4330      	orrs	r0, r6
 8002f84:	1e43      	subs	r3, r0, #1
 8002f86:	4198      	sbcs	r0, r3
 8002f88:	bd70      	pop	{r4, r5, r6, pc}
 8002f8a:	2001      	movs	r0, #1
 8002f8c:	432a      	orrs	r2, r5
 8002f8e:	d1fb      	bne.n	8002f88 <__aeabi_dcmpun+0x2c>
 8002f90:	e7f2      	b.n	8002f78 <__aeabi_dcmpun+0x1c>
 8002f92:	46c0      	nop			; (mov r8, r8)
 8002f94:	000007ff 	.word	0x000007ff

08002f98 <__aeabi_d2iz>:
 8002f98:	000a      	movs	r2, r1
 8002f9a:	b530      	push	{r4, r5, lr}
 8002f9c:	4c13      	ldr	r4, [pc, #76]	; (8002fec <__aeabi_d2iz+0x54>)
 8002f9e:	0053      	lsls	r3, r2, #1
 8002fa0:	0309      	lsls	r1, r1, #12
 8002fa2:	0005      	movs	r5, r0
 8002fa4:	0b09      	lsrs	r1, r1, #12
 8002fa6:	2000      	movs	r0, #0
 8002fa8:	0d5b      	lsrs	r3, r3, #21
 8002faa:	0fd2      	lsrs	r2, r2, #31
 8002fac:	42a3      	cmp	r3, r4
 8002fae:	dd04      	ble.n	8002fba <__aeabi_d2iz+0x22>
 8002fb0:	480f      	ldr	r0, [pc, #60]	; (8002ff0 <__aeabi_d2iz+0x58>)
 8002fb2:	4283      	cmp	r3, r0
 8002fb4:	dd02      	ble.n	8002fbc <__aeabi_d2iz+0x24>
 8002fb6:	4b0f      	ldr	r3, [pc, #60]	; (8002ff4 <__aeabi_d2iz+0x5c>)
 8002fb8:	18d0      	adds	r0, r2, r3
 8002fba:	bd30      	pop	{r4, r5, pc}
 8002fbc:	2080      	movs	r0, #128	; 0x80
 8002fbe:	0340      	lsls	r0, r0, #13
 8002fc0:	4301      	orrs	r1, r0
 8002fc2:	480d      	ldr	r0, [pc, #52]	; (8002ff8 <__aeabi_d2iz+0x60>)
 8002fc4:	1ac0      	subs	r0, r0, r3
 8002fc6:	281f      	cmp	r0, #31
 8002fc8:	dd08      	ble.n	8002fdc <__aeabi_d2iz+0x44>
 8002fca:	480c      	ldr	r0, [pc, #48]	; (8002ffc <__aeabi_d2iz+0x64>)
 8002fcc:	1ac3      	subs	r3, r0, r3
 8002fce:	40d9      	lsrs	r1, r3
 8002fd0:	000b      	movs	r3, r1
 8002fd2:	4258      	negs	r0, r3
 8002fd4:	2a00      	cmp	r2, #0
 8002fd6:	d1f0      	bne.n	8002fba <__aeabi_d2iz+0x22>
 8002fd8:	0018      	movs	r0, r3
 8002fda:	e7ee      	b.n	8002fba <__aeabi_d2iz+0x22>
 8002fdc:	4c08      	ldr	r4, [pc, #32]	; (8003000 <__aeabi_d2iz+0x68>)
 8002fde:	40c5      	lsrs	r5, r0
 8002fe0:	46a4      	mov	ip, r4
 8002fe2:	4463      	add	r3, ip
 8002fe4:	4099      	lsls	r1, r3
 8002fe6:	000b      	movs	r3, r1
 8002fe8:	432b      	orrs	r3, r5
 8002fea:	e7f2      	b.n	8002fd2 <__aeabi_d2iz+0x3a>
 8002fec:	000003fe 	.word	0x000003fe
 8002ff0:	0000041d 	.word	0x0000041d
 8002ff4:	7fffffff 	.word	0x7fffffff
 8002ff8:	00000433 	.word	0x00000433
 8002ffc:	00000413 	.word	0x00000413
 8003000:	fffffbed 	.word	0xfffffbed

08003004 <__aeabi_i2d>:
 8003004:	b570      	push	{r4, r5, r6, lr}
 8003006:	2800      	cmp	r0, #0
 8003008:	d016      	beq.n	8003038 <__aeabi_i2d+0x34>
 800300a:	17c3      	asrs	r3, r0, #31
 800300c:	18c5      	adds	r5, r0, r3
 800300e:	405d      	eors	r5, r3
 8003010:	0fc4      	lsrs	r4, r0, #31
 8003012:	0028      	movs	r0, r5
 8003014:	f000 f91a 	bl	800324c <__clzsi2>
 8003018:	4b11      	ldr	r3, [pc, #68]	; (8003060 <__aeabi_i2d+0x5c>)
 800301a:	1a1b      	subs	r3, r3, r0
 800301c:	280a      	cmp	r0, #10
 800301e:	dc16      	bgt.n	800304e <__aeabi_i2d+0x4a>
 8003020:	0002      	movs	r2, r0
 8003022:	002e      	movs	r6, r5
 8003024:	3215      	adds	r2, #21
 8003026:	4096      	lsls	r6, r2
 8003028:	220b      	movs	r2, #11
 800302a:	1a12      	subs	r2, r2, r0
 800302c:	40d5      	lsrs	r5, r2
 800302e:	055b      	lsls	r3, r3, #21
 8003030:	032d      	lsls	r5, r5, #12
 8003032:	0b2d      	lsrs	r5, r5, #12
 8003034:	0d5b      	lsrs	r3, r3, #21
 8003036:	e003      	b.n	8003040 <__aeabi_i2d+0x3c>
 8003038:	2400      	movs	r4, #0
 800303a:	2300      	movs	r3, #0
 800303c:	2500      	movs	r5, #0
 800303e:	2600      	movs	r6, #0
 8003040:	051b      	lsls	r3, r3, #20
 8003042:	432b      	orrs	r3, r5
 8003044:	07e4      	lsls	r4, r4, #31
 8003046:	4323      	orrs	r3, r4
 8003048:	0030      	movs	r0, r6
 800304a:	0019      	movs	r1, r3
 800304c:	bd70      	pop	{r4, r5, r6, pc}
 800304e:	380b      	subs	r0, #11
 8003050:	4085      	lsls	r5, r0
 8003052:	055b      	lsls	r3, r3, #21
 8003054:	032d      	lsls	r5, r5, #12
 8003056:	2600      	movs	r6, #0
 8003058:	0b2d      	lsrs	r5, r5, #12
 800305a:	0d5b      	lsrs	r3, r3, #21
 800305c:	e7f0      	b.n	8003040 <__aeabi_i2d+0x3c>
 800305e:	46c0      	nop			; (mov r8, r8)
 8003060:	0000041e 	.word	0x0000041e

08003064 <__aeabi_ui2d>:
 8003064:	b510      	push	{r4, lr}
 8003066:	1e04      	subs	r4, r0, #0
 8003068:	d010      	beq.n	800308c <__aeabi_ui2d+0x28>
 800306a:	f000 f8ef 	bl	800324c <__clzsi2>
 800306e:	4b0f      	ldr	r3, [pc, #60]	; (80030ac <__aeabi_ui2d+0x48>)
 8003070:	1a1b      	subs	r3, r3, r0
 8003072:	280a      	cmp	r0, #10
 8003074:	dc11      	bgt.n	800309a <__aeabi_ui2d+0x36>
 8003076:	220b      	movs	r2, #11
 8003078:	0021      	movs	r1, r4
 800307a:	1a12      	subs	r2, r2, r0
 800307c:	40d1      	lsrs	r1, r2
 800307e:	3015      	adds	r0, #21
 8003080:	030a      	lsls	r2, r1, #12
 8003082:	055b      	lsls	r3, r3, #21
 8003084:	4084      	lsls	r4, r0
 8003086:	0b12      	lsrs	r2, r2, #12
 8003088:	0d5b      	lsrs	r3, r3, #21
 800308a:	e001      	b.n	8003090 <__aeabi_ui2d+0x2c>
 800308c:	2300      	movs	r3, #0
 800308e:	2200      	movs	r2, #0
 8003090:	051b      	lsls	r3, r3, #20
 8003092:	4313      	orrs	r3, r2
 8003094:	0020      	movs	r0, r4
 8003096:	0019      	movs	r1, r3
 8003098:	bd10      	pop	{r4, pc}
 800309a:	0022      	movs	r2, r4
 800309c:	380b      	subs	r0, #11
 800309e:	4082      	lsls	r2, r0
 80030a0:	055b      	lsls	r3, r3, #21
 80030a2:	0312      	lsls	r2, r2, #12
 80030a4:	2400      	movs	r4, #0
 80030a6:	0b12      	lsrs	r2, r2, #12
 80030a8:	0d5b      	lsrs	r3, r3, #21
 80030aa:	e7f1      	b.n	8003090 <__aeabi_ui2d+0x2c>
 80030ac:	0000041e 	.word	0x0000041e

080030b0 <__aeabi_f2d>:
 80030b0:	b570      	push	{r4, r5, r6, lr}
 80030b2:	0242      	lsls	r2, r0, #9
 80030b4:	0043      	lsls	r3, r0, #1
 80030b6:	0fc4      	lsrs	r4, r0, #31
 80030b8:	20fe      	movs	r0, #254	; 0xfe
 80030ba:	0e1b      	lsrs	r3, r3, #24
 80030bc:	1c59      	adds	r1, r3, #1
 80030be:	0a55      	lsrs	r5, r2, #9
 80030c0:	4208      	tst	r0, r1
 80030c2:	d00c      	beq.n	80030de <__aeabi_f2d+0x2e>
 80030c4:	21e0      	movs	r1, #224	; 0xe0
 80030c6:	0089      	lsls	r1, r1, #2
 80030c8:	468c      	mov	ip, r1
 80030ca:	076d      	lsls	r5, r5, #29
 80030cc:	0b12      	lsrs	r2, r2, #12
 80030ce:	4463      	add	r3, ip
 80030d0:	051b      	lsls	r3, r3, #20
 80030d2:	4313      	orrs	r3, r2
 80030d4:	07e4      	lsls	r4, r4, #31
 80030d6:	4323      	orrs	r3, r4
 80030d8:	0028      	movs	r0, r5
 80030da:	0019      	movs	r1, r3
 80030dc:	bd70      	pop	{r4, r5, r6, pc}
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d114      	bne.n	800310c <__aeabi_f2d+0x5c>
 80030e2:	2d00      	cmp	r5, #0
 80030e4:	d01b      	beq.n	800311e <__aeabi_f2d+0x6e>
 80030e6:	0028      	movs	r0, r5
 80030e8:	f000 f8b0 	bl	800324c <__clzsi2>
 80030ec:	280a      	cmp	r0, #10
 80030ee:	dc1c      	bgt.n	800312a <__aeabi_f2d+0x7a>
 80030f0:	230b      	movs	r3, #11
 80030f2:	002a      	movs	r2, r5
 80030f4:	1a1b      	subs	r3, r3, r0
 80030f6:	40da      	lsrs	r2, r3
 80030f8:	0003      	movs	r3, r0
 80030fa:	3315      	adds	r3, #21
 80030fc:	409d      	lsls	r5, r3
 80030fe:	4b0e      	ldr	r3, [pc, #56]	; (8003138 <__aeabi_f2d+0x88>)
 8003100:	0312      	lsls	r2, r2, #12
 8003102:	1a1b      	subs	r3, r3, r0
 8003104:	055b      	lsls	r3, r3, #21
 8003106:	0b12      	lsrs	r2, r2, #12
 8003108:	0d5b      	lsrs	r3, r3, #21
 800310a:	e7e1      	b.n	80030d0 <__aeabi_f2d+0x20>
 800310c:	2d00      	cmp	r5, #0
 800310e:	d009      	beq.n	8003124 <__aeabi_f2d+0x74>
 8003110:	0b13      	lsrs	r3, r2, #12
 8003112:	2280      	movs	r2, #128	; 0x80
 8003114:	0312      	lsls	r2, r2, #12
 8003116:	431a      	orrs	r2, r3
 8003118:	076d      	lsls	r5, r5, #29
 800311a:	4b08      	ldr	r3, [pc, #32]	; (800313c <__aeabi_f2d+0x8c>)
 800311c:	e7d8      	b.n	80030d0 <__aeabi_f2d+0x20>
 800311e:	2300      	movs	r3, #0
 8003120:	2200      	movs	r2, #0
 8003122:	e7d5      	b.n	80030d0 <__aeabi_f2d+0x20>
 8003124:	2200      	movs	r2, #0
 8003126:	4b05      	ldr	r3, [pc, #20]	; (800313c <__aeabi_f2d+0x8c>)
 8003128:	e7d2      	b.n	80030d0 <__aeabi_f2d+0x20>
 800312a:	0003      	movs	r3, r0
 800312c:	002a      	movs	r2, r5
 800312e:	3b0b      	subs	r3, #11
 8003130:	409a      	lsls	r2, r3
 8003132:	2500      	movs	r5, #0
 8003134:	e7e3      	b.n	80030fe <__aeabi_f2d+0x4e>
 8003136:	46c0      	nop			; (mov r8, r8)
 8003138:	00000389 	.word	0x00000389
 800313c:	000007ff 	.word	0x000007ff

08003140 <__aeabi_d2f>:
 8003140:	0002      	movs	r2, r0
 8003142:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003144:	004b      	lsls	r3, r1, #1
 8003146:	030d      	lsls	r5, r1, #12
 8003148:	0f40      	lsrs	r0, r0, #29
 800314a:	0d5b      	lsrs	r3, r3, #21
 800314c:	0fcc      	lsrs	r4, r1, #31
 800314e:	0a6d      	lsrs	r5, r5, #9
 8003150:	493a      	ldr	r1, [pc, #232]	; (800323c <__aeabi_d2f+0xfc>)
 8003152:	4305      	orrs	r5, r0
 8003154:	1c58      	adds	r0, r3, #1
 8003156:	00d7      	lsls	r7, r2, #3
 8003158:	4208      	tst	r0, r1
 800315a:	d00a      	beq.n	8003172 <__aeabi_d2f+0x32>
 800315c:	4938      	ldr	r1, [pc, #224]	; (8003240 <__aeabi_d2f+0x100>)
 800315e:	1859      	adds	r1, r3, r1
 8003160:	29fe      	cmp	r1, #254	; 0xfe
 8003162:	dd16      	ble.n	8003192 <__aeabi_d2f+0x52>
 8003164:	20ff      	movs	r0, #255	; 0xff
 8003166:	2200      	movs	r2, #0
 8003168:	05c0      	lsls	r0, r0, #23
 800316a:	4310      	orrs	r0, r2
 800316c:	07e4      	lsls	r4, r4, #31
 800316e:	4320      	orrs	r0, r4
 8003170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003172:	2b00      	cmp	r3, #0
 8003174:	d106      	bne.n	8003184 <__aeabi_d2f+0x44>
 8003176:	433d      	orrs	r5, r7
 8003178:	d026      	beq.n	80031c8 <__aeabi_d2f+0x88>
 800317a:	2205      	movs	r2, #5
 800317c:	0192      	lsls	r2, r2, #6
 800317e:	0a52      	lsrs	r2, r2, #9
 8003180:	b2d8      	uxtb	r0, r3
 8003182:	e7f1      	b.n	8003168 <__aeabi_d2f+0x28>
 8003184:	432f      	orrs	r7, r5
 8003186:	d0ed      	beq.n	8003164 <__aeabi_d2f+0x24>
 8003188:	2280      	movs	r2, #128	; 0x80
 800318a:	03d2      	lsls	r2, r2, #15
 800318c:	20ff      	movs	r0, #255	; 0xff
 800318e:	432a      	orrs	r2, r5
 8003190:	e7ea      	b.n	8003168 <__aeabi_d2f+0x28>
 8003192:	2900      	cmp	r1, #0
 8003194:	dd1b      	ble.n	80031ce <__aeabi_d2f+0x8e>
 8003196:	0192      	lsls	r2, r2, #6
 8003198:	1e50      	subs	r0, r2, #1
 800319a:	4182      	sbcs	r2, r0
 800319c:	00ed      	lsls	r5, r5, #3
 800319e:	0f7f      	lsrs	r7, r7, #29
 80031a0:	432a      	orrs	r2, r5
 80031a2:	433a      	orrs	r2, r7
 80031a4:	0753      	lsls	r3, r2, #29
 80031a6:	d047      	beq.n	8003238 <__aeabi_d2f+0xf8>
 80031a8:	230f      	movs	r3, #15
 80031aa:	4013      	ands	r3, r2
 80031ac:	2b04      	cmp	r3, #4
 80031ae:	d000      	beq.n	80031b2 <__aeabi_d2f+0x72>
 80031b0:	3204      	adds	r2, #4
 80031b2:	2380      	movs	r3, #128	; 0x80
 80031b4:	04db      	lsls	r3, r3, #19
 80031b6:	4013      	ands	r3, r2
 80031b8:	d03e      	beq.n	8003238 <__aeabi_d2f+0xf8>
 80031ba:	1c48      	adds	r0, r1, #1
 80031bc:	29fe      	cmp	r1, #254	; 0xfe
 80031be:	d0d1      	beq.n	8003164 <__aeabi_d2f+0x24>
 80031c0:	0192      	lsls	r2, r2, #6
 80031c2:	0a52      	lsrs	r2, r2, #9
 80031c4:	b2c0      	uxtb	r0, r0
 80031c6:	e7cf      	b.n	8003168 <__aeabi_d2f+0x28>
 80031c8:	2000      	movs	r0, #0
 80031ca:	2200      	movs	r2, #0
 80031cc:	e7cc      	b.n	8003168 <__aeabi_d2f+0x28>
 80031ce:	000a      	movs	r2, r1
 80031d0:	3217      	adds	r2, #23
 80031d2:	db2f      	blt.n	8003234 <__aeabi_d2f+0xf4>
 80031d4:	2680      	movs	r6, #128	; 0x80
 80031d6:	0436      	lsls	r6, r6, #16
 80031d8:	432e      	orrs	r6, r5
 80031da:	251e      	movs	r5, #30
 80031dc:	1a6d      	subs	r5, r5, r1
 80031de:	2d1f      	cmp	r5, #31
 80031e0:	dd11      	ble.n	8003206 <__aeabi_d2f+0xc6>
 80031e2:	2202      	movs	r2, #2
 80031e4:	4252      	negs	r2, r2
 80031e6:	1a52      	subs	r2, r2, r1
 80031e8:	0031      	movs	r1, r6
 80031ea:	40d1      	lsrs	r1, r2
 80031ec:	2d20      	cmp	r5, #32
 80031ee:	d004      	beq.n	80031fa <__aeabi_d2f+0xba>
 80031f0:	4a14      	ldr	r2, [pc, #80]	; (8003244 <__aeabi_d2f+0x104>)
 80031f2:	4694      	mov	ip, r2
 80031f4:	4463      	add	r3, ip
 80031f6:	409e      	lsls	r6, r3
 80031f8:	4337      	orrs	r7, r6
 80031fa:	003a      	movs	r2, r7
 80031fc:	1e53      	subs	r3, r2, #1
 80031fe:	419a      	sbcs	r2, r3
 8003200:	430a      	orrs	r2, r1
 8003202:	2100      	movs	r1, #0
 8003204:	e7ce      	b.n	80031a4 <__aeabi_d2f+0x64>
 8003206:	4a10      	ldr	r2, [pc, #64]	; (8003248 <__aeabi_d2f+0x108>)
 8003208:	0038      	movs	r0, r7
 800320a:	4694      	mov	ip, r2
 800320c:	4463      	add	r3, ip
 800320e:	4098      	lsls	r0, r3
 8003210:	003a      	movs	r2, r7
 8003212:	1e41      	subs	r1, r0, #1
 8003214:	4188      	sbcs	r0, r1
 8003216:	409e      	lsls	r6, r3
 8003218:	40ea      	lsrs	r2, r5
 800321a:	4330      	orrs	r0, r6
 800321c:	4302      	orrs	r2, r0
 800321e:	2100      	movs	r1, #0
 8003220:	0753      	lsls	r3, r2, #29
 8003222:	d1c1      	bne.n	80031a8 <__aeabi_d2f+0x68>
 8003224:	2180      	movs	r1, #128	; 0x80
 8003226:	0013      	movs	r3, r2
 8003228:	04c9      	lsls	r1, r1, #19
 800322a:	2001      	movs	r0, #1
 800322c:	400b      	ands	r3, r1
 800322e:	420a      	tst	r2, r1
 8003230:	d1c6      	bne.n	80031c0 <__aeabi_d2f+0x80>
 8003232:	e7a3      	b.n	800317c <__aeabi_d2f+0x3c>
 8003234:	2300      	movs	r3, #0
 8003236:	e7a0      	b.n	800317a <__aeabi_d2f+0x3a>
 8003238:	000b      	movs	r3, r1
 800323a:	e79f      	b.n	800317c <__aeabi_d2f+0x3c>
 800323c:	000007fe 	.word	0x000007fe
 8003240:	fffffc80 	.word	0xfffffc80
 8003244:	fffffca2 	.word	0xfffffca2
 8003248:	fffffc82 	.word	0xfffffc82

0800324c <__clzsi2>:
 800324c:	211c      	movs	r1, #28
 800324e:	2301      	movs	r3, #1
 8003250:	041b      	lsls	r3, r3, #16
 8003252:	4298      	cmp	r0, r3
 8003254:	d301      	bcc.n	800325a <__clzsi2+0xe>
 8003256:	0c00      	lsrs	r0, r0, #16
 8003258:	3910      	subs	r1, #16
 800325a:	0a1b      	lsrs	r3, r3, #8
 800325c:	4298      	cmp	r0, r3
 800325e:	d301      	bcc.n	8003264 <__clzsi2+0x18>
 8003260:	0a00      	lsrs	r0, r0, #8
 8003262:	3908      	subs	r1, #8
 8003264:	091b      	lsrs	r3, r3, #4
 8003266:	4298      	cmp	r0, r3
 8003268:	d301      	bcc.n	800326e <__clzsi2+0x22>
 800326a:	0900      	lsrs	r0, r0, #4
 800326c:	3904      	subs	r1, #4
 800326e:	a202      	add	r2, pc, #8	; (adr r2, 8003278 <__clzsi2+0x2c>)
 8003270:	5c10      	ldrb	r0, [r2, r0]
 8003272:	1840      	adds	r0, r0, r1
 8003274:	4770      	bx	lr
 8003276:	46c0      	nop			; (mov r8, r8)
 8003278:	02020304 	.word	0x02020304
 800327c:	01010101 	.word	0x01010101
	...

08003288 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800328c:	f3bf 8f4f 	dsb	sy
}
 8003290:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003292:	4b04      	ldr	r3, [pc, #16]	; (80032a4 <__NVIC_SystemReset+0x1c>)
 8003294:	4a04      	ldr	r2, [pc, #16]	; (80032a8 <__NVIC_SystemReset+0x20>)
 8003296:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003298:	f3bf 8f4f 	dsb	sy
}
 800329c:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800329e:	46c0      	nop			; (mov r8, r8)
 80032a0:	e7fd      	b.n	800329e <__NVIC_SystemReset+0x16>
 80032a2:	46c0      	nop			; (mov r8, r8)
 80032a4:	e000ed00 	.word	0xe000ed00
 80032a8:	05fa0004 	.word	0x05fa0004

080032ac <Read_DI_IN1>:

/* Digital Output Function Prototypes-----------------*/


/* Digital Status Read Function Definition-----------------*/
static int Read_DI_IN1(){
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
	int val=HAL_GPIO_ReadPin (DI_IN1_GPIO_Port, DI_IN1_Pin);
 80032b2:	2380      	movs	r3, #128	; 0x80
 80032b4:	015a      	lsls	r2, r3, #5
 80032b6:	23a0      	movs	r3, #160	; 0xa0
 80032b8:	05db      	lsls	r3, r3, #23
 80032ba:	0011      	movs	r1, r2
 80032bc:	0018      	movs	r0, r3
 80032be:	f007 f98b 	bl	800a5d8 <HAL_GPIO_ReadPin>
 80032c2:	0003      	movs	r3, r0
 80032c4:	607b      	str	r3, [r7, #4]
	return val;
 80032c6:	687b      	ldr	r3, [r7, #4]
}
 80032c8:	0018      	movs	r0, r3
 80032ca:	46bd      	mov	sp, r7
 80032cc:	b002      	add	sp, #8
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <Read_DI_IN2>:
static int Read_DI_IN2(){
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
	int val=HAL_GPIO_ReadPin (DI_IN2_GPIO_Port, DI_IN2_Pin);
 80032d6:	2380      	movs	r3, #128	; 0x80
 80032d8:	011b      	lsls	r3, r3, #4
 80032da:	4a06      	ldr	r2, [pc, #24]	; (80032f4 <Read_DI_IN2+0x24>)
 80032dc:	0019      	movs	r1, r3
 80032de:	0010      	movs	r0, r2
 80032e0:	f007 f97a 	bl	800a5d8 <HAL_GPIO_ReadPin>
 80032e4:	0003      	movs	r3, r0
 80032e6:	607b      	str	r3, [r7, #4]
	return val;
 80032e8:	687b      	ldr	r3, [r7, #4]
}
 80032ea:	0018      	movs	r0, r3
 80032ec:	46bd      	mov	sp, r7
 80032ee:	b002      	add	sp, #8
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	46c0      	nop			; (mov r8, r8)
 80032f4:	50000400 	.word	0x50000400

080032f8 <Read_DI_IN3>:
static int Read_DI_IN3(){
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
	int val=HAL_GPIO_ReadPin (DI_IN3_GPIO_Port, DI_IN3_Pin);
 80032fe:	2380      	movs	r3, #128	; 0x80
 8003300:	015b      	lsls	r3, r3, #5
 8003302:	4a06      	ldr	r2, [pc, #24]	; (800331c <Read_DI_IN3+0x24>)
 8003304:	0019      	movs	r1, r3
 8003306:	0010      	movs	r0, r2
 8003308:	f007 f966 	bl	800a5d8 <HAL_GPIO_ReadPin>
 800330c:	0003      	movs	r3, r0
 800330e:	607b      	str	r3, [r7, #4]
	return val;
 8003310:	687b      	ldr	r3, [r7, #4]
}
 8003312:	0018      	movs	r0, r3
 8003314:	46bd      	mov	sp, r7
 8003316:	b002      	add	sp, #8
 8003318:	bd80      	pop	{r7, pc}
 800331a:	46c0      	nop			; (mov r8, r8)
 800331c:	50000400 	.word	0x50000400

08003320 <Read_DI_MAINS_STATE>:
static int Read_DI_MAINS_STATE(){
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
	int val=HAL_GPIO_ReadPin (DI_MAINS_STATE_GPIO_Port, DI_MAINS_STATE_Pin);
 8003326:	2380      	movs	r3, #128	; 0x80
 8003328:	019b      	lsls	r3, r3, #6
 800332a:	4a06      	ldr	r2, [pc, #24]	; (8003344 <Read_DI_MAINS_STATE+0x24>)
 800332c:	0019      	movs	r1, r3
 800332e:	0010      	movs	r0, r2
 8003330:	f007 f952 	bl	800a5d8 <HAL_GPIO_ReadPin>
 8003334:	0003      	movs	r3, r0
 8003336:	607b      	str	r3, [r7, #4]
	return val;
 8003338:	687b      	ldr	r3, [r7, #4]
}
 800333a:	0018      	movs	r0, r3
 800333c:	46bd      	mov	sp, r7
 800333e:	b002      	add	sp, #8
 8003340:	bd80      	pop	{r7, pc}
 8003342:	46c0      	nop			; (mov r8, r8)
 8003344:	50000400 	.word	0x50000400

08003348 <Read_DI_ACC_STATE>:
static int Read_DI_ACC_STATE(){
 8003348:	b580      	push	{r7, lr}
 800334a:	b082      	sub	sp, #8
 800334c:	af00      	add	r7, sp, #0
	int val=HAL_GPIO_ReadPin (DI_ACC_STATE_GPIO_Port, DI_ACC_STATE_Pin);
 800334e:	2380      	movs	r3, #128	; 0x80
 8003350:	01db      	lsls	r3, r3, #7
 8003352:	4a06      	ldr	r2, [pc, #24]	; (800336c <Read_DI_ACC_STATE+0x24>)
 8003354:	0019      	movs	r1, r3
 8003356:	0010      	movs	r0, r2
 8003358:	f007 f93e 	bl	800a5d8 <HAL_GPIO_ReadPin>
 800335c:	0003      	movs	r3, r0
 800335e:	607b      	str	r3, [r7, #4]
	return val;
 8003360:	687b      	ldr	r3, [r7, #4]
}
 8003362:	0018      	movs	r0, r3
 8003364:	46bd      	mov	sp, r7
 8003366:	b002      	add	sp, #8
 8003368:	bd80      	pop	{r7, pc}
 800336a:	46c0      	nop			; (mov r8, r8)
 800336c:	50000400 	.word	0x50000400

08003370 <Read_DI_BOX_STATE>:
static char Read_DI_BOX_STATE(){
 8003370:	b580      	push	{r7, lr}
 8003372:	b082      	sub	sp, #8
 8003374:	af00      	add	r7, sp, #0
	int val=HAL_GPIO_ReadPin (DI_BOX_STATE_GPIO_Port, DI_BOX_STATE_Pin);
 8003376:	2380      	movs	r3, #128	; 0x80
 8003378:	021b      	lsls	r3, r3, #8
 800337a:	4a0d      	ldr	r2, [pc, #52]	; (80033b0 <Read_DI_BOX_STATE+0x40>)
 800337c:	0019      	movs	r1, r3
 800337e:	0010      	movs	r0, r2
 8003380:	f007 f92a 	bl	800a5d8 <HAL_GPIO_ReadPin>
 8003384:	0003      	movs	r3, r0
 8003386:	603b      	str	r3, [r7, #0]
	char box='O';
 8003388:	1dfb      	adds	r3, r7, #7
 800338a:	224f      	movs	r2, #79	; 0x4f
 800338c:	701a      	strb	r2, [r3, #0]
	if(val==1)box='O';
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	2b01      	cmp	r3, #1
 8003392:	d103      	bne.n	800339c <Read_DI_BOX_STATE+0x2c>
 8003394:	1dfb      	adds	r3, r7, #7
 8003396:	224f      	movs	r2, #79	; 0x4f
 8003398:	701a      	strb	r2, [r3, #0]
 800339a:	e002      	b.n	80033a2 <Read_DI_BOX_STATE+0x32>
		else box='C';
 800339c:	1dfb      	adds	r3, r7, #7
 800339e:	2243      	movs	r2, #67	; 0x43
 80033a0:	701a      	strb	r2, [r3, #0]

	return box;
 80033a2:	1dfb      	adds	r3, r7, #7
 80033a4:	781b      	ldrb	r3, [r3, #0]
}
 80033a6:	0018      	movs	r0, r3
 80033a8:	46bd      	mov	sp, r7
 80033aa:	b002      	add	sp, #8
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	46c0      	nop			; (mov r8, r8)
 80033b0:	50000400 	.word	0x50000400

080033b4 <Read_DI_SOS_STATE>:
static int Read_DI_SOS_STATE(){
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
	int val=HAL_GPIO_ReadPin (DI_SOS_STATE_GPIO_Port, DI_SOS_STATE_Pin);
 80033ba:	2380      	movs	r3, #128	; 0x80
 80033bc:	005a      	lsls	r2, r3, #1
 80033be:	23a0      	movs	r3, #160	; 0xa0
 80033c0:	05db      	lsls	r3, r3, #23
 80033c2:	0011      	movs	r1, r2
 80033c4:	0018      	movs	r0, r3
 80033c6:	f007 f907 	bl	800a5d8 <HAL_GPIO_ReadPin>
 80033ca:	0003      	movs	r3, r0
 80033cc:	607b      	str	r3, [r7, #4]
	return val;
 80033ce:	687b      	ldr	r3, [r7, #4]
}
 80033d0:	0018      	movs	r0, r3
 80033d2:	46bd      	mov	sp, r7
 80033d4:	b002      	add	sp, #8
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <Init_ADC>:


/* Analog Value Read Function Definition-----------------*/


static void Init_ADC(){
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, ADCvalue, 4);
 80033dc:	4904      	ldr	r1, [pc, #16]	; (80033f0 <Init_ADC+0x18>)
 80033de:	4b05      	ldr	r3, [pc, #20]	; (80033f4 <Init_ADC+0x1c>)
 80033e0:	2204      	movs	r2, #4
 80033e2:	0018      	movs	r0, r3
 80033e4:	f005 ffe0 	bl	80093a8 <HAL_ADC_Start_DMA>
}
 80033e8:	46c0      	nop			; (mov r8, r8)
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	46c0      	nop			; (mov r8, r8)
 80033f0:	200009dc 	.word	0x200009dc
 80033f4:	20000548 	.word	0x20000548

080033f8 <Read_ADC1>:

static float Read_ADC1(){
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
	float val=(float)ADCvalue[0];
 80033fe:	4b0b      	ldr	r3, [pc, #44]	; (800342c <Read_ADC1+0x34>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	0018      	movs	r0, r3
 8003404:	f7fd ffc4 	bl	8001390 <__aeabi_ui2f>
 8003408:	1c03      	adds	r3, r0, #0
 800340a:	607b      	str	r3, [r7, #4]

	return ((float)(val*VSENSE*11));
 800340c:	4b08      	ldr	r3, [pc, #32]	; (8003430 <Read_ADC1+0x38>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	6879      	ldr	r1, [r7, #4]
 8003412:	1c18      	adds	r0, r3, #0
 8003414:	f7fd fc5c 	bl	8000cd0 <__aeabi_fmul>
 8003418:	1c03      	adds	r3, r0, #0
 800341a:	4906      	ldr	r1, [pc, #24]	; (8003434 <Read_ADC1+0x3c>)
 800341c:	1c18      	adds	r0, r3, #0
 800341e:	f7fd fc57 	bl	8000cd0 <__aeabi_fmul>
 8003422:	1c03      	adds	r3, r0, #0
    	//HAL_Delay(1);
}
 8003424:	1c18      	adds	r0, r3, #0
 8003426:	46bd      	mov	sp, r7
 8003428:	b002      	add	sp, #8
 800342a:	bd80      	pop	{r7, pc}
 800342c:	200009dc 	.word	0x200009dc
 8003430:	20000008 	.word	0x20000008
 8003434:	41300000 	.word	0x41300000

08003438 <Read_ADC2>:

static float Read_ADC2(){
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
	return (ADCvalue[1]*VSENSE*11);
 800343c:	4b0a      	ldr	r3, [pc, #40]	; (8003468 <Read_ADC2+0x30>)
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	0018      	movs	r0, r3
 8003442:	f7fd ffa5 	bl	8001390 <__aeabi_ui2f>
 8003446:	1c02      	adds	r2, r0, #0
 8003448:	4b08      	ldr	r3, [pc, #32]	; (800346c <Read_ADC2+0x34>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	1c19      	adds	r1, r3, #0
 800344e:	1c10      	adds	r0, r2, #0
 8003450:	f7fd fc3e 	bl	8000cd0 <__aeabi_fmul>
 8003454:	1c03      	adds	r3, r0, #0
 8003456:	4906      	ldr	r1, [pc, #24]	; (8003470 <Read_ADC2+0x38>)
 8003458:	1c18      	adds	r0, r3, #0
 800345a:	f7fd fc39 	bl	8000cd0 <__aeabi_fmul>
 800345e:	1c03      	adds	r3, r0, #0
	    	//HAL_Delay(1);
}
 8003460:	1c18      	adds	r0, r3, #0
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	46c0      	nop			; (mov r8, r8)
 8003468:	200009dc 	.word	0x200009dc
 800346c:	20000008 	.word	0x20000008
 8003470:	41300000 	.word	0x41300000

08003474 <Read_EXT_B_SENSE>:
static float Read_EXT_B_SENSE(){
 8003474:	b580      	push	{r7, lr}
 8003476:	af00      	add	r7, sp, #0
	return (ADCvalue[2]*VSENSE*16);
 8003478:	4b0a      	ldr	r3, [pc, #40]	; (80034a4 <Read_EXT_B_SENSE+0x30>)
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	0018      	movs	r0, r3
 800347e:	f7fd ff87 	bl	8001390 <__aeabi_ui2f>
 8003482:	1c02      	adds	r2, r0, #0
 8003484:	4b08      	ldr	r3, [pc, #32]	; (80034a8 <Read_EXT_B_SENSE+0x34>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	1c19      	adds	r1, r3, #0
 800348a:	1c10      	adds	r0, r2, #0
 800348c:	f7fd fc20 	bl	8000cd0 <__aeabi_fmul>
 8003490:	1c03      	adds	r3, r0, #0
 8003492:	2183      	movs	r1, #131	; 0x83
 8003494:	05c9      	lsls	r1, r1, #23
 8003496:	1c18      	adds	r0, r3, #0
 8003498:	f7fd fc1a 	bl	8000cd0 <__aeabi_fmul>
 800349c:	1c03      	adds	r3, r0, #0
	    	//HAL_Delay(1);
}
 800349e:	1c18      	adds	r0, r3, #0
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	200009dc 	.word	0x200009dc
 80034a8:	20000008 	.word	0x20000008

080034ac <Read_INT_B_SENSE>:
static float Read_INT_B_SENSE(){
 80034ac:	b580      	push	{r7, lr}
 80034ae:	af00      	add	r7, sp, #0
	return (ADCvalue[3]*VSENSE*2);
 80034b0:	4b0a      	ldr	r3, [pc, #40]	; (80034dc <Read_INT_B_SENSE+0x30>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	0018      	movs	r0, r3
 80034b6:	f7fd ff6b 	bl	8001390 <__aeabi_ui2f>
 80034ba:	1c02      	adds	r2, r0, #0
 80034bc:	4b08      	ldr	r3, [pc, #32]	; (80034e0 <Read_INT_B_SENSE+0x34>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	1c19      	adds	r1, r3, #0
 80034c2:	1c10      	adds	r0, r2, #0
 80034c4:	f7fd fc04 	bl	8000cd0 <__aeabi_fmul>
 80034c8:	1c03      	adds	r3, r0, #0
 80034ca:	1c19      	adds	r1, r3, #0
 80034cc:	1c18      	adds	r0, r3, #0
 80034ce:	f7fd f895 	bl	80005fc <__aeabi_fadd>
 80034d2:	1c03      	adds	r3, r0, #0
	    	//HAL_Delay(1);
}
 80034d4:	1c18      	adds	r0, r3, #0
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	46c0      	nop			; (mov r8, r8)
 80034dc:	200009dc 	.word	0x200009dc
 80034e0:	20000008 	.word	0x20000008

080034e4 <SET_5V_OUT_EN>:
	else if(val==0){
		HAL_GPIO_WritePin(DO_OUT3_P_LED_GPIO_Port, DO_OUT3_P_LED_Pin, GPIO_PIN_RESET);
	}

}
static void SET_5V_OUT_EN(int val){
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
	if(val==1){
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d106      	bne.n	8003500 <SET_5V_OUT_EN+0x1c>
		HAL_GPIO_WritePin(DO_5V_OUT_EN_GPIO_Port, DO_5V_OUT_EN_Pin, GPIO_PIN_SET);
 80034f2:	4b0a      	ldr	r3, [pc, #40]	; (800351c <SET_5V_OUT_EN+0x38>)
 80034f4:	2201      	movs	r2, #1
 80034f6:	2120      	movs	r1, #32
 80034f8:	0018      	movs	r0, r3
 80034fa:	f007 f88a 	bl	800a612 <HAL_GPIO_WritePin>
	}
	else if(val==0){
		HAL_GPIO_WritePin(DO_5V_OUT_EN_GPIO_Port, DO_5V_OUT_EN_Pin, GPIO_PIN_RESET);
	}
}
 80034fe:	e008      	b.n	8003512 <SET_5V_OUT_EN+0x2e>
	else if(val==0){
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d105      	bne.n	8003512 <SET_5V_OUT_EN+0x2e>
		HAL_GPIO_WritePin(DO_5V_OUT_EN_GPIO_Port, DO_5V_OUT_EN_Pin, GPIO_PIN_RESET);
 8003506:	4b05      	ldr	r3, [pc, #20]	; (800351c <SET_5V_OUT_EN+0x38>)
 8003508:	2200      	movs	r2, #0
 800350a:	2120      	movs	r1, #32
 800350c:	0018      	movs	r0, r3
 800350e:	f007 f880 	bl	800a612 <HAL_GPIO_WritePin>
}
 8003512:	46c0      	nop			; (mov r8, r8)
 8003514:	46bd      	mov	sp, r7
 8003516:	b002      	add	sp, #8
 8003518:	bd80      	pop	{r7, pc}
 800351a:	46c0      	nop			; (mov r8, r8)
 800351c:	50000400 	.word	0x50000400

08003520 <SET_LED_GPS>:
	else if(val==0){
		HAL_GPIO_WritePin(DO_OUT1_GPIO_Port, DO_OUT1_Pin, GPIO_PIN_RESET);
	}
}

static void SET_LED_GPS(int val){
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
	if(val==1){
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2b01      	cmp	r3, #1
 800352c:	d106      	bne.n	800353c <SET_LED_GPS+0x1c>
		HAL_GPIO_WritePin(DO_LED_GPS_GPIO_Port, DO_LED_GPS_Pin, GPIO_PIN_SET);
 800352e:	4b0a      	ldr	r3, [pc, #40]	; (8003558 <SET_LED_GPS+0x38>)
 8003530:	2201      	movs	r2, #1
 8003532:	2104      	movs	r1, #4
 8003534:	0018      	movs	r0, r3
 8003536:	f007 f86c 	bl	800a612 <HAL_GPIO_WritePin>
	}
	else if(val==0){
		HAL_GPIO_WritePin(DO_LED_GPS_GPIO_Port, DO_LED_GPS_Pin, GPIO_PIN_RESET);
	}
}
 800353a:	e008      	b.n	800354e <SET_LED_GPS+0x2e>
	else if(val==0){
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d105      	bne.n	800354e <SET_LED_GPS+0x2e>
		HAL_GPIO_WritePin(DO_LED_GPS_GPIO_Port, DO_LED_GPS_Pin, GPIO_PIN_RESET);
 8003542:	4b05      	ldr	r3, [pc, #20]	; (8003558 <SET_LED_GPS+0x38>)
 8003544:	2200      	movs	r2, #0
 8003546:	2104      	movs	r1, #4
 8003548:	0018      	movs	r0, r3
 800354a:	f007 f862 	bl	800a612 <HAL_GPIO_WritePin>
}
 800354e:	46c0      	nop			; (mov r8, r8)
 8003550:	46bd      	mov	sp, r7
 8003552:	b002      	add	sp, #8
 8003554:	bd80      	pop	{r7, pc}
 8003556:	46c0      	nop			; (mov r8, r8)
 8003558:	50000c00 	.word	0x50000c00

0800355c <SET_LED_NET>:

static void SET_LED_NET(int val){
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
	if(val==1){
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2b01      	cmp	r3, #1
 8003568:	d106      	bne.n	8003578 <SET_LED_NET+0x1c>
		HAL_GPIO_WritePin(DO_LED_NET_GPIO_Port, DO_LED_NET_Pin, GPIO_PIN_SET);
 800356a:	4b0a      	ldr	r3, [pc, #40]	; (8003594 <SET_LED_NET+0x38>)
 800356c:	2201      	movs	r2, #1
 800356e:	2102      	movs	r1, #2
 8003570:	0018      	movs	r0, r3
 8003572:	f007 f84e 	bl	800a612 <HAL_GPIO_WritePin>
	}
	else if(val==0){
		HAL_GPIO_WritePin(DO_LED_NET_GPIO_Port, DO_LED_NET_Pin, GPIO_PIN_RESET);
	}
}
 8003576:	e008      	b.n	800358a <SET_LED_NET+0x2e>
	else if(val==0){
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d105      	bne.n	800358a <SET_LED_NET+0x2e>
		HAL_GPIO_WritePin(DO_LED_NET_GPIO_Port, DO_LED_NET_Pin, GPIO_PIN_RESET);
 800357e:	4b05      	ldr	r3, [pc, #20]	; (8003594 <SET_LED_NET+0x38>)
 8003580:	2200      	movs	r2, #0
 8003582:	2102      	movs	r1, #2
 8003584:	0018      	movs	r0, r3
 8003586:	f007 f844 	bl	800a612 <HAL_GPIO_WritePin>
}
 800358a:	46c0      	nop			; (mov r8, r8)
 800358c:	46bd      	mov	sp, r7
 800358e:	b002      	add	sp, #8
 8003590:	bd80      	pop	{r7, pc}
 8003592:	46c0      	nop			; (mov r8, r8)
 8003594:	50000c00 	.word	0x50000c00

08003598 <SET_LED_PWR>:

static void SET_LED_PWR(int val){
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
	if(val==1){
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d106      	bne.n	80035b4 <SET_LED_PWR+0x1c>
		HAL_GPIO_WritePin(DO_LED_PWR_GPIO_Port, DO_LED_PWR_Pin, GPIO_PIN_SET);
 80035a6:	4b0a      	ldr	r3, [pc, #40]	; (80035d0 <SET_LED_PWR+0x38>)
 80035a8:	2201      	movs	r2, #1
 80035aa:	2101      	movs	r1, #1
 80035ac:	0018      	movs	r0, r3
 80035ae:	f007 f830 	bl	800a612 <HAL_GPIO_WritePin>
	}
	else if(val==0){
		HAL_GPIO_WritePin(DO_LED_PWR_GPIO_Port, DO_LED_PWR_Pin, GPIO_PIN_RESET);
	}
}
 80035b2:	e008      	b.n	80035c6 <SET_LED_PWR+0x2e>
	else if(val==0){
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d105      	bne.n	80035c6 <SET_LED_PWR+0x2e>
		HAL_GPIO_WritePin(DO_LED_PWR_GPIO_Port, DO_LED_PWR_Pin, GPIO_PIN_RESET);
 80035ba:	4b05      	ldr	r3, [pc, #20]	; (80035d0 <SET_LED_PWR+0x38>)
 80035bc:	2200      	movs	r2, #0
 80035be:	2101      	movs	r1, #1
 80035c0:	0018      	movs	r0, r3
 80035c2:	f007 f826 	bl	800a612 <HAL_GPIO_WritePin>
}
 80035c6:	46c0      	nop			; (mov r8, r8)
 80035c8:	46bd      	mov	sp, r7
 80035ca:	b002      	add	sp, #8
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	46c0      	nop			; (mov r8, r8)
 80035d0:	50000c00 	.word	0x50000c00

080035d4 <SET_GPS_VCC_EN>:

static void SET_GPS_VCC_EN(int val){
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
	if(val==1){
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d108      	bne.n	80035f4 <SET_GPS_VCC_EN+0x20>
		HAL_GPIO_WritePin(DO_GPS_VCC_EN_GPIO_Port, DO_GPS_VCC_EN_Pin, GPIO_PIN_SET);
 80035e2:	2380      	movs	r3, #128	; 0x80
 80035e4:	0219      	lsls	r1, r3, #8
 80035e6:	23a0      	movs	r3, #160	; 0xa0
 80035e8:	05db      	lsls	r3, r3, #23
 80035ea:	2201      	movs	r2, #1
 80035ec:	0018      	movs	r0, r3
 80035ee:	f007 f810 	bl	800a612 <HAL_GPIO_WritePin>
	}
	else if(val==0){
		HAL_GPIO_WritePin(DO_GPS_VCC_EN_GPIO_Port, DO_GPS_VCC_EN_Pin, GPIO_PIN_RESET);
	}
}
 80035f2:	e00a      	b.n	800360a <SET_GPS_VCC_EN+0x36>
	else if(val==0){
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d107      	bne.n	800360a <SET_GPS_VCC_EN+0x36>
		HAL_GPIO_WritePin(DO_GPS_VCC_EN_GPIO_Port, DO_GPS_VCC_EN_Pin, GPIO_PIN_RESET);
 80035fa:	2380      	movs	r3, #128	; 0x80
 80035fc:	0219      	lsls	r1, r3, #8
 80035fe:	23a0      	movs	r3, #160	; 0xa0
 8003600:	05db      	lsls	r3, r3, #23
 8003602:	2200      	movs	r2, #0
 8003604:	0018      	movs	r0, r3
 8003606:	f007 f804 	bl	800a612 <HAL_GPIO_WritePin>
}
 800360a:	46c0      	nop			; (mov r8, r8)
 800360c:	46bd      	mov	sp, r7
 800360e:	b002      	add	sp, #8
 8003610:	bd80      	pop	{r7, pc}
	...

08003614 <SET_PWRKEY>:

static void SET_PWRKEY(int val){
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
	if(val==1){
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d106      	bne.n	8003630 <SET_PWRKEY+0x1c>
		HAL_GPIO_WritePin(DO_PWRKEY_GPIO_Port, DO_PWRKEY_Pin, GPIO_PIN_SET);
 8003622:	4b0a      	ldr	r3, [pc, #40]	; (800364c <SET_PWRKEY+0x38>)
 8003624:	2201      	movs	r2, #1
 8003626:	2180      	movs	r1, #128	; 0x80
 8003628:	0018      	movs	r0, r3
 800362a:	f006 fff2 	bl	800a612 <HAL_GPIO_WritePin>
	}
	else if(val==0){
		HAL_GPIO_WritePin(DO_PWRKEY_GPIO_Port, DO_PWRKEY_Pin, GPIO_PIN_RESET);
	}
}
 800362e:	e008      	b.n	8003642 <SET_PWRKEY+0x2e>
	else if(val==0){
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d105      	bne.n	8003642 <SET_PWRKEY+0x2e>
		HAL_GPIO_WritePin(DO_PWRKEY_GPIO_Port, DO_PWRKEY_Pin, GPIO_PIN_RESET);
 8003636:	4b05      	ldr	r3, [pc, #20]	; (800364c <SET_PWRKEY+0x38>)
 8003638:	2200      	movs	r2, #0
 800363a:	2180      	movs	r1, #128	; 0x80
 800363c:	0018      	movs	r0, r3
 800363e:	f006 ffe8 	bl	800a612 <HAL_GPIO_WritePin>
}
 8003642:	46c0      	nop			; (mov r8, r8)
 8003644:	46bd      	mov	sp, r7
 8003646:	b002      	add	sp, #8
 8003648:	bd80      	pop	{r7, pc}
 800364a:	46c0      	nop			; (mov r8, r8)
 800364c:	50000800 	.word	0x50000800

08003650 <SET_GSM_VCC_EN>:

static void SET_GSM_VCC_EN(int val){
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
	if(val==1){
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2b01      	cmp	r3, #1
 800365c:	d106      	bne.n	800366c <SET_GSM_VCC_EN+0x1c>
		HAL_GPIO_WritePin(DO_GSM_VCC_EN_GPIO_Port, DO_GSM_VCC_EN_Pin, GPIO_PIN_SET);
 800365e:	4b0a      	ldr	r3, [pc, #40]	; (8003688 <SET_GSM_VCC_EN+0x38>)
 8003660:	2201      	movs	r2, #1
 8003662:	2140      	movs	r1, #64	; 0x40
 8003664:	0018      	movs	r0, r3
 8003666:	f006 ffd4 	bl	800a612 <HAL_GPIO_WritePin>
	}
	else if(val==0){
		HAL_GPIO_WritePin(DO_GSM_VCC_EN_GPIO_Port, DO_GSM_VCC_EN_Pin, GPIO_PIN_RESET);
	}
}
 800366a:	e008      	b.n	800367e <SET_GSM_VCC_EN+0x2e>
	else if(val==0){
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d105      	bne.n	800367e <SET_GSM_VCC_EN+0x2e>
		HAL_GPIO_WritePin(DO_GSM_VCC_EN_GPIO_Port, DO_GSM_VCC_EN_Pin, GPIO_PIN_RESET);
 8003672:	4b05      	ldr	r3, [pc, #20]	; (8003688 <SET_GSM_VCC_EN+0x38>)
 8003674:	2200      	movs	r2, #0
 8003676:	2140      	movs	r1, #64	; 0x40
 8003678:	0018      	movs	r0, r3
 800367a:	f006 ffca 	bl	800a612 <HAL_GPIO_WritePin>
}
 800367e:	46c0      	nop			; (mov r8, r8)
 8003680:	46bd      	mov	sp, r7
 8003682:	b002      	add	sp, #8
 8003684:	bd80      	pop	{r7, pc}
 8003686:	46c0      	nop			; (mov r8, r8)
 8003688:	50000800 	.word	0x50000800

0800368c <RestartGSM>:
	}
	return 1;
}

void RestartGSM()
{
 800368c:	b580      	push	{r7, lr}
 800368e:	af00      	add	r7, sp, #0
	SET_GSM_VCC_EN(1);
 8003690:	2001      	movs	r0, #1
 8003692:	f7ff ffdd 	bl	8003650 <SET_GSM_VCC_EN>
	SET_PWRKEY(0);
 8003696:	2000      	movs	r0, #0
 8003698:	f7ff ffbc 	bl	8003614 <SET_PWRKEY>
	HAL_Delay(700);
 800369c:	23af      	movs	r3, #175	; 0xaf
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	0018      	movs	r0, r3
 80036a2:	f005 fb57 	bl	8008d54 <HAL_Delay>
	SET_PWRKEY(1);
 80036a6:	2001      	movs	r0, #1
 80036a8:	f7ff ffb4 	bl	8003614 <SET_PWRKEY>
	HAL_Delay(500);
 80036ac:	23fa      	movs	r3, #250	; 0xfa
 80036ae:	005b      	lsls	r3, r3, #1
 80036b0:	0018      	movs	r0, r3
 80036b2:	f005 fb4f 	bl	8008d54 <HAL_Delay>
	SET_PWRKEY(0);
 80036b6:	2000      	movs	r0, #0
 80036b8:	f7ff ffac 	bl	8003614 <SET_PWRKEY>
	HAL_Delay(700);
 80036bc:	23af      	movs	r3, #175	; 0xaf
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	0018      	movs	r0, r3
 80036c2:	f005 fb47 	bl	8008d54 <HAL_Delay>
	SET_GSM_VCC_EN(0);
 80036c6:	2000      	movs	r0, #0
 80036c8:	f7ff ffc2 	bl	8003650 <SET_GSM_VCC_EN>
	HAL_Delay(700);
 80036cc:	23af      	movs	r3, #175	; 0xaf
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	0018      	movs	r0, r3
 80036d2:	f005 fb3f 	bl	8008d54 <HAL_Delay>
	SET_PWRKEY(1);
 80036d6:	2001      	movs	r0, #1
 80036d8:	f7ff ff9c 	bl	8003614 <SET_PWRKEY>
	HAL_Delay(500);
 80036dc:	23fa      	movs	r3, #250	; 0xfa
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	0018      	movs	r0, r3
 80036e2:	f005 fb37 	bl	8008d54 <HAL_Delay>
	SET_GSM_VCC_EN(1);
 80036e6:	2001      	movs	r0, #1
 80036e8:	f7ff ffb2 	bl	8003650 <SET_GSM_VCC_EN>
	HAL_Delay(200);
 80036ec:	20c8      	movs	r0, #200	; 0xc8
 80036ee:	f005 fb31 	bl	8008d54 <HAL_Delay>
	SET_PWRKEY(0);
 80036f2:	2000      	movs	r0, #0
 80036f4:	f7ff ff8e 	bl	8003614 <SET_PWRKEY>
}
 80036f8:	46c0      	nop			; (mov r8, r8)
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
	...

08003700 <SendGSMCode>:

void SendGSMCode(const char cmd[])
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]

	memset(GSMData, 0, 990);
 8003708:	4a25      	ldr	r2, [pc, #148]	; (80037a0 <SendGSMCode+0xa0>)
 800370a:	4b26      	ldr	r3, [pc, #152]	; (80037a4 <SendGSMCode+0xa4>)
 800370c:	2100      	movs	r1, #0
 800370e:	0018      	movs	r0, r3
 8003710:	f00f fc84 	bl	801301c <memset>
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 8003714:	4b24      	ldr	r3, [pc, #144]	; (80037a8 <SendGSMCode+0xa8>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	220c      	movs	r2, #12
 800371a:	621a      	str	r2, [r3, #32]
	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 800371c:	4923      	ldr	r1, [pc, #140]	; (80037ac <SendGSMCode+0xac>)
 800371e:	4b24      	ldr	r3, [pc, #144]	; (80037b0 <SendGSMCode+0xb0>)
 8003720:	2201      	movs	r2, #1
 8003722:	0018      	movs	r0, r3
 8003724:	f009 fea0 	bl	800d468 <HAL_UART_Receive_DMA>
	memset(GSMTXC, 0, 100);
 8003728:	4b22      	ldr	r3, [pc, #136]	; (80037b4 <SendGSMCode+0xb4>)
 800372a:	2264      	movs	r2, #100	; 0x64
 800372c:	2100      	movs	r1, #0
 800372e:	0018      	movs	r0, r3
 8003730:	f00f fc74 	bl	801301c <memset>
	if ((strlen(cmd) > 90) & (debug == 1))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	0018      	movs	r0, r3
 8003738:	f7fc fce6 	bl	8000108 <strlen>
 800373c:	0003      	movs	r3, r0
 800373e:	225a      	movs	r2, #90	; 0x5a
 8003740:	429a      	cmp	r2, r3
 8003742:	419b      	sbcs	r3, r3
 8003744:	425b      	negs	r3, r3
 8003746:	b2da      	uxtb	r2, r3
 8003748:	4b1b      	ldr	r3, [pc, #108]	; (80037b8 <SendGSMCode+0xb8>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	3b01      	subs	r3, #1
 800374e:	4259      	negs	r1, r3
 8003750:	414b      	adcs	r3, r1
 8003752:	b2db      	uxtb	r3, r3
 8003754:	4013      	ands	r3, r2
 8003756:	b2db      	uxtb	r3, r3
 8003758:	2b00      	cmp	r3, #0
 800375a:	d003      	beq.n	8003764 <SendGSMCode+0x64>
	{
		Debug_Tx("Error:GSM Code Length Exceed");
 800375c:	4b17      	ldr	r3, [pc, #92]	; (80037bc <SendGSMCode+0xbc>)
 800375e:	0018      	movs	r0, r3
 8003760:	f004 fd44 	bl	80081ec <Debug_Tx>
	}
	strcpy(GSMTXC, cmd);
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	4b13      	ldr	r3, [pc, #76]	; (80037b4 <SendGSMCode+0xb4>)
 8003768:	0011      	movs	r1, r2
 800376a:	0018      	movs	r0, r3
 800376c:	f00f fe0b 	bl	8013386 <strcpy>
	strcat(GSMTXC, "\r\n");
 8003770:	4b10      	ldr	r3, [pc, #64]	; (80037b4 <SendGSMCode+0xb4>)
 8003772:	0018      	movs	r0, r3
 8003774:	f7fc fcc8 	bl	8000108 <strlen>
 8003778:	0003      	movs	r3, r0
 800377a:	001a      	movs	r2, r3
 800377c:	4b0d      	ldr	r3, [pc, #52]	; (80037b4 <SendGSMCode+0xb4>)
 800377e:	18d2      	adds	r2, r2, r3
 8003780:	4b0f      	ldr	r3, [pc, #60]	; (80037c0 <SendGSMCode+0xc0>)
 8003782:	0010      	movs	r0, r2
 8003784:	0019      	movs	r1, r3
 8003786:	2303      	movs	r3, #3
 8003788:	001a      	movs	r2, r3
 800378a:	f00f fe0f 	bl	80133ac <memcpy>

	// Debug_Tx(GSMTXC);
	GSM_Tx(GSMTXC);
 800378e:	4b09      	ldr	r3, [pc, #36]	; (80037b4 <SendGSMCode+0xb4>)
 8003790:	0018      	movs	r0, r3
 8003792:	f004 fd69 	bl	8008268 <GSM_Tx>
	// return GSM_Rx();
}
 8003796:	46c0      	nop			; (mov r8, r8)
 8003798:	46bd      	mov	sp, r7
 800379a:	b002      	add	sp, #8
 800379c:	bd80      	pop	{r7, pc}
 800379e:	46c0      	nop			; (mov r8, r8)
 80037a0:	000003de 	.word	0x000003de
 80037a4:	20000dd4 	.word	0x20000dd4
 80037a8:	200007a0 	.word	0x200007a0
 80037ac:	200013b0 	.word	0x200013b0
 80037b0:	2000070c 	.word	0x2000070c
 80037b4:	20001674 	.word	0x20001674
 80037b8:	2000000c 	.word	0x2000000c
 80037bc:	08016b6c 	.word	0x08016b6c
 80037c0:	08016b8c 	.word	0x08016b8c

080037c4 <SendGSMCodeL>:
	GSM_Tx(cmd);
	// return GSM_Rx();
}

void SendGSMCodeL(const char cmd[])
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 80037cc:	4b25      	ldr	r3, [pc, #148]	; (8003864 <SendGSMCodeL+0xa0>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	220c      	movs	r2, #12
 80037d2:	621a      	str	r2, [r3, #32]
	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 80037d4:	4924      	ldr	r1, [pc, #144]	; (8003868 <SendGSMCodeL+0xa4>)
 80037d6:	4b25      	ldr	r3, [pc, #148]	; (800386c <SendGSMCodeL+0xa8>)
 80037d8:	2201      	movs	r2, #1
 80037da:	0018      	movs	r0, r3
 80037dc:	f009 fe44 	bl	800d468 <HAL_UART_Receive_DMA>

	memset(GSMData, 0, 990);
 80037e0:	4a23      	ldr	r2, [pc, #140]	; (8003870 <SendGSMCodeL+0xac>)
 80037e2:	4b24      	ldr	r3, [pc, #144]	; (8003874 <SendGSMCodeL+0xb0>)
 80037e4:	2100      	movs	r1, #0
 80037e6:	0018      	movs	r0, r3
 80037e8:	f00f fc18 	bl	801301c <memset>
	memset(GSMTXC, 0, 100);
 80037ec:	4b22      	ldr	r3, [pc, #136]	; (8003878 <SendGSMCodeL+0xb4>)
 80037ee:	2264      	movs	r2, #100	; 0x64
 80037f0:	2100      	movs	r1, #0
 80037f2:	0018      	movs	r0, r3
 80037f4:	f00f fc12 	bl	801301c <memset>
	if ((strlen(cmd) > 90) & (debug == 1))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	0018      	movs	r0, r3
 80037fc:	f7fc fc84 	bl	8000108 <strlen>
 8003800:	0003      	movs	r3, r0
 8003802:	225a      	movs	r2, #90	; 0x5a
 8003804:	429a      	cmp	r2, r3
 8003806:	419b      	sbcs	r3, r3
 8003808:	425b      	negs	r3, r3
 800380a:	b2da      	uxtb	r2, r3
 800380c:	4b1b      	ldr	r3, [pc, #108]	; (800387c <SendGSMCodeL+0xb8>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	3b01      	subs	r3, #1
 8003812:	4259      	negs	r1, r3
 8003814:	414b      	adcs	r3, r1
 8003816:	b2db      	uxtb	r3, r3
 8003818:	4013      	ands	r3, r2
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b00      	cmp	r3, #0
 800381e:	d003      	beq.n	8003828 <SendGSMCodeL+0x64>
	{
		Debug_Tx("Error:GSM Code Length Exceed");
 8003820:	4b17      	ldr	r3, [pc, #92]	; (8003880 <SendGSMCodeL+0xbc>)
 8003822:	0018      	movs	r0, r3
 8003824:	f004 fce2 	bl	80081ec <Debug_Tx>
	}
	strcpy(GSMTXC, cmd);
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	4b13      	ldr	r3, [pc, #76]	; (8003878 <SendGSMCodeL+0xb4>)
 800382c:	0011      	movs	r1, r2
 800382e:	0018      	movs	r0, r3
 8003830:	f00f fda9 	bl	8013386 <strcpy>
	strcat(GSMTXC, "\r\n");
 8003834:	4b10      	ldr	r3, [pc, #64]	; (8003878 <SendGSMCodeL+0xb4>)
 8003836:	0018      	movs	r0, r3
 8003838:	f7fc fc66 	bl	8000108 <strlen>
 800383c:	0003      	movs	r3, r0
 800383e:	001a      	movs	r2, r3
 8003840:	4b0d      	ldr	r3, [pc, #52]	; (8003878 <SendGSMCodeL+0xb4>)
 8003842:	18d2      	adds	r2, r2, r3
 8003844:	4b0f      	ldr	r3, [pc, #60]	; (8003884 <SendGSMCodeL+0xc0>)
 8003846:	0010      	movs	r0, r2
 8003848:	0019      	movs	r1, r3
 800384a:	2303      	movs	r3, #3
 800384c:	001a      	movs	r2, r3
 800384e:	f00f fdad 	bl	80133ac <memcpy>
	// Debug_Tx(GSMTXC);
	GSM_Tx(GSMTXC);
 8003852:	4b09      	ldr	r3, [pc, #36]	; (8003878 <SendGSMCodeL+0xb4>)
 8003854:	0018      	movs	r0, r3
 8003856:	f004 fd07 	bl	8008268 <GSM_Tx>

	// return GSM_RxL();
}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	46bd      	mov	sp, r7
 800385e:	b002      	add	sp, #8
 8003860:	bd80      	pop	{r7, pc}
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	200007a0 	.word	0x200007a0
 8003868:	200013b0 	.word	0x200013b0
 800386c:	2000070c 	.word	0x2000070c
 8003870:	000003de 	.word	0x000003de
 8003874:	20000dd4 	.word	0x20000dd4
 8003878:	20001674 	.word	0x20001674
 800387c:	2000000c 	.word	0x2000000c
 8003880:	08016b6c 	.word	0x08016b6c
 8003884:	08016b8c 	.word	0x08016b8c

08003888 <SendGSMData>:

void SendGSMData(const char data[])
{
 8003888:	b590      	push	{r4, r7, lr}
 800388a:	b085      	sub	sp, #20
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 8003890:	4b12      	ldr	r3, [pc, #72]	; (80038dc <SendGSMData+0x54>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	220c      	movs	r2, #12
 8003896:	621a      	str	r2, [r3, #32]
	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 8003898:	4911      	ldr	r1, [pc, #68]	; (80038e0 <SendGSMData+0x58>)
 800389a:	4b12      	ldr	r3, [pc, #72]	; (80038e4 <SendGSMData+0x5c>)
 800389c:	2201      	movs	r2, #1
 800389e:	0018      	movs	r0, r3
 80038a0:	f009 fde2 	bl	800d468 <HAL_UART_Receive_DMA>

	memset(GSMData, 0, 990);
 80038a4:	4a10      	ldr	r2, [pc, #64]	; (80038e8 <SendGSMData+0x60>)
 80038a6:	4b11      	ldr	r3, [pc, #68]	; (80038ec <SendGSMData+0x64>)
 80038a8:	2100      	movs	r1, #0
 80038aa:	0018      	movs	r0, r3
 80038ac:	f00f fbb6 	bl	801301c <memset>
	uint8_t end[3];
	memset(end, 0, 3);
 80038b0:	240c      	movs	r4, #12
 80038b2:	193b      	adds	r3, r7, r4
 80038b4:	2203      	movs	r2, #3
 80038b6:	2100      	movs	r1, #0
 80038b8:	0018      	movs	r0, r3
 80038ba:	f00f fbaf 	bl	801301c <memset>
	end[0] = 0x1A;
 80038be:	193b      	adds	r3, r7, r4
 80038c0:	221a      	movs	r2, #26
 80038c2:	701a      	strb	r2, [r3, #0]
	// memset(GSMTXD,0,300);
	// if((strlen(data)>) &(debug==1)){Debug_Tx("Error:GSM Data Length Exceed");}
	// strcpy(GSMTXD,data);
	// strcat(GSMTXD,(char*)end);
	GSM_TxL(data);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	0018      	movs	r0, r3
 80038c8:	f004 fce8 	bl	800829c <GSM_TxL>
	GSM_Tx((char *)end);
 80038cc:	193b      	adds	r3, r7, r4
 80038ce:	0018      	movs	r0, r3
 80038d0:	f004 fcca 	bl	8008268 <GSM_Tx>

	// return GSM_Rx();
}
 80038d4:	46c0      	nop			; (mov r8, r8)
 80038d6:	46bd      	mov	sp, r7
 80038d8:	b005      	add	sp, #20
 80038da:	bd90      	pop	{r4, r7, pc}
 80038dc:	200007a0 	.word	0x200007a0
 80038e0:	200013b0 	.word	0x200013b0
 80038e4:	2000070c 	.word	0x2000070c
 80038e8:	000003de 	.word	0x000003de
 80038ec:	20000dd4 	.word	0x20000dd4

080038f0 <EndTransfer>:

void EndTransfer()
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0

	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 80038f6:	4b10      	ldr	r3, [pc, #64]	; (8003938 <EndTransfer+0x48>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	220c      	movs	r2, #12
 80038fc:	621a      	str	r2, [r3, #32]
	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 80038fe:	490f      	ldr	r1, [pc, #60]	; (800393c <EndTransfer+0x4c>)
 8003900:	4b0f      	ldr	r3, [pc, #60]	; (8003940 <EndTransfer+0x50>)
 8003902:	2201      	movs	r2, #1
 8003904:	0018      	movs	r0, r3
 8003906:	f009 fdaf 	bl	800d468 <HAL_UART_Receive_DMA>
	memset(GSMData, 0, 990);
 800390a:	4a0e      	ldr	r2, [pc, #56]	; (8003944 <EndTransfer+0x54>)
 800390c:	4b0e      	ldr	r3, [pc, #56]	; (8003948 <EndTransfer+0x58>)
 800390e:	2100      	movs	r1, #0
 8003910:	0018      	movs	r0, r3
 8003912:	f00f fb83 	bl	801301c <memset>
	uint8_t end[3];
	memset(end, 0, 3);
 8003916:	1d3b      	adds	r3, r7, #4
 8003918:	2203      	movs	r2, #3
 800391a:	2100      	movs	r1, #0
 800391c:	0018      	movs	r0, r3
 800391e:	f00f fb7d 	bl	801301c <memset>
	end[0] = 0x1A;
 8003922:	1d3b      	adds	r3, r7, #4
 8003924:	221a      	movs	r2, #26
 8003926:	701a      	strb	r2, [r3, #0]
	GSM_Tx((char *)end);
 8003928:	1d3b      	adds	r3, r7, #4
 800392a:	0018      	movs	r0, r3
 800392c:	f004 fc9c 	bl	8008268 <GSM_Tx>
	// return GSM_Rx();
}
 8003930:	46c0      	nop			; (mov r8, r8)
 8003932:	46bd      	mov	sp, r7
 8003934:	b002      	add	sp, #8
 8003936:	bd80      	pop	{r7, pc}
 8003938:	200007a0 	.word	0x200007a0
 800393c:	200013b0 	.word	0x200013b0
 8003940:	2000070c 	.word	0x2000070c
 8003944:	000003de 	.word	0x000003de
 8003948:	20000dd4 	.word	0x20000dd4

0800394c <waitForResponse>:
int waitForResponse(const char* expectedResponse, int timeout) {
 800394c:	b590      	push	{r4, r7, lr}
 800394e:	b087      	sub	sp, #28
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
	memset(GSMReply3, 0, 500);
 8003956:	23fa      	movs	r3, #250	; 0xfa
 8003958:	005a      	lsls	r2, r3, #1
 800395a:	4b1c      	ldr	r3, [pc, #112]	; (80039cc <waitForResponse+0x80>)
 800395c:	2100      	movs	r1, #0
 800395e:	0018      	movs	r0, r3
 8003960:	f00f fb5c 	bl	801301c <memset>
    uint16_t rxBufferIndex = 0;
 8003964:	2316      	movs	r3, #22
 8003966:	18fb      	adds	r3, r7, r3
 8003968:	2200      	movs	r2, #0
 800396a:	801a      	strh	r2, [r3, #0]
    int ret=0;
 800396c:	2300      	movs	r3, #0
 800396e:	613b      	str	r3, [r7, #16]

	int stT = HAL_GetTick();
 8003970:	f005 f9e6 	bl	8008d40 <HAL_GetTick>
 8003974:	0003      	movs	r3, r0
 8003976:	60fb      	str	r3, [r7, #12]
	while (((HAL_GetTick() - stT) <= timeout)){
 8003978:	e01a      	b.n	80039b0 <waitForResponse+0x64>
        HAL_UART_Receive(&huart1, (uint8_t*)(GSMReply3 + rxBufferIndex), 1, HAL_MAX_DELAY);
 800397a:	2416      	movs	r4, #22
 800397c:	193b      	adds	r3, r7, r4
 800397e:	881a      	ldrh	r2, [r3, #0]
 8003980:	4b12      	ldr	r3, [pc, #72]	; (80039cc <waitForResponse+0x80>)
 8003982:	18d1      	adds	r1, r2, r3
 8003984:	2301      	movs	r3, #1
 8003986:	425b      	negs	r3, r3
 8003988:	4811      	ldr	r0, [pc, #68]	; (80039d0 <waitForResponse+0x84>)
 800398a:	2201      	movs	r2, #1
 800398c:	f009 fc8a 	bl	800d2a4 <HAL_UART_Receive>
        rxBufferIndex++;
 8003990:	193b      	adds	r3, r7, r4
 8003992:	881a      	ldrh	r2, [r3, #0]
 8003994:	193b      	adds	r3, r7, r4
 8003996:	3201      	adds	r2, #1
 8003998:	801a      	strh	r2, [r3, #0]

        if (strstr(GSMReply3, expectedResponse) != NULL) {
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	4b0b      	ldr	r3, [pc, #44]	; (80039cc <waitForResponse+0x80>)
 800399e:	0011      	movs	r1, r2
 80039a0:	0018      	movs	r0, r3
 80039a2:	f00f fbeb 	bl	801317c <strstr>
 80039a6:	1e03      	subs	r3, r0, #0
 80039a8:	d002      	beq.n	80039b0 <waitForResponse+0x64>
        	ret=1;
 80039aa:	2301      	movs	r3, #1
 80039ac:	613b      	str	r3, [r7, #16]
            break;
 80039ae:	e007      	b.n	80039c0 <waitForResponse+0x74>
	while (((HAL_GetTick() - stT) <= timeout)){
 80039b0:	f005 f9c6 	bl	8008d40 <HAL_GetTick>
 80039b4:	0002      	movs	r2, r0
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	1ad2      	subs	r2, r2, r3
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d9dc      	bls.n	800397a <waitForResponse+0x2e>
        }
    }

}
 80039c0:	46c0      	nop			; (mov r8, r8)
 80039c2:	0018      	movs	r0, r3
 80039c4:	46bd      	mov	sp, r7
 80039c6:	b007      	add	sp, #28
 80039c8:	bd90      	pop	{r4, r7, pc}
 80039ca:	46c0      	nop			; (mov r8, r8)
 80039cc:	20001418 	.word	0x20001418
 80039d0:	2000070c 	.word	0x2000070c

080039d4 <GetGSMReply>:

char *GetGSMReply(int extra, const char *find, int gap, const char *LineEnd, const char *ErrorMsg, int timeout, const char *finChar)
{
 80039d4:	b590      	push	{r4, r7, lr}
 80039d6:	b089      	sub	sp, #36	; 0x24
 80039d8:	af00      	add	r7, sp, #0
 80039da:	60f8      	str	r0, [r7, #12]
 80039dc:	60b9      	str	r1, [r7, #8]
 80039de:	607a      	str	r2, [r7, #4]
 80039e0:	603b      	str	r3, [r7, #0]
	memset(GSMReply, 0, 100);
 80039e2:	4b60      	ldr	r3, [pc, #384]	; (8003b64 <GetGSMReply+0x190>)
 80039e4:	2264      	movs	r2, #100	; 0x64
 80039e6:	2100      	movs	r1, #0
 80039e8:	0018      	movs	r0, r3
 80039ea:	f00f fb17 	bl	801301c <memset>
	memset(GSMInData, 0, 1000);
 80039ee:	23fa      	movs	r3, #250	; 0xfa
 80039f0:	009a      	lsls	r2, r3, #2
 80039f2:	4b5d      	ldr	r3, [pc, #372]	; (8003b68 <GetGSMReply+0x194>)
 80039f4:	2100      	movs	r1, #0
 80039f6:	0018      	movs	r0, r3
 80039f8:	f00f fb10 	bl	801301c <memset>
	int stT = HAL_GetTick();
 80039fc:	f005 f9a0 	bl	8008d40 <HAL_GetTick>
 8003a00:	0003      	movs	r3, r0
 8003a02:	61fb      	str	r3, [r7, #28]
	while (((HAL_GetTick() - stT) <= timeout))
 8003a04:	e08d      	b.n	8003b22 <GetGSMReply+0x14e>
	{
		HAL_Delay(70);
 8003a06:	2046      	movs	r0, #70	; 0x46
 8003a08:	f005 f9a4 	bl	8008d54 <HAL_Delay>
		if (strlen(GSMData) > 0)
 8003a0c:	4b57      	ldr	r3, [pc, #348]	; (8003b6c <GetGSMReply+0x198>)
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d100      	bne.n	8003a16 <GetGSMReply+0x42>
 8003a14:	e075      	b.n	8003b02 <GetGSMReply+0x12e>
		{
			strcpy(GSMInData, GSMData);
 8003a16:	4a55      	ldr	r2, [pc, #340]	; (8003b6c <GetGSMReply+0x198>)
 8003a18:	4b53      	ldr	r3, [pc, #332]	; (8003b68 <GetGSMReply+0x194>)
 8003a1a:	0011      	movs	r1, r2
 8003a1c:	0018      	movs	r0, r3
 8003a1e:	f00f fcb2 	bl	8013386 <strcpy>
			char *pq = strstr(GSMInData, finChar);
 8003a22:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a24:	4b50      	ldr	r3, [pc, #320]	; (8003b68 <GetGSMReply+0x194>)
 8003a26:	0011      	movs	r1, r2
 8003a28:	0018      	movs	r0, r3
 8003a2a:	f00f fba7 	bl	801317c <strstr>
 8003a2e:	0003      	movs	r3, r0
 8003a30:	61bb      	str	r3, [r7, #24]
			if ((pq != NULL))
 8003a32:	69bb      	ldr	r3, [r7, #24]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d04b      	beq.n	8003ad0 <GetGSMReply+0xfc>
			{ // && (strlen(strstr(GSMInData,find))>gap)){

				if ((strlen(find) < 1))
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d106      	bne.n	8003a4e <GetGSMReply+0x7a>
				{ // Return for
					strcpy(GSMReply, pq);
 8003a40:	69ba      	ldr	r2, [r7, #24]
 8003a42:	4b48      	ldr	r3, [pc, #288]	; (8003b64 <GetGSMReply+0x190>)
 8003a44:	0011      	movs	r1, r2
 8003a46:	0018      	movs	r0, r3
 8003a48:	f00f fc9d 	bl	8013386 <strcpy>
					break;
 8003a4c:	e072      	b.n	8003b34 <GetGSMReply+0x160>
				}
				char *p = strstr(GSMInData, find);
 8003a4e:	68ba      	ldr	r2, [r7, #8]
 8003a50:	4b45      	ldr	r3, [pc, #276]	; (8003b68 <GetGSMReply+0x194>)
 8003a52:	0011      	movs	r1, r2
 8003a54:	0018      	movs	r0, r3
 8003a56:	f00f fb91 	bl	801317c <strstr>
 8003a5a:	0003      	movs	r3, r0
 8003a5c:	617b      	str	r3, [r7, #20]
				if ((strlen(LineEnd) < 1))
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d106      	bne.n	8003a74 <GetGSMReply+0xa0>
				{ // Return for
					strcpy(GSMReply, p);
 8003a66:	697a      	ldr	r2, [r7, #20]
 8003a68:	4b3e      	ldr	r3, [pc, #248]	; (8003b64 <GetGSMReply+0x190>)
 8003a6a:	0011      	movs	r1, r2
 8003a6c:	0018      	movs	r0, r3
 8003a6e:	f00f fc8a 	bl	8013386 <strcpy>
					break;
 8003a72:	e05f      	b.n	8003b34 <GetGSMReply+0x160>
				}
				else
				{
					if ((strstr(GSMInData, LineEnd) != NULL))
 8003a74:	683a      	ldr	r2, [r7, #0]
 8003a76:	4b3c      	ldr	r3, [pc, #240]	; (8003b68 <GetGSMReply+0x194>)
 8003a78:	0011      	movs	r1, r2
 8003a7a:	0018      	movs	r0, r3
 8003a7c:	f00f fb7e 	bl	801317c <strstr>
 8003a80:	1e03      	subs	r3, r0, #0
 8003a82:	d03a      	beq.n	8003afa <GetGSMReply+0x126>
					{
						if ((strlen(p + gap) > strlen(LineEnd)))
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	697a      	ldr	r2, [r7, #20]
 8003a88:	18d3      	adds	r3, r2, r3
 8003a8a:	0018      	movs	r0, r3
 8003a8c:	f7fc fb3c 	bl	8000108 <strlen>
 8003a90:	0004      	movs	r4, r0
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	0018      	movs	r0, r3
 8003a96:	f7fc fb37 	bl	8000108 <strlen>
 8003a9a:	0003      	movs	r3, r0
 8003a9c:	429c      	cmp	r4, r3
 8003a9e:	d92c      	bls.n	8003afa <GetGSMReply+0x126>
						{
							char *p1 = strtok_r(p + gap, LineEnd, NULL); // strtok(GSMData, "\n");strtok(p+gap, );
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	18d3      	adds	r3, r2, r3
 8003aa6:	6839      	ldr	r1, [r7, #0]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	0018      	movs	r0, r3
 8003aac:	f00f fb61 	bl	8013172 <strtok_r>
 8003ab0:	0003      	movs	r3, r0
 8003ab2:	613b      	str	r3, [r7, #16]
							if (strlen(p1) < 88)
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	0018      	movs	r0, r3
 8003ab8:	f7fc fb26 	bl	8000108 <strlen>
 8003abc:	0003      	movs	r3, r0
 8003abe:	2b57      	cmp	r3, #87	; 0x57
 8003ac0:	d81b      	bhi.n	8003afa <GetGSMReply+0x126>
							{
								strcpy(GSMReply, p1);
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	4b27      	ldr	r3, [pc, #156]	; (8003b64 <GetGSMReply+0x190>)
 8003ac6:	0011      	movs	r1, r2
 8003ac8:	0018      	movs	r0, r3
 8003aca:	f00f fc5c 	bl	8013386 <strcpy>
								break;
 8003ace:	e031      	b.n	8003b34 <GetGSMReply+0x160>
					}
				}
			}
			else
			{
				if ((strstr(GSMInData, "ERROR") != NULL) || (strstr(GSMInData, "FAIL") != NULL))
 8003ad0:	4a27      	ldr	r2, [pc, #156]	; (8003b70 <GetGSMReply+0x19c>)
 8003ad2:	4b25      	ldr	r3, [pc, #148]	; (8003b68 <GetGSMReply+0x194>)
 8003ad4:	0011      	movs	r1, r2
 8003ad6:	0018      	movs	r0, r3
 8003ad8:	f00f fb50 	bl	801317c <strstr>
 8003adc:	1e03      	subs	r3, r0, #0
 8003ade:	d107      	bne.n	8003af0 <GetGSMReply+0x11c>
 8003ae0:	4a24      	ldr	r2, [pc, #144]	; (8003b74 <GetGSMReply+0x1a0>)
 8003ae2:	4b21      	ldr	r3, [pc, #132]	; (8003b68 <GetGSMReply+0x194>)
 8003ae4:	0011      	movs	r1, r2
 8003ae6:	0018      	movs	r0, r3
 8003ae8:	f00f fb48 	bl	801317c <strstr>
 8003aec:	1e03      	subs	r3, r0, #0
 8003aee:	d004      	beq.n	8003afa <GetGSMReply+0x126>
				{

					Debug_Tx("Err Found");
 8003af0:	4b21      	ldr	r3, [pc, #132]	; (8003b78 <GetGSMReply+0x1a4>)
 8003af2:	0018      	movs	r0, r3
 8003af4:	f004 fb7a 	bl	80081ec <Debug_Tx>
					break;
 8003af8:	e01c      	b.n	8003b34 <GetGSMReply+0x160>
				}
			}
			gsmER = 0;
 8003afa:	4b20      	ldr	r3, [pc, #128]	; (8003b7c <GetGSMReply+0x1a8>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	601a      	str	r2, [r3, #0]
 8003b00:	e00f      	b.n	8003b22 <GetGSMReply+0x14e>
		}
		else
		{
			gsmER++;
 8003b02:	4b1e      	ldr	r3, [pc, #120]	; (8003b7c <GetGSMReply+0x1a8>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	1c5a      	adds	r2, r3, #1
 8003b08:	4b1c      	ldr	r3, [pc, #112]	; (8003b7c <GetGSMReply+0x1a8>)
 8003b0a:	601a      	str	r2, [r3, #0]
			if (gsmER > 9)
 8003b0c:	4b1b      	ldr	r3, [pc, #108]	; (8003b7c <GetGSMReply+0x1a8>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2b09      	cmp	r3, #9
 8003b12:	dd06      	ble.n	8003b22 <GetGSMReply+0x14e>
			{
				RestartGSM();
 8003b14:	f7ff fdba 	bl	800368c <RestartGSM>
				restartGSMuart();
 8003b18:	f003 fc2a 	bl	8007370 <restartGSMuart>
				gsmER = 0;
 8003b1c:	4b17      	ldr	r3, [pc, #92]	; (8003b7c <GetGSMReply+0x1a8>)
 8003b1e:	2200      	movs	r2, #0
 8003b20:	601a      	str	r2, [r3, #0]
	while (((HAL_GetTick() - stT) <= timeout))
 8003b22:	f005 f90d 	bl	8008d40 <HAL_GetTick>
 8003b26:	0002      	movs	r2, r0
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	1ad2      	subs	r2, r2, r3
 8003b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d800      	bhi.n	8003b34 <GetGSMReply+0x160>
 8003b32:	e768      	b.n	8003a06 <GetGSMReply+0x32>
			}
		}
	}

	// Debug_Tx(GSMInData);
	if (strlen(GSMReply) < 1)
 8003b34:	4b0b      	ldr	r3, [pc, #44]	; (8003b64 <GetGSMReply+0x190>)
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d10b      	bne.n	8003b54 <GetGSMReply+0x180>
	{
		Debug_Tx("****");
 8003b3c:	4b10      	ldr	r3, [pc, #64]	; (8003b80 <GetGSMReply+0x1ac>)
 8003b3e:	0018      	movs	r0, r3
 8003b40:	f004 fb54 	bl	80081ec <Debug_Tx>
		Debug_Tx(GSMInData);
 8003b44:	4b08      	ldr	r3, [pc, #32]	; (8003b68 <GetGSMReply+0x194>)
 8003b46:	0018      	movs	r0, r3
 8003b48:	f004 fb50 	bl	80081ec <Debug_Tx>
		Debug_Tx((char *)ErrorMsg);
 8003b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b4e:	0018      	movs	r0, r3
 8003b50:	f004 fb4c 	bl	80081ec <Debug_Tx>
		// Debug_Tx(GSMData);
		// Debug_Tx("****");
		// Debug_Tx(GSMReply);
		// Debug_Tx("____returnOK_____");
	}
	HAL_Delay(100);
 8003b54:	2064      	movs	r0, #100	; 0x64
 8003b56:	f005 f8fd 	bl	8008d54 <HAL_Delay>
	// if (strlen(GSMData)<1)restartGSMuart();
	return GSMReply;
 8003b5a:	4b02      	ldr	r3, [pc, #8]	; (8003b64 <GetGSMReply+0x190>)
}
 8003b5c:	0018      	movs	r0, r3
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	b009      	add	sp, #36	; 0x24
 8003b62:	bd90      	pop	{r4, r7, pc}
 8003b64:	20001730 	.word	0x20001730
 8003b68:	200009ec 	.word	0x200009ec
 8003b6c:	20000dd4 	.word	0x20000dd4
 8003b70:	08016c14 	.word	0x08016c14
 8003b74:	08016c1c 	.word	0x08016c1c
 8003b78:	08016c24 	.word	0x08016c24
 8003b7c:	2000172c 	.word	0x2000172c
 8003b80:	08016c30 	.word	0x08016c30

08003b84 <GSMSigQuality>:

int GSMSigQuality()
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af04      	add	r7, sp, #16
	GSMSignal = 0;
 8003b8a:	4b2c      	ldr	r3, [pc, #176]	; (8003c3c <GSMSigQuality+0xb8>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	601a      	str	r2, [r3, #0]
	SendGSMCode(" AT+CSQ");
 8003b90:	4b2b      	ldr	r3, [pc, #172]	; (8003c40 <GSMSigQuality+0xbc>)
 8003b92:	0018      	movs	r0, r3
 8003b94:	f7ff fdb4 	bl	8003700 <SendGSMCode>
	HAL_Delay(100);
 8003b98:	2064      	movs	r0, #100	; 0x64
 8003b9a:	f005 f8db 	bl	8008d54 <HAL_Delay>
	GSMSignal = strtod(GetGSMReply(0, "+CSQ:", 5, ",", "Error: AT+CSQ GSM Sig Quality", gpsto_dev, ",0"), NULL);
 8003b9e:	4b29      	ldr	r3, [pc, #164]	; (8003c44 <GSMSigQuality+0xc0>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4829      	ldr	r0, [pc, #164]	; (8003c48 <GSMSigQuality+0xc4>)
 8003ba4:	4929      	ldr	r1, [pc, #164]	; (8003c4c <GSMSigQuality+0xc8>)
 8003ba6:	4a2a      	ldr	r2, [pc, #168]	; (8003c50 <GSMSigQuality+0xcc>)
 8003ba8:	9202      	str	r2, [sp, #8]
 8003baa:	9301      	str	r3, [sp, #4]
 8003bac:	4b29      	ldr	r3, [pc, #164]	; (8003c54 <GSMSigQuality+0xd0>)
 8003bae:	9300      	str	r3, [sp, #0]
 8003bb0:	0003      	movs	r3, r0
 8003bb2:	2205      	movs	r2, #5
 8003bb4:	2000      	movs	r0, #0
 8003bb6:	f7ff ff0d 	bl	80039d4 <GetGSMReply>
 8003bba:	0003      	movs	r3, r0
 8003bbc:	2100      	movs	r1, #0
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	f00e f99e 	bl	8011f00 <strtod>
 8003bc4:	0002      	movs	r2, r0
 8003bc6:	000b      	movs	r3, r1
 8003bc8:	0010      	movs	r0, r2
 8003bca:	0019      	movs	r1, r3
 8003bcc:	f7ff fab8 	bl	8003140 <__aeabi_d2f>
 8003bd0:	1c02      	adds	r2, r0, #0
 8003bd2:	4b1a      	ldr	r3, [pc, #104]	; (8003c3c <GSMSigQuality+0xb8>)
 8003bd4:	601a      	str	r2, [r3, #0]

	if (GSMSignal > 5)
 8003bd6:	4b19      	ldr	r3, [pc, #100]	; (8003c3c <GSMSigQuality+0xb8>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	491f      	ldr	r1, [pc, #124]	; (8003c58 <GSMSigQuality+0xd4>)
 8003bdc:	1c18      	adds	r0, r3, #0
 8003bde:	f7fc fc89 	bl	80004f4 <__aeabi_fcmpgt>
 8003be2:	1e03      	subs	r3, r0, #0
 8003be4:	d00a      	beq.n	8003bfc <GSMSigQuality+0x78>
	{
		SET_LED_NET(1);
 8003be6:	2001      	movs	r0, #1
 8003be8:	f7ff fcb8 	bl	800355c <SET_LED_NET>
		ServerConnected = 1;
 8003bec:	4b1b      	ldr	r3, [pc, #108]	; (8003c5c <GSMSigQuality+0xd8>)
 8003bee:	2201      	movs	r2, #1
 8003bf0:	601a      	str	r2, [r3, #0]
		Debug_Tx("GSM HIGH");
 8003bf2:	4b1b      	ldr	r3, [pc, #108]	; (8003c60 <GSMSigQuality+0xdc>)
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	f004 faf9 	bl	80081ec <Debug_Tx>
 8003bfa:	e016      	b.n	8003c2a <GSMSigQuality+0xa6>
	}
	else
	{
		Debug_Tx("GSM low");
 8003bfc:	4b19      	ldr	r3, [pc, #100]	; (8003c64 <GSMSigQuality+0xe0>)
 8003bfe:	0018      	movs	r0, r3
 8003c00:	f004 faf4 	bl	80081ec <Debug_Tx>
		Debug_Tx("GSM No Signal");
 8003c04:	4b18      	ldr	r3, [pc, #96]	; (8003c68 <GSMSigQuality+0xe4>)
 8003c06:	0018      	movs	r0, r3
 8003c08:	f004 faf0 	bl	80081ec <Debug_Tx>
		gprsok = 0;
 8003c0c:	4b17      	ldr	r3, [pc, #92]	; (8003c6c <GSMSigQuality+0xe8>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	601a      	str	r2, [r3, #0]
		ServerConnected = 0;
 8003c12:	4b12      	ldr	r3, [pc, #72]	; (8003c5c <GSMSigQuality+0xd8>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	601a      	str	r2, [r3, #0]
		if (0)
			RestartGSM();
		restartGSMuart();
 8003c18:	f003 fbaa 	bl	8007370 <restartGSMuart>
		Debug_Tx("GSMTRstarted");
 8003c1c:	4b14      	ldr	r3, [pc, #80]	; (8003c70 <GSMSigQuality+0xec>)
 8003c1e:	0018      	movs	r0, r3
 8003c20:	f004 fae4 	bl	80081ec <Debug_Tx>
		SET_LED_NET(0);
 8003c24:	2000      	movs	r0, #0
 8003c26:	f7ff fc99 	bl	800355c <SET_LED_NET>
	}
	return (GSMSignal); // must be higher than 5 ,range 0-33
 8003c2a:	4b04      	ldr	r3, [pc, #16]	; (8003c3c <GSMSigQuality+0xb8>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	1c18      	adds	r0, r3, #0
 8003c30:	f7fd fb3c 	bl	80012ac <__aeabi_f2iz>
 8003c34:	0003      	movs	r3, r0
}
 8003c36:	0018      	movs	r0, r3
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	20001798 	.word	0x20001798
 8003c40:	08016c38 	.word	0x08016c38
 8003c44:	20000014 	.word	0x20000014
 8003c48:	08016c40 	.word	0x08016c40
 8003c4c:	08016c44 	.word	0x08016c44
 8003c50:	08016c4c 	.word	0x08016c4c
 8003c54:	08016c50 	.word	0x08016c50
 8003c58:	40a00000 	.word	0x40a00000
 8003c5c:	20001814 	.word	0x20001814
 8003c60:	08016c70 	.word	0x08016c70
 8003c64:	08016c7c 	.word	0x08016c7c
 8003c68:	08016c84 	.word	0x08016c84
 8003c6c:	20001670 	.word	0x20001670
 8003c70:	08016c94 	.word	0x08016c94

08003c74 <GSMSimOperator>:

char *GSMSimOperator()
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af04      	add	r7, sp, #16

	SendGSMCode("  AT+COPS?");
 8003c7a:	4b0a      	ldr	r3, [pc, #40]	; (8003ca4 <GSMSimOperator+0x30>)
 8003c7c:	0018      	movs	r0, r3
 8003c7e:	f7ff fd3f 	bl	8003700 <SendGSMCode>
	return (GetGSMReply(0, "+COPS:", 12, "\"", "Error: AT+COPS? sim operator error", 5000, "OK"));
 8003c82:	4a09      	ldr	r2, [pc, #36]	; (8003ca8 <GSMSimOperator+0x34>)
 8003c84:	4909      	ldr	r1, [pc, #36]	; (8003cac <GSMSimOperator+0x38>)
 8003c86:	4b0a      	ldr	r3, [pc, #40]	; (8003cb0 <GSMSimOperator+0x3c>)
 8003c88:	9302      	str	r3, [sp, #8]
 8003c8a:	4b0a      	ldr	r3, [pc, #40]	; (8003cb4 <GSMSimOperator+0x40>)
 8003c8c:	9301      	str	r3, [sp, #4]
 8003c8e:	4b0a      	ldr	r3, [pc, #40]	; (8003cb8 <GSMSimOperator+0x44>)
 8003c90:	9300      	str	r3, [sp, #0]
 8003c92:	0013      	movs	r3, r2
 8003c94:	220c      	movs	r2, #12
 8003c96:	2000      	movs	r0, #0
 8003c98:	f7ff fe9c 	bl	80039d4 <GetGSMReply>
 8003c9c:	0003      	movs	r3, r0
}
 8003c9e:	0018      	movs	r0, r3
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	08016ca4 	.word	0x08016ca4
 8003ca8:	08016cb0 	.word	0x08016cb0
 8003cac:	08016cb4 	.word	0x08016cb4
 8003cb0:	08016cbc 	.word	0x08016cbc
 8003cb4:	00001388 	.word	0x00001388
 8003cb8:	08016cc0 	.word	0x08016cc0

08003cbc <GSMIMEI>:

	return (0);
}

char *GSMIMEI()
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af04      	add	r7, sp, #16
	SendGSMCode(" AT+QGSN");
 8003cc2:	4b0b      	ldr	r3, [pc, #44]	; (8003cf0 <GSMIMEI+0x34>)
 8003cc4:	0018      	movs	r0, r3
 8003cc6:	f7ff fd1b 	bl	8003700 <SendGSMCode>
	return (GetGSMReply(0, "+QGSN:", 8, "\"", "Error: AT+QGSN IMEI Read error", gpsto_dev, "OK"));
 8003cca:	4b0a      	ldr	r3, [pc, #40]	; (8003cf4 <GSMIMEI+0x38>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	480a      	ldr	r0, [pc, #40]	; (8003cf8 <GSMIMEI+0x3c>)
 8003cd0:	490a      	ldr	r1, [pc, #40]	; (8003cfc <GSMIMEI+0x40>)
 8003cd2:	4a0b      	ldr	r2, [pc, #44]	; (8003d00 <GSMIMEI+0x44>)
 8003cd4:	9202      	str	r2, [sp, #8]
 8003cd6:	9301      	str	r3, [sp, #4]
 8003cd8:	4b0a      	ldr	r3, [pc, #40]	; (8003d04 <GSMIMEI+0x48>)
 8003cda:	9300      	str	r3, [sp, #0]
 8003cdc:	0003      	movs	r3, r0
 8003cde:	2208      	movs	r2, #8
 8003ce0:	2000      	movs	r0, #0
 8003ce2:	f7ff fe77 	bl	80039d4 <GetGSMReply>
 8003ce6:	0003      	movs	r3, r0
}
 8003ce8:	0018      	movs	r0, r3
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	46c0      	nop			; (mov r8, r8)
 8003cf0:	08016d40 	.word	0x08016d40
 8003cf4:	20000014 	.word	0x20000014
 8003cf8:	08016cb0 	.word	0x08016cb0
 8003cfc:	08016d4c 	.word	0x08016d4c
 8003d00:	08016cbc 	.word	0x08016cbc
 8003d04:	08016d54 	.word	0x08016d54

08003d08 <StartTCPConnection>:
*/
	return 0;
}

void StartTCPConnection()
{
 8003d08:	b590      	push	{r4, r7, lr}
 8003d0a:	b087      	sub	sp, #28
 8003d0c:	af04      	add	r7, sp, #16
	int ck = 1;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	607b      	str	r3, [r7, #4]
	if (strlen(ip) > 4)
 8003d12:	4b54      	ldr	r3, [pc, #336]	; (8003e64 <StartTCPConnection+0x15c>)
 8003d14:	0018      	movs	r0, r3
 8003d16:	f7fc f9f7 	bl	8000108 <strlen>
 8003d1a:	0003      	movs	r3, r0
 8003d1c:	2b04      	cmp	r3, #4
 8003d1e:	d93b      	bls.n	8003d98 <StartTCPConnection+0x90>
	{
		memset(GSMDataC, 0, 100);
 8003d20:	4b51      	ldr	r3, [pc, #324]	; (8003e68 <StartTCPConnection+0x160>)
 8003d22:	2264      	movs	r2, #100	; 0x64
 8003d24:	2100      	movs	r1, #0
 8003d26:	0018      	movs	r0, r3
 8003d28:	f00f f978 	bl	801301c <memset>
		strcpy(GSMDataC, (char *)" AT+QIOPEN=0,\"TCP\",\"");
 8003d2c:	4b4e      	ldr	r3, [pc, #312]	; (8003e68 <StartTCPConnection+0x160>)
 8003d2e:	4a4f      	ldr	r2, [pc, #316]	; (8003e6c <StartTCPConnection+0x164>)
 8003d30:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003d32:	c313      	stmia	r3!, {r0, r1, r4}
 8003d34:	ca03      	ldmia	r2!, {r0, r1}
 8003d36:	c303      	stmia	r3!, {r0, r1}
 8003d38:	7812      	ldrb	r2, [r2, #0]
 8003d3a:	701a      	strb	r2, [r3, #0]
		strcat(GSMDataC, ip);
 8003d3c:	4a49      	ldr	r2, [pc, #292]	; (8003e64 <StartTCPConnection+0x15c>)
 8003d3e:	4b4a      	ldr	r3, [pc, #296]	; (8003e68 <StartTCPConnection+0x160>)
 8003d40:	0011      	movs	r1, r2
 8003d42:	0018      	movs	r0, r3
 8003d44:	f00f f972 	bl	801302c <strcat>
		gprsok = 0;
 8003d48:	4b49      	ldr	r3, [pc, #292]	; (8003e70 <StartTCPConnection+0x168>)
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	601a      	str	r2, [r3, #0]
		while ((ck > 0) && (gprsok < 1))
 8003d4e:	e01c      	b.n	8003d8a <StartTCPConnection+0x82>
		{
			ck = ck - 1;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	3b01      	subs	r3, #1
 8003d54:	607b      	str	r3, [r7, #4]
			SendGSMCode(GSMDataC);
 8003d56:	4b44      	ldr	r3, [pc, #272]	; (8003e68 <StartTCPConnection+0x160>)
 8003d58:	0018      	movs	r0, r3
 8003d5a:	f7ff fcd1 	bl	8003700 <SendGSMCode>
			// Debug_Tx(GetGSMReply(0,"",0,"","Error: AT+QIOPEN 0 TCP Connection open ",gpsto_net,"CONNECT OK"));

			gprsok = strlen(GetGSMReply(0, "", 0, "", "Error: AT+QIOPEN 0 TCP Connection open ", gpsto_net, "CONNECT OK"));
 8003d5e:	4b45      	ldr	r3, [pc, #276]	; (8003e74 <StartTCPConnection+0x16c>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4845      	ldr	r0, [pc, #276]	; (8003e78 <StartTCPConnection+0x170>)
 8003d64:	4944      	ldr	r1, [pc, #272]	; (8003e78 <StartTCPConnection+0x170>)
 8003d66:	4a45      	ldr	r2, [pc, #276]	; (8003e7c <StartTCPConnection+0x174>)
 8003d68:	9202      	str	r2, [sp, #8]
 8003d6a:	9301      	str	r3, [sp, #4]
 8003d6c:	4b44      	ldr	r3, [pc, #272]	; (8003e80 <StartTCPConnection+0x178>)
 8003d6e:	9300      	str	r3, [sp, #0]
 8003d70:	0003      	movs	r3, r0
 8003d72:	2200      	movs	r2, #0
 8003d74:	2000      	movs	r0, #0
 8003d76:	f7ff fe2d 	bl	80039d4 <GetGSMReply>
 8003d7a:	0003      	movs	r3, r0
 8003d7c:	0018      	movs	r0, r3
 8003d7e:	f7fc f9c3 	bl	8000108 <strlen>
 8003d82:	0003      	movs	r3, r0
 8003d84:	001a      	movs	r2, r3
 8003d86:	4b3a      	ldr	r3, [pc, #232]	; (8003e70 <StartTCPConnection+0x168>)
 8003d88:	601a      	str	r2, [r3, #0]
		while ((ck > 0) && (gprsok < 1))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	dd03      	ble.n	8003d98 <StartTCPConnection+0x90>
 8003d90:	4b37      	ldr	r3, [pc, #220]	; (8003e70 <StartTCPConnection+0x168>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	dddb      	ble.n	8003d50 <StartTCPConnection+0x48>
		}
	}


	HAL_Delay(1500);
 8003d98:	4b3a      	ldr	r3, [pc, #232]	; (8003e84 <StartTCPConnection+0x17c>)
 8003d9a:	0018      	movs	r0, r3
 8003d9c:	f004 ffda 	bl	8008d54 <HAL_Delay>
	if(strlen(ip2)>4){
 8003da0:	2300      	movs	r3, #0
 8003da2:	2b04      	cmp	r3, #4
 8003da4:	d93d      	bls.n	8003e22 <StartTCPConnection+0x11a>
		memset(GSMDataC,0,100);
 8003da6:	4b30      	ldr	r3, [pc, #192]	; (8003e68 <StartTCPConnection+0x160>)
 8003da8:	2264      	movs	r2, #100	; 0x64
 8003daa:	2100      	movs	r1, #0
 8003dac:	0018      	movs	r0, r3
 8003dae:	f00f f935 	bl	801301c <memset>
		strcpy(GSMDataC,(char*)" AT+QIOPEN=1,\"TCP\",\"");
 8003db2:	4b2d      	ldr	r3, [pc, #180]	; (8003e68 <StartTCPConnection+0x160>)
 8003db4:	4a34      	ldr	r2, [pc, #208]	; (8003e88 <StartTCPConnection+0x180>)
 8003db6:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003db8:	c313      	stmia	r3!, {r0, r1, r4}
 8003dba:	ca03      	ldmia	r2!, {r0, r1}
 8003dbc:	c303      	stmia	r3!, {r0, r1}
 8003dbe:	7812      	ldrb	r2, [r2, #0]
 8003dc0:	701a      	strb	r2, [r3, #0]
		strcat(GSMDataC,ip2);
 8003dc2:	4a32      	ldr	r2, [pc, #200]	; (8003e8c <StartTCPConnection+0x184>)
 8003dc4:	4b28      	ldr	r3, [pc, #160]	; (8003e68 <StartTCPConnection+0x160>)
 8003dc6:	0011      	movs	r1, r2
 8003dc8:	0018      	movs	r0, r3
 8003dca:	f00f f92f 	bl	801302c <strcat>
		ck=1;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	607b      	str	r3, [r7, #4]
		gprsok=0;
 8003dd2:	4b27      	ldr	r3, [pc, #156]	; (8003e70 <StartTCPConnection+0x168>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	601a      	str	r2, [r3, #0]
		while((ck>0) && (gprsok<1)){
 8003dd8:	e01c      	b.n	8003e14 <StartTCPConnection+0x10c>
			ck=ck-1;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	607b      	str	r3, [r7, #4]
			SendGSMCode(GSMDataC);
 8003de0:	4b21      	ldr	r3, [pc, #132]	; (8003e68 <StartTCPConnection+0x160>)
 8003de2:	0018      	movs	r0, r3
 8003de4:	f7ff fc8c 	bl	8003700 <SendGSMCode>
			gprsok=strlen(GetGSMReply(0,"",0,"","Error: AT+QIOPEN 1 TCP Connection open ",gpsto_net,"CONNECT OK"));
 8003de8:	4b22      	ldr	r3, [pc, #136]	; (8003e74 <StartTCPConnection+0x16c>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4822      	ldr	r0, [pc, #136]	; (8003e78 <StartTCPConnection+0x170>)
 8003dee:	4922      	ldr	r1, [pc, #136]	; (8003e78 <StartTCPConnection+0x170>)
 8003df0:	4a22      	ldr	r2, [pc, #136]	; (8003e7c <StartTCPConnection+0x174>)
 8003df2:	9202      	str	r2, [sp, #8]
 8003df4:	9301      	str	r3, [sp, #4]
 8003df6:	4b26      	ldr	r3, [pc, #152]	; (8003e90 <StartTCPConnection+0x188>)
 8003df8:	9300      	str	r3, [sp, #0]
 8003dfa:	0003      	movs	r3, r0
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	2000      	movs	r0, #0
 8003e00:	f7ff fde8 	bl	80039d4 <GetGSMReply>
 8003e04:	0003      	movs	r3, r0
 8003e06:	0018      	movs	r0, r3
 8003e08:	f7fc f97e 	bl	8000108 <strlen>
 8003e0c:	0003      	movs	r3, r0
 8003e0e:	001a      	movs	r2, r3
 8003e10:	4b17      	ldr	r3, [pc, #92]	; (8003e70 <StartTCPConnection+0x168>)
 8003e12:	601a      	str	r2, [r3, #0]
		while((ck>0) && (gprsok<1)){
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	dd03      	ble.n	8003e22 <StartTCPConnection+0x11a>
 8003e1a:	4b15      	ldr	r3, [pc, #84]	; (8003e70 <StartTCPConnection+0x168>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	dddb      	ble.n	8003dda <StartTCPConnection+0xd2>
		}
	}
	if (gprsok)
 8003e22:	4b13      	ldr	r3, [pc, #76]	; (8003e70 <StartTCPConnection+0x168>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d007      	beq.n	8003e3a <StartTCPConnection+0x132>
	{
		Debug_Tx("connected ip2 ");
 8003e2a:	4b1a      	ldr	r3, [pc, #104]	; (8003e94 <StartTCPConnection+0x18c>)
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	f004 f9dd 	bl	80081ec <Debug_Tx>
		ServerConnected = 1;
 8003e32:	4b19      	ldr	r3, [pc, #100]	; (8003e98 <StartTCPConnection+0x190>)
 8003e34:	2201      	movs	r2, #1
 8003e36:	601a      	str	r2, [r3, #0]
 8003e38:	e002      	b.n	8003e40 <StartTCPConnection+0x138>
	}
	else
		ServerConnected = 0;
 8003e3a:	4b17      	ldr	r3, [pc, #92]	; (8003e98 <StartTCPConnection+0x190>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	601a      	str	r2, [r3, #0]
	HAL_Delay(1500);
 8003e40:	4b10      	ldr	r3, [pc, #64]	; (8003e84 <StartTCPConnection+0x17c>)
 8003e42:	0018      	movs	r0, r3
 8003e44:	f004 ff86 	bl	8008d54 <HAL_Delay>
	SendTCPdata(data_LOGIN);
 8003e48:	4b14      	ldr	r3, [pc, #80]	; (8003e9c <StartTCPConnection+0x194>)
 8003e4a:	0018      	movs	r0, r3
 8003e4c:	f000 f892 	bl	8003f74 <SendTCPdata>
	HAL_Delay(500);
 8003e50:	23fa      	movs	r3, #250	; 0xfa
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	0018      	movs	r0, r3
 8003e56:	f004 ff7d 	bl	8008d54 <HAL_Delay>
}
 8003e5a:	46c0      	nop			; (mov r8, r8)
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	b003      	add	sp, #12
 8003e60:	bd90      	pop	{r4, r7, pc}
 8003e62:	46c0      	nop			; (mov r8, r8)
 8003e64:	2000001c 	.word	0x2000001c
 8003e68:	200013b4 	.word	0x200013b4
 8003e6c:	08017030 	.word	0x08017030
 8003e70:	20001670 	.word	0x20001670
 8003e74:	20000010 	.word	0x20000010
 8003e78:	08016dbc 	.word	0x08016dbc
 8003e7c:	08017048 	.word	0x08017048
 8003e80:	08017054 	.word	0x08017054
 8003e84:	000005dc 	.word	0x000005dc
 8003e88:	0801707c 	.word	0x0801707c
 8003e8c:	20001810 	.word	0x20001810
 8003e90:	08017094 	.word	0x08017094
 8003e94:	080170bc 	.word	0x080170bc
 8003e98:	20001814 	.word	0x20001814
 8003e9c:	2000160c 	.word	0x2000160c

08003ea0 <StopTCPConnection>:
void StopTCPConnection()
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b086      	sub	sp, #24
 8003ea4:	af04      	add	r7, sp, #16
	int ck = 1;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	607b      	str	r3, [r7, #4]
	gprsok = 0;
 8003eaa:	4b29      	ldr	r3, [pc, #164]	; (8003f50 <StopTCPConnection+0xb0>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]
	while ((ck > 0) && (gprsok < 1))
 8003eb0:	e040      	b.n	8003f34 <StopTCPConnection+0x94>
	{
		ck = ck - 1;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	607b      	str	r3, [r7, #4]
		if (strlen(ip) > 4)
 8003eb8:	4b26      	ldr	r3, [pc, #152]	; (8003f54 <StopTCPConnection+0xb4>)
 8003eba:	0018      	movs	r0, r3
 8003ebc:	f7fc f924 	bl	8000108 <strlen>
 8003ec0:	0003      	movs	r3, r0
 8003ec2:	2b04      	cmp	r3, #4
 8003ec4:	d919      	bls.n	8003efa <StopTCPConnection+0x5a>
		{
			SendGSMCode(" AT+QICLOSE=0");
 8003ec6:	4b24      	ldr	r3, [pc, #144]	; (8003f58 <StopTCPConnection+0xb8>)
 8003ec8:	0018      	movs	r0, r3
 8003eca:	f7ff fc19 	bl	8003700 <SendGSMCode>
			gprsok = strlen(GetGSMReply(5, "", 0, "", "Error: AT+QICLOSE TCP Send Close", gpsto_dev, "CLOSE OK"));
 8003ece:	4b23      	ldr	r3, [pc, #140]	; (8003f5c <StopTCPConnection+0xbc>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4823      	ldr	r0, [pc, #140]	; (8003f60 <StopTCPConnection+0xc0>)
 8003ed4:	4922      	ldr	r1, [pc, #136]	; (8003f60 <StopTCPConnection+0xc0>)
 8003ed6:	4a23      	ldr	r2, [pc, #140]	; (8003f64 <StopTCPConnection+0xc4>)
 8003ed8:	9202      	str	r2, [sp, #8]
 8003eda:	9301      	str	r3, [sp, #4]
 8003edc:	4b22      	ldr	r3, [pc, #136]	; (8003f68 <StopTCPConnection+0xc8>)
 8003ede:	9300      	str	r3, [sp, #0]
 8003ee0:	0003      	movs	r3, r0
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	2005      	movs	r0, #5
 8003ee6:	f7ff fd75 	bl	80039d4 <GetGSMReply>
 8003eea:	0003      	movs	r3, r0
 8003eec:	0018      	movs	r0, r3
 8003eee:	f7fc f90b 	bl	8000108 <strlen>
 8003ef2:	0003      	movs	r3, r0
 8003ef4:	001a      	movs	r2, r3
 8003ef6:	4b16      	ldr	r3, [pc, #88]	; (8003f50 <StopTCPConnection+0xb0>)
 8003ef8:	601a      	str	r2, [r3, #0]
		}
		if (strlen(ip2) > 4)
 8003efa:	2300      	movs	r3, #0
 8003efc:	2b04      	cmp	r3, #4
 8003efe:	d919      	bls.n	8003f34 <StopTCPConnection+0x94>
		{
			SendGSMCode(" AT+QICLOSE=1");
 8003f00:	4b1a      	ldr	r3, [pc, #104]	; (8003f6c <StopTCPConnection+0xcc>)
 8003f02:	0018      	movs	r0, r3
 8003f04:	f7ff fbfc 	bl	8003700 <SendGSMCode>
			gprsok = strlen(GetGSMReply(5, "", 0, "", "Error: AT+QICLOSE TCP Send Close", gpsto_dev, "CLOSE OK"));
 8003f08:	4b14      	ldr	r3, [pc, #80]	; (8003f5c <StopTCPConnection+0xbc>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4814      	ldr	r0, [pc, #80]	; (8003f60 <StopTCPConnection+0xc0>)
 8003f0e:	4914      	ldr	r1, [pc, #80]	; (8003f60 <StopTCPConnection+0xc0>)
 8003f10:	4a14      	ldr	r2, [pc, #80]	; (8003f64 <StopTCPConnection+0xc4>)
 8003f12:	9202      	str	r2, [sp, #8]
 8003f14:	9301      	str	r3, [sp, #4]
 8003f16:	4b14      	ldr	r3, [pc, #80]	; (8003f68 <StopTCPConnection+0xc8>)
 8003f18:	9300      	str	r3, [sp, #0]
 8003f1a:	0003      	movs	r3, r0
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	2005      	movs	r0, #5
 8003f20:	f7ff fd58 	bl	80039d4 <GetGSMReply>
 8003f24:	0003      	movs	r3, r0
 8003f26:	0018      	movs	r0, r3
 8003f28:	f7fc f8ee 	bl	8000108 <strlen>
 8003f2c:	0003      	movs	r3, r0
 8003f2e:	001a      	movs	r2, r3
 8003f30:	4b07      	ldr	r3, [pc, #28]	; (8003f50 <StopTCPConnection+0xb0>)
 8003f32:	601a      	str	r2, [r3, #0]
	while ((ck > 0) && (gprsok < 1))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	dd03      	ble.n	8003f42 <StopTCPConnection+0xa2>
 8003f3a:	4b05      	ldr	r3, [pc, #20]	; (8003f50 <StopTCPConnection+0xb0>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	ddb7      	ble.n	8003eb2 <StopTCPConnection+0x12>
		}
	}
	ServerConnected = 0;
 8003f42:	4b0b      	ldr	r3, [pc, #44]	; (8003f70 <StopTCPConnection+0xd0>)
 8003f44:	2200      	movs	r2, #0
 8003f46:	601a      	str	r2, [r3, #0]
}
 8003f48:	46c0      	nop			; (mov r8, r8)
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	b002      	add	sp, #8
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	20001670 	.word	0x20001670
 8003f54:	2000001c 	.word	0x2000001c
 8003f58:	080170cc 	.word	0x080170cc
 8003f5c:	20000014 	.word	0x20000014
 8003f60:	08016dbc 	.word	0x08016dbc
 8003f64:	080170dc 	.word	0x080170dc
 8003f68:	080170e8 	.word	0x080170e8
 8003f6c:	0801710c 	.word	0x0801710c
 8003f70:	20001814 	.word	0x20001814

08003f74 <SendTCPdata>:
void SendTCPdata(char *data)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
	int ck = 1;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	60fb      	str	r3, [r7, #12]
	if (gprsok > 0)
 8003f80:	4b6e      	ldr	r3, [pc, #440]	; (800413c <SendTCPdata+0x1c8>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	dc00      	bgt.n	8003f8a <SendTCPdata+0x16>
 8003f88:	e0ce      	b.n	8004128 <SendTCPdata+0x1b4>
	{
		//Debug_Tx("GPRSOK");
		if (strlen(ip) > 4)
 8003f8a:	4b6d      	ldr	r3, [pc, #436]	; (8004140 <SendTCPdata+0x1cc>)
 8003f8c:	0018      	movs	r0, r3
 8003f8e:	f7fc f8bb 	bl	8000108 <strlen>
 8003f92:	0003      	movs	r3, r0
 8003f94:	2b04      	cmp	r3, #4
 8003f96:	d961      	bls.n	800405c <SendTCPdata+0xe8>
		{

			//Debug_Tx("IPOK");
			ck = 1;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	60fb      	str	r3, [r7, #12]
			gprsok = 0;
 8003f9c:	4b67      	ldr	r3, [pc, #412]	; (800413c <SendTCPdata+0x1c8>)
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	601a      	str	r2, [r3, #0]
			while ((ck > 0) && (gprsok < 1))
 8003fa2:	e010      	b.n	8003fc6 <SendTCPdata+0x52>
			{
				//Debug_Tx("CONNECTING TO SEND");
				ck = ck - 1;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	3b01      	subs	r3, #1
 8003fa8:	60fb      	str	r3, [r7, #12]
				SendGSMCode(" AT+QISEND=0");
 8003faa:	4b66      	ldr	r3, [pc, #408]	; (8004144 <SendTCPdata+0x1d0>)
 8003fac:	0018      	movs	r0, r3
 8003fae:	f7ff fba7 	bl	8003700 <SendGSMCode>

				gprsok = waitForResponse(">",1000);
 8003fb2:	23fa      	movs	r3, #250	; 0xfa
 8003fb4:	009a      	lsls	r2, r3, #2
 8003fb6:	4b64      	ldr	r3, [pc, #400]	; (8004148 <SendTCPdata+0x1d4>)
 8003fb8:	0011      	movs	r1, r2
 8003fba:	0018      	movs	r0, r3
 8003fbc:	f7ff fcc6 	bl	800394c <waitForResponse>
 8003fc0:	0002      	movs	r2, r0
 8003fc2:	4b5e      	ldr	r3, [pc, #376]	; (800413c <SendTCPdata+0x1c8>)
 8003fc4:	601a      	str	r2, [r3, #0]
			while ((ck > 0) && (gprsok < 1))
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	dd03      	ble.n	8003fd4 <SendTCPdata+0x60>
 8003fcc:	4b5b      	ldr	r3, [pc, #364]	; (800413c <SendTCPdata+0x1c8>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	dde7      	ble.n	8003fa4 <SendTCPdata+0x30>
				//gprsok = strlen(GetGSMReply(0, "", 0, "", "Error: AT+QISEND Send TCP data input1", 4000, ">"));
			}
			if (gprsok > 0)
 8003fd4:	4b59      	ldr	r3, [pc, #356]	; (800413c <SendTCPdata+0x1c8>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	dd31      	ble.n	8004040 <SendTCPdata+0xcc>
			{
				ck = 1;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	60fb      	str	r3, [r7, #12]
				gprsok = 0;
 8003fe0:	4b56      	ldr	r3, [pc, #344]	; (800413c <SendTCPdata+0x1c8>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	601a      	str	r2, [r3, #0]
				while ((ck > 0) && (gprsok < 1))
 8003fe6:	e010      	b.n	800400a <SendTCPdata+0x96>
				{
					ck = ck - 1;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	3b01      	subs	r3, #1
 8003fec:	60fb      	str	r3, [r7, #12]
					//Debug_Tx("SENDINGDATA");

					SendGSMData(data); // Debug_Tx(GSMData);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	0018      	movs	r0, r3
 8003ff2:	f7ff fc49 	bl	8003888 <SendGSMData>
					gprsok = waitForResponse("SEND OK",1000);//strlen(GetGSMReply(0, "", 0, "", "Error: AT+QISEND Send TCP data", 10*gpsto_dev, "SEND OK"));
 8003ff6:	23fa      	movs	r3, #250	; 0xfa
 8003ff8:	009a      	lsls	r2, r3, #2
 8003ffa:	4b54      	ldr	r3, [pc, #336]	; (800414c <SendTCPdata+0x1d8>)
 8003ffc:	0011      	movs	r1, r2
 8003ffe:	0018      	movs	r0, r3
 8004000:	f7ff fca4 	bl	800394c <waitForResponse>
 8004004:	0002      	movs	r2, r0
 8004006:	4b4d      	ldr	r3, [pc, #308]	; (800413c <SendTCPdata+0x1c8>)
 8004008:	601a      	str	r2, [r3, #0]
				while ((ck > 0) && (gprsok < 1))
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2b00      	cmp	r3, #0
 800400e:	dd03      	ble.n	8004018 <SendTCPdata+0xa4>
 8004010:	4b4a      	ldr	r3, [pc, #296]	; (800413c <SendTCPdata+0x1c8>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2b00      	cmp	r3, #0
 8004016:	dde7      	ble.n	8003fe8 <SendTCPdata+0x74>

								}
				if (gprsok<1){//SendGSMData("    ");
 8004018:	4b48      	ldr	r3, [pc, #288]	; (800413c <SendTCPdata+0x1c8>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2b00      	cmp	r3, #0
 800401e:	dc06      	bgt.n	800402e <SendTCPdata+0xba>
				Debug_Tx("UNABLE TO11 SEND DATA STOPED CONNECTion");EndTransfer();
 8004020:	4b4b      	ldr	r3, [pc, #300]	; (8004150 <SendTCPdata+0x1dc>)
 8004022:	0018      	movs	r0, r3
 8004024:	f004 f8e2 	bl	80081ec <Debug_Tx>
 8004028:	f7ff fc62 	bl	80038f0 <EndTransfer>
 800402c:	e016      	b.n	800405c <SendTCPdata+0xe8>
}
				else{Debug_Tx("DATASENT");Debug_Tx(data);}
 800402e:	4b49      	ldr	r3, [pc, #292]	; (8004154 <SendTCPdata+0x1e0>)
 8004030:	0018      	movs	r0, r3
 8004032:	f004 f8db 	bl	80081ec <Debug_Tx>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	0018      	movs	r0, r3
 800403a:	f004 f8d7 	bl	80081ec <Debug_Tx>
 800403e:	e00d      	b.n	800405c <SendTCPdata+0xe8>

			}
			else
			{
				SendGSMData("    ");
 8004040:	4b45      	ldr	r3, [pc, #276]	; (8004158 <SendTCPdata+0x1e4>)
 8004042:	0018      	movs	r0, r3
 8004044:	f7ff fc20 	bl	8003888 <SendGSMData>
				Debug_Tx("UNABLE TO SEND11 DATA STOPED CONNECTion");
 8004048:	4b44      	ldr	r3, [pc, #272]	; (800415c <SendTCPdata+0x1e8>)
 800404a:	0018      	movs	r0, r3
 800404c:	f004 f8ce 	bl	80081ec <Debug_Tx>
				Debug_Tx(data);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	0018      	movs	r0, r3
 8004054:	f004 f8ca 	bl	80081ec <Debug_Tx>
				EndTransfer();
 8004058:	f7ff fc4a 	bl	80038f0 <EndTransfer>

			}
		}
		if (strlen(ip2) > 4)
 800405c:	2300      	movs	r3, #0
 800405e:	2b04      	cmp	r3, #4
 8004060:	d968      	bls.n	8004134 <SendTCPdata+0x1c0>
		{

			//Debug_Tx("IPOK");
			ck = 1;
 8004062:	2301      	movs	r3, #1
 8004064:	60fb      	str	r3, [r7, #12]
			gprsok = 0;
 8004066:	4b35      	ldr	r3, [pc, #212]	; (800413c <SendTCPdata+0x1c8>)
 8004068:	2200      	movs	r2, #0
 800406a:	601a      	str	r2, [r3, #0]
			while ((ck > 0) && (gprsok < 1))
 800406c:	e010      	b.n	8004090 <SendTCPdata+0x11c>
			{
				//Debug_Tx("CONNECTING TO SEND");
				ck = ck - 1;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	3b01      	subs	r3, #1
 8004072:	60fb      	str	r3, [r7, #12]
				SendGSMCode(" AT+QISEND=1");
 8004074:	4b3a      	ldr	r3, [pc, #232]	; (8004160 <SendTCPdata+0x1ec>)
 8004076:	0018      	movs	r0, r3
 8004078:	f7ff fb42 	bl	8003700 <SendGSMCode>

				gprsok = waitForResponse(">",1000);
 800407c:	23fa      	movs	r3, #250	; 0xfa
 800407e:	009a      	lsls	r2, r3, #2
 8004080:	4b31      	ldr	r3, [pc, #196]	; (8004148 <SendTCPdata+0x1d4>)
 8004082:	0011      	movs	r1, r2
 8004084:	0018      	movs	r0, r3
 8004086:	f7ff fc61 	bl	800394c <waitForResponse>
 800408a:	0002      	movs	r2, r0
 800408c:	4b2b      	ldr	r3, [pc, #172]	; (800413c <SendTCPdata+0x1c8>)
 800408e:	601a      	str	r2, [r3, #0]
			while ((ck > 0) && (gprsok < 1))
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2b00      	cmp	r3, #0
 8004094:	dd03      	ble.n	800409e <SendTCPdata+0x12a>
 8004096:	4b29      	ldr	r3, [pc, #164]	; (800413c <SendTCPdata+0x1c8>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2b00      	cmp	r3, #0
 800409c:	dde7      	ble.n	800406e <SendTCPdata+0xfa>
				//gprsok = strlen(GetGSMReply(0, "", 0, "", "Error: AT+QISEND Send TCP data input1", 4000, ">"));
			}
			if (gprsok > 0)
 800409e:	4b27      	ldr	r3, [pc, #156]	; (800413c <SendTCPdata+0x1c8>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	dd31      	ble.n	800410a <SendTCPdata+0x196>
			{
				ck = 1;
 80040a6:	2301      	movs	r3, #1
 80040a8:	60fb      	str	r3, [r7, #12]
				gprsok = 0;
 80040aa:	4b24      	ldr	r3, [pc, #144]	; (800413c <SendTCPdata+0x1c8>)
 80040ac:	2200      	movs	r2, #0
 80040ae:	601a      	str	r2, [r3, #0]
				while ((ck > 0) && (gprsok < 1))
 80040b0:	e010      	b.n	80040d4 <SendTCPdata+0x160>
				{
					ck = ck - 1;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	3b01      	subs	r3, #1
 80040b6:	60fb      	str	r3, [r7, #12]
					//Debug_Tx("SENDINGDATA");

					SendGSMData(data); // Debug_Tx(GSMData);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	0018      	movs	r0, r3
 80040bc:	f7ff fbe4 	bl	8003888 <SendGSMData>
					gprsok = waitForResponse("SEND OK",1000);//strlen(GetGSMReply(0, "", 0, "", "Error: AT+QISEND Send TCP data", 10*gpsto_dev, "SEND OK"));
 80040c0:	23fa      	movs	r3, #250	; 0xfa
 80040c2:	009a      	lsls	r2, r3, #2
 80040c4:	4b21      	ldr	r3, [pc, #132]	; (800414c <SendTCPdata+0x1d8>)
 80040c6:	0011      	movs	r1, r2
 80040c8:	0018      	movs	r0, r3
 80040ca:	f7ff fc3f 	bl	800394c <waitForResponse>
 80040ce:	0002      	movs	r2, r0
 80040d0:	4b1a      	ldr	r3, [pc, #104]	; (800413c <SendTCPdata+0x1c8>)
 80040d2:	601a      	str	r2, [r3, #0]
				while ((ck > 0) && (gprsok < 1))
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	dd03      	ble.n	80040e2 <SendTCPdata+0x16e>
 80040da:	4b18      	ldr	r3, [pc, #96]	; (800413c <SendTCPdata+0x1c8>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	dde7      	ble.n	80040b2 <SendTCPdata+0x13e>

								}
				if (gprsok<1){//SendGSMData("    ");
 80040e2:	4b16      	ldr	r3, [pc, #88]	; (800413c <SendTCPdata+0x1c8>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	dc06      	bgt.n	80040f8 <SendTCPdata+0x184>
				Debug_Tx("UNABLE TO22 SEND DATA STOPED CONNECTion");EndTransfer();
 80040ea:	4b1e      	ldr	r3, [pc, #120]	; (8004164 <SendTCPdata+0x1f0>)
 80040ec:	0018      	movs	r0, r3
 80040ee:	f004 f87d 	bl	80081ec <Debug_Tx>
 80040f2:	f7ff fbfd 	bl	80038f0 <EndTransfer>
	else
	{
		Debug_Tx("DISCONNECTED FROM SERVER .resetting connection ");
		ResetTCP();
	}
}
 80040f6:	e01d      	b.n	8004134 <SendTCPdata+0x1c0>
				else{Debug_Tx("DATASENT");Debug_Tx(data);}
 80040f8:	4b16      	ldr	r3, [pc, #88]	; (8004154 <SendTCPdata+0x1e0>)
 80040fa:	0018      	movs	r0, r3
 80040fc:	f004 f876 	bl	80081ec <Debug_Tx>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	0018      	movs	r0, r3
 8004104:	f004 f872 	bl	80081ec <Debug_Tx>
}
 8004108:	e014      	b.n	8004134 <SendTCPdata+0x1c0>
				SendGSMData("    ");
 800410a:	4b13      	ldr	r3, [pc, #76]	; (8004158 <SendTCPdata+0x1e4>)
 800410c:	0018      	movs	r0, r3
 800410e:	f7ff fbbb 	bl	8003888 <SendGSMData>
				Debug_Tx("UNABLE TO 22SEND DATA STOPED CONNECTion");
 8004112:	4b15      	ldr	r3, [pc, #84]	; (8004168 <SendTCPdata+0x1f4>)
 8004114:	0018      	movs	r0, r3
 8004116:	f004 f869 	bl	80081ec <Debug_Tx>
				Debug_Tx(data);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	0018      	movs	r0, r3
 800411e:	f004 f865 	bl	80081ec <Debug_Tx>
				EndTransfer();
 8004122:	f7ff fbe5 	bl	80038f0 <EndTransfer>
}
 8004126:	e005      	b.n	8004134 <SendTCPdata+0x1c0>
		Debug_Tx("DISCONNECTED FROM SERVER .resetting connection ");
 8004128:	4b10      	ldr	r3, [pc, #64]	; (800416c <SendTCPdata+0x1f8>)
 800412a:	0018      	movs	r0, r3
 800412c:	f004 f85e 	bl	80081ec <Debug_Tx>
		ResetTCP();
 8004130:	f000 fa80 	bl	8004634 <ResetTCP>
}
 8004134:	46c0      	nop			; (mov r8, r8)
 8004136:	46bd      	mov	sp, r7
 8004138:	b004      	add	sp, #16
 800413a:	bd80      	pop	{r7, pc}
 800413c:	20001670 	.word	0x20001670
 8004140:	2000001c 	.word	0x2000001c
 8004144:	0801711c 	.word	0x0801711c
 8004148:	0801712c 	.word	0x0801712c
 800414c:	08017130 	.word	0x08017130
 8004150:	08017138 	.word	0x08017138
 8004154:	08017160 	.word	0x08017160
 8004158:	0801716c 	.word	0x0801716c
 800415c:	08017174 	.word	0x08017174
 8004160:	0801719c 	.word	0x0801719c
 8004164:	080171ac 	.word	0x080171ac
 8004168:	080171d4 	.word	0x080171d4
 800416c:	080171fc 	.word	0x080171fc

08004170 <GSMCellInfo>:

char *GSMCellInfo()
{
 8004170:	b590      	push	{r4, r7, lr}
 8004172:	b097      	sub	sp, #92	; 0x5c
 8004174:	af10      	add	r7, sp, #64	; 0x40

	memset(SS0, 0, 4);
 8004176:	4bcb      	ldr	r3, [pc, #812]	; (80044a4 <GSMCellInfo+0x334>)
 8004178:	2204      	movs	r2, #4
 800417a:	2100      	movs	r1, #0
 800417c:	0018      	movs	r0, r3
 800417e:	f00e ff4d 	bl	801301c <memset>
	memset(SS1, 0, 4);
 8004182:	4bc9      	ldr	r3, [pc, #804]	; (80044a8 <GSMCellInfo+0x338>)
 8004184:	2204      	movs	r2, #4
 8004186:	2100      	movs	r1, #0
 8004188:	0018      	movs	r0, r3
 800418a:	f00e ff47 	bl	801301c <memset>
	memset(SS2, 0, 4);
 800418e:	4bc7      	ldr	r3, [pc, #796]	; (80044ac <GSMCellInfo+0x33c>)
 8004190:	2204      	movs	r2, #4
 8004192:	2100      	movs	r1, #0
 8004194:	0018      	movs	r0, r3
 8004196:	f00e ff41 	bl	801301c <memset>
	memset(SS3, 0, 4);
 800419a:	4bc5      	ldr	r3, [pc, #788]	; (80044b0 <GSMCellInfo+0x340>)
 800419c:	2204      	movs	r2, #4
 800419e:	2100      	movs	r1, #0
 80041a0:	0018      	movs	r0, r3
 80041a2:	f00e ff3b 	bl	801301c <memset>
	memset(SS4, 0, 4);
 80041a6:	4bc3      	ldr	r3, [pc, #780]	; (80044b4 <GSMCellInfo+0x344>)
 80041a8:	2204      	movs	r2, #4
 80041aa:	2100      	movs	r1, #0
 80041ac:	0018      	movs	r0, r3
 80041ae:	f00e ff35 	bl	801301c <memset>
	memset(MCC0, 0, 5);
 80041b2:	4bc1      	ldr	r3, [pc, #772]	; (80044b8 <GSMCellInfo+0x348>)
 80041b4:	2205      	movs	r2, #5
 80041b6:	2100      	movs	r1, #0
 80041b8:	0018      	movs	r0, r3
 80041ba:	f00e ff2f 	bl	801301c <memset>
	memset(MNC0, 0, 5);
 80041be:	4bbf      	ldr	r3, [pc, #764]	; (80044bc <GSMCellInfo+0x34c>)
 80041c0:	2205      	movs	r2, #5
 80041c2:	2100      	movs	r1, #0
 80041c4:	0018      	movs	r0, r3
 80041c6:	f00e ff29 	bl	801301c <memset>
	memset(LAC0, 0, 6);
 80041ca:	4bbd      	ldr	r3, [pc, #756]	; (80044c0 <GSMCellInfo+0x350>)
 80041cc:	2206      	movs	r2, #6
 80041ce:	2100      	movs	r1, #0
 80041d0:	0018      	movs	r0, r3
 80041d2:	f00e ff23 	bl	801301c <memset>
	memset(LAC1, 0, 6);
 80041d6:	4bbb      	ldr	r3, [pc, #748]	; (80044c4 <GSMCellInfo+0x354>)
 80041d8:	2206      	movs	r2, #6
 80041da:	2100      	movs	r1, #0
 80041dc:	0018      	movs	r0, r3
 80041de:	f00e ff1d 	bl	801301c <memset>
	memset(LAC2, 0, 6);
 80041e2:	4bb9      	ldr	r3, [pc, #740]	; (80044c8 <GSMCellInfo+0x358>)
 80041e4:	2206      	movs	r2, #6
 80041e6:	2100      	movs	r1, #0
 80041e8:	0018      	movs	r0, r3
 80041ea:	f00e ff17 	bl	801301c <memset>
	memset(LAC3, 0, 6);
 80041ee:	4bb7      	ldr	r3, [pc, #732]	; (80044cc <GSMCellInfo+0x35c>)
 80041f0:	2206      	movs	r2, #6
 80041f2:	2100      	movs	r1, #0
 80041f4:	0018      	movs	r0, r3
 80041f6:	f00e ff11 	bl	801301c <memset>
	memset(LAC4, 0, 6);
 80041fa:	4bb5      	ldr	r3, [pc, #724]	; (80044d0 <GSMCellInfo+0x360>)
 80041fc:	2206      	movs	r2, #6
 80041fe:	2100      	movs	r1, #0
 8004200:	0018      	movs	r0, r3
 8004202:	f00e ff0b 	bl	801301c <memset>
	memset(CID4, 0, 6);
 8004206:	4bb3      	ldr	r3, [pc, #716]	; (80044d4 <GSMCellInfo+0x364>)
 8004208:	2206      	movs	r2, #6
 800420a:	2100      	movs	r1, #0
 800420c:	0018      	movs	r0, r3
 800420e:	f00e ff05 	bl	801301c <memset>
	memset(CID3, 0, 6);
 8004212:	4bb1      	ldr	r3, [pc, #708]	; (80044d8 <GSMCellInfo+0x368>)
 8004214:	2206      	movs	r2, #6
 8004216:	2100      	movs	r1, #0
 8004218:	0018      	movs	r0, r3
 800421a:	f00e feff 	bl	801301c <memset>
	memset(CID2, 0, 6);
 800421e:	4baf      	ldr	r3, [pc, #700]	; (80044dc <GSMCellInfo+0x36c>)
 8004220:	2206      	movs	r2, #6
 8004222:	2100      	movs	r1, #0
 8004224:	0018      	movs	r0, r3
 8004226:	f00e fef9 	bl	801301c <memset>
	memset(CID1, 0, 6);
 800422a:	4bad      	ldr	r3, [pc, #692]	; (80044e0 <GSMCellInfo+0x370>)
 800422c:	2206      	movs	r2, #6
 800422e:	2100      	movs	r1, #0
 8004230:	0018      	movs	r0, r3
 8004232:	f00e fef3 	bl	801301c <memset>
	memset(CID0, 0, 6);
 8004236:	4bab      	ldr	r3, [pc, #684]	; (80044e4 <GSMCellInfo+0x374>)
 8004238:	2206      	movs	r2, #6
 800423a:	2100      	movs	r1, #0
 800423c:	0018      	movs	r0, r3
 800423e:	f00e feed 	bl	801301c <memset>
	strcpy(MCC0, "x\0");
 8004242:	4b9d      	ldr	r3, [pc, #628]	; (80044b8 <GSMCellInfo+0x348>)
 8004244:	2278      	movs	r2, #120	; 0x78
 8004246:	801a      	strh	r2, [r3, #0]
	strcpy(MNC0, "x\0");
 8004248:	4b9c      	ldr	r3, [pc, #624]	; (80044bc <GSMCellInfo+0x34c>)
 800424a:	2278      	movs	r2, #120	; 0x78
 800424c:	801a      	strh	r2, [r3, #0]
	strcpy(LAC0, "x\0");
 800424e:	4b9c      	ldr	r3, [pc, #624]	; (80044c0 <GSMCellInfo+0x350>)
 8004250:	2278      	movs	r2, #120	; 0x78
 8004252:	801a      	strh	r2, [r3, #0]
	strcpy(CID0, "x\0");
 8004254:	4ba3      	ldr	r3, [pc, #652]	; (80044e4 <GSMCellInfo+0x374>)
 8004256:	2278      	movs	r2, #120	; 0x78
 8004258:	801a      	strh	r2, [r3, #0]
	strcpy(SS0, "x\0");
 800425a:	4b92      	ldr	r3, [pc, #584]	; (80044a4 <GSMCellInfo+0x334>)
 800425c:	2278      	movs	r2, #120	; 0x78
 800425e:	801a      	strh	r2, [r3, #0]
	strcpy(SS1, "x\0");
 8004260:	4b91      	ldr	r3, [pc, #580]	; (80044a8 <GSMCellInfo+0x338>)
 8004262:	2278      	movs	r2, #120	; 0x78
 8004264:	801a      	strh	r2, [r3, #0]
	strcpy(CID1, "x\0");
 8004266:	4b9e      	ldr	r3, [pc, #632]	; (80044e0 <GSMCellInfo+0x370>)
 8004268:	2278      	movs	r2, #120	; 0x78
 800426a:	801a      	strh	r2, [r3, #0]
	strcpy(LAC1, "x\0");
 800426c:	4b95      	ldr	r3, [pc, #596]	; (80044c4 <GSMCellInfo+0x354>)
 800426e:	2278      	movs	r2, #120	; 0x78
 8004270:	801a      	strh	r2, [r3, #0]

	strcpy(SS2, "x\0");
 8004272:	4b8e      	ldr	r3, [pc, #568]	; (80044ac <GSMCellInfo+0x33c>)
 8004274:	2278      	movs	r2, #120	; 0x78
 8004276:	801a      	strh	r2, [r3, #0]
	strcpy(CID2, "x\0");
 8004278:	4b98      	ldr	r3, [pc, #608]	; (80044dc <GSMCellInfo+0x36c>)
 800427a:	2278      	movs	r2, #120	; 0x78
 800427c:	801a      	strh	r2, [r3, #0]
	strcpy(LAC2, "x\0");
 800427e:	4b92      	ldr	r3, [pc, #584]	; (80044c8 <GSMCellInfo+0x358>)
 8004280:	2278      	movs	r2, #120	; 0x78
 8004282:	801a      	strh	r2, [r3, #0]

	strcpy(SS3, "x\0");
 8004284:	4b8a      	ldr	r3, [pc, #552]	; (80044b0 <GSMCellInfo+0x340>)
 8004286:	2278      	movs	r2, #120	; 0x78
 8004288:	801a      	strh	r2, [r3, #0]
	strcpy(CID3, "x\0");
 800428a:	4b93      	ldr	r3, [pc, #588]	; (80044d8 <GSMCellInfo+0x368>)
 800428c:	2278      	movs	r2, #120	; 0x78
 800428e:	801a      	strh	r2, [r3, #0]
	strcpy(LAC3, "x\0");
 8004290:	4b8e      	ldr	r3, [pc, #568]	; (80044cc <GSMCellInfo+0x35c>)
 8004292:	2278      	movs	r2, #120	; 0x78
 8004294:	801a      	strh	r2, [r3, #0]

	strcpy(SS4, "x\0");
 8004296:	4b87      	ldr	r3, [pc, #540]	; (80044b4 <GSMCellInfo+0x344>)
 8004298:	2278      	movs	r2, #120	; 0x78
 800429a:	801a      	strh	r2, [r3, #0]
	strcpy(CID4, "x\0");
 800429c:	4b8d      	ldr	r3, [pc, #564]	; (80044d4 <GSMCellInfo+0x364>)
 800429e:	2278      	movs	r2, #120	; 0x78
 80042a0:	801a      	strh	r2, [r3, #0]
	strcpy(LAC4, "x\0");
 80042a2:	4b8b      	ldr	r3, [pc, #556]	; (80044d0 <GSMCellInfo+0x360>)
 80042a4:	2278      	movs	r2, #120	; 0x78
 80042a6:	801a      	strh	r2, [r3, #0]

	memset(GSMData, 0, 800);
 80042a8:	23c8      	movs	r3, #200	; 0xc8
 80042aa:	009a      	lsls	r2, r3, #2
 80042ac:	4b8e      	ldr	r3, [pc, #568]	; (80044e8 <GSMCellInfo+0x378>)
 80042ae:	2100      	movs	r1, #0
 80042b0:	0018      	movs	r0, r3
 80042b2:	f00e feb3 	bl	801301c <memset>

	SendGSMCodeL(" AT+QENG?");
 80042b6:	4b8d      	ldr	r3, [pc, #564]	; (80044ec <GSMCellInfo+0x37c>)
 80042b8:	0018      	movs	r0, r3
 80042ba:	f7ff fa83 	bl	80037c4 <SendGSMCodeL>
	// Debug_Tx(GSMData);

	HAL_Delay(500);
 80042be:	23fa      	movs	r3, #250	; 0xfa
 80042c0:	005b      	lsls	r3, r3, #1
 80042c2:	0018      	movs	r0, r3
 80042c4:	f004 fd46 	bl	8008d54 <HAL_Delay>

	char *m0 = strstr(GSMData, "+QENG: 0");
 80042c8:	4a89      	ldr	r2, [pc, #548]	; (80044f0 <GSMCellInfo+0x380>)
 80042ca:	4b87      	ldr	r3, [pc, #540]	; (80044e8 <GSMCellInfo+0x378>)
 80042cc:	0011      	movs	r1, r2
 80042ce:	0018      	movs	r0, r3
 80042d0:	f00e ff54 	bl	801317c <strstr>
 80042d4:	0003      	movs	r3, r0
 80042d6:	607b      	str	r3, [r7, #4]
	if ((m0 != NULL) & (strlen(m0) > 1))
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	1e5a      	subs	r2, r3, #1
 80042dc:	4193      	sbcs	r3, r2
 80042de:	b2dc      	uxtb	r4, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	0018      	movs	r0, r3
 80042e4:	f7fb ff10 	bl	8000108 <strlen>
 80042e8:	0003      	movs	r3, r0
 80042ea:	2201      	movs	r2, #1
 80042ec:	429a      	cmp	r2, r3
 80042ee:	419b      	sbcs	r3, r3
 80042f0:	425b      	negs	r3, r3
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	4023      	ands	r3, r4
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d042      	beq.n	8004382 <GSMCellInfo+0x212>
	{

		// Debug_Tx(m0);
		int k = 0;
 80042fc:	2300      	movs	r3, #0
 80042fe:	617b      	str	r3, [r7, #20]
		char *part;
		while ((part = strtok_r(m0, ",", &m0)))
 8004300:	e033      	b.n	800436a <GSMCellInfo+0x1fa>
		{
			if (k == 1)
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	2b01      	cmp	r3, #1
 8004306:	d106      	bne.n	8004316 <GSMCellInfo+0x1a6>
				strcpy(MCC0, part);
 8004308:	68fa      	ldr	r2, [r7, #12]
 800430a:	4b6b      	ldr	r3, [pc, #428]	; (80044b8 <GSMCellInfo+0x348>)
 800430c:	0011      	movs	r1, r2
 800430e:	0018      	movs	r0, r3
 8004310:	f00f f839 	bl	8013386 <strcpy>
 8004314:	e026      	b.n	8004364 <GSMCellInfo+0x1f4>
			else if (k == 2)
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	2b02      	cmp	r3, #2
 800431a:	d106      	bne.n	800432a <GSMCellInfo+0x1ba>
				strcpy(MNC0, part);
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	4b67      	ldr	r3, [pc, #412]	; (80044bc <GSMCellInfo+0x34c>)
 8004320:	0011      	movs	r1, r2
 8004322:	0018      	movs	r0, r3
 8004324:	f00f f82f 	bl	8013386 <strcpy>
 8004328:	e01c      	b.n	8004364 <GSMCellInfo+0x1f4>
			else if (k == 3)
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	2b03      	cmp	r3, #3
 800432e:	d106      	bne.n	800433e <GSMCellInfo+0x1ce>
				strcpy(LAC0, part);
 8004330:	68fa      	ldr	r2, [r7, #12]
 8004332:	4b63      	ldr	r3, [pc, #396]	; (80044c0 <GSMCellInfo+0x350>)
 8004334:	0011      	movs	r1, r2
 8004336:	0018      	movs	r0, r3
 8004338:	f00f f825 	bl	8013386 <strcpy>
 800433c:	e012      	b.n	8004364 <GSMCellInfo+0x1f4>
			else if (k == 4)
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	2b04      	cmp	r3, #4
 8004342:	d106      	bne.n	8004352 <GSMCellInfo+0x1e2>
				strcpy(CID0, part);
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	4b67      	ldr	r3, [pc, #412]	; (80044e4 <GSMCellInfo+0x374>)
 8004348:	0011      	movs	r1, r2
 800434a:	0018      	movs	r0, r3
 800434c:	f00f f81b 	bl	8013386 <strcpy>
 8004350:	e008      	b.n	8004364 <GSMCellInfo+0x1f4>
			else if (k == 7)
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	2b07      	cmp	r3, #7
 8004356:	d105      	bne.n	8004364 <GSMCellInfo+0x1f4>
				strcpy(SS0, part);
 8004358:	68fa      	ldr	r2, [r7, #12]
 800435a:	4b52      	ldr	r3, [pc, #328]	; (80044a4 <GSMCellInfo+0x334>)
 800435c:	0011      	movs	r1, r2
 800435e:	0018      	movs	r0, r3
 8004360:	f00f f811 	bl	8013386 <strcpy>
			k++;
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	3301      	adds	r3, #1
 8004368:	617b      	str	r3, [r7, #20]
		while ((part = strtok_r(m0, ",", &m0)))
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	1d3a      	adds	r2, r7, #4
 800436e:	4961      	ldr	r1, [pc, #388]	; (80044f4 <GSMCellInfo+0x384>)
 8004370:	0018      	movs	r0, r3
 8004372:	f00e fefe 	bl	8013172 <strtok_r>
 8004376:	0003      	movs	r3, r0
 8004378:	60fb      	str	r3, [r7, #12]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d1c0      	bne.n	8004302 <GSMCellInfo+0x192>
 8004380:	e003      	b.n	800438a <GSMCellInfo+0x21a>
		}
	}
	else
	{
		Debug_Tx("GSM tower data  Signal");
 8004382:	4b5d      	ldr	r3, [pc, #372]	; (80044f8 <GSMCellInfo+0x388>)
 8004384:	0018      	movs	r0, r3
 8004386:	f003 ff31 	bl	80081ec <Debug_Tx>
	}
	char *m1 = strstr(GSMData, "+QENG: 1");
 800438a:	4a5c      	ldr	r2, [pc, #368]	; (80044fc <GSMCellInfo+0x38c>)
 800438c:	4b56      	ldr	r3, [pc, #344]	; (80044e8 <GSMCellInfo+0x378>)
 800438e:	0011      	movs	r1, r2
 8004390:	0018      	movs	r0, r3
 8004392:	f00e fef3 	bl	801317c <strstr>
 8004396:	0003      	movs	r3, r0
 8004398:	603b      	str	r3, [r7, #0]
	if ((m1 != NULL) & (strlen(m1) > 1))
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	1e5a      	subs	r2, r3, #1
 800439e:	4193      	sbcs	r3, r2
 80043a0:	b2dc      	uxtb	r4, r3
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	0018      	movs	r0, r3
 80043a6:	f7fb feaf 	bl	8000108 <strlen>
 80043aa:	0003      	movs	r3, r0
 80043ac:	2201      	movs	r2, #1
 80043ae:	429a      	cmp	r2, r3
 80043b0:	419b      	sbcs	r3, r3
 80043b2:	425b      	negs	r3, r3
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	4023      	ands	r3, r4
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d100      	bne.n	80043c0 <GSMCellInfo+0x250>
 80043be:	e0b7      	b.n	8004530 <GSMCellInfo+0x3c0>
	{
		// Debug_Tx(m1);
		int k = 0;
 80043c0:	2300      	movs	r3, #0
 80043c2:	613b      	str	r3, [r7, #16]
		char *part;
		while ((part = strtok_r(m1, ",", &m1)))
 80043c4:	e0a8      	b.n	8004518 <GSMCellInfo+0x3a8>
		{
			if (k == 3)
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	2b03      	cmp	r3, #3
 80043ca:	d106      	bne.n	80043da <GSMCellInfo+0x26a>
				strcpy(SS1, part);
 80043cc:	68ba      	ldr	r2, [r7, #8]
 80043ce:	4b36      	ldr	r3, [pc, #216]	; (80044a8 <GSMCellInfo+0x338>)
 80043d0:	0011      	movs	r1, r2
 80043d2:	0018      	movs	r0, r3
 80043d4:	f00e ffd7 	bl	8013386 <strcpy>
 80043d8:	e09b      	b.n	8004512 <GSMCellInfo+0x3a2>
			else if (k == 10)
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	2b0a      	cmp	r3, #10
 80043de:	d106      	bne.n	80043ee <GSMCellInfo+0x27e>
				strcpy(CID1, part);
 80043e0:	68ba      	ldr	r2, [r7, #8]
 80043e2:	4b3f      	ldr	r3, [pc, #252]	; (80044e0 <GSMCellInfo+0x370>)
 80043e4:	0011      	movs	r1, r2
 80043e6:	0018      	movs	r0, r3
 80043e8:	f00e ffcd 	bl	8013386 <strcpy>
 80043ec:	e091      	b.n	8004512 <GSMCellInfo+0x3a2>
			else if (k == 9)
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	2b09      	cmp	r3, #9
 80043f2:	d106      	bne.n	8004402 <GSMCellInfo+0x292>
				strcpy(LAC1, part);
 80043f4:	68ba      	ldr	r2, [r7, #8]
 80043f6:	4b33      	ldr	r3, [pc, #204]	; (80044c4 <GSMCellInfo+0x354>)
 80043f8:	0011      	movs	r1, r2
 80043fa:	0018      	movs	r0, r3
 80043fc:	f00e ffc3 	bl	8013386 <strcpy>
 8004400:	e087      	b.n	8004512 <GSMCellInfo+0x3a2>

			else if (k == 13)
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	2b0d      	cmp	r3, #13
 8004406:	d106      	bne.n	8004416 <GSMCellInfo+0x2a6>
				strcpy(SS2, part);
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	4b28      	ldr	r3, [pc, #160]	; (80044ac <GSMCellInfo+0x33c>)
 800440c:	0011      	movs	r1, r2
 800440e:	0018      	movs	r0, r3
 8004410:	f00e ffb9 	bl	8013386 <strcpy>
 8004414:	e07d      	b.n	8004512 <GSMCellInfo+0x3a2>
			else if (k == 20)
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	2b14      	cmp	r3, #20
 800441a:	d106      	bne.n	800442a <GSMCellInfo+0x2ba>
				strcpy(CID2, part);
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	4b2f      	ldr	r3, [pc, #188]	; (80044dc <GSMCellInfo+0x36c>)
 8004420:	0011      	movs	r1, r2
 8004422:	0018      	movs	r0, r3
 8004424:	f00e ffaf 	bl	8013386 <strcpy>
 8004428:	e073      	b.n	8004512 <GSMCellInfo+0x3a2>
			else if (k == 19)
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	2b13      	cmp	r3, #19
 800442e:	d106      	bne.n	800443e <GSMCellInfo+0x2ce>
				strcpy(LAC2, part);
 8004430:	68ba      	ldr	r2, [r7, #8]
 8004432:	4b25      	ldr	r3, [pc, #148]	; (80044c8 <GSMCellInfo+0x358>)
 8004434:	0011      	movs	r1, r2
 8004436:	0018      	movs	r0, r3
 8004438:	f00e ffa5 	bl	8013386 <strcpy>
 800443c:	e069      	b.n	8004512 <GSMCellInfo+0x3a2>

			else if (k == 23)
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	2b17      	cmp	r3, #23
 8004442:	d106      	bne.n	8004452 <GSMCellInfo+0x2e2>
				strcpy(SS3, part);
 8004444:	68ba      	ldr	r2, [r7, #8]
 8004446:	4b1a      	ldr	r3, [pc, #104]	; (80044b0 <GSMCellInfo+0x340>)
 8004448:	0011      	movs	r1, r2
 800444a:	0018      	movs	r0, r3
 800444c:	f00e ff9b 	bl	8013386 <strcpy>
 8004450:	e05f      	b.n	8004512 <GSMCellInfo+0x3a2>
			else if (k == 30)
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	2b1e      	cmp	r3, #30
 8004456:	d106      	bne.n	8004466 <GSMCellInfo+0x2f6>
				strcpy(CID3, part);
 8004458:	68ba      	ldr	r2, [r7, #8]
 800445a:	4b1f      	ldr	r3, [pc, #124]	; (80044d8 <GSMCellInfo+0x368>)
 800445c:	0011      	movs	r1, r2
 800445e:	0018      	movs	r0, r3
 8004460:	f00e ff91 	bl	8013386 <strcpy>
 8004464:	e055      	b.n	8004512 <GSMCellInfo+0x3a2>
			else if (k == 29)
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	2b1d      	cmp	r3, #29
 800446a:	d106      	bne.n	800447a <GSMCellInfo+0x30a>
				strcpy(LAC3, part);
 800446c:	68ba      	ldr	r2, [r7, #8]
 800446e:	4b17      	ldr	r3, [pc, #92]	; (80044cc <GSMCellInfo+0x35c>)
 8004470:	0011      	movs	r1, r2
 8004472:	0018      	movs	r0, r3
 8004474:	f00e ff87 	bl	8013386 <strcpy>
 8004478:	e04b      	b.n	8004512 <GSMCellInfo+0x3a2>

			else if (k == 33)
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	2b21      	cmp	r3, #33	; 0x21
 800447e:	d106      	bne.n	800448e <GSMCellInfo+0x31e>
				strcpy(SS4, part);
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	4b0c      	ldr	r3, [pc, #48]	; (80044b4 <GSMCellInfo+0x344>)
 8004484:	0011      	movs	r1, r2
 8004486:	0018      	movs	r0, r3
 8004488:	f00e ff7d 	bl	8013386 <strcpy>
 800448c:	e041      	b.n	8004512 <GSMCellInfo+0x3a2>
			else if (k == 40)
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	2b28      	cmp	r3, #40	; 0x28
 8004492:	d135      	bne.n	8004500 <GSMCellInfo+0x390>
				strcpy(CID4, part);
 8004494:	68ba      	ldr	r2, [r7, #8]
 8004496:	4b0f      	ldr	r3, [pc, #60]	; (80044d4 <GSMCellInfo+0x364>)
 8004498:	0011      	movs	r1, r2
 800449a:	0018      	movs	r0, r3
 800449c:	f00e ff73 	bl	8013386 <strcpy>
 80044a0:	e037      	b.n	8004512 <GSMCellInfo+0x3a2>
 80044a2:	46c0      	nop			; (mov r8, r8)
 80044a4:	2000179c 	.word	0x2000179c
 80044a8:	200017c0 	.word	0x200017c0
 80044ac:	200017d4 	.word	0x200017d4
 80044b0:	200017e8 	.word	0x200017e8
 80044b4:	200017fc 	.word	0x200017fc
 80044b8:	200017a0 	.word	0x200017a0
 80044bc:	200017a8 	.word	0x200017a8
 80044c0:	200017b0 	.word	0x200017b0
 80044c4:	200017c4 	.word	0x200017c4
 80044c8:	200017d8 	.word	0x200017d8
 80044cc:	200017ec 	.word	0x200017ec
 80044d0:	20001800 	.word	0x20001800
 80044d4:	20001808 	.word	0x20001808
 80044d8:	200017f4 	.word	0x200017f4
 80044dc:	200017e0 	.word	0x200017e0
 80044e0:	200017cc 	.word	0x200017cc
 80044e4:	200017b8 	.word	0x200017b8
 80044e8:	20000dd4 	.word	0x20000dd4
 80044ec:	0801722c 	.word	0x0801722c
 80044f0:	08017238 	.word	0x08017238
 80044f4:	08016c40 	.word	0x08016c40
 80044f8:	08017244 	.word	0x08017244
 80044fc:	0801725c 	.word	0x0801725c
			else if (k == 39)
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	2b27      	cmp	r3, #39	; 0x27
 8004504:	d105      	bne.n	8004512 <GSMCellInfo+0x3a2>
				strcpy(LAC4, part);
 8004506:	68ba      	ldr	r2, [r7, #8]
 8004508:	4b24      	ldr	r3, [pc, #144]	; (800459c <GSMCellInfo+0x42c>)
 800450a:	0011      	movs	r1, r2
 800450c:	0018      	movs	r0, r3
 800450e:	f00e ff3a 	bl	8013386 <strcpy>
			k++;
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	3301      	adds	r3, #1
 8004516:	613b      	str	r3, [r7, #16]
		while ((part = strtok_r(m1, ",", &m1)))
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	003a      	movs	r2, r7
 800451c:	4920      	ldr	r1, [pc, #128]	; (80045a0 <GSMCellInfo+0x430>)
 800451e:	0018      	movs	r0, r3
 8004520:	f00e fe27 	bl	8013172 <strtok_r>
 8004524:	0003      	movs	r3, r0
 8004526:	60bb      	str	r3, [r7, #8]
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d000      	beq.n	8004530 <GSMCellInfo+0x3c0>
 800452e:	e74a      	b.n	80043c6 <GSMCellInfo+0x256>
		}
	}

	//

	memset(gsminfo, 0, 80);
 8004530:	4b1c      	ldr	r3, [pc, #112]	; (80045a4 <GSMCellInfo+0x434>)
 8004532:	2250      	movs	r2, #80	; 0x50
 8004534:	2100      	movs	r1, #0
 8004536:	0018      	movs	r0, r3
 8004538:	f00e fd70 	bl	801301c <memset>
	sprintf(gsminfo, "%2d,%4s,%4s,%4s,%4s,%4s,%4s,%4s,%4s,%4s,%4s,%4s,%4s,%4s,%4s,%4s,%4s", (int)GSMSignal, MCC0, MNC0, LAC0, CID0, CID1, LAC1, SS1, CID2, LAC2, SS2, CID3, LAC3, SS3, CID4, LAC4, SS4);
 800453c:	4b1a      	ldr	r3, [pc, #104]	; (80045a8 <GSMCellInfo+0x438>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	1c18      	adds	r0, r3, #0
 8004542:	f7fc feb3 	bl	80012ac <__aeabi_f2iz>
 8004546:	0004      	movs	r4, r0
 8004548:	4a18      	ldr	r2, [pc, #96]	; (80045ac <GSMCellInfo+0x43c>)
 800454a:	4919      	ldr	r1, [pc, #100]	; (80045b0 <GSMCellInfo+0x440>)
 800454c:	4815      	ldr	r0, [pc, #84]	; (80045a4 <GSMCellInfo+0x434>)
 800454e:	4b19      	ldr	r3, [pc, #100]	; (80045b4 <GSMCellInfo+0x444>)
 8004550:	930e      	str	r3, [sp, #56]	; 0x38
 8004552:	4b12      	ldr	r3, [pc, #72]	; (800459c <GSMCellInfo+0x42c>)
 8004554:	930d      	str	r3, [sp, #52]	; 0x34
 8004556:	4b18      	ldr	r3, [pc, #96]	; (80045b8 <GSMCellInfo+0x448>)
 8004558:	930c      	str	r3, [sp, #48]	; 0x30
 800455a:	4b18      	ldr	r3, [pc, #96]	; (80045bc <GSMCellInfo+0x44c>)
 800455c:	930b      	str	r3, [sp, #44]	; 0x2c
 800455e:	4b18      	ldr	r3, [pc, #96]	; (80045c0 <GSMCellInfo+0x450>)
 8004560:	930a      	str	r3, [sp, #40]	; 0x28
 8004562:	4b18      	ldr	r3, [pc, #96]	; (80045c4 <GSMCellInfo+0x454>)
 8004564:	9309      	str	r3, [sp, #36]	; 0x24
 8004566:	4b18      	ldr	r3, [pc, #96]	; (80045c8 <GSMCellInfo+0x458>)
 8004568:	9308      	str	r3, [sp, #32]
 800456a:	4b18      	ldr	r3, [pc, #96]	; (80045cc <GSMCellInfo+0x45c>)
 800456c:	9307      	str	r3, [sp, #28]
 800456e:	4b18      	ldr	r3, [pc, #96]	; (80045d0 <GSMCellInfo+0x460>)
 8004570:	9306      	str	r3, [sp, #24]
 8004572:	4b18      	ldr	r3, [pc, #96]	; (80045d4 <GSMCellInfo+0x464>)
 8004574:	9305      	str	r3, [sp, #20]
 8004576:	4b18      	ldr	r3, [pc, #96]	; (80045d8 <GSMCellInfo+0x468>)
 8004578:	9304      	str	r3, [sp, #16]
 800457a:	4b18      	ldr	r3, [pc, #96]	; (80045dc <GSMCellInfo+0x46c>)
 800457c:	9303      	str	r3, [sp, #12]
 800457e:	4b18      	ldr	r3, [pc, #96]	; (80045e0 <GSMCellInfo+0x470>)
 8004580:	9302      	str	r3, [sp, #8]
 8004582:	4b18      	ldr	r3, [pc, #96]	; (80045e4 <GSMCellInfo+0x474>)
 8004584:	9301      	str	r3, [sp, #4]
 8004586:	4b18      	ldr	r3, [pc, #96]	; (80045e8 <GSMCellInfo+0x478>)
 8004588:	9300      	str	r3, [sp, #0]
 800458a:	0013      	movs	r3, r2
 800458c:	0022      	movs	r2, r4
 800458e:	f00e fcd9 	bl	8012f44 <siprintf>
	// Debug_Tx(gsminfo);

	return (gsminfo);
 8004592:	4b04      	ldr	r3, [pc, #16]	; (80045a4 <GSMCellInfo+0x434>)
}
 8004594:	0018      	movs	r0, r3
 8004596:	46bd      	mov	sp, r7
 8004598:	b007      	add	sp, #28
 800459a:	bd90      	pop	{r4, r7, pc}
 800459c:	20001800 	.word	0x20001800
 80045a0:	08016c40 	.word	0x08016c40
 80045a4:	200016dc 	.word	0x200016dc
 80045a8:	20001798 	.word	0x20001798
 80045ac:	200017a0 	.word	0x200017a0
 80045b0:	08017268 	.word	0x08017268
 80045b4:	200017fc 	.word	0x200017fc
 80045b8:	20001808 	.word	0x20001808
 80045bc:	200017e8 	.word	0x200017e8
 80045c0:	200017ec 	.word	0x200017ec
 80045c4:	200017f4 	.word	0x200017f4
 80045c8:	200017d4 	.word	0x200017d4
 80045cc:	200017d8 	.word	0x200017d8
 80045d0:	200017e0 	.word	0x200017e0
 80045d4:	200017c0 	.word	0x200017c0
 80045d8:	200017c4 	.word	0x200017c4
 80045dc:	200017cc 	.word	0x200017cc
 80045e0:	200017b8 	.word	0x200017b8
 80045e4:	200017b0 	.word	0x200017b0
 80045e8:	200017a8 	.word	0x200017a8

080045ec <SetTCPMux>:
	return(GSMData);
}
*/

char *SetTCPMux()
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af04      	add	r7, sp, #16
	SendGSMCode(" AT+QIMUX=1");
 80045f2:	4b0b      	ldr	r3, [pc, #44]	; (8004620 <SetTCPMux+0x34>)
 80045f4:	0018      	movs	r0, r3
 80045f6:	f7ff f883 	bl	8003700 <SendGSMCode>
	return (GetGSMReply(0, "", 0, "", "Error: AT+QIMUX=1 set tcpMux", gpsto_dev, "OK"));
 80045fa:	4b0a      	ldr	r3, [pc, #40]	; (8004624 <SetTCPMux+0x38>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	480a      	ldr	r0, [pc, #40]	; (8004628 <SetTCPMux+0x3c>)
 8004600:	4909      	ldr	r1, [pc, #36]	; (8004628 <SetTCPMux+0x3c>)
 8004602:	4a0a      	ldr	r2, [pc, #40]	; (800462c <SetTCPMux+0x40>)
 8004604:	9202      	str	r2, [sp, #8]
 8004606:	9301      	str	r3, [sp, #4]
 8004608:	4b09      	ldr	r3, [pc, #36]	; (8004630 <SetTCPMux+0x44>)
 800460a:	9300      	str	r3, [sp, #0]
 800460c:	0003      	movs	r3, r0
 800460e:	2200      	movs	r2, #0
 8004610:	2000      	movs	r0, #0
 8004612:	f7ff f9df 	bl	80039d4 <GetGSMReply>
 8004616:	0003      	movs	r3, r0
}
 8004618:	0018      	movs	r0, r3
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	46c0      	nop			; (mov r8, r8)
 8004620:	080172ac 	.word	0x080172ac
 8004624:	20000014 	.word	0x20000014
 8004628:	08016dbc 	.word	0x08016dbc
 800462c:	08016cbc 	.word	0x08016cbc
 8004630:	080172b8 	.word	0x080172b8

08004634 <ResetTCP>:

void ResetTCP()
{
 8004634:	b580      	push	{r7, lr}
 8004636:	af00      	add	r7, sp, #0
	//EndTransfer();
	StopTCPConnection();
 8004638:	f7ff fc32 	bl	8003ea0 <StopTCPConnection>
	StartTCPConnection();
 800463c:	f7ff fb64 	bl	8003d08 <StartTCPConnection>
}
 8004640:	46c0      	nop			; (mov r8, r8)
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
	...

08004648 <ProcessTCPAll>:

void ProcessTCPAll(char *data)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
	int tcpSENDDATA = tic();
 8004650:	f001 fff6 	bl	8006640 <tic>
 8004654:	0003      	movs	r3, r0
 8004656:	60fb      	str	r3, [r7, #12]

	if (ServerConnected > 0)
 8004658:	4b17      	ldr	r3, [pc, #92]	; (80046b8 <ProcessTCPAll+0x70>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2b00      	cmp	r3, #0
 800465e:	dd10      	ble.n	8004682 <ProcessTCPAll+0x3a>
	{
		//$AS01FFA0138,$123456789012345,$1.0.4,$1.0.0,28.609803N077.103198E,F7,*

		Debug_Tx("sending data to ip ");
 8004660:	4b16      	ldr	r3, [pc, #88]	; (80046bc <ProcessTCPAll+0x74>)
 8004662:	0018      	movs	r0, r3
 8004664:	f003 fdc2 	bl	80081ec <Debug_Tx>
		Debug_Tx(ip2);
 8004668:	4b15      	ldr	r3, [pc, #84]	; (80046c0 <ProcessTCPAll+0x78>)
 800466a:	0018      	movs	r0, r3
 800466c:	f003 fdbe 	bl	80081ec <Debug_Tx>
		// SendTCPdata(data_LOGIN);
		SendTCPdata(data);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	0018      	movs	r0, r3
 8004674:	f7ff fc7e 	bl	8003f74 <SendTCPdata>
		Debug_Tx("dat send done  ");
 8004678:	4b12      	ldr	r3, [pc, #72]	; (80046c4 <ProcessTCPAll+0x7c>)
 800467a:	0018      	movs	r0, r3
 800467c:	f003 fdb6 	bl	80081ec <Debug_Tx>
 8004680:	e00f      	b.n	80046a2 <ProcessTCPAll+0x5a>
	}
	else
	{
		if (debug == 1)
 8004682:	4b11      	ldr	r3, [pc, #68]	; (80046c8 <ProcessTCPAll+0x80>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d103      	bne.n	8004692 <ProcessTCPAll+0x4a>
		{
			Debug_Tx("Error: ServerSession disconnected ");
 800468a:	4b10      	ldr	r3, [pc, #64]	; (80046cc <ProcessTCPAll+0x84>)
 800468c:	0018      	movs	r0, r3
 800468e:	f003 fdad 	bl	80081ec <Debug_Tx>
		}

		Debug_Tx("error insending data to ip ");
 8004692:	4b0f      	ldr	r3, [pc, #60]	; (80046d0 <ProcessTCPAll+0x88>)
 8004694:	0018      	movs	r0, r3
 8004696:	f003 fda9 	bl	80081ec <Debug_Tx>
		Debug_Tx(ip2);
 800469a:	4b09      	ldr	r3, [pc, #36]	; (80046c0 <ProcessTCPAll+0x78>)
 800469c:	0018      	movs	r0, r3
 800469e:	f003 fda5 	bl	80081ec <Debug_Tx>
		//ResetTCP();
	}

	toc(tcpSENDDATA, "_________________________TCP SEND DATA");
 80046a2:	4a0c      	ldr	r2, [pc, #48]	; (80046d4 <ProcessTCPAll+0x8c>)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	0011      	movs	r1, r2
 80046a8:	0018      	movs	r0, r3
 80046aa:	f001 ffd1 	bl	8006650 <toc>
}
 80046ae:	46c0      	nop			; (mov r8, r8)
 80046b0:	46bd      	mov	sp, r7
 80046b2:	b004      	add	sp, #16
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	46c0      	nop			; (mov r8, r8)
 80046b8:	20001814 	.word	0x20001814
 80046bc:	080172d8 	.word	0x080172d8
 80046c0:	20001810 	.word	0x20001810
 80046c4:	080172ec 	.word	0x080172ec
 80046c8:	2000000c 	.word	0x2000000c
 80046cc:	080172fc 	.word	0x080172fc
 80046d0:	08017320 	.word	0x08017320
 80046d4:	0801733c 	.word	0x0801733c

080046d8 <SetupGPRS>:
	}
	return smsok;
}

void SetupGPRS(char *apn)
{
 80046d8:	b590      	push	{r4, r7, lr}
 80046da:	b089      	sub	sp, #36	; 0x24
 80046dc:	af04      	add	r7, sp, #16
 80046de:	6078      	str	r0, [r7, #4]

	int ck = 5;
 80046e0:	2305      	movs	r3, #5
 80046e2:	60fb      	str	r3, [r7, #12]

	gprsok = 0;
 80046e4:	4b39      	ldr	r3, [pc, #228]	; (80047cc <SetupGPRS+0xf4>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	601a      	str	r2, [r3, #0]
	while ((ck > 0) && (gprsok < 1))
 80046ea:	e064      	b.n	80047b6 <SetupGPRS+0xde>
	{
		HAL_Delay(2000);
 80046ec:	23fa      	movs	r3, #250	; 0xfa
 80046ee:	00db      	lsls	r3, r3, #3
 80046f0:	0018      	movs	r0, r3
 80046f2:	f004 fb2f 	bl	8008d54 <HAL_Delay>
		ck = ck - 1;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	3b01      	subs	r3, #1
 80046fa:	60fb      	str	r3, [r7, #12]
		// SendGSMCode(" AT+CGACT=0,1");
		// gprsok=strlen(GetGSMReply(0,"OK",0,"","Error: AT+CGACT=0,1 GPRS Setup",500));
		memset(GSMDataC, 0, 100);
 80046fc:	4b34      	ldr	r3, [pc, #208]	; (80047d0 <SetupGPRS+0xf8>)
 80046fe:	2264      	movs	r2, #100	; 0x64
 8004700:	2100      	movs	r1, #0
 8004702:	0018      	movs	r0, r3
 8004704:	f00e fc8a 	bl	801301c <memset>
		strcpy(GSMDataC, (char *)" AT+QICSGP=1,\"");
 8004708:	4b31      	ldr	r3, [pc, #196]	; (80047d0 <SetupGPRS+0xf8>)
 800470a:	4a32      	ldr	r2, [pc, #200]	; (80047d4 <SetupGPRS+0xfc>)
 800470c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800470e:	c313      	stmia	r3!, {r0, r1, r4}
 8004710:	8811      	ldrh	r1, [r2, #0]
 8004712:	8019      	strh	r1, [r3, #0]
 8004714:	7892      	ldrb	r2, [r2, #2]
 8004716:	709a      	strb	r2, [r3, #2]
		strcat(GSMDataC, apn);
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	4b2d      	ldr	r3, [pc, #180]	; (80047d0 <SetupGPRS+0xf8>)
 800471c:	0011      	movs	r1, r2
 800471e:	0018      	movs	r0, r3
 8004720:	f00e fc84 	bl	801302c <strcat>
		strcat(GSMDataC, "\",\"\",\"\",0");
 8004724:	4b2a      	ldr	r3, [pc, #168]	; (80047d0 <SetupGPRS+0xf8>)
 8004726:	0018      	movs	r0, r3
 8004728:	f7fb fcee 	bl	8000108 <strlen>
 800472c:	0003      	movs	r3, r0
 800472e:	001a      	movs	r2, r3
 8004730:	4b27      	ldr	r3, [pc, #156]	; (80047d0 <SetupGPRS+0xf8>)
 8004732:	18d2      	adds	r2, r2, r3
 8004734:	4b28      	ldr	r3, [pc, #160]	; (80047d8 <SetupGPRS+0x100>)
 8004736:	0010      	movs	r0, r2
 8004738:	0019      	movs	r1, r3
 800473a:	230a      	movs	r3, #10
 800473c:	001a      	movs	r2, r3
 800473e:	f00e fe35 	bl	80133ac <memcpy>
		SendGSMCode(GSMDataC);
 8004742:	4b23      	ldr	r3, [pc, #140]	; (80047d0 <SetupGPRS+0xf8>)
 8004744:	0018      	movs	r0, r3
 8004746:	f7fe ffdb 	bl	8003700 <SendGSMCode>
		gprsok = strlen(GetGSMReply(0, "", 0, "", "Error: AT+QICSGP=1 APN Setup", gpsto_dev, "OK"));
 800474a:	4b24      	ldr	r3, [pc, #144]	; (80047dc <SetupGPRS+0x104>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4824      	ldr	r0, [pc, #144]	; (80047e0 <SetupGPRS+0x108>)
 8004750:	4923      	ldr	r1, [pc, #140]	; (80047e0 <SetupGPRS+0x108>)
 8004752:	4a24      	ldr	r2, [pc, #144]	; (80047e4 <SetupGPRS+0x10c>)
 8004754:	9202      	str	r2, [sp, #8]
 8004756:	9301      	str	r3, [sp, #4]
 8004758:	4b23      	ldr	r3, [pc, #140]	; (80047e8 <SetupGPRS+0x110>)
 800475a:	9300      	str	r3, [sp, #0]
 800475c:	0003      	movs	r3, r0
 800475e:	2200      	movs	r2, #0
 8004760:	2000      	movs	r0, #0
 8004762:	f7ff f937 	bl	80039d4 <GetGSMReply>
 8004766:	0003      	movs	r3, r0
 8004768:	0018      	movs	r0, r3
 800476a:	f7fb fccd 	bl	8000108 <strlen>
 800476e:	0003      	movs	r3, r0
 8004770:	001a      	movs	r2, r3
 8004772:	4b16      	ldr	r3, [pc, #88]	; (80047cc <SetupGPRS+0xf4>)
 8004774:	601a      	str	r2, [r3, #0]

		// gprsok=strlen(GetGSMReply(0,"OK",0,"","Error: AT+CGACT=0,1 GPRS Setup",10));
		if (gprsok > 0)
 8004776:	4b15      	ldr	r3, [pc, #84]	; (80047cc <SetupGPRS+0xf4>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2b00      	cmp	r3, #0
 800477c:	dd1b      	ble.n	80047b6 <SetupGPRS+0xde>
		{
			// gprsok=0;
			// HAL_Delay(4000);

			SendGSMCode(" AT+QIMODE=0");
 800477e:	4b1b      	ldr	r3, [pc, #108]	; (80047ec <SetupGPRS+0x114>)
 8004780:	0018      	movs	r0, r3
 8004782:	f7fe ffbd 	bl	8003700 <SendGSMCode>
			gprsok = strlen(GetGSMReply(0, "", 0, "", "Error: QIMODE non transperent mode", gpsto_dev, "OK"));
 8004786:	4b15      	ldr	r3, [pc, #84]	; (80047dc <SetupGPRS+0x104>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4815      	ldr	r0, [pc, #84]	; (80047e0 <SetupGPRS+0x108>)
 800478c:	4914      	ldr	r1, [pc, #80]	; (80047e0 <SetupGPRS+0x108>)
 800478e:	4a15      	ldr	r2, [pc, #84]	; (80047e4 <SetupGPRS+0x10c>)
 8004790:	9202      	str	r2, [sp, #8]
 8004792:	9301      	str	r3, [sp, #4]
 8004794:	4b16      	ldr	r3, [pc, #88]	; (80047f0 <SetupGPRS+0x118>)
 8004796:	9300      	str	r3, [sp, #0]
 8004798:	0003      	movs	r3, r0
 800479a:	2200      	movs	r2, #0
 800479c:	2000      	movs	r0, #0
 800479e:	f7ff f919 	bl	80039d4 <GetGSMReply>
 80047a2:	0003      	movs	r3, r0
 80047a4:	0018      	movs	r0, r3
 80047a6:	f7fb fcaf 	bl	8000108 <strlen>
 80047aa:	0003      	movs	r3, r0
 80047ac:	001a      	movs	r2, r3
 80047ae:	4b07      	ldr	r3, [pc, #28]	; (80047cc <SetupGPRS+0xf4>)
 80047b0:	601a      	str	r2, [r3, #0]
			// SendGSMCode(" AT+CGATT=0");
			// gprsok=strlen(GetGSMReply(0,"OK",0,"","Error: AT+CGATT=1 GPRS Setup",100));

			// SendGSMCode(" AT+CGATT=1");
			// gprsok=strlen(GetGSMReply(0,"OK",0,"","Error: AT+CGATT=1 GPRS Setup",200));
			if (gprsok > 0)
 80047b2:	4b06      	ldr	r3, [pc, #24]	; (80047cc <SetupGPRS+0xf4>)
 80047b4:	681b      	ldr	r3, [r3, #0]
	while ((ck > 0) && (gprsok < 1))
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	dd03      	ble.n	80047c4 <SetupGPRS+0xec>
 80047bc:	4b03      	ldr	r3, [pc, #12]	; (80047cc <SetupGPRS+0xf4>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	dd93      	ble.n	80046ec <SetupGPRS+0x14>
					// HAL_Delay(1000);
				}
			}
		}
	}
}
 80047c4:	46c0      	nop			; (mov r8, r8)
 80047c6:	46bd      	mov	sp, r7
 80047c8:	b005      	add	sp, #20
 80047ca:	bd90      	pop	{r4, r7, pc}
 80047cc:	20001670 	.word	0x20001670
 80047d0:	200013b4 	.word	0x200013b4
 80047d4:	08017390 	.word	0x08017390
 80047d8:	080173a0 	.word	0x080173a0
 80047dc:	20000014 	.word	0x20000014
 80047e0:	08016dbc 	.word	0x08016dbc
 80047e4:	08016cbc 	.word	0x08016cbc
 80047e8:	080173ac 	.word	0x080173ac
 80047ec:	080173cc 	.word	0x080173cc
 80047f0:	080173dc 	.word	0x080173dc

080047f4 <ShiftGSMProfile>:

void ShiftGSMProfile()
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b086      	sub	sp, #24
 80047f8:	af04      	add	r7, sp, #16
	// RestartGSM();
	int ook;
	Debug_Tx("______________Begin_____________________________");
 80047fa:	4b8c      	ldr	r3, [pc, #560]	; (8004a2c <ShiftGSMProfile+0x238>)
 80047fc:	0018      	movs	r0, r3
 80047fe:	f003 fcf5 	bl	80081ec <Debug_Tx>

	// Debug_Tx("______________print operator_____________________________");
	// Debug_Tx(GSMSimOperator());

	// Debug_Tx("______________setup stk_____________________________");
	int ck = 10;
 8004802:	230a      	movs	r3, #10
 8004804:	603b      	str	r3, [r7, #0]
	ook = 0;
 8004806:	2300      	movs	r3, #0
 8004808:	607b      	str	r3, [r7, #4]
	while ((ck > 0) && (ook < 1))
 800480a:	e0d5      	b.n	80049b8 <ShiftGSMProfile+0x1c4>
	{
		HAL_Delay(3000);
 800480c:	4b88      	ldr	r3, [pc, #544]	; (8004a30 <ShiftGSMProfile+0x23c>)
 800480e:	0018      	movs	r0, r3
 8004810:	f004 faa0 	bl	8008d54 <HAL_Delay>
		ck = ck - 1;
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	3b01      	subs	r3, #1
 8004818:	603b      	str	r3, [r7, #0]
		SendGSMCode(" AT+QSTK=1");
 800481a:	4b86      	ldr	r3, [pc, #536]	; (8004a34 <ShiftGSMProfile+0x240>)
 800481c:	0018      	movs	r0, r3
 800481e:	f7fe ff6f 	bl	8003700 <SendGSMCode>
		ook = strlen(GetGSMReply(0, "", 0, "", "Error: AT+QSTK=1 Setup STK", gpsto_net, "OK"));
 8004822:	4b85      	ldr	r3, [pc, #532]	; (8004a38 <ShiftGSMProfile+0x244>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4885      	ldr	r0, [pc, #532]	; (8004a3c <ShiftGSMProfile+0x248>)
 8004828:	4984      	ldr	r1, [pc, #528]	; (8004a3c <ShiftGSMProfile+0x248>)
 800482a:	4a85      	ldr	r2, [pc, #532]	; (8004a40 <ShiftGSMProfile+0x24c>)
 800482c:	9202      	str	r2, [sp, #8]
 800482e:	9301      	str	r3, [sp, #4]
 8004830:	4b84      	ldr	r3, [pc, #528]	; (8004a44 <ShiftGSMProfile+0x250>)
 8004832:	9300      	str	r3, [sp, #0]
 8004834:	0003      	movs	r3, r0
 8004836:	2200      	movs	r2, #0
 8004838:	2000      	movs	r0, #0
 800483a:	f7ff f8cb 	bl	80039d4 <GetGSMReply>
 800483e:	0003      	movs	r3, r0
 8004840:	0018      	movs	r0, r3
 8004842:	f7fb fc61 	bl	8000108 <strlen>
 8004846:	0003      	movs	r3, r0
 8004848:	607b      	str	r3, [r7, #4]
		if (ook > 0)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2b00      	cmp	r3, #0
 800484e:	dc00      	bgt.n	8004852 <ShiftGSMProfile+0x5e>
 8004850:	e0b2      	b.n	80049b8 <ShiftGSMProfile+0x1c4>
		{
			Debug_Tx("______________Setup Menu_____________________________");
 8004852:	4b7d      	ldr	r3, [pc, #500]	; (8004a48 <ShiftGSMProfile+0x254>)
 8004854:	0018      	movs	r0, r3
 8004856:	f003 fcc9 	bl	80081ec <Debug_Tx>
			ook = 0;
 800485a:	2300      	movs	r3, #0
 800485c:	607b      	str	r3, [r7, #4]
			SendGSMCode(" AT+STKTR=\"810301250082028281830100\"");
 800485e:	4b7b      	ldr	r3, [pc, #492]	; (8004a4c <ShiftGSMProfile+0x258>)
 8004860:	0018      	movs	r0, r3
 8004862:	f7fe ff4d 	bl	8003700 <SendGSMCode>
			ook = strlen(GetGSMReply(0, "", 0, "", "Error: AT+STKTR= Setup Menue", gpsto_net, "OK"));
 8004866:	4b74      	ldr	r3, [pc, #464]	; (8004a38 <ShiftGSMProfile+0x244>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4874      	ldr	r0, [pc, #464]	; (8004a3c <ShiftGSMProfile+0x248>)
 800486c:	4973      	ldr	r1, [pc, #460]	; (8004a3c <ShiftGSMProfile+0x248>)
 800486e:	4a74      	ldr	r2, [pc, #464]	; (8004a40 <ShiftGSMProfile+0x24c>)
 8004870:	9202      	str	r2, [sp, #8]
 8004872:	9301      	str	r3, [sp, #4]
 8004874:	4b76      	ldr	r3, [pc, #472]	; (8004a50 <ShiftGSMProfile+0x25c>)
 8004876:	9300      	str	r3, [sp, #0]
 8004878:	0003      	movs	r3, r0
 800487a:	2200      	movs	r2, #0
 800487c:	2000      	movs	r0, #0
 800487e:	f7ff f8a9 	bl	80039d4 <GetGSMReply>
 8004882:	0003      	movs	r3, r0
 8004884:	0018      	movs	r0, r3
 8004886:	f7fb fc3f 	bl	8000108 <strlen>
 800488a:	0003      	movs	r3, r0
 800488c:	607b      	str	r3, [r7, #4]
			HAL_Delay(3000);
 800488e:	4b68      	ldr	r3, [pc, #416]	; (8004a30 <ShiftGSMProfile+0x23c>)
 8004890:	0018      	movs	r0, r3
 8004892:	f004 fa5f 	bl	8008d54 <HAL_Delay>
			if (ook > 0)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2b00      	cmp	r3, #0
 800489a:	dc00      	bgt.n	800489e <ShiftGSMProfile+0xaa>
 800489c:	e08c      	b.n	80049b8 <ShiftGSMProfile+0x1c4>
			{
				Debug_Tx("______________FOR PROFILE CONFIG_____________________________");
 800489e:	4b6d      	ldr	r3, [pc, #436]	; (8004a54 <ShiftGSMProfile+0x260>)
 80048a0:	0018      	movs	r0, r3
 80048a2:	f003 fca3 	bl	80081ec <Debug_Tx>
				ook = 0;
 80048a6:	2300      	movs	r3, #0
 80048a8:	607b      	str	r3, [r7, #4]
				SendGSMCode(" AT+STKENV=\"D30782020181900101\"");
 80048aa:	4b6b      	ldr	r3, [pc, #428]	; (8004a58 <ShiftGSMProfile+0x264>)
 80048ac:	0018      	movs	r0, r3
 80048ae:	f7fe ff27 	bl	8003700 <SendGSMCode>
				ook = strlen(GetGSMReply(0, "", 0, "", "Error: AT+STKENV= Profile COnfig", gpsto_net, "OK"));
 80048b2:	4b61      	ldr	r3, [pc, #388]	; (8004a38 <ShiftGSMProfile+0x244>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4861      	ldr	r0, [pc, #388]	; (8004a3c <ShiftGSMProfile+0x248>)
 80048b8:	4960      	ldr	r1, [pc, #384]	; (8004a3c <ShiftGSMProfile+0x248>)
 80048ba:	4a61      	ldr	r2, [pc, #388]	; (8004a40 <ShiftGSMProfile+0x24c>)
 80048bc:	9202      	str	r2, [sp, #8]
 80048be:	9301      	str	r3, [sp, #4]
 80048c0:	4b66      	ldr	r3, [pc, #408]	; (8004a5c <ShiftGSMProfile+0x268>)
 80048c2:	9300      	str	r3, [sp, #0]
 80048c4:	0003      	movs	r3, r0
 80048c6:	2200      	movs	r2, #0
 80048c8:	2000      	movs	r0, #0
 80048ca:	f7ff f883 	bl	80039d4 <GetGSMReply>
 80048ce:	0003      	movs	r3, r0
 80048d0:	0018      	movs	r0, r3
 80048d2:	f7fb fc19 	bl	8000108 <strlen>
 80048d6:	0003      	movs	r3, r0
 80048d8:	607b      	str	r3, [r7, #4]
				if (ook > 0)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	dd6b      	ble.n	80049b8 <ShiftGSMProfile+0x1c4>
				{

					if (GSMProf == 0)
 80048e0:	4b5f      	ldr	r3, [pc, #380]	; (8004a60 <ShiftGSMProfile+0x26c>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d121      	bne.n	800492c <ShiftGSMProfile+0x138>
					{
						Debug_Tx("_____________BSNL profile Selection_____________________________");
 80048e8:	4b5e      	ldr	r3, [pc, #376]	; (8004a64 <ShiftGSMProfile+0x270>)
 80048ea:	0018      	movs	r0, r3
 80048ec:	f003 fc7e 	bl	80081ec <Debug_Tx>
						ook = 0;
 80048f0:	2300      	movs	r3, #0
 80048f2:	607b      	str	r3, [r7, #4]
						SendGSMCode(" AT+STKTR=\"810301240082028281830100900102\"");
 80048f4:	4b5c      	ldr	r3, [pc, #368]	; (8004a68 <ShiftGSMProfile+0x274>)
 80048f6:	0018      	movs	r0, r3
 80048f8:	f7fe ff02 	bl	8003700 <SendGSMCode>
						ook = strlen(GetGSMReply(0, "", 0, "", "Error:  AT+STKTR=BSNL Config", gpsto_net, "OK"));
 80048fc:	4b4e      	ldr	r3, [pc, #312]	; (8004a38 <ShiftGSMProfile+0x244>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	484e      	ldr	r0, [pc, #312]	; (8004a3c <ShiftGSMProfile+0x248>)
 8004902:	494e      	ldr	r1, [pc, #312]	; (8004a3c <ShiftGSMProfile+0x248>)
 8004904:	4a4e      	ldr	r2, [pc, #312]	; (8004a40 <ShiftGSMProfile+0x24c>)
 8004906:	9202      	str	r2, [sp, #8]
 8004908:	9301      	str	r3, [sp, #4]
 800490a:	4b58      	ldr	r3, [pc, #352]	; (8004a6c <ShiftGSMProfile+0x278>)
 800490c:	9300      	str	r3, [sp, #0]
 800490e:	0003      	movs	r3, r0
 8004910:	2200      	movs	r2, #0
 8004912:	2000      	movs	r0, #0
 8004914:	f7ff f85e 	bl	80039d4 <GetGSMReply>
 8004918:	0003      	movs	r3, r0
 800491a:	0018      	movs	r0, r3
 800491c:	f7fb fbf4 	bl	8000108 <strlen>
 8004920:	0003      	movs	r3, r0
 8004922:	607b      	str	r3, [r7, #4]
						GSMProf = 1;
 8004924:	4b4e      	ldr	r3, [pc, #312]	; (8004a60 <ShiftGSMProfile+0x26c>)
 8004926:	2201      	movs	r2, #1
 8004928:	601a      	str	r2, [r3, #0]
 800492a:	e024      	b.n	8004976 <ShiftGSMProfile+0x182>
					}
					else if (GSMProf == 1)
 800492c:	4b4c      	ldr	r3, [pc, #304]	; (8004a60 <ShiftGSMProfile+0x26c>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d120      	bne.n	8004976 <ShiftGSMProfile+0x182>
					{
						Debug_Tx("_____________Airtel profile Selection_____________________________");
 8004934:	4b4e      	ldr	r3, [pc, #312]	; (8004a70 <ShiftGSMProfile+0x27c>)
 8004936:	0018      	movs	r0, r3
 8004938:	f003 fc58 	bl	80081ec <Debug_Tx>

						ook = 0;
 800493c:	2300      	movs	r3, #0
 800493e:	607b      	str	r3, [r7, #4]
						SendGSMCode(" AT+STKTR=\"810301240082028281830100900101\"");
 8004940:	4b4c      	ldr	r3, [pc, #304]	; (8004a74 <ShiftGSMProfile+0x280>)
 8004942:	0018      	movs	r0, r3
 8004944:	f7fe fedc 	bl	8003700 <SendGSMCode>
						ook = strlen(GetGSMReply(0, "", 0, "", "Error:  AT+STKTR=AIRTEL Config", gpsto_net, "OK"));
 8004948:	4b3b      	ldr	r3, [pc, #236]	; (8004a38 <ShiftGSMProfile+0x244>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	483b      	ldr	r0, [pc, #236]	; (8004a3c <ShiftGSMProfile+0x248>)
 800494e:	493b      	ldr	r1, [pc, #236]	; (8004a3c <ShiftGSMProfile+0x248>)
 8004950:	4a3b      	ldr	r2, [pc, #236]	; (8004a40 <ShiftGSMProfile+0x24c>)
 8004952:	9202      	str	r2, [sp, #8]
 8004954:	9301      	str	r3, [sp, #4]
 8004956:	4b48      	ldr	r3, [pc, #288]	; (8004a78 <ShiftGSMProfile+0x284>)
 8004958:	9300      	str	r3, [sp, #0]
 800495a:	0003      	movs	r3, r0
 800495c:	2200      	movs	r2, #0
 800495e:	2000      	movs	r0, #0
 8004960:	f7ff f838 	bl	80039d4 <GetGSMReply>
 8004964:	0003      	movs	r3, r0
 8004966:	0018      	movs	r0, r3
 8004968:	f7fb fbce 	bl	8000108 <strlen>
 800496c:	0003      	movs	r3, r0
 800496e:	607b      	str	r3, [r7, #4]
						GSMProf = 0;
 8004970:	4b3b      	ldr	r3, [pc, #236]	; (8004a60 <ShiftGSMProfile+0x26c>)
 8004972:	2200      	movs	r2, #0
 8004974:	601a      	str	r2, [r3, #0]
					}
					if (ook > 0)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2b00      	cmp	r3, #0
 800497a:	dd1d      	ble.n	80049b8 <ShiftGSMProfile+0x1c4>
					{
						Debug_Tx("_____________Refresh_____________________________");
 800497c:	4b3f      	ldr	r3, [pc, #252]	; (8004a7c <ShiftGSMProfile+0x288>)
 800497e:	0018      	movs	r0, r3
 8004980:	f003 fc34 	bl	80081ec <Debug_Tx>
						ook = 0;
 8004984:	2300      	movs	r3, #0
 8004986:	607b      	str	r3, [r7, #4]
						SendGSMCode(" AT+STKTR=\"810301010482028281830100\"");
 8004988:	4b3d      	ldr	r3, [pc, #244]	; (8004a80 <ShiftGSMProfile+0x28c>)
 800498a:	0018      	movs	r0, r3
 800498c:	f7fe feb8 	bl	8003700 <SendGSMCode>
						ook = strlen(GetGSMReply(0, "", 0, "", "Error:  AT+STKTR Refresh", gpsto_net, "OK"));
 8004990:	4b29      	ldr	r3, [pc, #164]	; (8004a38 <ShiftGSMProfile+0x244>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4829      	ldr	r0, [pc, #164]	; (8004a3c <ShiftGSMProfile+0x248>)
 8004996:	4929      	ldr	r1, [pc, #164]	; (8004a3c <ShiftGSMProfile+0x248>)
 8004998:	4a29      	ldr	r2, [pc, #164]	; (8004a40 <ShiftGSMProfile+0x24c>)
 800499a:	9202      	str	r2, [sp, #8]
 800499c:	9301      	str	r3, [sp, #4]
 800499e:	4b39      	ldr	r3, [pc, #228]	; (8004a84 <ShiftGSMProfile+0x290>)
 80049a0:	9300      	str	r3, [sp, #0]
 80049a2:	0003      	movs	r3, r0
 80049a4:	2200      	movs	r2, #0
 80049a6:	2000      	movs	r0, #0
 80049a8:	f7ff f814 	bl	80039d4 <GetGSMReply>
 80049ac:	0003      	movs	r3, r0
 80049ae:	0018      	movs	r0, r3
 80049b0:	f7fb fbaa 	bl	8000108 <strlen>
 80049b4:	0003      	movs	r3, r0
 80049b6:	607b      	str	r3, [r7, #4]
	while ((ck > 0) && (ook < 1))
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	dd03      	ble.n	80049c6 <ShiftGSMProfile+0x1d2>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	dc00      	bgt.n	80049c6 <ShiftGSMProfile+0x1d2>
 80049c4:	e722      	b.n	800480c <ShiftGSMProfile+0x18>
				}
			}
		}
	}

	Debug_Tx("_____________Restart_____________________________");
 80049c6:	4b30      	ldr	r3, [pc, #192]	; (8004a88 <ShiftGSMProfile+0x294>)
 80049c8:	0018      	movs	r0, r3
 80049ca:	f003 fc0f 	bl	80081ec <Debug_Tx>

	ck = 2;
 80049ce:	2302      	movs	r3, #2
 80049d0:	603b      	str	r3, [r7, #0]
	ook = 0;
 80049d2:	2300      	movs	r3, #0
 80049d4:	607b      	str	r3, [r7, #4]
	while ((ck > 0) && (ook < 1))
 80049d6:	e01a      	b.n	8004a0e <ShiftGSMProfile+0x21a>
	{
		ck = ck - 1;
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	3b01      	subs	r3, #1
 80049dc:	603b      	str	r3, [r7, #0]
		SendGSMCode(" AT+QPOWD=1");
 80049de:	4b2b      	ldr	r3, [pc, #172]	; (8004a8c <ShiftGSMProfile+0x298>)
 80049e0:	0018      	movs	r0, r3
 80049e2:	f7fe fe8d 	bl	8003700 <SendGSMCode>
		ook = strlen(GetGSMReply(15, "", 0, "", "Error:  AT+QPOWD=1 Restart", gpsto_dev, "NORMAL POWER DOWN"));
 80049e6:	4b2a      	ldr	r3, [pc, #168]	; (8004a90 <ShiftGSMProfile+0x29c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4814      	ldr	r0, [pc, #80]	; (8004a3c <ShiftGSMProfile+0x248>)
 80049ec:	4913      	ldr	r1, [pc, #76]	; (8004a3c <ShiftGSMProfile+0x248>)
 80049ee:	4a29      	ldr	r2, [pc, #164]	; (8004a94 <ShiftGSMProfile+0x2a0>)
 80049f0:	9202      	str	r2, [sp, #8]
 80049f2:	9301      	str	r3, [sp, #4]
 80049f4:	4b28      	ldr	r3, [pc, #160]	; (8004a98 <ShiftGSMProfile+0x2a4>)
 80049f6:	9300      	str	r3, [sp, #0]
 80049f8:	0003      	movs	r3, r0
 80049fa:	2200      	movs	r2, #0
 80049fc:	200f      	movs	r0, #15
 80049fe:	f7fe ffe9 	bl	80039d4 <GetGSMReply>
 8004a02:	0003      	movs	r3, r0
 8004a04:	0018      	movs	r0, r3
 8004a06:	f7fb fb7f 	bl	8000108 <strlen>
 8004a0a:	0003      	movs	r3, r0
 8004a0c:	607b      	str	r3, [r7, #4]
	while ((ck > 0) && (ook < 1))
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	dd02      	ble.n	8004a1a <ShiftGSMProfile+0x226>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	ddde      	ble.n	80049d8 <ShiftGSMProfile+0x1e4>
	}
	HAL_Delay(6000);
 8004a1a:	4b20      	ldr	r3, [pc, #128]	; (8004a9c <ShiftGSMProfile+0x2a8>)
 8004a1c:	0018      	movs	r0, r3
 8004a1e:	f004 f999 	bl	8008d54 <HAL_Delay>
	if (ook > 0)
	{
	}

	// HAL_Delay(5000);
}
 8004a22:	46c0      	nop			; (mov r8, r8)
 8004a24:	46bd      	mov	sp, r7
 8004a26:	b002      	add	sp, #8
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	46c0      	nop			; (mov r8, r8)
 8004a2c:	08017400 	.word	0x08017400
 8004a30:	00000bb8 	.word	0x00000bb8
 8004a34:	08017434 	.word	0x08017434
 8004a38:	20000010 	.word	0x20000010
 8004a3c:	08016dbc 	.word	0x08016dbc
 8004a40:	08016cbc 	.word	0x08016cbc
 8004a44:	08017440 	.word	0x08017440
 8004a48:	0801745c 	.word	0x0801745c
 8004a4c:	08017494 	.word	0x08017494
 8004a50:	080174bc 	.word	0x080174bc
 8004a54:	080174dc 	.word	0x080174dc
 8004a58:	0801751c 	.word	0x0801751c
 8004a5c:	0801753c 	.word	0x0801753c
 8004a60:	20000018 	.word	0x20000018
 8004a64:	08017560 	.word	0x08017560
 8004a68:	080175a4 	.word	0x080175a4
 8004a6c:	080175d0 	.word	0x080175d0
 8004a70:	080175f0 	.word	0x080175f0
 8004a74:	08017634 	.word	0x08017634
 8004a78:	08017660 	.word	0x08017660
 8004a7c:	08017680 	.word	0x08017680
 8004a80:	080176b4 	.word	0x080176b4
 8004a84:	080176dc 	.word	0x080176dc
 8004a88:	080176f8 	.word	0x080176f8
 8004a8c:	0801772c 	.word	0x0801772c
 8004a90:	20000014 	.word	0x20000014
 8004a94:	08017738 	.word	0x08017738
 8004a98:	0801774c 	.word	0x0801774c
 8004a9c:	00001770 	.word	0x00001770

08004aa0 <InitGSM>:

void InitGSM()
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b086      	sub	sp, #24
 8004aa4:	af04      	add	r7, sp, #16
	// RestartGSM();
	HAL_Delay(5000);
 8004aa6:	4bd0      	ldr	r3, [pc, #832]	; (8004de8 <InitGSM+0x348>)
 8004aa8:	0018      	movs	r0, r3
 8004aaa:	f004 f953 	bl	8008d54 <HAL_Delay>

	int i = 0;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	607b      	str	r3, [r7, #4]
	int ck = 10;
 8004ab2:	230a      	movs	r3, #10
 8004ab4:	603b      	str	r3, [r7, #0]
	// SendGSMCode(" AT+QPOWD=1");
	// i=strlen(GetGSMReply(0,"NORMAL POWER DOWN",0,"","Error:  AT+QPOWD=1 Restart",20));

	// HAL_Delay(10000);
	ck = 2;
 8004ab6:	2302      	movs	r3, #2
 8004ab8:	603b      	str	r3, [r7, #0]
	i = 0;
 8004aba:	2300      	movs	r3, #0
 8004abc:	607b      	str	r3, [r7, #4]
	while ((ck > 0) && (i < 1))
 8004abe:	e01a      	b.n	8004af6 <InitGSM+0x56>
	{
		ck = ck - 1;
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	603b      	str	r3, [r7, #0]
		SendGSMCode(" ATE0");
 8004ac6:	4bc9      	ldr	r3, [pc, #804]	; (8004dec <InitGSM+0x34c>)
 8004ac8:	0018      	movs	r0, r3
 8004aca:	f7fe fe19 	bl	8003700 <SendGSMCode>
		i = strlen(GetGSMReply(15, "", 0, "", "Error: ATE no Resp", gpsto_dev, "OK"));
 8004ace:	4bc8      	ldr	r3, [pc, #800]	; (8004df0 <InitGSM+0x350>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	48c8      	ldr	r0, [pc, #800]	; (8004df4 <InitGSM+0x354>)
 8004ad4:	49c7      	ldr	r1, [pc, #796]	; (8004df4 <InitGSM+0x354>)
 8004ad6:	4ac8      	ldr	r2, [pc, #800]	; (8004df8 <InitGSM+0x358>)
 8004ad8:	9202      	str	r2, [sp, #8]
 8004ada:	9301      	str	r3, [sp, #4]
 8004adc:	4bc7      	ldr	r3, [pc, #796]	; (8004dfc <InitGSM+0x35c>)
 8004ade:	9300      	str	r3, [sp, #0]
 8004ae0:	0003      	movs	r3, r0
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	200f      	movs	r0, #15
 8004ae6:	f7fe ff75 	bl	80039d4 <GetGSMReply>
 8004aea:	0003      	movs	r3, r0
 8004aec:	0018      	movs	r0, r3
 8004aee:	f7fb fb0b 	bl	8000108 <strlen>
 8004af2:	0003      	movs	r3, r0
 8004af4:	607b      	str	r3, [r7, #4]
	while ((ck > 0) && (i < 1))
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	dd02      	ble.n	8004b02 <InitGSM+0x62>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	ddde      	ble.n	8004ac0 <InitGSM+0x20>
	}
	ck = 2;
 8004b02:	2302      	movs	r3, #2
 8004b04:	603b      	str	r3, [r7, #0]
	i = 0;
 8004b06:	2300      	movs	r3, #0
 8004b08:	607b      	str	r3, [r7, #4]
	while ((ck > 0) && (i < 1))
 8004b0a:	e01a      	b.n	8004b42 <InitGSM+0xa2>
	{
		ck = ck - 1;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	603b      	str	r3, [r7, #0]
		SendGSMCode(" AT");
 8004b12:	4bbb      	ldr	r3, [pc, #748]	; (8004e00 <InitGSM+0x360>)
 8004b14:	0018      	movs	r0, r3
 8004b16:	f7fe fdf3 	bl	8003700 <SendGSMCode>
		i = strlen(GetGSMReply(15, "", 0, "", "Error: AT no Resp", gpsto_dev, "OK"));
 8004b1a:	4bb5      	ldr	r3, [pc, #724]	; (8004df0 <InitGSM+0x350>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	48b5      	ldr	r0, [pc, #724]	; (8004df4 <InitGSM+0x354>)
 8004b20:	49b4      	ldr	r1, [pc, #720]	; (8004df4 <InitGSM+0x354>)
 8004b22:	4ab5      	ldr	r2, [pc, #724]	; (8004df8 <InitGSM+0x358>)
 8004b24:	9202      	str	r2, [sp, #8]
 8004b26:	9301      	str	r3, [sp, #4]
 8004b28:	4bb6      	ldr	r3, [pc, #728]	; (8004e04 <InitGSM+0x364>)
 8004b2a:	9300      	str	r3, [sp, #0]
 8004b2c:	0003      	movs	r3, r0
 8004b2e:	2200      	movs	r2, #0
 8004b30:	200f      	movs	r0, #15
 8004b32:	f7fe ff4f 	bl	80039d4 <GetGSMReply>
 8004b36:	0003      	movs	r3, r0
 8004b38:	0018      	movs	r0, r3
 8004b3a:	f7fb fae5 	bl	8000108 <strlen>
 8004b3e:	0003      	movs	r3, r0
 8004b40:	607b      	str	r3, [r7, #4]
	while ((ck > 0) && (i < 1))
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	dd02      	ble.n	8004b4e <InitGSM+0xae>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	ddde      	ble.n	8004b0c <InitGSM+0x6c>
	}

	HAL_Delay(2000);
 8004b4e:	23fa      	movs	r3, #250	; 0xfa
 8004b50:	00db      	lsls	r3, r3, #3
 8004b52:	0018      	movs	r0, r3
 8004b54:	f004 f8fe 	bl	8008d54 <HAL_Delay>
	ShiftGSMProfile();
 8004b58:	f7ff fe4c 	bl	80047f4 <ShiftGSMProfile>

	// HAL_Delay(5000);
	ck = 2;
 8004b5c:	2302      	movs	r3, #2
 8004b5e:	603b      	str	r3, [r7, #0]
	i = 0;
 8004b60:	2300      	movs	r3, #0
 8004b62:	607b      	str	r3, [r7, #4]
	while ((ck > 0) && (i < 1))
 8004b64:	e01a      	b.n	8004b9c <InitGSM+0xfc>
	{
		ck = ck - 1;
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	3b01      	subs	r3, #1
 8004b6a:	603b      	str	r3, [r7, #0]
		SendGSMCode(" ATE0");
 8004b6c:	4b9f      	ldr	r3, [pc, #636]	; (8004dec <InitGSM+0x34c>)
 8004b6e:	0018      	movs	r0, r3
 8004b70:	f7fe fdc6 	bl	8003700 <SendGSMCode>
		i = strlen(GetGSMReply(10, "", 0, "", "Error: ATe no Resp", gpsto_dev, "OK"));
 8004b74:	4b9e      	ldr	r3, [pc, #632]	; (8004df0 <InitGSM+0x350>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	489e      	ldr	r0, [pc, #632]	; (8004df4 <InitGSM+0x354>)
 8004b7a:	499e      	ldr	r1, [pc, #632]	; (8004df4 <InitGSM+0x354>)
 8004b7c:	4a9e      	ldr	r2, [pc, #632]	; (8004df8 <InitGSM+0x358>)
 8004b7e:	9202      	str	r2, [sp, #8]
 8004b80:	9301      	str	r3, [sp, #4]
 8004b82:	4ba1      	ldr	r3, [pc, #644]	; (8004e08 <InitGSM+0x368>)
 8004b84:	9300      	str	r3, [sp, #0]
 8004b86:	0003      	movs	r3, r0
 8004b88:	2200      	movs	r2, #0
 8004b8a:	200a      	movs	r0, #10
 8004b8c:	f7fe ff22 	bl	80039d4 <GetGSMReply>
 8004b90:	0003      	movs	r3, r0
 8004b92:	0018      	movs	r0, r3
 8004b94:	f7fb fab8 	bl	8000108 <strlen>
 8004b98:	0003      	movs	r3, r0
 8004b9a:	607b      	str	r3, [r7, #4]
	while ((ck > 0) && (i < 1))
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	dd02      	ble.n	8004ba8 <InitGSM+0x108>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	ddde      	ble.n	8004b66 <InitGSM+0xc6>
	}
	ck = 2;
 8004ba8:	2302      	movs	r3, #2
 8004baa:	603b      	str	r3, [r7, #0]
	i = 0;
 8004bac:	2300      	movs	r3, #0
 8004bae:	607b      	str	r3, [r7, #4]
	while ((ck > 0) && (i < 1))
 8004bb0:	e01a      	b.n	8004be8 <InitGSM+0x148>
	{
		ck = ck - 1;
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	603b      	str	r3, [r7, #0]
		SendGSMCode(" AT");
 8004bb8:	4b91      	ldr	r3, [pc, #580]	; (8004e00 <InitGSM+0x360>)
 8004bba:	0018      	movs	r0, r3
 8004bbc:	f7fe fda0 	bl	8003700 <SendGSMCode>
		i = strlen(GetGSMReply(10, "", 0, "", "Error: AT no Resp", gpsto_dev, "OK"));
 8004bc0:	4b8b      	ldr	r3, [pc, #556]	; (8004df0 <InitGSM+0x350>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	488b      	ldr	r0, [pc, #556]	; (8004df4 <InitGSM+0x354>)
 8004bc6:	498b      	ldr	r1, [pc, #556]	; (8004df4 <InitGSM+0x354>)
 8004bc8:	4a8b      	ldr	r2, [pc, #556]	; (8004df8 <InitGSM+0x358>)
 8004bca:	9202      	str	r2, [sp, #8]
 8004bcc:	9301      	str	r3, [sp, #4]
 8004bce:	4b8d      	ldr	r3, [pc, #564]	; (8004e04 <InitGSM+0x364>)
 8004bd0:	9300      	str	r3, [sp, #0]
 8004bd2:	0003      	movs	r3, r0
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	200a      	movs	r0, #10
 8004bd8:	f7fe fefc 	bl	80039d4 <GetGSMReply>
 8004bdc:	0003      	movs	r3, r0
 8004bde:	0018      	movs	r0, r3
 8004be0:	f7fb fa92 	bl	8000108 <strlen>
 8004be4:	0003      	movs	r3, r0
 8004be6:	607b      	str	r3, [r7, #4]
	while ((ck > 0) && (i < 1))
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	dd02      	ble.n	8004bf4 <InitGSM+0x154>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	ddde      	ble.n	8004bb2 <InitGSM+0x112>
	// SendGSMCode(" AT+CRES");
	// SendGSMCode(" AT+COLP=1"); //Connected Line Identification Presentation
	// i=strlen(GetGSMReply(0,"OK",0,"","Error: AT+COLP=1 Connected  Line Identification ",10));
	// SendGSMCode(" AT+CSCA=\"+919810051914\",145");	//+CSCA: "+919810051914",145 //+919818023015

	ck = 10;
 8004bf4:	230a      	movs	r3, #10
 8004bf6:	603b      	str	r3, [r7, #0]
	i = 0;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	607b      	str	r3, [r7, #4]
	while ((ck > 0) && (i < 1))
 8004bfc:	e0e8      	b.n	8004dd0 <InitGSM+0x330>
	{
		ck = ck - 1;
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	3b01      	subs	r3, #1
 8004c02:	603b      	str	r3, [r7, #0]
		SendGSMCode(" AT+IFC=1,1"); // Set TE-TA Control Character Framing
 8004c04:	4b81      	ldr	r3, [pc, #516]	; (8004e0c <InitGSM+0x36c>)
 8004c06:	0018      	movs	r0, r3
 8004c08:	f7fe fd7a 	bl	8003700 <SendGSMCode>
		i = strlen(GetGSMReply(5, "", 0, "", "Error: AT+IFC=1,1 Software Flow COntrol", gpsto_dev, "OK"));
 8004c0c:	4b78      	ldr	r3, [pc, #480]	; (8004df0 <InitGSM+0x350>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4878      	ldr	r0, [pc, #480]	; (8004df4 <InitGSM+0x354>)
 8004c12:	4978      	ldr	r1, [pc, #480]	; (8004df4 <InitGSM+0x354>)
 8004c14:	4a78      	ldr	r2, [pc, #480]	; (8004df8 <InitGSM+0x358>)
 8004c16:	9202      	str	r2, [sp, #8]
 8004c18:	9301      	str	r3, [sp, #4]
 8004c1a:	4b7d      	ldr	r3, [pc, #500]	; (8004e10 <InitGSM+0x370>)
 8004c1c:	9300      	str	r3, [sp, #0]
 8004c1e:	0003      	movs	r3, r0
 8004c20:	2200      	movs	r2, #0
 8004c22:	2005      	movs	r0, #5
 8004c24:	f7fe fed6 	bl	80039d4 <GetGSMReply>
 8004c28:	0003      	movs	r3, r0
 8004c2a:	0018      	movs	r0, r3
 8004c2c:	f7fb fa6c 	bl	8000108 <strlen>
 8004c30:	0003      	movs	r3, r0
 8004c32:	607b      	str	r3, [r7, #4]
		// i=strlen(GetGSMReply(0,"OK",0,"","Error: AT+IFC=1,1 Software Flow COntrol",50));
		HAL_Delay(1000);
 8004c34:	23fa      	movs	r3, #250	; 0xfa
 8004c36:	009b      	lsls	r3, r3, #2
 8004c38:	0018      	movs	r0, r3
 8004c3a:	f004 f88b 	bl	8008d54 <HAL_Delay>
		if (i > 0)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	dc00      	bgt.n	8004c46 <InitGSM+0x1a6>
 8004c44:	e0c4      	b.n	8004dd0 <InitGSM+0x330>
		{
			SendGSMCode(" AT+CFUN=1"); // Select sms format
 8004c46:	4b73      	ldr	r3, [pc, #460]	; (8004e14 <InitGSM+0x374>)
 8004c48:	0018      	movs	r0, r3
 8004c4a:	f7fe fd59 	bl	8003700 <SendGSMCode>
			i = strlen(GetGSMReply(0, "", 0, "", "Error: AT+CFUN=1 set gsm full function", gpsto_dev, "OK"));
 8004c4e:	4b68      	ldr	r3, [pc, #416]	; (8004df0 <InitGSM+0x350>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4868      	ldr	r0, [pc, #416]	; (8004df4 <InitGSM+0x354>)
 8004c54:	4967      	ldr	r1, [pc, #412]	; (8004df4 <InitGSM+0x354>)
 8004c56:	4a68      	ldr	r2, [pc, #416]	; (8004df8 <InitGSM+0x358>)
 8004c58:	9202      	str	r2, [sp, #8]
 8004c5a:	9301      	str	r3, [sp, #4]
 8004c5c:	4b6e      	ldr	r3, [pc, #440]	; (8004e18 <InitGSM+0x378>)
 8004c5e:	9300      	str	r3, [sp, #0]
 8004c60:	0003      	movs	r3, r0
 8004c62:	2200      	movs	r2, #0
 8004c64:	2000      	movs	r0, #0
 8004c66:	f7fe feb5 	bl	80039d4 <GetGSMReply>
 8004c6a:	0003      	movs	r3, r0
 8004c6c:	0018      	movs	r0, r3
 8004c6e:	f7fb fa4b 	bl	8000108 <strlen>
 8004c72:	0003      	movs	r3, r0
 8004c74:	607b      	str	r3, [r7, #4]

			if (i > 0)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	dc00      	bgt.n	8004c7e <InitGSM+0x1de>
 8004c7c:	e0a8      	b.n	8004dd0 <InitGSM+0x330>
			{
				SendGSMCode(" AT+CMGF=1"); // Select sms format
 8004c7e:	4b67      	ldr	r3, [pc, #412]	; (8004e1c <InitGSM+0x37c>)
 8004c80:	0018      	movs	r0, r3
 8004c82:	f7fe fd3d 	bl	8003700 <SendGSMCode>
				i = strlen(GetGSMReply(0, "", 0, "", "Error: AT+CMGF=1 SMS Mode", gpsto_dev, "OK"));
 8004c86:	4b5a      	ldr	r3, [pc, #360]	; (8004df0 <InitGSM+0x350>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	485a      	ldr	r0, [pc, #360]	; (8004df4 <InitGSM+0x354>)
 8004c8c:	4959      	ldr	r1, [pc, #356]	; (8004df4 <InitGSM+0x354>)
 8004c8e:	4a5a      	ldr	r2, [pc, #360]	; (8004df8 <InitGSM+0x358>)
 8004c90:	9202      	str	r2, [sp, #8]
 8004c92:	9301      	str	r3, [sp, #4]
 8004c94:	4b62      	ldr	r3, [pc, #392]	; (8004e20 <InitGSM+0x380>)
 8004c96:	9300      	str	r3, [sp, #0]
 8004c98:	0003      	movs	r3, r0
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	2000      	movs	r0, #0
 8004c9e:	f7fe fe99 	bl	80039d4 <GetGSMReply>
 8004ca2:	0003      	movs	r3, r0
 8004ca4:	0018      	movs	r0, r3
 8004ca6:	f7fb fa2f 	bl	8000108 <strlen>
 8004caa:	0003      	movs	r3, r0
 8004cac:	607b      	str	r3, [r7, #4]

				if (i > 0)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	dc00      	bgt.n	8004cb6 <InitGSM+0x216>
 8004cb4:	e08c      	b.n	8004dd0 <InitGSM+0x330>
				{
					SendGSMCode(" AT+CLIP=1"); // Calling Line Identification Presantation
 8004cb6:	4b5b      	ldr	r3, [pc, #364]	; (8004e24 <InitGSM+0x384>)
 8004cb8:	0018      	movs	r0, r3
 8004cba:	f7fe fd21 	bl	8003700 <SendGSMCode>
					i = strlen(GetGSMReply(0, "", 0, "", "Error: AT+CLIP=1 Calling Line Identification", gpsto_dev, "OK"));
 8004cbe:	4b4c      	ldr	r3, [pc, #304]	; (8004df0 <InitGSM+0x350>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	484c      	ldr	r0, [pc, #304]	; (8004df4 <InitGSM+0x354>)
 8004cc4:	494b      	ldr	r1, [pc, #300]	; (8004df4 <InitGSM+0x354>)
 8004cc6:	4a4c      	ldr	r2, [pc, #304]	; (8004df8 <InitGSM+0x358>)
 8004cc8:	9202      	str	r2, [sp, #8]
 8004cca:	9301      	str	r3, [sp, #4]
 8004ccc:	4b56      	ldr	r3, [pc, #344]	; (8004e28 <InitGSM+0x388>)
 8004cce:	9300      	str	r3, [sp, #0]
 8004cd0:	0003      	movs	r3, r0
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	2000      	movs	r0, #0
 8004cd6:	f7fe fe7d 	bl	80039d4 <GetGSMReply>
 8004cda:	0003      	movs	r3, r0
 8004cdc:	0018      	movs	r0, r3
 8004cde:	f7fb fa13 	bl	8000108 <strlen>
 8004ce2:	0003      	movs	r3, r0
 8004ce4:	607b      	str	r3, [r7, #4]
					if (i > 0)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	dd71      	ble.n	8004dd0 <InitGSM+0x330>
					{
						SendGSMCode(" AT+CSCS=\"GSM\""); // Select TE Character Set
 8004cec:	4b4f      	ldr	r3, [pc, #316]	; (8004e2c <InitGSM+0x38c>)
 8004cee:	0018      	movs	r0, r3
 8004cf0:	f7fe fd06 	bl	8003700 <SendGSMCode>
						i = strlen(GetGSMReply(0, "", 0, "", "Error: AT+CSCS=\"GSM\"  SMS TE charecter set ", gpsto_dev, "OK"));
 8004cf4:	4b3e      	ldr	r3, [pc, #248]	; (8004df0 <InitGSM+0x350>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	483e      	ldr	r0, [pc, #248]	; (8004df4 <InitGSM+0x354>)
 8004cfa:	493e      	ldr	r1, [pc, #248]	; (8004df4 <InitGSM+0x354>)
 8004cfc:	4a3e      	ldr	r2, [pc, #248]	; (8004df8 <InitGSM+0x358>)
 8004cfe:	9202      	str	r2, [sp, #8]
 8004d00:	9301      	str	r3, [sp, #4]
 8004d02:	4b4b      	ldr	r3, [pc, #300]	; (8004e30 <InitGSM+0x390>)
 8004d04:	9300      	str	r3, [sp, #0]
 8004d06:	0003      	movs	r3, r0
 8004d08:	2200      	movs	r2, #0
 8004d0a:	2000      	movs	r0, #0
 8004d0c:	f7fe fe62 	bl	80039d4 <GetGSMReply>
 8004d10:	0003      	movs	r3, r0
 8004d12:	0018      	movs	r0, r3
 8004d14:	f7fb f9f8 	bl	8000108 <strlen>
 8004d18:	0003      	movs	r3, r0
 8004d1a:	607b      	str	r3, [r7, #4]
						if (i > 0)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	dd56      	ble.n	8004dd0 <InitGSM+0x330>
						{
							HAL_Delay(3000);
 8004d22:	4b44      	ldr	r3, [pc, #272]	; (8004e34 <InitGSM+0x394>)
 8004d24:	0018      	movs	r0, r3
 8004d26:	f004 f815 	bl	8008d54 <HAL_Delay>
							// SendGSMCode(" AT+CSMP=17,167,0,16");
							// i=strlen(GetGSMReply(0,"OK",0,"","Error: AT+CSMP=17,167,0,16  SMS Text mode parameter ",10));
							if (i > 0)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	dd4f      	ble.n	8004dd0 <InitGSM+0x330>
							{
								SendGSMCode(" AT+QENG=1,4");
 8004d30:	4b41      	ldr	r3, [pc, #260]	; (8004e38 <InitGSM+0x398>)
 8004d32:	0018      	movs	r0, r3
 8004d34:	f7fe fce4 	bl	8003700 <SendGSMCode>
								i = strlen(GetGSMReply(0, "", 0, "", "Error: QENG=1,4 set eng mode for info ", gpsto_dev, "OK"));
 8004d38:	4b2d      	ldr	r3, [pc, #180]	; (8004df0 <InitGSM+0x350>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	482d      	ldr	r0, [pc, #180]	; (8004df4 <InitGSM+0x354>)
 8004d3e:	492d      	ldr	r1, [pc, #180]	; (8004df4 <InitGSM+0x354>)
 8004d40:	4a2d      	ldr	r2, [pc, #180]	; (8004df8 <InitGSM+0x358>)
 8004d42:	9202      	str	r2, [sp, #8]
 8004d44:	9301      	str	r3, [sp, #4]
 8004d46:	4b3d      	ldr	r3, [pc, #244]	; (8004e3c <InitGSM+0x39c>)
 8004d48:	9300      	str	r3, [sp, #0]
 8004d4a:	0003      	movs	r3, r0
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	2000      	movs	r0, #0
 8004d50:	f7fe fe40 	bl	80039d4 <GetGSMReply>
 8004d54:	0003      	movs	r3, r0
 8004d56:	0018      	movs	r0, r3
 8004d58:	f7fb f9d6 	bl	8000108 <strlen>
 8004d5c:	0003      	movs	r3, r0
 8004d5e:	607b      	str	r3, [r7, #4]

								if (i > 0)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	dd34      	ble.n	8004dd0 <InitGSM+0x330>
								{

									HAL_Delay(1000);
 8004d66:	23fa      	movs	r3, #250	; 0xfa
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	0018      	movs	r0, r3
 8004d6c:	f003 fff2 	bl	8008d54 <HAL_Delay>
									if (GSMProf == 0)
 8004d70:	4b33      	ldr	r3, [pc, #204]	; (8004e40 <InitGSM+0x3a0>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d108      	bne.n	8004d8a <InitGSM+0x2ea>
									{
										Debug_Tx("_____________AIRTEL APN SET_____________________________");
 8004d78:	4b32      	ldr	r3, [pc, #200]	; (8004e44 <InitGSM+0x3a4>)
 8004d7a:	0018      	movs	r0, r3
 8004d7c:	f003 fa36 	bl	80081ec <Debug_Tx>
										SetupGPRS("taisysnet"); // taisysnet");
 8004d80:	4b31      	ldr	r3, [pc, #196]	; (8004e48 <InitGSM+0x3a8>)
 8004d82:	0018      	movs	r0, r3
 8004d84:	f7ff fca8 	bl	80046d8 <SetupGPRS>
 8004d88:	e00b      	b.n	8004da2 <InitGSM+0x302>
									}
									else if (GSMProf == 1)
 8004d8a:	4b2d      	ldr	r3, [pc, #180]	; (8004e40 <InitGSM+0x3a0>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2b01      	cmp	r3, #1
 8004d90:	d107      	bne.n	8004da2 <InitGSM+0x302>
									{
										Debug_Tx("_____________BSNL APN SET_____________________________");
 8004d92:	4b2e      	ldr	r3, [pc, #184]	; (8004e4c <InitGSM+0x3ac>)
 8004d94:	0018      	movs	r0, r3
 8004d96:	f003 fa29 	bl	80081ec <Debug_Tx>
										SetupGPRS("bsnlnet"); // taisysnet");
 8004d9a:	4b2d      	ldr	r3, [pc, #180]	; (8004e50 <InitGSM+0x3b0>)
 8004d9c:	0018      	movs	r0, r3
 8004d9e:	f7ff fc9b 	bl	80046d8 <SetupGPRS>
									}
									HAL_Delay(1000);
 8004da2:	23fa      	movs	r3, #250	; 0xfa
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	0018      	movs	r0, r3
 8004da8:	f003 ffd4 	bl	8008d54 <HAL_Delay>

									Debug_Tx("_____________Operator again_____________________________");
 8004dac:	4b29      	ldr	r3, [pc, #164]	; (8004e54 <InitGSM+0x3b4>)
 8004dae:	0018      	movs	r0, r3
 8004db0:	f003 fa1c 	bl	80081ec <Debug_Tx>
									// Debug_Tx(GSMSimOperator());
									HAL_Delay(1000);
 8004db4:	23fa      	movs	r3, #250	; 0xfa
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	0018      	movs	r0, r3
 8004dba:	f003 ffcb 	bl	8008d54 <HAL_Delay>
									SetTCPMux();
 8004dbe:	f7ff fc15 	bl	80045ec <SetTCPMux>
									HAL_Delay(1000);
 8004dc2:	23fa      	movs	r3, #250	; 0xfa
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	0018      	movs	r0, r3
 8004dc8:	f003 ffc4 	bl	8008d54 <HAL_Delay>
									SetTCPMux();
 8004dcc:	f7ff fc0e 	bl	80045ec <SetTCPMux>
	while ((ck > 0) && (i < 1))
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	dd03      	ble.n	8004dde <InitGSM+0x33e>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	dc00      	bgt.n	8004dde <InitGSM+0x33e>
 8004ddc:	e70f      	b.n	8004bfe <InitGSM+0x15e>
					}
				}
			}
		}
	}
}
 8004dde:	46c0      	nop			; (mov r8, r8)
 8004de0:	46bd      	mov	sp, r7
 8004de2:	b002      	add	sp, #8
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	46c0      	nop			; (mov r8, r8)
 8004de8:	00001388 	.word	0x00001388
 8004dec:	08017768 	.word	0x08017768
 8004df0:	20000014 	.word	0x20000014
 8004df4:	08016dbc 	.word	0x08016dbc
 8004df8:	08016cbc 	.word	0x08016cbc
 8004dfc:	08017770 	.word	0x08017770
 8004e00:	08016c10 	.word	0x08016c10
 8004e04:	08017784 	.word	0x08017784
 8004e08:	08017798 	.word	0x08017798
 8004e0c:	080177ac 	.word	0x080177ac
 8004e10:	080177b8 	.word	0x080177b8
 8004e14:	080177e0 	.word	0x080177e0
 8004e18:	080177ec 	.word	0x080177ec
 8004e1c:	08017814 	.word	0x08017814
 8004e20:	08017820 	.word	0x08017820
 8004e24:	0801783c 	.word	0x0801783c
 8004e28:	08017848 	.word	0x08017848
 8004e2c:	08017878 	.word	0x08017878
 8004e30:	08017888 	.word	0x08017888
 8004e34:	00000bb8 	.word	0x00000bb8
 8004e38:	080178b4 	.word	0x080178b4
 8004e3c:	080178c4 	.word	0x080178c4
 8004e40:	20000018 	.word	0x20000018
 8004e44:	080178ec 	.word	0x080178ec
 8004e48:	08017928 	.word	0x08017928
 8004e4c:	08017934 	.word	0x08017934
 8004e50:	0801796c 	.word	0x0801796c
 8004e54:	08017974 	.word	0x08017974

08004e58 <SPI_flash_sent_byte>:
uint8_t buffer_SPI_Recive[30];
//The data you want to receive

//This is the definition of an array

void SPI_flash_sent_byte(uint8_t data){
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	0002      	movs	r2, r0
 8004e60:	1dfb      	adds	r3, r7, #7
 8004e62:	701a      	strb	r2, [r3, #0]
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004e64:	23fa      	movs	r3, #250	; 0xfa
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	1df9      	adds	r1, r7, #7
 8004e6a:	4804      	ldr	r0, [pc, #16]	; (8004e7c <SPI_flash_sent_byte+0x24>)
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	f007 f991 	bl	800c194 <HAL_SPI_Transmit>
}
 8004e72:	46c0      	nop			; (mov r8, r8)
 8004e74:	46bd      	mov	sp, r7
 8004e76:	b002      	add	sp, #8
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	46c0      	nop			; (mov r8, r8)
 8004e7c:	2000065c 	.word	0x2000065c

08004e80 <SPI_flash_Write_Enable>:

void SPI_flash_Write_Enable() {
 8004e80:	b580      	push	{r7, lr}
 8004e82:	af00      	add	r7, sp, #0
    SPI_flash_cs_low;
 8004e84:	23a0      	movs	r3, #160	; 0xa0
 8004e86:	05db      	lsls	r3, r3, #23
 8004e88:	2200      	movs	r2, #0
 8004e8a:	2110      	movs	r1, #16
 8004e8c:	0018      	movs	r0, r3
 8004e8e:	f005 fbc0 	bl	800a612 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Write_Enable);
 8004e92:	2006      	movs	r0, #6
 8004e94:	f7ff ffe0 	bl	8004e58 <SPI_flash_sent_byte>
    SPI_flash_cs_high;
 8004e98:	23a0      	movs	r3, #160	; 0xa0
 8004e9a:	05db      	lsls	r3, r3, #23
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	2110      	movs	r1, #16
 8004ea0:	0018      	movs	r0, r3
 8004ea2:	f005 fbb6 	bl	800a612 <HAL_GPIO_WritePin>
}
 8004ea6:	46c0      	nop			; (mov r8, r8)
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <SPI_flash_Write_Disable>:

void SPI_flash_Write_Disable() {
 8004eac:	b580      	push	{r7, lr}
 8004eae:	af00      	add	r7, sp, #0
    SPI_flash_cs_low;
 8004eb0:	23a0      	movs	r3, #160	; 0xa0
 8004eb2:	05db      	lsls	r3, r3, #23
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	2110      	movs	r1, #16
 8004eb8:	0018      	movs	r0, r3
 8004eba:	f005 fbaa 	bl	800a612 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Write_Disable);
 8004ebe:	2004      	movs	r0, #4
 8004ec0:	f7ff ffca 	bl	8004e58 <SPI_flash_sent_byte>
    SPI_flash_cs_high;
 8004ec4:	23a0      	movs	r3, #160	; 0xa0
 8004ec6:	05db      	lsls	r3, r3, #23
 8004ec8:	2201      	movs	r2, #1
 8004eca:	2110      	movs	r1, #16
 8004ecc:	0018      	movs	r0, r3
 8004ece:	f005 fba0 	bl	800a612 <HAL_GPIO_WritePin>
}
 8004ed2:	46c0      	nop			; (mov r8, r8)
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <SPI_flash_sent_address>:

void SPI_flash_sent_address(uint8_t* Sent){
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b082      	sub	sp, #8
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
    HAL_SPI_Transmit(&hspi1, Sent, 3,1000);
 8004ee0:	23fa      	movs	r3, #250	; 0xfa
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	6879      	ldr	r1, [r7, #4]
 8004ee6:	4804      	ldr	r0, [pc, #16]	; (8004ef8 <SPI_flash_sent_address+0x20>)
 8004ee8:	2203      	movs	r2, #3
 8004eea:	f007 f953 	bl	800c194 <HAL_SPI_Transmit>
}
 8004eee:	46c0      	nop			; (mov r8, r8)
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	b002      	add	sp, #8
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	46c0      	nop			; (mov r8, r8)
 8004ef8:	2000065c 	.word	0x2000065c

08004efc <SPI_flash_TransmitReceive>:



void SPI_flash_TransmitReceive (uint8_t *data, uint16_t size){
 8004efc:	b590      	push	{r4, r7, lr}
 8004efe:	b085      	sub	sp, #20
 8004f00:	af02      	add	r7, sp, #8
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	000a      	movs	r2, r1
 8004f06:	1cbb      	adds	r3, r7, #2
 8004f08:	801a      	strh	r2, [r3, #0]
    HAL_SPI_TransmitReceive (&hspi1, data,data, size, 1000);
 8004f0a:	1cbb      	adds	r3, r7, #2
 8004f0c:	881c      	ldrh	r4, [r3, #0]
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	6879      	ldr	r1, [r7, #4]
 8004f12:	4805      	ldr	r0, [pc, #20]	; (8004f28 <SPI_flash_TransmitReceive+0x2c>)
 8004f14:	23fa      	movs	r3, #250	; 0xfa
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	9300      	str	r3, [sp, #0]
 8004f1a:	0023      	movs	r3, r4
 8004f1c:	f007 fa92 	bl	800c444 <HAL_SPI_TransmitReceive>
}
 8004f20:	46c0      	nop			; (mov r8, r8)
 8004f22:	46bd      	mov	sp, r7
 8004f24:	b003      	add	sp, #12
 8004f26:	bd90      	pop	{r4, r7, pc}
 8004f28:	2000065c 	.word	0x2000065c

08004f2c <SPI_flash_get_device_ID>:

void SPI_flash_get_device_ID( ) {
 8004f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f2e:	b0a1      	sub	sp, #132	; 0x84
 8004f30:	af04      	add	r7, sp, #16
    SPI_flash_cs_low;
 8004f32:	23a0      	movs	r3, #160	; 0xa0
 8004f34:	05db      	lsls	r3, r3, #23
 8004f36:	2200      	movs	r2, #0
 8004f38:	2110      	movs	r1, #16
 8004f3a:	0018      	movs	r0, r3
 8004f3c:	f005 fb69 	bl	800a612 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Manufacturer);//Manufacturer);
 8004f40:	2090      	movs	r0, #144	; 0x90
 8004f42:	f7ff ff89 	bl	8004e58 <SPI_flash_sent_byte>
    //SPI_flash_sent_address (address);
    uint8_t aa[10];
    aa[0]=0;
 8004f46:	2464      	movs	r4, #100	; 0x64
 8004f48:	193b      	adds	r3, r7, r4
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	701a      	strb	r2, [r3, #0]
    aa[1]=0;
 8004f4e:	193b      	adds	r3, r7, r4
 8004f50:	2200      	movs	r2, #0
 8004f52:	705a      	strb	r2, [r3, #1]
    aa[2]=0;
 8004f54:	193b      	adds	r3, r7, r4
 8004f56:	2200      	movs	r2, #0
 8004f58:	709a      	strb	r2, [r3, #2]
    aa[3]=0;
 8004f5a:	193b      	adds	r3, r7, r4
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	70da      	strb	r2, [r3, #3]
    aa[4]=0;
 8004f60:	193b      	adds	r3, r7, r4
 8004f62:	2200      	movs	r2, #0
 8004f64:	711a      	strb	r2, [r3, #4]
    aa[5]=0;
 8004f66:	193b      	adds	r3, r7, r4
 8004f68:	2200      	movs	r2, #0
 8004f6a:	715a      	strb	r2, [r3, #5]
    SPI_flash_sent_address (aa);
 8004f6c:	193b      	adds	r3, r7, r4
 8004f6e:	0018      	movs	r0, r3
 8004f70:	f7ff ffb2 	bl	8004ed8 <SPI_flash_sent_address>
    SPI_flash_TransmitReceive(aa, 2);
 8004f74:	193b      	adds	r3, r7, r4
 8004f76:	2102      	movs	r1, #2
 8004f78:	0018      	movs	r0, r3
 8004f7a:	f7ff ffbf 	bl	8004efc <SPI_flash_TransmitReceive>
    SPI_flash_cs_high;
 8004f7e:	23a0      	movs	r3, #160	; 0xa0
 8004f80:	05db      	lsls	r3, r3, #23
 8004f82:	2201      	movs	r2, #1
 8004f84:	2110      	movs	r1, #16
 8004f86:	0018      	movs	r0, r3
 8004f88:	f005 fb43 	bl	800a612 <HAL_GPIO_WritePin>
    char bufd[100];
    sprintf(bufd,"Manufacturer ID[90h]: 0x%X%X \r\n", aa[0],aa[1]);
 8004f8c:	193b      	adds	r3, r7, r4
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	001a      	movs	r2, r3
 8004f92:	193b      	adds	r3, r7, r4
 8004f94:	785b      	ldrb	r3, [r3, #1]
 8004f96:	494c      	ldr	r1, [pc, #304]	; (80050c8 <SPI_flash_get_device_ID+0x19c>)
 8004f98:	0038      	movs	r0, r7
 8004f9a:	f00d ffd3 	bl	8012f44 <siprintf>
    Debug_Tx((char*)bufd);
 8004f9e:	003b      	movs	r3, r7
 8004fa0:	0018      	movs	r0, r3
 8004fa2:	f003 f923 	bl	80081ec <Debug_Tx>

    SPI_flash_cs_low;
 8004fa6:	23a0      	movs	r3, #160	; 0xa0
 8004fa8:	05db      	lsls	r3, r3, #23
 8004faa:	2200      	movs	r2, #0
 8004fac:	2110      	movs	r1, #16
 8004fae:	0018      	movs	r0, r3
 8004fb0:	f005 fb2f 	bl	800a612 <HAL_GPIO_WritePin>
       SPI_flash_sent_byte(0x9F);//Manufacturer);
 8004fb4:	209f      	movs	r0, #159	; 0x9f
 8004fb6:	f7ff ff4f 	bl	8004e58 <SPI_flash_sent_byte>
       //SPI_flash_sent_address (address);
       //uint8_t aa[10];
       aa[0]=0;
 8004fba:	0025      	movs	r5, r4
 8004fbc:	197b      	adds	r3, r7, r5
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	701a      	strb	r2, [r3, #0]
       aa[1]=0;
 8004fc2:	197b      	adds	r3, r7, r5
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	705a      	strb	r2, [r3, #1]
       aa[2]=0;
 8004fc8:	197b      	adds	r3, r7, r5
 8004fca:	2200      	movs	r2, #0
 8004fcc:	709a      	strb	r2, [r3, #2]
       aa[3]=0;
 8004fce:	197b      	adds	r3, r7, r5
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	70da      	strb	r2, [r3, #3]
       aa[4]=0;
 8004fd4:	197b      	adds	r3, r7, r5
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	711a      	strb	r2, [r3, #4]
       aa[5]=0;
 8004fda:	197b      	adds	r3, r7, r5
 8004fdc:	2200      	movs	r2, #0
 8004fde:	715a      	strb	r2, [r3, #5]
      // SPI_flash_sent_address (aa);
       SPI_flash_TransmitReceive(aa, 3);
 8004fe0:	197b      	adds	r3, r7, r5
 8004fe2:	2103      	movs	r1, #3
 8004fe4:	0018      	movs	r0, r3
 8004fe6:	f7ff ff89 	bl	8004efc <SPI_flash_TransmitReceive>
       SPI_flash_cs_high;
 8004fea:	23a0      	movs	r3, #160	; 0xa0
 8004fec:	05db      	lsls	r3, r3, #23
 8004fee:	2201      	movs	r2, #1
 8004ff0:	2110      	movs	r1, #16
 8004ff2:	0018      	movs	r0, r3
 8004ff4:	f005 fb0d 	bl	800a612 <HAL_GPIO_WritePin>
       //char bufd[100];
       sprintf(bufd,"Device ID [9Fh]: 0x%X%X%X\r\n", aa[0],aa[1],aa[2]);
 8004ff8:	197b      	adds	r3, r7, r5
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	001a      	movs	r2, r3
 8004ffe:	197b      	adds	r3, r7, r5
 8005000:	785b      	ldrb	r3, [r3, #1]
 8005002:	001c      	movs	r4, r3
 8005004:	197b      	adds	r3, r7, r5
 8005006:	789b      	ldrb	r3, [r3, #2]
 8005008:	4930      	ldr	r1, [pc, #192]	; (80050cc <SPI_flash_get_device_ID+0x1a0>)
 800500a:	0038      	movs	r0, r7
 800500c:	9300      	str	r3, [sp, #0]
 800500e:	0023      	movs	r3, r4
 8005010:	f00d ff98 	bl	8012f44 <siprintf>
       Debug_Tx((char*)bufd);
 8005014:	003b      	movs	r3, r7
 8005016:	0018      	movs	r0, r3
 8005018:	f003 f8e8 	bl	80081ec <Debug_Tx>



       SPI_flash_cs_low;
 800501c:	23a0      	movs	r3, #160	; 0xa0
 800501e:	05db      	lsls	r3, r3, #23
 8005020:	2200      	movs	r2, #0
 8005022:	2110      	movs	r1, #16
 8005024:	0018      	movs	r0, r3
 8005026:	f005 faf4 	bl	800a612 <HAL_GPIO_WritePin>
       SPI_flash_sent_byte(0x4B);//Manufacturer);
 800502a:	204b      	movs	r0, #75	; 0x4b
 800502c:	f7ff ff14 	bl	8004e58 <SPI_flash_sent_byte>
       //SPI_flash_sent_address (address);
       //uint8_t aa[10];
       aa[0]=0;
 8005030:	0029      	movs	r1, r5
 8005032:	187b      	adds	r3, r7, r1
 8005034:	2200      	movs	r2, #0
 8005036:	701a      	strb	r2, [r3, #0]
       aa[1]=0;
 8005038:	187b      	adds	r3, r7, r1
 800503a:	2200      	movs	r2, #0
 800503c:	705a      	strb	r2, [r3, #1]
       aa[2]=0;
 800503e:	187b      	adds	r3, r7, r1
 8005040:	2200      	movs	r2, #0
 8005042:	709a      	strb	r2, [r3, #2]
       aa[3]=0;
 8005044:	187b      	adds	r3, r7, r1
 8005046:	2200      	movs	r2, #0
 8005048:	70da      	strb	r2, [r3, #3]
       aa[4]=0;
 800504a:	187b      	adds	r3, r7, r1
 800504c:	2200      	movs	r2, #0
 800504e:	711a      	strb	r2, [r3, #4]
       aa[5]=0;
 8005050:	187b      	adds	r3, r7, r1
 8005052:	2200      	movs	r2, #0
 8005054:	715a      	strb	r2, [r3, #5]
       //SPI_flash_sent_address (aa);
       HAL_SPI_Transmit(&hspi1, aa, 4,1000);
 8005056:	23fa      	movs	r3, #250	; 0xfa
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	000c      	movs	r4, r1
 800505c:	1939      	adds	r1, r7, r4
 800505e:	481c      	ldr	r0, [pc, #112]	; (80050d0 <SPI_flash_get_device_ID+0x1a4>)
 8005060:	2204      	movs	r2, #4
 8005062:	f007 f897 	bl	800c194 <HAL_SPI_Transmit>
       SPI_flash_TransmitReceive(aa, 6);
 8005066:	193b      	adds	r3, r7, r4
 8005068:	2106      	movs	r1, #6
 800506a:	0018      	movs	r0, r3
 800506c:	f7ff ff46 	bl	8004efc <SPI_flash_TransmitReceive>
       SPI_flash_cs_high;
 8005070:	23a0      	movs	r3, #160	; 0xa0
 8005072:	05db      	lsls	r3, r3, #23
 8005074:	2201      	movs	r2, #1
 8005076:	2110      	movs	r1, #16
 8005078:	0018      	movs	r0, r3
 800507a:	f005 faca 	bl	800a612 <HAL_GPIO_WritePin>
      // char bufd[100];
       sprintf(bufd,"Unique ID [9Fh]: 0x%X%X%X%X%X%X\r\n", aa[0],aa[1],aa[2],aa[3],aa[4],aa[5] );
 800507e:	0021      	movs	r1, r4
 8005080:	187b      	adds	r3, r7, r1
 8005082:	781b      	ldrb	r3, [r3, #0]
 8005084:	001e      	movs	r6, r3
 8005086:	187b      	adds	r3, r7, r1
 8005088:	785b      	ldrb	r3, [r3, #1]
 800508a:	469c      	mov	ip, r3
 800508c:	187b      	adds	r3, r7, r1
 800508e:	789b      	ldrb	r3, [r3, #2]
 8005090:	001a      	movs	r2, r3
 8005092:	187b      	adds	r3, r7, r1
 8005094:	78db      	ldrb	r3, [r3, #3]
 8005096:	001c      	movs	r4, r3
 8005098:	187b      	adds	r3, r7, r1
 800509a:	791b      	ldrb	r3, [r3, #4]
 800509c:	001d      	movs	r5, r3
 800509e:	187b      	adds	r3, r7, r1
 80050a0:	795b      	ldrb	r3, [r3, #5]
 80050a2:	490c      	ldr	r1, [pc, #48]	; (80050d4 <SPI_flash_get_device_ID+0x1a8>)
 80050a4:	0038      	movs	r0, r7
 80050a6:	9303      	str	r3, [sp, #12]
 80050a8:	9502      	str	r5, [sp, #8]
 80050aa:	9401      	str	r4, [sp, #4]
 80050ac:	9200      	str	r2, [sp, #0]
 80050ae:	4663      	mov	r3, ip
 80050b0:	0032      	movs	r2, r6
 80050b2:	f00d ff47 	bl	8012f44 <siprintf>
       Debug_Tx((char*)bufd);
 80050b6:	003b      	movs	r3, r7
 80050b8:	0018      	movs	r0, r3
 80050ba:	f003 f897 	bl	80081ec <Debug_Tx>
}
 80050be:	46c0      	nop			; (mov r8, r8)
 80050c0:	46bd      	mov	sp, r7
 80050c2:	b01d      	add	sp, #116	; 0x74
 80050c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050c6:	46c0      	nop			; (mov r8, r8)
 80050c8:	080179b0 	.word	0x080179b0
 80050cc:	080179d0 	.word	0x080179d0
 80050d0:	2000065c 	.word	0x2000065c
 80050d4:	080179ec 	.word	0x080179ec

080050d8 <SPI_flash_Sector_Erase>:
    SPI_flash_cs_high;
    SPI_flash_Write_Disable();

}

void SPI_flash_Sector_Erase(uint8_t* address) {
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
    SPI_flash_Write_Enable();
 80050e0:	f7ff fece 	bl	8004e80 <SPI_flash_Write_Enable>
    SPI_flash_cs_low;
 80050e4:	23a0      	movs	r3, #160	; 0xa0
 80050e6:	05db      	lsls	r3, r3, #23
 80050e8:	2200      	movs	r2, #0
 80050ea:	2110      	movs	r1, #16
 80050ec:	0018      	movs	r0, r3
 80050ee:	f005 fa90 	bl	800a612 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Sector_Erase);
 80050f2:	2020      	movs	r0, #32
 80050f4:	f7ff feb0 	bl	8004e58 <SPI_flash_sent_byte>
    SPI_flash_sent_address (address);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	0018      	movs	r0, r3
 80050fc:	f7ff feec 	bl	8004ed8 <SPI_flash_sent_address>
    SPI_flash_cs_high;
 8005100:	23a0      	movs	r3, #160	; 0xa0
 8005102:	05db      	lsls	r3, r3, #23
 8005104:	2201      	movs	r2, #1
 8005106:	2110      	movs	r1, #16
 8005108:	0018      	movs	r0, r3
 800510a:	f005 fa82 	bl	800a612 <HAL_GPIO_WritePin>
    SPI_flash_Write_Disable();
 800510e:	f7ff fecd 	bl	8004eac <SPI_flash_Write_Disable>
    //HAL_Delay(100);
	Debug_Rx();
 8005112:	f003 f893 	bl	800823c <Debug_Rx>
}
 8005116:	46c0      	nop			; (mov r8, r8)
 8005118:	46bd      	mov	sp, r7
 800511a:	b002      	add	sp, #8
 800511c:	bd80      	pop	{r7, pc}

0800511e <SPI_flash_Chip_Erase>:
void SPI_flash_Chip_Erase(){
 800511e:	b580      	push	{r7, lr}
 8005120:	af00      	add	r7, sp, #0
    SPI_flash_Write_Enable();
 8005122:	f7ff fead 	bl	8004e80 <SPI_flash_Write_Enable>
    SPI_flash_cs_low;
 8005126:	23a0      	movs	r3, #160	; 0xa0
 8005128:	05db      	lsls	r3, r3, #23
 800512a:	2200      	movs	r2, #0
 800512c:	2110      	movs	r1, #16
 800512e:	0018      	movs	r0, r3
 8005130:	f005 fa6f 	bl	800a612 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Chip_Erase);
 8005134:	20c7      	movs	r0, #199	; 0xc7
 8005136:	f7ff fe8f 	bl	8004e58 <SPI_flash_sent_byte>
    SPI_flash_cs_high;
 800513a:	23a0      	movs	r3, #160	; 0xa0
 800513c:	05db      	lsls	r3, r3, #23
 800513e:	2201      	movs	r2, #1
 8005140:	2110      	movs	r1, #16
 8005142:	0018      	movs	r0, r3
 8005144:	f005 fa65 	bl	800a612 <HAL_GPIO_WritePin>
    SPI_flash_Write_Disable();
 8005148:	f7ff feb0 	bl	8004eac <SPI_flash_Write_Disable>
}
 800514c:	46c0      	nop			; (mov r8, r8)
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}

08005152 <SPI_flash_Page_Program>:
}




void SPI_flash_Page_Program(uint8_t* data_address, uint8_t* data, uint16_t size) {
 8005152:	b580      	push	{r7, lr}
 8005154:	b084      	sub	sp, #16
 8005156:	af00      	add	r7, sp, #0
 8005158:	60f8      	str	r0, [r7, #12]
 800515a:	60b9      	str	r1, [r7, #8]
 800515c:	1dbb      	adds	r3, r7, #6
 800515e:	801a      	strh	r2, [r3, #0]
	//Writes Data too address  upto size
    SPI_flash_Write_Enable();
 8005160:	f7ff fe8e 	bl	8004e80 <SPI_flash_Write_Enable>
    SPI_flash_cs_low;
 8005164:	23a0      	movs	r3, #160	; 0xa0
 8005166:	05db      	lsls	r3, r3, #23
 8005168:	2200      	movs	r2, #0
 800516a:	2110      	movs	r1, #16
 800516c:	0018      	movs	r0, r3
 800516e:	f005 fa50 	bl	800a612 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Page_Program);
 8005172:	2002      	movs	r0, #2
 8005174:	f7ff fe70 	bl	8004e58 <SPI_flash_sent_byte>
    SPI_flash_sent_address (data_address);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	0018      	movs	r0, r3
 800517c:	f7ff feac 	bl	8004ed8 <SPI_flash_sent_address>
    SPI_flash_TransmitReceive(data, size);
 8005180:	1dbb      	adds	r3, r7, #6
 8005182:	881a      	ldrh	r2, [r3, #0]
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	0011      	movs	r1, r2
 8005188:	0018      	movs	r0, r3
 800518a:	f7ff feb7 	bl	8004efc <SPI_flash_TransmitReceive>
    SPI_flash_cs_high;
 800518e:	23a0      	movs	r3, #160	; 0xa0
 8005190:	05db      	lsls	r3, r3, #23
 8005192:	2201      	movs	r2, #1
 8005194:	2110      	movs	r1, #16
 8005196:	0018      	movs	r0, r3
 8005198:	f005 fa3b 	bl	800a612 <HAL_GPIO_WritePin>
    SPI_flash_Write_Disable();
 800519c:	f7ff fe86 	bl	8004eac <SPI_flash_Write_Disable>

	Debug_Rx();
 80051a0:	f003 f84c 	bl	800823c <Debug_Rx>
    //HAL_Delay(1);
}
 80051a4:	46c0      	nop			; (mov r8, r8)
 80051a6:	46bd      	mov	sp, r7
 80051a8:	b004      	add	sp, #16
 80051aa:	bd80      	pop	{r7, pc}

080051ac <SPI_flash_Read_Data>:

void SPI_flash_Read_Data(uint8_t* data_address, uint8_t* data, uint16_t size){
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	1dbb      	adds	r3, r7, #6
 80051b8:	801a      	strh	r2, [r3, #0]
	//Reads data from MEM starting from given address of size size
	//gets data to Data
    SPI_flash_cs_low;
 80051ba:	23a0      	movs	r3, #160	; 0xa0
 80051bc:	05db      	lsls	r3, r3, #23
 80051be:	2200      	movs	r2, #0
 80051c0:	2110      	movs	r1, #16
 80051c2:	0018      	movs	r0, r3
 80051c4:	f005 fa25 	bl	800a612 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Read_Data);
 80051c8:	2003      	movs	r0, #3
 80051ca:	f7ff fe45 	bl	8004e58 <SPI_flash_sent_byte>
    SPI_flash_sent_address(data_address);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	0018      	movs	r0, r3
 80051d2:	f7ff fe81 	bl	8004ed8 <SPI_flash_sent_address>
    SPI_flash_TransmitReceive(data, size);
 80051d6:	1dbb      	adds	r3, r7, #6
 80051d8:	881a      	ldrh	r2, [r3, #0]
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	0011      	movs	r1, r2
 80051de:	0018      	movs	r0, r3
 80051e0:	f7ff fe8c 	bl	8004efc <SPI_flash_TransmitReceive>
    SPI_flash_cs_high;
 80051e4:	23a0      	movs	r3, #160	; 0xa0
 80051e6:	05db      	lsls	r3, r3, #23
 80051e8:	2201      	movs	r2, #1
 80051ea:	2110      	movs	r1, #16
 80051ec:	0018      	movs	r0, r3
 80051ee:	f005 fa10 	bl	800a612 <HAL_GPIO_WritePin>
    //Debug_Tx((char*)data);
}
 80051f2:	46c0      	nop			; (mov r8, r8)
 80051f4:	46bd      	mov	sp, r7
 80051f6:	b004      	add	sp, #16
 80051f8:	bd80      	pop	{r7, pc}
	...

080051fc <incrimentAddress2>:


	return add;
}

void incrimentAddress2(int inc){
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b084      	sub	sp, #16
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
	int addi=(WrtAdd[0]*256*256)+(WrtAdd[1]*256)+(WrtAdd[2])+inc;
 8005204:	4b1a      	ldr	r3, [pc, #104]	; (8005270 <incrimentAddress2+0x74>)
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	021b      	lsls	r3, r3, #8
 800520a:	4a19      	ldr	r2, [pc, #100]	; (8005270 <incrimentAddress2+0x74>)
 800520c:	7852      	ldrb	r2, [r2, #1]
 800520e:	189b      	adds	r3, r3, r2
 8005210:	021b      	lsls	r3, r3, #8
 8005212:	4a17      	ldr	r2, [pc, #92]	; (8005270 <incrimentAddress2+0x74>)
 8005214:	7892      	ldrb	r2, [r2, #2]
 8005216:	189b      	adds	r3, r3, r2
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	18d3      	adds	r3, r2, r3
 800521c:	60fb      	str	r3, [r7, #12]
	WrtAdd[0]=addi/(256*256);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2b00      	cmp	r3, #0
 8005222:	da02      	bge.n	800522a <incrimentAddress2+0x2e>
 8005224:	4a13      	ldr	r2, [pc, #76]	; (8005274 <incrimentAddress2+0x78>)
 8005226:	4694      	mov	ip, r2
 8005228:	4463      	add	r3, ip
 800522a:	141b      	asrs	r3, r3, #16
 800522c:	b2da      	uxtb	r2, r3
 800522e:	4b10      	ldr	r3, [pc, #64]	; (8005270 <incrimentAddress2+0x74>)
 8005230:	701a      	strb	r2, [r3, #0]
	WrtAdd[1]=(addi%(256*256))/256;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	4a10      	ldr	r2, [pc, #64]	; (8005278 <incrimentAddress2+0x7c>)
 8005236:	4013      	ands	r3, r2
 8005238:	d503      	bpl.n	8005242 <incrimentAddress2+0x46>
 800523a:	3b01      	subs	r3, #1
 800523c:	4a0f      	ldr	r2, [pc, #60]	; (800527c <incrimentAddress2+0x80>)
 800523e:	4313      	orrs	r3, r2
 8005240:	3301      	adds	r3, #1
 8005242:	2b00      	cmp	r3, #0
 8005244:	da00      	bge.n	8005248 <incrimentAddress2+0x4c>
 8005246:	33ff      	adds	r3, #255	; 0xff
 8005248:	121b      	asrs	r3, r3, #8
 800524a:	b2da      	uxtb	r2, r3
 800524c:	4b08      	ldr	r3, [pc, #32]	; (8005270 <incrimentAddress2+0x74>)
 800524e:	705a      	strb	r2, [r3, #1]
	WrtAdd[2]=(addi)%256;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	4a0b      	ldr	r2, [pc, #44]	; (8005280 <incrimentAddress2+0x84>)
 8005254:	4013      	ands	r3, r2
 8005256:	d503      	bpl.n	8005260 <incrimentAddress2+0x64>
 8005258:	3b01      	subs	r3, #1
 800525a:	4a0a      	ldr	r2, [pc, #40]	; (8005284 <incrimentAddress2+0x88>)
 800525c:	4313      	orrs	r3, r2
 800525e:	3301      	adds	r3, #1
 8005260:	b2da      	uxtb	r2, r3
 8005262:	4b03      	ldr	r3, [pc, #12]	; (8005270 <incrimentAddress2+0x74>)
 8005264:	709a      	strb	r2, [r3, #2]


}
 8005266:	46c0      	nop			; (mov r8, r8)
 8005268:	46bd      	mov	sp, r7
 800526a:	b004      	add	sp, #16
 800526c:	bd80      	pop	{r7, pc}
 800526e:	46c0      	nop			; (mov r8, r8)
 8005270:	20000030 	.word	0x20000030
 8005274:	0000ffff 	.word	0x0000ffff
 8005278:	8000ffff 	.word	0x8000ffff
 800527c:	ffff0000 	.word	0xffff0000
 8005280:	800000ff 	.word	0x800000ff
 8005284:	ffffff00 	.word	0xffffff00

08005288 <WriteQdata>:
	memset(str,0,20);
	sprintf(str, "MemoryAdd:%X-%X-%X",WrtAdd[0],WrtAdd[1],WrtAdd[2]);
	Debug_Tx(str);
}

void WriteQdata(uint8_t* data, uint16_t len) {
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	000a      	movs	r2, r1
 8005292:	1cbb      	adds	r3, r7, #2
 8005294:	801a      	strh	r2, [r3, #0]
	//Writes data at the end of queue
	if (len<255){
 8005296:	1cbb      	adds	r3, r7, #2
 8005298:	881b      	ldrh	r3, [r3, #0]
 800529a:	2bfe      	cmp	r3, #254	; 0xfe
 800529c:	d80b      	bhi.n	80052b6 <WriteQdata+0x2e>
		//Debug_Tx("---------------------\nWriting  Data");
		//printAdd();
		SPI_flash_Page_Program(WrtAdd, data,len);
 800529e:	1cbb      	adds	r3, r7, #2
 80052a0:	881a      	ldrh	r2, [r3, #0]
 80052a2:	6879      	ldr	r1, [r7, #4]
 80052a4:	4b06      	ldr	r3, [pc, #24]	; (80052c0 <WriteQdata+0x38>)
 80052a6:	0018      	movs	r0, r3
 80052a8:	f7ff ff53 	bl	8005152 <SPI_flash_Page_Program>
		incrimentAddress2(256);
 80052ac:	2380      	movs	r3, #128	; 0x80
 80052ae:	005b      	lsls	r3, r3, #1
 80052b0:	0018      	movs	r0, r3
 80052b2:	f7ff ffa3 	bl	80051fc <incrimentAddress2>
	}
}
 80052b6:	46c0      	nop			; (mov r8, r8)
 80052b8:	46bd      	mov	sp, r7
 80052ba:	b002      	add	sp, #8
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	46c0      	nop			; (mov r8, r8)
 80052c0:	20000030 	.word	0x20000030

080052c4 <isQempty>:

int isQempty() {
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b082      	sub	sp, #8
 80052c8:	af00      	add	r7, sp, #0
	int addi=(WrtAdd[0]*256*256)+(WrtAdd[1]*256);
 80052ca:	4b09      	ldr	r3, [pc, #36]	; (80052f0 <isQempty+0x2c>)
 80052cc:	781b      	ldrb	r3, [r3, #0]
 80052ce:	021b      	lsls	r3, r3, #8
 80052d0:	4a07      	ldr	r2, [pc, #28]	; (80052f0 <isQempty+0x2c>)
 80052d2:	7852      	ldrb	r2, [r2, #1]
 80052d4:	189b      	adds	r3, r3, r2
 80052d6:	021b      	lsls	r3, r3, #8
 80052d8:	607b      	str	r3, [r7, #4]
	if(addi<(256*256*3)+256){
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a05      	ldr	r2, [pc, #20]	; (80052f4 <isQempty+0x30>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	dc01      	bgt.n	80052e6 <isQempty+0x22>
		return 1;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e000      	b.n	80052e8 <isQempty+0x24>
	}
	return 0;
 80052e6:	2300      	movs	r3, #0

}
 80052e8:	0018      	movs	r0, r3
 80052ea:	46bd      	mov	sp, r7
 80052ec:	b002      	add	sp, #8
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	20000030 	.word	0x20000030
 80052f4:	000300ff 	.word	0x000300ff

080052f8 <ReadQdata>:

}



int ReadQdata() {
 80052f8:	b590      	push	{r4, r7, lr}
 80052fa:	b0c5      	sub	sp, #276	; 0x114
 80052fc:	af00      	add	r7, sp, #0
	//Read data from the end of queue
	//printAdd();
	memset(ReadMData,0,4096);
 80052fe:	2380      	movs	r3, #128	; 0x80
 8005300:	015a      	lsls	r2, r3, #5
 8005302:	4b64      	ldr	r3, [pc, #400]	; (8005494 <ReadQdata+0x19c>)
 8005304:	2100      	movs	r1, #0
 8005306:	0018      	movs	r0, r3
 8005308:	f00d fe88 	bl	801301c <memset>
	memset(ReadMDataS,0,4096);
 800530c:	2380      	movs	r3, #128	; 0x80
 800530e:	015a      	lsls	r2, r3, #5
 8005310:	4b61      	ldr	r3, [pc, #388]	; (8005498 <ReadQdata+0x1a0>)
 8005312:	2100      	movs	r1, #0
 8005314:	0018      	movs	r0, r3
 8005316:	f00d fe81 	bl	801301c <memset>
	if(isQempty()==1){
 800531a:	f7ff ffd3 	bl	80052c4 <isQempty>
 800531e:	0003      	movs	r3, r0
 8005320:	2b01      	cmp	r3, #1
 8005322:	d105      	bne.n	8005330 <ReadQdata+0x38>
		Debug_Tx("Memory Empty");
 8005324:	4b5d      	ldr	r3, [pc, #372]	; (800549c <ReadQdata+0x1a4>)
 8005326:	0018      	movs	r0, r3
 8005328:	f002 ff60 	bl	80081ec <Debug_Tx>
		return 0;
 800532c:	2300      	movs	r3, #0
 800532e:	e0ac      	b.n	800548a <ReadQdata+0x192>
	}
	incrimentAddress2(-1);
 8005330:	2301      	movs	r3, #1
 8005332:	425b      	negs	r3, r3
 8005334:	0018      	movs	r0, r3
 8005336:	f7ff ff61 	bl	80051fc <incrimentAddress2>
	int len=WrtAdd[1]%16;
 800533a:	4b59      	ldr	r3, [pc, #356]	; (80054a0 <ReadQdata+0x1a8>)
 800533c:	785b      	ldrb	r3, [r3, #1]
 800533e:	001a      	movs	r2, r3
 8005340:	230f      	movs	r3, #15
 8005342:	4013      	ands	r3, r2
 8005344:	1d7a      	adds	r2, r7, #5
 8005346:	32ff      	adds	r2, #255	; 0xff
 8005348:	6013      	str	r3, [r2, #0]
	len=len+1;
 800534a:	1d7b      	adds	r3, r7, #5
 800534c:	33ff      	adds	r3, #255	; 0xff
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	3301      	adds	r3, #1
 8005352:	1d7a      	adds	r2, r7, #5
 8005354:	32ff      	adds	r2, #255	; 0xff
 8005356:	6013      	str	r3, [r2, #0]
	WrtAdd[1]=WrtAdd[1]/16;
 8005358:	4b51      	ldr	r3, [pc, #324]	; (80054a0 <ReadQdata+0x1a8>)
 800535a:	785b      	ldrb	r3, [r3, #1]
 800535c:	091b      	lsrs	r3, r3, #4
 800535e:	b2da      	uxtb	r2, r3
 8005360:	4b4f      	ldr	r3, [pc, #316]	; (80054a0 <ReadQdata+0x1a8>)
 8005362:	705a      	strb	r2, [r3, #1]
	WrtAdd[1]=WrtAdd[1]*16;
 8005364:	4b4e      	ldr	r3, [pc, #312]	; (80054a0 <ReadQdata+0x1a8>)
 8005366:	785b      	ldrb	r3, [r3, #1]
 8005368:	011b      	lsls	r3, r3, #4
 800536a:	b2da      	uxtb	r2, r3
 800536c:	4b4c      	ldr	r3, [pc, #304]	; (80054a0 <ReadQdata+0x1a8>)
 800536e:	705a      	strb	r2, [r3, #1]
	WrtAdd[2]=0;
 8005370:	4b4b      	ldr	r3, [pc, #300]	; (80054a0 <ReadQdata+0x1a8>)
 8005372:	2200      	movs	r2, #0
 8005374:	709a      	strb	r2, [r3, #2]
	SPI_flash_Read_Data(WrtAdd , ReadMData , len*256);
 8005376:	1d7b      	adds	r3, r7, #5
 8005378:	33ff      	adds	r3, #255	; 0xff
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	b29b      	uxth	r3, r3
 800537e:	021b      	lsls	r3, r3, #8
 8005380:	b29a      	uxth	r2, r3
 8005382:	4944      	ldr	r1, [pc, #272]	; (8005494 <ReadQdata+0x19c>)
 8005384:	4b46      	ldr	r3, [pc, #280]	; (80054a0 <ReadQdata+0x1a8>)
 8005386:	0018      	movs	r0, r3
 8005388:	f7ff ff10 	bl	80051ac <SPI_flash_Read_Data>

	char temp[256];
	for (int i=1;i<=len;i++){
 800538c:	2301      	movs	r3, #1
 800538e:	2286      	movs	r2, #134	; 0x86
 8005390:	0052      	lsls	r2, r2, #1
 8005392:	18ba      	adds	r2, r7, r2
 8005394:	6013      	str	r3, [r2, #0]
 8005396:	e06a      	b.n	800546e <ReadQdata+0x176>
		memset(temp,0,256);
 8005398:	2380      	movs	r3, #128	; 0x80
 800539a:	005a      	lsls	r2, r3, #1
 800539c:	1d3b      	adds	r3, r7, #4
 800539e:	2100      	movs	r1, #0
 80053a0:	0018      	movs	r0, r3
 80053a2:	f00d fe3b 	bl	801301c <memset>
		for (int j=0;j<256;j++){
 80053a6:	2300      	movs	r3, #0
 80053a8:	2284      	movs	r2, #132	; 0x84
 80053aa:	0052      	lsls	r2, r2, #1
 80053ac:	18ba      	adds	r2, r7, r2
 80053ae:	6013      	str	r3, [r2, #0]
 80053b0:	e033      	b.n	800541a <ReadQdata+0x122>
			temp[j]=ReadMData[(len-i)*256+j];
 80053b2:	1d7b      	adds	r3, r7, #5
 80053b4:	33ff      	adds	r3, #255	; 0xff
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	2386      	movs	r3, #134	; 0x86
 80053ba:	005b      	lsls	r3, r3, #1
 80053bc:	18fb      	adds	r3, r7, r3
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	021a      	lsls	r2, r3, #8
 80053c4:	2084      	movs	r0, #132	; 0x84
 80053c6:	0040      	lsls	r0, r0, #1
 80053c8:	183b      	adds	r3, r7, r0
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	18d3      	adds	r3, r2, r3
 80053ce:	4a31      	ldr	r2, [pc, #196]	; (8005494 <ReadQdata+0x19c>)
 80053d0:	5cd1      	ldrb	r1, [r2, r3]
 80053d2:	4b34      	ldr	r3, [pc, #208]	; (80054a4 <ReadQdata+0x1ac>)
 80053d4:	2488      	movs	r4, #136	; 0x88
 80053d6:	0064      	lsls	r4, r4, #1
 80053d8:	191b      	adds	r3, r3, r4
 80053da:	19da      	adds	r2, r3, r7
 80053dc:	183b      	adds	r3, r7, r0
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	18d3      	adds	r3, r2, r3
 80053e2:	1c0a      	adds	r2, r1, #0
 80053e4:	701a      	strb	r2, [r3, #0]
			if (temp[j]==255){
 80053e6:	4b2f      	ldr	r3, [pc, #188]	; (80054a4 <ReadQdata+0x1ac>)
 80053e8:	191b      	adds	r3, r3, r4
 80053ea:	19da      	adds	r2, r3, r7
 80053ec:	0001      	movs	r1, r0
 80053ee:	187b      	adds	r3, r7, r1
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	18d3      	adds	r3, r2, r3
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	2bff      	cmp	r3, #255	; 0xff
 80053f8:	d108      	bne.n	800540c <ReadQdata+0x114>
				temp[j]=0;
 80053fa:	4b2a      	ldr	r3, [pc, #168]	; (80054a4 <ReadQdata+0x1ac>)
 80053fc:	191b      	adds	r3, r3, r4
 80053fe:	19da      	adds	r2, r3, r7
 8005400:	187b      	adds	r3, r7, r1
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	18d3      	adds	r3, r2, r3
 8005406:	2200      	movs	r2, #0
 8005408:	701a      	strb	r2, [r3, #0]
				break;
 800540a:	e00c      	b.n	8005426 <ReadQdata+0x12e>
		for (int j=0;j<256;j++){
 800540c:	2284      	movs	r2, #132	; 0x84
 800540e:	0052      	lsls	r2, r2, #1
 8005410:	18bb      	adds	r3, r7, r2
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	3301      	adds	r3, #1
 8005416:	18ba      	adds	r2, r7, r2
 8005418:	6013      	str	r3, [r2, #0]
 800541a:	2384      	movs	r3, #132	; 0x84
 800541c:	005b      	lsls	r3, r3, #1
 800541e:	18fb      	adds	r3, r7, r3
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2bff      	cmp	r3, #255	; 0xff
 8005424:	ddc5      	ble.n	80053b2 <ReadQdata+0xba>
			}
		}
		temp[255]=0;
 8005426:	4b1f      	ldr	r3, [pc, #124]	; (80054a4 <ReadQdata+0x1ac>)
 8005428:	2288      	movs	r2, #136	; 0x88
 800542a:	0052      	lsls	r2, r2, #1
 800542c:	189b      	adds	r3, r3, r2
 800542e:	19db      	adds	r3, r3, r7
 8005430:	22ff      	movs	r2, #255	; 0xff
 8005432:	2100      	movs	r1, #0
 8005434:	5499      	strb	r1, [r3, r2]
		strcat(ReadMDataS,temp);
 8005436:	1d3a      	adds	r2, r7, #4
 8005438:	4b17      	ldr	r3, [pc, #92]	; (8005498 <ReadQdata+0x1a0>)
 800543a:	0011      	movs	r1, r2
 800543c:	0018      	movs	r0, r3
 800543e:	f00d fdf5 	bl	801302c <strcat>
		strcat(ReadMDataS,"\r\n");
 8005442:	4b15      	ldr	r3, [pc, #84]	; (8005498 <ReadQdata+0x1a0>)
 8005444:	0018      	movs	r0, r3
 8005446:	f7fa fe5f 	bl	8000108 <strlen>
 800544a:	0003      	movs	r3, r0
 800544c:	001a      	movs	r2, r3
 800544e:	4b12      	ldr	r3, [pc, #72]	; (8005498 <ReadQdata+0x1a0>)
 8005450:	18d2      	adds	r2, r2, r3
 8005452:	4b15      	ldr	r3, [pc, #84]	; (80054a8 <ReadQdata+0x1b0>)
 8005454:	0010      	movs	r0, r2
 8005456:	0019      	movs	r1, r3
 8005458:	2303      	movs	r3, #3
 800545a:	001a      	movs	r2, r3
 800545c:	f00d ffa6 	bl	80133ac <memcpy>
	for (int i=1;i<=len;i++){
 8005460:	2286      	movs	r2, #134	; 0x86
 8005462:	0052      	lsls	r2, r2, #1
 8005464:	18bb      	adds	r3, r7, r2
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	3301      	adds	r3, #1
 800546a:	18ba      	adds	r2, r7, r2
 800546c:	6013      	str	r3, [r2, #0]
 800546e:	2386      	movs	r3, #134	; 0x86
 8005470:	005b      	lsls	r3, r3, #1
 8005472:	18fb      	adds	r3, r7, r3
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	1d7b      	adds	r3, r7, #5
 8005478:	33ff      	adds	r3, #255	; 0xff
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	429a      	cmp	r2, r3
 800547e:	dd8b      	ble.n	8005398 <ReadQdata+0xa0>
	}
	SPI_flash_Sector_Erase(WrtAdd);
 8005480:	4b07      	ldr	r3, [pc, #28]	; (80054a0 <ReadQdata+0x1a8>)
 8005482:	0018      	movs	r0, r3
 8005484:	f7ff fe28 	bl	80050d8 <SPI_flash_Sector_Erase>
	return 1;
 8005488:	2301      	movs	r3, #1
}
 800548a:	0018      	movs	r0, r3
 800548c:	46bd      	mov	sp, r7
 800548e:	b045      	add	sp, #276	; 0x114
 8005490:	bd90      	pop	{r4, r7, pc}
 8005492:	46c0      	nop			; (mov r8, r8)
 8005494:	20001918 	.word	0x20001918
 8005498:	20002918 	.word	0x20002918
 800549c:	08017a40 	.word	0x08017a40
 80054a0:	20000030 	.word	0x20000030
 80054a4:	fffffef4 	.word	0xfffffef4
 80054a8:	08016b8c 	.word	0x08016b8c

080054ac <InitMEMQ>:

void InitMEMQ(){
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b0c2      	sub	sp, #264	; 0x108
 80054b0:	af00      	add	r7, sp, #0
	if(isQempty()==1){
 80054b2:	f7ff ff07 	bl	80052c4 <isQempty>
 80054b6:	0003      	movs	r3, r0
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d142      	bne.n	8005542 <InitMEMQ+0x96>
		int i=0;
 80054bc:	2300      	movs	r3, #0
 80054be:	1d7a      	adds	r2, r7, #5
 80054c0:	32ff      	adds	r2, #255	; 0xff
 80054c2:	6013      	str	r3, [r2, #0]
		Debug_Tx("------------------Init Mem:");
 80054c4:	4b21      	ldr	r3, [pc, #132]	; (800554c <InitMEMQ+0xa0>)
 80054c6:	0018      	movs	r0, r3
 80054c8:	f002 fe90 	bl	80081ec <Debug_Tx>
		char str[256];
		for(i=0;i<5;i++){
 80054cc:	2300      	movs	r3, #0
 80054ce:	1d7a      	adds	r2, r7, #5
 80054d0:	32ff      	adds	r2, #255	; 0xff
 80054d2:	6013      	str	r3, [r2, #0]
 80054d4:	e01d      	b.n	8005512 <InitMEMQ+0x66>
			sprintf(str, "%d**data********************************************************************************************************************************************************************************************************data*%d", i,i);
 80054d6:	1d7b      	adds	r3, r7, #5
 80054d8:	33ff      	adds	r3, #255	; 0xff
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	1d7a      	adds	r2, r7, #5
 80054de:	32ff      	adds	r2, #255	; 0xff
 80054e0:	6812      	ldr	r2, [r2, #0]
 80054e2:	491b      	ldr	r1, [pc, #108]	; (8005550 <InitMEMQ+0xa4>)
 80054e4:	1d38      	adds	r0, r7, #4
 80054e6:	f00d fd2d 	bl	8012f44 <siprintf>
			WriteQdata((uint8_t*)str, strlen(str)+1);
 80054ea:	1d3b      	adds	r3, r7, #4
 80054ec:	0018      	movs	r0, r3
 80054ee:	f7fa fe0b 	bl	8000108 <strlen>
 80054f2:	0003      	movs	r3, r0
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	3301      	adds	r3, #1
 80054f8:	b29a      	uxth	r2, r3
 80054fa:	1d3b      	adds	r3, r7, #4
 80054fc:	0011      	movs	r1, r2
 80054fe:	0018      	movs	r0, r3
 8005500:	f7ff fec2 	bl	8005288 <WriteQdata>
		for(i=0;i<5;i++){
 8005504:	1d7b      	adds	r3, r7, #5
 8005506:	33ff      	adds	r3, #255	; 0xff
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	3301      	adds	r3, #1
 800550c:	1d7a      	adds	r2, r7, #5
 800550e:	32ff      	adds	r2, #255	; 0xff
 8005510:	6013      	str	r3, [r2, #0]
 8005512:	1d7b      	adds	r3, r7, #5
 8005514:	33ff      	adds	r3, #255	; 0xff
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	2b04      	cmp	r3, #4
 800551a:	dddc      	ble.n	80054d6 <InitMEMQ+0x2a>
		}
		for(i=0;i<2;i++){
 800551c:	2300      	movs	r3, #0
 800551e:	1d7a      	adds	r2, r7, #5
 8005520:	32ff      	adds	r2, #255	; 0xff
 8005522:	6013      	str	r3, [r2, #0]
 8005524:	e008      	b.n	8005538 <InitMEMQ+0x8c>
			ReadQdata();
 8005526:	f7ff fee7 	bl	80052f8 <ReadQdata>
		for(i=0;i<2;i++){
 800552a:	1d7b      	adds	r3, r7, #5
 800552c:	33ff      	adds	r3, #255	; 0xff
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	3301      	adds	r3, #1
 8005532:	1d7a      	adds	r2, r7, #5
 8005534:	32ff      	adds	r2, #255	; 0xff
 8005536:	6013      	str	r3, [r2, #0]
 8005538:	1d7b      	adds	r3, r7, #5
 800553a:	33ff      	adds	r3, #255	; 0xff
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2b01      	cmp	r3, #1
 8005540:	ddf1      	ble.n	8005526 <InitMEMQ+0x7a>
		}
	}

}
 8005542:	46c0      	nop			; (mov r8, r8)
 8005544:	46bd      	mov	sp, r7
 8005546:	b042      	add	sp, #264	; 0x108
 8005548:	bd80      	pop	{r7, pc}
 800554a:	46c0      	nop			; (mov r8, r8)
 800554c:	08017a50 	.word	0x08017a50
 8005550:	08017a6c 	.word	0x08017a6c

08005554 <ClearQueue>:





void ClearQueue(){
 8005554:	b580      	push	{r7, lr}
 8005556:	af00      	add	r7, sp, #0
	//uint8_t dat[]={0x01, 0x00,0x00,0x01, 0x00,0x00,0x00,0x00,0x00,0x00,0x01};
	//uint8_t add[]={0x00,0x10,0x00};

	//SPI_flash_Sector_Erase(add);
	SPI_flash_Chip_Erase();
 8005558:	f7ff fde1 	bl	800511e <SPI_flash_Chip_Erase>
	HAL_Delay(30000);
 800555c:	4b03      	ldr	r3, [pc, #12]	; (800556c <ClearQueue+0x18>)
 800555e:	0018      	movs	r0, r3
 8005560:	f003 fbf8 	bl	8008d54 <HAL_Delay>

	//SPI_flash_Page_Program(add,dat,11);
}
 8005564:	46c0      	nop			; (mov r8, r8)
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	46c0      	nop			; (mov r8, r8)
 800556c:	00007530 	.word	0x00007530

08005570 <writeConfig>:





int writeConfig(char* RegNo,char* INSMS,char* OUTSMS,char* EmgIP,char* RegIP,char* TrackIP,char* OtherData){
 8005570:	b5b0      	push	{r4, r5, r7, lr}
 8005572:	4cc9      	ldr	r4, [pc, #804]	; (8005898 <writeConfig+0x328>)
 8005574:	44a5      	add	sp, r4
 8005576:	af00      	add	r7, sp, #0
 8005578:	60f8      	str	r0, [r7, #12]
 800557a:	60b9      	str	r1, [r7, #8]
 800557c:	607a      	str	r2, [r7, #4]
 800557e:	603b      	str	r3, [r7, #0]
	uint8_t data1[256];
	uint8_t data2[256];
	uint8_t data3[256];
	uint8_t add[]={0x00,0x00,0x00};
 8005580:	4bc6      	ldr	r3, [pc, #792]	; (800589c <writeConfig+0x32c>)
 8005582:	24c8      	movs	r4, #200	; 0xc8
 8005584:	00a4      	lsls	r4, r4, #2
 8005586:	191b      	adds	r3, r3, r4
 8005588:	19db      	adds	r3, r3, r7
 800558a:	4ac5      	ldr	r2, [pc, #788]	; (80058a0 <writeConfig+0x330>)
 800558c:	8811      	ldrh	r1, [r2, #0]
 800558e:	8019      	strh	r1, [r3, #0]
 8005590:	7892      	ldrb	r2, [r2, #2]
 8005592:	709a      	strb	r2, [r3, #2]

	SPI_flash_Read_Data(add , data1 , 256);
 8005594:	2380      	movs	r3, #128	; 0x80
 8005596:	005a      	lsls	r2, r3, #1
 8005598:	2386      	movs	r3, #134	; 0x86
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	18f9      	adds	r1, r7, r3
 800559e:	2514      	movs	r5, #20
 80055a0:	197b      	adds	r3, r7, r5
 80055a2:	0018      	movs	r0, r3
 80055a4:	f7ff fe02 	bl	80051ac <SPI_flash_Read_Data>
	add[1]=0x01;
 80055a8:	4bbc      	ldr	r3, [pc, #752]	; (800589c <writeConfig+0x32c>)
 80055aa:	191b      	adds	r3, r3, r4
 80055ac:	19db      	adds	r3, r3, r7
 80055ae:	2201      	movs	r2, #1
 80055b0:	705a      	strb	r2, [r3, #1]
	SPI_flash_Read_Data(add , data2 , 256);
 80055b2:	2380      	movs	r3, #128	; 0x80
 80055b4:	005a      	lsls	r2, r3, #1
 80055b6:	238c      	movs	r3, #140	; 0x8c
 80055b8:	005b      	lsls	r3, r3, #1
 80055ba:	18f9      	adds	r1, r7, r3
 80055bc:	197b      	adds	r3, r7, r5
 80055be:	0018      	movs	r0, r3
 80055c0:	f7ff fdf4 	bl	80051ac <SPI_flash_Read_Data>
	add[1]=0x02;
 80055c4:	4bb5      	ldr	r3, [pc, #724]	; (800589c <writeConfig+0x32c>)
 80055c6:	191b      	adds	r3, r3, r4
 80055c8:	19db      	adds	r3, r3, r7
 80055ca:	2202      	movs	r2, #2
 80055cc:	705a      	strb	r2, [r3, #1]
	SPI_flash_Read_Data(add , data3 , 256);
 80055ce:	2380      	movs	r3, #128	; 0x80
 80055d0:	005a      	lsls	r2, r3, #1
 80055d2:	2318      	movs	r3, #24
 80055d4:	18f9      	adds	r1, r7, r3
 80055d6:	197b      	adds	r3, r7, r5
 80055d8:	0018      	movs	r0, r3
 80055da:	f7ff fde7 	bl	80051ac <SPI_flash_Read_Data>



	int i=0;
 80055de:	2300      	movs	r3, #0
 80055e0:	22c7      	movs	r2, #199	; 0xc7
 80055e2:	0092      	lsls	r2, r2, #2
 80055e4:	18b9      	adds	r1, r7, r2
 80055e6:	600b      	str	r3, [r1, #0]
	int j=0;
 80055e8:	2300      	movs	r3, #0
 80055ea:	21c6      	movs	r1, #198	; 0xc6
 80055ec:	0089      	lsls	r1, r1, #2
 80055ee:	1879      	adds	r1, r7, r1
 80055f0:	600b      	str	r3, [r1, #0]
	for(i=0;i<=strlen(RegNo)&&i<RegNoLen;i++){
 80055f2:	2300      	movs	r3, #0
 80055f4:	18ba      	adds	r2, r7, r2
 80055f6:	6013      	str	r3, [r2, #0]
 80055f8:	e018      	b.n	800562c <writeConfig+0xbc>
		data1[j+i]=RegNo[i];
 80055fa:	20c7      	movs	r0, #199	; 0xc7
 80055fc:	0080      	lsls	r0, r0, #2
 80055fe:	183b      	adds	r3, r7, r0
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	18d2      	adds	r2, r2, r3
 8005606:	23c6      	movs	r3, #198	; 0xc6
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	18fb      	adds	r3, r7, r3
 800560c:	6819      	ldr	r1, [r3, #0]
 800560e:	183b      	adds	r3, r7, r0
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	18cb      	adds	r3, r1, r3
 8005614:	7811      	ldrb	r1, [r2, #0]
 8005616:	4aa3      	ldr	r2, [pc, #652]	; (80058a4 <writeConfig+0x334>)
 8005618:	24c8      	movs	r4, #200	; 0xc8
 800561a:	00a4      	lsls	r4, r4, #2
 800561c:	1912      	adds	r2, r2, r4
 800561e:	19d2      	adds	r2, r2, r7
 8005620:	54d1      	strb	r1, [r2, r3]
	for(i=0;i<=strlen(RegNo)&&i<RegNoLen;i++){
 8005622:	183b      	adds	r3, r7, r0
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	3301      	adds	r3, #1
 8005628:	183a      	adds	r2, r7, r0
 800562a:	6013      	str	r3, [r2, #0]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	0018      	movs	r0, r3
 8005630:	f7fa fd6a 	bl	8000108 <strlen>
 8005634:	0002      	movs	r2, r0
 8005636:	21c7      	movs	r1, #199	; 0xc7
 8005638:	0089      	lsls	r1, r1, #2
 800563a:	187b      	adds	r3, r7, r1
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	429a      	cmp	r2, r3
 8005640:	d303      	bcc.n	800564a <writeConfig+0xda>
 8005642:	187b      	adds	r3, r7, r1
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	2b0f      	cmp	r3, #15
 8005648:	ddd7      	ble.n	80055fa <writeConfig+0x8a>
	}
	j=j+RegNoLen;
 800564a:	22c6      	movs	r2, #198	; 0xc6
 800564c:	0092      	lsls	r2, r2, #2
 800564e:	18bb      	adds	r3, r7, r2
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	3310      	adds	r3, #16
 8005654:	18ba      	adds	r2, r7, r2
 8005656:	6013      	str	r3, [r2, #0]

	for(i=0;i<=strlen(INSMS)&&i<INSMSLen;i++){
 8005658:	2300      	movs	r3, #0
 800565a:	22c7      	movs	r2, #199	; 0xc7
 800565c:	0092      	lsls	r2, r2, #2
 800565e:	18ba      	adds	r2, r7, r2
 8005660:	6013      	str	r3, [r2, #0]
 8005662:	e018      	b.n	8005696 <writeConfig+0x126>
		data1[j+i]=INSMS[i];
 8005664:	20c7      	movs	r0, #199	; 0xc7
 8005666:	0080      	lsls	r0, r0, #2
 8005668:	183b      	adds	r3, r7, r0
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68ba      	ldr	r2, [r7, #8]
 800566e:	18d2      	adds	r2, r2, r3
 8005670:	23c6      	movs	r3, #198	; 0xc6
 8005672:	009b      	lsls	r3, r3, #2
 8005674:	18fb      	adds	r3, r7, r3
 8005676:	6819      	ldr	r1, [r3, #0]
 8005678:	183b      	adds	r3, r7, r0
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	18cb      	adds	r3, r1, r3
 800567e:	7811      	ldrb	r1, [r2, #0]
 8005680:	4a88      	ldr	r2, [pc, #544]	; (80058a4 <writeConfig+0x334>)
 8005682:	24c8      	movs	r4, #200	; 0xc8
 8005684:	00a4      	lsls	r4, r4, #2
 8005686:	1912      	adds	r2, r2, r4
 8005688:	19d2      	adds	r2, r2, r7
 800568a:	54d1      	strb	r1, [r2, r3]
	for(i=0;i<=strlen(INSMS)&&i<INSMSLen;i++){
 800568c:	183b      	adds	r3, r7, r0
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	3301      	adds	r3, #1
 8005692:	183a      	adds	r2, r7, r0
 8005694:	6013      	str	r3, [r2, #0]
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	0018      	movs	r0, r3
 800569a:	f7fa fd35 	bl	8000108 <strlen>
 800569e:	0002      	movs	r2, r0
 80056a0:	21c7      	movs	r1, #199	; 0xc7
 80056a2:	0089      	lsls	r1, r1, #2
 80056a4:	187b      	adds	r3, r7, r1
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d303      	bcc.n	80056b4 <writeConfig+0x144>
 80056ac:	187b      	adds	r3, r7, r1
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2b63      	cmp	r3, #99	; 0x63
 80056b2:	ddd7      	ble.n	8005664 <writeConfig+0xf4>
	}
	j=j+INSMSLen;
 80056b4:	22c6      	movs	r2, #198	; 0xc6
 80056b6:	0092      	lsls	r2, r2, #2
 80056b8:	18bb      	adds	r3, r7, r2
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	3364      	adds	r3, #100	; 0x64
 80056be:	18ba      	adds	r2, r7, r2
 80056c0:	6013      	str	r3, [r2, #0]

	for(i=0;i<=strlen(OUTSMS)&&i<OUTSMSLen;i++){
 80056c2:	2300      	movs	r3, #0
 80056c4:	22c7      	movs	r2, #199	; 0xc7
 80056c6:	0092      	lsls	r2, r2, #2
 80056c8:	18ba      	adds	r2, r7, r2
 80056ca:	6013      	str	r3, [r2, #0]
 80056cc:	e018      	b.n	8005700 <writeConfig+0x190>
		data1[j+i]=OUTSMS[i];
 80056ce:	20c7      	movs	r0, #199	; 0xc7
 80056d0:	0080      	lsls	r0, r0, #2
 80056d2:	183b      	adds	r3, r7, r0
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	18d2      	adds	r2, r2, r3
 80056da:	23c6      	movs	r3, #198	; 0xc6
 80056dc:	009b      	lsls	r3, r3, #2
 80056de:	18fb      	adds	r3, r7, r3
 80056e0:	6819      	ldr	r1, [r3, #0]
 80056e2:	183b      	adds	r3, r7, r0
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	18cb      	adds	r3, r1, r3
 80056e8:	7811      	ldrb	r1, [r2, #0]
 80056ea:	4a6e      	ldr	r2, [pc, #440]	; (80058a4 <writeConfig+0x334>)
 80056ec:	24c8      	movs	r4, #200	; 0xc8
 80056ee:	00a4      	lsls	r4, r4, #2
 80056f0:	1912      	adds	r2, r2, r4
 80056f2:	19d2      	adds	r2, r2, r7
 80056f4:	54d1      	strb	r1, [r2, r3]
	for(i=0;i<=strlen(OUTSMS)&&i<OUTSMSLen;i++){
 80056f6:	183b      	adds	r3, r7, r0
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	3301      	adds	r3, #1
 80056fc:	183a      	adds	r2, r7, r0
 80056fe:	6013      	str	r3, [r2, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	0018      	movs	r0, r3
 8005704:	f7fa fd00 	bl	8000108 <strlen>
 8005708:	0002      	movs	r2, r0
 800570a:	21c7      	movs	r1, #199	; 0xc7
 800570c:	0089      	lsls	r1, r1, #2
 800570e:	187b      	adds	r3, r7, r1
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	429a      	cmp	r2, r3
 8005714:	d303      	bcc.n	800571e <writeConfig+0x1ae>
 8005716:	187b      	adds	r3, r7, r1
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	2b3b      	cmp	r3, #59	; 0x3b
 800571c:	ddd7      	ble.n	80056ce <writeConfig+0x15e>
	}
	j=0;
 800571e:	2300      	movs	r3, #0
 8005720:	22c6      	movs	r2, #198	; 0xc6
 8005722:	0092      	lsls	r2, r2, #2
 8005724:	18ba      	adds	r2, r7, r2
 8005726:	6013      	str	r3, [r2, #0]
	for(i=0;i<=strlen(EmgIP)&&i<EmgIPLen;i++){
 8005728:	2300      	movs	r3, #0
 800572a:	22c7      	movs	r2, #199	; 0xc7
 800572c:	0092      	lsls	r2, r2, #2
 800572e:	18ba      	adds	r2, r7, r2
 8005730:	6013      	str	r3, [r2, #0]
 8005732:	e018      	b.n	8005766 <writeConfig+0x1f6>
		data2[j+i]=EmgIP[i];
 8005734:	20c7      	movs	r0, #199	; 0xc7
 8005736:	0080      	lsls	r0, r0, #2
 8005738:	183b      	adds	r3, r7, r0
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	683a      	ldr	r2, [r7, #0]
 800573e:	18d2      	adds	r2, r2, r3
 8005740:	23c6      	movs	r3, #198	; 0xc6
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	18fb      	adds	r3, r7, r3
 8005746:	6819      	ldr	r1, [r3, #0]
 8005748:	183b      	adds	r3, r7, r0
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	18cb      	adds	r3, r1, r3
 800574e:	7811      	ldrb	r1, [r2, #0]
 8005750:	4a55      	ldr	r2, [pc, #340]	; (80058a8 <writeConfig+0x338>)
 8005752:	24c8      	movs	r4, #200	; 0xc8
 8005754:	00a4      	lsls	r4, r4, #2
 8005756:	1912      	adds	r2, r2, r4
 8005758:	19d2      	adds	r2, r2, r7
 800575a:	54d1      	strb	r1, [r2, r3]
	for(i=0;i<=strlen(EmgIP)&&i<EmgIPLen;i++){
 800575c:	183b      	adds	r3, r7, r0
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	3301      	adds	r3, #1
 8005762:	183a      	adds	r2, r7, r0
 8005764:	6013      	str	r3, [r2, #0]
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	0018      	movs	r0, r3
 800576a:	f7fa fccd 	bl	8000108 <strlen>
 800576e:	0002      	movs	r2, r0
 8005770:	21c7      	movs	r1, #199	; 0xc7
 8005772:	0089      	lsls	r1, r1, #2
 8005774:	187b      	adds	r3, r7, r1
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	429a      	cmp	r2, r3
 800577a:	d303      	bcc.n	8005784 <writeConfig+0x214>
 800577c:	187b      	adds	r3, r7, r1
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2b27      	cmp	r3, #39	; 0x27
 8005782:	ddd7      	ble.n	8005734 <writeConfig+0x1c4>
	}
	j=j+EmgIPLen;
 8005784:	22c6      	movs	r2, #198	; 0xc6
 8005786:	0092      	lsls	r2, r2, #2
 8005788:	18bb      	adds	r3, r7, r2
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	3328      	adds	r3, #40	; 0x28
 800578e:	18ba      	adds	r2, r7, r2
 8005790:	6013      	str	r3, [r2, #0]

	for(i=0;i<=strlen(RegIP)&&i<RegIPLen;i++){
 8005792:	2300      	movs	r3, #0
 8005794:	22c7      	movs	r2, #199	; 0xc7
 8005796:	0092      	lsls	r2, r2, #2
 8005798:	18ba      	adds	r2, r7, r2
 800579a:	6013      	str	r3, [r2, #0]
 800579c:	e01d      	b.n	80057da <writeConfig+0x26a>
		data2[j+i]=RegIP[i];
 800579e:	20c7      	movs	r0, #199	; 0xc7
 80057a0:	0080      	lsls	r0, r0, #2
 80057a2:	183b      	adds	r3, r7, r0
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	22ca      	movs	r2, #202	; 0xca
 80057a8:	0092      	lsls	r2, r2, #2
 80057aa:	2108      	movs	r1, #8
 80057ac:	1852      	adds	r2, r2, r1
 80057ae:	19d2      	adds	r2, r2, r7
 80057b0:	6812      	ldr	r2, [r2, #0]
 80057b2:	18d2      	adds	r2, r2, r3
 80057b4:	23c6      	movs	r3, #198	; 0xc6
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	18fb      	adds	r3, r7, r3
 80057ba:	6819      	ldr	r1, [r3, #0]
 80057bc:	183b      	adds	r3, r7, r0
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	18cb      	adds	r3, r1, r3
 80057c2:	7811      	ldrb	r1, [r2, #0]
 80057c4:	4a38      	ldr	r2, [pc, #224]	; (80058a8 <writeConfig+0x338>)
 80057c6:	24c8      	movs	r4, #200	; 0xc8
 80057c8:	00a4      	lsls	r4, r4, #2
 80057ca:	1912      	adds	r2, r2, r4
 80057cc:	19d2      	adds	r2, r2, r7
 80057ce:	54d1      	strb	r1, [r2, r3]
	for(i=0;i<=strlen(RegIP)&&i<RegIPLen;i++){
 80057d0:	183b      	adds	r3, r7, r0
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	3301      	adds	r3, #1
 80057d6:	183a      	adds	r2, r7, r0
 80057d8:	6013      	str	r3, [r2, #0]
 80057da:	23ca      	movs	r3, #202	; 0xca
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	2208      	movs	r2, #8
 80057e0:	189b      	adds	r3, r3, r2
 80057e2:	19db      	adds	r3, r3, r7
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	0018      	movs	r0, r3
 80057e8:	f7fa fc8e 	bl	8000108 <strlen>
 80057ec:	0002      	movs	r2, r0
 80057ee:	21c7      	movs	r1, #199	; 0xc7
 80057f0:	0089      	lsls	r1, r1, #2
 80057f2:	187b      	adds	r3, r7, r1
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	429a      	cmp	r2, r3
 80057f8:	d303      	bcc.n	8005802 <writeConfig+0x292>
 80057fa:	187b      	adds	r3, r7, r1
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2b27      	cmp	r3, #39	; 0x27
 8005800:	ddcd      	ble.n	800579e <writeConfig+0x22e>
	}
	j=j+RegIPLen;
 8005802:	22c6      	movs	r2, #198	; 0xc6
 8005804:	0092      	lsls	r2, r2, #2
 8005806:	18bb      	adds	r3, r7, r2
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	3328      	adds	r3, #40	; 0x28
 800580c:	18ba      	adds	r2, r7, r2
 800580e:	6013      	str	r3, [r2, #0]


	for(i=0;i<=strlen(TrackIP)&&i<TrackIPLen;i++){
 8005810:	2300      	movs	r3, #0
 8005812:	22c7      	movs	r2, #199	; 0xc7
 8005814:	0092      	lsls	r2, r2, #2
 8005816:	18ba      	adds	r2, r7, r2
 8005818:	6013      	str	r3, [r2, #0]
 800581a:	e01d      	b.n	8005858 <writeConfig+0x2e8>
		data2[j+i]=TrackIP[i];
 800581c:	20c7      	movs	r0, #199	; 0xc7
 800581e:	0080      	lsls	r0, r0, #2
 8005820:	183b      	adds	r3, r7, r0
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	22cb      	movs	r2, #203	; 0xcb
 8005826:	0092      	lsls	r2, r2, #2
 8005828:	2108      	movs	r1, #8
 800582a:	1852      	adds	r2, r2, r1
 800582c:	19d2      	adds	r2, r2, r7
 800582e:	6812      	ldr	r2, [r2, #0]
 8005830:	18d2      	adds	r2, r2, r3
 8005832:	23c6      	movs	r3, #198	; 0xc6
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	18fb      	adds	r3, r7, r3
 8005838:	6819      	ldr	r1, [r3, #0]
 800583a:	183b      	adds	r3, r7, r0
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	18cb      	adds	r3, r1, r3
 8005840:	7811      	ldrb	r1, [r2, #0]
 8005842:	4a19      	ldr	r2, [pc, #100]	; (80058a8 <writeConfig+0x338>)
 8005844:	24c8      	movs	r4, #200	; 0xc8
 8005846:	00a4      	lsls	r4, r4, #2
 8005848:	1912      	adds	r2, r2, r4
 800584a:	19d2      	adds	r2, r2, r7
 800584c:	54d1      	strb	r1, [r2, r3]
	for(i=0;i<=strlen(TrackIP)&&i<TrackIPLen;i++){
 800584e:	183b      	adds	r3, r7, r0
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	3301      	adds	r3, #1
 8005854:	183a      	adds	r2, r7, r0
 8005856:	6013      	str	r3, [r2, #0]
 8005858:	23cb      	movs	r3, #203	; 0xcb
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	2208      	movs	r2, #8
 800585e:	189b      	adds	r3, r3, r2
 8005860:	19db      	adds	r3, r3, r7
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	0018      	movs	r0, r3
 8005866:	f7fa fc4f 	bl	8000108 <strlen>
 800586a:	0002      	movs	r2, r0
 800586c:	21c7      	movs	r1, #199	; 0xc7
 800586e:	0089      	lsls	r1, r1, #2
 8005870:	187b      	adds	r3, r7, r1
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	429a      	cmp	r2, r3
 8005876:	d303      	bcc.n	8005880 <writeConfig+0x310>
 8005878:	187b      	adds	r3, r7, r1
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2b27      	cmp	r3, #39	; 0x27
 800587e:	ddcd      	ble.n	800581c <writeConfig+0x2ac>
	}
	j=0;
 8005880:	2300      	movs	r3, #0
 8005882:	22c6      	movs	r2, #198	; 0xc6
 8005884:	0092      	lsls	r2, r2, #2
 8005886:	18ba      	adds	r2, r7, r2
 8005888:	6013      	str	r3, [r2, #0]


	for(i=0;i<=strlen(OtherData)&&i<OtherDataLen;i++){
 800588a:	2300      	movs	r3, #0
 800588c:	22c7      	movs	r2, #199	; 0xc7
 800588e:	0092      	lsls	r2, r2, #2
 8005890:	18ba      	adds	r2, r7, r2
 8005892:	6013      	str	r3, [r2, #0]
 8005894:	e028      	b.n	80058e8 <writeConfig+0x378>
 8005896:	46c0      	nop			; (mov r8, r8)
 8005898:	fffffce0 	.word	0xfffffce0
 800589c:	fffffcf4 	.word	0xfffffcf4
 80058a0:	08017b44 	.word	0x08017b44
 80058a4:	fffffef8 	.word	0xfffffef8
 80058a8:	fffffdf8 	.word	0xfffffdf8
		data3[j+i]=OtherData[i];
 80058ac:	20c7      	movs	r0, #199	; 0xc7
 80058ae:	0080      	lsls	r0, r0, #2
 80058b0:	183b      	adds	r3, r7, r0
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	22cc      	movs	r2, #204	; 0xcc
 80058b6:	0092      	lsls	r2, r2, #2
 80058b8:	2108      	movs	r1, #8
 80058ba:	1852      	adds	r2, r2, r1
 80058bc:	19d2      	adds	r2, r2, r7
 80058be:	6812      	ldr	r2, [r2, #0]
 80058c0:	18d2      	adds	r2, r2, r3
 80058c2:	23c6      	movs	r3, #198	; 0xc6
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	18fb      	adds	r3, r7, r3
 80058c8:	6819      	ldr	r1, [r3, #0]
 80058ca:	183b      	adds	r3, r7, r0
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	18cb      	adds	r3, r1, r3
 80058d0:	7811      	ldrb	r1, [r2, #0]
 80058d2:	4a2f      	ldr	r2, [pc, #188]	; (8005990 <writeConfig+0x420>)
 80058d4:	24c8      	movs	r4, #200	; 0xc8
 80058d6:	00a4      	lsls	r4, r4, #2
 80058d8:	1912      	adds	r2, r2, r4
 80058da:	19d2      	adds	r2, r2, r7
 80058dc:	54d1      	strb	r1, [r2, r3]
	for(i=0;i<=strlen(OtherData)&&i<OtherDataLen;i++){
 80058de:	183b      	adds	r3, r7, r0
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	3301      	adds	r3, #1
 80058e4:	183a      	adds	r2, r7, r0
 80058e6:	6013      	str	r3, [r2, #0]
 80058e8:	23cc      	movs	r3, #204	; 0xcc
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	2208      	movs	r2, #8
 80058ee:	189b      	adds	r3, r3, r2
 80058f0:	19db      	adds	r3, r3, r7
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	0018      	movs	r0, r3
 80058f6:	f7fa fc07 	bl	8000108 <strlen>
 80058fa:	0002      	movs	r2, r0
 80058fc:	21c7      	movs	r1, #199	; 0xc7
 80058fe:	0089      	lsls	r1, r1, #2
 8005900:	187b      	adds	r3, r7, r1
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	429a      	cmp	r2, r3
 8005906:	d303      	bcc.n	8005910 <writeConfig+0x3a0>
 8005908:	187b      	adds	r3, r7, r1
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2bff      	cmp	r3, #255	; 0xff
 800590e:	ddcd      	ble.n	80058ac <writeConfig+0x33c>
	}
	j=j+OtherDataLen;
 8005910:	22c6      	movs	r2, #198	; 0xc6
 8005912:	0092      	lsls	r2, r2, #2
 8005914:	18bb      	adds	r3, r7, r2
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	3301      	adds	r3, #1
 800591a:	33ff      	adds	r3, #255	; 0xff
 800591c:	18ba      	adds	r2, r7, r2
 800591e:	6013      	str	r3, [r2, #0]


	add[1]=0x00;
 8005920:	4b1c      	ldr	r3, [pc, #112]	; (8005994 <writeConfig+0x424>)
 8005922:	25c8      	movs	r5, #200	; 0xc8
 8005924:	00ad      	lsls	r5, r5, #2
 8005926:	195b      	adds	r3, r3, r5
 8005928:	19db      	adds	r3, r3, r7
 800592a:	2200      	movs	r2, #0
 800592c:	705a      	strb	r2, [r3, #1]

	SPI_flash_Sector_Erase(add);
 800592e:	2414      	movs	r4, #20
 8005930:	193b      	adds	r3, r7, r4
 8005932:	0018      	movs	r0, r3
 8005934:	f7ff fbd0 	bl	80050d8 <SPI_flash_Sector_Erase>

	SPI_flash_Page_Program(add, data1,256);
 8005938:	2380      	movs	r3, #128	; 0x80
 800593a:	005a      	lsls	r2, r3, #1
 800593c:	2386      	movs	r3, #134	; 0x86
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	18f9      	adds	r1, r7, r3
 8005942:	193b      	adds	r3, r7, r4
 8005944:	0018      	movs	r0, r3
 8005946:	f7ff fc04 	bl	8005152 <SPI_flash_Page_Program>
	add[1]=0x01;
 800594a:	4b12      	ldr	r3, [pc, #72]	; (8005994 <writeConfig+0x424>)
 800594c:	195b      	adds	r3, r3, r5
 800594e:	19db      	adds	r3, r3, r7
 8005950:	2201      	movs	r2, #1
 8005952:	705a      	strb	r2, [r3, #1]
	SPI_flash_Page_Program(add, data2,256);
 8005954:	2380      	movs	r3, #128	; 0x80
 8005956:	005a      	lsls	r2, r3, #1
 8005958:	238c      	movs	r3, #140	; 0x8c
 800595a:	005b      	lsls	r3, r3, #1
 800595c:	18f9      	adds	r1, r7, r3
 800595e:	193b      	adds	r3, r7, r4
 8005960:	0018      	movs	r0, r3
 8005962:	f7ff fbf6 	bl	8005152 <SPI_flash_Page_Program>
	add[1]=0x02;
 8005966:	4b0b      	ldr	r3, [pc, #44]	; (8005994 <writeConfig+0x424>)
 8005968:	195b      	adds	r3, r3, r5
 800596a:	19db      	adds	r3, r3, r7
 800596c:	2202      	movs	r2, #2
 800596e:	705a      	strb	r2, [r3, #1]
	SPI_flash_Page_Program(add, data3,256);
 8005970:	2380      	movs	r3, #128	; 0x80
 8005972:	005a      	lsls	r2, r3, #1
 8005974:	2318      	movs	r3, #24
 8005976:	18f9      	adds	r1, r7, r3
 8005978:	193b      	adds	r3, r7, r4
 800597a:	0018      	movs	r0, r3
 800597c:	f7ff fbe9 	bl	8005152 <SPI_flash_Page_Program>
	return 1;
 8005980:	2301      	movs	r3, #1

}
 8005982:	0018      	movs	r0, r3
 8005984:	46bd      	mov	sp, r7
 8005986:	23c8      	movs	r3, #200	; 0xc8
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	449d      	add	sp, r3
 800598c:	bdb0      	pop	{r4, r5, r7, pc}
 800598e:	46c0      	nop			; (mov r8, r8)
 8005990:	fffffcf8 	.word	0xfffffcf8
 8005994:	fffffcf4 	.word	0xfffffcf4

08005998 <readRegNo>:



char* readRegNo(){
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
	uint8_t add4[]={0x00, 0x00,0x00};
 800599e:	1d3b      	adds	r3, r7, #4
 80059a0:	4a0f      	ldr	r2, [pc, #60]	; (80059e0 <readRegNo+0x48>)
 80059a2:	8811      	ldrh	r1, [r2, #0]
 80059a4:	8019      	strh	r1, [r3, #0]
 80059a6:	7892      	ldrb	r2, [r2, #2]
 80059a8:	709a      	strb	r2, [r3, #2]

    memset(dataR,0,256);
 80059aa:	2380      	movs	r3, #128	; 0x80
 80059ac:	005a      	lsls	r2, r3, #1
 80059ae:	4b0d      	ldr	r3, [pc, #52]	; (80059e4 <readRegNo+0x4c>)
 80059b0:	2100      	movs	r1, #0
 80059b2:	0018      	movs	r0, r3
 80059b4:	f00d fb32 	bl	801301c <memset>
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , RegNoLen);
 80059b8:	490a      	ldr	r1, [pc, #40]	; (80059e4 <readRegNo+0x4c>)
 80059ba:	1d3b      	adds	r3, r7, #4
 80059bc:	2210      	movs	r2, #16
 80059be:	0018      	movs	r0, r3
 80059c0:	f7ff fbf4 	bl	80051ac <SPI_flash_Read_Data>
	if (strlen((char*) dataR)>1){
 80059c4:	4b07      	ldr	r3, [pc, #28]	; (80059e4 <readRegNo+0x4c>)
 80059c6:	0018      	movs	r0, r3
 80059c8:	f7fa fb9e 	bl	8000108 <strlen>
 80059cc:	0003      	movs	r3, r0
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d901      	bls.n	80059d6 <readRegNo+0x3e>

		//Debug_Tx((char*) dataR);
		return (char*) dataR;
 80059d2:	4b04      	ldr	r3, [pc, #16]	; (80059e4 <readRegNo+0x4c>)
 80059d4:	e000      	b.n	80059d8 <readRegNo+0x40>
	}
	else{
		return "--Err RegNo--";
 80059d6:	4b04      	ldr	r3, [pc, #16]	; (80059e8 <readRegNo+0x50>)
	}

}
 80059d8:	0018      	movs	r0, r3
 80059da:	46bd      	mov	sp, r7
 80059dc:	b002      	add	sp, #8
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	08017b44 	.word	0x08017b44
 80059e4:	20001818 	.word	0x20001818
 80059e8:	08017b48 	.word	0x08017b48

080059ec <readINSMSno>:

char* readINSMSno(){
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b082      	sub	sp, #8
 80059f0:	af00      	add	r7, sp, #0
	uint8_t add4[]={0x00, 0x00,0x00};
 80059f2:	1d3b      	adds	r3, r7, #4
 80059f4:	4a09      	ldr	r2, [pc, #36]	; (8005a1c <readINSMSno+0x30>)
 80059f6:	8811      	ldrh	r1, [r2, #0]
 80059f8:	8019      	strh	r1, [r3, #0]
 80059fa:	7892      	ldrb	r2, [r2, #2]
 80059fc:	709a      	strb	r2, [r3, #2]
	add4[2]=RegNoLen;
 80059fe:	1d3b      	adds	r3, r7, #4
 8005a00:	2210      	movs	r2, #16
 8005a02:	709a      	strb	r2, [r3, #2]
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , INSMSLen);
 8005a04:	4906      	ldr	r1, [pc, #24]	; (8005a20 <readINSMSno+0x34>)
 8005a06:	1d3b      	adds	r3, r7, #4
 8005a08:	2264      	movs	r2, #100	; 0x64
 8005a0a:	0018      	movs	r0, r3
 8005a0c:	f7ff fbce 	bl	80051ac <SPI_flash_Read_Data>
	return (char*) dataR;
 8005a10:	4b03      	ldr	r3, [pc, #12]	; (8005a20 <readINSMSno+0x34>)
}
 8005a12:	0018      	movs	r0, r3
 8005a14:	46bd      	mov	sp, r7
 8005a16:	b002      	add	sp, #8
 8005a18:	bd80      	pop	{r7, pc}
 8005a1a:	46c0      	nop			; (mov r8, r8)
 8005a1c:	08017b44 	.word	0x08017b44
 8005a20:	20001818 	.word	0x20001818

08005a24 <readOUTSMSno>:

char* readOUTSMSno(){
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b082      	sub	sp, #8
 8005a28:	af00      	add	r7, sp, #0

	uint8_t  add4[]={0x00, 0x00,0x00};
 8005a2a:	1d3b      	adds	r3, r7, #4
 8005a2c:	4a09      	ldr	r2, [pc, #36]	; (8005a54 <readOUTSMSno+0x30>)
 8005a2e:	8811      	ldrh	r1, [r2, #0]
 8005a30:	8019      	strh	r1, [r3, #0]
 8005a32:	7892      	ldrb	r2, [r2, #2]
 8005a34:	709a      	strb	r2, [r3, #2]
	add4[2]=RegNoLen+INSMSLen;
 8005a36:	1d3b      	adds	r3, r7, #4
 8005a38:	2274      	movs	r2, #116	; 0x74
 8005a3a:	709a      	strb	r2, [r3, #2]
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , OUTSMSLen);
 8005a3c:	4906      	ldr	r1, [pc, #24]	; (8005a58 <readOUTSMSno+0x34>)
 8005a3e:	1d3b      	adds	r3, r7, #4
 8005a40:	223c      	movs	r2, #60	; 0x3c
 8005a42:	0018      	movs	r0, r3
 8005a44:	f7ff fbb2 	bl	80051ac <SPI_flash_Read_Data>
	return (char*) dataR;
 8005a48:	4b03      	ldr	r3, [pc, #12]	; (8005a58 <readOUTSMSno+0x34>)
}
 8005a4a:	0018      	movs	r0, r3
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	b002      	add	sp, #8
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	46c0      	nop			; (mov r8, r8)
 8005a54:	08017b44 	.word	0x08017b44
 8005a58:	20001818 	.word	0x20001818

08005a5c <readEmgIP>:

char* readEmgIP(){
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b082      	sub	sp, #8
 8005a60:	af00      	add	r7, sp, #0
	uint8_t  add4[]={0x00, 0x01,0x00};
 8005a62:	1d3b      	adds	r3, r7, #4
 8005a64:	4a07      	ldr	r2, [pc, #28]	; (8005a84 <readEmgIP+0x28>)
 8005a66:	8811      	ldrh	r1, [r2, #0]
 8005a68:	8019      	strh	r1, [r3, #0]
 8005a6a:	7892      	ldrb	r2, [r2, #2]
 8005a6c:	709a      	strb	r2, [r3, #2]
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , EmgIPLen);
 8005a6e:	4906      	ldr	r1, [pc, #24]	; (8005a88 <readEmgIP+0x2c>)
 8005a70:	1d3b      	adds	r3, r7, #4
 8005a72:	2228      	movs	r2, #40	; 0x28
 8005a74:	0018      	movs	r0, r3
 8005a76:	f7ff fb99 	bl	80051ac <SPI_flash_Read_Data>
	return (char*) dataR;
 8005a7a:	4b03      	ldr	r3, [pc, #12]	; (8005a88 <readEmgIP+0x2c>)
}
 8005a7c:	0018      	movs	r0, r3
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	b002      	add	sp, #8
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	08017b58 	.word	0x08017b58
 8005a88:	20001818 	.word	0x20001818

08005a8c <readRegIP>:

char* readRegIP(){
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b082      	sub	sp, #8
 8005a90:	af00      	add	r7, sp, #0
	uint8_t  add4[]={0x00, 0x01,0x00};
 8005a92:	1d3b      	adds	r3, r7, #4
 8005a94:	4a09      	ldr	r2, [pc, #36]	; (8005abc <readRegIP+0x30>)
 8005a96:	8811      	ldrh	r1, [r2, #0]
 8005a98:	8019      	strh	r1, [r3, #0]
 8005a9a:	7892      	ldrb	r2, [r2, #2]
 8005a9c:	709a      	strb	r2, [r3, #2]
	add4[2]=EmgIPLen;
 8005a9e:	1d3b      	adds	r3, r7, #4
 8005aa0:	2228      	movs	r2, #40	; 0x28
 8005aa2:	709a      	strb	r2, [r3, #2]
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , RegIPLen);
 8005aa4:	4906      	ldr	r1, [pc, #24]	; (8005ac0 <readRegIP+0x34>)
 8005aa6:	1d3b      	adds	r3, r7, #4
 8005aa8:	2228      	movs	r2, #40	; 0x28
 8005aaa:	0018      	movs	r0, r3
 8005aac:	f7ff fb7e 	bl	80051ac <SPI_flash_Read_Data>
	return (char*) dataR;
 8005ab0:	4b03      	ldr	r3, [pc, #12]	; (8005ac0 <readRegIP+0x34>)
}
 8005ab2:	0018      	movs	r0, r3
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	b002      	add	sp, #8
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	46c0      	nop			; (mov r8, r8)
 8005abc:	08017b58 	.word	0x08017b58
 8005ac0:	20001818 	.word	0x20001818

08005ac4 <readTracIP>:

char* readTracIP(){
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b082      	sub	sp, #8
 8005ac8:	af00      	add	r7, sp, #0
	uint8_t  add4[]={0x00, 0x01,0x00};
 8005aca:	1d3b      	adds	r3, r7, #4
 8005acc:	4a09      	ldr	r2, [pc, #36]	; (8005af4 <readTracIP+0x30>)
 8005ace:	8811      	ldrh	r1, [r2, #0]
 8005ad0:	8019      	strh	r1, [r3, #0]
 8005ad2:	7892      	ldrb	r2, [r2, #2]
 8005ad4:	709a      	strb	r2, [r3, #2]
	add4[2]=EmgIPLen+RegIPLen;
 8005ad6:	1d3b      	adds	r3, r7, #4
 8005ad8:	2250      	movs	r2, #80	; 0x50
 8005ada:	709a      	strb	r2, [r3, #2]
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , TrackIPLen);
 8005adc:	4906      	ldr	r1, [pc, #24]	; (8005af8 <readTracIP+0x34>)
 8005ade:	1d3b      	adds	r3, r7, #4
 8005ae0:	2228      	movs	r2, #40	; 0x28
 8005ae2:	0018      	movs	r0, r3
 8005ae4:	f7ff fb62 	bl	80051ac <SPI_flash_Read_Data>
	return (char*) dataR;
 8005ae8:	4b03      	ldr	r3, [pc, #12]	; (8005af8 <readTracIP+0x34>)
}
 8005aea:	0018      	movs	r0, r3
 8005aec:	46bd      	mov	sp, r7
 8005aee:	b002      	add	sp, #8
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	46c0      	nop			; (mov r8, r8)
 8005af4:	08017b58 	.word	0x08017b58
 8005af8:	20001818 	.word	0x20001818

08005afc <initAcc>:
#define WHO_AM_I_REG 0x75

/* Constants for Acc*/


static void initAcc(){
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b086      	sub	sp, #24
 8005b00:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;

	// check device ID WHO_AM_I

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000);
 8005b02:	4858      	ldr	r0, [pc, #352]	; (8005c64 <initAcc+0x168>)
 8005b04:	23fa      	movs	r3, #250	; 0xfa
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	9302      	str	r3, [sp, #8]
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	9301      	str	r3, [sp, #4]
 8005b0e:	1dfb      	adds	r3, r7, #7
 8005b10:	9300      	str	r3, [sp, #0]
 8005b12:	2301      	movs	r3, #1
 8005b14:	2275      	movs	r2, #117	; 0x75
 8005b16:	21d0      	movs	r1, #208	; 0xd0
 8005b18:	f004 ff78 	bl	800aa0c <HAL_I2C_Mem_Read>

	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8005b1c:	1dfb      	adds	r3, r7, #7
 8005b1e:	781b      	ldrb	r3, [r3, #0]
 8005b20:	2b68      	cmp	r3, #104	; 0x68
 8005b22:	d144      	bne.n	8005bae <initAcc+0xb2>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 8005b24:	1dbb      	adds	r3, r7, #6
 8005b26:	2200      	movs	r2, #0
 8005b28:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 8005b2a:	484e      	ldr	r0, [pc, #312]	; (8005c64 <initAcc+0x168>)
 8005b2c:	23fa      	movs	r3, #250	; 0xfa
 8005b2e:	009b      	lsls	r3, r3, #2
 8005b30:	9302      	str	r3, [sp, #8]
 8005b32:	2301      	movs	r3, #1
 8005b34:	9301      	str	r3, [sp, #4]
 8005b36:	1dbb      	adds	r3, r7, #6
 8005b38:	9300      	str	r3, [sp, #0]
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	226b      	movs	r2, #107	; 0x6b
 8005b3e:	21d0      	movs	r1, #208	; 0xd0
 8005b40:	f004 fe36 	bl	800a7b0 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 8005b44:	1dbb      	adds	r3, r7, #6
 8005b46:	2207      	movs	r2, #7
 8005b48:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8005b4a:	4846      	ldr	r0, [pc, #280]	; (8005c64 <initAcc+0x168>)
 8005b4c:	23fa      	movs	r3, #250	; 0xfa
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	9302      	str	r3, [sp, #8]
 8005b52:	2301      	movs	r3, #1
 8005b54:	9301      	str	r3, [sp, #4]
 8005b56:	1dbb      	adds	r3, r7, #6
 8005b58:	9300      	str	r3, [sp, #0]
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	2219      	movs	r2, #25
 8005b5e:	21d0      	movs	r1, #208	; 0xd0
 8005b60:	f004 fe26 	bl	800a7b0 <HAL_I2C_Mem_Write>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
		Data = 0x00;
 8005b64:	1dbb      	adds	r3, r7, #6
 8005b66:	2200      	movs	r2, #0
 8005b68:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8005b6a:	483e      	ldr	r0, [pc, #248]	; (8005c64 <initAcc+0x168>)
 8005b6c:	23fa      	movs	r3, #250	; 0xfa
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	9302      	str	r3, [sp, #8]
 8005b72:	2301      	movs	r3, #1
 8005b74:	9301      	str	r3, [sp, #4]
 8005b76:	1dbb      	adds	r3, r7, #6
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	221c      	movs	r2, #28
 8005b7e:	21d0      	movs	r1, #208	; 0xd0
 8005b80:	f004 fe16 	bl	800a7b0 <HAL_I2C_Mem_Write>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
		Data = 0x00;
 8005b84:	1dbb      	adds	r3, r7, #6
 8005b86:	2200      	movs	r2, #0
 8005b88:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8005b8a:	4836      	ldr	r0, [pc, #216]	; (8005c64 <initAcc+0x168>)
 8005b8c:	23fa      	movs	r3, #250	; 0xfa
 8005b8e:	009b      	lsls	r3, r3, #2
 8005b90:	9302      	str	r3, [sp, #8]
 8005b92:	2301      	movs	r3, #1
 8005b94:	9301      	str	r3, [sp, #4]
 8005b96:	1dbb      	adds	r3, r7, #6
 8005b98:	9300      	str	r3, [sp, #0]
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	221b      	movs	r2, #27
 8005b9e:	21d0      	movs	r1, #208	; 0xd0
 8005ba0:	f004 fe06 	bl	800a7b0 <HAL_I2C_Mem_Write>
		Debug_Tx("ACC Interface OK");
 8005ba4:	4b30      	ldr	r3, [pc, #192]	; (8005c68 <initAcc+0x16c>)
 8005ba6:	0018      	movs	r0, r3
 8005ba8:	f002 fb20 	bl	80081ec <Debug_Tx>
 8005bac:	e043      	b.n	8005c36 <initAcc+0x13a>
	}
	else{
		Data = 0;
 8005bae:	1dbb      	adds	r3, r7, #6
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	701a      	strb	r2, [r3, #0]
				HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 8005bb4:	482b      	ldr	r0, [pc, #172]	; (8005c64 <initAcc+0x168>)
 8005bb6:	23fa      	movs	r3, #250	; 0xfa
 8005bb8:	009b      	lsls	r3, r3, #2
 8005bba:	9302      	str	r3, [sp, #8]
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	9301      	str	r3, [sp, #4]
 8005bc0:	1dbb      	adds	r3, r7, #6
 8005bc2:	9300      	str	r3, [sp, #0]
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	226b      	movs	r2, #107	; 0x6b
 8005bc8:	21d0      	movs	r1, #208	; 0xd0
 8005bca:	f004 fdf1 	bl	800a7b0 <HAL_I2C_Mem_Write>

				// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
				Data = 0x07;
 8005bce:	1dbb      	adds	r3, r7, #6
 8005bd0:	2207      	movs	r2, #7
 8005bd2:	701a      	strb	r2, [r3, #0]
				HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8005bd4:	4823      	ldr	r0, [pc, #140]	; (8005c64 <initAcc+0x168>)
 8005bd6:	23fa      	movs	r3, #250	; 0xfa
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	9302      	str	r3, [sp, #8]
 8005bdc:	2301      	movs	r3, #1
 8005bde:	9301      	str	r3, [sp, #4]
 8005be0:	1dbb      	adds	r3, r7, #6
 8005be2:	9300      	str	r3, [sp, #0]
 8005be4:	2301      	movs	r3, #1
 8005be6:	2219      	movs	r2, #25
 8005be8:	21d0      	movs	r1, #208	; 0xd0
 8005bea:	f004 fde1 	bl	800a7b0 <HAL_I2C_Mem_Write>

				// Set accelerometer configuration in ACCEL_CONFIG Register
				// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
				Data = 0x00;
 8005bee:	1dbb      	adds	r3, r7, #6
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	701a      	strb	r2, [r3, #0]
				HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8005bf4:	481b      	ldr	r0, [pc, #108]	; (8005c64 <initAcc+0x168>)
 8005bf6:	23fa      	movs	r3, #250	; 0xfa
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	9302      	str	r3, [sp, #8]
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	9301      	str	r3, [sp, #4]
 8005c00:	1dbb      	adds	r3, r7, #6
 8005c02:	9300      	str	r3, [sp, #0]
 8005c04:	2301      	movs	r3, #1
 8005c06:	221c      	movs	r2, #28
 8005c08:	21d0      	movs	r1, #208	; 0xd0
 8005c0a:	f004 fdd1 	bl	800a7b0 <HAL_I2C_Mem_Write>

				// Set Gyroscopic configuration in GYRO_CONFIG Register
				// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
				Data = 0x00;
 8005c0e:	1dbb      	adds	r3, r7, #6
 8005c10:	2200      	movs	r2, #0
 8005c12:	701a      	strb	r2, [r3, #0]
				HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8005c14:	4813      	ldr	r0, [pc, #76]	; (8005c64 <initAcc+0x168>)
 8005c16:	23fa      	movs	r3, #250	; 0xfa
 8005c18:	009b      	lsls	r3, r3, #2
 8005c1a:	9302      	str	r3, [sp, #8]
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	9301      	str	r3, [sp, #4]
 8005c20:	1dbb      	adds	r3, r7, #6
 8005c22:	9300      	str	r3, [sp, #0]
 8005c24:	2301      	movs	r3, #1
 8005c26:	221b      	movs	r2, #27
 8005c28:	21d0      	movs	r1, #208	; 0xd0
 8005c2a:	f004 fdc1 	bl	800a7b0 <HAL_I2C_Mem_Write>
		Debug_Tx("ACC Interface ");
 8005c2e:	4b0f      	ldr	r3, [pc, #60]	; (8005c6c <initAcc+0x170>)
 8005c30:	0018      	movs	r0, r3
 8005c32:	f002 fadb 	bl	80081ec <Debug_Tx>
	}

	ACC_GYRO_data[0]=0;
 8005c36:	4b0e      	ldr	r3, [pc, #56]	; (8005c70 <initAcc+0x174>)
 8005c38:	2200      	movs	r2, #0
 8005c3a:	601a      	str	r2, [r3, #0]
	ACC_GYRO_data[1]=0;
 8005c3c:	4b0c      	ldr	r3, [pc, #48]	; (8005c70 <initAcc+0x174>)
 8005c3e:	2200      	movs	r2, #0
 8005c40:	605a      	str	r2, [r3, #4]
	ACC_GYRO_data[2]=0;
 8005c42:	4b0b      	ldr	r3, [pc, #44]	; (8005c70 <initAcc+0x174>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	609a      	str	r2, [r3, #8]
	ACC_GYRO_data[3]=0;
 8005c48:	4b09      	ldr	r3, [pc, #36]	; (8005c70 <initAcc+0x174>)
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	60da      	str	r2, [r3, #12]
	ACC_GYRO_data[4]=0;
 8005c4e:	4b08      	ldr	r3, [pc, #32]	; (8005c70 <initAcc+0x174>)
 8005c50:	2200      	movs	r2, #0
 8005c52:	611a      	str	r2, [r3, #16]
	ACC_GYRO_data[5]=0;
 8005c54:	4b06      	ldr	r3, [pc, #24]	; (8005c70 <initAcc+0x174>)
 8005c56:	2200      	movs	r2, #0
 8005c58:	615a      	str	r2, [r3, #20]

}
 8005c5a:	46c0      	nop			; (mov r8, r8)
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	b002      	add	sp, #8
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	46c0      	nop			; (mov r8, r8)
 8005c64:	20000608 	.word	0x20000608
 8005c68:	08017b60 	.word	0x08017b60
 8005c6c:	08017b74 	.word	0x08017b74
 8005c70:	2000393c 	.word	0x2000393c

08005c74 <readAcc>:





static float* readAcc(){
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b086      	sub	sp, #24
 8005c78:	af04      	add	r7, sp, #16

	ACC_GYRO_data[0]=0;
 8005c7a:	4b7e      	ldr	r3, [pc, #504]	; (8005e74 <readAcc+0x200>)
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	601a      	str	r2, [r3, #0]
	ACC_GYRO_data[1]=0;
 8005c80:	4b7c      	ldr	r3, [pc, #496]	; (8005e74 <readAcc+0x200>)
 8005c82:	2200      	movs	r2, #0
 8005c84:	605a      	str	r2, [r3, #4]
	ACC_GYRO_data[2]=0;
 8005c86:	4b7b      	ldr	r3, [pc, #492]	; (8005e74 <readAcc+0x200>)
 8005c88:	2200      	movs	r2, #0
 8005c8a:	609a      	str	r2, [r3, #8]
	ACC_GYRO_data[3]=0;
 8005c8c:	4b79      	ldr	r3, [pc, #484]	; (8005e74 <readAcc+0x200>)
 8005c8e:	2200      	movs	r2, #0
 8005c90:	60da      	str	r2, [r3, #12]
	ACC_GYRO_data[4]=0;
 8005c92:	4b78      	ldr	r3, [pc, #480]	; (8005e74 <readAcc+0x200>)
 8005c94:	2200      	movs	r2, #0
 8005c96:	611a      	str	r2, [r3, #16]
	ACC_GYRO_data[5]=0;
 8005c98:	4b76      	ldr	r3, [pc, #472]	; (8005e74 <readAcc+0x200>)
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	615a      	str	r2, [r3, #20]
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8005c9e:	4876      	ldr	r0, [pc, #472]	; (8005e78 <readAcc+0x204>)
 8005ca0:	23fa      	movs	r3, #250	; 0xfa
 8005ca2:	009b      	lsls	r3, r3, #2
 8005ca4:	9302      	str	r3, [sp, #8]
 8005ca6:	2306      	movs	r3, #6
 8005ca8:	9301      	str	r3, [sp, #4]
 8005caa:	003b      	movs	r3, r7
 8005cac:	9300      	str	r3, [sp, #0]
 8005cae:	2301      	movs	r3, #1
 8005cb0:	223b      	movs	r2, #59	; 0x3b
 8005cb2:	21d0      	movs	r1, #208	; 0xd0
 8005cb4:	f004 feaa 	bl	800aa0c <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8005cb8:	003b      	movs	r3, r7
 8005cba:	781b      	ldrb	r3, [r3, #0]
 8005cbc:	021b      	lsls	r3, r3, #8
 8005cbe:	b21a      	sxth	r2, r3
 8005cc0:	003b      	movs	r3, r7
 8005cc2:	785b      	ldrb	r3, [r3, #1]
 8005cc4:	b21b      	sxth	r3, r3
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	b21a      	sxth	r2, r3
 8005cca:	4b6c      	ldr	r3, [pc, #432]	; (8005e7c <readAcc+0x208>)
 8005ccc:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8005cce:	003b      	movs	r3, r7
 8005cd0:	789b      	ldrb	r3, [r3, #2]
 8005cd2:	021b      	lsls	r3, r3, #8
 8005cd4:	b21a      	sxth	r2, r3
 8005cd6:	003b      	movs	r3, r7
 8005cd8:	78db      	ldrb	r3, [r3, #3]
 8005cda:	b21b      	sxth	r3, r3
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	b21a      	sxth	r2, r3
 8005ce0:	4b67      	ldr	r3, [pc, #412]	; (8005e80 <readAcc+0x20c>)
 8005ce2:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8005ce4:	003b      	movs	r3, r7
 8005ce6:	791b      	ldrb	r3, [r3, #4]
 8005ce8:	021b      	lsls	r3, r3, #8
 8005cea:	b21a      	sxth	r2, r3
 8005cec:	003b      	movs	r3, r7
 8005cee:	795b      	ldrb	r3, [r3, #5]
 8005cf0:	b21b      	sxth	r3, r3
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	b21a      	sxth	r2, r3
 8005cf6:	4b63      	ldr	r3, [pc, #396]	; (8005e84 <readAcc+0x210>)
 8005cf8:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into acceleration in 'g'
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 16384.0
	     for more details check ACCEL_CONFIG Register              ****/

	Ax = Accel_X_RAW/16384.0;
 8005cfa:	4b60      	ldr	r3, [pc, #384]	; (8005e7c <readAcc+0x208>)
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	5e9b      	ldrsh	r3, [r3, r2]
 8005d00:	0018      	movs	r0, r3
 8005d02:	f7fd f97f 	bl	8003004 <__aeabi_i2d>
 8005d06:	2200      	movs	r2, #0
 8005d08:	4b5f      	ldr	r3, [pc, #380]	; (8005e88 <readAcc+0x214>)
 8005d0a:	f7fb fee9 	bl	8001ae0 <__aeabi_ddiv>
 8005d0e:	0002      	movs	r2, r0
 8005d10:	000b      	movs	r3, r1
 8005d12:	0010      	movs	r0, r2
 8005d14:	0019      	movs	r1, r3
 8005d16:	f7fd fa13 	bl	8003140 <__aeabi_d2f>
 8005d1a:	1c02      	adds	r2, r0, #0
 8005d1c:	4b5b      	ldr	r3, [pc, #364]	; (8005e8c <readAcc+0x218>)
 8005d1e:	601a      	str	r2, [r3, #0]
	Ay = Accel_Y_RAW/16384.0;
 8005d20:	4b57      	ldr	r3, [pc, #348]	; (8005e80 <readAcc+0x20c>)
 8005d22:	2200      	movs	r2, #0
 8005d24:	5e9b      	ldrsh	r3, [r3, r2]
 8005d26:	0018      	movs	r0, r3
 8005d28:	f7fd f96c 	bl	8003004 <__aeabi_i2d>
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	4b56      	ldr	r3, [pc, #344]	; (8005e88 <readAcc+0x214>)
 8005d30:	f7fb fed6 	bl	8001ae0 <__aeabi_ddiv>
 8005d34:	0002      	movs	r2, r0
 8005d36:	000b      	movs	r3, r1
 8005d38:	0010      	movs	r0, r2
 8005d3a:	0019      	movs	r1, r3
 8005d3c:	f7fd fa00 	bl	8003140 <__aeabi_d2f>
 8005d40:	1c02      	adds	r2, r0, #0
 8005d42:	4b53      	ldr	r3, [pc, #332]	; (8005e90 <readAcc+0x21c>)
 8005d44:	601a      	str	r2, [r3, #0]
	Az = Accel_Z_RAW/16384.0;
 8005d46:	4b4f      	ldr	r3, [pc, #316]	; (8005e84 <readAcc+0x210>)
 8005d48:	2200      	movs	r2, #0
 8005d4a:	5e9b      	ldrsh	r3, [r3, r2]
 8005d4c:	0018      	movs	r0, r3
 8005d4e:	f7fd f959 	bl	8003004 <__aeabi_i2d>
 8005d52:	2200      	movs	r2, #0
 8005d54:	4b4c      	ldr	r3, [pc, #304]	; (8005e88 <readAcc+0x214>)
 8005d56:	f7fb fec3 	bl	8001ae0 <__aeabi_ddiv>
 8005d5a:	0002      	movs	r2, r0
 8005d5c:	000b      	movs	r3, r1
 8005d5e:	0010      	movs	r0, r2
 8005d60:	0019      	movs	r1, r3
 8005d62:	f7fd f9ed 	bl	8003140 <__aeabi_d2f>
 8005d66:	1c02      	adds	r2, r0, #0
 8005d68:	4b4a      	ldr	r3, [pc, #296]	; (8005e94 <readAcc+0x220>)
 8005d6a:	601a      	str	r2, [r3, #0]


	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8005d6c:	4842      	ldr	r0, [pc, #264]	; (8005e78 <readAcc+0x204>)
 8005d6e:	23fa      	movs	r3, #250	; 0xfa
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	9302      	str	r3, [sp, #8]
 8005d74:	2306      	movs	r3, #6
 8005d76:	9301      	str	r3, [sp, #4]
 8005d78:	003b      	movs	r3, r7
 8005d7a:	9300      	str	r3, [sp, #0]
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	2243      	movs	r2, #67	; 0x43
 8005d80:	21d0      	movs	r1, #208	; 0xd0
 8005d82:	f004 fe43 	bl	800aa0c <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8005d86:	003b      	movs	r3, r7
 8005d88:	781b      	ldrb	r3, [r3, #0]
 8005d8a:	021b      	lsls	r3, r3, #8
 8005d8c:	b21a      	sxth	r2, r3
 8005d8e:	003b      	movs	r3, r7
 8005d90:	785b      	ldrb	r3, [r3, #1]
 8005d92:	b21b      	sxth	r3, r3
 8005d94:	4313      	orrs	r3, r2
 8005d96:	b21a      	sxth	r2, r3
 8005d98:	4b3f      	ldr	r3, [pc, #252]	; (8005e98 <readAcc+0x224>)
 8005d9a:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8005d9c:	003b      	movs	r3, r7
 8005d9e:	789b      	ldrb	r3, [r3, #2]
 8005da0:	021b      	lsls	r3, r3, #8
 8005da2:	b21a      	sxth	r2, r3
 8005da4:	003b      	movs	r3, r7
 8005da6:	78db      	ldrb	r3, [r3, #3]
 8005da8:	b21b      	sxth	r3, r3
 8005daa:	4313      	orrs	r3, r2
 8005dac:	b21a      	sxth	r2, r3
 8005dae:	4b3b      	ldr	r3, [pc, #236]	; (8005e9c <readAcc+0x228>)
 8005db0:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8005db2:	003b      	movs	r3, r7
 8005db4:	791b      	ldrb	r3, [r3, #4]
 8005db6:	021b      	lsls	r3, r3, #8
 8005db8:	b21a      	sxth	r2, r3
 8005dba:	003b      	movs	r3, r7
 8005dbc:	795b      	ldrb	r3, [r3, #5]
 8005dbe:	b21b      	sxth	r3, r3
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	b21a      	sxth	r2, r3
 8005dc4:	4b36      	ldr	r3, [pc, #216]	; (8005ea0 <readAcc+0x22c>)
 8005dc6:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into dps (/s)
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 131.0
	     for more details check GYRO_CONFIG Register              ****/

	Gx = Gyro_X_RAW/131.0;
 8005dc8:	4b33      	ldr	r3, [pc, #204]	; (8005e98 <readAcc+0x224>)
 8005dca:	2200      	movs	r2, #0
 8005dcc:	5e9b      	ldrsh	r3, [r3, r2]
 8005dce:	0018      	movs	r0, r3
 8005dd0:	f7fd f918 	bl	8003004 <__aeabi_i2d>
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	4b33      	ldr	r3, [pc, #204]	; (8005ea4 <readAcc+0x230>)
 8005dd8:	f7fb fe82 	bl	8001ae0 <__aeabi_ddiv>
 8005ddc:	0002      	movs	r2, r0
 8005dde:	000b      	movs	r3, r1
 8005de0:	0010      	movs	r0, r2
 8005de2:	0019      	movs	r1, r3
 8005de4:	f7fd f9ac 	bl	8003140 <__aeabi_d2f>
 8005de8:	1c02      	adds	r2, r0, #0
 8005dea:	4b2f      	ldr	r3, [pc, #188]	; (8005ea8 <readAcc+0x234>)
 8005dec:	601a      	str	r2, [r3, #0]
	Gy = Gyro_Y_RAW/131.0;
 8005dee:	4b2b      	ldr	r3, [pc, #172]	; (8005e9c <readAcc+0x228>)
 8005df0:	2200      	movs	r2, #0
 8005df2:	5e9b      	ldrsh	r3, [r3, r2]
 8005df4:	0018      	movs	r0, r3
 8005df6:	f7fd f905 	bl	8003004 <__aeabi_i2d>
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	4b29      	ldr	r3, [pc, #164]	; (8005ea4 <readAcc+0x230>)
 8005dfe:	f7fb fe6f 	bl	8001ae0 <__aeabi_ddiv>
 8005e02:	0002      	movs	r2, r0
 8005e04:	000b      	movs	r3, r1
 8005e06:	0010      	movs	r0, r2
 8005e08:	0019      	movs	r1, r3
 8005e0a:	f7fd f999 	bl	8003140 <__aeabi_d2f>
 8005e0e:	1c02      	adds	r2, r0, #0
 8005e10:	4b26      	ldr	r3, [pc, #152]	; (8005eac <readAcc+0x238>)
 8005e12:	601a      	str	r2, [r3, #0]
	Gz = Gyro_Z_RAW/131.0;
 8005e14:	4b22      	ldr	r3, [pc, #136]	; (8005ea0 <readAcc+0x22c>)
 8005e16:	2200      	movs	r2, #0
 8005e18:	5e9b      	ldrsh	r3, [r3, r2]
 8005e1a:	0018      	movs	r0, r3
 8005e1c:	f7fd f8f2 	bl	8003004 <__aeabi_i2d>
 8005e20:	2200      	movs	r2, #0
 8005e22:	4b20      	ldr	r3, [pc, #128]	; (8005ea4 <readAcc+0x230>)
 8005e24:	f7fb fe5c 	bl	8001ae0 <__aeabi_ddiv>
 8005e28:	0002      	movs	r2, r0
 8005e2a:	000b      	movs	r3, r1
 8005e2c:	0010      	movs	r0, r2
 8005e2e:	0019      	movs	r1, r3
 8005e30:	f7fd f986 	bl	8003140 <__aeabi_d2f>
 8005e34:	1c02      	adds	r2, r0, #0
 8005e36:	4b1e      	ldr	r3, [pc, #120]	; (8005eb0 <readAcc+0x23c>)
 8005e38:	601a      	str	r2, [r3, #0]
	ACC_GYRO_data[0]=Ax;
 8005e3a:	4b14      	ldr	r3, [pc, #80]	; (8005e8c <readAcc+0x218>)
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	4b0d      	ldr	r3, [pc, #52]	; (8005e74 <readAcc+0x200>)
 8005e40:	601a      	str	r2, [r3, #0]
	ACC_GYRO_data[1]=Ay;
 8005e42:	4b13      	ldr	r3, [pc, #76]	; (8005e90 <readAcc+0x21c>)
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	4b0b      	ldr	r3, [pc, #44]	; (8005e74 <readAcc+0x200>)
 8005e48:	605a      	str	r2, [r3, #4]
	ACC_GYRO_data[2]=Az;
 8005e4a:	4b12      	ldr	r3, [pc, #72]	; (8005e94 <readAcc+0x220>)
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	4b09      	ldr	r3, [pc, #36]	; (8005e74 <readAcc+0x200>)
 8005e50:	609a      	str	r2, [r3, #8]
	ACC_GYRO_data[3]=Gx;
 8005e52:	4b15      	ldr	r3, [pc, #84]	; (8005ea8 <readAcc+0x234>)
 8005e54:	681a      	ldr	r2, [r3, #0]
 8005e56:	4b07      	ldr	r3, [pc, #28]	; (8005e74 <readAcc+0x200>)
 8005e58:	60da      	str	r2, [r3, #12]
	ACC_GYRO_data[4]=Gy;
 8005e5a:	4b14      	ldr	r3, [pc, #80]	; (8005eac <readAcc+0x238>)
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	4b05      	ldr	r3, [pc, #20]	; (8005e74 <readAcc+0x200>)
 8005e60:	611a      	str	r2, [r3, #16]
	ACC_GYRO_data[5]=Gz;
 8005e62:	4b13      	ldr	r3, [pc, #76]	; (8005eb0 <readAcc+0x23c>)
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	4b03      	ldr	r3, [pc, #12]	; (8005e74 <readAcc+0x200>)
 8005e68:	615a      	str	r2, [r3, #20]
	return(ACC_GYRO_data);
 8005e6a:	4b02      	ldr	r3, [pc, #8]	; (8005e74 <readAcc+0x200>)

	//sprintf (buf, "%.2f", Ax);
}
 8005e6c:	0018      	movs	r0, r3
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	b002      	add	sp, #8
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	2000393c 	.word	0x2000393c
 8005e78:	20000608 	.word	0x20000608
 8005e7c:	20003918 	.word	0x20003918
 8005e80:	2000391a 	.word	0x2000391a
 8005e84:	2000391c 	.word	0x2000391c
 8005e88:	40d00000 	.word	0x40d00000
 8005e8c:	20003924 	.word	0x20003924
 8005e90:	20003928 	.word	0x20003928
 8005e94:	2000392c 	.word	0x2000392c
 8005e98:	2000391e 	.word	0x2000391e
 8005e9c:	20003920 	.word	0x20003920
 8005ea0:	20003922 	.word	0x20003922
 8005ea4:	40606000 	.word	0x40606000
 8005ea8:	20003930 	.word	0x20003930
 8005eac:	20003934 	.word	0x20003934
 8005eb0:	20003938 	.word	0x20003938

08005eb4 <detectAcc>:


int detectAcc(){
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	af00      	add	r7, sp, #0
	readAcc();
 8005eb8:	f7ff fedc 	bl	8005c74 <readAcc>
	}
	else if(AccGyroStatus==3){
		strcat(Head,AlartStr_RashTurning);
	}*/

	if((ACC_GYRO_data[0]+ACC_GYRO_data[1]+ACC_GYRO_data[2])>2000){return 1;}
 8005ebc:	4b27      	ldr	r3, [pc, #156]	; (8005f5c <detectAcc+0xa8>)
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	4b26      	ldr	r3, [pc, #152]	; (8005f5c <detectAcc+0xa8>)
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	1c19      	adds	r1, r3, #0
 8005ec6:	1c10      	adds	r0, r2, #0
 8005ec8:	f7fa fb98 	bl	80005fc <__aeabi_fadd>
 8005ecc:	1c03      	adds	r3, r0, #0
 8005ece:	1c1a      	adds	r2, r3, #0
 8005ed0:	4b22      	ldr	r3, [pc, #136]	; (8005f5c <detectAcc+0xa8>)
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	1c19      	adds	r1, r3, #0
 8005ed6:	1c10      	adds	r0, r2, #0
 8005ed8:	f7fa fb90 	bl	80005fc <__aeabi_fadd>
 8005edc:	1c03      	adds	r3, r0, #0
 8005ede:	4920      	ldr	r1, [pc, #128]	; (8005f60 <detectAcc+0xac>)
 8005ee0:	1c18      	adds	r0, r3, #0
 8005ee2:	f7fa fb07 	bl	80004f4 <__aeabi_fcmpgt>
 8005ee6:	1e03      	subs	r3, r0, #0
 8005ee8:	d001      	beq.n	8005eee <detectAcc+0x3a>
 8005eea:	2301      	movs	r3, #1
 8005eec:	e032      	b.n	8005f54 <detectAcc+0xa0>
	if((ACC_GYRO_data[0]+ACC_GYRO_data[1]+ACC_GYRO_data[2])<-2000){return 2;}
 8005eee:	4b1b      	ldr	r3, [pc, #108]	; (8005f5c <detectAcc+0xa8>)
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	4b1a      	ldr	r3, [pc, #104]	; (8005f5c <detectAcc+0xa8>)
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	1c19      	adds	r1, r3, #0
 8005ef8:	1c10      	adds	r0, r2, #0
 8005efa:	f7fa fb7f 	bl	80005fc <__aeabi_fadd>
 8005efe:	1c03      	adds	r3, r0, #0
 8005f00:	1c1a      	adds	r2, r3, #0
 8005f02:	4b16      	ldr	r3, [pc, #88]	; (8005f5c <detectAcc+0xa8>)
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	1c19      	adds	r1, r3, #0
 8005f08:	1c10      	adds	r0, r2, #0
 8005f0a:	f7fa fb77 	bl	80005fc <__aeabi_fadd>
 8005f0e:	1c03      	adds	r3, r0, #0
 8005f10:	4914      	ldr	r1, [pc, #80]	; (8005f64 <detectAcc+0xb0>)
 8005f12:	1c18      	adds	r0, r3, #0
 8005f14:	f7fa fada 	bl	80004cc <__aeabi_fcmplt>
 8005f18:	1e03      	subs	r3, r0, #0
 8005f1a:	d001      	beq.n	8005f20 <detectAcc+0x6c>
 8005f1c:	2302      	movs	r3, #2
 8005f1e:	e019      	b.n	8005f54 <detectAcc+0xa0>
	if((ACC_GYRO_data[3]+ACC_GYRO_data[4]+ACC_GYRO_data[5])>2000){return 3;}
 8005f20:	4b0e      	ldr	r3, [pc, #56]	; (8005f5c <detectAcc+0xa8>)
 8005f22:	68da      	ldr	r2, [r3, #12]
 8005f24:	4b0d      	ldr	r3, [pc, #52]	; (8005f5c <detectAcc+0xa8>)
 8005f26:	691b      	ldr	r3, [r3, #16]
 8005f28:	1c19      	adds	r1, r3, #0
 8005f2a:	1c10      	adds	r0, r2, #0
 8005f2c:	f7fa fb66 	bl	80005fc <__aeabi_fadd>
 8005f30:	1c03      	adds	r3, r0, #0
 8005f32:	1c1a      	adds	r2, r3, #0
 8005f34:	4b09      	ldr	r3, [pc, #36]	; (8005f5c <detectAcc+0xa8>)
 8005f36:	695b      	ldr	r3, [r3, #20]
 8005f38:	1c19      	adds	r1, r3, #0
 8005f3a:	1c10      	adds	r0, r2, #0
 8005f3c:	f7fa fb5e 	bl	80005fc <__aeabi_fadd>
 8005f40:	1c03      	adds	r3, r0, #0
 8005f42:	4907      	ldr	r1, [pc, #28]	; (8005f60 <detectAcc+0xac>)
 8005f44:	1c18      	adds	r0, r3, #0
 8005f46:	f7fa fad5 	bl	80004f4 <__aeabi_fcmpgt>
 8005f4a:	1e03      	subs	r3, r0, #0
 8005f4c:	d001      	beq.n	8005f52 <detectAcc+0x9e>
 8005f4e:	2303      	movs	r3, #3
 8005f50:	e000      	b.n	8005f54 <detectAcc+0xa0>


	return 0;
 8005f52:	2300      	movs	r3, #0
}
 8005f54:	0018      	movs	r0, r3
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	46c0      	nop			; (mov r8, r8)
 8005f5c:	2000393c 	.word	0x2000393c
 8005f60:	44fa0000 	.word	0x44fa0000
 8005f64:	c4fa0000 	.word	0xc4fa0000

08005f68 <initGPS>:
char printBuf[50];

//char* buffer
//int ProcessRunning_GPS=0;

void initGPS(){
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	af00      	add	r7, sp, #0
	//GPS_Tx("$PSTMSAVEPAR\r\n\0");

	//GPS_Tx("$PSTMSRR\r\n\0");


	GPSInfo.lat=0.0;
 8005f6c:	4b19      	ldr	r3, [pc, #100]	; (8005fd4 <initGPS+0x6c>)
 8005f6e:	2200      	movs	r2, #0
 8005f70:	601a      	str	r2, [r3, #0]
	GPSInfo.lon=0.0;
 8005f72:	4b18      	ldr	r3, [pc, #96]	; (8005fd4 <initGPS+0x6c>)
 8005f74:	2200      	movs	r2, #0
 8005f76:	605a      	str	r2, [r3, #4]
	GPSInfo.alt=0.0;
 8005f78:	4b16      	ldr	r3, [pc, #88]	; (8005fd4 <initGPS+0x6c>)
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	609a      	str	r2, [r3, #8]
	GPSInfo.hdop=0.0;
 8005f7e:	4b15      	ldr	r3, [pc, #84]	; (8005fd4 <initGPS+0x6c>)
 8005f80:	2200      	movs	r2, #0
 8005f82:	60da      	str	r2, [r3, #12]
	GPSInfo.pdop=0.0;
 8005f84:	4b13      	ldr	r3, [pc, #76]	; (8005fd4 <initGPS+0x6c>)
 8005f86:	2200      	movs	r2, #0
 8005f88:	611a      	str	r2, [r3, #16]
	GPSInfo.head=0.0;
 8005f8a:	4b12      	ldr	r3, [pc, #72]	; (8005fd4 <initGPS+0x6c>)
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	615a      	str	r2, [r3, #20]
	GPSInfo.speed=0.0;
 8005f90:	4b10      	ldr	r3, [pc, #64]	; (8005fd4 <initGPS+0x6c>)
 8005f92:	2200      	movs	r2, #0
 8005f94:	619a      	str	r2, [r3, #24]
	GPSInfo.fix=0;
 8005f96:	4b0f      	ldr	r3, [pc, #60]	; (8005fd4 <initGPS+0x6c>)
 8005f98:	2200      	movs	r2, #0
 8005f9a:	61da      	str	r2, [r3, #28]
	GPSInfo.sat=0;
 8005f9c:	4b0d      	ldr	r3, [pc, #52]	; (8005fd4 <initGPS+0x6c>)
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	621a      	str	r2, [r3, #32]
	strcpy(GPSInfo.latD,"x");
 8005fa2:	4b0d      	ldr	r3, [pc, #52]	; (8005fd8 <initGPS+0x70>)
 8005fa4:	2278      	movs	r2, #120	; 0x78
 8005fa6:	801a      	strh	r2, [r3, #0]
	strcpy(GPSInfo.lonD,"x");
 8005fa8:	4a0c      	ldr	r2, [pc, #48]	; (8005fdc <initGPS+0x74>)
 8005faa:	4b0d      	ldr	r3, [pc, #52]	; (8005fe0 <initGPS+0x78>)
 8005fac:	0010      	movs	r0, r2
 8005fae:	0019      	movs	r1, r3
 8005fb0:	2302      	movs	r3, #2
 8005fb2:	001a      	movs	r2, r3
 8005fb4:	f00d f9fa 	bl	80133ac <memcpy>
	strcpy(GPSInfo.time,"x");
 8005fb8:	4b0a      	ldr	r3, [pc, #40]	; (8005fe4 <initGPS+0x7c>)
 8005fba:	2278      	movs	r2, #120	; 0x78
 8005fbc:	801a      	strh	r2, [r3, #0]
	strcpy(GPSInfo.date,"x");
 8005fbe:	4a0a      	ldr	r2, [pc, #40]	; (8005fe8 <initGPS+0x80>)
 8005fc0:	4b07      	ldr	r3, [pc, #28]	; (8005fe0 <initGPS+0x78>)
 8005fc2:	0010      	movs	r0, r2
 8005fc4:	0019      	movs	r1, r3
 8005fc6:	2302      	movs	r3, #2
 8005fc8:	001a      	movs	r2, r3
 8005fca:	f00d f9ef 	bl	80133ac <memcpy>
}
 8005fce:	46c0      	nop			; (mov r8, r8)
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	20003954 	.word	0x20003954
 8005fd8:	2000397c 	.word	0x2000397c
 8005fdc:	2000397f 	.word	0x2000397f
 8005fe0:	08017bb0 	.word	0x08017bb0
 8005fe4:	20003982 	.word	0x20003982
 8005fe8:	20003991 	.word	0x20003991

08005fec <getGPSString>:
void getGPSString(){
 8005fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fee:	46ce      	mov	lr, r9
 8005ff0:	4647      	mov	r7, r8
 8005ff2:	b580      	push	{r7, lr}
 8005ff4:	b0a1      	sub	sp, #132	; 0x84
 8005ff6:	af16      	add	r7, sp, #88	; 0x58
	memset(gpsDataRet,0,70);
 8005ff8:	4b3a      	ldr	r3, [pc, #232]	; (80060e4 <getGPSString+0xf8>)
 8005ffa:	2246      	movs	r2, #70	; 0x46
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	0018      	movs	r0, r3
 8006000:	f00d f80c 	bl	801301c <memset>

	if(GPSInfo.fix==1){
 8006004:	4b38      	ldr	r3, [pc, #224]	; (80060e8 <getGPSString+0xfc>)
 8006006:	69db      	ldr	r3, [r3, #28]
 8006008:	2b01      	cmp	r3, #1
 800600a:	d103      	bne.n	8006014 <getGPSString+0x28>
		SET_LED_GPS(1);
 800600c:	2001      	movs	r0, #1
 800600e:	f7fd fa87 	bl	8003520 <SET_LED_GPS>
 8006012:	e002      	b.n	800601a <getGPSString+0x2e>
	}
	else{
		SET_LED_GPS(0);
 8006014:	2000      	movs	r0, #0
 8006016:	f7fd fa83 	bl	8003520 <SET_LED_GPS>
	}




	sprintf(gpsDataRet, "%1d,%10s,%10s,%10f,%1s,%10f,%1s,%5.1f,%3.0f,%2d,%4.1f,%6.2f,%6.2f",
 800601a:	4b33      	ldr	r3, [pc, #204]	; (80060e8 <getGPSString+0xfc>)
 800601c:	69db      	ldr	r3, [r3, #28]
 800601e:	4699      	mov	r9, r3
	    			GPSInfo.fix,GPSInfo.date,GPSInfo.time,GPSInfo.lat,GPSInfo.latD,GPSInfo.lon,GPSInfo.lonD,GPSInfo.speed,GPSInfo.head,GPSInfo.sat,GPSInfo.alt,GPSInfo.pdop,GPSInfo.hdop);
 8006020:	4b31      	ldr	r3, [pc, #196]	; (80060e8 <getGPSString+0xfc>)
 8006022:	681b      	ldr	r3, [r3, #0]
	sprintf(gpsDataRet, "%1d,%10s,%10s,%10f,%1s,%10f,%1s,%5.1f,%3.0f,%2d,%4.1f,%6.2f,%6.2f",
 8006024:	1c18      	adds	r0, r3, #0
 8006026:	f7fd f843 	bl	80030b0 <__aeabi_f2d>
 800602a:	6238      	str	r0, [r7, #32]
 800602c:	6279      	str	r1, [r7, #36]	; 0x24
	    			GPSInfo.fix,GPSInfo.date,GPSInfo.time,GPSInfo.lat,GPSInfo.latD,GPSInfo.lon,GPSInfo.lonD,GPSInfo.speed,GPSInfo.head,GPSInfo.sat,GPSInfo.alt,GPSInfo.pdop,GPSInfo.hdop);
 800602e:	4b2e      	ldr	r3, [pc, #184]	; (80060e8 <getGPSString+0xfc>)
 8006030:	685b      	ldr	r3, [r3, #4]
	sprintf(gpsDataRet, "%1d,%10s,%10s,%10f,%1s,%10f,%1s,%5.1f,%3.0f,%2d,%4.1f,%6.2f,%6.2f",
 8006032:	1c18      	adds	r0, r3, #0
 8006034:	f7fd f83c 	bl	80030b0 <__aeabi_f2d>
 8006038:	61b8      	str	r0, [r7, #24]
 800603a:	61f9      	str	r1, [r7, #28]
	    			GPSInfo.fix,GPSInfo.date,GPSInfo.time,GPSInfo.lat,GPSInfo.latD,GPSInfo.lon,GPSInfo.lonD,GPSInfo.speed,GPSInfo.head,GPSInfo.sat,GPSInfo.alt,GPSInfo.pdop,GPSInfo.hdop);
 800603c:	4b2a      	ldr	r3, [pc, #168]	; (80060e8 <getGPSString+0xfc>)
 800603e:	699b      	ldr	r3, [r3, #24]
	sprintf(gpsDataRet, "%1d,%10s,%10s,%10f,%1s,%10f,%1s,%5.1f,%3.0f,%2d,%4.1f,%6.2f,%6.2f",
 8006040:	1c18      	adds	r0, r3, #0
 8006042:	f7fd f835 	bl	80030b0 <__aeabi_f2d>
 8006046:	6138      	str	r0, [r7, #16]
 8006048:	6179      	str	r1, [r7, #20]
	    			GPSInfo.fix,GPSInfo.date,GPSInfo.time,GPSInfo.lat,GPSInfo.latD,GPSInfo.lon,GPSInfo.lonD,GPSInfo.speed,GPSInfo.head,GPSInfo.sat,GPSInfo.alt,GPSInfo.pdop,GPSInfo.hdop);
 800604a:	4b27      	ldr	r3, [pc, #156]	; (80060e8 <getGPSString+0xfc>)
 800604c:	695b      	ldr	r3, [r3, #20]
	sprintf(gpsDataRet, "%1d,%10s,%10s,%10f,%1s,%10f,%1s,%5.1f,%3.0f,%2d,%4.1f,%6.2f,%6.2f",
 800604e:	1c18      	adds	r0, r3, #0
 8006050:	f7fd f82e 	bl	80030b0 <__aeabi_f2d>
 8006054:	60b8      	str	r0, [r7, #8]
 8006056:	60f9      	str	r1, [r7, #12]
 8006058:	4b23      	ldr	r3, [pc, #140]	; (80060e8 <getGPSString+0xfc>)
 800605a:	6a1a      	ldr	r2, [r3, #32]
 800605c:	4690      	mov	r8, r2
	    			GPSInfo.fix,GPSInfo.date,GPSInfo.time,GPSInfo.lat,GPSInfo.latD,GPSInfo.lon,GPSInfo.lonD,GPSInfo.speed,GPSInfo.head,GPSInfo.sat,GPSInfo.alt,GPSInfo.pdop,GPSInfo.hdop);
 800605e:	4b22      	ldr	r3, [pc, #136]	; (80060e8 <getGPSString+0xfc>)
 8006060:	689b      	ldr	r3, [r3, #8]
	sprintf(gpsDataRet, "%1d,%10s,%10s,%10f,%1s,%10f,%1s,%5.1f,%3.0f,%2d,%4.1f,%6.2f,%6.2f",
 8006062:	1c18      	adds	r0, r3, #0
 8006064:	f7fd f824 	bl	80030b0 <__aeabi_f2d>
 8006068:	6038      	str	r0, [r7, #0]
 800606a:	6079      	str	r1, [r7, #4]
	    			GPSInfo.fix,GPSInfo.date,GPSInfo.time,GPSInfo.lat,GPSInfo.latD,GPSInfo.lon,GPSInfo.lonD,GPSInfo.speed,GPSInfo.head,GPSInfo.sat,GPSInfo.alt,GPSInfo.pdop,GPSInfo.hdop);
 800606c:	4b1e      	ldr	r3, [pc, #120]	; (80060e8 <getGPSString+0xfc>)
 800606e:	691b      	ldr	r3, [r3, #16]
	sprintf(gpsDataRet, "%1d,%10s,%10s,%10f,%1s,%10f,%1s,%5.1f,%3.0f,%2d,%4.1f,%6.2f,%6.2f",
 8006070:	1c18      	adds	r0, r3, #0
 8006072:	f7fd f81d 	bl	80030b0 <__aeabi_f2d>
 8006076:	0004      	movs	r4, r0
 8006078:	000d      	movs	r5, r1
	    			GPSInfo.fix,GPSInfo.date,GPSInfo.time,GPSInfo.lat,GPSInfo.latD,GPSInfo.lon,GPSInfo.lonD,GPSInfo.speed,GPSInfo.head,GPSInfo.sat,GPSInfo.alt,GPSInfo.pdop,GPSInfo.hdop);
 800607a:	4b1b      	ldr	r3, [pc, #108]	; (80060e8 <getGPSString+0xfc>)
 800607c:	68db      	ldr	r3, [r3, #12]
	sprintf(gpsDataRet, "%1d,%10s,%10s,%10f,%1s,%10f,%1s,%5.1f,%3.0f,%2d,%4.1f,%6.2f,%6.2f",
 800607e:	1c18      	adds	r0, r3, #0
 8006080:	f7fd f816 	bl	80030b0 <__aeabi_f2d>
 8006084:	0002      	movs	r2, r0
 8006086:	000b      	movs	r3, r1
 8006088:	4e18      	ldr	r6, [pc, #96]	; (80060ec <getGPSString+0x100>)
 800608a:	4919      	ldr	r1, [pc, #100]	; (80060f0 <getGPSString+0x104>)
 800608c:	4815      	ldr	r0, [pc, #84]	; (80060e4 <getGPSString+0xf8>)
 800608e:	9214      	str	r2, [sp, #80]	; 0x50
 8006090:	9315      	str	r3, [sp, #84]	; 0x54
 8006092:	9412      	str	r4, [sp, #72]	; 0x48
 8006094:	9513      	str	r5, [sp, #76]	; 0x4c
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	687c      	ldr	r4, [r7, #4]
 800609a:	9310      	str	r3, [sp, #64]	; 0x40
 800609c:	9411      	str	r4, [sp, #68]	; 0x44
 800609e:	4642      	mov	r2, r8
 80060a0:	920e      	str	r2, [sp, #56]	; 0x38
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	68fc      	ldr	r4, [r7, #12]
 80060a6:	930c      	str	r3, [sp, #48]	; 0x30
 80060a8:	940d      	str	r4, [sp, #52]	; 0x34
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	697c      	ldr	r4, [r7, #20]
 80060ae:	930a      	str	r3, [sp, #40]	; 0x28
 80060b0:	940b      	str	r4, [sp, #44]	; 0x2c
 80060b2:	4b10      	ldr	r3, [pc, #64]	; (80060f4 <getGPSString+0x108>)
 80060b4:	9308      	str	r3, [sp, #32]
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	69fc      	ldr	r4, [r7, #28]
 80060ba:	9306      	str	r3, [sp, #24]
 80060bc:	9407      	str	r4, [sp, #28]
 80060be:	4b0e      	ldr	r3, [pc, #56]	; (80060f8 <getGPSString+0x10c>)
 80060c0:	9304      	str	r3, [sp, #16]
 80060c2:	6a3b      	ldr	r3, [r7, #32]
 80060c4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80060c6:	9302      	str	r3, [sp, #8]
 80060c8:	9403      	str	r4, [sp, #12]
 80060ca:	4b0c      	ldr	r3, [pc, #48]	; (80060fc <getGPSString+0x110>)
 80060cc:	9300      	str	r3, [sp, #0]
 80060ce:	0033      	movs	r3, r6
 80060d0:	464a      	mov	r2, r9
 80060d2:	f00c ff37 	bl	8012f44 <siprintf>
}
 80060d6:	46c0      	nop			; (mov r8, r8)
 80060d8:	46bd      	mov	sp, r7
 80060da:	b00b      	add	sp, #44	; 0x2c
 80060dc:	bcc0      	pop	{r6, r7}
 80060de:	46b9      	mov	r9, r7
 80060e0:	46b0      	mov	r8, r6
 80060e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060e4:	20003d88 	.word	0x20003d88
 80060e8:	20003954 	.word	0x20003954
 80060ec:	20003991 	.word	0x20003991
 80060f0:	08017bb4 	.word	0x08017bb4
 80060f4:	2000397f 	.word	0x2000397f
 80060f8:	2000397c 	.word	0x2000397c
 80060fc:	20003982 	.word	0x20003982

08006100 <DegreeDecimalConvert>:



float DegreeDecimalConvert(float ddmmmm){
 8006100:	b580      	push	{r7, lr}
 8006102:	b084      	sub	sp, #16
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
    // printf("insfunction2 %f",ddmmmm);
    int dd1= ddmmmm/100;
 8006108:	4915      	ldr	r1, [pc, #84]	; (8006160 <DegreeDecimalConvert+0x60>)
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f7fa fc16 	bl	800093c <__aeabi_fdiv>
 8006110:	1c03      	adds	r3, r0, #0
 8006112:	1c18      	adds	r0, r3, #0
 8006114:	f7fb f8ca 	bl	80012ac <__aeabi_f2iz>
 8006118:	0003      	movs	r3, r0
 800611a:	60fb      	str	r3, [r7, #12]
    float mm=ddmmmm -(dd1*100);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2264      	movs	r2, #100	; 0x64
 8006120:	4353      	muls	r3, r2
 8006122:	0018      	movs	r0, r3
 8006124:	f7fb f8e2 	bl	80012ec <__aeabi_i2f>
 8006128:	1c03      	adds	r3, r0, #0
 800612a:	1c19      	adds	r1, r3, #0
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f7fa ff1d 	bl	8000f6c <__aeabi_fsub>
 8006132:	1c03      	adds	r3, r0, #0
 8006134:	60bb      	str	r3, [r7, #8]
    mm=mm/60;
 8006136:	490b      	ldr	r1, [pc, #44]	; (8006164 <DegreeDecimalConvert+0x64>)
 8006138:	68b8      	ldr	r0, [r7, #8]
 800613a:	f7fa fbff 	bl	800093c <__aeabi_fdiv>
 800613e:	1c03      	adds	r3, r0, #0
 8006140:	60bb      	str	r3, [r7, #8]
    mm=(float)dd1+mm;
 8006142:	68f8      	ldr	r0, [r7, #12]
 8006144:	f7fb f8d2 	bl	80012ec <__aeabi_i2f>
 8006148:	1c03      	adds	r3, r0, #0
 800614a:	1c19      	adds	r1, r3, #0
 800614c:	68b8      	ldr	r0, [r7, #8]
 800614e:	f7fa fa55 	bl	80005fc <__aeabi_fadd>
 8006152:	1c03      	adds	r3, r0, #0
 8006154:	60bb      	str	r3, [r7, #8]
    return(mm);
 8006156:	68bb      	ldr	r3, [r7, #8]
}
 8006158:	1c18      	adds	r0, r3, #0
 800615a:	46bd      	mov	sp, r7
 800615c:	b004      	add	sp, #16
 800615e:	bd80      	pop	{r7, pc}
 8006160:	42c80000 	.word	0x42c80000
 8006164:	42700000 	.word	0x42700000

08006168 <printInt>:
	snprintf(printBuf, 6, "%5.0f", x);
	//gcvt(x, 6, buf);
	Debug_Tx(printBuf);

}
void printInt(int x){
 8006168:	b580      	push	{r7, lr}
 800616a:	b082      	sub	sp, #8
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
	memset(printBuf,0,50);
 8006170:	4b09      	ldr	r3, [pc, #36]	; (8006198 <printInt+0x30>)
 8006172:	2232      	movs	r2, #50	; 0x32
 8006174:	2100      	movs	r1, #0
 8006176:	0018      	movs	r0, r3
 8006178:	f00c ff50 	bl	801301c <memset>
	snprintf(printBuf, 6, "%d", x);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4a07      	ldr	r2, [pc, #28]	; (800619c <printInt+0x34>)
 8006180:	4805      	ldr	r0, [pc, #20]	; (8006198 <printInt+0x30>)
 8006182:	2106      	movs	r1, #6
 8006184:	f00c feaa 	bl	8012edc <sniprintf>
	//gcvt(x, 6, buf);
	Debug_Tx(printBuf);
 8006188:	4b03      	ldr	r3, [pc, #12]	; (8006198 <printInt+0x30>)
 800618a:	0018      	movs	r0, r3
 800618c:	f002 f82e 	bl	80081ec <Debug_Tx>

}
 8006190:	46c0      	nop			; (mov r8, r8)
 8006192:	46bd      	mov	sp, r7
 8006194:	b002      	add	sp, #8
 8006196:	bd80      	pop	{r7, pc}
 8006198:	20003ddc 	.word	0x20003ddc
 800619c:	08016c0c 	.word	0x08016c0c

080061a0 <nmea0183_checksum>:
int nmea0183_checksum(char *s){//one extra blank char was found so last 4 char had to remove
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b084      	sub	sp, #16
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
    int c = 0;
 80061a8:	2300      	movs	r3, #0
 80061aa:	60fb      	str	r3, [r7, #12]
    while (*s)
 80061ac:	e007      	b.n	80061be <nmea0183_checksum+0x1e>
        c ^= *s++;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	1c5a      	adds	r2, r3, #1
 80061b2:	607a      	str	r2, [r7, #4]
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	001a      	movs	r2, r3
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	4053      	eors	r3, r2
 80061bc:	60fb      	str	r3, [r7, #12]
    while (*s)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	781b      	ldrb	r3, [r3, #0]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1f3      	bne.n	80061ae <nmea0183_checksum+0xe>

    return c;
 80061c6:	68fb      	ldr	r3, [r7, #12]

}
 80061c8:	0018      	movs	r0, r3
 80061ca:	46bd      	mov	sp, r7
 80061cc:	b004      	add	sp, #16
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <getGNRMC>:
        }
    }
}
*/

void getGNRMC(const char * ptra){
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b086      	sub	sp, #24
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
	//Debug_Tx((char*)ptra);
	int i=0;
 80061d8:	2300      	movs	r3, #0
 80061da:	617b      	str	r3, [r7, #20]
    char *token = strtok((char *)ptra, ",");
 80061dc:	4a5a      	ldr	r2, [pc, #360]	; (8006348 <getGNRMC+0x178>)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	0011      	movs	r1, r2
 80061e2:	0018      	movs	r0, r3
 80061e4:	f00c ff62 	bl	80130ac <strtok>
 80061e8:	0003      	movs	r3, r0
 80061ea:	613b      	str	r3, [r7, #16]
    while( token != NULL ) {
 80061ec:	e0a2      	b.n	8006334 <getGNRMC+0x164>
  	    if(i==1){ //Getting time
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d105      	bne.n	8006200 <getGNRMC+0x30>
  	    	strncpy(GPSInfo.time,token,6);
 80061f4:	6939      	ldr	r1, [r7, #16]
 80061f6:	4b55      	ldr	r3, [pc, #340]	; (800634c <getGNRMC+0x17c>)
 80061f8:	2206      	movs	r2, #6
 80061fa:	0018      	movs	r0, r3
 80061fc:	f00c ff42 	bl	8013084 <strncpy>
  	    }
  	    if(i==10){ //Getting GPS status
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	2b0a      	cmp	r3, #10
 8006204:	d10d      	bne.n	8006222 <getGNRMC+0x52>
  	        if(strstr(token,"N") != NULL){GPSInfo.fix=0;}
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	214e      	movs	r1, #78	; 0x4e
 800620a:	0018      	movs	r0, r3
 800620c:	f00c ff1b 	bl	8013046 <strchr>
 8006210:	1e03      	subs	r3, r0, #0
 8006212:	d003      	beq.n	800621c <getGNRMC+0x4c>
 8006214:	4b4e      	ldr	r3, [pc, #312]	; (8006350 <getGNRMC+0x180>)
 8006216:	2200      	movs	r2, #0
 8006218:	61da      	str	r2, [r3, #28]
 800621a:	e002      	b.n	8006222 <getGNRMC+0x52>
  	        else{GPSInfo.fix=1;}
 800621c:	4b4c      	ldr	r3, [pc, #304]	; (8006350 <getGNRMC+0x180>)
 800621e:	2201      	movs	r2, #1
 8006220:	61da      	str	r2, [r3, #28]
  	    }
  	    if(i==10){ //Getting GPS status
  	        //if(strstr(token,"N") != NULL){GPSInfo.fix=0;}
  	    }
  	    if(i==3){ //Getting Latitude
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	2b03      	cmp	r3, #3
 8006226:	d10a      	bne.n	800623e <getGNRMC+0x6e>
  	    	 GPSInfo.lat=DegreeDecimalConvert(stor(token));
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	0018      	movs	r0, r3
 800622c:	f000 fe6c 	bl	8006f08 <stor>
 8006230:	1c03      	adds	r3, r0, #0
 8006232:	1c18      	adds	r0, r3, #0
 8006234:	f7ff ff64 	bl	8006100 <DegreeDecimalConvert>
 8006238:	1c02      	adds	r2, r0, #0
 800623a:	4b45      	ldr	r3, [pc, #276]	; (8006350 <getGNRMC+0x180>)
 800623c:	601a      	str	r2, [r3, #0]
  	    }
  	    if(i==4){ //Getting Latitude ind
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	2b04      	cmp	r3, #4
 8006242:	d105      	bne.n	8006250 <getGNRMC+0x80>
  	        strcpy(GPSInfo.latD,token);
 8006244:	693a      	ldr	r2, [r7, #16]
 8006246:	4b43      	ldr	r3, [pc, #268]	; (8006354 <getGNRMC+0x184>)
 8006248:	0011      	movs	r1, r2
 800624a:	0018      	movs	r0, r3
 800624c:	f00d f89b 	bl	8013386 <strcpy>
  	    }
  	    if(i==5){ //Getting Longitude
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	2b05      	cmp	r3, #5
 8006254:	d10a      	bne.n	800626c <getGNRMC+0x9c>
	        GPSInfo.lon=DegreeDecimalConvert(stor(token));
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	0018      	movs	r0, r3
 800625a:	f000 fe55 	bl	8006f08 <stor>
 800625e:	1c03      	adds	r3, r0, #0
 8006260:	1c18      	adds	r0, r3, #0
 8006262:	f7ff ff4d 	bl	8006100 <DegreeDecimalConvert>
 8006266:	1c02      	adds	r2, r0, #0
 8006268:	4b39      	ldr	r3, [pc, #228]	; (8006350 <getGNRMC+0x180>)
 800626a:	605a      	str	r2, [r3, #4]
  	    }
  	    if(i==6){ //Getting Longitude ind
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	2b06      	cmp	r3, #6
 8006270:	d105      	bne.n	800627e <getGNRMC+0xae>
  	    	strcpy(GPSInfo.lonD,token);
 8006272:	693a      	ldr	r2, [r7, #16]
 8006274:	4b38      	ldr	r3, [pc, #224]	; (8006358 <getGNRMC+0x188>)
 8006276:	0011      	movs	r1, r2
 8006278:	0018      	movs	r0, r3
 800627a:	f00d f884 	bl	8013386 <strcpy>
  	    }
  	    if(i==9){ //Getting Date
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	2b09      	cmp	r3, #9
 8006282:	d139      	bne.n	80062f8 <getGNRMC+0x128>
  			memset(dd,0,10);
 8006284:	4b35      	ldr	r3, [pc, #212]	; (800635c <getGNRMC+0x18c>)
 8006286:	220a      	movs	r2, #10
 8006288:	2100      	movs	r1, #0
 800628a:	0018      	movs	r0, r3
 800628c:	f00c fec6 	bl	801301c <memset>
  	        for(int l=0;l<4;l++){dd[l]=token[l];}
 8006290:	2300      	movs	r3, #0
 8006292:	60fb      	str	r3, [r7, #12]
 8006294:	e00b      	b.n	80062ae <getGNRMC+0xde>
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	693a      	ldr	r2, [r7, #16]
 800629a:	18d3      	adds	r3, r2, r3
 800629c:	7819      	ldrb	r1, [r3, #0]
 800629e:	4a2f      	ldr	r2, [pc, #188]	; (800635c <getGNRMC+0x18c>)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	18d3      	adds	r3, r2, r3
 80062a4:	1c0a      	adds	r2, r1, #0
 80062a6:	701a      	strb	r2, [r3, #0]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	3301      	adds	r3, #1
 80062ac:	60fb      	str	r3, [r7, #12]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2b03      	cmp	r3, #3
 80062b2:	ddf0      	ble.n	8006296 <getGNRMC+0xc6>
  	        dd[4]='2';
 80062b4:	4b29      	ldr	r3, [pc, #164]	; (800635c <getGNRMC+0x18c>)
 80062b6:	2232      	movs	r2, #50	; 0x32
 80062b8:	711a      	strb	r2, [r3, #4]
  	        dd[5]='0';
 80062ba:	4b28      	ldr	r3, [pc, #160]	; (800635c <getGNRMC+0x18c>)
 80062bc:	2230      	movs	r2, #48	; 0x30
 80062be:	715a      	strb	r2, [r3, #5]
  	        for(int l=6;l<8;l++){dd[l]=token[l-2];}
 80062c0:	2306      	movs	r3, #6
 80062c2:	60bb      	str	r3, [r7, #8]
 80062c4:	e00c      	b.n	80062e0 <getGNRMC+0x110>
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	3b02      	subs	r3, #2
 80062ca:	693a      	ldr	r2, [r7, #16]
 80062cc:	18d3      	adds	r3, r2, r3
 80062ce:	7819      	ldrb	r1, [r3, #0]
 80062d0:	4a22      	ldr	r2, [pc, #136]	; (800635c <getGNRMC+0x18c>)
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	18d3      	adds	r3, r2, r3
 80062d6:	1c0a      	adds	r2, r1, #0
 80062d8:	701a      	strb	r2, [r3, #0]
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	3301      	adds	r3, #1
 80062de:	60bb      	str	r3, [r7, #8]
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	2b07      	cmp	r3, #7
 80062e4:	ddef      	ble.n	80062c6 <getGNRMC+0xf6>
  	        dd[8]='\0';
 80062e6:	4b1d      	ldr	r3, [pc, #116]	; (800635c <getGNRMC+0x18c>)
 80062e8:	2200      	movs	r2, #0
 80062ea:	721a      	strb	r2, [r3, #8]
  	        strcpy(GPSInfo.date,dd);
 80062ec:	4a1b      	ldr	r2, [pc, #108]	; (800635c <getGNRMC+0x18c>)
 80062ee:	4b1c      	ldr	r3, [pc, #112]	; (8006360 <getGNRMC+0x190>)
 80062f0:	0011      	movs	r1, r2
 80062f2:	0018      	movs	r0, r3
 80062f4:	f00d f847 	bl	8013386 <strcpy>
  	    }
  	    if(i==7){ //Getting Speed
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	2b07      	cmp	r3, #7
 80062fc:	d106      	bne.n	800630c <getGNRMC+0x13c>
  	        GPSInfo.speed=stor(token);
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	0018      	movs	r0, r3
 8006302:	f000 fe01 	bl	8006f08 <stor>
 8006306:	1c02      	adds	r2, r0, #0
 8006308:	4b11      	ldr	r3, [pc, #68]	; (8006350 <getGNRMC+0x180>)
 800630a:	619a      	str	r2, [r3, #24]
  	    }
  	    if(i==8){ //Getting Course
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	2b08      	cmp	r3, #8
 8006310:	d106      	bne.n	8006320 <getGNRMC+0x150>
  	        GPSInfo.head=stor(token);
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	0018      	movs	r0, r3
 8006316:	f000 fdf7 	bl	8006f08 <stor>
 800631a:	1c02      	adds	r2, r0, #0
 800631c:	4b0c      	ldr	r3, [pc, #48]	; (8006350 <getGNRMC+0x180>)
 800631e:	615a      	str	r2, [r3, #20]
  	    }
  	    token = strtok(NULL,",");
 8006320:	4b09      	ldr	r3, [pc, #36]	; (8006348 <getGNRMC+0x178>)
 8006322:	0019      	movs	r1, r3
 8006324:	2000      	movs	r0, #0
 8006326:	f00c fec1 	bl	80130ac <strtok>
 800632a:	0003      	movs	r3, r0
 800632c:	613b      	str	r3, [r7, #16]
        i++;
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	3301      	adds	r3, #1
 8006332:	617b      	str	r3, [r7, #20]
    while( token != NULL ) {
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d000      	beq.n	800633c <getGNRMC+0x16c>
 800633a:	e758      	b.n	80061ee <getGNRMC+0x1e>
    }
	//free(token);
}
 800633c:	46c0      	nop			; (mov r8, r8)
 800633e:	46c0      	nop			; (mov r8, r8)
 8006340:	46bd      	mov	sp, r7
 8006342:	b006      	add	sp, #24
 8006344:	bd80      	pop	{r7, pc}
 8006346:	46c0      	nop			; (mov r8, r8)
 8006348:	08016c40 	.word	0x08016c40
 800634c:	20003982 	.word	0x20003982
 8006350:	20003954 	.word	0x20003954
 8006354:	2000397c 	.word	0x2000397c
 8006358:	2000397f 	.word	0x2000397f
 800635c:	20003dd0 	.word	0x20003dd0
 8006360:	20003991 	.word	0x20003991

08006364 <getGNGSA>:
void getGNGSA(const  char * ptra){
 8006364:	b580      	push	{r7, lr}
 8006366:	b084      	sub	sp, #16
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
	//Debug_Tx((char*)ptra);
	int i=0;
 800636c:	2300      	movs	r3, #0
 800636e:	60fb      	str	r3, [r7, #12]
    char *token = strtok((char *)ptra, ",");
 8006370:	4a17      	ldr	r2, [pc, #92]	; (80063d0 <getGNGSA+0x6c>)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	0011      	movs	r1, r2
 8006376:	0018      	movs	r0, r3
 8006378:	f00c fe98 	bl	80130ac <strtok>
 800637c:	0003      	movs	r3, r0
 800637e:	60bb      	str	r3, [r7, #8]
    while( token != NULL ) {
 8006380:	e01d      	b.n	80063be <getGNGSA+0x5a>

        if(i==15){ //Getting PDOP
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2b0f      	cmp	r3, #15
 8006386:	d106      	bne.n	8006396 <getGNGSA+0x32>
    	    GPSInfo.pdop=stor(token);
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	0018      	movs	r0, r3
 800638c:	f000 fdbc 	bl	8006f08 <stor>
 8006390:	1c02      	adds	r2, r0, #0
 8006392:	4b10      	ldr	r3, [pc, #64]	; (80063d4 <getGNGSA+0x70>)
 8006394:	611a      	str	r2, [r3, #16]
    	}
    	if(i==16){ //Getting HDOP
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2b10      	cmp	r3, #16
 800639a:	d106      	bne.n	80063aa <getGNGSA+0x46>
    	    GPSInfo.hdop=stor(token);
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	0018      	movs	r0, r3
 80063a0:	f000 fdb2 	bl	8006f08 <stor>
 80063a4:	1c02      	adds	r2, r0, #0
 80063a6:	4b0b      	ldr	r3, [pc, #44]	; (80063d4 <getGNGSA+0x70>)
 80063a8:	60da      	str	r2, [r3, #12]
        }
  	    token = strtok(NULL,",");
 80063aa:	4b09      	ldr	r3, [pc, #36]	; (80063d0 <getGNGSA+0x6c>)
 80063ac:	0019      	movs	r1, r3
 80063ae:	2000      	movs	r0, #0
 80063b0:	f00c fe7c 	bl	80130ac <strtok>
 80063b4:	0003      	movs	r3, r0
 80063b6:	60bb      	str	r3, [r7, #8]
        i++;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	3301      	adds	r3, #1
 80063bc:	60fb      	str	r3, [r7, #12]
    while( token != NULL ) {
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d1de      	bne.n	8006382 <getGNGSA+0x1e>
    }
	//free(token);
}
 80063c4:	46c0      	nop			; (mov r8, r8)
 80063c6:	46c0      	nop			; (mov r8, r8)
 80063c8:	46bd      	mov	sp, r7
 80063ca:	b004      	add	sp, #16
 80063cc:	bd80      	pop	{r7, pc}
 80063ce:	46c0      	nop			; (mov r8, r8)
 80063d0:	08016c40 	.word	0x08016c40
 80063d4:	20003954 	.word	0x20003954

080063d8 <getGNGGA>:



void getGNGGA(const  char * ptra){
 80063d8:	b580      	push	{r7, lr}
 80063da:	b084      	sub	sp, #16
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
	//Debug_Tx((char*)ptra);

	int i=0;
 80063e0:	2300      	movs	r3, #0
 80063e2:	60fb      	str	r3, [r7, #12]
    char *token = strtok((char *)ptra, ",");
 80063e4:	4a17      	ldr	r2, [pc, #92]	; (8006444 <getGNGGA+0x6c>)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	0011      	movs	r1, r2
 80063ea:	0018      	movs	r0, r3
 80063ec:	f00c fe5e 	bl	80130ac <strtok>
 80063f0:	0003      	movs	r3, r0
 80063f2:	60bb      	str	r3, [r7, #8]
    while( token != NULL ) {
 80063f4:	e01d      	b.n	8006432 <getGNGGA+0x5a>
    	if(i==7){ //Getting Satellites no
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2b07      	cmp	r3, #7
 80063fa:	d106      	bne.n	800640a <getGNGGA+0x32>
            GPSInfo.sat = atoi(token);
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	0018      	movs	r0, r3
 8006400:	f00a fe90 	bl	8011124 <atoi>
 8006404:	0002      	movs	r2, r0
 8006406:	4b10      	ldr	r3, [pc, #64]	; (8006448 <getGNGGA+0x70>)
 8006408:	621a      	str	r2, [r3, #32]
        }

    	if(i==9){ //Getting Saltitute
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2b09      	cmp	r3, #9
 800640e:	d106      	bne.n	800641e <getGNGGA+0x46>
            GPSInfo.alt = stor(token);
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	0018      	movs	r0, r3
 8006414:	f000 fd78 	bl	8006f08 <stor>
 8006418:	1c02      	adds	r2, r0, #0
 800641a:	4b0b      	ldr	r3, [pc, #44]	; (8006448 <getGNGGA+0x70>)
 800641c:	609a      	str	r2, [r3, #8]

  	    if(i==6){ //Getting GPS status
  	        //if(strstr(token,"0") != NULL){GPSInfo.fix=0;}
  	        //else{GPSInfo.fix=1;}
  	    }
  	    token = strtok(NULL,",");
 800641e:	4b09      	ldr	r3, [pc, #36]	; (8006444 <getGNGGA+0x6c>)
 8006420:	0019      	movs	r1, r3
 8006422:	2000      	movs	r0, #0
 8006424:	f00c fe42 	bl	80130ac <strtok>
 8006428:	0003      	movs	r3, r0
 800642a:	60bb      	str	r3, [r7, #8]
        i++;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	3301      	adds	r3, #1
 8006430:	60fb      	str	r3, [r7, #12]
    while( token != NULL ) {
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d1de      	bne.n	80063f6 <getGNGGA+0x1e>
    }
	//free(token);
}
 8006438:	46c0      	nop			; (mov r8, r8)
 800643a:	46c0      	nop			; (mov r8, r8)
 800643c:	46bd      	mov	sp, r7
 800643e:	b004      	add	sp, #16
 8006440:	bd80      	pop	{r7, pc}
 8006442:	46c0      	nop			; (mov r8, r8)
 8006444:	08016c40 	.word	0x08016c40
 8006448:	20003954 	.word	0x20003954

0800644c <nmea_valid_checksum>:
	    }

    }
}
*/
uint8_t nmea_valid_checksum(const char *message) {
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
    uint8_t checksum= (uint8_t)strtol(strchr(message, '*')+1, NULL, 16);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	212a      	movs	r1, #42	; 0x2a
 8006458:	0018      	movs	r0, r3
 800645a:	f00c fdf4 	bl	8013046 <strchr>
 800645e:	0003      	movs	r3, r0
 8006460:	3301      	adds	r3, #1
 8006462:	2210      	movs	r2, #16
 8006464:	2100      	movs	r1, #0
 8006466:	0018      	movs	r0, r3
 8006468:	f00b fde2 	bl	8012030 <strtol>
 800646c:	0002      	movs	r2, r0
 800646e:	230e      	movs	r3, #14
 8006470:	18fb      	adds	r3, r7, r3
 8006472:	701a      	strb	r2, [r3, #0]

    char p;
    uint8_t sum = 0;
 8006474:	230f      	movs	r3, #15
 8006476:	18fb      	adds	r3, r7, r3
 8006478:	2200      	movs	r2, #0
 800647a:	701a      	strb	r2, [r3, #0]
    ++message;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	3301      	adds	r3, #1
 8006480:	607b      	str	r3, [r7, #4]
    while ((p = *message++) != '*') {
 8006482:	e008      	b.n	8006496 <nmea_valid_checksum+0x4a>
        sum ^= p;
 8006484:	220f      	movs	r2, #15
 8006486:	18bb      	adds	r3, r7, r2
 8006488:	18b9      	adds	r1, r7, r2
 800648a:	220d      	movs	r2, #13
 800648c:	18ba      	adds	r2, r7, r2
 800648e:	7809      	ldrb	r1, [r1, #0]
 8006490:	7812      	ldrb	r2, [r2, #0]
 8006492:	404a      	eors	r2, r1
 8006494:	701a      	strb	r2, [r3, #0]
    while ((p = *message++) != '*') {
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	1c5a      	adds	r2, r3, #1
 800649a:	607a      	str	r2, [r7, #4]
 800649c:	210d      	movs	r1, #13
 800649e:	187a      	adds	r2, r7, r1
 80064a0:	781b      	ldrb	r3, [r3, #0]
 80064a2:	7013      	strb	r3, [r2, #0]
 80064a4:	187b      	adds	r3, r7, r1
 80064a6:	781b      	ldrb	r3, [r3, #0]
 80064a8:	2b2a      	cmp	r3, #42	; 0x2a
 80064aa:	d1eb      	bne.n	8006484 <nmea_valid_checksum+0x38>
    }

    if (sum != checksum) {
 80064ac:	230f      	movs	r3, #15
 80064ae:	18fa      	adds	r2, r7, r3
 80064b0:	230e      	movs	r3, #14
 80064b2:	18fb      	adds	r3, r7, r3
 80064b4:	7812      	ldrb	r2, [r2, #0]
 80064b6:	781b      	ldrb	r3, [r3, #0]
 80064b8:	429a      	cmp	r2, r3
 80064ba:	d001      	beq.n	80064c0 <nmea_valid_checksum+0x74>
        return 0;
 80064bc:	2300      	movs	r3, #0
 80064be:	e000      	b.n	80064c2 <nmea_valid_checksum+0x76>
    }

    return 1;
 80064c0:	2301      	movs	r3, #1
}
 80064c2:	0018      	movs	r0, r3
 80064c4:	46bd      	mov	sp, r7
 80064c6:	b004      	add	sp, #16
 80064c8:	bd80      	pop	{r7, pc}
	...

080064cc <validateGPS>:
int validateGPS(const char * str){
 80064cc:	b5b0      	push	{r4, r5, r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
	int GPStyp=0;
 80064d4:	2300      	movs	r3, #0
 80064d6:	60fb      	str	r3, [r7, #12]

	uint8_t checksum = 0;
 80064d8:	250b      	movs	r5, #11
 80064da:	197b      	adds	r3, r7, r5
 80064dc:	2200      	movs	r2, #0
 80064de:	701a      	strb	r2, [r3, #0]
	    if ((checksum = nmea_valid_checksum(str)) != 1) {
 80064e0:	197c      	adds	r4, r7, r5
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	0018      	movs	r0, r3
 80064e6:	f7ff ffb1 	bl	800644c <nmea_valid_checksum>
 80064ea:	0003      	movs	r3, r0
 80064ec:	7023      	strb	r3, [r4, #0]
 80064ee:	197b      	adds	r3, r7, r5
 80064f0:	781b      	ldrb	r3, [r3, #0]
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d001      	beq.n	80064fa <validateGPS+0x2e>
	        return 0;
 80064f6:	2300      	movs	r3, #0
 80064f8:	e056      	b.n	80065a8 <validateGPS+0xdc>
	    }
	    if(strlen(str)<4){return 0;}
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	0018      	movs	r0, r3
 80064fe:	f7f9 fe03 	bl	8000108 <strlen>
 8006502:	0003      	movs	r3, r0
 8006504:	2b03      	cmp	r3, #3
 8006506:	d801      	bhi.n	800650c <validateGPS+0x40>
 8006508:	2300      	movs	r3, #0
 800650a:	e04d      	b.n	80065a8 <validateGPS+0xdc>

	    if (strstr(str, "GNRMC") != NULL) {
 800650c:	4a28      	ldr	r2, [pc, #160]	; (80065b0 <validateGPS+0xe4>)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	0011      	movs	r1, r2
 8006512:	0018      	movs	r0, r3
 8006514:	f00c fe32 	bl	801317c <strstr>
 8006518:	1e03      	subs	r3, r0, #0
 800651a:	d006      	beq.n	800652a <validateGPS+0x5e>
	    	//Debug_Tx(str);
	    	GPStyp=1;getGNRMC(str);
 800651c:	2301      	movs	r3, #1
 800651e:	60fb      	str	r3, [r7, #12]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	0018      	movs	r0, r3
 8006524:	f7ff fe54 	bl	80061d0 <getGNRMC>
 8006528:	e03d      	b.n	80065a6 <validateGPS+0xda>
	    }
	    else if (strstr(str, "GNGGA") != NULL) {
 800652a:	4a22      	ldr	r2, [pc, #136]	; (80065b4 <validateGPS+0xe8>)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	0011      	movs	r1, r2
 8006530:	0018      	movs	r0, r3
 8006532:	f00c fe23 	bl	801317c <strstr>
 8006536:	1e03      	subs	r3, r0, #0
 8006538:	d006      	beq.n	8006548 <validateGPS+0x7c>
	    	//Debug_Tx(str);
	    	GPStyp=2; getGNGGA(str);
 800653a:	2302      	movs	r3, #2
 800653c:	60fb      	str	r3, [r7, #12]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	0018      	movs	r0, r3
 8006542:	f7ff ff49 	bl	80063d8 <getGNGGA>
 8006546:	e02e      	b.n	80065a6 <validateGPS+0xda>
	    }
	    else if (strstr(str, "GNGSA") != NULL) {
 8006548:	4a1b      	ldr	r2, [pc, #108]	; (80065b8 <validateGPS+0xec>)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	0011      	movs	r1, r2
 800654e:	0018      	movs	r0, r3
 8006550:	f00c fe14 	bl	801317c <strstr>
 8006554:	1e03      	subs	r3, r0, #0
 8006556:	d006      	beq.n	8006566 <validateGPS+0x9a>
	    	//Debug_Tx(str);
	    	GPStyp=3;getGNGSA(str);
 8006558:	2303      	movs	r3, #3
 800655a:	60fb      	str	r3, [r7, #12]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	0018      	movs	r0, r3
 8006560:	f7ff ff00 	bl	8006364 <getGNGSA>
 8006564:	e01f      	b.n	80065a6 <validateGPS+0xda>
	    }
	    else if (strstr(str, "GNGSV") != NULL) {
 8006566:	4a15      	ldr	r2, [pc, #84]	; (80065bc <validateGPS+0xf0>)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	0011      	movs	r1, r2
 800656c:	0018      	movs	r0, r3
 800656e:	f00c fe05 	bl	801317c <strstr>
 8006572:	1e03      	subs	r3, r0, #0
 8006574:	d002      	beq.n	800657c <validateGPS+0xb0>
	    	GPStyp=4;
 8006576:	2304      	movs	r3, #4
 8006578:	60fb      	str	r3, [r7, #12]
 800657a:	e014      	b.n	80065a6 <validateGPS+0xda>
	    }
	    else if (strstr(str, "GNGLL") != NULL) {
 800657c:	4a10      	ldr	r2, [pc, #64]	; (80065c0 <validateGPS+0xf4>)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	0011      	movs	r1, r2
 8006582:	0018      	movs	r0, r3
 8006584:	f00c fdfa 	bl	801317c <strstr>
 8006588:	1e03      	subs	r3, r0, #0
 800658a:	d002      	beq.n	8006592 <validateGPS+0xc6>
	    	GPStyp=5;
 800658c:	2305      	movs	r3, #5
 800658e:	60fb      	str	r3, [r7, #12]
 8006590:	e009      	b.n	80065a6 <validateGPS+0xda>
	    }
	    else if (strstr(str, "GNVTG") != NULL) {
 8006592:	4a0c      	ldr	r2, [pc, #48]	; (80065c4 <validateGPS+0xf8>)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	0011      	movs	r1, r2
 8006598:	0018      	movs	r0, r3
 800659a:	f00c fdef 	bl	801317c <strstr>
 800659e:	1e03      	subs	r3, r0, #0
 80065a0:	d001      	beq.n	80065a6 <validateGPS+0xda>
	    	GPStyp=6;
 80065a2:	2306      	movs	r3, #6
 80065a4:	60fb      	str	r3, [r7, #12]
	    }
    return(GPStyp);
 80065a6:	68fb      	ldr	r3, [r7, #12]
}
 80065a8:	0018      	movs	r0, r3
 80065aa:	46bd      	mov	sp, r7
 80065ac:	b004      	add	sp, #16
 80065ae:	bdb0      	pop	{r4, r5, r7, pc}
 80065b0:	08017c00 	.word	0x08017c00
 80065b4:	08017c08 	.word	0x08017c08
 80065b8:	08017c10 	.word	0x08017c10
 80065bc:	08017c18 	.word	0x08017c18
 80065c0:	08017c20 	.word	0x08017c20
 80065c4:	08017c28 	.word	0x08017c28

080065c8 <getSpeed>:

float getSpeed(){
 80065c8:	b580      	push	{r7, lr}
 80065ca:	af00      	add	r7, sp, #0
	return GPSInfo.speed;
 80065cc:	4b02      	ldr	r3, [pc, #8]	; (80065d8 <getSpeed+0x10>)
 80065ce:	699b      	ldr	r3, [r3, #24]
}
 80065d0:	1c18      	adds	r0, r3, #0
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	46c0      	nop			; (mov r8, r8)
 80065d8:	20003954 	.word	0x20003954

080065dc <ProcessGPS>:
	memset(gpsData,0,1000);
    HAL_UART_Receive_IT(&huart2, (uint8_t *)gpsData,900);
}


void ProcessGPS(){
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
	    //Debug_Tx(gpsData);
		int valid=0 ;
 80065e2:	2300      	movs	r3, #0
 80065e4:	60fb      	str	r3, [r7, #12]
		if(strlen((char*)gpsData)>5){
 80065e6:	4b14      	ldr	r3, [pc, #80]	; (8006638 <ProcessGPS+0x5c>)
 80065e8:	0018      	movs	r0, r3
 80065ea:	f7f9 fd8d 	bl	8000108 <strlen>
 80065ee:	0003      	movs	r3, r0
 80065f0:	2b05      	cmp	r3, #5
 80065f2:	d91d      	bls.n	8006630 <ProcessGPS+0x54>

			char *tk= NULL;
 80065f4:	2300      	movs	r3, #0
 80065f6:	607b      	str	r3, [r7, #4]
			char* token = strtok_r((char*)gpsData, "\r\n", &tk);//strtok(gpsData, "\r\n");//
 80065f8:	1d3a      	adds	r2, r7, #4
 80065fa:	4910      	ldr	r1, [pc, #64]	; (800663c <ProcessGPS+0x60>)
 80065fc:	4b0e      	ldr	r3, [pc, #56]	; (8006638 <ProcessGPS+0x5c>)
 80065fe:	0018      	movs	r0, r3
 8006600:	f00c fdb7 	bl	8013172 <strtok_r>
 8006604:	0003      	movs	r3, r0
 8006606:	60bb      	str	r3, [r7, #8]
			while( token != NULL ) {
 8006608:	e00f      	b.n	800662a <ProcessGPS+0x4e>
				valid=valid+validateGPS(token);
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	0018      	movs	r0, r3
 800660e:	f7ff ff5d 	bl	80064cc <validateGPS>
 8006612:	0002      	movs	r2, r0
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	189b      	adds	r3, r3, r2
 8006618:	60fb      	str	r3, [r7, #12]
				token = strtok_r(NULL, "\r\n", &tk);//strtok(NULL, "\r\n"); //
 800661a:	1d3a      	adds	r2, r7, #4
 800661c:	4b07      	ldr	r3, [pc, #28]	; (800663c <ProcessGPS+0x60>)
 800661e:	0019      	movs	r1, r3
 8006620:	2000      	movs	r0, #0
 8006622:	f00c fda6 	bl	8013172 <strtok_r>
 8006626:	0003      	movs	r3, r0
 8006628:	60bb      	str	r3, [r7, #8]
			while( token != NULL ) {
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d1ec      	bne.n	800660a <ProcessGPS+0x2e>
			}
			//free(token);
		}
}
 8006630:	46c0      	nop			; (mov r8, r8)
 8006632:	46bd      	mov	sp, r7
 8006634:	b004      	add	sp, #16
 8006636:	bd80      	pop	{r7, pc}
 8006638:	200039a0 	.word	0x200039a0
 800663c:	08016b8c 	.word	0x08016b8c

08006640 <tic>:

int ticT;
int tocT;
char tocTxt[30];
char time1[10];
int tic(){
 8006640:	b580      	push	{r7, lr}
 8006642:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8006644:	f002 fb7c 	bl	8008d40 <HAL_GetTick>
 8006648:	0003      	movs	r3, r0
}
 800664a:	0018      	movs	r0, r3
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <toc>:
void toc(int tc, char Message[]){
 8006650:	b580      	push	{r7, lr}
 8006652:	b082      	sub	sp, #8
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	6039      	str	r1, [r7, #0]
	strcat(tocTxt,time1);
	Debug_Tx(tocTxt);
	*/


}
 800665a:	46c0      	nop			; (mov r8, r8)
 800665c:	46bd      	mov	sp, r7
 800665e:	b002      	add	sp, #8
 8006660:	bd80      	pop	{r7, pc}
	...

08006664 <TestMEM>:
		Debug_Tx(detectAccStr());
		HAL_Delay(1000);
	}
}

void TestMEM(){
 8006664:	b590      	push	{r4, r7, lr}
 8006666:	b087      	sub	sp, #28
 8006668:	af04      	add	r7, sp, #16
	int i=0;
 800666a:	2300      	movs	r3, #0
 800666c:	607b      	str	r3, [r7, #4]
	Debug_Tx("------------------Testing Memory:");
 800666e:	4b18      	ldr	r3, [pc, #96]	; (80066d0 <TestMEM+0x6c>)
 8006670:	0018      	movs	r0, r3
 8006672:	f001 fdbb 	bl	80081ec <Debug_Tx>
	for(i=0;i<1;i++){
 8006676:	2300      	movs	r3, #0
 8006678:	607b      	str	r3, [r7, #4]
 800667a:	e020      	b.n	80066be <TestMEM+0x5a>
		SPI_flash_get_device_ID( );
 800667c:	f7fe fc56 	bl	8004f2c <SPI_flash_get_device_ID>
		//SPI_flash_get_device_ID(JEDEC_ID);
		//ClearQueue();
		writeConfig("AS-o1-A-9191\0","in sim no1234567891234in sim no\0","out sim no 123456789123456out sim no\0",
 8006680:	4c14      	ldr	r4, [pc, #80]	; (80066d4 <TestMEM+0x70>)
 8006682:	4a15      	ldr	r2, [pc, #84]	; (80066d8 <TestMEM+0x74>)
 8006684:	4915      	ldr	r1, [pc, #84]	; (80066dc <TestMEM+0x78>)
 8006686:	4816      	ldr	r0, [pc, #88]	; (80066e0 <TestMEM+0x7c>)
 8006688:	4b16      	ldr	r3, [pc, #88]	; (80066e4 <TestMEM+0x80>)
 800668a:	9302      	str	r3, [sp, #8]
 800668c:	4b11      	ldr	r3, [pc, #68]	; (80066d4 <TestMEM+0x70>)
 800668e:	9301      	str	r3, [sp, #4]
 8006690:	4b10      	ldr	r3, [pc, #64]	; (80066d4 <TestMEM+0x70>)
 8006692:	9300      	str	r3, [sp, #0]
 8006694:	0023      	movs	r3, r4
 8006696:	f7fe ff6b 	bl	8005570 <writeConfig>
		 	  				  "216.10.243.86","216.10.243.86","216.10.243.86",
			  				  "oooooooootttttthheerrrrrrOtherdatadddaaatttttttttaaaaaaaaa\0");


		Debug_Tx("Reading RegNo--");
 800669a:	4b13      	ldr	r3, [pc, #76]	; (80066e8 <TestMEM+0x84>)
 800669c:	0018      	movs	r0, r3
 800669e:	f001 fda5 	bl	80081ec <Debug_Tx>
		Debug_Tx(readRegNo());
 80066a2:	f7ff f979 	bl	8005998 <readRegNo>
 80066a6:	0003      	movs	r3, r0
 80066a8:	0018      	movs	r0, r3
 80066aa:	f001 fd9f 	bl	80081ec <Debug_Tx>
		   	  				  "http://192.168.10.0/aaEmergenncy ip\0","http://192.168.10.0/Reg ip\0","http://192.168.10.0/Track ID\0",
		  	  				  "oooooooootttttthheerrrrrrOtherdatadddaaatttttttttaaaaaaaaa\0");
		Debug_Tx("Reading RegNo--");
		Debug_Tx(readRegNo());
		*/
		HAL_Delay(2000);
 80066ae:	23fa      	movs	r3, #250	; 0xfa
 80066b0:	00db      	lsls	r3, r3, #3
 80066b2:	0018      	movs	r0, r3
 80066b4:	f002 fb4e 	bl	8008d54 <HAL_Delay>
	for(i=0;i<1;i++){
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	3301      	adds	r3, #1
 80066bc:	607b      	str	r3, [r7, #4]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	dddb      	ble.n	800667c <TestMEM+0x18>

	}


}
 80066c4:	46c0      	nop			; (mov r8, r8)
 80066c6:	46c0      	nop			; (mov r8, r8)
 80066c8:	46bd      	mov	sp, r7
 80066ca:	b003      	add	sp, #12
 80066cc:	bd90      	pop	{r4, r7, pc}
 80066ce:	46c0      	nop			; (mov r8, r8)
 80066d0:	08017ed4 	.word	0x08017ed4
 80066d4:	08017ef8 	.word	0x08017ef8
 80066d8:	08017f08 	.word	0x08017f08
 80066dc:	08017f30 	.word	0x08017f30
 80066e0:	08017f54 	.word	0x08017f54
 80066e4:	08017f64 	.word	0x08017f64
 80066e8:	08017fa0 	.word	0x08017fa0

080066ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80066f0:	f002 faf4 	bl	8008cdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80066f4:	f000 f852 	bl	800679c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80066f8:	f000 fae4 	bl	8006cc4 <MX_GPIO_Init>
  MX_DMA_Init();
 80066fc:	f000 fab4 	bl	8006c68 <MX_DMA_Init>
  MX_ADC1_Init();
 8006700:	f000 f896 	bl	8006830 <MX_ADC1_Init>
  MX_I2C1_Init();
 8006704:	f000 f926 	bl	8006954 <MX_I2C1_Init>
  MX_SPI1_Init();
 8006708:	f000 f964 	bl	80069d4 <MX_SPI1_Init>
  MX_TIM6_Init();
 800670c:	f000 f9a0 	bl	8006a50 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8006710:	f000 f9da 	bl	8006ac8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8006714:	f000 fa26 	bl	8006b64 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8006718:	f000 fa72 	bl	8006c00 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800671c:	f008 f9ec 	bl	800eaf8 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of testQ */
  testQHandle = osMessageQueueNew (16, sizeof(uint16_t), &testQ_attributes);
 8006720:	4b13      	ldr	r3, [pc, #76]	; (8006770 <main+0x84>)
 8006722:	001a      	movs	r2, r3
 8006724:	2102      	movs	r1, #2
 8006726:	2010      	movs	r0, #16
 8006728:	f008 fae0 	bl	800ecec <osMessageQueueNew>
 800672c:	0002      	movs	r2, r0
 800672e:	4b11      	ldr	r3, [pc, #68]	; (8006774 <main+0x88>)
 8006730:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8006732:	4a11      	ldr	r2, [pc, #68]	; (8006778 <main+0x8c>)
 8006734:	4b11      	ldr	r3, [pc, #68]	; (800677c <main+0x90>)
 8006736:	2100      	movs	r1, #0
 8006738:	0018      	movs	r0, r3
 800673a:	f008 fa25 	bl	800eb88 <osThreadNew>
 800673e:	0002      	movs	r2, r0
 8006740:	4b0f      	ldr	r3, [pc, #60]	; (8006780 <main+0x94>)
 8006742:	601a      	str	r2, [r3, #0]

  /* creation of GPS_read */
  GPS_readHandle = osThreadNew(StartTask02, NULL, &GPS_read_attributes);
 8006744:	4a0f      	ldr	r2, [pc, #60]	; (8006784 <main+0x98>)
 8006746:	4b10      	ldr	r3, [pc, #64]	; (8006788 <main+0x9c>)
 8006748:	2100      	movs	r1, #0
 800674a:	0018      	movs	r0, r3
 800674c:	f008 fa1c 	bl	800eb88 <osThreadNew>
 8006750:	0002      	movs	r2, r0
 8006752:	4b0e      	ldr	r3, [pc, #56]	; (800678c <main+0xa0>)
 8006754:	601a      	str	r2, [r3, #0]

  /* creation of StatusLED */
  StatusLEDHandle = osThreadNew(StartTask03, NULL, &StatusLED_attributes);
 8006756:	4a0e      	ldr	r2, [pc, #56]	; (8006790 <main+0xa4>)
 8006758:	4b0e      	ldr	r3, [pc, #56]	; (8006794 <main+0xa8>)
 800675a:	2100      	movs	r1, #0
 800675c:	0018      	movs	r0, r3
 800675e:	f008 fa13 	bl	800eb88 <osThreadNew>
 8006762:	0002      	movs	r2, r0
 8006764:	4b0c      	ldr	r3, [pc, #48]	; (8006798 <main+0xac>)
 8006766:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8006768:	f008 f9e8 	bl	800eb3c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800676c:	e7fe      	b.n	800676c <main+0x80>
 800676e:	46c0      	nop			; (mov r8, r8)
 8006770:	08018450 	.word	0x08018450
 8006774:	20003f14 	.word	0x20003f14
 8006778:	080183e4 	.word	0x080183e4
 800677c:	08007235 	.word	0x08007235
 8006780:	20003f08 	.word	0x20003f08
 8006784:	08018408 	.word	0x08018408
 8006788:	0800732d 	.word	0x0800732d
 800678c:	20003f0c 	.word	0x20003f0c
 8006790:	0801842c 	.word	0x0801842c
 8006794:	0800733d 	.word	0x0800733d
 8006798:	20003f10 	.word	0x20003f10

0800679c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800679c:	b590      	push	{r4, r7, lr}
 800679e:	b093      	sub	sp, #76	; 0x4c
 80067a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80067a2:	2414      	movs	r4, #20
 80067a4:	193b      	adds	r3, r7, r4
 80067a6:	0018      	movs	r0, r3
 80067a8:	2334      	movs	r3, #52	; 0x34
 80067aa:	001a      	movs	r2, r3
 80067ac:	2100      	movs	r1, #0
 80067ae:	f00c fc35 	bl	801301c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80067b2:	1d3b      	adds	r3, r7, #4
 80067b4:	0018      	movs	r0, r3
 80067b6:	2310      	movs	r3, #16
 80067b8:	001a      	movs	r2, r3
 80067ba:	2100      	movs	r1, #0
 80067bc:	f00c fc2e 	bl	801301c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80067c0:	2380      	movs	r3, #128	; 0x80
 80067c2:	009b      	lsls	r3, r3, #2
 80067c4:	0018      	movs	r0, r3
 80067c6:	f004 fdc9 	bl	800b35c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80067ca:	193b      	adds	r3, r7, r4
 80067cc:	2202      	movs	r2, #2
 80067ce:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80067d0:	193b      	adds	r3, r7, r4
 80067d2:	2280      	movs	r2, #128	; 0x80
 80067d4:	0052      	lsls	r2, r2, #1
 80067d6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80067d8:	193b      	adds	r3, r7, r4
 80067da:	2200      	movs	r2, #0
 80067dc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80067de:	193b      	adds	r3, r7, r4
 80067e0:	2240      	movs	r2, #64	; 0x40
 80067e2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80067e4:	193b      	adds	r3, r7, r4
 80067e6:	2200      	movs	r2, #0
 80067e8:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80067ea:	193b      	adds	r3, r7, r4
 80067ec:	0018      	movs	r0, r3
 80067ee:	f004 fe01 	bl	800b3f4 <HAL_RCC_OscConfig>
 80067f2:	1e03      	subs	r3, r0, #0
 80067f4:	d001      	beq.n	80067fa <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80067f6:	f001 fd6d 	bl	80082d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80067fa:	1d3b      	adds	r3, r7, #4
 80067fc:	2207      	movs	r2, #7
 80067fe:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8006800:	1d3b      	adds	r3, r7, #4
 8006802:	2200      	movs	r2, #0
 8006804:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006806:	1d3b      	adds	r3, r7, #4
 8006808:	2200      	movs	r2, #0
 800680a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800680c:	1d3b      	adds	r3, r7, #4
 800680e:	22a0      	movs	r2, #160	; 0xa0
 8006810:	01d2      	lsls	r2, r2, #7
 8006812:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8006814:	1d3b      	adds	r3, r7, #4
 8006816:	2100      	movs	r1, #0
 8006818:	0018      	movs	r0, r3
 800681a:	f005 f8fb 	bl	800ba14 <HAL_RCC_ClockConfig>
 800681e:	1e03      	subs	r3, r0, #0
 8006820:	d001      	beq.n	8006826 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8006822:	f001 fd57 	bl	80082d4 <Error_Handler>
  }
}
 8006826:	46c0      	nop			; (mov r8, r8)
 8006828:	46bd      	mov	sp, r7
 800682a:	b013      	add	sp, #76	; 0x4c
 800682c:	bd90      	pop	{r4, r7, pc}
	...

08006830 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b084      	sub	sp, #16
 8006834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8006836:	1d3b      	adds	r3, r7, #4
 8006838:	0018      	movs	r0, r3
 800683a:	230c      	movs	r3, #12
 800683c:	001a      	movs	r2, r3
 800683e:	2100      	movs	r1, #0
 8006840:	f00c fbec 	bl	801301c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8006844:	4b3e      	ldr	r3, [pc, #248]	; (8006940 <MX_ADC1_Init+0x110>)
 8006846:	4a3f      	ldr	r2, [pc, #252]	; (8006944 <MX_ADC1_Init+0x114>)
 8006848:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800684a:	4b3d      	ldr	r3, [pc, #244]	; (8006940 <MX_ADC1_Init+0x110>)
 800684c:	2280      	movs	r2, #128	; 0x80
 800684e:	05d2      	lsls	r2, r2, #23
 8006850:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006852:	4b3b      	ldr	r3, [pc, #236]	; (8006940 <MX_ADC1_Init+0x110>)
 8006854:	2200      	movs	r2, #0
 8006856:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006858:	4b39      	ldr	r3, [pc, #228]	; (8006940 <MX_ADC1_Init+0x110>)
 800685a:	2200      	movs	r2, #0
 800685c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800685e:	4b38      	ldr	r3, [pc, #224]	; (8006940 <MX_ADC1_Init+0x110>)
 8006860:	2280      	movs	r2, #128	; 0x80
 8006862:	0392      	lsls	r2, r2, #14
 8006864:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006866:	4b36      	ldr	r3, [pc, #216]	; (8006940 <MX_ADC1_Init+0x110>)
 8006868:	2204      	movs	r2, #4
 800686a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800686c:	4b34      	ldr	r3, [pc, #208]	; (8006940 <MX_ADC1_Init+0x110>)
 800686e:	2200      	movs	r2, #0
 8006870:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8006872:	4b33      	ldr	r3, [pc, #204]	; (8006940 <MX_ADC1_Init+0x110>)
 8006874:	2200      	movs	r2, #0
 8006876:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8006878:	4b31      	ldr	r3, [pc, #196]	; (8006940 <MX_ADC1_Init+0x110>)
 800687a:	2200      	movs	r2, #0
 800687c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 4;
 800687e:	4b30      	ldr	r3, [pc, #192]	; (8006940 <MX_ADC1_Init+0x110>)
 8006880:	2204      	movs	r2, #4
 8006882:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006884:	4b2e      	ldr	r3, [pc, #184]	; (8006940 <MX_ADC1_Init+0x110>)
 8006886:	2220      	movs	r2, #32
 8006888:	2100      	movs	r1, #0
 800688a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800688c:	4b2c      	ldr	r3, [pc, #176]	; (8006940 <MX_ADC1_Init+0x110>)
 800688e:	2200      	movs	r2, #0
 8006890:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006892:	4b2b      	ldr	r3, [pc, #172]	; (8006940 <MX_ADC1_Init+0x110>)
 8006894:	2200      	movs	r2, #0
 8006896:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8006898:	4b29      	ldr	r3, [pc, #164]	; (8006940 <MX_ADC1_Init+0x110>)
 800689a:	222c      	movs	r2, #44	; 0x2c
 800689c:	2100      	movs	r1, #0
 800689e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80068a0:	4b27      	ldr	r3, [pc, #156]	; (8006940 <MX_ADC1_Init+0x110>)
 80068a2:	2200      	movs	r2, #0
 80068a4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80068a6:	4b26      	ldr	r3, [pc, #152]	; (8006940 <MX_ADC1_Init+0x110>)
 80068a8:	2200      	movs	r2, #0
 80068aa:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80068ac:	4b24      	ldr	r3, [pc, #144]	; (8006940 <MX_ADC1_Init+0x110>)
 80068ae:	2200      	movs	r2, #0
 80068b0:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80068b2:	4b23      	ldr	r3, [pc, #140]	; (8006940 <MX_ADC1_Init+0x110>)
 80068b4:	223c      	movs	r2, #60	; 0x3c
 80068b6:	2100      	movs	r1, #0
 80068b8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80068ba:	4b21      	ldr	r3, [pc, #132]	; (8006940 <MX_ADC1_Init+0x110>)
 80068bc:	2200      	movs	r2, #0
 80068be:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80068c0:	4b1f      	ldr	r3, [pc, #124]	; (8006940 <MX_ADC1_Init+0x110>)
 80068c2:	0018      	movs	r0, r3
 80068c4:	f002 fbc8 	bl	8009058 <HAL_ADC_Init>
 80068c8:	1e03      	subs	r3, r0, #0
 80068ca:	d001      	beq.n	80068d0 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 80068cc:	f001 fd02 	bl	80082d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80068d0:	1d3b      	adds	r3, r7, #4
 80068d2:	4a1d      	ldr	r2, [pc, #116]	; (8006948 <MX_ADC1_Init+0x118>)
 80068d4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80068d6:	1d3b      	adds	r3, r7, #4
 80068d8:	2204      	movs	r2, #4
 80068da:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80068dc:	1d3b      	adds	r3, r7, #4
 80068de:	2200      	movs	r2, #0
 80068e0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80068e2:	1d3a      	adds	r2, r7, #4
 80068e4:	4b16      	ldr	r3, [pc, #88]	; (8006940 <MX_ADC1_Init+0x110>)
 80068e6:	0011      	movs	r1, r2
 80068e8:	0018      	movs	r0, r3
 80068ea:	f002 fe03 	bl	80094f4 <HAL_ADC_ConfigChannel>
 80068ee:	1e03      	subs	r3, r0, #0
 80068f0:	d001      	beq.n	80068f6 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80068f2:	f001 fcef 	bl	80082d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80068f6:	1d3b      	adds	r3, r7, #4
 80068f8:	4a14      	ldr	r2, [pc, #80]	; (800694c <MX_ADC1_Init+0x11c>)
 80068fa:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80068fc:	1d3b      	adds	r3, r7, #4
 80068fe:	2208      	movs	r2, #8
 8006900:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006902:	1d3a      	adds	r2, r7, #4
 8006904:	4b0e      	ldr	r3, [pc, #56]	; (8006940 <MX_ADC1_Init+0x110>)
 8006906:	0011      	movs	r1, r2
 8006908:	0018      	movs	r0, r3
 800690a:	f002 fdf3 	bl	80094f4 <HAL_ADC_ConfigChannel>
 800690e:	1e03      	subs	r3, r0, #0
 8006910:	d001      	beq.n	8006916 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8006912:	f001 fcdf 	bl	80082d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8006916:	1d3b      	adds	r3, r7, #4
 8006918:	4a0d      	ldr	r2, [pc, #52]	; (8006950 <MX_ADC1_Init+0x120>)
 800691a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800691c:	1d3b      	adds	r3, r7, #4
 800691e:	220c      	movs	r2, #12
 8006920:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006922:	1d3a      	adds	r2, r7, #4
 8006924:	4b06      	ldr	r3, [pc, #24]	; (8006940 <MX_ADC1_Init+0x110>)
 8006926:	0011      	movs	r1, r2
 8006928:	0018      	movs	r0, r3
 800692a:	f002 fde3 	bl	80094f4 <HAL_ADC_ConfigChannel>
 800692e:	1e03      	subs	r3, r0, #0
 8006930:	d001      	beq.n	8006936 <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 8006932:	f001 fccf 	bl	80082d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8006936:	46c0      	nop			; (mov r8, r8)
 8006938:	46bd      	mov	sp, r7
 800693a:	b004      	add	sp, #16
 800693c:	bd80      	pop	{r7, pc}
 800693e:	46c0      	nop			; (mov r8, r8)
 8006940:	20000548 	.word	0x20000548
 8006944:	40012400 	.word	0x40012400
 8006948:	04000002 	.word	0x04000002
 800694c:	24000200 	.word	0x24000200
 8006950:	2c000800 	.word	0x2c000800

08006954 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006958:	4b1b      	ldr	r3, [pc, #108]	; (80069c8 <MX_I2C1_Init+0x74>)
 800695a:	4a1c      	ldr	r2, [pc, #112]	; (80069cc <MX_I2C1_Init+0x78>)
 800695c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 800695e:	4b1a      	ldr	r3, [pc, #104]	; (80069c8 <MX_I2C1_Init+0x74>)
 8006960:	4a1b      	ldr	r2, [pc, #108]	; (80069d0 <MX_I2C1_Init+0x7c>)
 8006962:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8006964:	4b18      	ldr	r3, [pc, #96]	; (80069c8 <MX_I2C1_Init+0x74>)
 8006966:	2200      	movs	r2, #0
 8006968:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800696a:	4b17      	ldr	r3, [pc, #92]	; (80069c8 <MX_I2C1_Init+0x74>)
 800696c:	2201      	movs	r2, #1
 800696e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006970:	4b15      	ldr	r3, [pc, #84]	; (80069c8 <MX_I2C1_Init+0x74>)
 8006972:	2200      	movs	r2, #0
 8006974:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8006976:	4b14      	ldr	r3, [pc, #80]	; (80069c8 <MX_I2C1_Init+0x74>)
 8006978:	2200      	movs	r2, #0
 800697a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800697c:	4b12      	ldr	r3, [pc, #72]	; (80069c8 <MX_I2C1_Init+0x74>)
 800697e:	2200      	movs	r2, #0
 8006980:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006982:	4b11      	ldr	r3, [pc, #68]	; (80069c8 <MX_I2C1_Init+0x74>)
 8006984:	2200      	movs	r2, #0
 8006986:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006988:	4b0f      	ldr	r3, [pc, #60]	; (80069c8 <MX_I2C1_Init+0x74>)
 800698a:	2200      	movs	r2, #0
 800698c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800698e:	4b0e      	ldr	r3, [pc, #56]	; (80069c8 <MX_I2C1_Init+0x74>)
 8006990:	0018      	movs	r0, r3
 8006992:	f003 fe77 	bl	800a684 <HAL_I2C_Init>
 8006996:	1e03      	subs	r3, r0, #0
 8006998:	d001      	beq.n	800699e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800699a:	f001 fc9b 	bl	80082d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800699e:	4b0a      	ldr	r3, [pc, #40]	; (80069c8 <MX_I2C1_Init+0x74>)
 80069a0:	2100      	movs	r1, #0
 80069a2:	0018      	movs	r0, r3
 80069a4:	f004 fc42 	bl	800b22c <HAL_I2CEx_ConfigAnalogFilter>
 80069a8:	1e03      	subs	r3, r0, #0
 80069aa:	d001      	beq.n	80069b0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80069ac:	f001 fc92 	bl	80082d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80069b0:	4b05      	ldr	r3, [pc, #20]	; (80069c8 <MX_I2C1_Init+0x74>)
 80069b2:	2100      	movs	r1, #0
 80069b4:	0018      	movs	r0, r3
 80069b6:	f004 fc85 	bl	800b2c4 <HAL_I2CEx_ConfigDigitalFilter>
 80069ba:	1e03      	subs	r3, r0, #0
 80069bc:	d001      	beq.n	80069c2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80069be:	f001 fc89 	bl	80082d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80069c2:	46c0      	nop			; (mov r8, r8)
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	20000608 	.word	0x20000608
 80069cc:	40005400 	.word	0x40005400
 80069d0:	00000e14 	.word	0x00000e14

080069d4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80069d8:	4b1b      	ldr	r3, [pc, #108]	; (8006a48 <MX_SPI1_Init+0x74>)
 80069da:	4a1c      	ldr	r2, [pc, #112]	; (8006a4c <MX_SPI1_Init+0x78>)
 80069dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80069de:	4b1a      	ldr	r3, [pc, #104]	; (8006a48 <MX_SPI1_Init+0x74>)
 80069e0:	2282      	movs	r2, #130	; 0x82
 80069e2:	0052      	lsls	r2, r2, #1
 80069e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80069e6:	4b18      	ldr	r3, [pc, #96]	; (8006a48 <MX_SPI1_Init+0x74>)
 80069e8:	2200      	movs	r2, #0
 80069ea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80069ec:	4b16      	ldr	r3, [pc, #88]	; (8006a48 <MX_SPI1_Init+0x74>)
 80069ee:	22e0      	movs	r2, #224	; 0xe0
 80069f0:	00d2      	lsls	r2, r2, #3
 80069f2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80069f4:	4b14      	ldr	r3, [pc, #80]	; (8006a48 <MX_SPI1_Init+0x74>)
 80069f6:	2200      	movs	r2, #0
 80069f8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80069fa:	4b13      	ldr	r3, [pc, #76]	; (8006a48 <MX_SPI1_Init+0x74>)
 80069fc:	2200      	movs	r2, #0
 80069fe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006a00:	4b11      	ldr	r3, [pc, #68]	; (8006a48 <MX_SPI1_Init+0x74>)
 8006a02:	2280      	movs	r2, #128	; 0x80
 8006a04:	0092      	lsls	r2, r2, #2
 8006a06:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8006a08:	4b0f      	ldr	r3, [pc, #60]	; (8006a48 <MX_SPI1_Init+0x74>)
 8006a0a:	2208      	movs	r2, #8
 8006a0c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006a0e:	4b0e      	ldr	r3, [pc, #56]	; (8006a48 <MX_SPI1_Init+0x74>)
 8006a10:	2200      	movs	r2, #0
 8006a12:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006a14:	4b0c      	ldr	r3, [pc, #48]	; (8006a48 <MX_SPI1_Init+0x74>)
 8006a16:	2200      	movs	r2, #0
 8006a18:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a1a:	4b0b      	ldr	r3, [pc, #44]	; (8006a48 <MX_SPI1_Init+0x74>)
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8006a20:	4b09      	ldr	r3, [pc, #36]	; (8006a48 <MX_SPI1_Init+0x74>)
 8006a22:	2207      	movs	r2, #7
 8006a24:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006a26:	4b08      	ldr	r3, [pc, #32]	; (8006a48 <MX_SPI1_Init+0x74>)
 8006a28:	2200      	movs	r2, #0
 8006a2a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006a2c:	4b06      	ldr	r3, [pc, #24]	; (8006a48 <MX_SPI1_Init+0x74>)
 8006a2e:	2208      	movs	r2, #8
 8006a30:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006a32:	4b05      	ldr	r3, [pc, #20]	; (8006a48 <MX_SPI1_Init+0x74>)
 8006a34:	0018      	movs	r0, r3
 8006a36:	f005 faf5 	bl	800c024 <HAL_SPI_Init>
 8006a3a:	1e03      	subs	r3, r0, #0
 8006a3c:	d001      	beq.n	8006a42 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8006a3e:	f001 fc49 	bl	80082d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8006a42:	46c0      	nop			; (mov r8, r8)
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}
 8006a48:	2000065c 	.word	0x2000065c
 8006a4c:	40013000 	.word	0x40013000

08006a50 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b084      	sub	sp, #16
 8006a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006a56:	1d3b      	adds	r3, r7, #4
 8006a58:	0018      	movs	r0, r3
 8006a5a:	230c      	movs	r3, #12
 8006a5c:	001a      	movs	r2, r3
 8006a5e:	2100      	movs	r1, #0
 8006a60:	f00c fadc 	bl	801301c <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8006a64:	4b15      	ldr	r3, [pc, #84]	; (8006abc <MX_TIM6_Init+0x6c>)
 8006a66:	4a16      	ldr	r2, [pc, #88]	; (8006ac0 <MX_TIM6_Init+0x70>)
 8006a68:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8000-1;
 8006a6a:	4b14      	ldr	r3, [pc, #80]	; (8006abc <MX_TIM6_Init+0x6c>)
 8006a6c:	4a15      	ldr	r2, [pc, #84]	; (8006ac4 <MX_TIM6_Init+0x74>)
 8006a6e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006a70:	4b12      	ldr	r3, [pc, #72]	; (8006abc <MX_TIM6_Init+0x6c>)
 8006a72:	2200      	movs	r2, #0
 8006a74:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 500-1;
 8006a76:	4b11      	ldr	r3, [pc, #68]	; (8006abc <MX_TIM6_Init+0x6c>)
 8006a78:	22f4      	movs	r2, #244	; 0xf4
 8006a7a:	32ff      	adds	r2, #255	; 0xff
 8006a7c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006a7e:	4b0f      	ldr	r3, [pc, #60]	; (8006abc <MX_TIM6_Init+0x6c>)
 8006a80:	2200      	movs	r2, #0
 8006a82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006a84:	4b0d      	ldr	r3, [pc, #52]	; (8006abc <MX_TIM6_Init+0x6c>)
 8006a86:	0018      	movs	r0, r3
 8006a88:	f006 f824 	bl	800cad4 <HAL_TIM_Base_Init>
 8006a8c:	1e03      	subs	r3, r0, #0
 8006a8e:	d001      	beq.n	8006a94 <MX_TIM6_Init+0x44>
  {
    Error_Handler();
 8006a90:	f001 fc20 	bl	80082d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006a94:	1d3b      	adds	r3, r7, #4
 8006a96:	2200      	movs	r2, #0
 8006a98:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006a9a:	1d3b      	adds	r3, r7, #4
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006aa0:	1d3a      	adds	r2, r7, #4
 8006aa2:	4b06      	ldr	r3, [pc, #24]	; (8006abc <MX_TIM6_Init+0x6c>)
 8006aa4:	0011      	movs	r1, r2
 8006aa6:	0018      	movs	r0, r3
 8006aa8:	f006 fa8a 	bl	800cfc0 <HAL_TIMEx_MasterConfigSynchronization>
 8006aac:	1e03      	subs	r3, r0, #0
 8006aae:	d001      	beq.n	8006ab4 <MX_TIM6_Init+0x64>
  {
    Error_Handler();
 8006ab0:	f001 fc10 	bl	80082d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8006ab4:	46c0      	nop			; (mov r8, r8)
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	b004      	add	sp, #16
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	200006c0 	.word	0x200006c0
 8006ac0:	40001000 	.word	0x40001000
 8006ac4:	00001f3f 	.word	0x00001f3f

08006ac8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006acc:	4b23      	ldr	r3, [pc, #140]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006ace:	4a24      	ldr	r2, [pc, #144]	; (8006b60 <MX_USART1_UART_Init+0x98>)
 8006ad0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8006ad2:	4b22      	ldr	r3, [pc, #136]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006ad4:	2296      	movs	r2, #150	; 0x96
 8006ad6:	0192      	lsls	r2, r2, #6
 8006ad8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006ada:	4b20      	ldr	r3, [pc, #128]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006adc:	2200      	movs	r2, #0
 8006ade:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006ae0:	4b1e      	ldr	r3, [pc, #120]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006ae6:	4b1d      	ldr	r3, [pc, #116]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006ae8:	2200      	movs	r2, #0
 8006aea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006aec:	4b1b      	ldr	r3, [pc, #108]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006aee:	220c      	movs	r2, #12
 8006af0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006af2:	4b1a      	ldr	r3, [pc, #104]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006af4:	2200      	movs	r2, #0
 8006af6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006af8:	4b18      	ldr	r3, [pc, #96]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006afa:	2200      	movs	r2, #0
 8006afc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006afe:	4b17      	ldr	r3, [pc, #92]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006b00:	2200      	movs	r2, #0
 8006b02:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006b04:	4b15      	ldr	r3, [pc, #84]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006b06:	2200      	movs	r2, #0
 8006b08:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006b0a:	4b14      	ldr	r3, [pc, #80]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006b10:	4b12      	ldr	r3, [pc, #72]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006b12:	0018      	movs	r0, r3
 8006b14:	f006 fad4 	bl	800d0c0 <HAL_UART_Init>
 8006b18:	1e03      	subs	r3, r0, #0
 8006b1a:	d001      	beq.n	8006b20 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8006b1c:	f001 fbda 	bl	80082d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006b20:	4b0e      	ldr	r3, [pc, #56]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006b22:	2100      	movs	r1, #0
 8006b24:	0018      	movs	r0, r3
 8006b26:	f007 fe7d 	bl	800e824 <HAL_UARTEx_SetTxFifoThreshold>
 8006b2a:	1e03      	subs	r3, r0, #0
 8006b2c:	d001      	beq.n	8006b32 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8006b2e:	f001 fbd1 	bl	80082d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006b32:	4b0a      	ldr	r3, [pc, #40]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006b34:	2100      	movs	r1, #0
 8006b36:	0018      	movs	r0, r3
 8006b38:	f007 feb4 	bl	800e8a4 <HAL_UARTEx_SetRxFifoThreshold>
 8006b3c:	1e03      	subs	r3, r0, #0
 8006b3e:	d001      	beq.n	8006b44 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8006b40:	f001 fbc8 	bl	80082d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8006b44:	4b05      	ldr	r3, [pc, #20]	; (8006b5c <MX_USART1_UART_Init+0x94>)
 8006b46:	0018      	movs	r0, r3
 8006b48:	f007 fe32 	bl	800e7b0 <HAL_UARTEx_DisableFifoMode>
 8006b4c:	1e03      	subs	r3, r0, #0
 8006b4e:	d001      	beq.n	8006b54 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8006b50:	f001 fbc0 	bl	80082d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006b54:	46c0      	nop			; (mov r8, r8)
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	46c0      	nop			; (mov r8, r8)
 8006b5c:	2000070c 	.word	0x2000070c
 8006b60:	40013800 	.word	0x40013800

08006b64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006b68:	4b23      	ldr	r3, [pc, #140]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006b6a:	4a24      	ldr	r2, [pc, #144]	; (8006bfc <MX_USART2_UART_Init+0x98>)
 8006b6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8006b6e:	4b22      	ldr	r3, [pc, #136]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006b70:	2296      	movs	r2, #150	; 0x96
 8006b72:	0192      	lsls	r2, r2, #6
 8006b74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006b76:	4b20      	ldr	r3, [pc, #128]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006b78:	2200      	movs	r2, #0
 8006b7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006b7c:	4b1e      	ldr	r3, [pc, #120]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006b7e:	2200      	movs	r2, #0
 8006b80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006b82:	4b1d      	ldr	r3, [pc, #116]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006b84:	2200      	movs	r2, #0
 8006b86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006b88:	4b1b      	ldr	r3, [pc, #108]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006b8a:	220c      	movs	r2, #12
 8006b8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006b8e:	4b1a      	ldr	r3, [pc, #104]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006b90:	2200      	movs	r2, #0
 8006b92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006b94:	4b18      	ldr	r3, [pc, #96]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006b96:	2200      	movs	r2, #0
 8006b98:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006b9a:	4b17      	ldr	r3, [pc, #92]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006ba0:	4b15      	ldr	r3, [pc, #84]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006ba6:	4b14      	ldr	r3, [pc, #80]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006ba8:	2200      	movs	r2, #0
 8006baa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006bac:	4b12      	ldr	r3, [pc, #72]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006bae:	0018      	movs	r0, r3
 8006bb0:	f006 fa86 	bl	800d0c0 <HAL_UART_Init>
 8006bb4:	1e03      	subs	r3, r0, #0
 8006bb6:	d001      	beq.n	8006bbc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8006bb8:	f001 fb8c 	bl	80082d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006bbc:	4b0e      	ldr	r3, [pc, #56]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006bbe:	2100      	movs	r1, #0
 8006bc0:	0018      	movs	r0, r3
 8006bc2:	f007 fe2f 	bl	800e824 <HAL_UARTEx_SetTxFifoThreshold>
 8006bc6:	1e03      	subs	r3, r0, #0
 8006bc8:	d001      	beq.n	8006bce <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8006bca:	f001 fb83 	bl	80082d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006bce:	4b0a      	ldr	r3, [pc, #40]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006bd0:	2100      	movs	r1, #0
 8006bd2:	0018      	movs	r0, r3
 8006bd4:	f007 fe66 	bl	800e8a4 <HAL_UARTEx_SetRxFifoThreshold>
 8006bd8:	1e03      	subs	r3, r0, #0
 8006bda:	d001      	beq.n	8006be0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8006bdc:	f001 fb7a 	bl	80082d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8006be0:	4b05      	ldr	r3, [pc, #20]	; (8006bf8 <MX_USART2_UART_Init+0x94>)
 8006be2:	0018      	movs	r0, r3
 8006be4:	f007 fde4 	bl	800e7b0 <HAL_UARTEx_DisableFifoMode>
 8006be8:	1e03      	subs	r3, r0, #0
 8006bea:	d001      	beq.n	8006bf0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8006bec:	f001 fb72 	bl	80082d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006bf0:	46c0      	nop			; (mov r8, r8)
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}
 8006bf6:	46c0      	nop			; (mov r8, r8)
 8006bf8:	200007a0 	.word	0x200007a0
 8006bfc:	40004400 	.word	0x40004400

08006c00 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8006c04:	4b16      	ldr	r3, [pc, #88]	; (8006c60 <MX_USART3_UART_Init+0x60>)
 8006c06:	4a17      	ldr	r2, [pc, #92]	; (8006c64 <MX_USART3_UART_Init+0x64>)
 8006c08:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8006c0a:	4b15      	ldr	r3, [pc, #84]	; (8006c60 <MX_USART3_UART_Init+0x60>)
 8006c0c:	2296      	movs	r2, #150	; 0x96
 8006c0e:	0192      	lsls	r2, r2, #6
 8006c10:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006c12:	4b13      	ldr	r3, [pc, #76]	; (8006c60 <MX_USART3_UART_Init+0x60>)
 8006c14:	2200      	movs	r2, #0
 8006c16:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006c18:	4b11      	ldr	r3, [pc, #68]	; (8006c60 <MX_USART3_UART_Init+0x60>)
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006c1e:	4b10      	ldr	r3, [pc, #64]	; (8006c60 <MX_USART3_UART_Init+0x60>)
 8006c20:	2200      	movs	r2, #0
 8006c22:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006c24:	4b0e      	ldr	r3, [pc, #56]	; (8006c60 <MX_USART3_UART_Init+0x60>)
 8006c26:	220c      	movs	r2, #12
 8006c28:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006c2a:	4b0d      	ldr	r3, [pc, #52]	; (8006c60 <MX_USART3_UART_Init+0x60>)
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006c30:	4b0b      	ldr	r3, [pc, #44]	; (8006c60 <MX_USART3_UART_Init+0x60>)
 8006c32:	2200      	movs	r2, #0
 8006c34:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006c36:	4b0a      	ldr	r3, [pc, #40]	; (8006c60 <MX_USART3_UART_Init+0x60>)
 8006c38:	2200      	movs	r2, #0
 8006c3a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006c3c:	4b08      	ldr	r3, [pc, #32]	; (8006c60 <MX_USART3_UART_Init+0x60>)
 8006c3e:	2200      	movs	r2, #0
 8006c40:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006c42:	4b07      	ldr	r3, [pc, #28]	; (8006c60 <MX_USART3_UART_Init+0x60>)
 8006c44:	2200      	movs	r2, #0
 8006c46:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8006c48:	4b05      	ldr	r3, [pc, #20]	; (8006c60 <MX_USART3_UART_Init+0x60>)
 8006c4a:	0018      	movs	r0, r3
 8006c4c:	f006 fa38 	bl	800d0c0 <HAL_UART_Init>
 8006c50:	1e03      	subs	r3, r0, #0
 8006c52:	d001      	beq.n	8006c58 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8006c54:	f001 fb3e 	bl	80082d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8006c58:	46c0      	nop			; (mov r8, r8)
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}
 8006c5e:	46c0      	nop			; (mov r8, r8)
 8006c60:	20000834 	.word	0x20000834
 8006c64:	40004800 	.word	0x40004800

08006c68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b082      	sub	sp, #8
 8006c6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006c6e:	4b14      	ldr	r3, [pc, #80]	; (8006cc0 <MX_DMA_Init+0x58>)
 8006c70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c72:	4b13      	ldr	r3, [pc, #76]	; (8006cc0 <MX_DMA_Init+0x58>)
 8006c74:	2101      	movs	r1, #1
 8006c76:	430a      	orrs	r2, r1
 8006c78:	639a      	str	r2, [r3, #56]	; 0x38
 8006c7a:	4b11      	ldr	r3, [pc, #68]	; (8006cc0 <MX_DMA_Init+0x58>)
 8006c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c7e:	2201      	movs	r2, #1
 8006c80:	4013      	ands	r3, r2
 8006c82:	607b      	str	r3, [r7, #4]
 8006c84:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8006c86:	2200      	movs	r2, #0
 8006c88:	2103      	movs	r1, #3
 8006c8a:	2009      	movs	r0, #9
 8006c8c:	f002 ffa6 	bl	8009bdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006c90:	2009      	movs	r0, #9
 8006c92:	f002 ffb8 	bl	8009c06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 8006c96:	2200      	movs	r2, #0
 8006c98:	2103      	movs	r1, #3
 8006c9a:	200a      	movs	r0, #10
 8006c9c:	f002 ff9e 	bl	8009bdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8006ca0:	200a      	movs	r0, #10
 8006ca2:	f002 ffb0 	bl	8009c06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMAMUX1_OVR_IRQn, 3, 0);
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	2103      	movs	r1, #3
 8006caa:	200b      	movs	r0, #11
 8006cac:	f002 ff96 	bl	8009bdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMAMUX1_OVR_IRQn);
 8006cb0:	200b      	movs	r0, #11
 8006cb2:	f002 ffa8 	bl	8009c06 <HAL_NVIC_EnableIRQ>

}
 8006cb6:	46c0      	nop			; (mov r8, r8)
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	b002      	add	sp, #8
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	46c0      	nop			; (mov r8, r8)
 8006cc0:	40021000 	.word	0x40021000

08006cc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006cc4:	b590      	push	{r4, r7, lr}
 8006cc6:	b08b      	sub	sp, #44	; 0x2c
 8006cc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006cca:	2414      	movs	r4, #20
 8006ccc:	193b      	adds	r3, r7, r4
 8006cce:	0018      	movs	r0, r3
 8006cd0:	2314      	movs	r3, #20
 8006cd2:	001a      	movs	r2, r3
 8006cd4:	2100      	movs	r1, #0
 8006cd6:	f00c f9a1 	bl	801301c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006cda:	4b75      	ldr	r3, [pc, #468]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006cdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cde:	4b74      	ldr	r3, [pc, #464]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006ce0:	2104      	movs	r1, #4
 8006ce2:	430a      	orrs	r2, r1
 8006ce4:	635a      	str	r2, [r3, #52]	; 0x34
 8006ce6:	4b72      	ldr	r3, [pc, #456]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006ce8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cea:	2204      	movs	r2, #4
 8006cec:	4013      	ands	r3, r2
 8006cee:	613b      	str	r3, [r7, #16]
 8006cf0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8006cf2:	4b6f      	ldr	r3, [pc, #444]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006cf4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cf6:	4b6e      	ldr	r3, [pc, #440]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006cf8:	2120      	movs	r1, #32
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	635a      	str	r2, [r3, #52]	; 0x34
 8006cfe:	4b6c      	ldr	r3, [pc, #432]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d02:	2220      	movs	r2, #32
 8006d04:	4013      	ands	r3, r2
 8006d06:	60fb      	str	r3, [r7, #12]
 8006d08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d0a:	4b69      	ldr	r3, [pc, #420]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006d0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d0e:	4b68      	ldr	r3, [pc, #416]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006d10:	2101      	movs	r1, #1
 8006d12:	430a      	orrs	r2, r1
 8006d14:	635a      	str	r2, [r3, #52]	; 0x34
 8006d16:	4b66      	ldr	r3, [pc, #408]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006d18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	4013      	ands	r3, r2
 8006d1e:	60bb      	str	r3, [r7, #8]
 8006d20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006d22:	4b63      	ldr	r3, [pc, #396]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006d24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d26:	4b62      	ldr	r3, [pc, #392]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006d28:	2102      	movs	r1, #2
 8006d2a:	430a      	orrs	r2, r1
 8006d2c:	635a      	str	r2, [r3, #52]	; 0x34
 8006d2e:	4b60      	ldr	r3, [pc, #384]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d32:	2202      	movs	r2, #2
 8006d34:	4013      	ands	r3, r2
 8006d36:	607b      	str	r3, [r7, #4]
 8006d38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006d3a:	4b5d      	ldr	r3, [pc, #372]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006d3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d3e:	4b5c      	ldr	r3, [pc, #368]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006d40:	2108      	movs	r1, #8
 8006d42:	430a      	orrs	r2, r1
 8006d44:	635a      	str	r2, [r3, #52]	; 0x34
 8006d46:	4b5a      	ldr	r3, [pc, #360]	; (8006eb0 <MX_GPIO_Init+0x1ec>)
 8006d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d4a:	2208      	movs	r2, #8
 8006d4c:	4013      	ands	r3, r2
 8006d4e:	603b      	str	r3, [r7, #0]
 8006d50:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CS_MEM_Pin|DO_GPS_VCC_EN_Pin, GPIO_PIN_RESET);
 8006d52:	4958      	ldr	r1, [pc, #352]	; (8006eb4 <MX_GPIO_Init+0x1f0>)
 8006d54:	23a0      	movs	r3, #160	; 0xa0
 8006d56:	05db      	lsls	r3, r3, #23
 8006d58:	2200      	movs	r2, #0
 8006d5a:	0018      	movs	r0, r3
 8006d5c:	f003 fc59 	bl	800a612 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DO_GSM_VCC_EN_Pin|DO_PWRKEY_Pin, GPIO_PIN_RESET);
 8006d60:	4b55      	ldr	r3, [pc, #340]	; (8006eb8 <MX_GPIO_Init+0x1f4>)
 8006d62:	2200      	movs	r2, #0
 8006d64:	21c0      	movs	r1, #192	; 0xc0
 8006d66:	0018      	movs	r0, r3
 8006d68:	f003 fc53 	bl	800a612 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DO_LED_PWR_Pin|DO_LED_NET_Pin|DO_LED_GPS_Pin, GPIO_PIN_RESET);
 8006d6c:	4b53      	ldr	r3, [pc, #332]	; (8006ebc <MX_GPIO_Init+0x1f8>)
 8006d6e:	2200      	movs	r2, #0
 8006d70:	2107      	movs	r1, #7
 8006d72:	0018      	movs	r0, r3
 8006d74:	f003 fc4d 	bl	800a612 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DO_OUT1_Pin|DO_OUT2_Pin|DO_5V_OUT_EN_Pin|DO_OUT3_P_LED_Pin, GPIO_PIN_RESET);
 8006d78:	238e      	movs	r3, #142	; 0x8e
 8006d7a:	009b      	lsls	r3, r3, #2
 8006d7c:	4850      	ldr	r0, [pc, #320]	; (8006ec0 <MX_GPIO_Init+0x1fc>)
 8006d7e:	2200      	movs	r2, #0
 8006d80:	0019      	movs	r1, r3
 8006d82:	f003 fc46 	bl	800a612 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI_CS_MEM_Pin DO_GPS_VCC_EN_Pin */
  GPIO_InitStruct.Pin = SPI_CS_MEM_Pin|DO_GPS_VCC_EN_Pin;
 8006d86:	193b      	adds	r3, r7, r4
 8006d88:	4a4a      	ldr	r2, [pc, #296]	; (8006eb4 <MX_GPIO_Init+0x1f0>)
 8006d8a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006d8c:	193b      	adds	r3, r7, r4
 8006d8e:	2201      	movs	r2, #1
 8006d90:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d92:	193b      	adds	r3, r7, r4
 8006d94:	2200      	movs	r2, #0
 8006d96:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d98:	193b      	adds	r3, r7, r4
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d9e:	193a      	adds	r2, r7, r4
 8006da0:	23a0      	movs	r3, #160	; 0xa0
 8006da2:	05db      	lsls	r3, r3, #23
 8006da4:	0011      	movs	r1, r2
 8006da6:	0018      	movs	r0, r3
 8006da8:	f003 fab2 	bl	800a310 <HAL_GPIO_Init>

  /*Configure GPIO pins : DI_IN2_Pin DI_IN3_Pin DI_MAINS_STATE_Pin DI_ACC_STATE_Pin
                            DI_INT1_ACCEL_Pin */
  GPIO_InitStruct.Pin = DI_IN2_Pin|DI_IN3_Pin|DI_MAINS_STATE_Pin|DI_ACC_STATE_Pin
 8006dac:	0021      	movs	r1, r4
 8006dae:	187b      	adds	r3, r7, r1
 8006db0:	22f2      	movs	r2, #242	; 0xf2
 8006db2:	01d2      	lsls	r2, r2, #7
 8006db4:	601a      	str	r2, [r3, #0]
                          | DI_INT1_ACCEL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006db6:	000c      	movs	r4, r1
 8006db8:	193b      	adds	r3, r7, r4
 8006dba:	2200      	movs	r2, #0
 8006dbc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006dbe:	193b      	adds	r3, r7, r4
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006dc4:	193b      	adds	r3, r7, r4
 8006dc6:	4a3e      	ldr	r2, [pc, #248]	; (8006ec0 <MX_GPIO_Init+0x1fc>)
 8006dc8:	0019      	movs	r1, r3
 8006dca:	0010      	movs	r0, r2
 8006dcc:	f003 faa0 	bl	800a310 <HAL_GPIO_Init>


  /*Configure GPIO pins :  DI_BOX_STATE_Pin  */
  GPIO_InitStruct.Pin =  DI_BOX_STATE_Pin ;
 8006dd0:	0021      	movs	r1, r4
 8006dd2:	187b      	adds	r3, r7, r1
 8006dd4:	2280      	movs	r2, #128	; 0x80
 8006dd6:	0212      	lsls	r2, r2, #8
 8006dd8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006dda:	000c      	movs	r4, r1
 8006ddc:	193b      	adds	r3, r7, r4
 8006dde:	2200      	movs	r2, #0
 8006de0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;//GPIO_NOPULL;
 8006de2:	193b      	adds	r3, r7, r4
 8006de4:	2201      	movs	r2, #1
 8006de6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006de8:	193b      	adds	r3, r7, r4
 8006dea:	4a35      	ldr	r2, [pc, #212]	; (8006ec0 <MX_GPIO_Init+0x1fc>)
 8006dec:	0019      	movs	r1, r3
 8006dee:	0010      	movs	r0, r2
 8006df0:	f003 fa8e 	bl	800a310 <HAL_GPIO_Init>

  /*Configure GPIO pins : DI_SOS_STATE_Pin  */
  GPIO_InitStruct.Pin = DI_SOS_STATE_Pin ;
 8006df4:	193b      	adds	r3, r7, r4
 8006df6:	2280      	movs	r2, #128	; 0x80
 8006df8:	0052      	lsls	r2, r2, #1
 8006dfa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006dfc:	193b      	adds	r3, r7, r4
 8006dfe:	2200      	movs	r2, #0
 8006e00:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;//GPIO_NOPULL;
 8006e02:	193b      	adds	r3, r7, r4
 8006e04:	2201      	movs	r2, #1
 8006e06:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e08:	193a      	adds	r2, r7, r4
 8006e0a:	23a0      	movs	r3, #160	; 0xa0
 8006e0c:	05db      	lsls	r3, r3, #23
 8006e0e:	0011      	movs	r1, r2
 8006e10:	0018      	movs	r0, r3
 8006e12:	f003 fa7d 	bl	800a310 <HAL_GPIO_Init>

  /*Configure GPIO pins :  DI_IN1_Pin */
  GPIO_InitStruct.Pin = DI_IN1_Pin;
 8006e16:	193b      	adds	r3, r7, r4
 8006e18:	2280      	movs	r2, #128	; 0x80
 8006e1a:	0152      	lsls	r2, r2, #5
 8006e1c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006e1e:	193b      	adds	r3, r7, r4
 8006e20:	2200      	movs	r2, #0
 8006e22:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e24:	193b      	adds	r3, r7, r4
 8006e26:	2200      	movs	r2, #0
 8006e28:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e2a:	193a      	adds	r2, r7, r4
 8006e2c:	23a0      	movs	r3, #160	; 0xa0
 8006e2e:	05db      	lsls	r3, r3, #23
 8006e30:	0011      	movs	r1, r2
 8006e32:	0018      	movs	r0, r3
 8006e34:	f003 fa6c 	bl	800a310 <HAL_GPIO_Init>

  /*Configure GPIO pins : DO_GSM_VCC_EN_Pin DO_PWRKEY_Pin */
  GPIO_InitStruct.Pin = DO_GSM_VCC_EN_Pin|DO_PWRKEY_Pin;
 8006e38:	193b      	adds	r3, r7, r4
 8006e3a:	22c0      	movs	r2, #192	; 0xc0
 8006e3c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006e3e:	193b      	adds	r3, r7, r4
 8006e40:	2201      	movs	r2, #1
 8006e42:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e44:	193b      	adds	r3, r7, r4
 8006e46:	2200      	movs	r2, #0
 8006e48:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e4a:	193b      	adds	r3, r7, r4
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006e50:	193b      	adds	r3, r7, r4
 8006e52:	4a19      	ldr	r2, [pc, #100]	; (8006eb8 <MX_GPIO_Init+0x1f4>)
 8006e54:	0019      	movs	r1, r3
 8006e56:	0010      	movs	r0, r2
 8006e58:	f003 fa5a 	bl	800a310 <HAL_GPIO_Init>

  /*Configure GPIO pins : DO_LED_PWR_Pin DO_LED_NET_Pin DO_LED_GPS_Pin */
  GPIO_InitStruct.Pin = DO_LED_PWR_Pin|DO_LED_NET_Pin|DO_LED_GPS_Pin;
 8006e5c:	193b      	adds	r3, r7, r4
 8006e5e:	2207      	movs	r2, #7
 8006e60:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006e62:	193b      	adds	r3, r7, r4
 8006e64:	2201      	movs	r2, #1
 8006e66:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e68:	193b      	adds	r3, r7, r4
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e6e:	193b      	adds	r3, r7, r4
 8006e70:	2200      	movs	r2, #0
 8006e72:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006e74:	193b      	adds	r3, r7, r4
 8006e76:	4a11      	ldr	r2, [pc, #68]	; (8006ebc <MX_GPIO_Init+0x1f8>)
 8006e78:	0019      	movs	r1, r3
 8006e7a:	0010      	movs	r0, r2
 8006e7c:	f003 fa48 	bl	800a310 <HAL_GPIO_Init>

  /*Configure GPIO pins : DO_OUT1_Pin DO_OUT2_Pin DO_5V_OUT_EN_Pin DO_OUT3_P_LED_Pin */
  GPIO_InitStruct.Pin = DO_OUT1_Pin|DO_OUT2_Pin|DO_5V_OUT_EN_Pin|DO_OUT3_P_LED_Pin;
 8006e80:	0021      	movs	r1, r4
 8006e82:	187b      	adds	r3, r7, r1
 8006e84:	228e      	movs	r2, #142	; 0x8e
 8006e86:	0092      	lsls	r2, r2, #2
 8006e88:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006e8a:	187b      	adds	r3, r7, r1
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e90:	187b      	adds	r3, r7, r1
 8006e92:	2200      	movs	r2, #0
 8006e94:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e96:	187b      	adds	r3, r7, r1
 8006e98:	2200      	movs	r2, #0
 8006e9a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e9c:	187b      	adds	r3, r7, r1
 8006e9e:	4a08      	ldr	r2, [pc, #32]	; (8006ec0 <MX_GPIO_Init+0x1fc>)
 8006ea0:	0019      	movs	r1, r3
 8006ea2:	0010      	movs	r0, r2
 8006ea4:	f003 fa34 	bl	800a310 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8006ea8:	46c0      	nop			; (mov r8, r8)
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	b00b      	add	sp, #44	; 0x2c
 8006eae:	bd90      	pop	{r4, r7, pc}
 8006eb0:	40021000 	.word	0x40021000
 8006eb4:	00008010 	.word	0x00008010
 8006eb8:	50000800 	.word	0x50000800
 8006ebc:	50000c00 	.word	0x50000c00
 8006ec0:	50000400 	.word	0x50000400

08006ec4 <timedWork>:
/* USER CODE END 4 */




void timedWork(){
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOD, DO_LED_GPS_Pin);
 8006ec8:	4b0c      	ldr	r3, [pc, #48]	; (8006efc <timedWork+0x38>)
 8006eca:	2104      	movs	r1, #4
 8006ecc:	0018      	movs	r0, r3
 8006ece:	f003 fbbd 	bl	800a64c <HAL_GPIO_TogglePin>

		//%%%%%%%    AccGyro Rest    %%%%%%
	    if (AccGyroStatus1==0){AccGyroStatus=detectAcc();}
 8006ed2:	4b0b      	ldr	r3, [pc, #44]	; (8006f00 <timedWork+0x3c>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d104      	bne.n	8006ee4 <timedWork+0x20>
 8006eda:	f7fe ffeb 	bl	8005eb4 <detectAcc>
 8006ede:	0002      	movs	r2, r0
 8006ee0:	4b08      	ldr	r3, [pc, #32]	; (8006f04 <timedWork+0x40>)
 8006ee2:	601a      	str	r2, [r3, #0]
	    if (AccGyroStatus>0){AccGyroStatus1=AccGyroStatus;}
 8006ee4:	4b07      	ldr	r3, [pc, #28]	; (8006f04 <timedWork+0x40>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	dd03      	ble.n	8006ef4 <timedWork+0x30>
 8006eec:	4b05      	ldr	r3, [pc, #20]	; (8006f04 <timedWork+0x40>)
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	4b03      	ldr	r3, [pc, #12]	; (8006f00 <timedWork+0x3c>)
 8006ef2:	601a      	str	r2, [r3, #0]

}
 8006ef4:	46c0      	nop			; (mov r8, r8)
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}
 8006efa:	46c0      	nop			; (mov r8, r8)
 8006efc:	50000c00 	.word	0x50000c00
 8006f00:	20000520 	.word	0x20000520
 8006f04:	2000051c 	.word	0x2000051c

08006f08 <stor>:

float stor(const char* str) {
 8006f08:	b5b0      	push	{r4, r5, r7, lr}
 8006f0a:	b088      	sub	sp, #32
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
    float result = 0;
 8006f10:	2300      	movs	r3, #0
 8006f12:	61fb      	str	r3, [r7, #28]
    float sign = *str == '-' ? str++, -1 : 1;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	781b      	ldrb	r3, [r3, #0]
 8006f18:	2b2d      	cmp	r3, #45	; 0x2d
 8006f1a:	d104      	bne.n	8006f26 <stor+0x1e>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	3301      	adds	r3, #1
 8006f20:	607b      	str	r3, [r7, #4]
 8006f22:	4b5c      	ldr	r3, [pc, #368]	; (8007094 <stor+0x18c>)
 8006f24:	e001      	b.n	8006f2a <stor+0x22>
 8006f26:	23fe      	movs	r3, #254	; 0xfe
 8006f28:	059b      	lsls	r3, r3, #22
 8006f2a:	613b      	str	r3, [r7, #16]
    while (*str >= '0' && *str <= '9') {
 8006f2c:	e015      	b.n	8006f5a <stor+0x52>
        result *= 10;
 8006f2e:	495a      	ldr	r1, [pc, #360]	; (8007098 <stor+0x190>)
 8006f30:	69f8      	ldr	r0, [r7, #28]
 8006f32:	f7f9 fecd 	bl	8000cd0 <__aeabi_fmul>
 8006f36:	1c03      	adds	r3, r0, #0
 8006f38:	61fb      	str	r3, [r7, #28]
        result += *str - '0';
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	781b      	ldrb	r3, [r3, #0]
 8006f3e:	3b30      	subs	r3, #48	; 0x30
 8006f40:	0018      	movs	r0, r3
 8006f42:	f7fa f9d3 	bl	80012ec <__aeabi_i2f>
 8006f46:	1c03      	adds	r3, r0, #0
 8006f48:	1c19      	adds	r1, r3, #0
 8006f4a:	69f8      	ldr	r0, [r7, #28]
 8006f4c:	f7f9 fb56 	bl	80005fc <__aeabi_fadd>
 8006f50:	1c03      	adds	r3, r0, #0
 8006f52:	61fb      	str	r3, [r7, #28]
        str++;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	3301      	adds	r3, #1
 8006f58:	607b      	str	r3, [r7, #4]
    while (*str >= '0' && *str <= '9') {
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	781b      	ldrb	r3, [r3, #0]
 8006f5e:	2b2f      	cmp	r3, #47	; 0x2f
 8006f60:	d903      	bls.n	8006f6a <stor+0x62>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	2b39      	cmp	r3, #57	; 0x39
 8006f68:	d9e1      	bls.n	8006f2e <stor+0x26>
    }
    if (*str == ',' || *str == '.') {
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	781b      	ldrb	r3, [r3, #0]
 8006f6e:	2b2c      	cmp	r3, #44	; 0x2c
 8006f70:	d003      	beq.n	8006f7a <stor+0x72>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	781b      	ldrb	r3, [r3, #0]
 8006f76:	2b2e      	cmp	r3, #46	; 0x2e
 8006f78:	d128      	bne.n	8006fcc <stor+0xc4>
        str++;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	3301      	adds	r3, #1
 8006f7e:	607b      	str	r3, [r7, #4]
        float multiplier = 0.1;
 8006f80:	4b46      	ldr	r3, [pc, #280]	; (800709c <stor+0x194>)
 8006f82:	61bb      	str	r3, [r7, #24]
        while (*str >= '0' && *str <= '9') {
 8006f84:	e01a      	b.n	8006fbc <stor+0xb4>
            result += (*str - '0') * multiplier;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	781b      	ldrb	r3, [r3, #0]
 8006f8a:	3b30      	subs	r3, #48	; 0x30
 8006f8c:	0018      	movs	r0, r3
 8006f8e:	f7fa f9ad 	bl	80012ec <__aeabi_i2f>
 8006f92:	1c03      	adds	r3, r0, #0
 8006f94:	69b9      	ldr	r1, [r7, #24]
 8006f96:	1c18      	adds	r0, r3, #0
 8006f98:	f7f9 fe9a 	bl	8000cd0 <__aeabi_fmul>
 8006f9c:	1c03      	adds	r3, r0, #0
 8006f9e:	1c19      	adds	r1, r3, #0
 8006fa0:	69f8      	ldr	r0, [r7, #28]
 8006fa2:	f7f9 fb2b 	bl	80005fc <__aeabi_fadd>
 8006fa6:	1c03      	adds	r3, r0, #0
 8006fa8:	61fb      	str	r3, [r7, #28]
            multiplier /= 10;
 8006faa:	493b      	ldr	r1, [pc, #236]	; (8007098 <stor+0x190>)
 8006fac:	69b8      	ldr	r0, [r7, #24]
 8006fae:	f7f9 fcc5 	bl	800093c <__aeabi_fdiv>
 8006fb2:	1c03      	adds	r3, r0, #0
 8006fb4:	61bb      	str	r3, [r7, #24]
            str++;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	3301      	adds	r3, #1
 8006fba:	607b      	str	r3, [r7, #4]
        while (*str >= '0' && *str <= '9') {
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	781b      	ldrb	r3, [r3, #0]
 8006fc0:	2b2f      	cmp	r3, #47	; 0x2f
 8006fc2:	d903      	bls.n	8006fcc <stor+0xc4>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	781b      	ldrb	r3, [r3, #0]
 8006fc8:	2b39      	cmp	r3, #57	; 0x39
 8006fca:	d9dc      	bls.n	8006f86 <stor+0x7e>
        }
    }
    result *= sign;
 8006fcc:	6939      	ldr	r1, [r7, #16]
 8006fce:	69f8      	ldr	r0, [r7, #28]
 8006fd0:	f7f9 fe7e 	bl	8000cd0 <__aeabi_fmul>
 8006fd4:	1c03      	adds	r3, r0, #0
 8006fd6:	61fb      	str	r3, [r7, #28]
    if (*str == 'e' || *str == 'E') {
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	781b      	ldrb	r3, [r3, #0]
 8006fdc:	2b65      	cmp	r3, #101	; 0x65
 8006fde:	d003      	beq.n	8006fe8 <stor+0xe0>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	781b      	ldrb	r3, [r3, #0]
 8006fe4:	2b45      	cmp	r3, #69	; 0x45
 8006fe6:	d14f      	bne.n	8007088 <stor+0x180>
        str++;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	3301      	adds	r3, #1
 8006fec:	607b      	str	r3, [r7, #4]
        float powerer = *str == '-'? str++, 0.1 : 10;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	781b      	ldrb	r3, [r3, #0]
 8006ff2:	2b2d      	cmp	r3, #45	; 0x2d
 8006ff4:	d104      	bne.n	8007000 <stor+0xf8>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	3301      	adds	r3, #1
 8006ffa:	607b      	str	r3, [r7, #4]
 8006ffc:	4b27      	ldr	r3, [pc, #156]	; (800709c <stor+0x194>)
 8006ffe:	e000      	b.n	8007002 <stor+0xfa>
 8007000:	4b25      	ldr	r3, [pc, #148]	; (8007098 <stor+0x190>)
 8007002:	60fb      	str	r3, [r7, #12]
        float power = 0;
 8007004:	2300      	movs	r3, #0
 8007006:	617b      	str	r3, [r7, #20]
        while (*str >= '0' && *str <= '9') {
 8007008:	e015      	b.n	8007036 <stor+0x12e>
            power *= 10;
 800700a:	4923      	ldr	r1, [pc, #140]	; (8007098 <stor+0x190>)
 800700c:	6978      	ldr	r0, [r7, #20]
 800700e:	f7f9 fe5f 	bl	8000cd0 <__aeabi_fmul>
 8007012:	1c03      	adds	r3, r0, #0
 8007014:	617b      	str	r3, [r7, #20]
            power += *str - '0';
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	781b      	ldrb	r3, [r3, #0]
 800701a:	3b30      	subs	r3, #48	; 0x30
 800701c:	0018      	movs	r0, r3
 800701e:	f7fa f965 	bl	80012ec <__aeabi_i2f>
 8007022:	1c03      	adds	r3, r0, #0
 8007024:	1c19      	adds	r1, r3, #0
 8007026:	6978      	ldr	r0, [r7, #20]
 8007028:	f7f9 fae8 	bl	80005fc <__aeabi_fadd>
 800702c:	1c03      	adds	r3, r0, #0
 800702e:	617b      	str	r3, [r7, #20]
            str++;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	3301      	adds	r3, #1
 8007034:	607b      	str	r3, [r7, #4]
        while (*str >= '0' && *str <= '9') {
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	781b      	ldrb	r3, [r3, #0]
 800703a:	2b2f      	cmp	r3, #47	; 0x2f
 800703c:	d903      	bls.n	8007046 <stor+0x13e>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	2b39      	cmp	r3, #57	; 0x39
 8007044:	d9e1      	bls.n	800700a <stor+0x102>
        }
        result *= pow(powerer, power);
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f7fc f832 	bl	80030b0 <__aeabi_f2d>
 800704c:	0004      	movs	r4, r0
 800704e:	000d      	movs	r5, r1
 8007050:	6978      	ldr	r0, [r7, #20]
 8007052:	f7fc f82d 	bl	80030b0 <__aeabi_f2d>
 8007056:	0002      	movs	r2, r0
 8007058:	000b      	movs	r3, r1
 800705a:	0020      	movs	r0, r4
 800705c:	0029      	movs	r1, r5
 800705e:	f00e fe59 	bl	8015d14 <pow>
 8007062:	0004      	movs	r4, r0
 8007064:	000d      	movs	r5, r1
 8007066:	69f8      	ldr	r0, [r7, #28]
 8007068:	f7fc f822 	bl	80030b0 <__aeabi_f2d>
 800706c:	0002      	movs	r2, r0
 800706e:	000b      	movs	r3, r1
 8007070:	0020      	movs	r0, r4
 8007072:	0029      	movs	r1, r5
 8007074:	f7fb f92e 	bl	80022d4 <__aeabi_dmul>
 8007078:	0002      	movs	r2, r0
 800707a:	000b      	movs	r3, r1
 800707c:	0010      	movs	r0, r2
 800707e:	0019      	movs	r1, r3
 8007080:	f7fc f85e 	bl	8003140 <__aeabi_d2f>
 8007084:	1c03      	adds	r3, r0, #0
 8007086:	61fb      	str	r3, [r7, #28]
    }
    return result;
 8007088:	69fb      	ldr	r3, [r7, #28]
}
 800708a:	1c18      	adds	r0, r3, #0
 800708c:	46bd      	mov	sp, r7
 800708e:	b008      	add	sp, #32
 8007090:	bdb0      	pop	{r4, r5, r7, pc}
 8007092:	46c0      	nop			; (mov r8, r8)
 8007094:	bf800000 	.word	0xbf800000
 8007098:	41200000 	.word	0x41200000
 800709c:	3dcccccd 	.word	0x3dcccccd

080070a0 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b082      	sub	sp, #8
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]


}
 80070a8:	46c0      	nop			; (mov r8, r8)
 80070aa:	46bd      	mov	sp, r7
 80070ac:	b002      	add	sp, #8
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
	{

	  HAL_GPIO_TogglePin (GPIOD, DO_LED_GPS_Pin);
 80070b8:	4b2d      	ldr	r3, [pc, #180]	; (8007170 <HAL_UART_RxCpltCallback+0xc0>)
 80070ba:	2104      	movs	r1, #4
 80070bc:	0018      	movs	r0, r3
 80070be:	f003 fac5 	bl	800a64c <HAL_GPIO_TogglePin>
	//Debug_Tx("V");
	if(huart==&huart2){
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	4b2b      	ldr	r3, [pc, #172]	; (8007174 <HAL_UART_RxCpltCallback+0xc4>)
 80070c6:	429a      	cmp	r2, r3
 80070c8:	d129      	bne.n	800711e <HAL_UART_RxCpltCallback+0x6e>
		if(dnlfile==0){
 80070ca:	4b2b      	ldr	r3, [pc, #172]	; (8007178 <HAL_UART_RxCpltCallback+0xc8>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d125      	bne.n	800711e <HAL_UART_RxCpltCallback+0x6e>
		if(strlen((char*)gpsData)>10){
 80070d2:	4b2a      	ldr	r3, [pc, #168]	; (800717c <HAL_UART_RxCpltCallback+0xcc>)
 80070d4:	0018      	movs	r0, r3
 80070d6:	f7f9 f817 	bl	8000108 <strlen>
 80070da:	0003      	movs	r3, r0
 80070dc:	2b0a      	cmp	r3, #10
 80070de:	d909      	bls.n	80070f4 <HAL_UART_RxCpltCallback+0x44>

	  		//Debug_Tx((char*)gpsData);
			ProcessGPS((char*)gpsData);
 80070e0:	4b26      	ldr	r3, [pc, #152]	; (800717c <HAL_UART_RxCpltCallback+0xcc>)
 80070e2:	0018      	movs	r0, r3
 80070e4:	f7ff fa7a 	bl	80065dc <ProcessGPS>
			getGPSString();
 80070e8:	f7fe ff80 	bl	8005fec <getGPSString>
			timedWork();
 80070ec:	f7ff feea 	bl	8006ec4 <timedWork>
			ReadAllGPIO();
 80070f0:	f000 f97a 	bl	80073e8 <ReadAllGPIO>
		}
		if(DMAon==1){
 80070f4:	4b22      	ldr	r3, [pc, #136]	; (8007180 <HAL_UART_RxCpltCallback+0xd0>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d110      	bne.n	800711e <HAL_UART_RxCpltCallback+0x6e>
		if(strlen((char*)gpsData)>0) memset((char*)gpsData,0,999);
 80070fc:	4b1f      	ldr	r3, [pc, #124]	; (800717c <HAL_UART_RxCpltCallback+0xcc>)
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d005      	beq.n	8007110 <HAL_UART_RxCpltCallback+0x60>
 8007104:	4a1f      	ldr	r2, [pc, #124]	; (8007184 <HAL_UART_RxCpltCallback+0xd4>)
 8007106:	4b1d      	ldr	r3, [pc, #116]	; (800717c <HAL_UART_RxCpltCallback+0xcc>)
 8007108:	2100      	movs	r1, #0
 800710a:	0018      	movs	r0, r3
 800710c:	f00b ff86 	bl	801301c <memset>
		//__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
		HAL_UART_Receive_DMA(&huart2, gpsData, 900);}
 8007110:	23e1      	movs	r3, #225	; 0xe1
 8007112:	009a      	lsls	r2, r3, #2
 8007114:	4919      	ldr	r1, [pc, #100]	; (800717c <HAL_UART_RxCpltCallback+0xcc>)
 8007116:	4b17      	ldr	r3, [pc, #92]	; (8007174 <HAL_UART_RxCpltCallback+0xc4>)
 8007118:	0018      	movs	r0, r3
 800711a:	f006 f9a5 	bl	800d468 <HAL_UART_Receive_DMA>
		}
	}
	if(huart==&huart1){
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	4b19      	ldr	r3, [pc, #100]	; (8007188 <HAL_UART_RxCpltCallback+0xd8>)
 8007122:	429a      	cmp	r2, r3
 8007124:	d11f      	bne.n	8007166 <HAL_UART_RxCpltCallback+0xb6>
		if(strlen((char*)GSMData)<900){
 8007126:	4b19      	ldr	r3, [pc, #100]	; (800718c <HAL_UART_RxCpltCallback+0xdc>)
 8007128:	0018      	movs	r0, r3
 800712a:	f7f8 ffed 	bl	8000108 <strlen>
 800712e:	0002      	movs	r2, r0
 8007130:	23e1      	movs	r3, #225	; 0xe1
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	429a      	cmp	r2, r3
 8007136:	d209      	bcs.n	800714c <HAL_UART_RxCpltCallback+0x9c>
		    if(GSMBuff[0]!=0)	strcat(GSMData,(char*)GSMBuff);
 8007138:	4b15      	ldr	r3, [pc, #84]	; (8007190 <HAL_UART_RxCpltCallback+0xe0>)
 800713a:	781b      	ldrb	r3, [r3, #0]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d005      	beq.n	800714c <HAL_UART_RxCpltCallback+0x9c>
 8007140:	4a13      	ldr	r2, [pc, #76]	; (8007190 <HAL_UART_RxCpltCallback+0xe0>)
 8007142:	4b12      	ldr	r3, [pc, #72]	; (800718c <HAL_UART_RxCpltCallback+0xdc>)
 8007144:	0011      	movs	r1, r2
 8007146:	0018      	movs	r0, r3
 8007148:	f00b ff70 	bl	801302c <strcat>
		}


		if(DMAon==1){
 800714c:	4b0c      	ldr	r3, [pc, #48]	; (8007180 <HAL_UART_RxCpltCallback+0xd0>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	2b01      	cmp	r3, #1
 8007152:	d108      	bne.n	8007166 <HAL_UART_RxCpltCallback+0xb6>
		GSMBuff[0]=0;
 8007154:	4b0e      	ldr	r3, [pc, #56]	; (8007190 <HAL_UART_RxCpltCallback+0xe0>)
 8007156:	2200      	movs	r2, #0
 8007158:	701a      	strb	r2, [r3, #0]
		//__HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
		HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 800715a:	490d      	ldr	r1, [pc, #52]	; (8007190 <HAL_UART_RxCpltCallback+0xe0>)
 800715c:	4b0a      	ldr	r3, [pc, #40]	; (8007188 <HAL_UART_RxCpltCallback+0xd8>)
 800715e:	2201      	movs	r2, #1
 8007160:	0018      	movs	r0, r3
 8007162:	f006 f981 	bl	800d468 <HAL_UART_Receive_DMA>
		}
	}
	}

}
 8007166:	46c0      	nop			; (mov r8, r8)
 8007168:	46bd      	mov	sp, r7
 800716a:	b002      	add	sp, #8
 800716c:	bd80      	pop	{r7, pc}
 800716e:	46c0      	nop			; (mov r8, r8)
 8007170:	50000c00 	.word	0x50000c00
 8007174:	200007a0 	.word	0x200007a0
 8007178:	200016d8 	.word	0x200016d8
 800717c:	200039a0 	.word	0x200039a0
 8007180:	20000004 	.word	0x20000004
 8007184:	000003e7 	.word	0x000003e7
 8007188:	2000070c 	.word	0x2000070c
 800718c:	20000dd4 	.word	0x20000dd4
 8007190:	200013b0 	.word	0x200013b0

08007194 <HAL_UART_ErrorCallback>:


void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart){
 8007194:	b580      	push	{r7, lr}
 8007196:	b082      	sub	sp, #8
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
	if(huart==&huart2){
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	4b1e      	ldr	r3, [pc, #120]	; (8007218 <HAL_UART_ErrorCallback+0x84>)
 80071a0:	429a      	cmp	r2, r3
 80071a2:	d11c      	bne.n	80071de <HAL_UART_ErrorCallback+0x4a>

		if(dnlfile==0){
 80071a4:	4b1d      	ldr	r3, [pc, #116]	; (800721c <HAL_UART_ErrorCallback+0x88>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d118      	bne.n	80071de <HAL_UART_ErrorCallback+0x4a>
		if(DMAon==1){
 80071ac:	4b1c      	ldr	r3, [pc, #112]	; (8007220 <HAL_UART_ErrorCallback+0x8c>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d114      	bne.n	80071de <HAL_UART_ErrorCallback+0x4a>
		//Debug_Tx("GPSErr");
    	if(strlen((char*)gpsData)>0) memset((char*)gpsData,0,999);
 80071b4:	4b1b      	ldr	r3, [pc, #108]	; (8007224 <HAL_UART_ErrorCallback+0x90>)
 80071b6:	781b      	ldrb	r3, [r3, #0]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d005      	beq.n	80071c8 <HAL_UART_ErrorCallback+0x34>
 80071bc:	4a1a      	ldr	r2, [pc, #104]	; (8007228 <HAL_UART_ErrorCallback+0x94>)
 80071be:	4b19      	ldr	r3, [pc, #100]	; (8007224 <HAL_UART_ErrorCallback+0x90>)
 80071c0:	2100      	movs	r1, #0
 80071c2:	0018      	movs	r0, r3
 80071c4:	f00b ff2a 	bl	801301c <memset>
    	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80071c8:	4b13      	ldr	r3, [pc, #76]	; (8007218 <HAL_UART_ErrorCallback+0x84>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	220c      	movs	r2, #12
 80071ce:	621a      	str	r2, [r3, #32]
    	HAL_UART_Receive_DMA(&huart2, gpsData, 900);
 80071d0:	23e1      	movs	r3, #225	; 0xe1
 80071d2:	009a      	lsls	r2, r3, #2
 80071d4:	4913      	ldr	r1, [pc, #76]	; (8007224 <HAL_UART_ErrorCallback+0x90>)
 80071d6:	4b10      	ldr	r3, [pc, #64]	; (8007218 <HAL_UART_ErrorCallback+0x84>)
 80071d8:	0018      	movs	r0, r3
 80071da:	f006 f945 	bl	800d468 <HAL_UART_Receive_DMA>
		}
		}
	}
	if(huart==&huart1){
 80071de:	687a      	ldr	r2, [r7, #4]
 80071e0:	4b12      	ldr	r3, [pc, #72]	; (800722c <HAL_UART_ErrorCallback+0x98>)
 80071e2:	429a      	cmp	r2, r3
 80071e4:	d114      	bne.n	8007210 <HAL_UART_ErrorCallback+0x7c>

		if(DMAon==1){
 80071e6:	4b0e      	ldr	r3, [pc, #56]	; (8007220 <HAL_UART_ErrorCallback+0x8c>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d110      	bne.n	8007210 <HAL_UART_ErrorCallback+0x7c>
		//Debug_Tx("GSMErr");
		GSMBuff[0]=0;
 80071ee:	4b10      	ldr	r3, [pc, #64]	; (8007230 <HAL_UART_ErrorCallback+0x9c>)
 80071f0:	2200      	movs	r2, #0
 80071f2:	701a      	strb	r2, [r3, #0]
		__HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80071f4:	4b0d      	ldr	r3, [pc, #52]	; (800722c <HAL_UART_ErrorCallback+0x98>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	220c      	movs	r2, #12
 80071fa:	621a      	str	r2, [r3, #32]
		__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80071fc:	4b06      	ldr	r3, [pc, #24]	; (8007218 <HAL_UART_ErrorCallback+0x84>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	220c      	movs	r2, #12
 8007202:	621a      	str	r2, [r3, #32]
			    	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 8007204:	490a      	ldr	r1, [pc, #40]	; (8007230 <HAL_UART_ErrorCallback+0x9c>)
 8007206:	4b09      	ldr	r3, [pc, #36]	; (800722c <HAL_UART_ErrorCallback+0x98>)
 8007208:	2201      	movs	r2, #1
 800720a:	0018      	movs	r0, r3
 800720c:	f006 f92c 	bl	800d468 <HAL_UART_Receive_DMA>





}
 8007210:	46c0      	nop			; (mov r8, r8)
 8007212:	46bd      	mov	sp, r7
 8007214:	b002      	add	sp, #8
 8007216:	bd80      	pop	{r7, pc}
 8007218:	200007a0 	.word	0x200007a0
 800721c:	200016d8 	.word	0x200016d8
 8007220:	20000004 	.word	0x20000004
 8007224:	200039a0 	.word	0x200039a0
 8007228:	000003e7 	.word	0x000003e7
 800722c:	2000070c 	.word	0x2000070c
 8007230:	200013b0 	.word	0x200013b0

08007234 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b082      	sub	sp, #8
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */



	 // TestDigitalOutput();
initAcc();
 800723c:	f7fe fc5e 	bl	8005afc <initAcc>
//TestDigitalOutput();
SET_GPS_VCC_EN(1);
 8007240:	2001      	movs	r0, #1
 8007242:	f7fc f9c7 	bl	80035d4 <SET_GPS_VCC_EN>
SET_GSM_VCC_EN(1);
 8007246:	2001      	movs	r0, #1
 8007248:	f7fc fa02 	bl	8003650 <SET_GSM_VCC_EN>
SET_PWRKEY(1);
 800724c:	2001      	movs	r0, #1
 800724e:	f7fc f9e1 	bl	8003614 <SET_PWRKEY>
Init_ADC();
 8007252:	f7fc f8c1 	bl	80033d8 <Init_ADC>
SET_5V_OUT_EN(1);
 8007256:	2001      	movs	r0, #1
 8007258:	f7fc f944 	bl	80034e4 <SET_5V_OUT_EN>
SET_GPS_VCC_EN(1);
 800725c:	2001      	movs	r0, #1
 800725e:	f7fc f9b9 	bl	80035d4 <SET_GPS_VCC_EN>
SET_GSM_VCC_EN(1);
 8007262:	2001      	movs	r0, #1
 8007264:	f7fc f9f4 	bl	8003650 <SET_GSM_VCC_EN>
SET_PWRKEY(1);
 8007268:	2001      	movs	r0, #1
 800726a:	f7fc f9d3 	bl	8003614 <SET_PWRKEY>
GSMBuff[0]=0;
 800726e:	4b28      	ldr	r3, [pc, #160]	; (8007310 <StartDefaultTask+0xdc>)
 8007270:	2200      	movs	r2, #0
 8007272:	701a      	strb	r2, [r3, #0]
 memset((char*)gpsData,0,1000);
 8007274:	23fa      	movs	r3, #250	; 0xfa
 8007276:	009a      	lsls	r2, r3, #2
 8007278:	4b26      	ldr	r3, [pc, #152]	; (8007314 <StartDefaultTask+0xe0>)
 800727a:	2100      	movs	r1, #0
 800727c:	0018      	movs	r0, r3
 800727e:	f00b fecd 	bl	801301c <memset>
__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8007282:	4b25      	ldr	r3, [pc, #148]	; (8007318 <StartDefaultTask+0xe4>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	220c      	movs	r2, #12
 8007288:	621a      	str	r2, [r3, #32]
HAL_UART_Receive_DMA(&huart2, gpsData, 900);
 800728a:	23e1      	movs	r3, #225	; 0xe1
 800728c:	009a      	lsls	r2, r3, #2
 800728e:	4921      	ldr	r1, [pc, #132]	; (8007314 <StartDefaultTask+0xe0>)
 8007290:	4b21      	ldr	r3, [pc, #132]	; (8007318 <StartDefaultTask+0xe4>)
 8007292:	0018      	movs	r0, r3
 8007294:	f006 f8e8 	bl	800d468 <HAL_UART_Receive_DMA>
__HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8007298:	4b20      	ldr	r3, [pc, #128]	; (800731c <StartDefaultTask+0xe8>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	220c      	movs	r2, #12
 800729e:	621a      	str	r2, [r3, #32]
HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 80072a0:	491b      	ldr	r1, [pc, #108]	; (8007310 <StartDefaultTask+0xdc>)
 80072a2:	4b1e      	ldr	r3, [pc, #120]	; (800731c <StartDefaultTask+0xe8>)
 80072a4:	2201      	movs	r2, #1
 80072a6:	0018      	movs	r0, r3
 80072a8:	f006 f8de 	bl	800d468 <HAL_UART_Receive_DMA>
initGPS();
 80072ac:	f7fe fe5c 	bl	8005f68 <initGPS>
initFirstRun();
 80072b0:	f000 f87a 	bl	80073a8 <initFirstRun>
InitMEMQ();
 80072b4:	f7fe f8fa 	bl	80054ac <InitMEMQ>
HAL_Delay(10000);
 80072b8:	4b19      	ldr	r3, [pc, #100]	; (8007320 <StartDefaultTask+0xec>)
 80072ba:	0018      	movs	r0, r3
 80072bc:	f001 fd4a 	bl	8008d54 <HAL_Delay>
InitGSM();
 80072c0:	f7fd fbee 	bl	8004aa0 <InitGSM>
TestMEM();
 80072c4:	f7ff f9ce 	bl	8006664 <TestMEM>

 memset(IMEI,0,20);
 80072c8:	4b16      	ldr	r3, [pc, #88]	; (8007324 <StartDefaultTask+0xf0>)
 80072ca:	2214      	movs	r2, #20
 80072cc:	2100      	movs	r1, #0
 80072ce:	0018      	movs	r0, r3
 80072d0:	f00b fea4 	bl	801301c <memset>
 memset(Regno,0,20);
 80072d4:	4b14      	ldr	r3, [pc, #80]	; (8007328 <StartDefaultTask+0xf4>)
 80072d6:	2214      	movs	r2, #20
 80072d8:	2100      	movs	r1, #0
 80072da:	0018      	movs	r0, r3
 80072dc:	f00b fe9e 	bl	801301c <memset>
strcpy(IMEI,GSMIMEI());
 80072e0:	f7fc fcec 	bl	8003cbc <GSMIMEI>
 80072e4:	0002      	movs	r2, r0
 80072e6:	4b0f      	ldr	r3, [pc, #60]	; (8007324 <StartDefaultTask+0xf0>)
 80072e8:	0011      	movs	r1, r2
 80072ea:	0018      	movs	r0, r3
 80072ec:	f00c f84b 	bl	8013386 <strcpy>
 strcpy(Regno,readRegNo());
 80072f0:	f7fe fb52 	bl	8005998 <readRegNo>
 80072f4:	0002      	movs	r2, r0
 80072f6:	4b0c      	ldr	r3, [pc, #48]	; (8007328 <StartDefaultTask+0xf4>)
 80072f8:	0011      	movs	r1, r2
 80072fa:	0018      	movs	r0, r3
 80072fc:	f00c f843 	bl	8013386 <strcpy>

StartTCPConnection();
 8007300:	f7fc fd02 	bl	8003d08 <StartTCPConnection>
while (1){
    GSMSigQuality();
 8007304:	f7fc fc3e 	bl	8003b84 <GSMSigQuality>
	TestRun();
 8007308:	f000 fbb2 	bl	8007a70 <TestRun>
    GSMSigQuality();
 800730c:	e7fa      	b.n	8007304 <StartDefaultTask+0xd0>
 800730e:	46c0      	nop			; (mov r8, r8)
 8007310:	200013b0 	.word	0x200013b0
 8007314:	200039a0 	.word	0x200039a0
 8007318:	200007a0 	.word	0x200007a0
 800731c:	2000070c 	.word	0x2000070c
 8007320:	00002710 	.word	0x00002710
 8007324:	20000428 	.word	0x20000428
 8007328:	20000414 	.word	0x20000414

0800732c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b082      	sub	sp, #8
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */

while(1){osDelay(1);
 8007334:	2001      	movs	r0, #1
 8007336:	f007 fcbd 	bl	800ecb4 <osDelay>
 800733a:	e7fb      	b.n	8007334 <StartTask02+0x8>

0800733c <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b082      	sub	sp, #8
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8007344:	2001      	movs	r0, #1
 8007346:	f007 fcb5 	bl	800ecb4 <osDelay>
 800734a:	e7fb      	b.n	8007344 <StartTask03+0x8>

0800734c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b082      	sub	sp, #8
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a04      	ldr	r2, [pc, #16]	; (800736c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d101      	bne.n	8007362 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800735e:	f001 fcdd 	bl	8008d1c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8007362:	46c0      	nop			; (mov r8, r8)
 8007364:	46bd      	mov	sp, r7
 8007366:	b002      	add	sp, #8
 8007368:	bd80      	pop	{r7, pc}
 800736a:	46c0      	nop			; (mov r8, r8)
 800736c:	40012c00 	.word	0x40012c00

08007370 <restartGSMuart>:




void restartGSMuart(){GSMBuff[0]=0;__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8007370:	b580      	push	{r7, lr}
 8007372:	af00      	add	r7, sp, #0
 8007374:	4b09      	ldr	r3, [pc, #36]	; (800739c <restartGSMuart+0x2c>)
 8007376:	2200      	movs	r2, #0
 8007378:	701a      	strb	r2, [r3, #0]
 800737a:	4b09      	ldr	r3, [pc, #36]	; (80073a0 <restartGSMuart+0x30>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	220c      	movs	r2, #12
 8007380:	621a      	str	r2, [r3, #32]

__HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8007382:	4b08      	ldr	r3, [pc, #32]	; (80073a4 <restartGSMuart+0x34>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	220c      	movs	r2, #12
 8007388:	621a      	str	r2, [r3, #32]
HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 800738a:	4904      	ldr	r1, [pc, #16]	; (800739c <restartGSMuart+0x2c>)
 800738c:	4b05      	ldr	r3, [pc, #20]	; (80073a4 <restartGSMuart+0x34>)
 800738e:	2201      	movs	r2, #1
 8007390:	0018      	movs	r0, r3
 8007392:	f006 f869 	bl	800d468 <HAL_UART_Receive_DMA>

}
 8007396:	46c0      	nop			; (mov r8, r8)
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}
 800739c:	200013b0 	.word	0x200013b0
 80073a0:	200007a0 	.word	0x200007a0
 80073a4:	2000070c 	.word	0x2000070c

080073a8 <initFirstRun>:
void initFirstRun(){//20.210.207.21\",5001
 80073a8:	b590      	push	{r4, r7, lr}
 80073aa:	b085      	sub	sp, #20
 80073ac:	af04      	add	r7, sp, #16
	ClearQueue();
 80073ae:	f7fe f8d1 	bl	8005554 <ClearQueue>
	writeConfig("AS-o1-A-9191\0","in sim no1234567891234in sim no\0","out sim no 123456789123456out sim no\0",
 80073b2:	4c08      	ldr	r4, [pc, #32]	; (80073d4 <initFirstRun+0x2c>)
 80073b4:	4a08      	ldr	r2, [pc, #32]	; (80073d8 <initFirstRun+0x30>)
 80073b6:	4909      	ldr	r1, [pc, #36]	; (80073dc <initFirstRun+0x34>)
 80073b8:	4809      	ldr	r0, [pc, #36]	; (80073e0 <initFirstRun+0x38>)
 80073ba:	4b0a      	ldr	r3, [pc, #40]	; (80073e4 <initFirstRun+0x3c>)
 80073bc:	9302      	str	r3, [sp, #8]
 80073be:	4b05      	ldr	r3, [pc, #20]	; (80073d4 <initFirstRun+0x2c>)
 80073c0:	9301      	str	r3, [sp, #4]
 80073c2:	4b04      	ldr	r3, [pc, #16]	; (80073d4 <initFirstRun+0x2c>)
 80073c4:	9300      	str	r3, [sp, #0]
 80073c6:	0023      	movs	r3, r4
 80073c8:	f7fe f8d2 	bl	8005570 <writeConfig>
 	  				  "20.210.207.21","20.210.207.21","20.210.207.21",
	  				  "oooooooootttttthheerrrrrrOtherdatadddaaatttttttttaaaaaaaaa\0");

}
 80073cc:	46c0      	nop			; (mov r8, r8)
 80073ce:	46bd      	mov	sp, r7
 80073d0:	b001      	add	sp, #4
 80073d2:	bd90      	pop	{r4, r7, pc}
 80073d4:	08018158 	.word	0x08018158
 80073d8:	08017f08 	.word	0x08017f08
 80073dc:	08017f30 	.word	0x08017f30
 80073e0:	08017f54 	.word	0x08017f54
 80073e4:	08017f64 	.word	0x08017f64

080073e8 <ReadAllGPIO>:




void ReadAllGPIO(){
 80073e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073ea:	46de      	mov	lr, fp
 80073ec:	4657      	mov	r7, sl
 80073ee:	464e      	mov	r6, r9
 80073f0:	4645      	mov	r5, r8
 80073f2:	b5e0      	push	{r5, r6, r7, lr}
 80073f4:	b08b      	sub	sp, #44	; 0x2c
 80073f6:	af08      	add	r7, sp, #32
	memset(StatusStrng,0,20);
 80073f8:	4b58      	ldr	r3, [pc, #352]	; (800755c <ReadAllGPIO+0x174>)
 80073fa:	2214      	movs	r2, #20
 80073fc:	2100      	movs	r1, #0
 80073fe:	0018      	movs	r0, r3
 8007400:	f00b fe0c 	bl	801301c <memset>
	memset(Dig_io,0,30);
 8007404:	4b56      	ldr	r3, [pc, #344]	; (8007560 <ReadAllGPIO+0x178>)
 8007406:	221e      	movs	r2, #30
 8007408:	2100      	movs	r1, #0
 800740a:	0018      	movs	r0, r3
 800740c:	f00b fe06 	bl	801301c <memset>

	//%%%%%%%    GPIO Read    %%%%%%
	Dig_in[0]=Read_DI_IN1();
 8007410:	f7fb ff4c 	bl	80032ac <Read_DI_IN1>
 8007414:	0002      	movs	r2, r0
 8007416:	4b53      	ldr	r3, [pc, #332]	; (8007564 <ReadAllGPIO+0x17c>)
 8007418:	601a      	str	r2, [r3, #0]
	Dig_in[1]=Read_DI_IN2();
 800741a:	f7fb ff59 	bl	80032d0 <Read_DI_IN2>
 800741e:	0002      	movs	r2, r0
 8007420:	4b50      	ldr	r3, [pc, #320]	; (8007564 <ReadAllGPIO+0x17c>)
 8007422:	605a      	str	r2, [r3, #4]
	Dig_in[2]=Read_DI_IN3();
 8007424:	f7fb ff68 	bl	80032f8 <Read_DI_IN3>
 8007428:	0002      	movs	r2, r0
 800742a:	4b4e      	ldr	r3, [pc, #312]	; (8007564 <ReadAllGPIO+0x17c>)
 800742c:	609a      	str	r2, [r3, #8]

	MAINS_STATE=Read_DI_MAINS_STATE();
 800742e:	f7fb ff77 	bl	8003320 <Read_DI_MAINS_STATE>
 8007432:	0002      	movs	r2, r0
 8007434:	4b4c      	ldr	r3, [pc, #304]	; (8007568 <ReadAllGPIO+0x180>)
 8007436:	601a      	str	r2, [r3, #0]
	ACC_STATE=Read_DI_ACC_STATE();
 8007438:	f7fb ff86 	bl	8003348 <Read_DI_ACC_STATE>
 800743c:	0002      	movs	r2, r0
 800743e:	4b4b      	ldr	r3, [pc, #300]	; (800756c <ReadAllGPIO+0x184>)
 8007440:	601a      	str	r2, [r3, #0]
	BOX_STATE=Read_DI_BOX_STATE();
 8007442:	f7fb ff95 	bl	8003370 <Read_DI_BOX_STATE>
 8007446:	0003      	movs	r3, r0
 8007448:	001a      	movs	r2, r3
 800744a:	4b49      	ldr	r3, [pc, #292]	; (8007570 <ReadAllGPIO+0x188>)
 800744c:	701a      	strb	r2, [r3, #0]
	SOS_STATE=Read_DI_SOS_STATE();
 800744e:	f7fb ffb1 	bl	80033b4 <Read_DI_SOS_STATE>
 8007452:	0002      	movs	r2, r0
 8007454:	4b47      	ldr	r3, [pc, #284]	; (8007574 <ReadAllGPIO+0x18c>)
 8007456:	601a      	str	r2, [r3, #0]
	EXT_B=Read_EXT_B_SENSE();
 8007458:	f7fc f80c 	bl	8003474 <Read_EXT_B_SENSE>
 800745c:	1c02      	adds	r2, r0, #0
 800745e:	4b46      	ldr	r3, [pc, #280]	; (8007578 <ReadAllGPIO+0x190>)
 8007460:	601a      	str	r2, [r3, #0]
	INT_B=Read_INT_B_SENSE();
 8007462:	f7fc f823 	bl	80034ac <Read_INT_B_SENSE>
 8007466:	1c02      	adds	r2, r0, #0
 8007468:	4b44      	ldr	r3, [pc, #272]	; (800757c <ReadAllGPIO+0x194>)
 800746a:	601a      	str	r2, [r3, #0]


	adc[0]=Read_ADC1();
 800746c:	f7fb ffc4 	bl	80033f8 <Read_ADC1>
 8007470:	1c02      	adds	r2, r0, #0
 8007472:	4b43      	ldr	r3, [pc, #268]	; (8007580 <ReadAllGPIO+0x198>)
 8007474:	601a      	str	r2, [r3, #0]
	adc[1]=Read_ADC2();
 8007476:	f7fb ffdf 	bl	8003438 <Read_ADC2>
 800747a:	1c02      	adds	r2, r0, #0
 800747c:	4b40      	ldr	r3, [pc, #256]	; (8007580 <ReadAllGPIO+0x198>)
 800747e:	605a      	str	r2, [r3, #4]

	memset(StatusStrng,0,20);
 8007480:	4b36      	ldr	r3, [pc, #216]	; (800755c <ReadAllGPIO+0x174>)
 8007482:	2214      	movs	r2, #20
 8007484:	2100      	movs	r1, #0
 8007486:	0018      	movs	r0, r3
 8007488:	f00b fdc8 	bl	801301c <memset>
	memset(Dig_io,0,30);
 800748c:	4b34      	ldr	r3, [pc, #208]	; (8007560 <ReadAllGPIO+0x178>)
 800748e:	221e      	movs	r2, #30
 8007490:	2100      	movs	r1, #0
 8007492:	0018      	movs	r0, r3
 8007494:	f00b fdc2 	bl	801301c <memset>

    sprintf(Dig_io, "%d%d%d0,%d%d,%d,%.1f,%.1f,,()",Dig_in[0],Dig_in[1],Dig_in[2],Digout1,Digout2,seqNo,adc[0],adc[1]);
 8007498:	4b32      	ldr	r3, [pc, #200]	; (8007564 <ReadAllGPIO+0x17c>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	469b      	mov	fp, r3
 800749e:	4b31      	ldr	r3, [pc, #196]	; (8007564 <ReadAllGPIO+0x17c>)
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	603b      	str	r3, [r7, #0]
 80074a4:	4b2f      	ldr	r3, [pc, #188]	; (8007564 <ReadAllGPIO+0x17c>)
 80074a6:	689e      	ldr	r6, [r3, #8]
 80074a8:	4b36      	ldr	r3, [pc, #216]	; (8007584 <ReadAllGPIO+0x19c>)
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	4690      	mov	r8, r2
 80074ae:	4b36      	ldr	r3, [pc, #216]	; (8007588 <ReadAllGPIO+0x1a0>)
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	4691      	mov	r9, r2
 80074b4:	4b35      	ldr	r3, [pc, #212]	; (800758c <ReadAllGPIO+0x1a4>)
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	4692      	mov	sl, r2
 80074ba:	4b31      	ldr	r3, [pc, #196]	; (8007580 <ReadAllGPIO+0x198>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	1c18      	adds	r0, r3, #0
 80074c0:	f7fb fdf6 	bl	80030b0 <__aeabi_f2d>
 80074c4:	0004      	movs	r4, r0
 80074c6:	000d      	movs	r5, r1
 80074c8:	4b2d      	ldr	r3, [pc, #180]	; (8007580 <ReadAllGPIO+0x198>)
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	1c18      	adds	r0, r3, #0
 80074ce:	f7fb fdef 	bl	80030b0 <__aeabi_f2d>
 80074d2:	0002      	movs	r2, r0
 80074d4:	000b      	movs	r3, r1
 80074d6:	492e      	ldr	r1, [pc, #184]	; (8007590 <ReadAllGPIO+0x1a8>)
 80074d8:	4821      	ldr	r0, [pc, #132]	; (8007560 <ReadAllGPIO+0x178>)
 80074da:	9206      	str	r2, [sp, #24]
 80074dc:	9307      	str	r3, [sp, #28]
 80074de:	9404      	str	r4, [sp, #16]
 80074e0:	9505      	str	r5, [sp, #20]
 80074e2:	4652      	mov	r2, sl
 80074e4:	9203      	str	r2, [sp, #12]
 80074e6:	464a      	mov	r2, r9
 80074e8:	9202      	str	r2, [sp, #8]
 80074ea:	4642      	mov	r2, r8
 80074ec:	9201      	str	r2, [sp, #4]
 80074ee:	9600      	str	r6, [sp, #0]
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	465a      	mov	r2, fp
 80074f4:	f00b fd26 	bl	8012f44 <siprintf>
	sprintf(StatusStrng, "%d,%d,%.1f,%.1f,%d,%c",ACC_STATE,MAINS_STATE,EXT_B,INT_B,SOS_STATE,BOX_STATE);
 80074f8:	4b1c      	ldr	r3, [pc, #112]	; (800756c <ReadAllGPIO+0x184>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4698      	mov	r8, r3
 80074fe:	4b1a      	ldr	r3, [pc, #104]	; (8007568 <ReadAllGPIO+0x180>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4699      	mov	r9, r3
 8007504:	4b1c      	ldr	r3, [pc, #112]	; (8007578 <ReadAllGPIO+0x190>)
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	1c18      	adds	r0, r3, #0
 800750a:	f7fb fdd1 	bl	80030b0 <__aeabi_f2d>
 800750e:	0004      	movs	r4, r0
 8007510:	000d      	movs	r5, r1
 8007512:	4b1a      	ldr	r3, [pc, #104]	; (800757c <ReadAllGPIO+0x194>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	1c18      	adds	r0, r3, #0
 8007518:	f7fb fdca 	bl	80030b0 <__aeabi_f2d>
 800751c:	6038      	str	r0, [r7, #0]
 800751e:	6079      	str	r1, [r7, #4]
 8007520:	4914      	ldr	r1, [pc, #80]	; (8007574 <ReadAllGPIO+0x18c>)
 8007522:	6809      	ldr	r1, [r1, #0]
 8007524:	4812      	ldr	r0, [pc, #72]	; (8007570 <ReadAllGPIO+0x188>)
 8007526:	7800      	ldrb	r0, [r0, #0]
 8007528:	4684      	mov	ip, r0
 800752a:	4e1a      	ldr	r6, [pc, #104]	; (8007594 <ReadAllGPIO+0x1ac>)
 800752c:	480b      	ldr	r0, [pc, #44]	; (800755c <ReadAllGPIO+0x174>)
 800752e:	4663      	mov	r3, ip
 8007530:	9305      	str	r3, [sp, #20]
 8007532:	9104      	str	r1, [sp, #16]
 8007534:	683a      	ldr	r2, [r7, #0]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	9202      	str	r2, [sp, #8]
 800753a:	9303      	str	r3, [sp, #12]
 800753c:	9400      	str	r4, [sp, #0]
 800753e:	9501      	str	r5, [sp, #4]
 8007540:	464b      	mov	r3, r9
 8007542:	4642      	mov	r2, r8
 8007544:	0031      	movs	r1, r6
 8007546:	f00b fcfd 	bl	8012f44 <siprintf>


}
 800754a:	46c0      	nop			; (mov r8, r8)
 800754c:	46bd      	mov	sp, r7
 800754e:	b003      	add	sp, #12
 8007550:	bcf0      	pop	{r4, r5, r6, r7}
 8007552:	46bb      	mov	fp, r7
 8007554:	46b2      	mov	sl, r6
 8007556:	46a9      	mov	r9, r5
 8007558:	46a0      	mov	r8, r4
 800755a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800755c:	20003ec4 	.word	0x20003ec4
 8007560:	20003e1c 	.word	0x20003e1c
 8007564:	20003e10 	.word	0x20003e10
 8007568:	20003e44 	.word	0x20003e44
 800756c:	20003e48 	.word	0x20003e48
 8007570:	20000033 	.word	0x20000033
 8007574:	20003e4c 	.word	0x20003e4c
 8007578:	20003e58 	.word	0x20003e58
 800757c:	20003e5c 	.word	0x20003e5c
 8007580:	20003e50 	.word	0x20003e50
 8007584:	20003e3c 	.word	0x20003e3c
 8007588:	20003e40 	.word	0x20003e40
 800758c:	20000410 	.word	0x20000410
 8007590:	08018168 	.word	0x08018168
 8007594:	08018188 	.word	0x08018188

08007598 <GetHead>:


void GetHead(){
 8007598:	b5b0      	push	{r4, r5, r7, lr}
 800759a:	af00      	add	r7, sp, #0

	memset(Head,0,100);
 800759c:	4bd7      	ldr	r3, [pc, #860]	; (80078fc <GetHead+0x364>)
 800759e:	2264      	movs	r2, #100	; 0x64
 80075a0:	2100      	movs	r1, #0
 80075a2:	0018      	movs	r0, r3
 80075a4:	f00b fd3a 	bl	801301c <memset>
	strcpy(Head,InitStr);
 80075a8:	4ad5      	ldr	r2, [pc, #852]	; (8007900 <GetHead+0x368>)
 80075aa:	4bd4      	ldr	r3, [pc, #848]	; (80078fc <GetHead+0x364>)
 80075ac:	0011      	movs	r1, r2
 80075ae:	0018      	movs	r0, r3
 80075b0:	f00b fee9 	bl	8013386 <strcpy>
	strcat(Head,VerStr);
 80075b4:	4ad3      	ldr	r2, [pc, #844]	; (8007904 <GetHead+0x36c>)
 80075b6:	4bd1      	ldr	r3, [pc, #836]	; (80078fc <GetHead+0x364>)
 80075b8:	0011      	movs	r1, r2
 80075ba:	0018      	movs	r0, r3
 80075bc:	f00b fd36 	bl	801302c <strcat>
	if((EmergencyStateON==-1 )& (SOS_STATE==1 )){EmergencyStateON=1;EmergencyStateOFF=-1;}
 80075c0:	4bd1      	ldr	r3, [pc, #836]	; (8007908 <GetHead+0x370>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	3301      	adds	r3, #1
 80075c6:	425a      	negs	r2, r3
 80075c8:	4153      	adcs	r3, r2
 80075ca:	b2da      	uxtb	r2, r3
 80075cc:	4bcf      	ldr	r3, [pc, #828]	; (800790c <GetHead+0x374>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	3b01      	subs	r3, #1
 80075d2:	4259      	negs	r1, r3
 80075d4:	414b      	adcs	r3, r1
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	4013      	ands	r3, r2
 80075da:	b2db      	uxtb	r3, r3
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d006      	beq.n	80075ee <GetHead+0x56>
 80075e0:	4bc9      	ldr	r3, [pc, #804]	; (8007908 <GetHead+0x370>)
 80075e2:	2201      	movs	r2, #1
 80075e4:	601a      	str	r2, [r3, #0]
 80075e6:	4bca      	ldr	r3, [pc, #808]	; (8007910 <GetHead+0x378>)
 80075e8:	2201      	movs	r2, #1
 80075ea:	4252      	negs	r2, r2
 80075ec:	601a      	str	r2, [r3, #0]
	if((EmergencyStateOFF==-1 )& (SOS_STATE==0) ){EmergencyStateOFF=1;EmergencyStateON=-1;}
 80075ee:	4bc8      	ldr	r3, [pc, #800]	; (8007910 <GetHead+0x378>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	3301      	adds	r3, #1
 80075f4:	425a      	negs	r2, r3
 80075f6:	4153      	adcs	r3, r2
 80075f8:	b2da      	uxtb	r2, r3
 80075fa:	4bc4      	ldr	r3, [pc, #784]	; (800790c <GetHead+0x374>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4259      	negs	r1, r3
 8007600:	414b      	adcs	r3, r1
 8007602:	b2db      	uxtb	r3, r3
 8007604:	4013      	ands	r3, r2
 8007606:	b2db      	uxtb	r3, r3
 8007608:	2b00      	cmp	r3, #0
 800760a:	d006      	beq.n	800761a <GetHead+0x82>
 800760c:	4bc0      	ldr	r3, [pc, #768]	; (8007910 <GetHead+0x378>)
 800760e:	2201      	movs	r2, #1
 8007610:	601a      	str	r2, [r3, #0]
 8007612:	4bbd      	ldr	r3, [pc, #756]	; (8007908 <GetHead+0x370>)
 8007614:	2201      	movs	r2, #1
 8007616:	4252      	negs	r2, r2
 8007618:	601a      	str	r2, [r3, #0]
	if((IgnitionTurnedON==-1 )&( MAINS_STATE==1 )){IgnitionTurnedON=1;IgnitionTurnedOFF=-1;}
 800761a:	4bbe      	ldr	r3, [pc, #760]	; (8007914 <GetHead+0x37c>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	3301      	adds	r3, #1
 8007620:	425a      	negs	r2, r3
 8007622:	4153      	adcs	r3, r2
 8007624:	b2da      	uxtb	r2, r3
 8007626:	4bbc      	ldr	r3, [pc, #752]	; (8007918 <GetHead+0x380>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	3b01      	subs	r3, #1
 800762c:	4259      	negs	r1, r3
 800762e:	414b      	adcs	r3, r1
 8007630:	b2db      	uxtb	r3, r3
 8007632:	4013      	ands	r3, r2
 8007634:	b2db      	uxtb	r3, r3
 8007636:	2b00      	cmp	r3, #0
 8007638:	d006      	beq.n	8007648 <GetHead+0xb0>
 800763a:	4bb6      	ldr	r3, [pc, #728]	; (8007914 <GetHead+0x37c>)
 800763c:	2201      	movs	r2, #1
 800763e:	601a      	str	r2, [r3, #0]
 8007640:	4bb6      	ldr	r3, [pc, #728]	; (800791c <GetHead+0x384>)
 8007642:	2201      	movs	r2, #1
 8007644:	4252      	negs	r2, r2
 8007646:	601a      	str	r2, [r3, #0]
	if((IgnitionTurnedOFF==-1) &( MAINS_STATE==0 )){IgnitionTurnedOFF=1;IgnitionTurnedON=-1;}
 8007648:	4bb4      	ldr	r3, [pc, #720]	; (800791c <GetHead+0x384>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	3301      	adds	r3, #1
 800764e:	425a      	negs	r2, r3
 8007650:	4153      	adcs	r3, r2
 8007652:	b2da      	uxtb	r2, r3
 8007654:	4bb0      	ldr	r3, [pc, #704]	; (8007918 <GetHead+0x380>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4259      	negs	r1, r3
 800765a:	414b      	adcs	r3, r1
 800765c:	b2db      	uxtb	r3, r3
 800765e:	4013      	ands	r3, r2
 8007660:	b2db      	uxtb	r3, r3
 8007662:	2b00      	cmp	r3, #0
 8007664:	d006      	beq.n	8007674 <GetHead+0xdc>
 8007666:	4bad      	ldr	r3, [pc, #692]	; (800791c <GetHead+0x384>)
 8007668:	2201      	movs	r2, #1
 800766a:	601a      	str	r2, [r3, #0]
 800766c:	4ba9      	ldr	r3, [pc, #676]	; (8007914 <GetHead+0x37c>)
 800766e:	2201      	movs	r2, #1
 8007670:	4252      	negs	r2, r2
 8007672:	601a      	str	r2, [r3, #0]
	if((InternalBatterLow==-1) & (INT_B<3.0 )){InternalBatterLow=1;InternalBatteryChargedAgain=-1;}
 8007674:	4baa      	ldr	r3, [pc, #680]	; (8007920 <GetHead+0x388>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	3301      	adds	r3, #1
 800767a:	425a      	negs	r2, r3
 800767c:	4153      	adcs	r3, r2
 800767e:	b2dc      	uxtb	r4, r3
 8007680:	4ba8      	ldr	r3, [pc, #672]	; (8007924 <GetHead+0x38c>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	2201      	movs	r2, #1
 8007686:	1c15      	adds	r5, r2, #0
 8007688:	49a7      	ldr	r1, [pc, #668]	; (8007928 <GetHead+0x390>)
 800768a:	1c18      	adds	r0, r3, #0
 800768c:	f7f8 ff1e 	bl	80004cc <__aeabi_fcmplt>
 8007690:	1e03      	subs	r3, r0, #0
 8007692:	d101      	bne.n	8007698 <GetHead+0x100>
 8007694:	2300      	movs	r3, #0
 8007696:	1c1d      	adds	r5, r3, #0
 8007698:	b2eb      	uxtb	r3, r5
 800769a:	4023      	ands	r3, r4
 800769c:	b2db      	uxtb	r3, r3
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d006      	beq.n	80076b0 <GetHead+0x118>
 80076a2:	4b9f      	ldr	r3, [pc, #636]	; (8007920 <GetHead+0x388>)
 80076a4:	2201      	movs	r2, #1
 80076a6:	601a      	str	r2, [r3, #0]
 80076a8:	4ba0      	ldr	r3, [pc, #640]	; (800792c <GetHead+0x394>)
 80076aa:	2201      	movs	r2, #1
 80076ac:	4252      	negs	r2, r2
 80076ae:	601a      	str	r2, [r3, #0]
	if((InternalBatteryChargedAgain==-1 )& (INT_B>=3.0)){InternalBatteryChargedAgain=1;InternalBatterLow=-1;}
 80076b0:	4b9e      	ldr	r3, [pc, #632]	; (800792c <GetHead+0x394>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	3301      	adds	r3, #1
 80076b6:	425a      	negs	r2, r3
 80076b8:	4153      	adcs	r3, r2
 80076ba:	b2dc      	uxtb	r4, r3
 80076bc:	4b99      	ldr	r3, [pc, #612]	; (8007924 <GetHead+0x38c>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	2201      	movs	r2, #1
 80076c2:	1c15      	adds	r5, r2, #0
 80076c4:	4998      	ldr	r1, [pc, #608]	; (8007928 <GetHead+0x390>)
 80076c6:	1c18      	adds	r0, r3, #0
 80076c8:	f7f8 ff1e 	bl	8000508 <__aeabi_fcmpge>
 80076cc:	1e03      	subs	r3, r0, #0
 80076ce:	d101      	bne.n	80076d4 <GetHead+0x13c>
 80076d0:	2300      	movs	r3, #0
 80076d2:	1c1d      	adds	r5, r3, #0
 80076d4:	b2eb      	uxtb	r3, r5
 80076d6:	4023      	ands	r3, r4
 80076d8:	b2db      	uxtb	r3, r3
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d006      	beq.n	80076ec <GetHead+0x154>
 80076de:	4b93      	ldr	r3, [pc, #588]	; (800792c <GetHead+0x394>)
 80076e0:	2201      	movs	r2, #1
 80076e2:	601a      	str	r2, [r3, #0]
 80076e4:	4b8e      	ldr	r3, [pc, #568]	; (8007920 <GetHead+0x388>)
 80076e6:	2201      	movs	r2, #1
 80076e8:	4252      	negs	r2, r2
 80076ea:	601a      	str	r2, [r3, #0]
	if((MainBatteryDisconnect==-1 )& (INT_B<3.0 )){MainBatteryDisconnect=1;MainBatteryReconnect=-1;}
 80076ec:	4b90      	ldr	r3, [pc, #576]	; (8007930 <GetHead+0x398>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	3301      	adds	r3, #1
 80076f2:	425a      	negs	r2, r3
 80076f4:	4153      	adcs	r3, r2
 80076f6:	b2dc      	uxtb	r4, r3
 80076f8:	4b8a      	ldr	r3, [pc, #552]	; (8007924 <GetHead+0x38c>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	2201      	movs	r2, #1
 80076fe:	1c15      	adds	r5, r2, #0
 8007700:	4989      	ldr	r1, [pc, #548]	; (8007928 <GetHead+0x390>)
 8007702:	1c18      	adds	r0, r3, #0
 8007704:	f7f8 fee2 	bl	80004cc <__aeabi_fcmplt>
 8007708:	1e03      	subs	r3, r0, #0
 800770a:	d101      	bne.n	8007710 <GetHead+0x178>
 800770c:	2300      	movs	r3, #0
 800770e:	1c1d      	adds	r5, r3, #0
 8007710:	b2eb      	uxtb	r3, r5
 8007712:	4023      	ands	r3, r4
 8007714:	b2db      	uxtb	r3, r3
 8007716:	2b00      	cmp	r3, #0
 8007718:	d006      	beq.n	8007728 <GetHead+0x190>
 800771a:	4b85      	ldr	r3, [pc, #532]	; (8007930 <GetHead+0x398>)
 800771c:	2201      	movs	r2, #1
 800771e:	601a      	str	r2, [r3, #0]
 8007720:	4b84      	ldr	r3, [pc, #528]	; (8007934 <GetHead+0x39c>)
 8007722:	2201      	movs	r2, #1
 8007724:	4252      	negs	r2, r2
 8007726:	601a      	str	r2, [r3, #0]
	if((MainBatteryReconnect==-1 )& (INT_B>=3.0)){MainBatteryReconnect=1;MainBatteryDisconnect=-1;}
 8007728:	4b82      	ldr	r3, [pc, #520]	; (8007934 <GetHead+0x39c>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	3301      	adds	r3, #1
 800772e:	425a      	negs	r2, r3
 8007730:	4153      	adcs	r3, r2
 8007732:	b2dc      	uxtb	r4, r3
 8007734:	4b7b      	ldr	r3, [pc, #492]	; (8007924 <GetHead+0x38c>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	2201      	movs	r2, #1
 800773a:	1c15      	adds	r5, r2, #0
 800773c:	497a      	ldr	r1, [pc, #488]	; (8007928 <GetHead+0x390>)
 800773e:	1c18      	adds	r0, r3, #0
 8007740:	f7f8 fee2 	bl	8000508 <__aeabi_fcmpge>
 8007744:	1e03      	subs	r3, r0, #0
 8007746:	d101      	bne.n	800774c <GetHead+0x1b4>
 8007748:	2300      	movs	r3, #0
 800774a:	1c1d      	adds	r5, r3, #0
 800774c:	b2eb      	uxtb	r3, r5
 800774e:	4023      	ands	r3, r4
 8007750:	b2db      	uxtb	r3, r3
 8007752:	2b00      	cmp	r3, #0
 8007754:	d006      	beq.n	8007764 <GetHead+0x1cc>
 8007756:	4b77      	ldr	r3, [pc, #476]	; (8007934 <GetHead+0x39c>)
 8007758:	2201      	movs	r2, #1
 800775a:	601a      	str	r2, [r3, #0]
 800775c:	4b74      	ldr	r3, [pc, #464]	; (8007930 <GetHead+0x398>)
 800775e:	2201      	movs	r2, #1
 8007760:	4252      	negs	r2, r2
 8007762:	601a      	str	r2, [r3, #0]
	if(GSMSignal<=10){
 8007764:	4b74      	ldr	r3, [pc, #464]	; (8007938 <GetHead+0x3a0>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4974      	ldr	r1, [pc, #464]	; (800793c <GetHead+0x3a4>)
 800776a:	1c18      	adds	r0, r3, #0
 800776c:	f7f8 feb8 	bl	80004e0 <__aeabi_fcmple>
 8007770:	1e03      	subs	r3, r0, #0
 8007772:	d006      	beq.n	8007782 <GetHead+0x1ea>
		strcat(Head,AlartStr_HistoryPVTData);
 8007774:	4a72      	ldr	r2, [pc, #456]	; (8007940 <GetHead+0x3a8>)
 8007776:	4b61      	ldr	r3, [pc, #388]	; (80078fc <GetHead+0x364>)
 8007778:	0011      	movs	r1, r2
 800777a:	0018      	movs	r0, r3
 800777c:	f00b fc56 	bl	801302c <strcat>
 8007780:	e134      	b.n	80079ec <GetHead+0x454>
	}
	else if(getSpeed()>SpeedThr){
 8007782:	f7fe ff21 	bl	80065c8 <getSpeed>
 8007786:	1c02      	adds	r2, r0, #0
 8007788:	4b6e      	ldr	r3, [pc, #440]	; (8007944 <GetHead+0x3ac>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	1c19      	adds	r1, r3, #0
 800778e:	1c10      	adds	r0, r2, #0
 8007790:	f7f8 feb0 	bl	80004f4 <__aeabi_fcmpgt>
 8007794:	1e03      	subs	r3, r0, #0
 8007796:	d006      	beq.n	80077a6 <GetHead+0x20e>
		strcat(Head,AlartStr_OverSpeed);
 8007798:	4a6b      	ldr	r2, [pc, #428]	; (8007948 <GetHead+0x3b0>)
 800779a:	4b58      	ldr	r3, [pc, #352]	; (80078fc <GetHead+0x364>)
 800779c:	0011      	movs	r1, r2
 800779e:	0018      	movs	r0, r3
 80077a0:	f00b fc44 	bl	801302c <strcat>
 80077a4:	e122      	b.n	80079ec <GetHead+0x454>
	}
	else if(EmergencyWireBreak>0){
 80077a6:	4b69      	ldr	r3, [pc, #420]	; (800794c <GetHead+0x3b4>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	dd09      	ble.n	80077c2 <GetHead+0x22a>
		strcat(Head,AlartStr_EmergencyWireBreak);
 80077ae:	4a68      	ldr	r2, [pc, #416]	; (8007950 <GetHead+0x3b8>)
 80077b0:	4b52      	ldr	r3, [pc, #328]	; (80078fc <GetHead+0x364>)
 80077b2:	0011      	movs	r1, r2
 80077b4:	0018      	movs	r0, r3
 80077b6:	f00b fc39 	bl	801302c <strcat>
		EmergencyWireBreak=0;
 80077ba:	4b64      	ldr	r3, [pc, #400]	; (800794c <GetHead+0x3b4>)
 80077bc:	2200      	movs	r2, #0
 80077be:	601a      	str	r2, [r3, #0]
 80077c0:	e114      	b.n	80079ec <GetHead+0x454>
	}
	else if(AccGyroStatus==1){
 80077c2:	4b64      	ldr	r3, [pc, #400]	; (8007954 <GetHead+0x3bc>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	2b01      	cmp	r3, #1
 80077c8:	d106      	bne.n	80077d8 <GetHead+0x240>
		strcat(Head,AlartStr_HarshAcceleration);
 80077ca:	4a63      	ldr	r2, [pc, #396]	; (8007958 <GetHead+0x3c0>)
 80077cc:	4b4b      	ldr	r3, [pc, #300]	; (80078fc <GetHead+0x364>)
 80077ce:	0011      	movs	r1, r2
 80077d0:	0018      	movs	r0, r3
 80077d2:	f00b fc2b 	bl	801302c <strcat>
 80077d6:	e109      	b.n	80079ec <GetHead+0x454>
	}

	else if(AccGyroStatus==2){
 80077d8:	4b5e      	ldr	r3, [pc, #376]	; (8007954 <GetHead+0x3bc>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2b02      	cmp	r3, #2
 80077de:	d106      	bne.n	80077ee <GetHead+0x256>
		strcat(Head,AlartStr_HarshBreaking);
 80077e0:	4a5e      	ldr	r2, [pc, #376]	; (800795c <GetHead+0x3c4>)
 80077e2:	4b46      	ldr	r3, [pc, #280]	; (80078fc <GetHead+0x364>)
 80077e4:	0011      	movs	r1, r2
 80077e6:	0018      	movs	r0, r3
 80077e8:	f00b fc20 	bl	801302c <strcat>
 80077ec:	e0fe      	b.n	80079ec <GetHead+0x454>
	}
	else if(AccGyroStatus==3){
 80077ee:	4b59      	ldr	r3, [pc, #356]	; (8007954 <GetHead+0x3bc>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	2b03      	cmp	r3, #3
 80077f4:	d106      	bne.n	8007804 <GetHead+0x26c>
		strcat(Head,AlartStr_RashTurning);
 80077f6:	4a5a      	ldr	r2, [pc, #360]	; (8007960 <GetHead+0x3c8>)
 80077f8:	4b40      	ldr	r3, [pc, #256]	; (80078fc <GetHead+0x364>)
 80077fa:	0011      	movs	r1, r2
 80077fc:	0018      	movs	r0, r3
 80077fe:	f00b fc15 	bl	801302c <strcat>
 8007802:	e0f3      	b.n	80079ec <GetHead+0x454>
	}
	else if(EmergencyStateON>0){
 8007804:	4b40      	ldr	r3, [pc, #256]	; (8007908 <GetHead+0x370>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2b00      	cmp	r3, #0
 800780a:	dd09      	ble.n	8007820 <GetHead+0x288>
		strcat(Head,AlartStr_EmergencyStateON);
 800780c:	4a55      	ldr	r2, [pc, #340]	; (8007964 <GetHead+0x3cc>)
 800780e:	4b3b      	ldr	r3, [pc, #236]	; (80078fc <GetHead+0x364>)
 8007810:	0011      	movs	r1, r2
 8007812:	0018      	movs	r0, r3
 8007814:	f00b fc0a 	bl	801302c <strcat>
		EmergencyStateON=0;
 8007818:	4b3b      	ldr	r3, [pc, #236]	; (8007908 <GetHead+0x370>)
 800781a:	2200      	movs	r2, #0
 800781c:	601a      	str	r2, [r3, #0]
 800781e:	e0e5      	b.n	80079ec <GetHead+0x454>
	}
	else if(EmergencyStateOFF>0){
 8007820:	4b3b      	ldr	r3, [pc, #236]	; (8007910 <GetHead+0x378>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2b00      	cmp	r3, #0
 8007826:	dd09      	ble.n	800783c <GetHead+0x2a4>
		strcat(Head,AlartStr_EmergencyStateOFF);
 8007828:	4a4f      	ldr	r2, [pc, #316]	; (8007968 <GetHead+0x3d0>)
 800782a:	4b34      	ldr	r3, [pc, #208]	; (80078fc <GetHead+0x364>)
 800782c:	0011      	movs	r1, r2
 800782e:	0018      	movs	r0, r3
 8007830:	f00b fbfc 	bl	801302c <strcat>
		EmergencyStateOFF=0;
 8007834:	4b36      	ldr	r3, [pc, #216]	; (8007910 <GetHead+0x378>)
 8007836:	2200      	movs	r2, #0
 8007838:	601a      	str	r2, [r3, #0]
 800783a:	e0d7      	b.n	80079ec <GetHead+0x454>
	}
	else if(IgnitionTurnedON>0){
 800783c:	4b35      	ldr	r3, [pc, #212]	; (8007914 <GetHead+0x37c>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	2b00      	cmp	r3, #0
 8007842:	dd09      	ble.n	8007858 <GetHead+0x2c0>
		strcat(Head,AlartStr_IgnitionTurnedON);
 8007844:	4a49      	ldr	r2, [pc, #292]	; (800796c <GetHead+0x3d4>)
 8007846:	4b2d      	ldr	r3, [pc, #180]	; (80078fc <GetHead+0x364>)
 8007848:	0011      	movs	r1, r2
 800784a:	0018      	movs	r0, r3
 800784c:	f00b fbee 	bl	801302c <strcat>
		IgnitionTurnedON=0;
 8007850:	4b30      	ldr	r3, [pc, #192]	; (8007914 <GetHead+0x37c>)
 8007852:	2200      	movs	r2, #0
 8007854:	601a      	str	r2, [r3, #0]
 8007856:	e0c9      	b.n	80079ec <GetHead+0x454>
	}
	else if(IgnitionTurnedOFF>0){
 8007858:	4b30      	ldr	r3, [pc, #192]	; (800791c <GetHead+0x384>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2b00      	cmp	r3, #0
 800785e:	dd09      	ble.n	8007874 <GetHead+0x2dc>
		strcat(Head,AlartStr_IgnitionTurnedOFF);
 8007860:	4a43      	ldr	r2, [pc, #268]	; (8007970 <GetHead+0x3d8>)
 8007862:	4b26      	ldr	r3, [pc, #152]	; (80078fc <GetHead+0x364>)
 8007864:	0011      	movs	r1, r2
 8007866:	0018      	movs	r0, r3
 8007868:	f00b fbe0 	bl	801302c <strcat>
		IgnitionTurnedOFF=0;
 800786c:	4b2b      	ldr	r3, [pc, #172]	; (800791c <GetHead+0x384>)
 800786e:	2200      	movs	r2, #0
 8007870:	601a      	str	r2, [r3, #0]
 8007872:	e0bb      	b.n	80079ec <GetHead+0x454>
	}
	else if(BOX_STATE=='C'){
 8007874:	4b3f      	ldr	r3, [pc, #252]	; (8007974 <GetHead+0x3dc>)
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	2b43      	cmp	r3, #67	; 0x43
 800787a:	d106      	bne.n	800788a <GetHead+0x2f2>
		strcat(Head,AlartStr_BoxTemper);
 800787c:	4a3e      	ldr	r2, [pc, #248]	; (8007978 <GetHead+0x3e0>)
 800787e:	4b1f      	ldr	r3, [pc, #124]	; (80078fc <GetHead+0x364>)
 8007880:	0011      	movs	r1, r2
 8007882:	0018      	movs	r0, r3
 8007884:	f00b fbd2 	bl	801302c <strcat>
 8007888:	e0b0      	b.n	80079ec <GetHead+0x454>
	}
	else if(InternalBatterLow>0){
 800788a:	4b25      	ldr	r3, [pc, #148]	; (8007920 <GetHead+0x388>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	2b00      	cmp	r3, #0
 8007890:	dd09      	ble.n	80078a6 <GetHead+0x30e>
		strcat(Head,AlartStr_InternalBatterLow);
 8007892:	4a3a      	ldr	r2, [pc, #232]	; (800797c <GetHead+0x3e4>)
 8007894:	4b19      	ldr	r3, [pc, #100]	; (80078fc <GetHead+0x364>)
 8007896:	0011      	movs	r1, r2
 8007898:	0018      	movs	r0, r3
 800789a:	f00b fbc7 	bl	801302c <strcat>
		InternalBatterLow=0;
 800789e:	4b20      	ldr	r3, [pc, #128]	; (8007920 <GetHead+0x388>)
 80078a0:	2200      	movs	r2, #0
 80078a2:	601a      	str	r2, [r3, #0]
 80078a4:	e0a2      	b.n	80079ec <GetHead+0x454>
	}
	else if(InternalBatteryChargedAgain>0){
 80078a6:	4b21      	ldr	r3, [pc, #132]	; (800792c <GetHead+0x394>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	dd09      	ble.n	80078c2 <GetHead+0x32a>
		strcat(Head,AlartStr_InternalBatteryChargedAgain);
 80078ae:	4a34      	ldr	r2, [pc, #208]	; (8007980 <GetHead+0x3e8>)
 80078b0:	4b12      	ldr	r3, [pc, #72]	; (80078fc <GetHead+0x364>)
 80078b2:	0011      	movs	r1, r2
 80078b4:	0018      	movs	r0, r3
 80078b6:	f00b fbb9 	bl	801302c <strcat>
		InternalBatteryChargedAgain=0;
 80078ba:	4b1c      	ldr	r3, [pc, #112]	; (800792c <GetHead+0x394>)
 80078bc:	2200      	movs	r2, #0
 80078be:	601a      	str	r2, [r3, #0]
 80078c0:	e094      	b.n	80079ec <GetHead+0x454>
	}
	else if(MainBatteryDisconnect>0){
 80078c2:	4b1b      	ldr	r3, [pc, #108]	; (8007930 <GetHead+0x398>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	dd09      	ble.n	80078de <GetHead+0x346>
		strcat(Head,AlartStr_MainBatteryDisconnect);
 80078ca:	4a2e      	ldr	r2, [pc, #184]	; (8007984 <GetHead+0x3ec>)
 80078cc:	4b0b      	ldr	r3, [pc, #44]	; (80078fc <GetHead+0x364>)
 80078ce:	0011      	movs	r1, r2
 80078d0:	0018      	movs	r0, r3
 80078d2:	f00b fbab 	bl	801302c <strcat>
		MainBatteryDisconnect=0;
 80078d6:	4b16      	ldr	r3, [pc, #88]	; (8007930 <GetHead+0x398>)
 80078d8:	2200      	movs	r2, #0
 80078da:	601a      	str	r2, [r3, #0]
 80078dc:	e086      	b.n	80079ec <GetHead+0x454>

	}
	else if(MainBatteryReconnect>0){
 80078de:	4b15      	ldr	r3, [pc, #84]	; (8007934 <GetHead+0x39c>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	dd52      	ble.n	800798c <GetHead+0x3f4>
		strcat(Head,AlartStr_MainBatteryReconnect);
 80078e6:	4a28      	ldr	r2, [pc, #160]	; (8007988 <GetHead+0x3f0>)
 80078e8:	4b04      	ldr	r3, [pc, #16]	; (80078fc <GetHead+0x364>)
 80078ea:	0011      	movs	r1, r2
 80078ec:	0018      	movs	r0, r3
 80078ee:	f00b fb9d 	bl	801302c <strcat>
		MainBatteryReconnect=0;
 80078f2:	4b10      	ldr	r3, [pc, #64]	; (8007934 <GetHead+0x39c>)
 80078f4:	2200      	movs	r2, #0
 80078f6:	601a      	str	r2, [r3, #0]
 80078f8:	e078      	b.n	80079ec <GetHead+0x454>
 80078fa:	46c0      	nop			; (mov r8, r8)
 80078fc:	20003e60 	.word	0x20003e60
 8007900:	20000034 	.word	0x20000034
 8007904:	20000040 	.word	0x20000040
 8007908:	200000dc 	.word	0x200000dc
 800790c:	20003e4c 	.word	0x20003e4c
 8007910:	20003ee4 	.word	0x20003ee4
 8007914:	20003ee8 	.word	0x20003ee8
 8007918:	20003e44 	.word	0x20003e44
 800791c:	20003eec 	.word	0x20003eec
 8007920:	20003ef0 	.word	0x20003ef0
 8007924:	20003e5c 	.word	0x20003e5c
 8007928:	40400000 	.word	0x40400000
 800792c:	20003ef4 	.word	0x20003ef4
 8007930:	20003ef8 	.word	0x20003ef8
 8007934:	20003efc 	.word	0x20003efc
 8007938:	20001798 	.word	0x20001798
 800793c:	41200000 	.word	0x41200000
 8007940:	20000050 	.word	0x20000050
 8007944:	20000000 	.word	0x20000000
 8007948:	200000d0 	.word	0x200000d0
 800794c:	20003f00 	.word	0x20003f00
 8007950:	200000c8 	.word	0x200000c8
 8007954:	2000051c 	.word	0x2000051c
 8007958:	200000a0 	.word	0x200000a0
 800795c:	200000a8 	.word	0x200000a8
 8007960:	200000b0 	.word	0x200000b0
 8007964:	20000090 	.word	0x20000090
 8007968:	20000098 	.word	0x20000098
 800796c:	20000080 	.word	0x20000080
 8007970:	20000088 	.word	0x20000088
 8007974:	20000033 	.word	0x20000033
 8007978:	20000078 	.word	0x20000078
 800797c:	20000068 	.word	0x20000068
 8007980:	20000070 	.word	0x20000070
 8007984:	20000058 	.word	0x20000058
 8007988:	20000060 	.word	0x20000060
	}
	else if(HistoryPVTData>0){
 800798c:	4b2b      	ldr	r3, [pc, #172]	; (8007a3c <GetHead+0x4a4>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	2b00      	cmp	r3, #0
 8007992:	dd09      	ble.n	80079a8 <GetHead+0x410>
		strcat(Head,AlartStr_HistoryPVTData);
 8007994:	4a2a      	ldr	r2, [pc, #168]	; (8007a40 <GetHead+0x4a8>)
 8007996:	4b2b      	ldr	r3, [pc, #172]	; (8007a44 <GetHead+0x4ac>)
 8007998:	0011      	movs	r1, r2
 800799a:	0018      	movs	r0, r3
 800799c:	f00b fb46 	bl	801302c <strcat>
		HistoryPVTData=0;
 80079a0:	4b26      	ldr	r3, [pc, #152]	; (8007a3c <GetHead+0x4a4>)
 80079a2:	2200      	movs	r2, #0
 80079a4:	601a      	str	r2, [r3, #0]
 80079a6:	e021      	b.n	80079ec <GetHead+0x454>
	}
	else if(HealthPacket>0){
 80079a8:	4b27      	ldr	r3, [pc, #156]	; (8007a48 <GetHead+0x4b0>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	dd09      	ble.n	80079c4 <GetHead+0x42c>
		strcat(Head,AlartStr_HealthPacket);
 80079b0:	4a26      	ldr	r2, [pc, #152]	; (8007a4c <GetHead+0x4b4>)
 80079b2:	4b24      	ldr	r3, [pc, #144]	; (8007a44 <GetHead+0x4ac>)
 80079b4:	0011      	movs	r1, r2
 80079b6:	0018      	movs	r0, r3
 80079b8:	f00b fb38 	bl	801302c <strcat>
		HealthPacket=0;
 80079bc:	4b22      	ldr	r3, [pc, #136]	; (8007a48 <GetHead+0x4b0>)
 80079be:	2200      	movs	r2, #0
 80079c0:	601a      	str	r2, [r3, #0]
 80079c2:	e013      	b.n	80079ec <GetHead+0x454>
	}
	else if(OTAParameterChange>0){
 80079c4:	4b22      	ldr	r3, [pc, #136]	; (8007a50 <GetHead+0x4b8>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	dd09      	ble.n	80079e0 <GetHead+0x448>
		strcat(Head,AlartStr_OTAParameterChange);
 80079cc:	4a21      	ldr	r2, [pc, #132]	; (8007a54 <GetHead+0x4bc>)
 80079ce:	4b1d      	ldr	r3, [pc, #116]	; (8007a44 <GetHead+0x4ac>)
 80079d0:	0011      	movs	r1, r2
 80079d2:	0018      	movs	r0, r3
 80079d4:	f00b fb2a 	bl	801302c <strcat>
		OTAParameterChange=0;
 80079d8:	4b1d      	ldr	r3, [pc, #116]	; (8007a50 <GetHead+0x4b8>)
 80079da:	2200      	movs	r2, #0
 80079dc:	601a      	str	r2, [r3, #0]
 80079de:	e005      	b.n	80079ec <GetHead+0x454>
	}
	else{
		strcat(Head,AlartStr_NormalPkt);
 80079e0:	4a1d      	ldr	r2, [pc, #116]	; (8007a58 <GetHead+0x4c0>)
 80079e2:	4b18      	ldr	r3, [pc, #96]	; (8007a44 <GetHead+0x4ac>)
 80079e4:	0011      	movs	r1, r2
 80079e6:	0018      	movs	r0, r3
 80079e8:	f00b fb20 	bl	801302c <strcat>
	}


	if(GSMSignal<=10){
 80079ec:	4b1b      	ldr	r3, [pc, #108]	; (8007a5c <GetHead+0x4c4>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	491b      	ldr	r1, [pc, #108]	; (8007a60 <GetHead+0x4c8>)
 80079f2:	1c18      	adds	r0, r3, #0
 80079f4:	f7f8 fd74 	bl	80004e0 <__aeabi_fcmple>
 80079f8:	1e03      	subs	r3, r0, #0
 80079fa:	d00f      	beq.n	8007a1c <GetHead+0x484>
			strcat(Head,PacketStatusStrHist);
 80079fc:	4b11      	ldr	r3, [pc, #68]	; (8007a44 <GetHead+0x4ac>)
 80079fe:	0018      	movs	r0, r3
 8007a00:	f7f8 fb82 	bl	8000108 <strlen>
 8007a04:	0003      	movs	r3, r0
 8007a06:	001a      	movs	r2, r3
 8007a08:	4b0e      	ldr	r3, [pc, #56]	; (8007a44 <GetHead+0x4ac>)
 8007a0a:	18d2      	adds	r2, r2, r3
 8007a0c:	4b15      	ldr	r3, [pc, #84]	; (8007a64 <GetHead+0x4cc>)
 8007a0e:	0010      	movs	r0, r2
 8007a10:	0019      	movs	r1, r3
 8007a12:	2303      	movs	r3, #3
 8007a14:	001a      	movs	r2, r3
 8007a16:	f00b fcc9 	bl	80133ac <memcpy>
 8007a1a:	e005      	b.n	8007a28 <GetHead+0x490>
	}else{
		strcat(Head,PacketStatusStrLive);
 8007a1c:	4a12      	ldr	r2, [pc, #72]	; (8007a68 <GetHead+0x4d0>)
 8007a1e:	4b09      	ldr	r3, [pc, #36]	; (8007a44 <GetHead+0x4ac>)
 8007a20:	0011      	movs	r1, r2
 8007a22:	0018      	movs	r0, r3
 8007a24:	f00b fb02 	bl	801302c <strcat>
	}

	//%%%%%%%    AccGyro Rest    %%%%%%
    if (AccGyroStatus1>0){AccGyroStatus1=0;}
 8007a28:	4b10      	ldr	r3, [pc, #64]	; (8007a6c <GetHead+0x4d4>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	dd02      	ble.n	8007a36 <GetHead+0x49e>
 8007a30:	4b0e      	ldr	r3, [pc, #56]	; (8007a6c <GetHead+0x4d4>)
 8007a32:	2200      	movs	r2, #0
 8007a34:	601a      	str	r2, [r3, #0]


}
 8007a36:	46c0      	nop			; (mov r8, r8)
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bdb0      	pop	{r4, r5, r7, pc}
 8007a3c:	20003ed8 	.word	0x20003ed8
 8007a40:	20000050 	.word	0x20000050
 8007a44:	20003e60 	.word	0x20003e60
 8007a48:	20003edc 	.word	0x20003edc
 8007a4c:	200000c0 	.word	0x200000c0
 8007a50:	20003ee0 	.word	0x20003ee0
 8007a54:	200000b8 	.word	0x200000b8
 8007a58:	20000048 	.word	0x20000048
 8007a5c:	20001798 	.word	0x20001798
 8007a60:	41200000 	.word	0x41200000
 8007a64:	080183e0 	.word	0x080183e0
 8007a68:	200000d8 	.word	0x200000d8
 8007a6c:	20000520 	.word	0x20000520

08007a70 <TestRun>:

void TestRun(){
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b082      	sub	sp, #8
 8007a74:	af00      	add	r7, sp, #0



	if(errorlen>10){
 8007a76:	4b22      	ldr	r3, [pc, #136]	; (8007b00 <TestRun+0x90>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	2b0a      	cmp	r3, #10
 8007a7c:	dd05      	ble.n	8007a8a <TestRun+0x1a>
		Debug_Tx("GSMUART error rebooting device");
 8007a7e:	4b21      	ldr	r3, [pc, #132]	; (8007b04 <TestRun+0x94>)
 8007a80:	0018      	movs	r0, r3
 8007a82:	f000 fbb3 	bl	80081ec <Debug_Tx>
		NVIC_SystemReset();
 8007a86:	f7fb fbff 	bl	8003288 <__NVIC_SystemReset>
	}




	printInt(seqNo);
 8007a8a:	4b1f      	ldr	r3, [pc, #124]	; (8007b08 <TestRun+0x98>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	0018      	movs	r0, r3
 8007a90:	f7fe fb6a 	bl	8006168 <printInt>


	MAINS_STATE=Read_DI_MAINS_STATE();
 8007a94:	f7fb fc44 	bl	8003320 <Read_DI_MAINS_STATE>
 8007a98:	0002      	movs	r2, r0
 8007a9a:	4b1c      	ldr	r3, [pc, #112]	; (8007b0c <TestRun+0x9c>)
 8007a9c:	601a      	str	r2, [r3, #0]
	ACC_STATE=Read_DI_ACC_STATE();
 8007a9e:	f7fb fc53 	bl	8003348 <Read_DI_ACC_STATE>
 8007aa2:	0002      	movs	r2, r0
 8007aa4:	4b1a      	ldr	r3, [pc, #104]	; (8007b10 <TestRun+0xa0>)
 8007aa6:	601a      	str	r2, [r3, #0]
	BOX_STATE=Read_DI_BOX_STATE();
 8007aa8:	f7fb fc62 	bl	8003370 <Read_DI_BOX_STATE>
 8007aac:	0003      	movs	r3, r0
 8007aae:	001a      	movs	r2, r3
 8007ab0:	4b18      	ldr	r3, [pc, #96]	; (8007b14 <TestRun+0xa4>)
 8007ab2:	701a      	strb	r2, [r3, #0]
	SOS_STATE=Read_DI_SOS_STATE();
 8007ab4:	f7fb fc7e 	bl	80033b4 <Read_DI_SOS_STATE>
 8007ab8:	0002      	movs	r2, r0
 8007aba:	4b17      	ldr	r3, [pc, #92]	; (8007b18 <TestRun+0xa8>)
 8007abc:	601a      	str	r2, [r3, #0]
	EXT_B=Read_EXT_B_SENSE();
 8007abe:	f7fb fcd9 	bl	8003474 <Read_EXT_B_SENSE>
 8007ac2:	1c02      	adds	r2, r0, #0
 8007ac4:	4b15      	ldr	r3, [pc, #84]	; (8007b1c <TestRun+0xac>)
 8007ac6:	601a      	str	r2, [r3, #0]
	INT_B=Read_INT_B_SENSE();
 8007ac8:	f7fb fcf0 	bl	80034ac <Read_INT_B_SENSE>
 8007acc:	1c02      	adds	r2, r0, #0
 8007ace:	4b14      	ldr	r3, [pc, #80]	; (8007b20 <TestRun+0xb0>)
 8007ad0:	601a      	str	r2, [r3, #0]


	adc[0]=Read_ADC1();
 8007ad2:	f7fb fc91 	bl	80033f8 <Read_ADC1>
 8007ad6:	1c02      	adds	r2, r0, #0
 8007ad8:	4b12      	ldr	r3, [pc, #72]	; (8007b24 <TestRun+0xb4>)
 8007ada:	601a      	str	r2, [r3, #0]
	adc[1]=Read_ADC2();
 8007adc:	f7fb fcac 	bl	8003438 <Read_ADC2>
 8007ae0:	1c02      	adds	r2, r0, #0
 8007ae2:	4b10      	ldr	r3, [pc, #64]	; (8007b24 <TestRun+0xb4>)
 8007ae4:	605a      	str	r2, [r3, #4]
	if(EXT_B>7){
 8007ae6:	4b0d      	ldr	r3, [pc, #52]	; (8007b1c <TestRun+0xac>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	490f      	ldr	r1, [pc, #60]	; (8007b28 <TestRun+0xb8>)
 8007aec:	1c18      	adds	r0, r3, #0
 8007aee:	f7f8 fd01 	bl	80004f4 <__aeabi_fcmpgt>
 8007af2:	1e03      	subs	r3, r0, #0
 8007af4:	d01a      	beq.n	8007b2c <TestRun+0xbc>
		SET_LED_PWR(1);
 8007af6:	2001      	movs	r0, #1
 8007af8:	f7fb fd4e 	bl	8003598 <SET_LED_PWR>
 8007afc:	e019      	b.n	8007b32 <TestRun+0xc2>
 8007afe:	46c0      	nop			; (mov r8, r8)
 8007b00:	20001794 	.word	0x20001794
 8007b04:	080181a0 	.word	0x080181a0
 8007b08:	20000410 	.word	0x20000410
 8007b0c:	20003e44 	.word	0x20003e44
 8007b10:	20003e48 	.word	0x20003e48
 8007b14:	20000033 	.word	0x20000033
 8007b18:	20003e4c 	.word	0x20003e4c
 8007b1c:	20003e58 	.word	0x20003e58
 8007b20:	20003e5c 	.word	0x20003e5c
 8007b24:	20003e50 	.word	0x20003e50
 8007b28:	40e00000 	.word	0x40e00000
	}
	else{
		SET_LED_PWR(0);
 8007b2c:	2000      	movs	r0, #0
 8007b2e:	f7fb fd33 	bl	8003598 <SET_LED_PWR>
	}



memset(INSMSno,0,30);
 8007b32:	4bfd      	ldr	r3, [pc, #1012]	; (8007f28 <TestRun+0x4b8>)
 8007b34:	221e      	movs	r2, #30
 8007b36:	2100      	movs	r1, #0
 8007b38:	0018      	movs	r0, r3
 8007b3a:	f00b fa6f 	bl	801301c <memset>
memset(OUTSMSno,0,30);
 8007b3e:	4bfb      	ldr	r3, [pc, #1004]	; (8007f2c <TestRun+0x4bc>)
 8007b40:	221e      	movs	r2, #30
 8007b42:	2100      	movs	r1, #0
 8007b44:	0018      	movs	r0, r3
 8007b46:	f00b fa69 	bl	801301c <memset>
memset(EmgIP,0,50);
 8007b4a:	4bf9      	ldr	r3, [pc, #996]	; (8007f30 <TestRun+0x4c0>)
 8007b4c:	2232      	movs	r2, #50	; 0x32
 8007b4e:	2100      	movs	r1, #0
 8007b50:	0018      	movs	r0, r3
 8007b52:	f00b fa63 	bl	801301c <memset>
memset(RegIP,0,50);
 8007b56:	4bf7      	ldr	r3, [pc, #988]	; (8007f34 <TestRun+0x4c4>)
 8007b58:	2232      	movs	r2, #50	; 0x32
 8007b5a:	2100      	movs	r1, #0
 8007b5c:	0018      	movs	r0, r3
 8007b5e:	f00b fa5d 	bl	801301c <memset>
memset(TracIP,0,50);
 8007b62:	4bf5      	ldr	r3, [pc, #980]	; (8007f38 <TestRun+0x4c8>)
 8007b64:	2232      	movs	r2, #50	; 0x32
 8007b66:	2100      	movs	r1, #0
 8007b68:	0018      	movs	r0, r3
 8007b6a:	f00b fa57 	bl	801301c <memset>
memset(simop,0,25);
 8007b6e:	4bf3      	ldr	r3, [pc, #972]	; (8007f3c <TestRun+0x4cc>)
 8007b70:	2219      	movs	r2, #25
 8007b72:	2100      	movs	r1, #0
 8007b74:	0018      	movs	r0, r3
 8007b76:	f00b fa51 	bl	801301c <memset>

strcpy(INSMSno,readINSMSno());
 8007b7a:	f7fd ff37 	bl	80059ec <readINSMSno>
 8007b7e:	0002      	movs	r2, r0
 8007b80:	4be9      	ldr	r3, [pc, #932]	; (8007f28 <TestRun+0x4b8>)
 8007b82:	0011      	movs	r1, r2
 8007b84:	0018      	movs	r0, r3
 8007b86:	f00b fbfe 	bl	8013386 <strcpy>
strcpy(OUTSMSno,readOUTSMSno());
 8007b8a:	f7fd ff4b 	bl	8005a24 <readOUTSMSno>
 8007b8e:	0002      	movs	r2, r0
 8007b90:	4be6      	ldr	r3, [pc, #920]	; (8007f2c <TestRun+0x4bc>)
 8007b92:	0011      	movs	r1, r2
 8007b94:	0018      	movs	r0, r3
 8007b96:	f00b fbf6 	bl	8013386 <strcpy>
strcpy(EmgIP,readEmgIP());
 8007b9a:	f7fd ff5f 	bl	8005a5c <readEmgIP>
 8007b9e:	0002      	movs	r2, r0
 8007ba0:	4be3      	ldr	r3, [pc, #908]	; (8007f30 <TestRun+0x4c0>)
 8007ba2:	0011      	movs	r1, r2
 8007ba4:	0018      	movs	r0, r3
 8007ba6:	f00b fbee 	bl	8013386 <strcpy>
strcpy(RegIP,readRegIP());
 8007baa:	f7fd ff6f 	bl	8005a8c <readRegIP>
 8007bae:	0002      	movs	r2, r0
 8007bb0:	4be0      	ldr	r3, [pc, #896]	; (8007f34 <TestRun+0x4c4>)
 8007bb2:	0011      	movs	r1, r2
 8007bb4:	0018      	movs	r0, r3
 8007bb6:	f00b fbe6 	bl	8013386 <strcpy>
strcpy(TracIP,readTracIP());
 8007bba:	f7fd ff83 	bl	8005ac4 <readTracIP>
 8007bbe:	0002      	movs	r2, r0
 8007bc0:	4bdd      	ldr	r3, [pc, #884]	; (8007f38 <TestRun+0x4c8>)
 8007bc2:	0011      	movs	r1, r2
 8007bc4:	0018      	movs	r0, r3
 8007bc6:	f00b fbde 	bl	8013386 <strcpy>
//Debug_Tx("BEFORE SIM OP");
strcpy(simop, GSMSimOperator());
 8007bca:	f7fc f853 	bl	8003c74 <GSMSimOperator>
 8007bce:	0002      	movs	r2, r0
 8007bd0:	4bda      	ldr	r3, [pc, #872]	; (8007f3c <TestRun+0x4cc>)
 8007bd2:	0011      	movs	r1, r2
 8007bd4:	0018      	movs	r0, r3
 8007bd6:	f00b fbd6 	bl	8013386 <strcpy>
//strcpy(simop, GSMSimOperator());
//strcpy(simop, GSMSimOperator());


	//%%%%%%%    GSM Info Read    %%%%%%
	int GSMinfoT=tic();
 8007bda:	f7fe fd31 	bl	8006640 <tic>
 8007bde:	0003      	movs	r3, r0
 8007be0:	607b      	str	r3, [r7, #4]
	GSMCellInfo();
 8007be2:	f7fc fac5 	bl	8004170 <GSMCellInfo>

	toc(GSMinfoT,"_________________________While loop GSMinfo");
 8007be6:	4ad6      	ldr	r2, [pc, #856]	; (8007f40 <TestRun+0x4d0>)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	0011      	movs	r1, r2
 8007bec:	0018      	movs	r0, r3
 8007bee:	f7fe fd2f 	bl	8006650 <toc>


	// %%%%%%%%%%%%%%%%%%%%%%%%%Create Protocall %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
	GetHead();
 8007bf2:	f7ff fcd1 	bl	8007598 <GetHead>
	//Debug_Tx(Head);



	if (debug==122){
 8007bf6:	4bd3      	ldr	r3, [pc, #844]	; (8007f44 <TestRun+0x4d4>)
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	2b7a      	cmp	r3, #122	; 0x7a
 8007bfc:	d000      	beq.n	8007c00 <TestRun+0x190>
 8007bfe:	e0c1      	b.n	8007d84 <TestRun+0x314>
		memset(DataString,0,300);
 8007c00:	2396      	movs	r3, #150	; 0x96
 8007c02:	005a      	lsls	r2, r3, #1
 8007c04:	4bd0      	ldr	r3, [pc, #832]	; (8007f48 <TestRun+0x4d8>)
 8007c06:	2100      	movs	r1, #0
 8007c08:	0018      	movs	r0, r3
 8007c0a:	f00b fa07 	bl	801301c <memset>
		strcat(DataString,"Head:");
 8007c0e:	4bce      	ldr	r3, [pc, #824]	; (8007f48 <TestRun+0x4d8>)
 8007c10:	0018      	movs	r0, r3
 8007c12:	f7f8 fa79 	bl	8000108 <strlen>
 8007c16:	0003      	movs	r3, r0
 8007c18:	001a      	movs	r2, r3
 8007c1a:	4bcb      	ldr	r3, [pc, #812]	; (8007f48 <TestRun+0x4d8>)
 8007c1c:	18d2      	adds	r2, r2, r3
 8007c1e:	4bcb      	ldr	r3, [pc, #812]	; (8007f4c <TestRun+0x4dc>)
 8007c20:	0010      	movs	r0, r2
 8007c22:	0019      	movs	r1, r3
 8007c24:	2306      	movs	r3, #6
 8007c26:	001a      	movs	r2, r3
 8007c28:	f00b fbc0 	bl	80133ac <memcpy>
		strcat(DataString,Head);strcat(DataString,"\nRegno:");
 8007c2c:	4ac8      	ldr	r2, [pc, #800]	; (8007f50 <TestRun+0x4e0>)
 8007c2e:	4bc6      	ldr	r3, [pc, #792]	; (8007f48 <TestRun+0x4d8>)
 8007c30:	0011      	movs	r1, r2
 8007c32:	0018      	movs	r0, r3
 8007c34:	f00b f9fa 	bl	801302c <strcat>
 8007c38:	4bc3      	ldr	r3, [pc, #780]	; (8007f48 <TestRun+0x4d8>)
 8007c3a:	0018      	movs	r0, r3
 8007c3c:	f7f8 fa64 	bl	8000108 <strlen>
 8007c40:	0003      	movs	r3, r0
 8007c42:	001a      	movs	r2, r3
 8007c44:	4bc0      	ldr	r3, [pc, #768]	; (8007f48 <TestRun+0x4d8>)
 8007c46:	18d2      	adds	r2, r2, r3
 8007c48:	4bc2      	ldr	r3, [pc, #776]	; (8007f54 <TestRun+0x4e4>)
 8007c4a:	0010      	movs	r0, r2
 8007c4c:	0019      	movs	r1, r3
 8007c4e:	2308      	movs	r3, #8
 8007c50:	001a      	movs	r2, r3
 8007c52:	f00b fbab 	bl	80133ac <memcpy>
		strcat(DataString,Regno);strcat(DataString,"\nGPSDS:");
 8007c56:	4ac0      	ldr	r2, [pc, #768]	; (8007f58 <TestRun+0x4e8>)
 8007c58:	4bbb      	ldr	r3, [pc, #748]	; (8007f48 <TestRun+0x4d8>)
 8007c5a:	0011      	movs	r1, r2
 8007c5c:	0018      	movs	r0, r3
 8007c5e:	f00b f9e5 	bl	801302c <strcat>
 8007c62:	4bb9      	ldr	r3, [pc, #740]	; (8007f48 <TestRun+0x4d8>)
 8007c64:	0018      	movs	r0, r3
 8007c66:	f7f8 fa4f 	bl	8000108 <strlen>
 8007c6a:	0003      	movs	r3, r0
 8007c6c:	001a      	movs	r2, r3
 8007c6e:	4bb6      	ldr	r3, [pc, #728]	; (8007f48 <TestRun+0x4d8>)
 8007c70:	18d2      	adds	r2, r2, r3
 8007c72:	4bba      	ldr	r3, [pc, #744]	; (8007f5c <TestRun+0x4ec>)
 8007c74:	0010      	movs	r0, r2
 8007c76:	0019      	movs	r1, r3
 8007c78:	2308      	movs	r3, #8
 8007c7a:	001a      	movs	r2, r3
 8007c7c:	f00b fb96 	bl	80133ac <memcpy>
		strcat(DataString,gpsDataRet);strcat(DataString,"\nIMEI:");
 8007c80:	4ab7      	ldr	r2, [pc, #732]	; (8007f60 <TestRun+0x4f0>)
 8007c82:	4bb1      	ldr	r3, [pc, #708]	; (8007f48 <TestRun+0x4d8>)
 8007c84:	0011      	movs	r1, r2
 8007c86:	0018      	movs	r0, r3
 8007c88:	f00b f9d0 	bl	801302c <strcat>
 8007c8c:	4bae      	ldr	r3, [pc, #696]	; (8007f48 <TestRun+0x4d8>)
 8007c8e:	0018      	movs	r0, r3
 8007c90:	f7f8 fa3a 	bl	8000108 <strlen>
 8007c94:	0003      	movs	r3, r0
 8007c96:	001a      	movs	r2, r3
 8007c98:	4bab      	ldr	r3, [pc, #684]	; (8007f48 <TestRun+0x4d8>)
 8007c9a:	18d2      	adds	r2, r2, r3
 8007c9c:	4bb1      	ldr	r3, [pc, #708]	; (8007f64 <TestRun+0x4f4>)
 8007c9e:	0010      	movs	r0, r2
 8007ca0:	0019      	movs	r1, r3
 8007ca2:	2307      	movs	r3, #7
 8007ca4:	001a      	movs	r2, r3
 8007ca6:	f00b fb81 	bl	80133ac <memcpy>
		strcat(DataString,IMEI);strcat(DataString,"\nSIMOP:");
 8007caa:	4aaf      	ldr	r2, [pc, #700]	; (8007f68 <TestRun+0x4f8>)
 8007cac:	4ba6      	ldr	r3, [pc, #664]	; (8007f48 <TestRun+0x4d8>)
 8007cae:	0011      	movs	r1, r2
 8007cb0:	0018      	movs	r0, r3
 8007cb2:	f00b f9bb 	bl	801302c <strcat>
 8007cb6:	4ba4      	ldr	r3, [pc, #656]	; (8007f48 <TestRun+0x4d8>)
 8007cb8:	0018      	movs	r0, r3
 8007cba:	f7f8 fa25 	bl	8000108 <strlen>
 8007cbe:	0003      	movs	r3, r0
 8007cc0:	001a      	movs	r2, r3
 8007cc2:	4ba1      	ldr	r3, [pc, #644]	; (8007f48 <TestRun+0x4d8>)
 8007cc4:	18d2      	adds	r2, r2, r3
 8007cc6:	4ba9      	ldr	r3, [pc, #676]	; (8007f6c <TestRun+0x4fc>)
 8007cc8:	0010      	movs	r0, r2
 8007cca:	0019      	movs	r1, r3
 8007ccc:	2308      	movs	r3, #8
 8007cce:	001a      	movs	r2, r3
 8007cd0:	f00b fb6c 	bl	80133ac <memcpy>
		strcat(DataString,simop);strcat(DataString,"\nStratusString:");
 8007cd4:	4a99      	ldr	r2, [pc, #612]	; (8007f3c <TestRun+0x4cc>)
 8007cd6:	4b9c      	ldr	r3, [pc, #624]	; (8007f48 <TestRun+0x4d8>)
 8007cd8:	0011      	movs	r1, r2
 8007cda:	0018      	movs	r0, r3
 8007cdc:	f00b f9a6 	bl	801302c <strcat>
 8007ce0:	4b99      	ldr	r3, [pc, #612]	; (8007f48 <TestRun+0x4d8>)
 8007ce2:	0018      	movs	r0, r3
 8007ce4:	f7f8 fa10 	bl	8000108 <strlen>
 8007ce8:	0003      	movs	r3, r0
 8007cea:	001a      	movs	r2, r3
 8007cec:	4b96      	ldr	r3, [pc, #600]	; (8007f48 <TestRun+0x4d8>)
 8007cee:	18d2      	adds	r2, r2, r3
 8007cf0:	4b9f      	ldr	r3, [pc, #636]	; (8007f70 <TestRun+0x500>)
 8007cf2:	0010      	movs	r0, r2
 8007cf4:	0019      	movs	r1, r3
 8007cf6:	2310      	movs	r3, #16
 8007cf8:	001a      	movs	r2, r3
 8007cfa:	f00b fb57 	bl	80133ac <memcpy>
		strcat(DataString,StatusStrng);strcat(DataString,"\nGsminfo:");
 8007cfe:	4a9d      	ldr	r2, [pc, #628]	; (8007f74 <TestRun+0x504>)
 8007d00:	4b91      	ldr	r3, [pc, #580]	; (8007f48 <TestRun+0x4d8>)
 8007d02:	0011      	movs	r1, r2
 8007d04:	0018      	movs	r0, r3
 8007d06:	f00b f991 	bl	801302c <strcat>
 8007d0a:	4b8f      	ldr	r3, [pc, #572]	; (8007f48 <TestRun+0x4d8>)
 8007d0c:	0018      	movs	r0, r3
 8007d0e:	f7f8 f9fb 	bl	8000108 <strlen>
 8007d12:	0003      	movs	r3, r0
 8007d14:	001a      	movs	r2, r3
 8007d16:	4b8c      	ldr	r3, [pc, #560]	; (8007f48 <TestRun+0x4d8>)
 8007d18:	18d2      	adds	r2, r2, r3
 8007d1a:	4b97      	ldr	r3, [pc, #604]	; (8007f78 <TestRun+0x508>)
 8007d1c:	0010      	movs	r0, r2
 8007d1e:	0019      	movs	r1, r3
 8007d20:	230a      	movs	r3, #10
 8007d22:	001a      	movs	r2, r3
 8007d24:	f00b fb42 	bl	80133ac <memcpy>
		strcat(DataString,gsminfo);strcat(DataString,"\nDig_io:");
 8007d28:	4a94      	ldr	r2, [pc, #592]	; (8007f7c <TestRun+0x50c>)
 8007d2a:	4b87      	ldr	r3, [pc, #540]	; (8007f48 <TestRun+0x4d8>)
 8007d2c:	0011      	movs	r1, r2
 8007d2e:	0018      	movs	r0, r3
 8007d30:	f00b f97c 	bl	801302c <strcat>
 8007d34:	4b84      	ldr	r3, [pc, #528]	; (8007f48 <TestRun+0x4d8>)
 8007d36:	0018      	movs	r0, r3
 8007d38:	f7f8 f9e6 	bl	8000108 <strlen>
 8007d3c:	0003      	movs	r3, r0
 8007d3e:	001a      	movs	r2, r3
 8007d40:	4b81      	ldr	r3, [pc, #516]	; (8007f48 <TestRun+0x4d8>)
 8007d42:	18d2      	adds	r2, r2, r3
 8007d44:	4b8e      	ldr	r3, [pc, #568]	; (8007f80 <TestRun+0x510>)
 8007d46:	0010      	movs	r0, r2
 8007d48:	0019      	movs	r1, r3
 8007d4a:	2309      	movs	r3, #9
 8007d4c:	001a      	movs	r2, r3
 8007d4e:	f00b fb2d 	bl	80133ac <memcpy>
		strcat(DataString,Dig_io);strcat(DataString,",\n\0");
 8007d52:	4a8c      	ldr	r2, [pc, #560]	; (8007f84 <TestRun+0x514>)
 8007d54:	4b7c      	ldr	r3, [pc, #496]	; (8007f48 <TestRun+0x4d8>)
 8007d56:	0011      	movs	r1, r2
 8007d58:	0018      	movs	r0, r3
 8007d5a:	f00b f967 	bl	801302c <strcat>
 8007d5e:	4b7a      	ldr	r3, [pc, #488]	; (8007f48 <TestRun+0x4d8>)
 8007d60:	0018      	movs	r0, r3
 8007d62:	f7f8 f9d1 	bl	8000108 <strlen>
 8007d66:	0003      	movs	r3, r0
 8007d68:	001a      	movs	r2, r3
 8007d6a:	4b77      	ldr	r3, [pc, #476]	; (8007f48 <TestRun+0x4d8>)
 8007d6c:	18d2      	adds	r2, r2, r3
 8007d6e:	4b86      	ldr	r3, [pc, #536]	; (8007f88 <TestRun+0x518>)
 8007d70:	0010      	movs	r0, r2
 8007d72:	0019      	movs	r1, r3
 8007d74:	2303      	movs	r3, #3
 8007d76:	001a      	movs	r2, r3
 8007d78:	f00b fb18 	bl	80133ac <memcpy>
		Debug_Tx(DataString);
 8007d7c:	4b72      	ldr	r3, [pc, #456]	; (8007f48 <TestRun+0x4d8>)
 8007d7e:	0018      	movs	r0, r3
 8007d80:	f000 fa34 	bl	80081ec <Debug_Tx>
	}
	memset(data_LOGIN,0,100);
 8007d84:	4b81      	ldr	r3, [pc, #516]	; (8007f8c <TestRun+0x51c>)
 8007d86:	2264      	movs	r2, #100	; 0x64
 8007d88:	2100      	movs	r1, #0
 8007d8a:	0018      	movs	r0, r3
 8007d8c:	f00b f946 	bl	801301c <memset>
	strcat(data_LOGIN,"$");
 8007d90:	4b7e      	ldr	r3, [pc, #504]	; (8007f8c <TestRun+0x51c>)
 8007d92:	0018      	movs	r0, r3
 8007d94:	f7f8 f9b8 	bl	8000108 <strlen>
 8007d98:	0003      	movs	r3, r0
 8007d9a:	001a      	movs	r2, r3
 8007d9c:	4b7b      	ldr	r3, [pc, #492]	; (8007f8c <TestRun+0x51c>)
 8007d9e:	18d2      	adds	r2, r2, r3
 8007da0:	4b7b      	ldr	r3, [pc, #492]	; (8007f90 <TestRun+0x520>)
 8007da2:	0010      	movs	r0, r2
 8007da4:	0019      	movs	r1, r3
 8007da6:	2302      	movs	r3, #2
 8007da8:	001a      	movs	r2, r3
 8007daa:	f00b faff 	bl	80133ac <memcpy>
	strcat(data_LOGIN,Regno);strcat(data_LOGIN,",");
 8007dae:	4a6a      	ldr	r2, [pc, #424]	; (8007f58 <TestRun+0x4e8>)
 8007db0:	4b76      	ldr	r3, [pc, #472]	; (8007f8c <TestRun+0x51c>)
 8007db2:	0011      	movs	r1, r2
 8007db4:	0018      	movs	r0, r3
 8007db6:	f00b f939 	bl	801302c <strcat>
 8007dba:	4b74      	ldr	r3, [pc, #464]	; (8007f8c <TestRun+0x51c>)
 8007dbc:	0018      	movs	r0, r3
 8007dbe:	f7f8 f9a3 	bl	8000108 <strlen>
 8007dc2:	0003      	movs	r3, r0
 8007dc4:	001a      	movs	r2, r3
 8007dc6:	4b71      	ldr	r3, [pc, #452]	; (8007f8c <TestRun+0x51c>)
 8007dc8:	18d2      	adds	r2, r2, r3
 8007dca:	4b72      	ldr	r3, [pc, #456]	; (8007f94 <TestRun+0x524>)
 8007dcc:	0010      	movs	r0, r2
 8007dce:	0019      	movs	r1, r3
 8007dd0:	2302      	movs	r3, #2
 8007dd2:	001a      	movs	r2, r3
 8007dd4:	f00b faea 	bl	80133ac <memcpy>
	strcat(data_LOGIN,"$");
 8007dd8:	4b6c      	ldr	r3, [pc, #432]	; (8007f8c <TestRun+0x51c>)
 8007dda:	0018      	movs	r0, r3
 8007ddc:	f7f8 f994 	bl	8000108 <strlen>
 8007de0:	0003      	movs	r3, r0
 8007de2:	001a      	movs	r2, r3
 8007de4:	4b69      	ldr	r3, [pc, #420]	; (8007f8c <TestRun+0x51c>)
 8007de6:	18d2      	adds	r2, r2, r3
 8007de8:	4b69      	ldr	r3, [pc, #420]	; (8007f90 <TestRun+0x520>)
 8007dea:	0010      	movs	r0, r2
 8007dec:	0019      	movs	r1, r3
 8007dee:	2302      	movs	r3, #2
 8007df0:	001a      	movs	r2, r3
 8007df2:	f00b fadb 	bl	80133ac <memcpy>
	strcat(data_LOGIN,IMEI);strcat(data_LOGIN,",");
 8007df6:	4a5c      	ldr	r2, [pc, #368]	; (8007f68 <TestRun+0x4f8>)
 8007df8:	4b64      	ldr	r3, [pc, #400]	; (8007f8c <TestRun+0x51c>)
 8007dfa:	0011      	movs	r1, r2
 8007dfc:	0018      	movs	r0, r3
 8007dfe:	f00b f915 	bl	801302c <strcat>
 8007e02:	4b62      	ldr	r3, [pc, #392]	; (8007f8c <TestRun+0x51c>)
 8007e04:	0018      	movs	r0, r3
 8007e06:	f7f8 f97f 	bl	8000108 <strlen>
 8007e0a:	0003      	movs	r3, r0
 8007e0c:	001a      	movs	r2, r3
 8007e0e:	4b5f      	ldr	r3, [pc, #380]	; (8007f8c <TestRun+0x51c>)
 8007e10:	18d2      	adds	r2, r2, r3
 8007e12:	4b60      	ldr	r3, [pc, #384]	; (8007f94 <TestRun+0x524>)
 8007e14:	0010      	movs	r0, r2
 8007e16:	0019      	movs	r1, r3
 8007e18:	2302      	movs	r3, #2
 8007e1a:	001a      	movs	r2, r3
 8007e1c:	f00b fac6 	bl	80133ac <memcpy>
	strcat(data_LOGIN,"$");
 8007e20:	4b5a      	ldr	r3, [pc, #360]	; (8007f8c <TestRun+0x51c>)
 8007e22:	0018      	movs	r0, r3
 8007e24:	f7f8 f970 	bl	8000108 <strlen>
 8007e28:	0003      	movs	r3, r0
 8007e2a:	001a      	movs	r2, r3
 8007e2c:	4b57      	ldr	r3, [pc, #348]	; (8007f8c <TestRun+0x51c>)
 8007e2e:	18d2      	adds	r2, r2, r3
 8007e30:	4b57      	ldr	r3, [pc, #348]	; (8007f90 <TestRun+0x520>)
 8007e32:	0010      	movs	r0, r2
 8007e34:	0019      	movs	r1, r3
 8007e36:	2302      	movs	r3, #2
 8007e38:	001a      	movs	r2, r3
 8007e3a:	f00b fab7 	bl	80133ac <memcpy>
	strcat(data_LOGIN,VerStr);strcat(data_LOGIN,",");
 8007e3e:	4a56      	ldr	r2, [pc, #344]	; (8007f98 <TestRun+0x528>)
 8007e40:	4b52      	ldr	r3, [pc, #328]	; (8007f8c <TestRun+0x51c>)
 8007e42:	0011      	movs	r1, r2
 8007e44:	0018      	movs	r0, r3
 8007e46:	f00b f8f1 	bl	801302c <strcat>
 8007e4a:	4b50      	ldr	r3, [pc, #320]	; (8007f8c <TestRun+0x51c>)
 8007e4c:	0018      	movs	r0, r3
 8007e4e:	f7f8 f95b 	bl	8000108 <strlen>
 8007e52:	0003      	movs	r3, r0
 8007e54:	001a      	movs	r2, r3
 8007e56:	4b4d      	ldr	r3, [pc, #308]	; (8007f8c <TestRun+0x51c>)
 8007e58:	18d2      	adds	r2, r2, r3
 8007e5a:	4b4e      	ldr	r3, [pc, #312]	; (8007f94 <TestRun+0x524>)
 8007e5c:	0010      	movs	r0, r2
 8007e5e:	0019      	movs	r1, r3
 8007e60:	2302      	movs	r3, #2
 8007e62:	001a      	movs	r2, r3
 8007e64:	f00b faa2 	bl	80133ac <memcpy>
	strcat(data_LOGIN,"$");
 8007e68:	4b48      	ldr	r3, [pc, #288]	; (8007f8c <TestRun+0x51c>)
 8007e6a:	0018      	movs	r0, r3
 8007e6c:	f7f8 f94c 	bl	8000108 <strlen>
 8007e70:	0003      	movs	r3, r0
 8007e72:	001a      	movs	r2, r3
 8007e74:	4b45      	ldr	r3, [pc, #276]	; (8007f8c <TestRun+0x51c>)
 8007e76:	18d2      	adds	r2, r2, r3
 8007e78:	4b45      	ldr	r3, [pc, #276]	; (8007f90 <TestRun+0x520>)
 8007e7a:	0010      	movs	r0, r2
 8007e7c:	0019      	movs	r1, r3
 8007e7e:	2302      	movs	r3, #2
 8007e80:	001a      	movs	r2, r3
 8007e82:	f00b fa93 	bl	80133ac <memcpy>
	strcat(data_LOGIN,VerStr);strcat(data_LOGIN,",0E0W,");
 8007e86:	4a44      	ldr	r2, [pc, #272]	; (8007f98 <TestRun+0x528>)
 8007e88:	4b40      	ldr	r3, [pc, #256]	; (8007f8c <TestRun+0x51c>)
 8007e8a:	0011      	movs	r1, r2
 8007e8c:	0018      	movs	r0, r3
 8007e8e:	f00b f8cd 	bl	801302c <strcat>
 8007e92:	4b3e      	ldr	r3, [pc, #248]	; (8007f8c <TestRun+0x51c>)
 8007e94:	0018      	movs	r0, r3
 8007e96:	f7f8 f937 	bl	8000108 <strlen>
 8007e9a:	0003      	movs	r3, r0
 8007e9c:	001a      	movs	r2, r3
 8007e9e:	4b3b      	ldr	r3, [pc, #236]	; (8007f8c <TestRun+0x51c>)
 8007ea0:	18d2      	adds	r2, r2, r3
 8007ea2:	4b3e      	ldr	r3, [pc, #248]	; (8007f9c <TestRun+0x52c>)
 8007ea4:	0010      	movs	r0, r2
 8007ea6:	0019      	movs	r1, r3
 8007ea8:	2307      	movs	r3, #7
 8007eaa:	001a      	movs	r2, r3
 8007eac:	f00b fa7e 	bl	80133ac <memcpy>
	sprintf(checksum, "%02x",nmea0183_checksum(data_LOGIN));
 8007eb0:	4b36      	ldr	r3, [pc, #216]	; (8007f8c <TestRun+0x51c>)
 8007eb2:	0018      	movs	r0, r3
 8007eb4:	f7fe f974 	bl	80061a0 <nmea0183_checksum>
 8007eb8:	0002      	movs	r2, r0
 8007eba:	4939      	ldr	r1, [pc, #228]	; (8007fa0 <TestRun+0x530>)
 8007ebc:	4b39      	ldr	r3, [pc, #228]	; (8007fa4 <TestRun+0x534>)
 8007ebe:	0018      	movs	r0, r3
 8007ec0:	f00b f840 	bl	8012f44 <siprintf>
	strcat(data_LOGIN,checksum);
 8007ec4:	4a37      	ldr	r2, [pc, #220]	; (8007fa4 <TestRun+0x534>)
 8007ec6:	4b31      	ldr	r3, [pc, #196]	; (8007f8c <TestRun+0x51c>)
 8007ec8:	0011      	movs	r1, r2
 8007eca:	0018      	movs	r0, r3
 8007ecc:	f00b f8ae 	bl	801302c <strcat>
	strcat(data_LOGIN,",*\0");
 8007ed0:	4b2e      	ldr	r3, [pc, #184]	; (8007f8c <TestRun+0x51c>)
 8007ed2:	0018      	movs	r0, r3
 8007ed4:	f7f8 f918 	bl	8000108 <strlen>
 8007ed8:	0003      	movs	r3, r0
 8007eda:	001a      	movs	r2, r3
 8007edc:	4b2b      	ldr	r3, [pc, #172]	; (8007f8c <TestRun+0x51c>)
 8007ede:	18d2      	adds	r2, r2, r3
 8007ee0:	4b31      	ldr	r3, [pc, #196]	; (8007fa8 <TestRun+0x538>)
 8007ee2:	0010      	movs	r0, r2
 8007ee4:	0019      	movs	r1, r3
 8007ee6:	2303      	movs	r3, #3
 8007ee8:	001a      	movs	r2, r3
 8007eea:	f00b fa5f 	bl	80133ac <memcpy>

    memset(checksum,0,3);
 8007eee:	4b2d      	ldr	r3, [pc, #180]	; (8007fa4 <TestRun+0x534>)
 8007ef0:	2203      	movs	r2, #3
 8007ef2:	2100      	movs	r1, #0
 8007ef4:	0018      	movs	r0, r3
 8007ef6:	f00b f891 	bl	801301c <memset>
    memset(DataString,0,300);
 8007efa:	2396      	movs	r3, #150	; 0x96
 8007efc:	005a      	lsls	r2, r3, #1
 8007efe:	4b12      	ldr	r3, [pc, #72]	; (8007f48 <TestRun+0x4d8>)
 8007f00:	2100      	movs	r1, #0
 8007f02:	0018      	movs	r0, r3
 8007f04:	f00b f88a 	bl	801301c <memset>
	strcat(DataString,Head);strcat(DataString,",");
 8007f08:	4a11      	ldr	r2, [pc, #68]	; (8007f50 <TestRun+0x4e0>)
 8007f0a:	4b0f      	ldr	r3, [pc, #60]	; (8007f48 <TestRun+0x4d8>)
 8007f0c:	0011      	movs	r1, r2
 8007f0e:	0018      	movs	r0, r3
 8007f10:	f00b f88c 	bl	801302c <strcat>
 8007f14:	4b0c      	ldr	r3, [pc, #48]	; (8007f48 <TestRun+0x4d8>)
 8007f16:	0018      	movs	r0, r3
 8007f18:	f7f8 f8f6 	bl	8000108 <strlen>
 8007f1c:	0003      	movs	r3, r0
 8007f1e:	001a      	movs	r2, r3
 8007f20:	4b09      	ldr	r3, [pc, #36]	; (8007f48 <TestRun+0x4d8>)
 8007f22:	18d2      	adds	r2, r2, r3
 8007f24:	e042      	b.n	8007fac <TestRun+0x53c>
 8007f26:	46c0      	nop			; (mov r8, r8)
 8007f28:	20000440 	.word	0x20000440
 8007f2c:	20000460 	.word	0x20000460
 8007f30:	20000480 	.word	0x20000480
 8007f34:	200004b4 	.word	0x200004b4
 8007f38:	200004e8 	.word	0x200004e8
 8007f3c:	20000524 	.word	0x20000524
 8007f40:	080181c0 	.word	0x080181c0
 8007f44:	2000000c 	.word	0x2000000c
 8007f48:	200002e4 	.word	0x200002e4
 8007f4c:	080181ec 	.word	0x080181ec
 8007f50:	20003e60 	.word	0x20003e60
 8007f54:	080181f4 	.word	0x080181f4
 8007f58:	20000414 	.word	0x20000414
 8007f5c:	080181fc 	.word	0x080181fc
 8007f60:	20003d88 	.word	0x20003d88
 8007f64:	08018204 	.word	0x08018204
 8007f68:	20000428 	.word	0x20000428
 8007f6c:	0801820c 	.word	0x0801820c
 8007f70:	08018214 	.word	0x08018214
 8007f74:	20003ec4 	.word	0x20003ec4
 8007f78:	08018224 	.word	0x08018224
 8007f7c:	200016dc 	.word	0x200016dc
 8007f80:	08018230 	.word	0x08018230
 8007f84:	20003e1c 	.word	0x20003e1c
 8007f88:	0801823c 	.word	0x0801823c
 8007f8c:	2000160c 	.word	0x2000160c
 8007f90:	08018240 	.word	0x08018240
 8007f94:	08016c40 	.word	0x08016c40
 8007f98:	20000040 	.word	0x20000040
 8007f9c:	08018244 	.word	0x08018244
 8007fa0:	0801824c 	.word	0x0801824c
 8007fa4:	20003f04 	.word	0x20003f04
 8007fa8:	08018254 	.word	0x08018254
 8007fac:	4b7b      	ldr	r3, [pc, #492]	; (800819c <TestRun+0x72c>)
 8007fae:	0010      	movs	r0, r2
 8007fb0:	0019      	movs	r1, r3
 8007fb2:	2302      	movs	r3, #2
 8007fb4:	001a      	movs	r2, r3
 8007fb6:	f00b f9f9 	bl	80133ac <memcpy>
	strcat(DataString,IMEI);strcat(DataString,",");
 8007fba:	4a79      	ldr	r2, [pc, #484]	; (80081a0 <TestRun+0x730>)
 8007fbc:	4b79      	ldr	r3, [pc, #484]	; (80081a4 <TestRun+0x734>)
 8007fbe:	0011      	movs	r1, r2
 8007fc0:	0018      	movs	r0, r3
 8007fc2:	f00b f833 	bl	801302c <strcat>
 8007fc6:	4b77      	ldr	r3, [pc, #476]	; (80081a4 <TestRun+0x734>)
 8007fc8:	0018      	movs	r0, r3
 8007fca:	f7f8 f89d 	bl	8000108 <strlen>
 8007fce:	0003      	movs	r3, r0
 8007fd0:	001a      	movs	r2, r3
 8007fd2:	4b74      	ldr	r3, [pc, #464]	; (80081a4 <TestRun+0x734>)
 8007fd4:	18d2      	adds	r2, r2, r3
 8007fd6:	4b71      	ldr	r3, [pc, #452]	; (800819c <TestRun+0x72c>)
 8007fd8:	0010      	movs	r0, r2
 8007fda:	0019      	movs	r1, r3
 8007fdc:	2302      	movs	r3, #2
 8007fde:	001a      	movs	r2, r3
 8007fe0:	f00b f9e4 	bl	80133ac <memcpy>
	strcat(DataString,Regno);strcat(DataString,",");
 8007fe4:	4a70      	ldr	r2, [pc, #448]	; (80081a8 <TestRun+0x738>)
 8007fe6:	4b6f      	ldr	r3, [pc, #444]	; (80081a4 <TestRun+0x734>)
 8007fe8:	0011      	movs	r1, r2
 8007fea:	0018      	movs	r0, r3
 8007fec:	f00b f81e 	bl	801302c <strcat>
 8007ff0:	4b6c      	ldr	r3, [pc, #432]	; (80081a4 <TestRun+0x734>)
 8007ff2:	0018      	movs	r0, r3
 8007ff4:	f7f8 f888 	bl	8000108 <strlen>
 8007ff8:	0003      	movs	r3, r0
 8007ffa:	001a      	movs	r2, r3
 8007ffc:	4b69      	ldr	r3, [pc, #420]	; (80081a4 <TestRun+0x734>)
 8007ffe:	18d2      	adds	r2, r2, r3
 8008000:	4b66      	ldr	r3, [pc, #408]	; (800819c <TestRun+0x72c>)
 8008002:	0010      	movs	r0, r2
 8008004:	0019      	movs	r1, r3
 8008006:	2302      	movs	r3, #2
 8008008:	001a      	movs	r2, r3
 800800a:	f00b f9cf 	bl	80133ac <memcpy>
	strcat(DataString,gpsDataRet);strcat(DataString,",");
 800800e:	4a67      	ldr	r2, [pc, #412]	; (80081ac <TestRun+0x73c>)
 8008010:	4b64      	ldr	r3, [pc, #400]	; (80081a4 <TestRun+0x734>)
 8008012:	0011      	movs	r1, r2
 8008014:	0018      	movs	r0, r3
 8008016:	f00b f809 	bl	801302c <strcat>
 800801a:	4b62      	ldr	r3, [pc, #392]	; (80081a4 <TestRun+0x734>)
 800801c:	0018      	movs	r0, r3
 800801e:	f7f8 f873 	bl	8000108 <strlen>
 8008022:	0003      	movs	r3, r0
 8008024:	001a      	movs	r2, r3
 8008026:	4b5f      	ldr	r3, [pc, #380]	; (80081a4 <TestRun+0x734>)
 8008028:	18d2      	adds	r2, r2, r3
 800802a:	4b5c      	ldr	r3, [pc, #368]	; (800819c <TestRun+0x72c>)
 800802c:	0010      	movs	r0, r2
 800802e:	0019      	movs	r1, r3
 8008030:	2302      	movs	r3, #2
 8008032:	001a      	movs	r2, r3
 8008034:	f00b f9ba 	bl	80133ac <memcpy>
	strcat(DataString,simop);strcat(DataString,",");
 8008038:	4a5d      	ldr	r2, [pc, #372]	; (80081b0 <TestRun+0x740>)
 800803a:	4b5a      	ldr	r3, [pc, #360]	; (80081a4 <TestRun+0x734>)
 800803c:	0011      	movs	r1, r2
 800803e:	0018      	movs	r0, r3
 8008040:	f00a fff4 	bl	801302c <strcat>
 8008044:	4b57      	ldr	r3, [pc, #348]	; (80081a4 <TestRun+0x734>)
 8008046:	0018      	movs	r0, r3
 8008048:	f7f8 f85e 	bl	8000108 <strlen>
 800804c:	0003      	movs	r3, r0
 800804e:	001a      	movs	r2, r3
 8008050:	4b54      	ldr	r3, [pc, #336]	; (80081a4 <TestRun+0x734>)
 8008052:	18d2      	adds	r2, r2, r3
 8008054:	4b51      	ldr	r3, [pc, #324]	; (800819c <TestRun+0x72c>)
 8008056:	0010      	movs	r0, r2
 8008058:	0019      	movs	r1, r3
 800805a:	2302      	movs	r3, #2
 800805c:	001a      	movs	r2, r3
 800805e:	f00b f9a5 	bl	80133ac <memcpy>
 	strcat(DataString,StatusStrng);strcat(DataString,",");
 8008062:	4a54      	ldr	r2, [pc, #336]	; (80081b4 <TestRun+0x744>)
 8008064:	4b4f      	ldr	r3, [pc, #316]	; (80081a4 <TestRun+0x734>)
 8008066:	0011      	movs	r1, r2
 8008068:	0018      	movs	r0, r3
 800806a:	f00a ffdf 	bl	801302c <strcat>
 800806e:	4b4d      	ldr	r3, [pc, #308]	; (80081a4 <TestRun+0x734>)
 8008070:	0018      	movs	r0, r3
 8008072:	f7f8 f849 	bl	8000108 <strlen>
 8008076:	0003      	movs	r3, r0
 8008078:	001a      	movs	r2, r3
 800807a:	4b4a      	ldr	r3, [pc, #296]	; (80081a4 <TestRun+0x734>)
 800807c:	18d2      	adds	r2, r2, r3
 800807e:	4b47      	ldr	r3, [pc, #284]	; (800819c <TestRun+0x72c>)
 8008080:	0010      	movs	r0, r2
 8008082:	0019      	movs	r1, r3
 8008084:	2302      	movs	r3, #2
 8008086:	001a      	movs	r2, r3
 8008088:	f00b f990 	bl	80133ac <memcpy>
 	strcat(DataString,gsminfo);strcat(DataString,",");
 800808c:	4a4a      	ldr	r2, [pc, #296]	; (80081b8 <TestRun+0x748>)
 800808e:	4b45      	ldr	r3, [pc, #276]	; (80081a4 <TestRun+0x734>)
 8008090:	0011      	movs	r1, r2
 8008092:	0018      	movs	r0, r3
 8008094:	f00a ffca 	bl	801302c <strcat>
 8008098:	4b42      	ldr	r3, [pc, #264]	; (80081a4 <TestRun+0x734>)
 800809a:	0018      	movs	r0, r3
 800809c:	f7f8 f834 	bl	8000108 <strlen>
 80080a0:	0003      	movs	r3, r0
 80080a2:	001a      	movs	r2, r3
 80080a4:	4b3f      	ldr	r3, [pc, #252]	; (80081a4 <TestRun+0x734>)
 80080a6:	18d2      	adds	r2, r2, r3
 80080a8:	4b3c      	ldr	r3, [pc, #240]	; (800819c <TestRun+0x72c>)
 80080aa:	0010      	movs	r0, r2
 80080ac:	0019      	movs	r1, r3
 80080ae:	2302      	movs	r3, #2
 80080b0:	001a      	movs	r2, r3
 80080b2:	f00b f97b 	bl	80133ac <memcpy>
 	strcat(DataString,Dig_io);strcat(DataString,"\0");
 80080b6:	4a41      	ldr	r2, [pc, #260]	; (80081bc <TestRun+0x74c>)
 80080b8:	4b3a      	ldr	r3, [pc, #232]	; (80081a4 <TestRun+0x734>)
 80080ba:	0011      	movs	r1, r2
 80080bc:	0018      	movs	r0, r3
 80080be:	f00a ffb5 	bl	801302c <strcat>
 	// %%%%%%%%%%%%%%%%%%%%%%%%%Add Checksum %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

    sprintf(checksum, "%02x",nmea0183_checksum(DataString));
 80080c2:	4b38      	ldr	r3, [pc, #224]	; (80081a4 <TestRun+0x734>)
 80080c4:	0018      	movs	r0, r3
 80080c6:	f7fe f86b 	bl	80061a0 <nmea0183_checksum>
 80080ca:	0002      	movs	r2, r0
 80080cc:	493c      	ldr	r1, [pc, #240]	; (80081c0 <TestRun+0x750>)
 80080ce:	4b3d      	ldr	r3, [pc, #244]	; (80081c4 <TestRun+0x754>)
 80080d0:	0018      	movs	r0, r3
 80080d2:	f00a ff37 	bl	8012f44 <siprintf>
    strcat(DataString,"*\0");
 80080d6:	4b33      	ldr	r3, [pc, #204]	; (80081a4 <TestRun+0x734>)
 80080d8:	0018      	movs	r0, r3
 80080da:	f7f8 f815 	bl	8000108 <strlen>
 80080de:	0003      	movs	r3, r0
 80080e0:	001a      	movs	r2, r3
 80080e2:	4b30      	ldr	r3, [pc, #192]	; (80081a4 <TestRun+0x734>)
 80080e4:	18d2      	adds	r2, r2, r3
 80080e6:	4b38      	ldr	r3, [pc, #224]	; (80081c8 <TestRun+0x758>)
 80080e8:	0010      	movs	r0, r2
 80080ea:	0019      	movs	r1, r3
 80080ec:	2302      	movs	r3, #2
 80080ee:	001a      	movs	r2, r3
 80080f0:	f00b f95c 	bl	80133ac <memcpy>
    strcat(DataString,checksum);
 80080f4:	4a33      	ldr	r2, [pc, #204]	; (80081c4 <TestRun+0x754>)
 80080f6:	4b2b      	ldr	r3, [pc, #172]	; (80081a4 <TestRun+0x734>)
 80080f8:	0011      	movs	r1, r2
 80080fa:	0018      	movs	r0, r3
 80080fc:	f00a ff96 	bl	801302c <strcat>



    if (debug==1){
    }
    if(ServerConnected==1){
 8008100:	4b32      	ldr	r3, [pc, #200]	; (80081cc <TestRun+0x75c>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	2b01      	cmp	r3, #1
 8008106:	d11a      	bne.n	800813e <TestRun+0x6ce>
    	while(ReadQdata()>0){
 8008108:	e003      	b.n	8008112 <TestRun+0x6a2>
			//
    		ProcessTCPAll( ReadMDataS);
 800810a:	4b31      	ldr	r3, [pc, #196]	; (80081d0 <TestRun+0x760>)
 800810c:	0018      	movs	r0, r3
 800810e:	f7fc fa9b 	bl	8004648 <ProcessTCPAll>
    	while(ReadQdata()>0){
 8008112:	f7fd f8f1 	bl	80052f8 <ReadQdata>
 8008116:	1e03      	subs	r3, r0, #0
 8008118:	dcf7      	bgt.n	800810a <TestRun+0x69a>
    	}
    	// %%%%%%%%%%%%%%%%%%%%%%%%Send Protocall %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
    	int tcpsendT=tic();
 800811a:	f7fe fa91 	bl	8006640 <tic>
 800811e:	0003      	movs	r3, r0
 8008120:	603b      	str	r3, [r7, #0]

     	ProcessTCPAll(DataString);
 8008122:	4b20      	ldr	r3, [pc, #128]	; (80081a4 <TestRun+0x734>)
 8008124:	0018      	movs	r0, r3
 8008126:	f7fc fa8f 	bl	8004648 <ProcessTCPAll>
     	toc( tcpsendT,"_________________________While loop tcp send data");
 800812a:	4a2a      	ldr	r2, [pc, #168]	; (80081d4 <TestRun+0x764>)
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	0011      	movs	r1, r2
 8008130:	0018      	movs	r0, r3
 8008132:	f7fe fa8d 	bl	8006650 <toc>
     	RunCnt=0;
 8008136:	4b28      	ldr	r3, [pc, #160]	; (80081d8 <TestRun+0x768>)
 8008138:	2200      	movs	r2, #0
 800813a:	601a      	str	r2, [r3, #0]
 800813c:	e020      	b.n	8008180 <TestRun+0x710>
    }
    else{
    	if (debug==1){
 800813e:	4b27      	ldr	r3, [pc, #156]	; (80081dc <TestRun+0x76c>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	2b01      	cmp	r3, #1
 8008144:	d103      	bne.n	800814e <TestRun+0x6de>
    		Debug_Tx("No GSM Signal Saving Data to Memory----");
 8008146:	4b26      	ldr	r3, [pc, #152]	; (80081e0 <TestRun+0x770>)
 8008148:	0018      	movs	r0, r3
 800814a:	f000 f84f 	bl	80081ec <Debug_Tx>
    	}
    	WriteQdata((uint8_t*)DataString, strlen(DataString)+1);
 800814e:	4b15      	ldr	r3, [pc, #84]	; (80081a4 <TestRun+0x734>)
 8008150:	0018      	movs	r0, r3
 8008152:	f7f7 ffd9 	bl	8000108 <strlen>
 8008156:	0003      	movs	r3, r0
 8008158:	b29b      	uxth	r3, r3
 800815a:	3301      	adds	r3, #1
 800815c:	b29a      	uxth	r2, r3
 800815e:	4b11      	ldr	r3, [pc, #68]	; (80081a4 <TestRun+0x734>)
 8008160:	0011      	movs	r1, r2
 8008162:	0018      	movs	r0, r3
 8008164:	f7fd f890 	bl	8005288 <WriteQdata>
    	RunCnt++;
 8008168:	4b1b      	ldr	r3, [pc, #108]	; (80081d8 <TestRun+0x768>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	1c5a      	adds	r2, r3, #1
 800816e:	4b1a      	ldr	r3, [pc, #104]	; (80081d8 <TestRun+0x768>)
 8008170:	601a      	str	r2, [r3, #0]
    	if(RunCnt>10){
 8008172:	4b19      	ldr	r3, [pc, #100]	; (80081d8 <TestRun+0x768>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	2b0a      	cmp	r3, #10
 8008178:	dd02      	ble.n	8008180 <TestRun+0x710>
    		//InitGSM();
    		RunCnt=0;
 800817a:	4b17      	ldr	r3, [pc, #92]	; (80081d8 <TestRun+0x768>)
 800817c:	2200      	movs	r2, #0
 800817e:	601a      	str	r2, [r3, #0]
		HAL_Delay(10);
		timedWork();

	}
	*/
	TimeCount=tic();
 8008180:	f7fe fa5e 	bl	8006640 <tic>
 8008184:	0002      	movs	r2, r0
 8008186:	4b17      	ldr	r3, [pc, #92]	; (80081e4 <TestRun+0x774>)
 8008188:	601a      	str	r2, [r3, #0]

 	//ProcessTCPAll(TracIP,"6055", DataString);
 	//ProcessTCPAll("34.74.249.18","300", DataString);
 	//ProcessTCPAll("34.74.249.18","300", DataString, "taisysnet");

 	seqNo=seqNo+1;
 800818a:	4b17      	ldr	r3, [pc, #92]	; (80081e8 <TestRun+0x778>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	1c5a      	adds	r2, r3, #1
 8008190:	4b15      	ldr	r3, [pc, #84]	; (80081e8 <TestRun+0x778>)
 8008192:	601a      	str	r2, [r3, #0]


}
 8008194:	46c0      	nop			; (mov r8, r8)
 8008196:	46bd      	mov	sp, r7
 8008198:	b002      	add	sp, #8
 800819a:	bd80      	pop	{r7, pc}
 800819c:	08016c40 	.word	0x08016c40
 80081a0:	20000428 	.word	0x20000428
 80081a4:	200002e4 	.word	0x200002e4
 80081a8:	20000414 	.word	0x20000414
 80081ac:	20003d88 	.word	0x20003d88
 80081b0:	20000524 	.word	0x20000524
 80081b4:	20003ec4 	.word	0x20003ec4
 80081b8:	200016dc 	.word	0x200016dc
 80081bc:	20003e1c 	.word	0x20003e1c
 80081c0:	0801824c 	.word	0x0801824c
 80081c4:	20003f04 	.word	0x20003f04
 80081c8:	08018258 	.word	0x08018258
 80081cc:	20001814 	.word	0x20001814
 80081d0:	20002918 	.word	0x20002918
 80081d4:	0801825c 	.word	0x0801825c
 80081d8:	20000544 	.word	0x20000544
 80081dc:	2000000c 	.word	0x2000000c
 80081e0:	08018290 	.word	0x08018290
 80081e4:	20000540 	.word	0x20000540
 80081e8:	20000410 	.word	0x20000410

080081ec <Debug_Tx>:




static void Debug_Tx(char _out[]){
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b084      	sub	sp, #16
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]

	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80081f4:	4b0e      	ldr	r3, [pc, #56]	; (8008230 <Debug_Tx+0x44>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	220c      	movs	r2, #12
 80081fa:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	0018      	movs	r0, r3
 8008200:	f7f7 ff82 	bl	8000108 <strlen>
 8008204:	0003      	movs	r3, r0
 8008206:	b29a      	uxth	r2, r3
 8008208:	4b0a      	ldr	r3, [pc, #40]	; (8008234 <Debug_Tx+0x48>)
 800820a:	6879      	ldr	r1, [r7, #4]
 800820c:	4808      	ldr	r0, [pc, #32]	; (8008230 <Debug_Tx+0x44>)
 800820e:	f004 ffad 	bl	800d16c <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8008212:	210c      	movs	r1, #12
 8008214:	187b      	adds	r3, r7, r1
 8008216:	4a08      	ldr	r2, [pc, #32]	; (8008238 <Debug_Tx+0x4c>)
 8008218:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 800821a:	1879      	adds	r1, r7, r1
 800821c:	4804      	ldr	r0, [pc, #16]	; (8008230 <Debug_Tx+0x44>)
 800821e:	230a      	movs	r3, #10
 8008220:	2202      	movs	r2, #2
 8008222:	f004 ffa3 	bl	800d16c <HAL_UART_Transmit>


}
 8008226:	46c0      	nop			; (mov r8, r8)
 8008228:	46bd      	mov	sp, r7
 800822a:	b004      	add	sp, #16
 800822c:	bd80      	pop	{r7, pc}
 800822e:	46c0      	nop			; (mov r8, r8)
 8008230:	20000834 	.word	0x20000834
 8008234:	00001388 	.word	0x00001388
 8008238:	00000a0d 	.word	0x00000a0d

0800823c <Debug_Rx>:


static char* Debug_Rx(){
 800823c:	b580      	push	{r7, lr}
 800823e:	af00      	add	r7, sp, #0

	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8008240:	4b07      	ldr	r3, [pc, #28]	; (8008260 <Debug_Rx+0x24>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	220c      	movs	r2, #12
 8008246:	621a      	str	r2, [r3, #32]
	HAL_UART_Receive(&huart3, (uint8_t *)inn, 1000, 300);
 8008248:	2396      	movs	r3, #150	; 0x96
 800824a:	005b      	lsls	r3, r3, #1
 800824c:	22fa      	movs	r2, #250	; 0xfa
 800824e:	0092      	lsls	r2, r2, #2
 8008250:	4904      	ldr	r1, [pc, #16]	; (8008264 <Debug_Rx+0x28>)
 8008252:	4803      	ldr	r0, [pc, #12]	; (8008260 <Debug_Rx+0x24>)
 8008254:	f005 f826 	bl	800d2a4 <HAL_UART_Receive>
	return(inn);
 8008258:	4b02      	ldr	r3, [pc, #8]	; (8008264 <Debug_Rx+0x28>)

}
 800825a:	0018      	movs	r0, r3
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}
 8008260:	20000834 	.word	0x20000834
 8008264:	2000043c 	.word	0x2000043c

08008268 <GSM_Tx>:




static void GSM_Tx(const char _out[]){
 8008268:	b580      	push	{r7, lr}
 800826a:	b082      	sub	sp, #8
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
	 __HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8008270:	4b09      	ldr	r3, [pc, #36]	; (8008298 <GSM_Tx+0x30>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	220c      	movs	r2, #12
 8008276:	621a      	str	r2, [r3, #32]
		HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 300);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	0018      	movs	r0, r3
 800827c:	f7f7 ff44 	bl	8000108 <strlen>
 8008280:	0003      	movs	r3, r0
 8008282:	b29a      	uxth	r2, r3
 8008284:	2396      	movs	r3, #150	; 0x96
 8008286:	005b      	lsls	r3, r3, #1
 8008288:	6879      	ldr	r1, [r7, #4]
 800828a:	4803      	ldr	r0, [pc, #12]	; (8008298 <GSM_Tx+0x30>)
 800828c:	f004 ff6e 	bl	800d16c <HAL_UART_Transmit>
	//memset(_out,0,strlen(_out));
}
 8008290:	46c0      	nop			; (mov r8, r8)
 8008292:	46bd      	mov	sp, r7
 8008294:	b002      	add	sp, #8
 8008296:	bd80      	pop	{r7, pc}
 8008298:	2000070c 	.word	0x2000070c

0800829c <GSM_TxL>:

static void GSM_TxL(const char _out[]){
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]

	  __HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80082a4:	4b09      	ldr	r3, [pc, #36]	; (80082cc <GSM_TxL+0x30>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	220c      	movs	r2, #12
 80082aa:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 5000);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	0018      	movs	r0, r3
 80082b0:	f7f7 ff2a 	bl	8000108 <strlen>
 80082b4:	0003      	movs	r3, r0
 80082b6:	b29a      	uxth	r2, r3
 80082b8:	4b05      	ldr	r3, [pc, #20]	; (80082d0 <GSM_TxL+0x34>)
 80082ba:	6879      	ldr	r1, [r7, #4]
 80082bc:	4803      	ldr	r0, [pc, #12]	; (80082cc <GSM_TxL+0x30>)
 80082be:	f004 ff55 	bl	800d16c <HAL_UART_Transmit>
	//memset(_out,0,strlen(_out));
}
 80082c2:	46c0      	nop			; (mov r8, r8)
 80082c4:	46bd      	mov	sp, r7
 80082c6:	b002      	add	sp, #8
 80082c8:	bd80      	pop	{r7, pc}
 80082ca:	46c0      	nop			; (mov r8, r8)
 80082cc:	2000070c 	.word	0x2000070c
 80082d0:	00001388 	.word	0x00001388

080082d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80082d8:	b672      	cpsid	i
}
 80082da:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80082dc:	e7fe      	b.n	80082dc <Error_Handler+0x8>
	...

080082e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b082      	sub	sp, #8
 80082e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80082e6:	4b15      	ldr	r3, [pc, #84]	; (800833c <HAL_MspInit+0x5c>)
 80082e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80082ea:	4b14      	ldr	r3, [pc, #80]	; (800833c <HAL_MspInit+0x5c>)
 80082ec:	2101      	movs	r1, #1
 80082ee:	430a      	orrs	r2, r1
 80082f0:	641a      	str	r2, [r3, #64]	; 0x40
 80082f2:	4b12      	ldr	r3, [pc, #72]	; (800833c <HAL_MspInit+0x5c>)
 80082f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082f6:	2201      	movs	r2, #1
 80082f8:	4013      	ands	r3, r2
 80082fa:	607b      	str	r3, [r7, #4]
 80082fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80082fe:	4b0f      	ldr	r3, [pc, #60]	; (800833c <HAL_MspInit+0x5c>)
 8008300:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008302:	4b0e      	ldr	r3, [pc, #56]	; (800833c <HAL_MspInit+0x5c>)
 8008304:	2180      	movs	r1, #128	; 0x80
 8008306:	0549      	lsls	r1, r1, #21
 8008308:	430a      	orrs	r2, r1
 800830a:	63da      	str	r2, [r3, #60]	; 0x3c
 800830c:	4b0b      	ldr	r3, [pc, #44]	; (800833c <HAL_MspInit+0x5c>)
 800830e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008310:	2380      	movs	r3, #128	; 0x80
 8008312:	055b      	lsls	r3, r3, #21
 8008314:	4013      	ands	r3, r2
 8008316:	603b      	str	r3, [r7, #0]
 8008318:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800831a:	2302      	movs	r3, #2
 800831c:	425b      	negs	r3, r3
 800831e:	2200      	movs	r2, #0
 8008320:	2103      	movs	r1, #3
 8008322:	0018      	movs	r0, r3
 8008324:	f001 fc5a 	bl	8009bdc <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8008328:	23c0      	movs	r3, #192	; 0xc0
 800832a:	00db      	lsls	r3, r3, #3
 800832c:	0018      	movs	r0, r3
 800832e:	f000 fd35 	bl	8008d9c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008332:	46c0      	nop			; (mov r8, r8)
 8008334:	46bd      	mov	sp, r7
 8008336:	b002      	add	sp, #8
 8008338:	bd80      	pop	{r7, pc}
 800833a:	46c0      	nop			; (mov r8, r8)
 800833c:	40021000 	.word	0x40021000

08008340 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8008340:	b590      	push	{r4, r7, lr}
 8008342:	b08b      	sub	sp, #44	; 0x2c
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008348:	2414      	movs	r4, #20
 800834a:	193b      	adds	r3, r7, r4
 800834c:	0018      	movs	r0, r3
 800834e:	2314      	movs	r3, #20
 8008350:	001a      	movs	r2, r3
 8008352:	2100      	movs	r1, #0
 8008354:	f00a fe62 	bl	801301c <memset>
  if(hadc->Instance==ADC1)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a3b      	ldr	r2, [pc, #236]	; (800844c <HAL_ADC_MspInit+0x10c>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d16f      	bne.n	8008442 <HAL_ADC_MspInit+0x102>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8008362:	4b3b      	ldr	r3, [pc, #236]	; (8008450 <HAL_ADC_MspInit+0x110>)
 8008364:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008366:	4b3a      	ldr	r3, [pc, #232]	; (8008450 <HAL_ADC_MspInit+0x110>)
 8008368:	2180      	movs	r1, #128	; 0x80
 800836a:	0349      	lsls	r1, r1, #13
 800836c:	430a      	orrs	r2, r1
 800836e:	641a      	str	r2, [r3, #64]	; 0x40
 8008370:	4b37      	ldr	r3, [pc, #220]	; (8008450 <HAL_ADC_MspInit+0x110>)
 8008372:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008374:	2380      	movs	r3, #128	; 0x80
 8008376:	035b      	lsls	r3, r3, #13
 8008378:	4013      	ands	r3, r2
 800837a:	613b      	str	r3, [r7, #16]
 800837c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800837e:	4b34      	ldr	r3, [pc, #208]	; (8008450 <HAL_ADC_MspInit+0x110>)
 8008380:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008382:	4b33      	ldr	r3, [pc, #204]	; (8008450 <HAL_ADC_MspInit+0x110>)
 8008384:	2101      	movs	r1, #1
 8008386:	430a      	orrs	r2, r1
 8008388:	635a      	str	r2, [r3, #52]	; 0x34
 800838a:	4b31      	ldr	r3, [pc, #196]	; (8008450 <HAL_ADC_MspInit+0x110>)
 800838c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800838e:	2201      	movs	r2, #1
 8008390:	4013      	ands	r3, r2
 8008392:	60fb      	str	r3, [r7, #12]
 8008394:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008396:	4b2e      	ldr	r3, [pc, #184]	; (8008450 <HAL_ADC_MspInit+0x110>)
 8008398:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800839a:	4b2d      	ldr	r3, [pc, #180]	; (8008450 <HAL_ADC_MspInit+0x110>)
 800839c:	2102      	movs	r1, #2
 800839e:	430a      	orrs	r2, r1
 80083a0:	635a      	str	r2, [r3, #52]	; 0x34
 80083a2:	4b2b      	ldr	r3, [pc, #172]	; (8008450 <HAL_ADC_MspInit+0x110>)
 80083a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083a6:	2202      	movs	r2, #2
 80083a8:	4013      	ands	r3, r2
 80083aa:	60bb      	str	r3, [r7, #8]
 80083ac:	68bb      	ldr	r3, [r7, #8]
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PB1     ------> ADC1_IN9
    PB10     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AI_ADC1_Pin|AI_ADC2_Pin;
 80083ae:	193b      	adds	r3, r7, r4
 80083b0:	2203      	movs	r2, #3
 80083b2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80083b4:	193b      	adds	r3, r7, r4
 80083b6:	2203      	movs	r2, #3
 80083b8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083ba:	193b      	adds	r3, r7, r4
 80083bc:	2200      	movs	r2, #0
 80083be:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80083c0:	193a      	adds	r2, r7, r4
 80083c2:	23a0      	movs	r3, #160	; 0xa0
 80083c4:	05db      	lsls	r3, r3, #23
 80083c6:	0011      	movs	r1, r2
 80083c8:	0018      	movs	r0, r3
 80083ca:	f001 ffa1 	bl	800a310 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = EXT_B_SENSE_Pin|INT_B_SENSE_Pin;
 80083ce:	193b      	adds	r3, r7, r4
 80083d0:	4a20      	ldr	r2, [pc, #128]	; (8008454 <HAL_ADC_MspInit+0x114>)
 80083d2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80083d4:	193b      	adds	r3, r7, r4
 80083d6:	2203      	movs	r2, #3
 80083d8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083da:	193b      	adds	r3, r7, r4
 80083dc:	2200      	movs	r2, #0
 80083de:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80083e0:	193b      	adds	r3, r7, r4
 80083e2:	4a1d      	ldr	r2, [pc, #116]	; (8008458 <HAL_ADC_MspInit+0x118>)
 80083e4:	0019      	movs	r1, r3
 80083e6:	0010      	movs	r0, r2
 80083e8:	f001 ff92 	bl	800a310 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80083ec:	4b1b      	ldr	r3, [pc, #108]	; (800845c <HAL_ADC_MspInit+0x11c>)
 80083ee:	4a1c      	ldr	r2, [pc, #112]	; (8008460 <HAL_ADC_MspInit+0x120>)
 80083f0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80083f2:	4b1a      	ldr	r3, [pc, #104]	; (800845c <HAL_ADC_MspInit+0x11c>)
 80083f4:	2205      	movs	r2, #5
 80083f6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80083f8:	4b18      	ldr	r3, [pc, #96]	; (800845c <HAL_ADC_MspInit+0x11c>)
 80083fa:	2200      	movs	r2, #0
 80083fc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80083fe:	4b17      	ldr	r3, [pc, #92]	; (800845c <HAL_ADC_MspInit+0x11c>)
 8008400:	2200      	movs	r2, #0
 8008402:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8008404:	4b15      	ldr	r3, [pc, #84]	; (800845c <HAL_ADC_MspInit+0x11c>)
 8008406:	2280      	movs	r2, #128	; 0x80
 8008408:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800840a:	4b14      	ldr	r3, [pc, #80]	; (800845c <HAL_ADC_MspInit+0x11c>)
 800840c:	2280      	movs	r2, #128	; 0x80
 800840e:	0092      	lsls	r2, r2, #2
 8008410:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8008412:	4b12      	ldr	r3, [pc, #72]	; (800845c <HAL_ADC_MspInit+0x11c>)
 8008414:	2280      	movs	r2, #128	; 0x80
 8008416:	0112      	lsls	r2, r2, #4
 8008418:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800841a:	4b10      	ldr	r3, [pc, #64]	; (800845c <HAL_ADC_MspInit+0x11c>)
 800841c:	2220      	movs	r2, #32
 800841e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8008420:	4b0e      	ldr	r3, [pc, #56]	; (800845c <HAL_ADC_MspInit+0x11c>)
 8008422:	2200      	movs	r2, #0
 8008424:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8008426:	4b0d      	ldr	r3, [pc, #52]	; (800845c <HAL_ADC_MspInit+0x11c>)
 8008428:	0018      	movs	r0, r3
 800842a:	f001 fbfd 	bl	8009c28 <HAL_DMA_Init>
 800842e:	1e03      	subs	r3, r0, #0
 8008430:	d001      	beq.n	8008436 <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8008432:	f7ff ff4f 	bl	80082d4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4a08      	ldr	r2, [pc, #32]	; (800845c <HAL_ADC_MspInit+0x11c>)
 800843a:	651a      	str	r2, [r3, #80]	; 0x50
 800843c:	4b07      	ldr	r3, [pc, #28]	; (800845c <HAL_ADC_MspInit+0x11c>)
 800843e:	687a      	ldr	r2, [r7, #4]
 8008440:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8008442:	46c0      	nop			; (mov r8, r8)
 8008444:	46bd      	mov	sp, r7
 8008446:	b00b      	add	sp, #44	; 0x2c
 8008448:	bd90      	pop	{r4, r7, pc}
 800844a:	46c0      	nop			; (mov r8, r8)
 800844c:	40012400 	.word	0x40012400
 8008450:	40021000 	.word	0x40021000
 8008454:	00000402 	.word	0x00000402
 8008458:	50000400 	.word	0x50000400
 800845c:	200005ac 	.word	0x200005ac
 8008460:	40020008 	.word	0x40020008

08008464 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8008464:	b590      	push	{r4, r7, lr}
 8008466:	b091      	sub	sp, #68	; 0x44
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800846c:	232c      	movs	r3, #44	; 0x2c
 800846e:	18fb      	adds	r3, r7, r3
 8008470:	0018      	movs	r0, r3
 8008472:	2314      	movs	r3, #20
 8008474:	001a      	movs	r2, r3
 8008476:	2100      	movs	r1, #0
 8008478:	f00a fdd0 	bl	801301c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800847c:	2410      	movs	r4, #16
 800847e:	193b      	adds	r3, r7, r4
 8008480:	0018      	movs	r0, r3
 8008482:	231c      	movs	r3, #28
 8008484:	001a      	movs	r2, r3
 8008486:	2100      	movs	r1, #0
 8008488:	f00a fdc8 	bl	801301c <memset>
  if(hi2c->Instance==I2C1)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a22      	ldr	r2, [pc, #136]	; (800851c <HAL_I2C_MspInit+0xb8>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d13d      	bne.n	8008512 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8008496:	193b      	adds	r3, r7, r4
 8008498:	2220      	movs	r2, #32
 800849a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800849c:	193b      	adds	r3, r7, r4
 800849e:	2200      	movs	r2, #0
 80084a0:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80084a2:	193b      	adds	r3, r7, r4
 80084a4:	0018      	movs	r0, r3
 80084a6:	f003 fc89 	bl	800bdbc <HAL_RCCEx_PeriphCLKConfig>
 80084aa:	1e03      	subs	r3, r0, #0
 80084ac:	d001      	beq.n	80084b2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80084ae:	f7ff ff11 	bl	80082d4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80084b2:	4b1b      	ldr	r3, [pc, #108]	; (8008520 <HAL_I2C_MspInit+0xbc>)
 80084b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80084b6:	4b1a      	ldr	r3, [pc, #104]	; (8008520 <HAL_I2C_MspInit+0xbc>)
 80084b8:	2102      	movs	r1, #2
 80084ba:	430a      	orrs	r2, r1
 80084bc:	635a      	str	r2, [r3, #52]	; 0x34
 80084be:	4b18      	ldr	r3, [pc, #96]	; (8008520 <HAL_I2C_MspInit+0xbc>)
 80084c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084c2:	2202      	movs	r2, #2
 80084c4:	4013      	ands	r3, r2
 80084c6:	60fb      	str	r3, [r7, #12]
 80084c8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 80084ca:	212c      	movs	r1, #44	; 0x2c
 80084cc:	187b      	adds	r3, r7, r1
 80084ce:	22c0      	movs	r2, #192	; 0xc0
 80084d0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80084d2:	187b      	adds	r3, r7, r1
 80084d4:	2212      	movs	r2, #18
 80084d6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80084d8:	187b      	adds	r3, r7, r1
 80084da:	2201      	movs	r2, #1
 80084dc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80084de:	187b      	adds	r3, r7, r1
 80084e0:	2200      	movs	r2, #0
 80084e2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80084e4:	187b      	adds	r3, r7, r1
 80084e6:	2206      	movs	r2, #6
 80084e8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80084ea:	187b      	adds	r3, r7, r1
 80084ec:	4a0d      	ldr	r2, [pc, #52]	; (8008524 <HAL_I2C_MspInit+0xc0>)
 80084ee:	0019      	movs	r1, r3
 80084f0:	0010      	movs	r0, r2
 80084f2:	f001 ff0d 	bl	800a310 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80084f6:	4b0a      	ldr	r3, [pc, #40]	; (8008520 <HAL_I2C_MspInit+0xbc>)
 80084f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80084fa:	4b09      	ldr	r3, [pc, #36]	; (8008520 <HAL_I2C_MspInit+0xbc>)
 80084fc:	2180      	movs	r1, #128	; 0x80
 80084fe:	0389      	lsls	r1, r1, #14
 8008500:	430a      	orrs	r2, r1
 8008502:	63da      	str	r2, [r3, #60]	; 0x3c
 8008504:	4b06      	ldr	r3, [pc, #24]	; (8008520 <HAL_I2C_MspInit+0xbc>)
 8008506:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008508:	2380      	movs	r3, #128	; 0x80
 800850a:	039b      	lsls	r3, r3, #14
 800850c:	4013      	ands	r3, r2
 800850e:	60bb      	str	r3, [r7, #8]
 8008510:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8008512:	46c0      	nop			; (mov r8, r8)
 8008514:	46bd      	mov	sp, r7
 8008516:	b011      	add	sp, #68	; 0x44
 8008518:	bd90      	pop	{r4, r7, pc}
 800851a:	46c0      	nop			; (mov r8, r8)
 800851c:	40005400 	.word	0x40005400
 8008520:	40021000 	.word	0x40021000
 8008524:	50000400 	.word	0x50000400

08008528 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8008528:	b590      	push	{r4, r7, lr}
 800852a:	b08b      	sub	sp, #44	; 0x2c
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008530:	2414      	movs	r4, #20
 8008532:	193b      	adds	r3, r7, r4
 8008534:	0018      	movs	r0, r3
 8008536:	2314      	movs	r3, #20
 8008538:	001a      	movs	r2, r3
 800853a:	2100      	movs	r1, #0
 800853c:	f00a fd6e 	bl	801301c <memset>
  if(hspi->Instance==SPI1)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a1b      	ldr	r2, [pc, #108]	; (80085b4 <HAL_SPI_MspInit+0x8c>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d130      	bne.n	80085ac <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800854a:	4b1b      	ldr	r3, [pc, #108]	; (80085b8 <HAL_SPI_MspInit+0x90>)
 800854c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800854e:	4b1a      	ldr	r3, [pc, #104]	; (80085b8 <HAL_SPI_MspInit+0x90>)
 8008550:	2180      	movs	r1, #128	; 0x80
 8008552:	0149      	lsls	r1, r1, #5
 8008554:	430a      	orrs	r2, r1
 8008556:	641a      	str	r2, [r3, #64]	; 0x40
 8008558:	4b17      	ldr	r3, [pc, #92]	; (80085b8 <HAL_SPI_MspInit+0x90>)
 800855a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800855c:	2380      	movs	r3, #128	; 0x80
 800855e:	015b      	lsls	r3, r3, #5
 8008560:	4013      	ands	r3, r2
 8008562:	613b      	str	r3, [r7, #16]
 8008564:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008566:	4b14      	ldr	r3, [pc, #80]	; (80085b8 <HAL_SPI_MspInit+0x90>)
 8008568:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800856a:	4b13      	ldr	r3, [pc, #76]	; (80085b8 <HAL_SPI_MspInit+0x90>)
 800856c:	2101      	movs	r1, #1
 800856e:	430a      	orrs	r2, r1
 8008570:	635a      	str	r2, [r3, #52]	; 0x34
 8008572:	4b11      	ldr	r3, [pc, #68]	; (80085b8 <HAL_SPI_MspInit+0x90>)
 8008574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008576:	2201      	movs	r2, #1
 8008578:	4013      	ands	r3, r2
 800857a:	60fb      	str	r3, [r7, #12]
 800857c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI_CLK_Pin|SPI_MISO_Pin|SPI_MOSI_Pin;
 800857e:	0021      	movs	r1, r4
 8008580:	187b      	adds	r3, r7, r1
 8008582:	22e0      	movs	r2, #224	; 0xe0
 8008584:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008586:	187b      	adds	r3, r7, r1
 8008588:	2202      	movs	r2, #2
 800858a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800858c:	187b      	adds	r3, r7, r1
 800858e:	2200      	movs	r2, #0
 8008590:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008592:	187b      	adds	r3, r7, r1
 8008594:	2200      	movs	r2, #0
 8008596:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8008598:	187b      	adds	r3, r7, r1
 800859a:	2200      	movs	r2, #0
 800859c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800859e:	187a      	adds	r2, r7, r1
 80085a0:	23a0      	movs	r3, #160	; 0xa0
 80085a2:	05db      	lsls	r3, r3, #23
 80085a4:	0011      	movs	r1, r2
 80085a6:	0018      	movs	r0, r3
 80085a8:	f001 feb2 	bl	800a310 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80085ac:	46c0      	nop			; (mov r8, r8)
 80085ae:	46bd      	mov	sp, r7
 80085b0:	b00b      	add	sp, #44	; 0x2c
 80085b2:	bd90      	pop	{r4, r7, pc}
 80085b4:	40013000 	.word	0x40013000
 80085b8:	40021000 	.word	0x40021000

080085bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b084      	sub	sp, #16
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4a0d      	ldr	r2, [pc, #52]	; (8008600 <HAL_TIM_Base_MspInit+0x44>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d113      	bne.n	80085f6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80085ce:	4b0d      	ldr	r3, [pc, #52]	; (8008604 <HAL_TIM_Base_MspInit+0x48>)
 80085d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80085d2:	4b0c      	ldr	r3, [pc, #48]	; (8008604 <HAL_TIM_Base_MspInit+0x48>)
 80085d4:	2110      	movs	r1, #16
 80085d6:	430a      	orrs	r2, r1
 80085d8:	63da      	str	r2, [r3, #60]	; 0x3c
 80085da:	4b0a      	ldr	r3, [pc, #40]	; (8008604 <HAL_TIM_Base_MspInit+0x48>)
 80085dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085de:	2210      	movs	r2, #16
 80085e0:	4013      	ands	r3, r2
 80085e2:	60fb      	str	r3, [r7, #12]
 80085e4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 3, 0);
 80085e6:	2200      	movs	r2, #0
 80085e8:	2103      	movs	r1, #3
 80085ea:	2011      	movs	r0, #17
 80085ec:	f001 faf6 	bl	8009bdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80085f0:	2011      	movs	r0, #17
 80085f2:	f001 fb08 	bl	8009c06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80085f6:	46c0      	nop			; (mov r8, r8)
 80085f8:	46bd      	mov	sp, r7
 80085fa:	b004      	add	sp, #16
 80085fc:	bd80      	pop	{r7, pc}
 80085fe:	46c0      	nop			; (mov r8, r8)
 8008600:	40001000 	.word	0x40001000
 8008604:	40021000 	.word	0x40021000

08008608 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008608:	b590      	push	{r4, r7, lr}
 800860a:	b095      	sub	sp, #84	; 0x54
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008610:	233c      	movs	r3, #60	; 0x3c
 8008612:	18fb      	adds	r3, r7, r3
 8008614:	0018      	movs	r0, r3
 8008616:	2314      	movs	r3, #20
 8008618:	001a      	movs	r2, r3
 800861a:	2100      	movs	r1, #0
 800861c:	f00a fcfe 	bl	801301c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008620:	2420      	movs	r4, #32
 8008622:	193b      	adds	r3, r7, r4
 8008624:	0018      	movs	r0, r3
 8008626:	231c      	movs	r3, #28
 8008628:	001a      	movs	r2, r3
 800862a:	2100      	movs	r1, #0
 800862c:	f00a fcf6 	bl	801301c <memset>
  if(huart->Instance==USART1)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4aab      	ldr	r2, [pc, #684]	; (80088e4 <HAL_UART_MspInit+0x2dc>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d172      	bne.n	8008720 <HAL_UART_MspInit+0x118>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800863a:	193b      	adds	r3, r7, r4
 800863c:	2201      	movs	r2, #1
 800863e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8008640:	193b      	adds	r3, r7, r4
 8008642:	2200      	movs	r2, #0
 8008644:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008646:	193b      	adds	r3, r7, r4
 8008648:	0018      	movs	r0, r3
 800864a:	f003 fbb7 	bl	800bdbc <HAL_RCCEx_PeriphCLKConfig>
 800864e:	1e03      	subs	r3, r0, #0
 8008650:	d001      	beq.n	8008656 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8008652:	f7ff fe3f 	bl	80082d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008656:	4ba4      	ldr	r3, [pc, #656]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 8008658:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800865a:	4ba3      	ldr	r3, [pc, #652]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 800865c:	2180      	movs	r1, #128	; 0x80
 800865e:	01c9      	lsls	r1, r1, #7
 8008660:	430a      	orrs	r2, r1
 8008662:	641a      	str	r2, [r3, #64]	; 0x40
 8008664:	4ba0      	ldr	r3, [pc, #640]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 8008666:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008668:	2380      	movs	r3, #128	; 0x80
 800866a:	01db      	lsls	r3, r3, #7
 800866c:	4013      	ands	r3, r2
 800866e:	61fb      	str	r3, [r7, #28]
 8008670:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008672:	4b9d      	ldr	r3, [pc, #628]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 8008674:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008676:	4b9c      	ldr	r3, [pc, #624]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 8008678:	2101      	movs	r1, #1
 800867a:	430a      	orrs	r2, r1
 800867c:	635a      	str	r2, [r3, #52]	; 0x34
 800867e:	4b9a      	ldr	r3, [pc, #616]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 8008680:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008682:	2201      	movs	r2, #1
 8008684:	4013      	ands	r3, r2
 8008686:	61bb      	str	r3, [r7, #24]
 8008688:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = mcu_TXD_GSM_Pin|mcu_RXD_GSM_Pin;
 800868a:	213c      	movs	r1, #60	; 0x3c
 800868c:	187b      	adds	r3, r7, r1
 800868e:	22c0      	movs	r2, #192	; 0xc0
 8008690:	00d2      	lsls	r2, r2, #3
 8008692:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008694:	187b      	adds	r3, r7, r1
 8008696:	2202      	movs	r2, #2
 8008698:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800869a:	187b      	adds	r3, r7, r1
 800869c:	2200      	movs	r2, #0
 800869e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80086a0:	187b      	adds	r3, r7, r1
 80086a2:	2200      	movs	r2, #0
 80086a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80086a6:	187b      	adds	r3, r7, r1
 80086a8:	2201      	movs	r2, #1
 80086aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80086ac:	187a      	adds	r2, r7, r1
 80086ae:	23a0      	movs	r3, #160	; 0xa0
 80086b0:	05db      	lsls	r3, r3, #23
 80086b2:	0011      	movs	r1, r2
 80086b4:	0018      	movs	r0, r3
 80086b6:	f001 fe2b 	bl	800a310 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel2;
 80086ba:	4b8c      	ldr	r3, [pc, #560]	; (80088ec <HAL_UART_MspInit+0x2e4>)
 80086bc:	4a8c      	ldr	r2, [pc, #560]	; (80088f0 <HAL_UART_MspInit+0x2e8>)
 80086be:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80086c0:	4b8a      	ldr	r3, [pc, #552]	; (80088ec <HAL_UART_MspInit+0x2e4>)
 80086c2:	2232      	movs	r2, #50	; 0x32
 80086c4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80086c6:	4b89      	ldr	r3, [pc, #548]	; (80088ec <HAL_UART_MspInit+0x2e4>)
 80086c8:	2200      	movs	r2, #0
 80086ca:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80086cc:	4b87      	ldr	r3, [pc, #540]	; (80088ec <HAL_UART_MspInit+0x2e4>)
 80086ce:	2200      	movs	r2, #0
 80086d0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80086d2:	4b86      	ldr	r3, [pc, #536]	; (80088ec <HAL_UART_MspInit+0x2e4>)
 80086d4:	2280      	movs	r2, #128	; 0x80
 80086d6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80086d8:	4b84      	ldr	r3, [pc, #528]	; (80088ec <HAL_UART_MspInit+0x2e4>)
 80086da:	2200      	movs	r2, #0
 80086dc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80086de:	4b83      	ldr	r3, [pc, #524]	; (80088ec <HAL_UART_MspInit+0x2e4>)
 80086e0:	2200      	movs	r2, #0
 80086e2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80086e4:	4b81      	ldr	r3, [pc, #516]	; (80088ec <HAL_UART_MspInit+0x2e4>)
 80086e6:	2200      	movs	r2, #0
 80086e8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80086ea:	4b80      	ldr	r3, [pc, #512]	; (80088ec <HAL_UART_MspInit+0x2e4>)
 80086ec:	2200      	movs	r2, #0
 80086ee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80086f0:	4b7e      	ldr	r3, [pc, #504]	; (80088ec <HAL_UART_MspInit+0x2e4>)
 80086f2:	0018      	movs	r0, r3
 80086f4:	f001 fa98 	bl	8009c28 <HAL_DMA_Init>
 80086f8:	1e03      	subs	r3, r0, #0
 80086fa:	d001      	beq.n	8008700 <HAL_UART_MspInit+0xf8>
    {
      Error_Handler();
 80086fc:	f7ff fdea 	bl	80082d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2180      	movs	r1, #128	; 0x80
 8008704:	4a79      	ldr	r2, [pc, #484]	; (80088ec <HAL_UART_MspInit+0x2e4>)
 8008706:	505a      	str	r2, [r3, r1]
 8008708:	4b78      	ldr	r3, [pc, #480]	; (80088ec <HAL_UART_MspInit+0x2e4>)
 800870a:	687a      	ldr	r2, [r7, #4]
 800870c:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 800870e:	2200      	movs	r2, #0
 8008710:	2103      	movs	r1, #3
 8008712:	201b      	movs	r0, #27
 8008714:	f001 fa62 	bl	8009bdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8008718:	201b      	movs	r0, #27
 800871a:	f001 fa74 	bl	8009c06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800871e:	e0dd      	b.n	80088dc <HAL_UART_MspInit+0x2d4>
  else if(huart->Instance==USART2)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4a73      	ldr	r2, [pc, #460]	; (80088f4 <HAL_UART_MspInit+0x2ec>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d172      	bne.n	8008810 <HAL_UART_MspInit+0x208>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800872a:	2120      	movs	r1, #32
 800872c:	187b      	adds	r3, r7, r1
 800872e:	2202      	movs	r2, #2
 8008730:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8008732:	187b      	adds	r3, r7, r1
 8008734:	2200      	movs	r2, #0
 8008736:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008738:	187b      	adds	r3, r7, r1
 800873a:	0018      	movs	r0, r3
 800873c:	f003 fb3e 	bl	800bdbc <HAL_RCCEx_PeriphCLKConfig>
 8008740:	1e03      	subs	r3, r0, #0
 8008742:	d001      	beq.n	8008748 <HAL_UART_MspInit+0x140>
      Error_Handler();
 8008744:	f7ff fdc6 	bl	80082d4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8008748:	4b67      	ldr	r3, [pc, #412]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 800874a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800874c:	4b66      	ldr	r3, [pc, #408]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 800874e:	2180      	movs	r1, #128	; 0x80
 8008750:	0289      	lsls	r1, r1, #10
 8008752:	430a      	orrs	r2, r1
 8008754:	63da      	str	r2, [r3, #60]	; 0x3c
 8008756:	4b64      	ldr	r3, [pc, #400]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 8008758:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800875a:	2380      	movs	r3, #128	; 0x80
 800875c:	029b      	lsls	r3, r3, #10
 800875e:	4013      	ands	r3, r2
 8008760:	617b      	str	r3, [r7, #20]
 8008762:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008764:	4b60      	ldr	r3, [pc, #384]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 8008766:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008768:	4b5f      	ldr	r3, [pc, #380]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 800876a:	2101      	movs	r1, #1
 800876c:	430a      	orrs	r2, r1
 800876e:	635a      	str	r2, [r3, #52]	; 0x34
 8008770:	4b5d      	ldr	r3, [pc, #372]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 8008772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008774:	2201      	movs	r2, #1
 8008776:	4013      	ands	r3, r2
 8008778:	613b      	str	r3, [r7, #16]
 800877a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = mcu_TXD_GPS_Pin|mcu_RXD_GPS_Pin;
 800877c:	213c      	movs	r1, #60	; 0x3c
 800877e:	187b      	adds	r3, r7, r1
 8008780:	220c      	movs	r2, #12
 8008782:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008784:	187b      	adds	r3, r7, r1
 8008786:	2202      	movs	r2, #2
 8008788:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800878a:	187b      	adds	r3, r7, r1
 800878c:	2200      	movs	r2, #0
 800878e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008790:	187b      	adds	r3, r7, r1
 8008792:	2200      	movs	r2, #0
 8008794:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8008796:	187b      	adds	r3, r7, r1
 8008798:	2201      	movs	r2, #1
 800879a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800879c:	187a      	adds	r2, r7, r1
 800879e:	23a0      	movs	r3, #160	; 0xa0
 80087a0:	05db      	lsls	r3, r3, #23
 80087a2:	0011      	movs	r1, r2
 80087a4:	0018      	movs	r0, r3
 80087a6:	f001 fdb3 	bl	800a310 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel3;
 80087aa:	4b53      	ldr	r3, [pc, #332]	; (80088f8 <HAL_UART_MspInit+0x2f0>)
 80087ac:	4a53      	ldr	r2, [pc, #332]	; (80088fc <HAL_UART_MspInit+0x2f4>)
 80087ae:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80087b0:	4b51      	ldr	r3, [pc, #324]	; (80088f8 <HAL_UART_MspInit+0x2f0>)
 80087b2:	2234      	movs	r2, #52	; 0x34
 80087b4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80087b6:	4b50      	ldr	r3, [pc, #320]	; (80088f8 <HAL_UART_MspInit+0x2f0>)
 80087b8:	2200      	movs	r2, #0
 80087ba:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80087bc:	4b4e      	ldr	r3, [pc, #312]	; (80088f8 <HAL_UART_MspInit+0x2f0>)
 80087be:	2200      	movs	r2, #0
 80087c0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80087c2:	4b4d      	ldr	r3, [pc, #308]	; (80088f8 <HAL_UART_MspInit+0x2f0>)
 80087c4:	2280      	movs	r2, #128	; 0x80
 80087c6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80087c8:	4b4b      	ldr	r3, [pc, #300]	; (80088f8 <HAL_UART_MspInit+0x2f0>)
 80087ca:	2200      	movs	r2, #0
 80087cc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80087ce:	4b4a      	ldr	r3, [pc, #296]	; (80088f8 <HAL_UART_MspInit+0x2f0>)
 80087d0:	2200      	movs	r2, #0
 80087d2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80087d4:	4b48      	ldr	r3, [pc, #288]	; (80088f8 <HAL_UART_MspInit+0x2f0>)
 80087d6:	2200      	movs	r2, #0
 80087d8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80087da:	4b47      	ldr	r3, [pc, #284]	; (80088f8 <HAL_UART_MspInit+0x2f0>)
 80087dc:	2200      	movs	r2, #0
 80087de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80087e0:	4b45      	ldr	r3, [pc, #276]	; (80088f8 <HAL_UART_MspInit+0x2f0>)
 80087e2:	0018      	movs	r0, r3
 80087e4:	f001 fa20 	bl	8009c28 <HAL_DMA_Init>
 80087e8:	1e03      	subs	r3, r0, #0
 80087ea:	d001      	beq.n	80087f0 <HAL_UART_MspInit+0x1e8>
      Error_Handler();
 80087ec:	f7ff fd72 	bl	80082d4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2180      	movs	r1, #128	; 0x80
 80087f4:	4a40      	ldr	r2, [pc, #256]	; (80088f8 <HAL_UART_MspInit+0x2f0>)
 80087f6:	505a      	str	r2, [r3, r1]
 80087f8:	4b3f      	ldr	r3, [pc, #252]	; (80088f8 <HAL_UART_MspInit+0x2f0>)
 80087fa:	687a      	ldr	r2, [r7, #4]
 80087fc:	629a      	str	r2, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 80087fe:	2200      	movs	r2, #0
 8008800:	2103      	movs	r1, #3
 8008802:	201c      	movs	r0, #28
 8008804:	f001 f9ea 	bl	8009bdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8008808:	201c      	movs	r0, #28
 800880a:	f001 f9fc 	bl	8009c06 <HAL_NVIC_EnableIRQ>
}
 800880e:	e065      	b.n	80088dc <HAL_UART_MspInit+0x2d4>
  else if(huart->Instance==USART3)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a3a      	ldr	r2, [pc, #232]	; (8008900 <HAL_UART_MspInit+0x2f8>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d160      	bne.n	80088dc <HAL_UART_MspInit+0x2d4>
    __HAL_RCC_USART3_CLK_ENABLE();
 800881a:	4b33      	ldr	r3, [pc, #204]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 800881c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800881e:	4b32      	ldr	r3, [pc, #200]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 8008820:	2180      	movs	r1, #128	; 0x80
 8008822:	02c9      	lsls	r1, r1, #11
 8008824:	430a      	orrs	r2, r1
 8008826:	63da      	str	r2, [r3, #60]	; 0x3c
 8008828:	4b2f      	ldr	r3, [pc, #188]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 800882a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800882c:	2380      	movs	r3, #128	; 0x80
 800882e:	02db      	lsls	r3, r3, #11
 8008830:	4013      	ands	r3, r2
 8008832:	60fb      	str	r3, [r7, #12]
 8008834:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008836:	4b2c      	ldr	r3, [pc, #176]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 8008838:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800883a:	4b2b      	ldr	r3, [pc, #172]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 800883c:	2102      	movs	r1, #2
 800883e:	430a      	orrs	r2, r1
 8008840:	635a      	str	r2, [r3, #52]	; 0x34
 8008842:	4b29      	ldr	r3, [pc, #164]	; (80088e8 <HAL_UART_MspInit+0x2e0>)
 8008844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008846:	2202      	movs	r2, #2
 8008848:	4013      	ands	r3, r2
 800884a:	60bb      	str	r3, [r7, #8]
 800884c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = mcu_RXD_232_Pin|MCU_TXD_232_Pin;
 800884e:	213c      	movs	r1, #60	; 0x3c
 8008850:	187b      	adds	r3, r7, r1
 8008852:	2205      	movs	r2, #5
 8008854:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008856:	187b      	adds	r3, r7, r1
 8008858:	2202      	movs	r2, #2
 800885a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800885c:	187b      	adds	r3, r7, r1
 800885e:	2200      	movs	r2, #0
 8008860:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008862:	187b      	adds	r3, r7, r1
 8008864:	2200      	movs	r2, #0
 8008866:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8008868:	187b      	adds	r3, r7, r1
 800886a:	2204      	movs	r2, #4
 800886c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800886e:	187b      	adds	r3, r7, r1
 8008870:	4a24      	ldr	r2, [pc, #144]	; (8008904 <HAL_UART_MspInit+0x2fc>)
 8008872:	0019      	movs	r1, r3
 8008874:	0010      	movs	r0, r2
 8008876:	f001 fd4b 	bl	800a310 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel4;
 800887a:	4b23      	ldr	r3, [pc, #140]	; (8008908 <HAL_UART_MspInit+0x300>)
 800887c:	4a23      	ldr	r2, [pc, #140]	; (800890c <HAL_UART_MspInit+0x304>)
 800887e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8008880:	4b21      	ldr	r3, [pc, #132]	; (8008908 <HAL_UART_MspInit+0x300>)
 8008882:	2237      	movs	r2, #55	; 0x37
 8008884:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008886:	4b20      	ldr	r3, [pc, #128]	; (8008908 <HAL_UART_MspInit+0x300>)
 8008888:	2210      	movs	r2, #16
 800888a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800888c:	4b1e      	ldr	r3, [pc, #120]	; (8008908 <HAL_UART_MspInit+0x300>)
 800888e:	2200      	movs	r2, #0
 8008890:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8008892:	4b1d      	ldr	r3, [pc, #116]	; (8008908 <HAL_UART_MspInit+0x300>)
 8008894:	2280      	movs	r2, #128	; 0x80
 8008896:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008898:	4b1b      	ldr	r3, [pc, #108]	; (8008908 <HAL_UART_MspInit+0x300>)
 800889a:	2200      	movs	r2, #0
 800889c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800889e:	4b1a      	ldr	r3, [pc, #104]	; (8008908 <HAL_UART_MspInit+0x300>)
 80088a0:	2200      	movs	r2, #0
 80088a2:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80088a4:	4b18      	ldr	r3, [pc, #96]	; (8008908 <HAL_UART_MspInit+0x300>)
 80088a6:	2200      	movs	r2, #0
 80088a8:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80088aa:	4b17      	ldr	r3, [pc, #92]	; (8008908 <HAL_UART_MspInit+0x300>)
 80088ac:	2200      	movs	r2, #0
 80088ae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80088b0:	4b15      	ldr	r3, [pc, #84]	; (8008908 <HAL_UART_MspInit+0x300>)
 80088b2:	0018      	movs	r0, r3
 80088b4:	f001 f9b8 	bl	8009c28 <HAL_DMA_Init>
 80088b8:	1e03      	subs	r3, r0, #0
 80088ba:	d001      	beq.n	80088c0 <HAL_UART_MspInit+0x2b8>
      Error_Handler();
 80088bc:	f7ff fd0a 	bl	80082d4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	4a11      	ldr	r2, [pc, #68]	; (8008908 <HAL_UART_MspInit+0x300>)
 80088c4:	67da      	str	r2, [r3, #124]	; 0x7c
 80088c6:	4b10      	ldr	r3, [pc, #64]	; (8008908 <HAL_UART_MspInit+0x300>)
 80088c8:	687a      	ldr	r2, [r7, #4]
 80088ca:	629a      	str	r2, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART3_4_IRQn, 3, 0);
 80088cc:	2200      	movs	r2, #0
 80088ce:	2103      	movs	r1, #3
 80088d0:	201d      	movs	r0, #29
 80088d2:	f001 f983 	bl	8009bdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 80088d6:	201d      	movs	r0, #29
 80088d8:	f001 f995 	bl	8009c06 <HAL_NVIC_EnableIRQ>
}
 80088dc:	46c0      	nop			; (mov r8, r8)
 80088de:	46bd      	mov	sp, r7
 80088e0:	b015      	add	sp, #84	; 0x54
 80088e2:	bd90      	pop	{r4, r7, pc}
 80088e4:	40013800 	.word	0x40013800
 80088e8:	40021000 	.word	0x40021000
 80088ec:	200008c8 	.word	0x200008c8
 80088f0:	4002001c 	.word	0x4002001c
 80088f4:	40004400 	.word	0x40004400
 80088f8:	20000924 	.word	0x20000924
 80088fc:	40020030 	.word	0x40020030
 8008900:	40004800 	.word	0x40004800
 8008904:	50000400 	.word	0x50000400
 8008908:	20000980 	.word	0x20000980
 800890c:	40020044 	.word	0x40020044

08008910 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008910:	b5b0      	push	{r4, r5, r7, lr}
 8008912:	b08c      	sub	sp, #48	; 0x30
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8008918:	232b      	movs	r3, #43	; 0x2b
 800891a:	18fb      	adds	r3, r7, r3
 800891c:	2200      	movs	r2, #0
 800891e:	701a      	strb	r2, [r3, #0]

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8008920:	4b38      	ldr	r3, [pc, #224]	; (8008a04 <HAL_InitTick+0xf4>)
 8008922:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008924:	4b37      	ldr	r3, [pc, #220]	; (8008a04 <HAL_InitTick+0xf4>)
 8008926:	2180      	movs	r1, #128	; 0x80
 8008928:	0109      	lsls	r1, r1, #4
 800892a:	430a      	orrs	r2, r1
 800892c:	641a      	str	r2, [r3, #64]	; 0x40
 800892e:	4b35      	ldr	r3, [pc, #212]	; (8008a04 <HAL_InitTick+0xf4>)
 8008930:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008932:	2380      	movs	r3, #128	; 0x80
 8008934:	011b      	lsls	r3, r3, #4
 8008936:	4013      	ands	r3, r2
 8008938:	60bb      	str	r3, [r7, #8]
 800893a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800893c:	230c      	movs	r3, #12
 800893e:	18fa      	adds	r2, r7, r3
 8008940:	2410      	movs	r4, #16
 8008942:	193b      	adds	r3, r7, r4
 8008944:	0011      	movs	r1, r2
 8008946:	0018      	movs	r0, r3
 8008948:	f003 fa0e 	bl	800bd68 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800894c:	193b      	adds	r3, r7, r4
 800894e:	68db      	ldr	r3, [r3, #12]
 8008950:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8008952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008954:	2b00      	cmp	r3, #0
 8008956:	d104      	bne.n	8008962 <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8008958:	f003 f9f0 	bl	800bd3c <HAL_RCC_GetPCLK1Freq>
 800895c:	0003      	movs	r3, r0
 800895e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008960:	e004      	b.n	800896c <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8008962:	f003 f9eb 	bl	800bd3c <HAL_RCC_GetPCLK1Freq>
 8008966:	0003      	movs	r3, r0
 8008968:	005b      	lsls	r3, r3, #1
 800896a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800896c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800896e:	4926      	ldr	r1, [pc, #152]	; (8008a08 <HAL_InitTick+0xf8>)
 8008970:	0018      	movs	r0, r3
 8008972:	f7f7 fbe5 	bl	8000140 <__udivsi3>
 8008976:	0003      	movs	r3, r0
 8008978:	3b01      	subs	r3, #1
 800897a:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800897c:	4b23      	ldr	r3, [pc, #140]	; (8008a0c <HAL_InitTick+0xfc>)
 800897e:	4a24      	ldr	r2, [pc, #144]	; (8008a10 <HAL_InitTick+0x100>)
 8008980:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8008982:	4b22      	ldr	r3, [pc, #136]	; (8008a0c <HAL_InitTick+0xfc>)
 8008984:	4a23      	ldr	r2, [pc, #140]	; (8008a14 <HAL_InitTick+0x104>)
 8008986:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8008988:	4b20      	ldr	r3, [pc, #128]	; (8008a0c <HAL_InitTick+0xfc>)
 800898a:	6a3a      	ldr	r2, [r7, #32]
 800898c:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 800898e:	4b1f      	ldr	r3, [pc, #124]	; (8008a0c <HAL_InitTick+0xfc>)
 8008990:	2200      	movs	r2, #0
 8008992:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008994:	4b1d      	ldr	r3, [pc, #116]	; (8008a0c <HAL_InitTick+0xfc>)
 8008996:	2200      	movs	r2, #0
 8008998:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800899a:	4b1c      	ldr	r3, [pc, #112]	; (8008a0c <HAL_InitTick+0xfc>)
 800899c:	2200      	movs	r2, #0
 800899e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80089a0:	252b      	movs	r5, #43	; 0x2b
 80089a2:	197c      	adds	r4, r7, r5
 80089a4:	4b19      	ldr	r3, [pc, #100]	; (8008a0c <HAL_InitTick+0xfc>)
 80089a6:	0018      	movs	r0, r3
 80089a8:	f004 f894 	bl	800cad4 <HAL_TIM_Base_Init>
 80089ac:	0003      	movs	r3, r0
 80089ae:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 80089b0:	197b      	adds	r3, r7, r5
 80089b2:	781b      	ldrb	r3, [r3, #0]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d11e      	bne.n	80089f6 <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80089b8:	197c      	adds	r4, r7, r5
 80089ba:	4b14      	ldr	r3, [pc, #80]	; (8008a0c <HAL_InitTick+0xfc>)
 80089bc:	0018      	movs	r0, r3
 80089be:	f004 f8e1 	bl	800cb84 <HAL_TIM_Base_Start_IT>
 80089c2:	0003      	movs	r3, r0
 80089c4:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 80089c6:	197b      	adds	r3, r7, r5
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d113      	bne.n	80089f6 <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80089ce:	200d      	movs	r0, #13
 80089d0:	f001 f919 	bl	8009c06 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2b03      	cmp	r3, #3
 80089d8:	d809      	bhi.n	80089ee <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	0019      	movs	r1, r3
 80089e0:	200d      	movs	r0, #13
 80089e2:	f001 f8fb 	bl	8009bdc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80089e6:	4b0c      	ldr	r3, [pc, #48]	; (8008a18 <HAL_InitTick+0x108>)
 80089e8:	687a      	ldr	r2, [r7, #4]
 80089ea:	601a      	str	r2, [r3, #0]
 80089ec:	e003      	b.n	80089f6 <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 80089ee:	232b      	movs	r3, #43	; 0x2b
 80089f0:	18fb      	adds	r3, r7, r3
 80089f2:	2201      	movs	r2, #1
 80089f4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 80089f6:	232b      	movs	r3, #43	; 0x2b
 80089f8:	18fb      	adds	r3, r7, r3
 80089fa:	781b      	ldrb	r3, [r3, #0]
}
 80089fc:	0018      	movs	r0, r3
 80089fe:	46bd      	mov	sp, r7
 8008a00:	b00c      	add	sp, #48	; 0x30
 8008a02:	bdb0      	pop	{r4, r5, r7, pc}
 8008a04:	40021000 	.word	0x40021000
 8008a08:	000f4240 	.word	0x000f4240
 8008a0c:	20003f18 	.word	0x20003f18
 8008a10:	40012c00 	.word	0x40012c00
 8008a14:	000003e7 	.word	0x000003e7
 8008a18:	200000e4 	.word	0x200000e4

08008a1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008a20:	e7fe      	b.n	8008a20 <NMI_Handler+0x4>

08008a22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008a22:	b580      	push	{r7, lr}
 8008a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008a26:	e7fe      	b.n	8008a26 <HardFault_Handler+0x4>

08008a28 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8008a2c:	4b03      	ldr	r3, [pc, #12]	; (8008a3c <DMA1_Channel1_IRQHandler+0x14>)
 8008a2e:	0018      	movs	r0, r3
 8008a30:	f001 fad6 	bl	8009fe0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8008a34:	46c0      	nop			; (mov r8, r8)
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}
 8008a3a:	46c0      	nop			; (mov r8, r8)
 8008a3c:	200005ac 	.word	0x200005ac

08008a40 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8008a44:	4b05      	ldr	r3, [pc, #20]	; (8008a5c <DMA1_Channel2_3_IRQHandler+0x1c>)
 8008a46:	0018      	movs	r0, r3
 8008a48:	f001 faca 	bl	8009fe0 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8008a4c:	4b04      	ldr	r3, [pc, #16]	; (8008a60 <DMA1_Channel2_3_IRQHandler+0x20>)
 8008a4e:	0018      	movs	r0, r3
 8008a50:	f001 fac6 	bl	8009fe0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8008a54:	46c0      	nop			; (mov r8, r8)
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}
 8008a5a:	46c0      	nop			; (mov r8, r8)
 8008a5c:	200008c8 	.word	0x200008c8
 8008a60:	20000924 	.word	0x20000924

08008a64 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6, channel 7 and DMAMUX1 interrupts.
  */
void DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler(void)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8008a68:	4b05      	ldr	r3, [pc, #20]	; (8008a80 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler+0x1c>)
 8008a6a:	0018      	movs	r0, r3
 8008a6c:	f001 fab8 	bl	8009fe0 <HAL_DMA_IRQHandler>
  // Handle DMAMUX
  // Handle DMA1_Channel1
  HAL_DMAEx_MUX_IRQHandler(&hdma_adc1);
 8008a70:	4b04      	ldr	r3, [pc, #16]	; (8008a84 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler+0x20>)
 8008a72:	0018      	movs	r0, r3
 8008a74:	f001 fbf6 	bl	800a264 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */
}
 8008a78:	46c0      	nop			; (mov r8, r8)
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}
 8008a7e:	46c0      	nop			; (mov r8, r8)
 8008a80:	20000980 	.word	0x20000980
 8008a84:	200005ac 	.word	0x200005ac

08008a88 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8008a8c:	4b03      	ldr	r3, [pc, #12]	; (8008a9c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8008a8e:	0018      	movs	r0, r3
 8008a90:	f004 f8ce 	bl	800cc30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8008a94:	46c0      	nop			; (mov r8, r8)
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	46c0      	nop			; (mov r8, r8)
 8008a9c:	20003f18 	.word	0x20003f18

08008aa0 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008aa4:	4b03      	ldr	r3, [pc, #12]	; (8008ab4 <TIM6_IRQHandler+0x14>)
 8008aa6:	0018      	movs	r0, r3
 8008aa8:	f004 f8c2 	bl	800cc30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8008aac:	46c0      	nop			; (mov r8, r8)
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}
 8008ab2:	46c0      	nop			; (mov r8, r8)
 8008ab4:	200006c0 	.word	0x200006c0

08008ab8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8008abc:	4b03      	ldr	r3, [pc, #12]	; (8008acc <USART1_IRQHandler+0x14>)
 8008abe:	0018      	movs	r0, r3
 8008ac0:	f004 fd2a 	bl	800d518 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8008ac4:	46c0      	nop			; (mov r8, r8)
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
 8008aca:	46c0      	nop			; (mov r8, r8)
 8008acc:	2000070c 	.word	0x2000070c

08008ad0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8008ad4:	4b03      	ldr	r3, [pc, #12]	; (8008ae4 <USART2_IRQHandler+0x14>)
 8008ad6:	0018      	movs	r0, r3
 8008ad8:	f004 fd1e 	bl	800d518 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8008adc:	46c0      	nop			; (mov r8, r8)
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}
 8008ae2:	46c0      	nop			; (mov r8, r8)
 8008ae4:	200007a0 	.word	0x200007a0

08008ae8 <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 interrupts.
  */
void USART3_4_IRQHandler(void)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8008aec:	4b03      	ldr	r3, [pc, #12]	; (8008afc <USART3_4_IRQHandler+0x14>)
 8008aee:	0018      	movs	r0, r3
 8008af0:	f004 fd12 	bl	800d518 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 8008af4:	46c0      	nop			; (mov r8, r8)
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}
 8008afa:	46c0      	nop			; (mov r8, r8)
 8008afc:	20000834 	.word	0x20000834

08008b00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	af00      	add	r7, sp, #0
  return 1;
 8008b04:	2301      	movs	r3, #1
}
 8008b06:	0018      	movs	r0, r3
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bd80      	pop	{r7, pc}

08008b0c <_kill>:

int _kill(int pid, int sig)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b082      	sub	sp, #8
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8008b16:	f00a fc09 	bl	801332c <__errno>
 8008b1a:	0003      	movs	r3, r0
 8008b1c:	2216      	movs	r2, #22
 8008b1e:	601a      	str	r2, [r3, #0]
  return -1;
 8008b20:	2301      	movs	r3, #1
 8008b22:	425b      	negs	r3, r3
}
 8008b24:	0018      	movs	r0, r3
 8008b26:	46bd      	mov	sp, r7
 8008b28:	b002      	add	sp, #8
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <_exit>:

void _exit (int status)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b082      	sub	sp, #8
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8008b34:	2301      	movs	r3, #1
 8008b36:	425a      	negs	r2, r3
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	0011      	movs	r1, r2
 8008b3c:	0018      	movs	r0, r3
 8008b3e:	f7ff ffe5 	bl	8008b0c <_kill>
  while (1) {}    /* Make sure we hang here */
 8008b42:	e7fe      	b.n	8008b42 <_exit+0x16>

08008b44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b086      	sub	sp, #24
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008b50:	2300      	movs	r3, #0
 8008b52:	617b      	str	r3, [r7, #20]
 8008b54:	e00a      	b.n	8008b6c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8008b56:	e000      	b.n	8008b5a <_read+0x16>
 8008b58:	bf00      	nop
 8008b5a:	0001      	movs	r1, r0
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	1c5a      	adds	r2, r3, #1
 8008b60:	60ba      	str	r2, [r7, #8]
 8008b62:	b2ca      	uxtb	r2, r1
 8008b64:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008b66:	697b      	ldr	r3, [r7, #20]
 8008b68:	3301      	adds	r3, #1
 8008b6a:	617b      	str	r3, [r7, #20]
 8008b6c:	697a      	ldr	r2, [r7, #20]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	429a      	cmp	r2, r3
 8008b72:	dbf0      	blt.n	8008b56 <_read+0x12>
  }

  return len;
 8008b74:	687b      	ldr	r3, [r7, #4]
}
 8008b76:	0018      	movs	r0, r3
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	b006      	add	sp, #24
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008b7e:	b580      	push	{r7, lr}
 8008b80:	b086      	sub	sp, #24
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	60f8      	str	r0, [r7, #12]
 8008b86:	60b9      	str	r1, [r7, #8]
 8008b88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	617b      	str	r3, [r7, #20]
 8008b8e:	e009      	b.n	8008ba4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	1c5a      	adds	r2, r3, #1
 8008b94:	60ba      	str	r2, [r7, #8]
 8008b96:	781b      	ldrb	r3, [r3, #0]
 8008b98:	0018      	movs	r0, r3
 8008b9a:	e000      	b.n	8008b9e <_write+0x20>
 8008b9c:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	3301      	adds	r3, #1
 8008ba2:	617b      	str	r3, [r7, #20]
 8008ba4:	697a      	ldr	r2, [r7, #20]
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	429a      	cmp	r2, r3
 8008baa:	dbf1      	blt.n	8008b90 <_write+0x12>
  }
  return len;
 8008bac:	687b      	ldr	r3, [r7, #4]
}
 8008bae:	0018      	movs	r0, r3
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	b006      	add	sp, #24
 8008bb4:	bd80      	pop	{r7, pc}

08008bb6 <_close>:

int _close(int file)
{
 8008bb6:	b580      	push	{r7, lr}
 8008bb8:	b082      	sub	sp, #8
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	425b      	negs	r3, r3
}
 8008bc2:	0018      	movs	r0, r3
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	b002      	add	sp, #8
 8008bc8:	bd80      	pop	{r7, pc}

08008bca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008bca:	b580      	push	{r7, lr}
 8008bcc:	b082      	sub	sp, #8
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
 8008bd2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	2280      	movs	r2, #128	; 0x80
 8008bd8:	0192      	lsls	r2, r2, #6
 8008bda:	605a      	str	r2, [r3, #4]
  return 0;
 8008bdc:	2300      	movs	r3, #0
}
 8008bde:	0018      	movs	r0, r3
 8008be0:	46bd      	mov	sp, r7
 8008be2:	b002      	add	sp, #8
 8008be4:	bd80      	pop	{r7, pc}

08008be6 <_isatty>:

int _isatty(int file)
{
 8008be6:	b580      	push	{r7, lr}
 8008be8:	b082      	sub	sp, #8
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8008bee:	2301      	movs	r3, #1
}
 8008bf0:	0018      	movs	r0, r3
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	b002      	add	sp, #8
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	60f8      	str	r0, [r7, #12]
 8008c00:	60b9      	str	r1, [r7, #8]
 8008c02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8008c04:	2300      	movs	r3, #0
}
 8008c06:	0018      	movs	r0, r3
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	b004      	add	sp, #16
 8008c0c:	bd80      	pop	{r7, pc}
	...

08008c10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b086      	sub	sp, #24
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008c18:	4a14      	ldr	r2, [pc, #80]	; (8008c6c <_sbrk+0x5c>)
 8008c1a:	4b15      	ldr	r3, [pc, #84]	; (8008c70 <_sbrk+0x60>)
 8008c1c:	1ad3      	subs	r3, r2, r3
 8008c1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008c24:	4b13      	ldr	r3, [pc, #76]	; (8008c74 <_sbrk+0x64>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d102      	bne.n	8008c32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008c2c:	4b11      	ldr	r3, [pc, #68]	; (8008c74 <_sbrk+0x64>)
 8008c2e:	4a12      	ldr	r2, [pc, #72]	; (8008c78 <_sbrk+0x68>)
 8008c30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008c32:	4b10      	ldr	r3, [pc, #64]	; (8008c74 <_sbrk+0x64>)
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	18d3      	adds	r3, r2, r3
 8008c3a:	693a      	ldr	r2, [r7, #16]
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d207      	bcs.n	8008c50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008c40:	f00a fb74 	bl	801332c <__errno>
 8008c44:	0003      	movs	r3, r0
 8008c46:	220c      	movs	r2, #12
 8008c48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	425b      	negs	r3, r3
 8008c4e:	e009      	b.n	8008c64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008c50:	4b08      	ldr	r3, [pc, #32]	; (8008c74 <_sbrk+0x64>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008c56:	4b07      	ldr	r3, [pc, #28]	; (8008c74 <_sbrk+0x64>)
 8008c58:	681a      	ldr	r2, [r3, #0]
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	18d2      	adds	r2, r2, r3
 8008c5e:	4b05      	ldr	r3, [pc, #20]	; (8008c74 <_sbrk+0x64>)
 8008c60:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8008c62:	68fb      	ldr	r3, [r7, #12]
}
 8008c64:	0018      	movs	r0, r3
 8008c66:	46bd      	mov	sp, r7
 8008c68:	b006      	add	sp, #24
 8008c6a:	bd80      	pop	{r7, pc}
 8008c6c:	20009000 	.word	0x20009000
 8008c70:	00000400 	.word	0x00000400
 8008c74:	20003f64 	.word	0x20003f64
 8008c78:	20005a98 	.word	0x20005a98

08008c7c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008c80:	46c0      	nop			; (mov r8, r8)
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}
	...

08008c88 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008c88:	480d      	ldr	r0, [pc, #52]	; (8008cc0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008c8a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8008c8c:	f7ff fff6 	bl	8008c7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008c90:	480c      	ldr	r0, [pc, #48]	; (8008cc4 <LoopForever+0x6>)
  ldr r1, =_edata
 8008c92:	490d      	ldr	r1, [pc, #52]	; (8008cc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008c94:	4a0d      	ldr	r2, [pc, #52]	; (8008ccc <LoopForever+0xe>)
  movs r3, #0
 8008c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008c98:	e002      	b.n	8008ca0 <LoopCopyDataInit>

08008c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008c9e:	3304      	adds	r3, #4

08008ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008ca4:	d3f9      	bcc.n	8008c9a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008ca6:	4a0a      	ldr	r2, [pc, #40]	; (8008cd0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008ca8:	4c0a      	ldr	r4, [pc, #40]	; (8008cd4 <LoopForever+0x16>)
  movs r3, #0
 8008caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008cac:	e001      	b.n	8008cb2 <LoopFillZerobss>

08008cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008cb0:	3204      	adds	r2, #4

08008cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008cb4:	d3fb      	bcc.n	8008cae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8008cb6:	f00a fb3f 	bl	8013338 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8008cba:	f7fd fd17 	bl	80066ec <main>

08008cbe <LoopForever>:

LoopForever:
  b LoopForever
 8008cbe:	e7fe      	b.n	8008cbe <LoopForever>
  ldr   r0, =_estack
 8008cc0:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8008cc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008cc8:	200002c8 	.word	0x200002c8
  ldr r2, =_sidata
 8008ccc:	080189d8 	.word	0x080189d8
  ldr r2, =_sbss
 8008cd0:	200002c8 	.word	0x200002c8
  ldr r4, =_ebss
 8008cd4:	20005a98 	.word	0x20005a98

08008cd8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008cd8:	e7fe      	b.n	8008cd8 <ADC1_IRQHandler>
	...

08008cdc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b082      	sub	sp, #8
 8008ce0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008ce2:	1dfb      	adds	r3, r7, #7
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008ce8:	4b0b      	ldr	r3, [pc, #44]	; (8008d18 <HAL_Init+0x3c>)
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	4b0a      	ldr	r3, [pc, #40]	; (8008d18 <HAL_Init+0x3c>)
 8008cee:	2180      	movs	r1, #128	; 0x80
 8008cf0:	0049      	lsls	r1, r1, #1
 8008cf2:	430a      	orrs	r2, r1
 8008cf4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008cf6:	2003      	movs	r0, #3
 8008cf8:	f7ff fe0a 	bl	8008910 <HAL_InitTick>
 8008cfc:	1e03      	subs	r3, r0, #0
 8008cfe:	d003      	beq.n	8008d08 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8008d00:	1dfb      	adds	r3, r7, #7
 8008d02:	2201      	movs	r2, #1
 8008d04:	701a      	strb	r2, [r3, #0]
 8008d06:	e001      	b.n	8008d0c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8008d08:	f7ff faea 	bl	80082e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008d0c:	1dfb      	adds	r3, r7, #7
 8008d0e:	781b      	ldrb	r3, [r3, #0]
}
 8008d10:	0018      	movs	r0, r3
 8008d12:	46bd      	mov	sp, r7
 8008d14:	b002      	add	sp, #8
 8008d16:	bd80      	pop	{r7, pc}
 8008d18:	40022000 	.word	0x40022000

08008d1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008d20:	4b05      	ldr	r3, [pc, #20]	; (8008d38 <HAL_IncTick+0x1c>)
 8008d22:	781b      	ldrb	r3, [r3, #0]
 8008d24:	001a      	movs	r2, r3
 8008d26:	4b05      	ldr	r3, [pc, #20]	; (8008d3c <HAL_IncTick+0x20>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	18d2      	adds	r2, r2, r3
 8008d2c:	4b03      	ldr	r3, [pc, #12]	; (8008d3c <HAL_IncTick+0x20>)
 8008d2e:	601a      	str	r2, [r3, #0]
}
 8008d30:	46c0      	nop			; (mov r8, r8)
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}
 8008d36:	46c0      	nop			; (mov r8, r8)
 8008d38:	200000e8 	.word	0x200000e8
 8008d3c:	20003f68 	.word	0x20003f68

08008d40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	af00      	add	r7, sp, #0
  return uwTick;
 8008d44:	4b02      	ldr	r3, [pc, #8]	; (8008d50 <HAL_GetTick+0x10>)
 8008d46:	681b      	ldr	r3, [r3, #0]
}
 8008d48:	0018      	movs	r0, r3
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}
 8008d4e:	46c0      	nop			; (mov r8, r8)
 8008d50:	20003f68 	.word	0x20003f68

08008d54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008d5c:	f7ff fff0 	bl	8008d40 <HAL_GetTick>
 8008d60:	0003      	movs	r3, r0
 8008d62:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	3301      	adds	r3, #1
 8008d6c:	d005      	beq.n	8008d7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008d6e:	4b0a      	ldr	r3, [pc, #40]	; (8008d98 <HAL_Delay+0x44>)
 8008d70:	781b      	ldrb	r3, [r3, #0]
 8008d72:	001a      	movs	r2, r3
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	189b      	adds	r3, r3, r2
 8008d78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008d7a:	46c0      	nop			; (mov r8, r8)
 8008d7c:	f7ff ffe0 	bl	8008d40 <HAL_GetTick>
 8008d80:	0002      	movs	r2, r0
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	1ad3      	subs	r3, r2, r3
 8008d86:	68fa      	ldr	r2, [r7, #12]
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	d8f7      	bhi.n	8008d7c <HAL_Delay+0x28>
  {
  }
}
 8008d8c:	46c0      	nop			; (mov r8, r8)
 8008d8e:	46c0      	nop			; (mov r8, r8)
 8008d90:	46bd      	mov	sp, r7
 8008d92:	b004      	add	sp, #16
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	46c0      	nop			; (mov r8, r8)
 8008d98:	200000e8 	.word	0x200000e8

08008d9c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b082      	sub	sp, #8
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8008da4:	4b06      	ldr	r3, [pc, #24]	; (8008dc0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a06      	ldr	r2, [pc, #24]	; (8008dc4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8008daa:	4013      	ands	r3, r2
 8008dac:	0019      	movs	r1, r3
 8008dae:	4b04      	ldr	r3, [pc, #16]	; (8008dc0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8008db0:	687a      	ldr	r2, [r7, #4]
 8008db2:	430a      	orrs	r2, r1
 8008db4:	601a      	str	r2, [r3, #0]
}
 8008db6:	46c0      	nop			; (mov r8, r8)
 8008db8:	46bd      	mov	sp, r7
 8008dba:	b002      	add	sp, #8
 8008dbc:	bd80      	pop	{r7, pc}
 8008dbe:	46c0      	nop			; (mov r8, r8)
 8008dc0:	40010000 	.word	0x40010000
 8008dc4:	fffff9ff 	.word	0xfffff9ff

08008dc8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b082      	sub	sp, #8
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
 8008dd0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	4a05      	ldr	r2, [pc, #20]	; (8008dec <LL_ADC_SetCommonPathInternalCh+0x24>)
 8008dd8:	401a      	ands	r2, r3
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	431a      	orrs	r2, r3
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	601a      	str	r2, [r3, #0]
}
 8008de2:	46c0      	nop			; (mov r8, r8)
 8008de4:	46bd      	mov	sp, r7
 8008de6:	b002      	add	sp, #8
 8008de8:	bd80      	pop	{r7, pc}
 8008dea:	46c0      	nop			; (mov r8, r8)
 8008dec:	fe3fffff 	.word	0xfe3fffff

08008df0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b082      	sub	sp, #8
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681a      	ldr	r2, [r3, #0]
 8008dfc:	23e0      	movs	r3, #224	; 0xe0
 8008dfe:	045b      	lsls	r3, r3, #17
 8008e00:	4013      	ands	r3, r2
}
 8008e02:	0018      	movs	r0, r3
 8008e04:	46bd      	mov	sp, r7
 8008e06:	b002      	add	sp, #8
 8008e08:	bd80      	pop	{r7, pc}

08008e0a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8008e0a:	b580      	push	{r7, lr}
 8008e0c:	b084      	sub	sp, #16
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	60f8      	str	r0, [r7, #12]
 8008e12:	60b9      	str	r1, [r7, #8]
 8008e14:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	695b      	ldr	r3, [r3, #20]
 8008e1a:	68ba      	ldr	r2, [r7, #8]
 8008e1c:	2104      	movs	r1, #4
 8008e1e:	400a      	ands	r2, r1
 8008e20:	2107      	movs	r1, #7
 8008e22:	4091      	lsls	r1, r2
 8008e24:	000a      	movs	r2, r1
 8008e26:	43d2      	mvns	r2, r2
 8008e28:	401a      	ands	r2, r3
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	2104      	movs	r1, #4
 8008e2e:	400b      	ands	r3, r1
 8008e30:	6879      	ldr	r1, [r7, #4]
 8008e32:	4099      	lsls	r1, r3
 8008e34:	000b      	movs	r3, r1
 8008e36:	431a      	orrs	r2, r3
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8008e3c:	46c0      	nop			; (mov r8, r8)
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	b004      	add	sp, #16
 8008e42:	bd80      	pop	{r7, pc}

08008e44 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b082      	sub	sp, #8
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
 8008e4c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	695b      	ldr	r3, [r3, #20]
 8008e52:	683a      	ldr	r2, [r7, #0]
 8008e54:	2104      	movs	r1, #4
 8008e56:	400a      	ands	r2, r1
 8008e58:	2107      	movs	r1, #7
 8008e5a:	4091      	lsls	r1, r2
 8008e5c:	000a      	movs	r2, r1
 8008e5e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	2104      	movs	r1, #4
 8008e64:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8008e66:	40da      	lsrs	r2, r3
 8008e68:	0013      	movs	r3, r2
}
 8008e6a:	0018      	movs	r0, r3
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	b002      	add	sp, #8
 8008e70:	bd80      	pop	{r7, pc}

08008e72 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8008e72:	b580      	push	{r7, lr}
 8008e74:	b082      	sub	sp, #8
 8008e76:	af00      	add	r7, sp, #0
 8008e78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	68da      	ldr	r2, [r3, #12]
 8008e7e:	23c0      	movs	r3, #192	; 0xc0
 8008e80:	011b      	lsls	r3, r3, #4
 8008e82:	4013      	ands	r3, r2
 8008e84:	d101      	bne.n	8008e8a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008e86:	2301      	movs	r3, #1
 8008e88:	e000      	b.n	8008e8c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008e8a:	2300      	movs	r3, #0
}
 8008e8c:	0018      	movs	r0, r3
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	b002      	add	sp, #8
 8008e92:	bd80      	pop	{r7, pc}

08008e94 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b084      	sub	sp, #16
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	60f8      	str	r0, [r7, #12]
 8008e9c:	60b9      	str	r1, [r7, #8]
 8008e9e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ea4:	68ba      	ldr	r2, [r7, #8]
 8008ea6:	211f      	movs	r1, #31
 8008ea8:	400a      	ands	r2, r1
 8008eaa:	210f      	movs	r1, #15
 8008eac:	4091      	lsls	r1, r2
 8008eae:	000a      	movs	r2, r1
 8008eb0:	43d2      	mvns	r2, r2
 8008eb2:	401a      	ands	r2, r3
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	0e9b      	lsrs	r3, r3, #26
 8008eb8:	210f      	movs	r1, #15
 8008eba:	4019      	ands	r1, r3
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	201f      	movs	r0, #31
 8008ec0:	4003      	ands	r3, r0
 8008ec2:	4099      	lsls	r1, r3
 8008ec4:	000b      	movs	r3, r1
 8008ec6:	431a      	orrs	r2, r3
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008ecc:	46c0      	nop			; (mov r8, r8)
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	b004      	add	sp, #16
 8008ed2:	bd80      	pop	{r7, pc}

08008ed4 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b082      	sub	sp, #8
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
 8008edc:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	035b      	lsls	r3, r3, #13
 8008ee6:	0b5b      	lsrs	r3, r3, #13
 8008ee8:	431a      	orrs	r2, r3
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008eee:	46c0      	nop			; (mov r8, r8)
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	b002      	add	sp, #8
 8008ef4:	bd80      	pop	{r7, pc}

08008ef6 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8008ef6:	b580      	push	{r7, lr}
 8008ef8:	b082      	sub	sp, #8
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6078      	str	r0, [r7, #4]
 8008efe:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f04:	683a      	ldr	r2, [r7, #0]
 8008f06:	0352      	lsls	r2, r2, #13
 8008f08:	0b52      	lsrs	r2, r2, #13
 8008f0a:	43d2      	mvns	r2, r2
 8008f0c:	401a      	ands	r2, r3
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008f12:	46c0      	nop			; (mov r8, r8)
 8008f14:	46bd      	mov	sp, r7
 8008f16:	b002      	add	sp, #8
 8008f18:	bd80      	pop	{r7, pc}
	...

08008f1c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b084      	sub	sp, #16
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	60f8      	str	r0, [r7, #12]
 8008f24:	60b9      	str	r1, [r7, #8]
 8008f26:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	695b      	ldr	r3, [r3, #20]
 8008f2c:	68ba      	ldr	r2, [r7, #8]
 8008f2e:	0212      	lsls	r2, r2, #8
 8008f30:	43d2      	mvns	r2, r2
 8008f32:	401a      	ands	r2, r3
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	021b      	lsls	r3, r3, #8
 8008f38:	6879      	ldr	r1, [r7, #4]
 8008f3a:	400b      	ands	r3, r1
 8008f3c:	4904      	ldr	r1, [pc, #16]	; (8008f50 <LL_ADC_SetChannelSamplingTime+0x34>)
 8008f3e:	400b      	ands	r3, r1
 8008f40:	431a      	orrs	r2, r3
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8008f46:	46c0      	nop			; (mov r8, r8)
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	b004      	add	sp, #16
 8008f4c:	bd80      	pop	{r7, pc}
 8008f4e:	46c0      	nop			; (mov r8, r8)
 8008f50:	07ffff00 	.word	0x07ffff00

08008f54 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b082      	sub	sp, #8
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	689b      	ldr	r3, [r3, #8]
 8008f60:	4a05      	ldr	r2, [pc, #20]	; (8008f78 <LL_ADC_EnableInternalRegulator+0x24>)
 8008f62:	4013      	ands	r3, r2
 8008f64:	2280      	movs	r2, #128	; 0x80
 8008f66:	0552      	lsls	r2, r2, #21
 8008f68:	431a      	orrs	r2, r3
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008f6e:	46c0      	nop			; (mov r8, r8)
 8008f70:	46bd      	mov	sp, r7
 8008f72:	b002      	add	sp, #8
 8008f74:	bd80      	pop	{r7, pc}
 8008f76:	46c0      	nop			; (mov r8, r8)
 8008f78:	6fffffe8 	.word	0x6fffffe8

08008f7c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b082      	sub	sp, #8
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	689a      	ldr	r2, [r3, #8]
 8008f88:	2380      	movs	r3, #128	; 0x80
 8008f8a:	055b      	lsls	r3, r3, #21
 8008f8c:	401a      	ands	r2, r3
 8008f8e:	2380      	movs	r3, #128	; 0x80
 8008f90:	055b      	lsls	r3, r3, #21
 8008f92:	429a      	cmp	r2, r3
 8008f94:	d101      	bne.n	8008f9a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8008f96:	2301      	movs	r3, #1
 8008f98:	e000      	b.n	8008f9c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8008f9a:	2300      	movs	r3, #0
}
 8008f9c:	0018      	movs	r0, r3
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	b002      	add	sp, #8
 8008fa2:	bd80      	pop	{r7, pc}

08008fa4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b082      	sub	sp, #8
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	4a04      	ldr	r2, [pc, #16]	; (8008fc4 <LL_ADC_Enable+0x20>)
 8008fb2:	4013      	ands	r3, r2
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	431a      	orrs	r2, r3
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8008fbc:	46c0      	nop			; (mov r8, r8)
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	b002      	add	sp, #8
 8008fc2:	bd80      	pop	{r7, pc}
 8008fc4:	7fffffe8 	.word	0x7fffffe8

08008fc8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b082      	sub	sp, #8
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	4a04      	ldr	r2, [pc, #16]	; (8008fe8 <LL_ADC_Disable+0x20>)
 8008fd6:	4013      	ands	r3, r2
 8008fd8:	2202      	movs	r2, #2
 8008fda:	431a      	orrs	r2, r3
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8008fe0:	46c0      	nop			; (mov r8, r8)
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	b002      	add	sp, #8
 8008fe6:	bd80      	pop	{r7, pc}
 8008fe8:	7fffffe8 	.word	0x7fffffe8

08008fec <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b082      	sub	sp, #8
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	689b      	ldr	r3, [r3, #8]
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	4013      	ands	r3, r2
 8008ffc:	2b01      	cmp	r3, #1
 8008ffe:	d101      	bne.n	8009004 <LL_ADC_IsEnabled+0x18>
 8009000:	2301      	movs	r3, #1
 8009002:	e000      	b.n	8009006 <LL_ADC_IsEnabled+0x1a>
 8009004:	2300      	movs	r3, #0
}
 8009006:	0018      	movs	r0, r3
 8009008:	46bd      	mov	sp, r7
 800900a:	b002      	add	sp, #8
 800900c:	bd80      	pop	{r7, pc}
	...

08009010 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b082      	sub	sp, #8
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	689b      	ldr	r3, [r3, #8]
 800901c:	4a04      	ldr	r2, [pc, #16]	; (8009030 <LL_ADC_REG_StartConversion+0x20>)
 800901e:	4013      	ands	r3, r2
 8009020:	2204      	movs	r2, #4
 8009022:	431a      	orrs	r2, r3
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8009028:	46c0      	nop			; (mov r8, r8)
 800902a:	46bd      	mov	sp, r7
 800902c:	b002      	add	sp, #8
 800902e:	bd80      	pop	{r7, pc}
 8009030:	7fffffe8 	.word	0x7fffffe8

08009034 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b082      	sub	sp, #8
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	689b      	ldr	r3, [r3, #8]
 8009040:	2204      	movs	r2, #4
 8009042:	4013      	ands	r3, r2
 8009044:	2b04      	cmp	r3, #4
 8009046:	d101      	bne.n	800904c <LL_ADC_REG_IsConversionOngoing+0x18>
 8009048:	2301      	movs	r3, #1
 800904a:	e000      	b.n	800904e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800904c:	2300      	movs	r3, #0
}
 800904e:	0018      	movs	r0, r3
 8009050:	46bd      	mov	sp, r7
 8009052:	b002      	add	sp, #8
 8009054:	bd80      	pop	{r7, pc}
	...

08009058 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b088      	sub	sp, #32
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009060:	231f      	movs	r3, #31
 8009062:	18fb      	adds	r3, r7, r3
 8009064:	2200      	movs	r2, #0
 8009066:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8009068:	2300      	movs	r3, #0
 800906a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 800906c:	2300      	movs	r3, #0
 800906e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8009070:	2300      	movs	r3, #0
 8009072:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d101      	bne.n	800907e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800907a:	2301      	movs	r3, #1
 800907c:	e17f      	b.n	800937e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009082:	2b00      	cmp	r3, #0
 8009084:	d10a      	bne.n	800909c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	0018      	movs	r0, r3
 800908a:	f7ff f959 	bl	8008340 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2200      	movs	r2, #0
 8009092:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2254      	movs	r2, #84	; 0x54
 8009098:	2100      	movs	r1, #0
 800909a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	0018      	movs	r0, r3
 80090a2:	f7ff ff6b 	bl	8008f7c <LL_ADC_IsInternalRegulatorEnabled>
 80090a6:	1e03      	subs	r3, r0, #0
 80090a8:	d115      	bne.n	80090d6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	0018      	movs	r0, r3
 80090b0:	f7ff ff50 	bl	8008f54 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80090b4:	4bb4      	ldr	r3, [pc, #720]	; (8009388 <HAL_ADC_Init+0x330>)
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	49b4      	ldr	r1, [pc, #720]	; (800938c <HAL_ADC_Init+0x334>)
 80090ba:	0018      	movs	r0, r3
 80090bc:	f7f7 f840 	bl	8000140 <__udivsi3>
 80090c0:	0003      	movs	r3, r0
 80090c2:	3301      	adds	r3, #1
 80090c4:	005b      	lsls	r3, r3, #1
 80090c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80090c8:	e002      	b.n	80090d0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	3b01      	subs	r3, #1
 80090ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d1f9      	bne.n	80090ca <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	0018      	movs	r0, r3
 80090dc:	f7ff ff4e 	bl	8008f7c <LL_ADC_IsInternalRegulatorEnabled>
 80090e0:	1e03      	subs	r3, r0, #0
 80090e2:	d10f      	bne.n	8009104 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090e8:	2210      	movs	r2, #16
 80090ea:	431a      	orrs	r2, r3
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090f4:	2201      	movs	r2, #1
 80090f6:	431a      	orrs	r2, r3
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80090fc:	231f      	movs	r3, #31
 80090fe:	18fb      	adds	r3, r7, r3
 8009100:	2201      	movs	r2, #1
 8009102:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	0018      	movs	r0, r3
 800910a:	f7ff ff93 	bl	8009034 <LL_ADC_REG_IsConversionOngoing>
 800910e:	0003      	movs	r3, r0
 8009110:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009116:	2210      	movs	r2, #16
 8009118:	4013      	ands	r3, r2
 800911a:	d000      	beq.n	800911e <HAL_ADC_Init+0xc6>
 800911c:	e122      	b.n	8009364 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800911e:	693b      	ldr	r3, [r7, #16]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d000      	beq.n	8009126 <HAL_ADC_Init+0xce>
 8009124:	e11e      	b.n	8009364 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800912a:	4a99      	ldr	r2, [pc, #612]	; (8009390 <HAL_ADC_Init+0x338>)
 800912c:	4013      	ands	r3, r2
 800912e:	2202      	movs	r2, #2
 8009130:	431a      	orrs	r2, r3
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	0018      	movs	r0, r3
 800913c:	f7ff ff56 	bl	8008fec <LL_ADC_IsEnabled>
 8009140:	1e03      	subs	r3, r0, #0
 8009142:	d000      	beq.n	8009146 <HAL_ADC_Init+0xee>
 8009144:	e0ad      	b.n	80092a2 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	7e1b      	ldrb	r3, [r3, #24]
 800914e:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8009150:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	7e5b      	ldrb	r3, [r3, #25]
 8009156:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8009158:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	7e9b      	ldrb	r3, [r3, #26]
 800915e:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8009160:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009166:	2b00      	cmp	r3, #0
 8009168:	d002      	beq.n	8009170 <HAL_ADC_Init+0x118>
 800916a:	2380      	movs	r3, #128	; 0x80
 800916c:	015b      	lsls	r3, r3, #5
 800916e:	e000      	b.n	8009172 <HAL_ADC_Init+0x11a>
 8009170:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8009172:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8009178:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	691b      	ldr	r3, [r3, #16]
 800917e:	2b00      	cmp	r3, #0
 8009180:	da04      	bge.n	800918c <HAL_ADC_Init+0x134>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	691b      	ldr	r3, [r3, #16]
 8009186:	005b      	lsls	r3, r3, #1
 8009188:	085b      	lsrs	r3, r3, #1
 800918a:	e001      	b.n	8009190 <HAL_ADC_Init+0x138>
 800918c:	2380      	movs	r3, #128	; 0x80
 800918e:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8009190:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	212c      	movs	r1, #44	; 0x2c
 8009196:	5c5b      	ldrb	r3, [r3, r1]
 8009198:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800919a:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800919c:	69ba      	ldr	r2, [r7, #24]
 800919e:	4313      	orrs	r3, r2
 80091a0:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2220      	movs	r2, #32
 80091a6:	5c9b      	ldrb	r3, [r3, r2]
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d115      	bne.n	80091d8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	7e9b      	ldrb	r3, [r3, #26]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d105      	bne.n	80091c0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80091b4:	69bb      	ldr	r3, [r7, #24]
 80091b6:	2280      	movs	r2, #128	; 0x80
 80091b8:	0252      	lsls	r2, r2, #9
 80091ba:	4313      	orrs	r3, r2
 80091bc:	61bb      	str	r3, [r7, #24]
 80091be:	e00b      	b.n	80091d8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80091c4:	2220      	movs	r2, #32
 80091c6:	431a      	orrs	r2, r3
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80091d0:	2201      	movs	r2, #1
 80091d2:	431a      	orrs	r2, r3
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d00a      	beq.n	80091f6 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80091e4:	23e0      	movs	r3, #224	; 0xe0
 80091e6:	005b      	lsls	r3, r3, #1
 80091e8:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80091ee:	4313      	orrs	r3, r2
 80091f0:	69ba      	ldr	r2, [r7, #24]
 80091f2:	4313      	orrs	r3, r2
 80091f4:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	68db      	ldr	r3, [r3, #12]
 80091fc:	4a65      	ldr	r2, [pc, #404]	; (8009394 <HAL_ADC_Init+0x33c>)
 80091fe:	4013      	ands	r3, r2
 8009200:	0019      	movs	r1, r3
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	69ba      	ldr	r2, [r7, #24]
 8009208:	430a      	orrs	r2, r1
 800920a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	0f9b      	lsrs	r3, r3, #30
 8009212:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8009218:	4313      	orrs	r3, r2
 800921a:	697a      	ldr	r2, [r7, #20]
 800921c:	4313      	orrs	r3, r2
 800921e:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	223c      	movs	r2, #60	; 0x3c
 8009224:	5c9b      	ldrb	r3, [r3, r2]
 8009226:	2b01      	cmp	r3, #1
 8009228:	d111      	bne.n	800924e <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	685b      	ldr	r3, [r3, #4]
 800922e:	0f9b      	lsrs	r3, r3, #30
 8009230:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8009236:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 800923c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8009242:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	4313      	orrs	r3, r2
 8009248:	2201      	movs	r2, #1
 800924a:	4313      	orrs	r3, r2
 800924c:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	691b      	ldr	r3, [r3, #16]
 8009254:	4a50      	ldr	r2, [pc, #320]	; (8009398 <HAL_ADC_Init+0x340>)
 8009256:	4013      	ands	r3, r2
 8009258:	0019      	movs	r1, r3
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	697a      	ldr	r2, [r7, #20]
 8009260:	430a      	orrs	r2, r1
 8009262:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	685a      	ldr	r2, [r3, #4]
 8009268:	23c0      	movs	r3, #192	; 0xc0
 800926a:	061b      	lsls	r3, r3, #24
 800926c:	429a      	cmp	r2, r3
 800926e:	d018      	beq.n	80092a2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8009274:	2380      	movs	r3, #128	; 0x80
 8009276:	05db      	lsls	r3, r3, #23
 8009278:	429a      	cmp	r2, r3
 800927a:	d012      	beq.n	80092a2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8009280:	2380      	movs	r3, #128	; 0x80
 8009282:	061b      	lsls	r3, r3, #24
 8009284:	429a      	cmp	r2, r3
 8009286:	d00c      	beq.n	80092a2 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8009288:	4b44      	ldr	r3, [pc, #272]	; (800939c <HAL_ADC_Init+0x344>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4a44      	ldr	r2, [pc, #272]	; (80093a0 <HAL_ADC_Init+0x348>)
 800928e:	4013      	ands	r3, r2
 8009290:	0019      	movs	r1, r3
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	685a      	ldr	r2, [r3, #4]
 8009296:	23f0      	movs	r3, #240	; 0xf0
 8009298:	039b      	lsls	r3, r3, #14
 800929a:	401a      	ands	r2, r3
 800929c:	4b3f      	ldr	r3, [pc, #252]	; (800939c <HAL_ADC_Init+0x344>)
 800929e:	430a      	orrs	r2, r1
 80092a0:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6818      	ldr	r0, [r3, #0]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092aa:	001a      	movs	r2, r3
 80092ac:	2100      	movs	r1, #0
 80092ae:	f7ff fdac 	bl	8008e0a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6818      	ldr	r0, [r3, #0]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092ba:	493a      	ldr	r1, [pc, #232]	; (80093a4 <HAL_ADC_Init+0x34c>)
 80092bc:	001a      	movs	r2, r3
 80092be:	f7ff fda4 	bl	8008e0a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	691b      	ldr	r3, [r3, #16]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d109      	bne.n	80092de <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	2110      	movs	r1, #16
 80092d6:	4249      	negs	r1, r1
 80092d8:	430a      	orrs	r2, r1
 80092da:	629a      	str	r2, [r3, #40]	; 0x28
 80092dc:	e018      	b.n	8009310 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	691a      	ldr	r2, [r3, #16]
 80092e2:	2380      	movs	r3, #128	; 0x80
 80092e4:	039b      	lsls	r3, r3, #14
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d112      	bne.n	8009310 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	69db      	ldr	r3, [r3, #28]
 80092f4:	3b01      	subs	r3, #1
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	221c      	movs	r2, #28
 80092fa:	4013      	ands	r3, r2
 80092fc:	2210      	movs	r2, #16
 80092fe:	4252      	negs	r2, r2
 8009300:	409a      	lsls	r2, r3
 8009302:	0011      	movs	r1, r2
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	430a      	orrs	r2, r1
 800930e:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	2100      	movs	r1, #0
 8009316:	0018      	movs	r0, r3
 8009318:	f7ff fd94 	bl	8008e44 <LL_ADC_GetSamplingTimeCommonChannels>
 800931c:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8009322:	429a      	cmp	r2, r3
 8009324:	d10b      	bne.n	800933e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2200      	movs	r2, #0
 800932a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009330:	2203      	movs	r2, #3
 8009332:	4393      	bics	r3, r2
 8009334:	2201      	movs	r2, #1
 8009336:	431a      	orrs	r2, r3
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800933c:	e01c      	b.n	8009378 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009342:	2212      	movs	r2, #18
 8009344:	4393      	bics	r3, r2
 8009346:	2210      	movs	r2, #16
 8009348:	431a      	orrs	r2, r3
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009352:	2201      	movs	r2, #1
 8009354:	431a      	orrs	r2, r3
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800935a:	231f      	movs	r3, #31
 800935c:	18fb      	adds	r3, r7, r3
 800935e:	2201      	movs	r2, #1
 8009360:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8009362:	e009      	b.n	8009378 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009368:	2210      	movs	r2, #16
 800936a:	431a      	orrs	r2, r3
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8009370:	231f      	movs	r3, #31
 8009372:	18fb      	adds	r3, r7, r3
 8009374:	2201      	movs	r2, #1
 8009376:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8009378:	231f      	movs	r3, #31
 800937a:	18fb      	adds	r3, r7, r3
 800937c:	781b      	ldrb	r3, [r3, #0]
}
 800937e:	0018      	movs	r0, r3
 8009380:	46bd      	mov	sp, r7
 8009382:	b008      	add	sp, #32
 8009384:	bd80      	pop	{r7, pc}
 8009386:	46c0      	nop			; (mov r8, r8)
 8009388:	200000e0 	.word	0x200000e0
 800938c:	00030d40 	.word	0x00030d40
 8009390:	fffffefd 	.word	0xfffffefd
 8009394:	fffe0201 	.word	0xfffe0201
 8009398:	1ffffc02 	.word	0x1ffffc02
 800939c:	40012708 	.word	0x40012708
 80093a0:	ffc3ffff 	.word	0xffc3ffff
 80093a4:	07ffff04 	.word	0x07ffff04

080093a8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80093a8:	b5b0      	push	{r4, r5, r7, lr}
 80093aa:	b086      	sub	sp, #24
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	60f8      	str	r0, [r7, #12]
 80093b0:	60b9      	str	r1, [r7, #8]
 80093b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	0018      	movs	r0, r3
 80093ba:	f7ff fe3b 	bl	8009034 <LL_ADC_REG_IsConversionOngoing>
 80093be:	1e03      	subs	r3, r0, #0
 80093c0:	d16c      	bne.n	800949c <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2254      	movs	r2, #84	; 0x54
 80093c6:	5c9b      	ldrb	r3, [r3, r2]
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d101      	bne.n	80093d0 <HAL_ADC_Start_DMA+0x28>
 80093cc:	2302      	movs	r3, #2
 80093ce:	e06c      	b.n	80094aa <HAL_ADC_Start_DMA+0x102>
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2254      	movs	r2, #84	; 0x54
 80093d4:	2101      	movs	r1, #1
 80093d6:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	68db      	ldr	r3, [r3, #12]
 80093de:	2201      	movs	r2, #1
 80093e0:	4013      	ands	r3, r2
 80093e2:	d113      	bne.n	800940c <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	0018      	movs	r0, r3
 80093ea:	f7ff fdff 	bl	8008fec <LL_ADC_IsEnabled>
 80093ee:	1e03      	subs	r3, r0, #0
 80093f0:	d004      	beq.n	80093fc <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	0018      	movs	r0, r3
 80093f8:	f7ff fde6 	bl	8008fc8 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	68da      	ldr	r2, [r3, #12]
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	2101      	movs	r1, #1
 8009408:	430a      	orrs	r2, r1
 800940a:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800940c:	2517      	movs	r5, #23
 800940e:	197c      	adds	r4, r7, r5
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	0018      	movs	r0, r3
 8009414:	f000 fa46 	bl	80098a4 <ADC_Enable>
 8009418:	0003      	movs	r3, r0
 800941a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800941c:	002c      	movs	r4, r5
 800941e:	193b      	adds	r3, r7, r4
 8009420:	781b      	ldrb	r3, [r3, #0]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d13e      	bne.n	80094a4 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800942a:	4a22      	ldr	r2, [pc, #136]	; (80094b4 <HAL_ADC_Start_DMA+0x10c>)
 800942c:	4013      	ands	r3, r2
 800942e:	2280      	movs	r2, #128	; 0x80
 8009430:	0052      	lsls	r2, r2, #1
 8009432:	431a      	orrs	r2, r3
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2200      	movs	r2, #0
 800943c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009442:	4a1d      	ldr	r2, [pc, #116]	; (80094b8 <HAL_ADC_Start_DMA+0x110>)
 8009444:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800944a:	4a1c      	ldr	r2, [pc, #112]	; (80094bc <HAL_ADC_Start_DMA+0x114>)
 800944c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009452:	4a1b      	ldr	r2, [pc, #108]	; (80094c0 <HAL_ADC_Start_DMA+0x118>)
 8009454:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	221c      	movs	r2, #28
 800945c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	2254      	movs	r2, #84	; 0x54
 8009462:	2100      	movs	r1, #0
 8009464:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	685a      	ldr	r2, [r3, #4]
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	2110      	movs	r1, #16
 8009472:	430a      	orrs	r2, r1
 8009474:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	3340      	adds	r3, #64	; 0x40
 8009480:	0019      	movs	r1, r3
 8009482:	68ba      	ldr	r2, [r7, #8]
 8009484:	193c      	adds	r4, r7, r4
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f000 fc58 	bl	8009d3c <HAL_DMA_Start_IT>
 800948c:	0003      	movs	r3, r0
 800948e:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	0018      	movs	r0, r3
 8009496:	f7ff fdbb 	bl	8009010 <LL_ADC_REG_StartConversion>
 800949a:	e003      	b.n	80094a4 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800949c:	2317      	movs	r3, #23
 800949e:	18fb      	adds	r3, r7, r3
 80094a0:	2202      	movs	r2, #2
 80094a2:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80094a4:	2317      	movs	r3, #23
 80094a6:	18fb      	adds	r3, r7, r3
 80094a8:	781b      	ldrb	r3, [r3, #0]
}
 80094aa:	0018      	movs	r0, r3
 80094ac:	46bd      	mov	sp, r7
 80094ae:	b006      	add	sp, #24
 80094b0:	bdb0      	pop	{r4, r5, r7, pc}
 80094b2:	46c0      	nop			; (mov r8, r8)
 80094b4:	fffff0fe 	.word	0xfffff0fe
 80094b8:	080099b1 	.word	0x080099b1
 80094bc:	08009a79 	.word	0x08009a79
 80094c0:	08009a97 	.word	0x08009a97

080094c4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b082      	sub	sp, #8
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80094cc:	46c0      	nop			; (mov r8, r8)
 80094ce:	46bd      	mov	sp, r7
 80094d0:	b002      	add	sp, #8
 80094d2:	bd80      	pop	{r7, pc}

080094d4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b082      	sub	sp, #8
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80094dc:	46c0      	nop			; (mov r8, r8)
 80094de:	46bd      	mov	sp, r7
 80094e0:	b002      	add	sp, #8
 80094e2:	bd80      	pop	{r7, pc}

080094e4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b082      	sub	sp, #8
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80094ec:	46c0      	nop			; (mov r8, r8)
 80094ee:	46bd      	mov	sp, r7
 80094f0:	b002      	add	sp, #8
 80094f2:	bd80      	pop	{r7, pc}

080094f4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b086      	sub	sp, #24
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
 80094fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80094fe:	2317      	movs	r3, #23
 8009500:	18fb      	adds	r3, r7, r3
 8009502:	2200      	movs	r2, #0
 8009504:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8009506:	2300      	movs	r3, #0
 8009508:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2254      	movs	r2, #84	; 0x54
 800950e:	5c9b      	ldrb	r3, [r3, r2]
 8009510:	2b01      	cmp	r3, #1
 8009512:	d101      	bne.n	8009518 <HAL_ADC_ConfigChannel+0x24>
 8009514:	2302      	movs	r3, #2
 8009516:	e1c0      	b.n	800989a <HAL_ADC_ConfigChannel+0x3a6>
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2254      	movs	r2, #84	; 0x54
 800951c:	2101      	movs	r1, #1
 800951e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	0018      	movs	r0, r3
 8009526:	f7ff fd85 	bl	8009034 <LL_ADC_REG_IsConversionOngoing>
 800952a:	1e03      	subs	r3, r0, #0
 800952c:	d000      	beq.n	8009530 <HAL_ADC_ConfigChannel+0x3c>
 800952e:	e1a3      	b.n	8009878 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	685b      	ldr	r3, [r3, #4]
 8009534:	2b02      	cmp	r3, #2
 8009536:	d100      	bne.n	800953a <HAL_ADC_ConfigChannel+0x46>
 8009538:	e143      	b.n	80097c2 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	691a      	ldr	r2, [r3, #16]
 800953e:	2380      	movs	r3, #128	; 0x80
 8009540:	061b      	lsls	r3, r3, #24
 8009542:	429a      	cmp	r2, r3
 8009544:	d004      	beq.n	8009550 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800954a:	4ac1      	ldr	r2, [pc, #772]	; (8009850 <HAL_ADC_ConfigChannel+0x35c>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d108      	bne.n	8009562 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681a      	ldr	r2, [r3, #0]
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	0019      	movs	r1, r3
 800955a:	0010      	movs	r0, r2
 800955c:	f7ff fcba 	bl	8008ed4 <LL_ADC_REG_SetSequencerChAdd>
 8009560:	e0c9      	b.n	80096f6 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	211f      	movs	r1, #31
 800956c:	400b      	ands	r3, r1
 800956e:	210f      	movs	r1, #15
 8009570:	4099      	lsls	r1, r3
 8009572:	000b      	movs	r3, r1
 8009574:	43db      	mvns	r3, r3
 8009576:	4013      	ands	r3, r2
 8009578:	0019      	movs	r1, r3
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	035b      	lsls	r3, r3, #13
 8009580:	0b5b      	lsrs	r3, r3, #13
 8009582:	d105      	bne.n	8009590 <HAL_ADC_ConfigChannel+0x9c>
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	0e9b      	lsrs	r3, r3, #26
 800958a:	221f      	movs	r2, #31
 800958c:	4013      	ands	r3, r2
 800958e:	e098      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	2201      	movs	r2, #1
 8009596:	4013      	ands	r3, r2
 8009598:	d000      	beq.n	800959c <HAL_ADC_ConfigChannel+0xa8>
 800959a:	e091      	b.n	80096c0 <HAL_ADC_ConfigChannel+0x1cc>
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	2202      	movs	r2, #2
 80095a2:	4013      	ands	r3, r2
 80095a4:	d000      	beq.n	80095a8 <HAL_ADC_ConfigChannel+0xb4>
 80095a6:	e089      	b.n	80096bc <HAL_ADC_ConfigChannel+0x1c8>
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	2204      	movs	r2, #4
 80095ae:	4013      	ands	r3, r2
 80095b0:	d000      	beq.n	80095b4 <HAL_ADC_ConfigChannel+0xc0>
 80095b2:	e081      	b.n	80096b8 <HAL_ADC_ConfigChannel+0x1c4>
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	2208      	movs	r2, #8
 80095ba:	4013      	ands	r3, r2
 80095bc:	d000      	beq.n	80095c0 <HAL_ADC_ConfigChannel+0xcc>
 80095be:	e079      	b.n	80096b4 <HAL_ADC_ConfigChannel+0x1c0>
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	2210      	movs	r2, #16
 80095c6:	4013      	ands	r3, r2
 80095c8:	d000      	beq.n	80095cc <HAL_ADC_ConfigChannel+0xd8>
 80095ca:	e071      	b.n	80096b0 <HAL_ADC_ConfigChannel+0x1bc>
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	2220      	movs	r2, #32
 80095d2:	4013      	ands	r3, r2
 80095d4:	d000      	beq.n	80095d8 <HAL_ADC_ConfigChannel+0xe4>
 80095d6:	e069      	b.n	80096ac <HAL_ADC_ConfigChannel+0x1b8>
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	2240      	movs	r2, #64	; 0x40
 80095de:	4013      	ands	r3, r2
 80095e0:	d000      	beq.n	80095e4 <HAL_ADC_ConfigChannel+0xf0>
 80095e2:	e061      	b.n	80096a8 <HAL_ADC_ConfigChannel+0x1b4>
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	2280      	movs	r2, #128	; 0x80
 80095ea:	4013      	ands	r3, r2
 80095ec:	d000      	beq.n	80095f0 <HAL_ADC_ConfigChannel+0xfc>
 80095ee:	e059      	b.n	80096a4 <HAL_ADC_ConfigChannel+0x1b0>
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	681a      	ldr	r2, [r3, #0]
 80095f4:	2380      	movs	r3, #128	; 0x80
 80095f6:	005b      	lsls	r3, r3, #1
 80095f8:	4013      	ands	r3, r2
 80095fa:	d151      	bne.n	80096a0 <HAL_ADC_ConfigChannel+0x1ac>
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	681a      	ldr	r2, [r3, #0]
 8009600:	2380      	movs	r3, #128	; 0x80
 8009602:	009b      	lsls	r3, r3, #2
 8009604:	4013      	ands	r3, r2
 8009606:	d149      	bne.n	800969c <HAL_ADC_ConfigChannel+0x1a8>
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	681a      	ldr	r2, [r3, #0]
 800960c:	2380      	movs	r3, #128	; 0x80
 800960e:	00db      	lsls	r3, r3, #3
 8009610:	4013      	ands	r3, r2
 8009612:	d141      	bne.n	8009698 <HAL_ADC_ConfigChannel+0x1a4>
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	681a      	ldr	r2, [r3, #0]
 8009618:	2380      	movs	r3, #128	; 0x80
 800961a:	011b      	lsls	r3, r3, #4
 800961c:	4013      	ands	r3, r2
 800961e:	d139      	bne.n	8009694 <HAL_ADC_ConfigChannel+0x1a0>
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	681a      	ldr	r2, [r3, #0]
 8009624:	2380      	movs	r3, #128	; 0x80
 8009626:	015b      	lsls	r3, r3, #5
 8009628:	4013      	ands	r3, r2
 800962a:	d131      	bne.n	8009690 <HAL_ADC_ConfigChannel+0x19c>
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	681a      	ldr	r2, [r3, #0]
 8009630:	2380      	movs	r3, #128	; 0x80
 8009632:	019b      	lsls	r3, r3, #6
 8009634:	4013      	ands	r3, r2
 8009636:	d129      	bne.n	800968c <HAL_ADC_ConfigChannel+0x198>
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	681a      	ldr	r2, [r3, #0]
 800963c:	2380      	movs	r3, #128	; 0x80
 800963e:	01db      	lsls	r3, r3, #7
 8009640:	4013      	ands	r3, r2
 8009642:	d121      	bne.n	8009688 <HAL_ADC_ConfigChannel+0x194>
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	681a      	ldr	r2, [r3, #0]
 8009648:	2380      	movs	r3, #128	; 0x80
 800964a:	021b      	lsls	r3, r3, #8
 800964c:	4013      	ands	r3, r2
 800964e:	d119      	bne.n	8009684 <HAL_ADC_ConfigChannel+0x190>
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	681a      	ldr	r2, [r3, #0]
 8009654:	2380      	movs	r3, #128	; 0x80
 8009656:	025b      	lsls	r3, r3, #9
 8009658:	4013      	ands	r3, r2
 800965a:	d111      	bne.n	8009680 <HAL_ADC_ConfigChannel+0x18c>
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	681a      	ldr	r2, [r3, #0]
 8009660:	2380      	movs	r3, #128	; 0x80
 8009662:	029b      	lsls	r3, r3, #10
 8009664:	4013      	ands	r3, r2
 8009666:	d109      	bne.n	800967c <HAL_ADC_ConfigChannel+0x188>
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	681a      	ldr	r2, [r3, #0]
 800966c:	2380      	movs	r3, #128	; 0x80
 800966e:	02db      	lsls	r3, r3, #11
 8009670:	4013      	ands	r3, r2
 8009672:	d001      	beq.n	8009678 <HAL_ADC_ConfigChannel+0x184>
 8009674:	2312      	movs	r3, #18
 8009676:	e024      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 8009678:	2300      	movs	r3, #0
 800967a:	e022      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 800967c:	2311      	movs	r3, #17
 800967e:	e020      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 8009680:	2310      	movs	r3, #16
 8009682:	e01e      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 8009684:	230f      	movs	r3, #15
 8009686:	e01c      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 8009688:	230e      	movs	r3, #14
 800968a:	e01a      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 800968c:	230d      	movs	r3, #13
 800968e:	e018      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 8009690:	230c      	movs	r3, #12
 8009692:	e016      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 8009694:	230b      	movs	r3, #11
 8009696:	e014      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 8009698:	230a      	movs	r3, #10
 800969a:	e012      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 800969c:	2309      	movs	r3, #9
 800969e:	e010      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 80096a0:	2308      	movs	r3, #8
 80096a2:	e00e      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 80096a4:	2307      	movs	r3, #7
 80096a6:	e00c      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 80096a8:	2306      	movs	r3, #6
 80096aa:	e00a      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 80096ac:	2305      	movs	r3, #5
 80096ae:	e008      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 80096b0:	2304      	movs	r3, #4
 80096b2:	e006      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 80096b4:	2303      	movs	r3, #3
 80096b6:	e004      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 80096b8:	2302      	movs	r3, #2
 80096ba:	e002      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 80096bc:	2301      	movs	r3, #1
 80096be:	e000      	b.n	80096c2 <HAL_ADC_ConfigChannel+0x1ce>
 80096c0:	2300      	movs	r3, #0
 80096c2:	683a      	ldr	r2, [r7, #0]
 80096c4:	6852      	ldr	r2, [r2, #4]
 80096c6:	201f      	movs	r0, #31
 80096c8:	4002      	ands	r2, r0
 80096ca:	4093      	lsls	r3, r2
 80096cc:	000a      	movs	r2, r1
 80096ce:	431a      	orrs	r2, r3
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	685b      	ldr	r3, [r3, #4]
 80096d8:	089b      	lsrs	r3, r3, #2
 80096da:	1c5a      	adds	r2, r3, #1
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	69db      	ldr	r3, [r3, #28]
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d808      	bhi.n	80096f6 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6818      	ldr	r0, [r3, #0]
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	6859      	ldr	r1, [r3, #4]
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	001a      	movs	r2, r3
 80096f2:	f7ff fbcf 	bl	8008e94 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6818      	ldr	r0, [r3, #0]
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	6819      	ldr	r1, [r3, #0]
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	689b      	ldr	r3, [r3, #8]
 8009702:	001a      	movs	r2, r3
 8009704:	f7ff fc0a 	bl	8008f1c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2b00      	cmp	r3, #0
 800970e:	db00      	blt.n	8009712 <HAL_ADC_ConfigChannel+0x21e>
 8009710:	e0bc      	b.n	800988c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009712:	4b50      	ldr	r3, [pc, #320]	; (8009854 <HAL_ADC_ConfigChannel+0x360>)
 8009714:	0018      	movs	r0, r3
 8009716:	f7ff fb6b 	bl	8008df0 <LL_ADC_GetCommonPathInternalCh>
 800971a:	0003      	movs	r3, r0
 800971c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	4a4d      	ldr	r2, [pc, #308]	; (8009858 <HAL_ADC_ConfigChannel+0x364>)
 8009724:	4293      	cmp	r3, r2
 8009726:	d122      	bne.n	800976e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8009728:	693a      	ldr	r2, [r7, #16]
 800972a:	2380      	movs	r3, #128	; 0x80
 800972c:	041b      	lsls	r3, r3, #16
 800972e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8009730:	d11d      	bne.n	800976e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009732:	693b      	ldr	r3, [r7, #16]
 8009734:	2280      	movs	r2, #128	; 0x80
 8009736:	0412      	lsls	r2, r2, #16
 8009738:	4313      	orrs	r3, r2
 800973a:	4a46      	ldr	r2, [pc, #280]	; (8009854 <HAL_ADC_ConfigChannel+0x360>)
 800973c:	0019      	movs	r1, r3
 800973e:	0010      	movs	r0, r2
 8009740:	f7ff fb42 	bl	8008dc8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009744:	4b45      	ldr	r3, [pc, #276]	; (800985c <HAL_ADC_ConfigChannel+0x368>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4945      	ldr	r1, [pc, #276]	; (8009860 <HAL_ADC_ConfigChannel+0x36c>)
 800974a:	0018      	movs	r0, r3
 800974c:	f7f6 fcf8 	bl	8000140 <__udivsi3>
 8009750:	0003      	movs	r3, r0
 8009752:	1c5a      	adds	r2, r3, #1
 8009754:	0013      	movs	r3, r2
 8009756:	005b      	lsls	r3, r3, #1
 8009758:	189b      	adds	r3, r3, r2
 800975a:	009b      	lsls	r3, r3, #2
 800975c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800975e:	e002      	b.n	8009766 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	3b01      	subs	r3, #1
 8009764:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d1f9      	bne.n	8009760 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800976c:	e08e      	b.n	800988c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	4a3c      	ldr	r2, [pc, #240]	; (8009864 <HAL_ADC_ConfigChannel+0x370>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d10e      	bne.n	8009796 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009778:	693a      	ldr	r2, [r7, #16]
 800977a:	2380      	movs	r3, #128	; 0x80
 800977c:	045b      	lsls	r3, r3, #17
 800977e:	4013      	ands	r3, r2
 8009780:	d109      	bne.n	8009796 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	2280      	movs	r2, #128	; 0x80
 8009786:	0452      	lsls	r2, r2, #17
 8009788:	4313      	orrs	r3, r2
 800978a:	4a32      	ldr	r2, [pc, #200]	; (8009854 <HAL_ADC_ConfigChannel+0x360>)
 800978c:	0019      	movs	r1, r3
 800978e:	0010      	movs	r0, r2
 8009790:	f7ff fb1a 	bl	8008dc8 <LL_ADC_SetCommonPathInternalCh>
 8009794:	e07a      	b.n	800988c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4a33      	ldr	r2, [pc, #204]	; (8009868 <HAL_ADC_ConfigChannel+0x374>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d000      	beq.n	80097a2 <HAL_ADC_ConfigChannel+0x2ae>
 80097a0:	e074      	b.n	800988c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80097a2:	693a      	ldr	r2, [r7, #16]
 80097a4:	2380      	movs	r3, #128	; 0x80
 80097a6:	03db      	lsls	r3, r3, #15
 80097a8:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80097aa:	d000      	beq.n	80097ae <HAL_ADC_ConfigChannel+0x2ba>
 80097ac:	e06e      	b.n	800988c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80097ae:	693b      	ldr	r3, [r7, #16]
 80097b0:	2280      	movs	r2, #128	; 0x80
 80097b2:	03d2      	lsls	r2, r2, #15
 80097b4:	4313      	orrs	r3, r2
 80097b6:	4a27      	ldr	r2, [pc, #156]	; (8009854 <HAL_ADC_ConfigChannel+0x360>)
 80097b8:	0019      	movs	r1, r3
 80097ba:	0010      	movs	r0, r2
 80097bc:	f7ff fb04 	bl	8008dc8 <LL_ADC_SetCommonPathInternalCh>
 80097c0:	e064      	b.n	800988c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	691a      	ldr	r2, [r3, #16]
 80097c6:	2380      	movs	r3, #128	; 0x80
 80097c8:	061b      	lsls	r3, r3, #24
 80097ca:	429a      	cmp	r2, r3
 80097cc:	d004      	beq.n	80097d8 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80097d2:	4a1f      	ldr	r2, [pc, #124]	; (8009850 <HAL_ADC_ConfigChannel+0x35c>)
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d107      	bne.n	80097e8 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	0019      	movs	r1, r3
 80097e2:	0010      	movs	r0, r2
 80097e4:	f7ff fb87 	bl	8008ef6 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	da4d      	bge.n	800988c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80097f0:	4b18      	ldr	r3, [pc, #96]	; (8009854 <HAL_ADC_ConfigChannel+0x360>)
 80097f2:	0018      	movs	r0, r3
 80097f4:	f7ff fafc 	bl	8008df0 <LL_ADC_GetCommonPathInternalCh>
 80097f8:	0003      	movs	r3, r0
 80097fa:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	4a15      	ldr	r2, [pc, #84]	; (8009858 <HAL_ADC_ConfigChannel+0x364>)
 8009802:	4293      	cmp	r3, r2
 8009804:	d108      	bne.n	8009818 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009806:	693b      	ldr	r3, [r7, #16]
 8009808:	4a18      	ldr	r2, [pc, #96]	; (800986c <HAL_ADC_ConfigChannel+0x378>)
 800980a:	4013      	ands	r3, r2
 800980c:	4a11      	ldr	r2, [pc, #68]	; (8009854 <HAL_ADC_ConfigChannel+0x360>)
 800980e:	0019      	movs	r1, r3
 8009810:	0010      	movs	r0, r2
 8009812:	f7ff fad9 	bl	8008dc8 <LL_ADC_SetCommonPathInternalCh>
 8009816:	e039      	b.n	800988c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	4a11      	ldr	r2, [pc, #68]	; (8009864 <HAL_ADC_ConfigChannel+0x370>)
 800981e:	4293      	cmp	r3, r2
 8009820:	d108      	bne.n	8009834 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	4a12      	ldr	r2, [pc, #72]	; (8009870 <HAL_ADC_ConfigChannel+0x37c>)
 8009826:	4013      	ands	r3, r2
 8009828:	4a0a      	ldr	r2, [pc, #40]	; (8009854 <HAL_ADC_ConfigChannel+0x360>)
 800982a:	0019      	movs	r1, r3
 800982c:	0010      	movs	r0, r2
 800982e:	f7ff facb 	bl	8008dc8 <LL_ADC_SetCommonPathInternalCh>
 8009832:	e02b      	b.n	800988c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a0b      	ldr	r2, [pc, #44]	; (8009868 <HAL_ADC_ConfigChannel+0x374>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d126      	bne.n	800988c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800983e:	693b      	ldr	r3, [r7, #16]
 8009840:	4a0c      	ldr	r2, [pc, #48]	; (8009874 <HAL_ADC_ConfigChannel+0x380>)
 8009842:	4013      	ands	r3, r2
 8009844:	4a03      	ldr	r2, [pc, #12]	; (8009854 <HAL_ADC_ConfigChannel+0x360>)
 8009846:	0019      	movs	r1, r3
 8009848:	0010      	movs	r0, r2
 800984a:	f7ff fabd 	bl	8008dc8 <LL_ADC_SetCommonPathInternalCh>
 800984e:	e01d      	b.n	800988c <HAL_ADC_ConfigChannel+0x398>
 8009850:	80000004 	.word	0x80000004
 8009854:	40012708 	.word	0x40012708
 8009858:	b0001000 	.word	0xb0001000
 800985c:	200000e0 	.word	0x200000e0
 8009860:	00030d40 	.word	0x00030d40
 8009864:	b8004000 	.word	0xb8004000
 8009868:	b4002000 	.word	0xb4002000
 800986c:	ff7fffff 	.word	0xff7fffff
 8009870:	feffffff 	.word	0xfeffffff
 8009874:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800987c:	2220      	movs	r2, #32
 800987e:	431a      	orrs	r2, r3
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8009884:	2317      	movs	r3, #23
 8009886:	18fb      	adds	r3, r7, r3
 8009888:	2201      	movs	r2, #1
 800988a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2254      	movs	r2, #84	; 0x54
 8009890:	2100      	movs	r1, #0
 8009892:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8009894:	2317      	movs	r3, #23
 8009896:	18fb      	adds	r3, r7, r3
 8009898:	781b      	ldrb	r3, [r3, #0]
}
 800989a:	0018      	movs	r0, r3
 800989c:	46bd      	mov	sp, r7
 800989e:	b006      	add	sp, #24
 80098a0:	bd80      	pop	{r7, pc}
 80098a2:	46c0      	nop			; (mov r8, r8)

080098a4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b084      	sub	sp, #16
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80098ac:	2300      	movs	r3, #0
 80098ae:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	0018      	movs	r0, r3
 80098b6:	f7ff fb99 	bl	8008fec <LL_ADC_IsEnabled>
 80098ba:	1e03      	subs	r3, r0, #0
 80098bc:	d000      	beq.n	80098c0 <ADC_Enable+0x1c>
 80098be:	e069      	b.n	8009994 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	689b      	ldr	r3, [r3, #8]
 80098c6:	4a36      	ldr	r2, [pc, #216]	; (80099a0 <ADC_Enable+0xfc>)
 80098c8:	4013      	ands	r3, r2
 80098ca:	d00d      	beq.n	80098e8 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098d0:	2210      	movs	r2, #16
 80098d2:	431a      	orrs	r2, r3
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098dc:	2201      	movs	r2, #1
 80098de:	431a      	orrs	r2, r3
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80098e4:	2301      	movs	r3, #1
 80098e6:	e056      	b.n	8009996 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	0018      	movs	r0, r3
 80098ee:	f7ff fb59 	bl	8008fa4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 80098f2:	4b2c      	ldr	r3, [pc, #176]	; (80099a4 <ADC_Enable+0x100>)
 80098f4:	0018      	movs	r0, r3
 80098f6:	f7ff fa7b 	bl	8008df0 <LL_ADC_GetCommonPathInternalCh>
 80098fa:	0002      	movs	r2, r0
 80098fc:	2380      	movs	r3, #128	; 0x80
 80098fe:	041b      	lsls	r3, r3, #16
 8009900:	4013      	ands	r3, r2
 8009902:	d00f      	beq.n	8009924 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009904:	4b28      	ldr	r3, [pc, #160]	; (80099a8 <ADC_Enable+0x104>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	4928      	ldr	r1, [pc, #160]	; (80099ac <ADC_Enable+0x108>)
 800990a:	0018      	movs	r0, r3
 800990c:	f7f6 fc18 	bl	8000140 <__udivsi3>
 8009910:	0003      	movs	r3, r0
 8009912:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8009914:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8009916:	e002      	b.n	800991e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	3b01      	subs	r3, #1
 800991c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d1f9      	bne.n	8009918 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	7e5b      	ldrb	r3, [r3, #25]
 8009928:	2b01      	cmp	r3, #1
 800992a:	d033      	beq.n	8009994 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800992c:	f7ff fa08 	bl	8008d40 <HAL_GetTick>
 8009930:	0003      	movs	r3, r0
 8009932:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009934:	e027      	b.n	8009986 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	0018      	movs	r0, r3
 800993c:	f7ff fb56 	bl	8008fec <LL_ADC_IsEnabled>
 8009940:	1e03      	subs	r3, r0, #0
 8009942:	d104      	bne.n	800994e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	0018      	movs	r0, r3
 800994a:	f7ff fb2b 	bl	8008fa4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800994e:	f7ff f9f7 	bl	8008d40 <HAL_GetTick>
 8009952:	0002      	movs	r2, r0
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	1ad3      	subs	r3, r2, r3
 8009958:	2b02      	cmp	r3, #2
 800995a:	d914      	bls.n	8009986 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	2201      	movs	r2, #1
 8009964:	4013      	ands	r3, r2
 8009966:	2b01      	cmp	r3, #1
 8009968:	d00d      	beq.n	8009986 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800996e:	2210      	movs	r2, #16
 8009970:	431a      	orrs	r2, r3
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800997a:	2201      	movs	r2, #1
 800997c:	431a      	orrs	r2, r3
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8009982:	2301      	movs	r3, #1
 8009984:	e007      	b.n	8009996 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	2201      	movs	r2, #1
 800998e:	4013      	ands	r3, r2
 8009990:	2b01      	cmp	r3, #1
 8009992:	d1d0      	bne.n	8009936 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009994:	2300      	movs	r3, #0
}
 8009996:	0018      	movs	r0, r3
 8009998:	46bd      	mov	sp, r7
 800999a:	b004      	add	sp, #16
 800999c:	bd80      	pop	{r7, pc}
 800999e:	46c0      	nop			; (mov r8, r8)
 80099a0:	80000017 	.word	0x80000017
 80099a4:	40012708 	.word	0x40012708
 80099a8:	200000e0 	.word	0x200000e0
 80099ac:	00030d40 	.word	0x00030d40

080099b0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b084      	sub	sp, #16
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099bc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099c2:	2250      	movs	r2, #80	; 0x50
 80099c4:	4013      	ands	r3, r2
 80099c6:	d141      	bne.n	8009a4c <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099cc:	2280      	movs	r2, #128	; 0x80
 80099ce:	0092      	lsls	r2, r2, #2
 80099d0:	431a      	orrs	r2, r3
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	0018      	movs	r0, r3
 80099dc:	f7ff fa49 	bl	8008e72 <LL_ADC_REG_IsTriggerSourceSWStart>
 80099e0:	1e03      	subs	r3, r0, #0
 80099e2:	d02e      	beq.n	8009a42 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	7e9b      	ldrb	r3, [r3, #26]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d12a      	bne.n	8009a42 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	2208      	movs	r2, #8
 80099f4:	4013      	ands	r3, r2
 80099f6:	2b08      	cmp	r3, #8
 80099f8:	d123      	bne.n	8009a42 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	0018      	movs	r0, r3
 8009a00:	f7ff fb18 	bl	8009034 <LL_ADC_REG_IsConversionOngoing>
 8009a04:	1e03      	subs	r3, r0, #0
 8009a06:	d110      	bne.n	8009a2a <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	685a      	ldr	r2, [r3, #4]
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	210c      	movs	r1, #12
 8009a14:	438a      	bics	r2, r1
 8009a16:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a1c:	4a15      	ldr	r2, [pc, #84]	; (8009a74 <ADC_DMAConvCplt+0xc4>)
 8009a1e:	4013      	ands	r3, r2
 8009a20:	2201      	movs	r2, #1
 8009a22:	431a      	orrs	r2, r3
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	659a      	str	r2, [r3, #88]	; 0x58
 8009a28:	e00b      	b.n	8009a42 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a2e:	2220      	movs	r2, #32
 8009a30:	431a      	orrs	r2, r3
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a3a:	2201      	movs	r2, #1
 8009a3c:	431a      	orrs	r2, r3
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	0018      	movs	r0, r3
 8009a46:	f7ff fd3d 	bl	80094c4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8009a4a:	e00f      	b.n	8009a6c <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a50:	2210      	movs	r2, #16
 8009a52:	4013      	ands	r3, r2
 8009a54:	d004      	beq.n	8009a60 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	0018      	movs	r0, r3
 8009a5a:	f7ff fd43 	bl	80094e4 <HAL_ADC_ErrorCallback>
}
 8009a5e:	e005      	b.n	8009a6c <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a66:	687a      	ldr	r2, [r7, #4]
 8009a68:	0010      	movs	r0, r2
 8009a6a:	4798      	blx	r3
}
 8009a6c:	46c0      	nop			; (mov r8, r8)
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	b004      	add	sp, #16
 8009a72:	bd80      	pop	{r7, pc}
 8009a74:	fffffefe 	.word	0xfffffefe

08009a78 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b084      	sub	sp, #16
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a84:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	0018      	movs	r0, r3
 8009a8a:	f7ff fd23 	bl	80094d4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009a8e:	46c0      	nop			; (mov r8, r8)
 8009a90:	46bd      	mov	sp, r7
 8009a92:	b004      	add	sp, #16
 8009a94:	bd80      	pop	{r7, pc}

08009a96 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8009a96:	b580      	push	{r7, lr}
 8009a98:	b084      	sub	sp, #16
 8009a9a:	af00      	add	r7, sp, #0
 8009a9c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009aa2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009aa8:	2240      	movs	r2, #64	; 0x40
 8009aaa:	431a      	orrs	r2, r3
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ab4:	2204      	movs	r2, #4
 8009ab6:	431a      	orrs	r2, r3
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	0018      	movs	r0, r3
 8009ac0:	f7ff fd10 	bl	80094e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009ac4:	46c0      	nop			; (mov r8, r8)
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	b004      	add	sp, #16
 8009aca:	bd80      	pop	{r7, pc}

08009acc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b082      	sub	sp, #8
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	0002      	movs	r2, r0
 8009ad4:	1dfb      	adds	r3, r7, #7
 8009ad6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8009ad8:	1dfb      	adds	r3, r7, #7
 8009ada:	781b      	ldrb	r3, [r3, #0]
 8009adc:	2b7f      	cmp	r3, #127	; 0x7f
 8009ade:	d809      	bhi.n	8009af4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009ae0:	1dfb      	adds	r3, r7, #7
 8009ae2:	781b      	ldrb	r3, [r3, #0]
 8009ae4:	001a      	movs	r2, r3
 8009ae6:	231f      	movs	r3, #31
 8009ae8:	401a      	ands	r2, r3
 8009aea:	4b04      	ldr	r3, [pc, #16]	; (8009afc <__NVIC_EnableIRQ+0x30>)
 8009aec:	2101      	movs	r1, #1
 8009aee:	4091      	lsls	r1, r2
 8009af0:	000a      	movs	r2, r1
 8009af2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8009af4:	46c0      	nop			; (mov r8, r8)
 8009af6:	46bd      	mov	sp, r7
 8009af8:	b002      	add	sp, #8
 8009afa:	bd80      	pop	{r7, pc}
 8009afc:	e000e100 	.word	0xe000e100

08009b00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009b00:	b590      	push	{r4, r7, lr}
 8009b02:	b083      	sub	sp, #12
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	0002      	movs	r2, r0
 8009b08:	6039      	str	r1, [r7, #0]
 8009b0a:	1dfb      	adds	r3, r7, #7
 8009b0c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8009b0e:	1dfb      	adds	r3, r7, #7
 8009b10:	781b      	ldrb	r3, [r3, #0]
 8009b12:	2b7f      	cmp	r3, #127	; 0x7f
 8009b14:	d828      	bhi.n	8009b68 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009b16:	4a2f      	ldr	r2, [pc, #188]	; (8009bd4 <__NVIC_SetPriority+0xd4>)
 8009b18:	1dfb      	adds	r3, r7, #7
 8009b1a:	781b      	ldrb	r3, [r3, #0]
 8009b1c:	b25b      	sxtb	r3, r3
 8009b1e:	089b      	lsrs	r3, r3, #2
 8009b20:	33c0      	adds	r3, #192	; 0xc0
 8009b22:	009b      	lsls	r3, r3, #2
 8009b24:	589b      	ldr	r3, [r3, r2]
 8009b26:	1dfa      	adds	r2, r7, #7
 8009b28:	7812      	ldrb	r2, [r2, #0]
 8009b2a:	0011      	movs	r1, r2
 8009b2c:	2203      	movs	r2, #3
 8009b2e:	400a      	ands	r2, r1
 8009b30:	00d2      	lsls	r2, r2, #3
 8009b32:	21ff      	movs	r1, #255	; 0xff
 8009b34:	4091      	lsls	r1, r2
 8009b36:	000a      	movs	r2, r1
 8009b38:	43d2      	mvns	r2, r2
 8009b3a:	401a      	ands	r2, r3
 8009b3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	019b      	lsls	r3, r3, #6
 8009b42:	22ff      	movs	r2, #255	; 0xff
 8009b44:	401a      	ands	r2, r3
 8009b46:	1dfb      	adds	r3, r7, #7
 8009b48:	781b      	ldrb	r3, [r3, #0]
 8009b4a:	0018      	movs	r0, r3
 8009b4c:	2303      	movs	r3, #3
 8009b4e:	4003      	ands	r3, r0
 8009b50:	00db      	lsls	r3, r3, #3
 8009b52:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009b54:	481f      	ldr	r0, [pc, #124]	; (8009bd4 <__NVIC_SetPriority+0xd4>)
 8009b56:	1dfb      	adds	r3, r7, #7
 8009b58:	781b      	ldrb	r3, [r3, #0]
 8009b5a:	b25b      	sxtb	r3, r3
 8009b5c:	089b      	lsrs	r3, r3, #2
 8009b5e:	430a      	orrs	r2, r1
 8009b60:	33c0      	adds	r3, #192	; 0xc0
 8009b62:	009b      	lsls	r3, r3, #2
 8009b64:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8009b66:	e031      	b.n	8009bcc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009b68:	4a1b      	ldr	r2, [pc, #108]	; (8009bd8 <__NVIC_SetPriority+0xd8>)
 8009b6a:	1dfb      	adds	r3, r7, #7
 8009b6c:	781b      	ldrb	r3, [r3, #0]
 8009b6e:	0019      	movs	r1, r3
 8009b70:	230f      	movs	r3, #15
 8009b72:	400b      	ands	r3, r1
 8009b74:	3b08      	subs	r3, #8
 8009b76:	089b      	lsrs	r3, r3, #2
 8009b78:	3306      	adds	r3, #6
 8009b7a:	009b      	lsls	r3, r3, #2
 8009b7c:	18d3      	adds	r3, r2, r3
 8009b7e:	3304      	adds	r3, #4
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	1dfa      	adds	r2, r7, #7
 8009b84:	7812      	ldrb	r2, [r2, #0]
 8009b86:	0011      	movs	r1, r2
 8009b88:	2203      	movs	r2, #3
 8009b8a:	400a      	ands	r2, r1
 8009b8c:	00d2      	lsls	r2, r2, #3
 8009b8e:	21ff      	movs	r1, #255	; 0xff
 8009b90:	4091      	lsls	r1, r2
 8009b92:	000a      	movs	r2, r1
 8009b94:	43d2      	mvns	r2, r2
 8009b96:	401a      	ands	r2, r3
 8009b98:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	019b      	lsls	r3, r3, #6
 8009b9e:	22ff      	movs	r2, #255	; 0xff
 8009ba0:	401a      	ands	r2, r3
 8009ba2:	1dfb      	adds	r3, r7, #7
 8009ba4:	781b      	ldrb	r3, [r3, #0]
 8009ba6:	0018      	movs	r0, r3
 8009ba8:	2303      	movs	r3, #3
 8009baa:	4003      	ands	r3, r0
 8009bac:	00db      	lsls	r3, r3, #3
 8009bae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009bb0:	4809      	ldr	r0, [pc, #36]	; (8009bd8 <__NVIC_SetPriority+0xd8>)
 8009bb2:	1dfb      	adds	r3, r7, #7
 8009bb4:	781b      	ldrb	r3, [r3, #0]
 8009bb6:	001c      	movs	r4, r3
 8009bb8:	230f      	movs	r3, #15
 8009bba:	4023      	ands	r3, r4
 8009bbc:	3b08      	subs	r3, #8
 8009bbe:	089b      	lsrs	r3, r3, #2
 8009bc0:	430a      	orrs	r2, r1
 8009bc2:	3306      	adds	r3, #6
 8009bc4:	009b      	lsls	r3, r3, #2
 8009bc6:	18c3      	adds	r3, r0, r3
 8009bc8:	3304      	adds	r3, #4
 8009bca:	601a      	str	r2, [r3, #0]
}
 8009bcc:	46c0      	nop			; (mov r8, r8)
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	b003      	add	sp, #12
 8009bd2:	bd90      	pop	{r4, r7, pc}
 8009bd4:	e000e100 	.word	0xe000e100
 8009bd8:	e000ed00 	.word	0xe000ed00

08009bdc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b084      	sub	sp, #16
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	60b9      	str	r1, [r7, #8]
 8009be4:	607a      	str	r2, [r7, #4]
 8009be6:	210f      	movs	r1, #15
 8009be8:	187b      	adds	r3, r7, r1
 8009bea:	1c02      	adds	r2, r0, #0
 8009bec:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8009bee:	68ba      	ldr	r2, [r7, #8]
 8009bf0:	187b      	adds	r3, r7, r1
 8009bf2:	781b      	ldrb	r3, [r3, #0]
 8009bf4:	b25b      	sxtb	r3, r3
 8009bf6:	0011      	movs	r1, r2
 8009bf8:	0018      	movs	r0, r3
 8009bfa:	f7ff ff81 	bl	8009b00 <__NVIC_SetPriority>
}
 8009bfe:	46c0      	nop			; (mov r8, r8)
 8009c00:	46bd      	mov	sp, r7
 8009c02:	b004      	add	sp, #16
 8009c04:	bd80      	pop	{r7, pc}

08009c06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009c06:	b580      	push	{r7, lr}
 8009c08:	b082      	sub	sp, #8
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	0002      	movs	r2, r0
 8009c0e:	1dfb      	adds	r3, r7, #7
 8009c10:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009c12:	1dfb      	adds	r3, r7, #7
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	b25b      	sxtb	r3, r3
 8009c18:	0018      	movs	r0, r3
 8009c1a:	f7ff ff57 	bl	8009acc <__NVIC_EnableIRQ>
}
 8009c1e:	46c0      	nop			; (mov r8, r8)
 8009c20:	46bd      	mov	sp, r7
 8009c22:	b002      	add	sp, #8
 8009c24:	bd80      	pop	{r7, pc}
	...

08009c28 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b082      	sub	sp, #8
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d101      	bne.n	8009c3a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8009c36:	2301      	movs	r3, #1
 8009c38:	e077      	b.n	8009d2a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	4a3d      	ldr	r2, [pc, #244]	; (8009d34 <HAL_DMA_Init+0x10c>)
 8009c40:	4694      	mov	ip, r2
 8009c42:	4463      	add	r3, ip
 8009c44:	2114      	movs	r1, #20
 8009c46:	0018      	movs	r0, r3
 8009c48:	f7f6 fa7a 	bl	8000140 <__udivsi3>
 8009c4c:	0003      	movs	r3, r0
 8009c4e:	009a      	lsls	r2, r3, #2
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2225      	movs	r2, #37	; 0x25
 8009c58:	2102      	movs	r1, #2
 8009c5a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	681a      	ldr	r2, [r3, #0]
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	4934      	ldr	r1, [pc, #208]	; (8009d38 <HAL_DMA_Init+0x110>)
 8009c68:	400a      	ands	r2, r1
 8009c6a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	6819      	ldr	r1, [r3, #0]
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	689a      	ldr	r2, [r3, #8]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	68db      	ldr	r3, [r3, #12]
 8009c7a:	431a      	orrs	r2, r3
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	691b      	ldr	r3, [r3, #16]
 8009c80:	431a      	orrs	r2, r3
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	695b      	ldr	r3, [r3, #20]
 8009c86:	431a      	orrs	r2, r3
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	699b      	ldr	r3, [r3, #24]
 8009c8c:	431a      	orrs	r2, r3
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	69db      	ldr	r3, [r3, #28]
 8009c92:	431a      	orrs	r2, r3
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6a1b      	ldr	r3, [r3, #32]
 8009c98:	431a      	orrs	r2, r3
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	430a      	orrs	r2, r1
 8009ca0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	0018      	movs	r0, r3
 8009ca6:	f000 fa8d 	bl	800a1c4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	689a      	ldr	r2, [r3, #8]
 8009cae:	2380      	movs	r3, #128	; 0x80
 8009cb0:	01db      	lsls	r3, r3, #7
 8009cb2:	429a      	cmp	r2, r3
 8009cb4:	d102      	bne.n	8009cbc <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2200      	movs	r2, #0
 8009cba:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	685a      	ldr	r2, [r3, #4]
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cc4:	213f      	movs	r1, #63	; 0x3f
 8009cc6:	400a      	ands	r2, r1
 8009cc8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009cce:	687a      	ldr	r2, [r7, #4]
 8009cd0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8009cd2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	685b      	ldr	r3, [r3, #4]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d011      	beq.n	8009d00 <HAL_DMA_Init+0xd8>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	2b04      	cmp	r3, #4
 8009ce2:	d80d      	bhi.n	8009d00 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	0018      	movs	r0, r3
 8009ce8:	f000 fa98 	bl	800a21c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cf8:	687a      	ldr	r2, [r7, #4]
 8009cfa:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8009cfc:	605a      	str	r2, [r3, #4]
 8009cfe:	e008      	b.n	8009d12 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2200      	movs	r2, #0
 8009d04:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2200      	movs	r2, #0
 8009d16:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2225      	movs	r2, #37	; 0x25
 8009d1c:	2101      	movs	r1, #1
 8009d1e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2224      	movs	r2, #36	; 0x24
 8009d24:	2100      	movs	r1, #0
 8009d26:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009d28:	2300      	movs	r3, #0
}
 8009d2a:	0018      	movs	r0, r3
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	b002      	add	sp, #8
 8009d30:	bd80      	pop	{r7, pc}
 8009d32:	46c0      	nop			; (mov r8, r8)
 8009d34:	bffdfff8 	.word	0xbffdfff8
 8009d38:	ffff800f 	.word	0xffff800f

08009d3c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b086      	sub	sp, #24
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	60f8      	str	r0, [r7, #12]
 8009d44:	60b9      	str	r1, [r7, #8]
 8009d46:	607a      	str	r2, [r7, #4]
 8009d48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009d4a:	2317      	movs	r3, #23
 8009d4c:	18fb      	adds	r3, r7, r3
 8009d4e:	2200      	movs	r2, #0
 8009d50:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	2224      	movs	r2, #36	; 0x24
 8009d56:	5c9b      	ldrb	r3, [r3, r2]
 8009d58:	2b01      	cmp	r3, #1
 8009d5a:	d101      	bne.n	8009d60 <HAL_DMA_Start_IT+0x24>
 8009d5c:	2302      	movs	r3, #2
 8009d5e:	e06f      	b.n	8009e40 <HAL_DMA_Start_IT+0x104>
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2224      	movs	r2, #36	; 0x24
 8009d64:	2101      	movs	r1, #1
 8009d66:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	2225      	movs	r2, #37	; 0x25
 8009d6c:	5c9b      	ldrb	r3, [r3, r2]
 8009d6e:	b2db      	uxtb	r3, r3
 8009d70:	2b01      	cmp	r3, #1
 8009d72:	d157      	bne.n	8009e24 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	2225      	movs	r2, #37	; 0x25
 8009d78:	2102      	movs	r1, #2
 8009d7a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	681a      	ldr	r2, [r3, #0]
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	2101      	movs	r1, #1
 8009d8e:	438a      	bics	r2, r1
 8009d90:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	687a      	ldr	r2, [r7, #4]
 8009d96:	68b9      	ldr	r1, [r7, #8]
 8009d98:	68f8      	ldr	r0, [r7, #12]
 8009d9a:	f000 f9d3 	bl	800a144 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d008      	beq.n	8009db8 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	681a      	ldr	r2, [r3, #0]
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	210e      	movs	r1, #14
 8009db2:	430a      	orrs	r2, r1
 8009db4:	601a      	str	r2, [r3, #0]
 8009db6:	e00f      	b.n	8009dd8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	681a      	ldr	r2, [r3, #0]
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	2104      	movs	r1, #4
 8009dc4:	438a      	bics	r2, r1
 8009dc6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	681a      	ldr	r2, [r3, #0]
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	210a      	movs	r1, #10
 8009dd4:	430a      	orrs	r2, r1
 8009dd6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ddc:	681a      	ldr	r2, [r3, #0]
 8009dde:	2380      	movs	r3, #128	; 0x80
 8009de0:	025b      	lsls	r3, r3, #9
 8009de2:	4013      	ands	r3, r2
 8009de4:	d008      	beq.n	8009df8 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009df0:	2180      	movs	r1, #128	; 0x80
 8009df2:	0049      	lsls	r1, r1, #1
 8009df4:	430a      	orrs	r2, r1
 8009df6:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d008      	beq.n	8009e12 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e04:	681a      	ldr	r2, [r3, #0]
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e0a:	2180      	movs	r1, #128	; 0x80
 8009e0c:	0049      	lsls	r1, r1, #1
 8009e0e:	430a      	orrs	r2, r1
 8009e10:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	681a      	ldr	r2, [r3, #0]
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	2101      	movs	r1, #1
 8009e1e:	430a      	orrs	r2, r1
 8009e20:	601a      	str	r2, [r3, #0]
 8009e22:	e00a      	b.n	8009e3a <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2280      	movs	r2, #128	; 0x80
 8009e28:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	2224      	movs	r2, #36	; 0x24
 8009e2e:	2100      	movs	r1, #0
 8009e30:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8009e32:	2317      	movs	r3, #23
 8009e34:	18fb      	adds	r3, r7, r3
 8009e36:	2201      	movs	r2, #1
 8009e38:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8009e3a:	2317      	movs	r3, #23
 8009e3c:	18fb      	adds	r3, r7, r3
 8009e3e:	781b      	ldrb	r3, [r3, #0]
}
 8009e40:	0018      	movs	r0, r3
 8009e42:	46bd      	mov	sp, r7
 8009e44:	b006      	add	sp, #24
 8009e46:	bd80      	pop	{r7, pc}

08009e48 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b082      	sub	sp, #8
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d101      	bne.n	8009e5a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8009e56:	2301      	movs	r3, #1
 8009e58:	e050      	b.n	8009efc <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2225      	movs	r2, #37	; 0x25
 8009e5e:	5c9b      	ldrb	r3, [r3, r2]
 8009e60:	b2db      	uxtb	r3, r3
 8009e62:	2b02      	cmp	r3, #2
 8009e64:	d008      	beq.n	8009e78 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2204      	movs	r2, #4
 8009e6a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2224      	movs	r2, #36	; 0x24
 8009e70:	2100      	movs	r1, #0
 8009e72:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8009e74:	2301      	movs	r3, #1
 8009e76:	e041      	b.n	8009efc <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	681a      	ldr	r2, [r3, #0]
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	210e      	movs	r1, #14
 8009e84:	438a      	bics	r2, r1
 8009e86:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e8c:	681a      	ldr	r2, [r3, #0]
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e92:	491c      	ldr	r1, [pc, #112]	; (8009f04 <HAL_DMA_Abort+0xbc>)
 8009e94:	400a      	ands	r2, r1
 8009e96:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	681a      	ldr	r2, [r3, #0]
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	2101      	movs	r1, #1
 8009ea4:	438a      	bics	r2, r1
 8009ea6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8009ea8:	4b17      	ldr	r3, [pc, #92]	; (8009f08 <HAL_DMA_Abort+0xc0>)
 8009eaa:	6859      	ldr	r1, [r3, #4]
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eb0:	221c      	movs	r2, #28
 8009eb2:	4013      	ands	r3, r2
 8009eb4:	2201      	movs	r2, #1
 8009eb6:	409a      	lsls	r2, r3
 8009eb8:	4b13      	ldr	r3, [pc, #76]	; (8009f08 <HAL_DMA_Abort+0xc0>)
 8009eba:	430a      	orrs	r2, r1
 8009ebc:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ec2:	687a      	ldr	r2, [r7, #4]
 8009ec4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8009ec6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d00c      	beq.n	8009eea <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ed4:	681a      	ldr	r2, [r3, #0]
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009eda:	490a      	ldr	r1, [pc, #40]	; (8009f04 <HAL_DMA_Abort+0xbc>)
 8009edc:	400a      	ands	r2, r1
 8009ede:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ee4:	687a      	ldr	r2, [r7, #4]
 8009ee6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8009ee8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	2225      	movs	r2, #37	; 0x25
 8009eee:	2101      	movs	r1, #1
 8009ef0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2224      	movs	r2, #36	; 0x24
 8009ef6:	2100      	movs	r1, #0
 8009ef8:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8009efa:	2300      	movs	r3, #0
}
 8009efc:	0018      	movs	r0, r3
 8009efe:	46bd      	mov	sp, r7
 8009f00:	b002      	add	sp, #8
 8009f02:	bd80      	pop	{r7, pc}
 8009f04:	fffffeff 	.word	0xfffffeff
 8009f08:	40020000 	.word	0x40020000

08009f0c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b084      	sub	sp, #16
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f14:	210f      	movs	r1, #15
 8009f16:	187b      	adds	r3, r7, r1
 8009f18:	2200      	movs	r2, #0
 8009f1a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2225      	movs	r2, #37	; 0x25
 8009f20:	5c9b      	ldrb	r3, [r3, r2]
 8009f22:	b2db      	uxtb	r3, r3
 8009f24:	2b02      	cmp	r3, #2
 8009f26:	d006      	beq.n	8009f36 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2204      	movs	r2, #4
 8009f2c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8009f2e:	187b      	adds	r3, r7, r1
 8009f30:	2201      	movs	r2, #1
 8009f32:	701a      	strb	r2, [r3, #0]
 8009f34:	e049      	b.n	8009fca <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	681a      	ldr	r2, [r3, #0]
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	210e      	movs	r1, #14
 8009f42:	438a      	bics	r2, r1
 8009f44:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	681a      	ldr	r2, [r3, #0]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	2101      	movs	r1, #1
 8009f52:	438a      	bics	r2, r1
 8009f54:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f5a:	681a      	ldr	r2, [r3, #0]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f60:	491d      	ldr	r1, [pc, #116]	; (8009fd8 <HAL_DMA_Abort_IT+0xcc>)
 8009f62:	400a      	ands	r2, r1
 8009f64:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8009f66:	4b1d      	ldr	r3, [pc, #116]	; (8009fdc <HAL_DMA_Abort_IT+0xd0>)
 8009f68:	6859      	ldr	r1, [r3, #4]
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f6e:	221c      	movs	r2, #28
 8009f70:	4013      	ands	r3, r2
 8009f72:	2201      	movs	r2, #1
 8009f74:	409a      	lsls	r2, r3
 8009f76:	4b19      	ldr	r3, [pc, #100]	; (8009fdc <HAL_DMA_Abort_IT+0xd0>)
 8009f78:	430a      	orrs	r2, r1
 8009f7a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009f80:	687a      	ldr	r2, [r7, #4]
 8009f82:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8009f84:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d00c      	beq.n	8009fa8 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f92:	681a      	ldr	r2, [r3, #0]
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f98:	490f      	ldr	r1, [pc, #60]	; (8009fd8 <HAL_DMA_Abort_IT+0xcc>)
 8009f9a:	400a      	ands	r2, r1
 8009f9c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fa2:	687a      	ldr	r2, [r7, #4]
 8009fa4:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8009fa6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2225      	movs	r2, #37	; 0x25
 8009fac:	2101      	movs	r1, #1
 8009fae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2224      	movs	r2, #36	; 0x24
 8009fb4:	2100      	movs	r1, #0
 8009fb6:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d004      	beq.n	8009fca <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fc4:	687a      	ldr	r2, [r7, #4]
 8009fc6:	0010      	movs	r0, r2
 8009fc8:	4798      	blx	r3
    }
  }
  return status;
 8009fca:	230f      	movs	r3, #15
 8009fcc:	18fb      	adds	r3, r7, r3
 8009fce:	781b      	ldrb	r3, [r3, #0]
}
 8009fd0:	0018      	movs	r0, r3
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	b004      	add	sp, #16
 8009fd6:	bd80      	pop	{r7, pc}
 8009fd8:	fffffeff 	.word	0xfffffeff
 8009fdc:	40020000 	.word	0x40020000

08009fe0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b084      	sub	sp, #16
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8009fe8:	4b55      	ldr	r3, [pc, #340]	; (800a140 <HAL_DMA_IRQHandler+0x160>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ffa:	221c      	movs	r2, #28
 8009ffc:	4013      	ands	r3, r2
 8009ffe:	2204      	movs	r2, #4
 800a000:	409a      	lsls	r2, r3
 800a002:	0013      	movs	r3, r2
 800a004:	68fa      	ldr	r2, [r7, #12]
 800a006:	4013      	ands	r3, r2
 800a008:	d027      	beq.n	800a05a <HAL_DMA_IRQHandler+0x7a>
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	2204      	movs	r2, #4
 800a00e:	4013      	ands	r3, r2
 800a010:	d023      	beq.n	800a05a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	2220      	movs	r2, #32
 800a01a:	4013      	ands	r3, r2
 800a01c:	d107      	bne.n	800a02e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	681a      	ldr	r2, [r3, #0]
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	2104      	movs	r1, #4
 800a02a:	438a      	bics	r2, r1
 800a02c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800a02e:	4b44      	ldr	r3, [pc, #272]	; (800a140 <HAL_DMA_IRQHandler+0x160>)
 800a030:	6859      	ldr	r1, [r3, #4]
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a036:	221c      	movs	r2, #28
 800a038:	4013      	ands	r3, r2
 800a03a:	2204      	movs	r2, #4
 800a03c:	409a      	lsls	r2, r3
 800a03e:	4b40      	ldr	r3, [pc, #256]	; (800a140 <HAL_DMA_IRQHandler+0x160>)
 800a040:	430a      	orrs	r2, r1
 800a042:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d100      	bne.n	800a04e <HAL_DMA_IRQHandler+0x6e>
 800a04c:	e073      	b.n	800a136 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a052:	687a      	ldr	r2, [r7, #4]
 800a054:	0010      	movs	r0, r2
 800a056:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800a058:	e06d      	b.n	800a136 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a05e:	221c      	movs	r2, #28
 800a060:	4013      	ands	r3, r2
 800a062:	2202      	movs	r2, #2
 800a064:	409a      	lsls	r2, r3
 800a066:	0013      	movs	r3, r2
 800a068:	68fa      	ldr	r2, [r7, #12]
 800a06a:	4013      	ands	r3, r2
 800a06c:	d02e      	beq.n	800a0cc <HAL_DMA_IRQHandler+0xec>
 800a06e:	68bb      	ldr	r3, [r7, #8]
 800a070:	2202      	movs	r2, #2
 800a072:	4013      	ands	r3, r2
 800a074:	d02a      	beq.n	800a0cc <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	2220      	movs	r2, #32
 800a07e:	4013      	ands	r3, r2
 800a080:	d10b      	bne.n	800a09a <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	681a      	ldr	r2, [r3, #0]
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	210a      	movs	r1, #10
 800a08e:	438a      	bics	r2, r1
 800a090:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	2225      	movs	r2, #37	; 0x25
 800a096:	2101      	movs	r1, #1
 800a098:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800a09a:	4b29      	ldr	r3, [pc, #164]	; (800a140 <HAL_DMA_IRQHandler+0x160>)
 800a09c:	6859      	ldr	r1, [r3, #4]
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0a2:	221c      	movs	r2, #28
 800a0a4:	4013      	ands	r3, r2
 800a0a6:	2202      	movs	r2, #2
 800a0a8:	409a      	lsls	r2, r3
 800a0aa:	4b25      	ldr	r3, [pc, #148]	; (800a140 <HAL_DMA_IRQHandler+0x160>)
 800a0ac:	430a      	orrs	r2, r1
 800a0ae:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2224      	movs	r2, #36	; 0x24
 800a0b4:	2100      	movs	r1, #0
 800a0b6:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d03a      	beq.n	800a136 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0c4:	687a      	ldr	r2, [r7, #4]
 800a0c6:	0010      	movs	r0, r2
 800a0c8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800a0ca:	e034      	b.n	800a136 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0d0:	221c      	movs	r2, #28
 800a0d2:	4013      	ands	r3, r2
 800a0d4:	2208      	movs	r2, #8
 800a0d6:	409a      	lsls	r2, r3
 800a0d8:	0013      	movs	r3, r2
 800a0da:	68fa      	ldr	r2, [r7, #12]
 800a0dc:	4013      	ands	r3, r2
 800a0de:	d02b      	beq.n	800a138 <HAL_DMA_IRQHandler+0x158>
 800a0e0:	68bb      	ldr	r3, [r7, #8]
 800a0e2:	2208      	movs	r2, #8
 800a0e4:	4013      	ands	r3, r2
 800a0e6:	d027      	beq.n	800a138 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	681a      	ldr	r2, [r3, #0]
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	210e      	movs	r1, #14
 800a0f4:	438a      	bics	r2, r1
 800a0f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800a0f8:	4b11      	ldr	r3, [pc, #68]	; (800a140 <HAL_DMA_IRQHandler+0x160>)
 800a0fa:	6859      	ldr	r1, [r3, #4]
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a100:	221c      	movs	r2, #28
 800a102:	4013      	ands	r3, r2
 800a104:	2201      	movs	r2, #1
 800a106:	409a      	lsls	r2, r3
 800a108:	4b0d      	ldr	r3, [pc, #52]	; (800a140 <HAL_DMA_IRQHandler+0x160>)
 800a10a:	430a      	orrs	r2, r1
 800a10c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2201      	movs	r2, #1
 800a112:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2225      	movs	r2, #37	; 0x25
 800a118:	2101      	movs	r1, #1
 800a11a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2224      	movs	r2, #36	; 0x24
 800a120:	2100      	movs	r1, #0
 800a122:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d005      	beq.n	800a138 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a130:	687a      	ldr	r2, [r7, #4]
 800a132:	0010      	movs	r0, r2
 800a134:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a136:	46c0      	nop			; (mov r8, r8)
 800a138:	46c0      	nop			; (mov r8, r8)
}
 800a13a:	46bd      	mov	sp, r7
 800a13c:	b004      	add	sp, #16
 800a13e:	bd80      	pop	{r7, pc}
 800a140:	40020000 	.word	0x40020000

0800a144 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
 800a14a:	60f8      	str	r0, [r7, #12]
 800a14c:	60b9      	str	r1, [r7, #8]
 800a14e:	607a      	str	r2, [r7, #4]
 800a150:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a156:	68fa      	ldr	r2, [r7, #12]
 800a158:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800a15a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a160:	2b00      	cmp	r3, #0
 800a162:	d004      	beq.n	800a16e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a168:	68fa      	ldr	r2, [r7, #12]
 800a16a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800a16c:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800a16e:	4b14      	ldr	r3, [pc, #80]	; (800a1c0 <DMA_SetConfig+0x7c>)
 800a170:	6859      	ldr	r1, [r3, #4]
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a176:	221c      	movs	r2, #28
 800a178:	4013      	ands	r3, r2
 800a17a:	2201      	movs	r2, #1
 800a17c:	409a      	lsls	r2, r3
 800a17e:	4b10      	ldr	r3, [pc, #64]	; (800a1c0 <DMA_SetConfig+0x7c>)
 800a180:	430a      	orrs	r2, r1
 800a182:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	683a      	ldr	r2, [r7, #0]
 800a18a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	2b10      	cmp	r3, #16
 800a192:	d108      	bne.n	800a1a6 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	687a      	ldr	r2, [r7, #4]
 800a19a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	68ba      	ldr	r2, [r7, #8]
 800a1a2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a1a4:	e007      	b.n	800a1b6 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	68ba      	ldr	r2, [r7, #8]
 800a1ac:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	687a      	ldr	r2, [r7, #4]
 800a1b4:	60da      	str	r2, [r3, #12]
}
 800a1b6:	46c0      	nop			; (mov r8, r8)
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	b004      	add	sp, #16
 800a1bc:	bd80      	pop	{r7, pc}
 800a1be:	46c0      	nop			; (mov r8, r8)
 800a1c0:	40020000 	.word	0x40020000

0800a1c4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b084      	sub	sp, #16
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1d0:	089b      	lsrs	r3, r3, #2
 800a1d2:	4a10      	ldr	r2, [pc, #64]	; (800a214 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800a1d4:	4694      	mov	ip, r2
 800a1d6:	4463      	add	r3, ip
 800a1d8:	009b      	lsls	r3, r3, #2
 800a1da:	001a      	movs	r2, r3
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	001a      	movs	r2, r3
 800a1e6:	23ff      	movs	r3, #255	; 0xff
 800a1e8:	4013      	ands	r3, r2
 800a1ea:	3b08      	subs	r3, #8
 800a1ec:	2114      	movs	r1, #20
 800a1ee:	0018      	movs	r0, r3
 800a1f0:	f7f5 ffa6 	bl	8000140 <__udivsi3>
 800a1f4:	0003      	movs	r3, r0
 800a1f6:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	4a07      	ldr	r2, [pc, #28]	; (800a218 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 800a1fc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	221f      	movs	r2, #31
 800a202:	4013      	ands	r3, r2
 800a204:	2201      	movs	r2, #1
 800a206:	409a      	lsls	r2, r3
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	64da      	str	r2, [r3, #76]	; 0x4c
}
 800a20c:	46c0      	nop			; (mov r8, r8)
 800a20e:	46bd      	mov	sp, r7
 800a210:	b004      	add	sp, #16
 800a212:	bd80      	pop	{r7, pc}
 800a214:	10008200 	.word	0x10008200
 800a218:	40020880 	.word	0x40020880

0800a21c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	685b      	ldr	r3, [r3, #4]
 800a228:	223f      	movs	r2, #63	; 0x3f
 800a22a:	4013      	ands	r3, r2
 800a22c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	4a0a      	ldr	r2, [pc, #40]	; (800a25c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a232:	4694      	mov	ip, r2
 800a234:	4463      	add	r3, ip
 800a236:	009b      	lsls	r3, r3, #2
 800a238:	001a      	movs	r2, r3
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	4a07      	ldr	r2, [pc, #28]	; (800a260 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a242:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	3b01      	subs	r3, #1
 800a248:	2203      	movs	r2, #3
 800a24a:	4013      	ands	r3, r2
 800a24c:	2201      	movs	r2, #1
 800a24e:	409a      	lsls	r2, r3
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	659a      	str	r2, [r3, #88]	; 0x58
}
 800a254:	46c0      	nop			; (mov r8, r8)
 800a256:	46bd      	mov	sp, r7
 800a258:	b004      	add	sp, #16
 800a25a:	bd80      	pop	{r7, pc}
 800a25c:	1000823f 	.word	0x1000823f
 800a260:	40020940 	.word	0x40020940

0800a264 <HAL_DMAEx_MUX_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA channel.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b082      	sub	sp, #8
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a270:	681a      	ldr	r2, [r3, #0]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a276:	4013      	ands	r3, r2
 800a278:	d01c      	beq.n	800a2b4 <HAL_DMAEx_MUX_IRQHandler+0x50>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a27e:	681a      	ldr	r2, [r3, #0]
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a284:	4921      	ldr	r1, [pc, #132]	; (800a30c <HAL_DMAEx_MUX_IRQHandler+0xa8>)
 800a286:	400a      	ands	r2, r1
 800a288:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a28e:	687a      	ldr	r2, [r7, #4]
 800a290:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800a292:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a298:	2280      	movs	r2, #128	; 0x80
 800a29a:	0092      	lsls	r2, r2, #2
 800a29c:	431a      	orrs	r2, r3
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	63da      	str	r2, [r3, #60]	; 0x3c

    if (hdma->XferErrorCallback != NULL)
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d004      	beq.n	800a2b4 <HAL_DMAEx_MUX_IRQHandler+0x50>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2ae:	687a      	ldr	r2, [r7, #4]
 800a2b0:	0010      	movs	r0, r2
 800a2b2:	4798      	blx	r3
    }
  }

  if (hdma->DMAmuxRequestGen != 0)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d023      	beq.n	800a304 <HAL_DMAEx_MUX_IRQHandler+0xa0>
  {
    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2c6:	4013      	ands	r3, r2
 800a2c8:	d01c      	beq.n	800a304 <HAL_DMAEx_MUX_IRQHandler+0xa0>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2ce:	681a      	ldr	r2, [r3, #0]
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2d4:	490d      	ldr	r1, [pc, #52]	; (800a30c <HAL_DMAEx_MUX_IRQHandler+0xa8>)
 800a2d6:	400a      	ands	r2, r1
 800a2d8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2de:	687a      	ldr	r2, [r7, #4]
 800a2e0:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800a2e2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2e8:	2280      	movs	r2, #128	; 0x80
 800a2ea:	00d2      	lsls	r2, r2, #3
 800a2ec:	431a      	orrs	r2, r3
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	63da      	str	r2, [r3, #60]	; 0x3c

      if (hdma->XferErrorCallback != NULL)
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d004      	beq.n	800a304 <HAL_DMAEx_MUX_IRQHandler+0xa0>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2fe:	687a      	ldr	r2, [r7, #4]
 800a300:	0010      	movs	r0, r2
 800a302:	4798      	blx	r3
      }
    }
  }
}
 800a304:	46c0      	nop			; (mov r8, r8)
 800a306:	46bd      	mov	sp, r7
 800a308:	b002      	add	sp, #8
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	fffffeff 	.word	0xfffffeff

0800a310 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b086      	sub	sp, #24
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
 800a318:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800a31a:	2300      	movs	r3, #0
 800a31c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a31e:	e147      	b.n	800a5b0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800a320:	683b      	ldr	r3, [r7, #0]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	2101      	movs	r1, #1
 800a326:	697a      	ldr	r2, [r7, #20]
 800a328:	4091      	lsls	r1, r2
 800a32a:	000a      	movs	r2, r1
 800a32c:	4013      	ands	r3, r2
 800a32e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d100      	bne.n	800a338 <HAL_GPIO_Init+0x28>
 800a336:	e138      	b.n	800a5aa <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	685b      	ldr	r3, [r3, #4]
 800a33c:	2203      	movs	r2, #3
 800a33e:	4013      	ands	r3, r2
 800a340:	2b01      	cmp	r3, #1
 800a342:	d005      	beq.n	800a350 <HAL_GPIO_Init+0x40>
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	685b      	ldr	r3, [r3, #4]
 800a348:	2203      	movs	r2, #3
 800a34a:	4013      	ands	r3, r2
 800a34c:	2b02      	cmp	r3, #2
 800a34e:	d130      	bne.n	800a3b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	689b      	ldr	r3, [r3, #8]
 800a354:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800a356:	697b      	ldr	r3, [r7, #20]
 800a358:	005b      	lsls	r3, r3, #1
 800a35a:	2203      	movs	r2, #3
 800a35c:	409a      	lsls	r2, r3
 800a35e:	0013      	movs	r3, r2
 800a360:	43da      	mvns	r2, r3
 800a362:	693b      	ldr	r3, [r7, #16]
 800a364:	4013      	ands	r3, r2
 800a366:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	68da      	ldr	r2, [r3, #12]
 800a36c:	697b      	ldr	r3, [r7, #20]
 800a36e:	005b      	lsls	r3, r3, #1
 800a370:	409a      	lsls	r2, r3
 800a372:	0013      	movs	r3, r2
 800a374:	693a      	ldr	r2, [r7, #16]
 800a376:	4313      	orrs	r3, r2
 800a378:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	693a      	ldr	r2, [r7, #16]
 800a37e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	685b      	ldr	r3, [r3, #4]
 800a384:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a386:	2201      	movs	r2, #1
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	409a      	lsls	r2, r3
 800a38c:	0013      	movs	r3, r2
 800a38e:	43da      	mvns	r2, r3
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	4013      	ands	r3, r2
 800a394:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	685b      	ldr	r3, [r3, #4]
 800a39a:	091b      	lsrs	r3, r3, #4
 800a39c:	2201      	movs	r2, #1
 800a39e:	401a      	ands	r2, r3
 800a3a0:	697b      	ldr	r3, [r7, #20]
 800a3a2:	409a      	lsls	r2, r3
 800a3a4:	0013      	movs	r3, r2
 800a3a6:	693a      	ldr	r2, [r7, #16]
 800a3a8:	4313      	orrs	r3, r2
 800a3aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	693a      	ldr	r2, [r7, #16]
 800a3b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	685b      	ldr	r3, [r3, #4]
 800a3b6:	2203      	movs	r2, #3
 800a3b8:	4013      	ands	r3, r2
 800a3ba:	2b03      	cmp	r3, #3
 800a3bc:	d017      	beq.n	800a3ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	68db      	ldr	r3, [r3, #12]
 800a3c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800a3c4:	697b      	ldr	r3, [r7, #20]
 800a3c6:	005b      	lsls	r3, r3, #1
 800a3c8:	2203      	movs	r2, #3
 800a3ca:	409a      	lsls	r2, r3
 800a3cc:	0013      	movs	r3, r2
 800a3ce:	43da      	mvns	r2, r3
 800a3d0:	693b      	ldr	r3, [r7, #16]
 800a3d2:	4013      	ands	r3, r2
 800a3d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	689a      	ldr	r2, [r3, #8]
 800a3da:	697b      	ldr	r3, [r7, #20]
 800a3dc:	005b      	lsls	r3, r3, #1
 800a3de:	409a      	lsls	r2, r3
 800a3e0:	0013      	movs	r3, r2
 800a3e2:	693a      	ldr	r2, [r7, #16]
 800a3e4:	4313      	orrs	r3, r2
 800a3e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	693a      	ldr	r2, [r7, #16]
 800a3ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	685b      	ldr	r3, [r3, #4]
 800a3f2:	2203      	movs	r2, #3
 800a3f4:	4013      	ands	r3, r2
 800a3f6:	2b02      	cmp	r3, #2
 800a3f8:	d123      	bne.n	800a442 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	08da      	lsrs	r2, r3, #3
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	3208      	adds	r2, #8
 800a402:	0092      	lsls	r2, r2, #2
 800a404:	58d3      	ldr	r3, [r2, r3]
 800a406:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800a408:	697b      	ldr	r3, [r7, #20]
 800a40a:	2207      	movs	r2, #7
 800a40c:	4013      	ands	r3, r2
 800a40e:	009b      	lsls	r3, r3, #2
 800a410:	220f      	movs	r2, #15
 800a412:	409a      	lsls	r2, r3
 800a414:	0013      	movs	r3, r2
 800a416:	43da      	mvns	r2, r3
 800a418:	693b      	ldr	r3, [r7, #16]
 800a41a:	4013      	ands	r3, r2
 800a41c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	691a      	ldr	r2, [r3, #16]
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	2107      	movs	r1, #7
 800a426:	400b      	ands	r3, r1
 800a428:	009b      	lsls	r3, r3, #2
 800a42a:	409a      	lsls	r2, r3
 800a42c:	0013      	movs	r3, r2
 800a42e:	693a      	ldr	r2, [r7, #16]
 800a430:	4313      	orrs	r3, r2
 800a432:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800a434:	697b      	ldr	r3, [r7, #20]
 800a436:	08da      	lsrs	r2, r3, #3
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	3208      	adds	r2, #8
 800a43c:	0092      	lsls	r2, r2, #2
 800a43e:	6939      	ldr	r1, [r7, #16]
 800a440:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	005b      	lsls	r3, r3, #1
 800a44c:	2203      	movs	r2, #3
 800a44e:	409a      	lsls	r2, r3
 800a450:	0013      	movs	r3, r2
 800a452:	43da      	mvns	r2, r3
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	4013      	ands	r3, r2
 800a458:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	685b      	ldr	r3, [r3, #4]
 800a45e:	2203      	movs	r2, #3
 800a460:	401a      	ands	r2, r3
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	005b      	lsls	r3, r3, #1
 800a466:	409a      	lsls	r2, r3
 800a468:	0013      	movs	r3, r2
 800a46a:	693a      	ldr	r2, [r7, #16]
 800a46c:	4313      	orrs	r3, r2
 800a46e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	693a      	ldr	r2, [r7, #16]
 800a474:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	685a      	ldr	r2, [r3, #4]
 800a47a:	23c0      	movs	r3, #192	; 0xc0
 800a47c:	029b      	lsls	r3, r3, #10
 800a47e:	4013      	ands	r3, r2
 800a480:	d100      	bne.n	800a484 <HAL_GPIO_Init+0x174>
 800a482:	e092      	b.n	800a5aa <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800a484:	4a50      	ldr	r2, [pc, #320]	; (800a5c8 <HAL_GPIO_Init+0x2b8>)
 800a486:	697b      	ldr	r3, [r7, #20]
 800a488:	089b      	lsrs	r3, r3, #2
 800a48a:	3318      	adds	r3, #24
 800a48c:	009b      	lsls	r3, r3, #2
 800a48e:	589b      	ldr	r3, [r3, r2]
 800a490:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800a492:	697b      	ldr	r3, [r7, #20]
 800a494:	2203      	movs	r2, #3
 800a496:	4013      	ands	r3, r2
 800a498:	00db      	lsls	r3, r3, #3
 800a49a:	220f      	movs	r2, #15
 800a49c:	409a      	lsls	r2, r3
 800a49e:	0013      	movs	r3, r2
 800a4a0:	43da      	mvns	r2, r3
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	4013      	ands	r3, r2
 800a4a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800a4a8:	687a      	ldr	r2, [r7, #4]
 800a4aa:	23a0      	movs	r3, #160	; 0xa0
 800a4ac:	05db      	lsls	r3, r3, #23
 800a4ae:	429a      	cmp	r2, r3
 800a4b0:	d013      	beq.n	800a4da <HAL_GPIO_Init+0x1ca>
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	4a45      	ldr	r2, [pc, #276]	; (800a5cc <HAL_GPIO_Init+0x2bc>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d00d      	beq.n	800a4d6 <HAL_GPIO_Init+0x1c6>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	4a44      	ldr	r2, [pc, #272]	; (800a5d0 <HAL_GPIO_Init+0x2c0>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d007      	beq.n	800a4d2 <HAL_GPIO_Init+0x1c2>
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	4a43      	ldr	r2, [pc, #268]	; (800a5d4 <HAL_GPIO_Init+0x2c4>)
 800a4c6:	4293      	cmp	r3, r2
 800a4c8:	d101      	bne.n	800a4ce <HAL_GPIO_Init+0x1be>
 800a4ca:	2303      	movs	r3, #3
 800a4cc:	e006      	b.n	800a4dc <HAL_GPIO_Init+0x1cc>
 800a4ce:	2305      	movs	r3, #5
 800a4d0:	e004      	b.n	800a4dc <HAL_GPIO_Init+0x1cc>
 800a4d2:	2302      	movs	r3, #2
 800a4d4:	e002      	b.n	800a4dc <HAL_GPIO_Init+0x1cc>
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	e000      	b.n	800a4dc <HAL_GPIO_Init+0x1cc>
 800a4da:	2300      	movs	r3, #0
 800a4dc:	697a      	ldr	r2, [r7, #20]
 800a4de:	2103      	movs	r1, #3
 800a4e0:	400a      	ands	r2, r1
 800a4e2:	00d2      	lsls	r2, r2, #3
 800a4e4:	4093      	lsls	r3, r2
 800a4e6:	693a      	ldr	r2, [r7, #16]
 800a4e8:	4313      	orrs	r3, r2
 800a4ea:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800a4ec:	4936      	ldr	r1, [pc, #216]	; (800a5c8 <HAL_GPIO_Init+0x2b8>)
 800a4ee:	697b      	ldr	r3, [r7, #20]
 800a4f0:	089b      	lsrs	r3, r3, #2
 800a4f2:	3318      	adds	r3, #24
 800a4f4:	009b      	lsls	r3, r3, #2
 800a4f6:	693a      	ldr	r2, [r7, #16]
 800a4f8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a4fa:	4b33      	ldr	r3, [pc, #204]	; (800a5c8 <HAL_GPIO_Init+0x2b8>)
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	43da      	mvns	r2, r3
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	4013      	ands	r3, r2
 800a508:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	685a      	ldr	r2, [r3, #4]
 800a50e:	2380      	movs	r3, #128	; 0x80
 800a510:	035b      	lsls	r3, r3, #13
 800a512:	4013      	ands	r3, r2
 800a514:	d003      	beq.n	800a51e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800a516:	693a      	ldr	r2, [r7, #16]
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	4313      	orrs	r3, r2
 800a51c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a51e:	4b2a      	ldr	r3, [pc, #168]	; (800a5c8 <HAL_GPIO_Init+0x2b8>)
 800a520:	693a      	ldr	r2, [r7, #16]
 800a522:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800a524:	4b28      	ldr	r3, [pc, #160]	; (800a5c8 <HAL_GPIO_Init+0x2b8>)
 800a526:	685b      	ldr	r3, [r3, #4]
 800a528:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	43da      	mvns	r2, r3
 800a52e:	693b      	ldr	r3, [r7, #16]
 800a530:	4013      	ands	r3, r2
 800a532:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	685a      	ldr	r2, [r3, #4]
 800a538:	2380      	movs	r3, #128	; 0x80
 800a53a:	039b      	lsls	r3, r3, #14
 800a53c:	4013      	ands	r3, r2
 800a53e:	d003      	beq.n	800a548 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800a540:	693a      	ldr	r2, [r7, #16]
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	4313      	orrs	r3, r2
 800a546:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a548:	4b1f      	ldr	r3, [pc, #124]	; (800a5c8 <HAL_GPIO_Init+0x2b8>)
 800a54a:	693a      	ldr	r2, [r7, #16]
 800a54c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800a54e:	4a1e      	ldr	r2, [pc, #120]	; (800a5c8 <HAL_GPIO_Init+0x2b8>)
 800a550:	2384      	movs	r3, #132	; 0x84
 800a552:	58d3      	ldr	r3, [r2, r3]
 800a554:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	43da      	mvns	r2, r3
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	4013      	ands	r3, r2
 800a55e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	685a      	ldr	r2, [r3, #4]
 800a564:	2380      	movs	r3, #128	; 0x80
 800a566:	029b      	lsls	r3, r3, #10
 800a568:	4013      	ands	r3, r2
 800a56a:	d003      	beq.n	800a574 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800a56c:	693a      	ldr	r2, [r7, #16]
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	4313      	orrs	r3, r2
 800a572:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a574:	4914      	ldr	r1, [pc, #80]	; (800a5c8 <HAL_GPIO_Init+0x2b8>)
 800a576:	2284      	movs	r2, #132	; 0x84
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800a57c:	4a12      	ldr	r2, [pc, #72]	; (800a5c8 <HAL_GPIO_Init+0x2b8>)
 800a57e:	2380      	movs	r3, #128	; 0x80
 800a580:	58d3      	ldr	r3, [r2, r3]
 800a582:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	43da      	mvns	r2, r3
 800a588:	693b      	ldr	r3, [r7, #16]
 800a58a:	4013      	ands	r3, r2
 800a58c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	685a      	ldr	r2, [r3, #4]
 800a592:	2380      	movs	r3, #128	; 0x80
 800a594:	025b      	lsls	r3, r3, #9
 800a596:	4013      	ands	r3, r2
 800a598:	d003      	beq.n	800a5a2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800a59a:	693a      	ldr	r2, [r7, #16]
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a5a2:	4909      	ldr	r1, [pc, #36]	; (800a5c8 <HAL_GPIO_Init+0x2b8>)
 800a5a4:	2280      	movs	r2, #128	; 0x80
 800a5a6:	693b      	ldr	r3, [r7, #16]
 800a5a8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	3301      	adds	r3, #1
 800a5ae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	681a      	ldr	r2, [r3, #0]
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	40da      	lsrs	r2, r3
 800a5b8:	1e13      	subs	r3, r2, #0
 800a5ba:	d000      	beq.n	800a5be <HAL_GPIO_Init+0x2ae>
 800a5bc:	e6b0      	b.n	800a320 <HAL_GPIO_Init+0x10>
  }
}
 800a5be:	46c0      	nop			; (mov r8, r8)
 800a5c0:	46c0      	nop			; (mov r8, r8)
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	b006      	add	sp, #24
 800a5c6:	bd80      	pop	{r7, pc}
 800a5c8:	40021800 	.word	0x40021800
 800a5cc:	50000400 	.word	0x50000400
 800a5d0:	50000800 	.word	0x50000800
 800a5d4:	50000c00 	.word	0x50000c00

0800a5d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b084      	sub	sp, #16
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
 800a5e0:	000a      	movs	r2, r1
 800a5e2:	1cbb      	adds	r3, r7, #2
 800a5e4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	691b      	ldr	r3, [r3, #16]
 800a5ea:	1cba      	adds	r2, r7, #2
 800a5ec:	8812      	ldrh	r2, [r2, #0]
 800a5ee:	4013      	ands	r3, r2
 800a5f0:	d004      	beq.n	800a5fc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800a5f2:	230f      	movs	r3, #15
 800a5f4:	18fb      	adds	r3, r7, r3
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	701a      	strb	r2, [r3, #0]
 800a5fa:	e003      	b.n	800a604 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a5fc:	230f      	movs	r3, #15
 800a5fe:	18fb      	adds	r3, r7, r3
 800a600:	2200      	movs	r2, #0
 800a602:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800a604:	230f      	movs	r3, #15
 800a606:	18fb      	adds	r3, r7, r3
 800a608:	781b      	ldrb	r3, [r3, #0]
}
 800a60a:	0018      	movs	r0, r3
 800a60c:	46bd      	mov	sp, r7
 800a60e:	b004      	add	sp, #16
 800a610:	bd80      	pop	{r7, pc}

0800a612 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a612:	b580      	push	{r7, lr}
 800a614:	b082      	sub	sp, #8
 800a616:	af00      	add	r7, sp, #0
 800a618:	6078      	str	r0, [r7, #4]
 800a61a:	0008      	movs	r0, r1
 800a61c:	0011      	movs	r1, r2
 800a61e:	1cbb      	adds	r3, r7, #2
 800a620:	1c02      	adds	r2, r0, #0
 800a622:	801a      	strh	r2, [r3, #0]
 800a624:	1c7b      	adds	r3, r7, #1
 800a626:	1c0a      	adds	r2, r1, #0
 800a628:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a62a:	1c7b      	adds	r3, r7, #1
 800a62c:	781b      	ldrb	r3, [r3, #0]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d004      	beq.n	800a63c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a632:	1cbb      	adds	r3, r7, #2
 800a634:	881a      	ldrh	r2, [r3, #0]
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a63a:	e003      	b.n	800a644 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a63c:	1cbb      	adds	r3, r7, #2
 800a63e:	881a      	ldrh	r2, [r3, #0]
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a644:	46c0      	nop			; (mov r8, r8)
 800a646:	46bd      	mov	sp, r7
 800a648:	b002      	add	sp, #8
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b084      	sub	sp, #16
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	000a      	movs	r2, r1
 800a656:	1cbb      	adds	r3, r7, #2
 800a658:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	695b      	ldr	r3, [r3, #20]
 800a65e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800a660:	1cbb      	adds	r3, r7, #2
 800a662:	881b      	ldrh	r3, [r3, #0]
 800a664:	68fa      	ldr	r2, [r7, #12]
 800a666:	4013      	ands	r3, r2
 800a668:	041a      	lsls	r2, r3, #16
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	43db      	mvns	r3, r3
 800a66e:	1cb9      	adds	r1, r7, #2
 800a670:	8809      	ldrh	r1, [r1, #0]
 800a672:	400b      	ands	r3, r1
 800a674:	431a      	orrs	r2, r3
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	619a      	str	r2, [r3, #24]
}
 800a67a:	46c0      	nop			; (mov r8, r8)
 800a67c:	46bd      	mov	sp, r7
 800a67e:	b004      	add	sp, #16
 800a680:	bd80      	pop	{r7, pc}
	...

0800a684 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b082      	sub	sp, #8
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d101      	bne.n	800a696 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a692:	2301      	movs	r3, #1
 800a694:	e082      	b.n	800a79c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2241      	movs	r2, #65	; 0x41
 800a69a:	5c9b      	ldrb	r3, [r3, r2]
 800a69c:	b2db      	uxtb	r3, r3
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d107      	bne.n	800a6b2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2240      	movs	r2, #64	; 0x40
 800a6a6:	2100      	movs	r1, #0
 800a6a8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	0018      	movs	r0, r3
 800a6ae:	f7fd fed9 	bl	8008464 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2241      	movs	r2, #65	; 0x41
 800a6b6:	2124      	movs	r1, #36	; 0x24
 800a6b8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	681a      	ldr	r2, [r3, #0]
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	2101      	movs	r1, #1
 800a6c6:	438a      	bics	r2, r1
 800a6c8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	685a      	ldr	r2, [r3, #4]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	4934      	ldr	r1, [pc, #208]	; (800a7a4 <HAL_I2C_Init+0x120>)
 800a6d4:	400a      	ands	r2, r1
 800a6d6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	689a      	ldr	r2, [r3, #8]
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	4931      	ldr	r1, [pc, #196]	; (800a7a8 <HAL_I2C_Init+0x124>)
 800a6e4:	400a      	ands	r2, r1
 800a6e6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	68db      	ldr	r3, [r3, #12]
 800a6ec:	2b01      	cmp	r3, #1
 800a6ee:	d108      	bne.n	800a702 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	689a      	ldr	r2, [r3, #8]
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	2180      	movs	r1, #128	; 0x80
 800a6fa:	0209      	lsls	r1, r1, #8
 800a6fc:	430a      	orrs	r2, r1
 800a6fe:	609a      	str	r2, [r3, #8]
 800a700:	e007      	b.n	800a712 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	689a      	ldr	r2, [r3, #8]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	2184      	movs	r1, #132	; 0x84
 800a70c:	0209      	lsls	r1, r1, #8
 800a70e:	430a      	orrs	r2, r1
 800a710:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	68db      	ldr	r3, [r3, #12]
 800a716:	2b02      	cmp	r3, #2
 800a718:	d104      	bne.n	800a724 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	2280      	movs	r2, #128	; 0x80
 800a720:	0112      	lsls	r2, r2, #4
 800a722:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	685a      	ldr	r2, [r3, #4]
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	491f      	ldr	r1, [pc, #124]	; (800a7ac <HAL_I2C_Init+0x128>)
 800a730:	430a      	orrs	r2, r1
 800a732:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	68da      	ldr	r2, [r3, #12]
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	491a      	ldr	r1, [pc, #104]	; (800a7a8 <HAL_I2C_Init+0x124>)
 800a740:	400a      	ands	r2, r1
 800a742:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	691a      	ldr	r2, [r3, #16]
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	695b      	ldr	r3, [r3, #20]
 800a74c:	431a      	orrs	r2, r3
 800a74e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	699b      	ldr	r3, [r3, #24]
 800a754:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	430a      	orrs	r2, r1
 800a75c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	69d9      	ldr	r1, [r3, #28]
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6a1a      	ldr	r2, [r3, #32]
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	430a      	orrs	r2, r1
 800a76c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	681a      	ldr	r2, [r3, #0]
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	2101      	movs	r1, #1
 800a77a:	430a      	orrs	r2, r1
 800a77c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	2200      	movs	r2, #0
 800a782:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2241      	movs	r2, #65	; 0x41
 800a788:	2120      	movs	r1, #32
 800a78a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2200      	movs	r2, #0
 800a790:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2242      	movs	r2, #66	; 0x42
 800a796:	2100      	movs	r1, #0
 800a798:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a79a:	2300      	movs	r3, #0
}
 800a79c:	0018      	movs	r0, r3
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	b002      	add	sp, #8
 800a7a2:	bd80      	pop	{r7, pc}
 800a7a4:	f0ffffff 	.word	0xf0ffffff
 800a7a8:	ffff7fff 	.word	0xffff7fff
 800a7ac:	02008000 	.word	0x02008000

0800a7b0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a7b0:	b590      	push	{r4, r7, lr}
 800a7b2:	b089      	sub	sp, #36	; 0x24
 800a7b4:	af02      	add	r7, sp, #8
 800a7b6:	60f8      	str	r0, [r7, #12]
 800a7b8:	000c      	movs	r4, r1
 800a7ba:	0010      	movs	r0, r2
 800a7bc:	0019      	movs	r1, r3
 800a7be:	230a      	movs	r3, #10
 800a7c0:	18fb      	adds	r3, r7, r3
 800a7c2:	1c22      	adds	r2, r4, #0
 800a7c4:	801a      	strh	r2, [r3, #0]
 800a7c6:	2308      	movs	r3, #8
 800a7c8:	18fb      	adds	r3, r7, r3
 800a7ca:	1c02      	adds	r2, r0, #0
 800a7cc:	801a      	strh	r2, [r3, #0]
 800a7ce:	1dbb      	adds	r3, r7, #6
 800a7d0:	1c0a      	adds	r2, r1, #0
 800a7d2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	2241      	movs	r2, #65	; 0x41
 800a7d8:	5c9b      	ldrb	r3, [r3, r2]
 800a7da:	b2db      	uxtb	r3, r3
 800a7dc:	2b20      	cmp	r3, #32
 800a7de:	d000      	beq.n	800a7e2 <HAL_I2C_Mem_Write+0x32>
 800a7e0:	e10c      	b.n	800a9fc <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a7e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d004      	beq.n	800a7f2 <HAL_I2C_Mem_Write+0x42>
 800a7e8:	232c      	movs	r3, #44	; 0x2c
 800a7ea:	18fb      	adds	r3, r7, r3
 800a7ec:	881b      	ldrh	r3, [r3, #0]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d105      	bne.n	800a7fe <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	2280      	movs	r2, #128	; 0x80
 800a7f6:	0092      	lsls	r2, r2, #2
 800a7f8:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	e0ff      	b.n	800a9fe <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	2240      	movs	r2, #64	; 0x40
 800a802:	5c9b      	ldrb	r3, [r3, r2]
 800a804:	2b01      	cmp	r3, #1
 800a806:	d101      	bne.n	800a80c <HAL_I2C_Mem_Write+0x5c>
 800a808:	2302      	movs	r3, #2
 800a80a:	e0f8      	b.n	800a9fe <HAL_I2C_Mem_Write+0x24e>
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2240      	movs	r2, #64	; 0x40
 800a810:	2101      	movs	r1, #1
 800a812:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a814:	f7fe fa94 	bl	8008d40 <HAL_GetTick>
 800a818:	0003      	movs	r3, r0
 800a81a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a81c:	2380      	movs	r3, #128	; 0x80
 800a81e:	0219      	lsls	r1, r3, #8
 800a820:	68f8      	ldr	r0, [r7, #12]
 800a822:	697b      	ldr	r3, [r7, #20]
 800a824:	9300      	str	r3, [sp, #0]
 800a826:	2319      	movs	r3, #25
 800a828:	2201      	movs	r2, #1
 800a82a:	f000 fb0b 	bl	800ae44 <I2C_WaitOnFlagUntilTimeout>
 800a82e:	1e03      	subs	r3, r0, #0
 800a830:	d001      	beq.n	800a836 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800a832:	2301      	movs	r3, #1
 800a834:	e0e3      	b.n	800a9fe <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	2241      	movs	r2, #65	; 0x41
 800a83a:	2121      	movs	r1, #33	; 0x21
 800a83c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2242      	movs	r2, #66	; 0x42
 800a842:	2140      	movs	r1, #64	; 0x40
 800a844:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2200      	movs	r2, #0
 800a84a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a850:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	222c      	movs	r2, #44	; 0x2c
 800a856:	18ba      	adds	r2, r7, r2
 800a858:	8812      	ldrh	r2, [r2, #0]
 800a85a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	2200      	movs	r2, #0
 800a860:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a862:	1dbb      	adds	r3, r7, #6
 800a864:	881c      	ldrh	r4, [r3, #0]
 800a866:	2308      	movs	r3, #8
 800a868:	18fb      	adds	r3, r7, r3
 800a86a:	881a      	ldrh	r2, [r3, #0]
 800a86c:	230a      	movs	r3, #10
 800a86e:	18fb      	adds	r3, r7, r3
 800a870:	8819      	ldrh	r1, [r3, #0]
 800a872:	68f8      	ldr	r0, [r7, #12]
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	9301      	str	r3, [sp, #4]
 800a878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a87a:	9300      	str	r3, [sp, #0]
 800a87c:	0023      	movs	r3, r4
 800a87e:	f000 f9f9 	bl	800ac74 <I2C_RequestMemoryWrite>
 800a882:	1e03      	subs	r3, r0, #0
 800a884:	d005      	beq.n	800a892 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	2240      	movs	r2, #64	; 0x40
 800a88a:	2100      	movs	r1, #0
 800a88c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800a88e:	2301      	movs	r3, #1
 800a890:	e0b5      	b.n	800a9fe <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a896:	b29b      	uxth	r3, r3
 800a898:	2bff      	cmp	r3, #255	; 0xff
 800a89a:	d911      	bls.n	800a8c0 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	22ff      	movs	r2, #255	; 0xff
 800a8a0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a8a6:	b2da      	uxtb	r2, r3
 800a8a8:	2380      	movs	r3, #128	; 0x80
 800a8aa:	045c      	lsls	r4, r3, #17
 800a8ac:	230a      	movs	r3, #10
 800a8ae:	18fb      	adds	r3, r7, r3
 800a8b0:	8819      	ldrh	r1, [r3, #0]
 800a8b2:	68f8      	ldr	r0, [r7, #12]
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	9300      	str	r3, [sp, #0]
 800a8b8:	0023      	movs	r3, r4
 800a8ba:	f000 fc7d 	bl	800b1b8 <I2C_TransferConfig>
 800a8be:	e012      	b.n	800a8e6 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a8c4:	b29a      	uxth	r2, r3
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a8ce:	b2da      	uxtb	r2, r3
 800a8d0:	2380      	movs	r3, #128	; 0x80
 800a8d2:	049c      	lsls	r4, r3, #18
 800a8d4:	230a      	movs	r3, #10
 800a8d6:	18fb      	adds	r3, r7, r3
 800a8d8:	8819      	ldrh	r1, [r3, #0]
 800a8da:	68f8      	ldr	r0, [r7, #12]
 800a8dc:	2300      	movs	r3, #0
 800a8de:	9300      	str	r3, [sp, #0]
 800a8e0:	0023      	movs	r3, r4
 800a8e2:	f000 fc69 	bl	800b1b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a8e6:	697a      	ldr	r2, [r7, #20]
 800a8e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	0018      	movs	r0, r3
 800a8ee:	f000 fae8 	bl	800aec2 <I2C_WaitOnTXISFlagUntilTimeout>
 800a8f2:	1e03      	subs	r3, r0, #0
 800a8f4:	d001      	beq.n	800a8fa <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	e081      	b.n	800a9fe <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8fe:	781a      	ldrb	r2, [r3, #0]
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a90a:	1c5a      	adds	r2, r3, #1
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a914:	b29b      	uxth	r3, r3
 800a916:	3b01      	subs	r3, #1
 800a918:	b29a      	uxth	r2, r3
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a922:	3b01      	subs	r3, #1
 800a924:	b29a      	uxth	r2, r3
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a92e:	b29b      	uxth	r3, r3
 800a930:	2b00      	cmp	r3, #0
 800a932:	d03a      	beq.n	800a9aa <HAL_I2C_Mem_Write+0x1fa>
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d136      	bne.n	800a9aa <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a93c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a93e:	68f8      	ldr	r0, [r7, #12]
 800a940:	697b      	ldr	r3, [r7, #20]
 800a942:	9300      	str	r3, [sp, #0]
 800a944:	0013      	movs	r3, r2
 800a946:	2200      	movs	r2, #0
 800a948:	2180      	movs	r1, #128	; 0x80
 800a94a:	f000 fa7b 	bl	800ae44 <I2C_WaitOnFlagUntilTimeout>
 800a94e:	1e03      	subs	r3, r0, #0
 800a950:	d001      	beq.n	800a956 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800a952:	2301      	movs	r3, #1
 800a954:	e053      	b.n	800a9fe <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a95a:	b29b      	uxth	r3, r3
 800a95c:	2bff      	cmp	r3, #255	; 0xff
 800a95e:	d911      	bls.n	800a984 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	22ff      	movs	r2, #255	; 0xff
 800a964:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a96a:	b2da      	uxtb	r2, r3
 800a96c:	2380      	movs	r3, #128	; 0x80
 800a96e:	045c      	lsls	r4, r3, #17
 800a970:	230a      	movs	r3, #10
 800a972:	18fb      	adds	r3, r7, r3
 800a974:	8819      	ldrh	r1, [r3, #0]
 800a976:	68f8      	ldr	r0, [r7, #12]
 800a978:	2300      	movs	r3, #0
 800a97a:	9300      	str	r3, [sp, #0]
 800a97c:	0023      	movs	r3, r4
 800a97e:	f000 fc1b 	bl	800b1b8 <I2C_TransferConfig>
 800a982:	e012      	b.n	800a9aa <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a988:	b29a      	uxth	r2, r3
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a992:	b2da      	uxtb	r2, r3
 800a994:	2380      	movs	r3, #128	; 0x80
 800a996:	049c      	lsls	r4, r3, #18
 800a998:	230a      	movs	r3, #10
 800a99a:	18fb      	adds	r3, r7, r3
 800a99c:	8819      	ldrh	r1, [r3, #0]
 800a99e:	68f8      	ldr	r0, [r7, #12]
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	9300      	str	r3, [sp, #0]
 800a9a4:	0023      	movs	r3, r4
 800a9a6:	f000 fc07 	bl	800b1b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a9ae:	b29b      	uxth	r3, r3
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d198      	bne.n	800a8e6 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a9b4:	697a      	ldr	r2, [r7, #20]
 800a9b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	0018      	movs	r0, r3
 800a9bc:	f000 fac0 	bl	800af40 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a9c0:	1e03      	subs	r3, r0, #0
 800a9c2:	d001      	beq.n	800a9c8 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 800a9c4:	2301      	movs	r3, #1
 800a9c6:	e01a      	b.n	800a9fe <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	2220      	movs	r2, #32
 800a9ce:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	685a      	ldr	r2, [r3, #4]
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	490b      	ldr	r1, [pc, #44]	; (800aa08 <HAL_I2C_Mem_Write+0x258>)
 800a9dc:	400a      	ands	r2, r1
 800a9de:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	2241      	movs	r2, #65	; 0x41
 800a9e4:	2120      	movs	r1, #32
 800a9e6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	2242      	movs	r2, #66	; 0x42
 800a9ec:	2100      	movs	r1, #0
 800a9ee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	2240      	movs	r2, #64	; 0x40
 800a9f4:	2100      	movs	r1, #0
 800a9f6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	e000      	b.n	800a9fe <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 800a9fc:	2302      	movs	r3, #2
  }
}
 800a9fe:	0018      	movs	r0, r3
 800aa00:	46bd      	mov	sp, r7
 800aa02:	b007      	add	sp, #28
 800aa04:	bd90      	pop	{r4, r7, pc}
 800aa06:	46c0      	nop			; (mov r8, r8)
 800aa08:	fe00e800 	.word	0xfe00e800

0800aa0c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aa0c:	b590      	push	{r4, r7, lr}
 800aa0e:	b089      	sub	sp, #36	; 0x24
 800aa10:	af02      	add	r7, sp, #8
 800aa12:	60f8      	str	r0, [r7, #12]
 800aa14:	000c      	movs	r4, r1
 800aa16:	0010      	movs	r0, r2
 800aa18:	0019      	movs	r1, r3
 800aa1a:	230a      	movs	r3, #10
 800aa1c:	18fb      	adds	r3, r7, r3
 800aa1e:	1c22      	adds	r2, r4, #0
 800aa20:	801a      	strh	r2, [r3, #0]
 800aa22:	2308      	movs	r3, #8
 800aa24:	18fb      	adds	r3, r7, r3
 800aa26:	1c02      	adds	r2, r0, #0
 800aa28:	801a      	strh	r2, [r3, #0]
 800aa2a:	1dbb      	adds	r3, r7, #6
 800aa2c:	1c0a      	adds	r2, r1, #0
 800aa2e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	2241      	movs	r2, #65	; 0x41
 800aa34:	5c9b      	ldrb	r3, [r3, r2]
 800aa36:	b2db      	uxtb	r3, r3
 800aa38:	2b20      	cmp	r3, #32
 800aa3a:	d000      	beq.n	800aa3e <HAL_I2C_Mem_Read+0x32>
 800aa3c:	e110      	b.n	800ac60 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d004      	beq.n	800aa4e <HAL_I2C_Mem_Read+0x42>
 800aa44:	232c      	movs	r3, #44	; 0x2c
 800aa46:	18fb      	adds	r3, r7, r3
 800aa48:	881b      	ldrh	r3, [r3, #0]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d105      	bne.n	800aa5a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	2280      	movs	r2, #128	; 0x80
 800aa52:	0092      	lsls	r2, r2, #2
 800aa54:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800aa56:	2301      	movs	r3, #1
 800aa58:	e103      	b.n	800ac62 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	2240      	movs	r2, #64	; 0x40
 800aa5e:	5c9b      	ldrb	r3, [r3, r2]
 800aa60:	2b01      	cmp	r3, #1
 800aa62:	d101      	bne.n	800aa68 <HAL_I2C_Mem_Read+0x5c>
 800aa64:	2302      	movs	r3, #2
 800aa66:	e0fc      	b.n	800ac62 <HAL_I2C_Mem_Read+0x256>
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	2240      	movs	r2, #64	; 0x40
 800aa6c:	2101      	movs	r1, #1
 800aa6e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800aa70:	f7fe f966 	bl	8008d40 <HAL_GetTick>
 800aa74:	0003      	movs	r3, r0
 800aa76:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800aa78:	2380      	movs	r3, #128	; 0x80
 800aa7a:	0219      	lsls	r1, r3, #8
 800aa7c:	68f8      	ldr	r0, [r7, #12]
 800aa7e:	697b      	ldr	r3, [r7, #20]
 800aa80:	9300      	str	r3, [sp, #0]
 800aa82:	2319      	movs	r3, #25
 800aa84:	2201      	movs	r2, #1
 800aa86:	f000 f9dd 	bl	800ae44 <I2C_WaitOnFlagUntilTimeout>
 800aa8a:	1e03      	subs	r3, r0, #0
 800aa8c:	d001      	beq.n	800aa92 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800aa8e:	2301      	movs	r3, #1
 800aa90:	e0e7      	b.n	800ac62 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2241      	movs	r2, #65	; 0x41
 800aa96:	2122      	movs	r1, #34	; 0x22
 800aa98:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	2242      	movs	r2, #66	; 0x42
 800aa9e:	2140      	movs	r1, #64	; 0x40
 800aaa0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aaac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	222c      	movs	r2, #44	; 0x2c
 800aab2:	18ba      	adds	r2, r7, r2
 800aab4:	8812      	ldrh	r2, [r2, #0]
 800aab6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	2200      	movs	r2, #0
 800aabc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800aabe:	1dbb      	adds	r3, r7, #6
 800aac0:	881c      	ldrh	r4, [r3, #0]
 800aac2:	2308      	movs	r3, #8
 800aac4:	18fb      	adds	r3, r7, r3
 800aac6:	881a      	ldrh	r2, [r3, #0]
 800aac8:	230a      	movs	r3, #10
 800aaca:	18fb      	adds	r3, r7, r3
 800aacc:	8819      	ldrh	r1, [r3, #0]
 800aace:	68f8      	ldr	r0, [r7, #12]
 800aad0:	697b      	ldr	r3, [r7, #20]
 800aad2:	9301      	str	r3, [sp, #4]
 800aad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aad6:	9300      	str	r3, [sp, #0]
 800aad8:	0023      	movs	r3, r4
 800aada:	f000 f92f 	bl	800ad3c <I2C_RequestMemoryRead>
 800aade:	1e03      	subs	r3, r0, #0
 800aae0:	d005      	beq.n	800aaee <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	2240      	movs	r2, #64	; 0x40
 800aae6:	2100      	movs	r1, #0
 800aae8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800aaea:	2301      	movs	r3, #1
 800aaec:	e0b9      	b.n	800ac62 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aaf2:	b29b      	uxth	r3, r3
 800aaf4:	2bff      	cmp	r3, #255	; 0xff
 800aaf6:	d911      	bls.n	800ab1c <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	22ff      	movs	r2, #255	; 0xff
 800aafc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ab02:	b2da      	uxtb	r2, r3
 800ab04:	2380      	movs	r3, #128	; 0x80
 800ab06:	045c      	lsls	r4, r3, #17
 800ab08:	230a      	movs	r3, #10
 800ab0a:	18fb      	adds	r3, r7, r3
 800ab0c:	8819      	ldrh	r1, [r3, #0]
 800ab0e:	68f8      	ldr	r0, [r7, #12]
 800ab10:	4b56      	ldr	r3, [pc, #344]	; (800ac6c <HAL_I2C_Mem_Read+0x260>)
 800ab12:	9300      	str	r3, [sp, #0]
 800ab14:	0023      	movs	r3, r4
 800ab16:	f000 fb4f 	bl	800b1b8 <I2C_TransferConfig>
 800ab1a:	e012      	b.n	800ab42 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ab20:	b29a      	uxth	r2, r3
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ab2a:	b2da      	uxtb	r2, r3
 800ab2c:	2380      	movs	r3, #128	; 0x80
 800ab2e:	049c      	lsls	r4, r3, #18
 800ab30:	230a      	movs	r3, #10
 800ab32:	18fb      	adds	r3, r7, r3
 800ab34:	8819      	ldrh	r1, [r3, #0]
 800ab36:	68f8      	ldr	r0, [r7, #12]
 800ab38:	4b4c      	ldr	r3, [pc, #304]	; (800ac6c <HAL_I2C_Mem_Read+0x260>)
 800ab3a:	9300      	str	r3, [sp, #0]
 800ab3c:	0023      	movs	r3, r4
 800ab3e:	f000 fb3b 	bl	800b1b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800ab42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab44:	68f8      	ldr	r0, [r7, #12]
 800ab46:	697b      	ldr	r3, [r7, #20]
 800ab48:	9300      	str	r3, [sp, #0]
 800ab4a:	0013      	movs	r3, r2
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	2104      	movs	r1, #4
 800ab50:	f000 f978 	bl	800ae44 <I2C_WaitOnFlagUntilTimeout>
 800ab54:	1e03      	subs	r3, r0, #0
 800ab56:	d001      	beq.n	800ab5c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 800ab58:	2301      	movs	r3, #1
 800ab5a:	e082      	b.n	800ac62 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab66:	b2d2      	uxtb	r2, r2
 800ab68:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab6e:	1c5a      	adds	r2, r3, #1
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ab78:	3b01      	subs	r3, #1
 800ab7a:	b29a      	uxth	r2, r3
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ab84:	b29b      	uxth	r3, r3
 800ab86:	3b01      	subs	r3, #1
 800ab88:	b29a      	uxth	r2, r3
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ab92:	b29b      	uxth	r3, r3
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d03a      	beq.n	800ac0e <HAL_I2C_Mem_Read+0x202>
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d136      	bne.n	800ac0e <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800aba0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aba2:	68f8      	ldr	r0, [r7, #12]
 800aba4:	697b      	ldr	r3, [r7, #20]
 800aba6:	9300      	str	r3, [sp, #0]
 800aba8:	0013      	movs	r3, r2
 800abaa:	2200      	movs	r2, #0
 800abac:	2180      	movs	r1, #128	; 0x80
 800abae:	f000 f949 	bl	800ae44 <I2C_WaitOnFlagUntilTimeout>
 800abb2:	1e03      	subs	r3, r0, #0
 800abb4:	d001      	beq.n	800abba <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 800abb6:	2301      	movs	r3, #1
 800abb8:	e053      	b.n	800ac62 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800abbe:	b29b      	uxth	r3, r3
 800abc0:	2bff      	cmp	r3, #255	; 0xff
 800abc2:	d911      	bls.n	800abe8 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	22ff      	movs	r2, #255	; 0xff
 800abc8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800abce:	b2da      	uxtb	r2, r3
 800abd0:	2380      	movs	r3, #128	; 0x80
 800abd2:	045c      	lsls	r4, r3, #17
 800abd4:	230a      	movs	r3, #10
 800abd6:	18fb      	adds	r3, r7, r3
 800abd8:	8819      	ldrh	r1, [r3, #0]
 800abda:	68f8      	ldr	r0, [r7, #12]
 800abdc:	2300      	movs	r3, #0
 800abde:	9300      	str	r3, [sp, #0]
 800abe0:	0023      	movs	r3, r4
 800abe2:	f000 fae9 	bl	800b1b8 <I2C_TransferConfig>
 800abe6:	e012      	b.n	800ac0e <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800abec:	b29a      	uxth	r2, r3
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800abf6:	b2da      	uxtb	r2, r3
 800abf8:	2380      	movs	r3, #128	; 0x80
 800abfa:	049c      	lsls	r4, r3, #18
 800abfc:	230a      	movs	r3, #10
 800abfe:	18fb      	adds	r3, r7, r3
 800ac00:	8819      	ldrh	r1, [r3, #0]
 800ac02:	68f8      	ldr	r0, [r7, #12]
 800ac04:	2300      	movs	r3, #0
 800ac06:	9300      	str	r3, [sp, #0]
 800ac08:	0023      	movs	r3, r4
 800ac0a:	f000 fad5 	bl	800b1b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ac12:	b29b      	uxth	r3, r3
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d194      	bne.n	800ab42 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ac18:	697a      	ldr	r2, [r7, #20]
 800ac1a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	0018      	movs	r0, r3
 800ac20:	f000 f98e 	bl	800af40 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ac24:	1e03      	subs	r3, r0, #0
 800ac26:	d001      	beq.n	800ac2c <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 800ac28:	2301      	movs	r3, #1
 800ac2a:	e01a      	b.n	800ac62 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	2220      	movs	r2, #32
 800ac32:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	685a      	ldr	r2, [r3, #4]
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	490c      	ldr	r1, [pc, #48]	; (800ac70 <HAL_I2C_Mem_Read+0x264>)
 800ac40:	400a      	ands	r2, r1
 800ac42:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	2241      	movs	r2, #65	; 0x41
 800ac48:	2120      	movs	r1, #32
 800ac4a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	2242      	movs	r2, #66	; 0x42
 800ac50:	2100      	movs	r1, #0
 800ac52:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	2240      	movs	r2, #64	; 0x40
 800ac58:	2100      	movs	r1, #0
 800ac5a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	e000      	b.n	800ac62 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 800ac60:	2302      	movs	r3, #2
  }
}
 800ac62:	0018      	movs	r0, r3
 800ac64:	46bd      	mov	sp, r7
 800ac66:	b007      	add	sp, #28
 800ac68:	bd90      	pop	{r4, r7, pc}
 800ac6a:	46c0      	nop			; (mov r8, r8)
 800ac6c:	80002400 	.word	0x80002400
 800ac70:	fe00e800 	.word	0xfe00e800

0800ac74 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800ac74:	b5b0      	push	{r4, r5, r7, lr}
 800ac76:	b086      	sub	sp, #24
 800ac78:	af02      	add	r7, sp, #8
 800ac7a:	60f8      	str	r0, [r7, #12]
 800ac7c:	000c      	movs	r4, r1
 800ac7e:	0010      	movs	r0, r2
 800ac80:	0019      	movs	r1, r3
 800ac82:	250a      	movs	r5, #10
 800ac84:	197b      	adds	r3, r7, r5
 800ac86:	1c22      	adds	r2, r4, #0
 800ac88:	801a      	strh	r2, [r3, #0]
 800ac8a:	2308      	movs	r3, #8
 800ac8c:	18fb      	adds	r3, r7, r3
 800ac8e:	1c02      	adds	r2, r0, #0
 800ac90:	801a      	strh	r2, [r3, #0]
 800ac92:	1dbb      	adds	r3, r7, #6
 800ac94:	1c0a      	adds	r2, r1, #0
 800ac96:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800ac98:	1dbb      	adds	r3, r7, #6
 800ac9a:	881b      	ldrh	r3, [r3, #0]
 800ac9c:	b2da      	uxtb	r2, r3
 800ac9e:	2380      	movs	r3, #128	; 0x80
 800aca0:	045c      	lsls	r4, r3, #17
 800aca2:	197b      	adds	r3, r7, r5
 800aca4:	8819      	ldrh	r1, [r3, #0]
 800aca6:	68f8      	ldr	r0, [r7, #12]
 800aca8:	4b23      	ldr	r3, [pc, #140]	; (800ad38 <I2C_RequestMemoryWrite+0xc4>)
 800acaa:	9300      	str	r3, [sp, #0]
 800acac:	0023      	movs	r3, r4
 800acae:	f000 fa83 	bl	800b1b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800acb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800acb4:	6a39      	ldr	r1, [r7, #32]
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	0018      	movs	r0, r3
 800acba:	f000 f902 	bl	800aec2 <I2C_WaitOnTXISFlagUntilTimeout>
 800acbe:	1e03      	subs	r3, r0, #0
 800acc0:	d001      	beq.n	800acc6 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800acc2:	2301      	movs	r3, #1
 800acc4:	e033      	b.n	800ad2e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800acc6:	1dbb      	adds	r3, r7, #6
 800acc8:	881b      	ldrh	r3, [r3, #0]
 800acca:	2b01      	cmp	r3, #1
 800accc:	d107      	bne.n	800acde <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800acce:	2308      	movs	r3, #8
 800acd0:	18fb      	adds	r3, r7, r3
 800acd2:	881b      	ldrh	r3, [r3, #0]
 800acd4:	b2da      	uxtb	r2, r3
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	629a      	str	r2, [r3, #40]	; 0x28
 800acdc:	e019      	b.n	800ad12 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800acde:	2308      	movs	r3, #8
 800ace0:	18fb      	adds	r3, r7, r3
 800ace2:	881b      	ldrh	r3, [r3, #0]
 800ace4:	0a1b      	lsrs	r3, r3, #8
 800ace6:	b29b      	uxth	r3, r3
 800ace8:	b2da      	uxtb	r2, r3
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800acf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800acf2:	6a39      	ldr	r1, [r7, #32]
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	0018      	movs	r0, r3
 800acf8:	f000 f8e3 	bl	800aec2 <I2C_WaitOnTXISFlagUntilTimeout>
 800acfc:	1e03      	subs	r3, r0, #0
 800acfe:	d001      	beq.n	800ad04 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800ad00:	2301      	movs	r3, #1
 800ad02:	e014      	b.n	800ad2e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ad04:	2308      	movs	r3, #8
 800ad06:	18fb      	adds	r3, r7, r3
 800ad08:	881b      	ldrh	r3, [r3, #0]
 800ad0a:	b2da      	uxtb	r2, r3
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800ad12:	6a3a      	ldr	r2, [r7, #32]
 800ad14:	68f8      	ldr	r0, [r7, #12]
 800ad16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad18:	9300      	str	r3, [sp, #0]
 800ad1a:	0013      	movs	r3, r2
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	2180      	movs	r1, #128	; 0x80
 800ad20:	f000 f890 	bl	800ae44 <I2C_WaitOnFlagUntilTimeout>
 800ad24:	1e03      	subs	r3, r0, #0
 800ad26:	d001      	beq.n	800ad2c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 800ad28:	2301      	movs	r3, #1
 800ad2a:	e000      	b.n	800ad2e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 800ad2c:	2300      	movs	r3, #0
}
 800ad2e:	0018      	movs	r0, r3
 800ad30:	46bd      	mov	sp, r7
 800ad32:	b004      	add	sp, #16
 800ad34:	bdb0      	pop	{r4, r5, r7, pc}
 800ad36:	46c0      	nop			; (mov r8, r8)
 800ad38:	80002000 	.word	0x80002000

0800ad3c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800ad3c:	b5b0      	push	{r4, r5, r7, lr}
 800ad3e:	b086      	sub	sp, #24
 800ad40:	af02      	add	r7, sp, #8
 800ad42:	60f8      	str	r0, [r7, #12]
 800ad44:	000c      	movs	r4, r1
 800ad46:	0010      	movs	r0, r2
 800ad48:	0019      	movs	r1, r3
 800ad4a:	250a      	movs	r5, #10
 800ad4c:	197b      	adds	r3, r7, r5
 800ad4e:	1c22      	adds	r2, r4, #0
 800ad50:	801a      	strh	r2, [r3, #0]
 800ad52:	2308      	movs	r3, #8
 800ad54:	18fb      	adds	r3, r7, r3
 800ad56:	1c02      	adds	r2, r0, #0
 800ad58:	801a      	strh	r2, [r3, #0]
 800ad5a:	1dbb      	adds	r3, r7, #6
 800ad5c:	1c0a      	adds	r2, r1, #0
 800ad5e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800ad60:	1dbb      	adds	r3, r7, #6
 800ad62:	881b      	ldrh	r3, [r3, #0]
 800ad64:	b2da      	uxtb	r2, r3
 800ad66:	197b      	adds	r3, r7, r5
 800ad68:	8819      	ldrh	r1, [r3, #0]
 800ad6a:	68f8      	ldr	r0, [r7, #12]
 800ad6c:	4b23      	ldr	r3, [pc, #140]	; (800adfc <I2C_RequestMemoryRead+0xc0>)
 800ad6e:	9300      	str	r3, [sp, #0]
 800ad70:	2300      	movs	r3, #0
 800ad72:	f000 fa21 	bl	800b1b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ad76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad78:	6a39      	ldr	r1, [r7, #32]
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	0018      	movs	r0, r3
 800ad7e:	f000 f8a0 	bl	800aec2 <I2C_WaitOnTXISFlagUntilTimeout>
 800ad82:	1e03      	subs	r3, r0, #0
 800ad84:	d001      	beq.n	800ad8a <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800ad86:	2301      	movs	r3, #1
 800ad88:	e033      	b.n	800adf2 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ad8a:	1dbb      	adds	r3, r7, #6
 800ad8c:	881b      	ldrh	r3, [r3, #0]
 800ad8e:	2b01      	cmp	r3, #1
 800ad90:	d107      	bne.n	800ada2 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ad92:	2308      	movs	r3, #8
 800ad94:	18fb      	adds	r3, r7, r3
 800ad96:	881b      	ldrh	r3, [r3, #0]
 800ad98:	b2da      	uxtb	r2, r3
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	629a      	str	r2, [r3, #40]	; 0x28
 800ada0:	e019      	b.n	800add6 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800ada2:	2308      	movs	r3, #8
 800ada4:	18fb      	adds	r3, r7, r3
 800ada6:	881b      	ldrh	r3, [r3, #0]
 800ada8:	0a1b      	lsrs	r3, r3, #8
 800adaa:	b29b      	uxth	r3, r3
 800adac:	b2da      	uxtb	r2, r3
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800adb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800adb6:	6a39      	ldr	r1, [r7, #32]
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	0018      	movs	r0, r3
 800adbc:	f000 f881 	bl	800aec2 <I2C_WaitOnTXISFlagUntilTimeout>
 800adc0:	1e03      	subs	r3, r0, #0
 800adc2:	d001      	beq.n	800adc8 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 800adc4:	2301      	movs	r3, #1
 800adc6:	e014      	b.n	800adf2 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800adc8:	2308      	movs	r3, #8
 800adca:	18fb      	adds	r3, r7, r3
 800adcc:	881b      	ldrh	r3, [r3, #0]
 800adce:	b2da      	uxtb	r2, r3
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800add6:	6a3a      	ldr	r2, [r7, #32]
 800add8:	68f8      	ldr	r0, [r7, #12]
 800adda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800addc:	9300      	str	r3, [sp, #0]
 800adde:	0013      	movs	r3, r2
 800ade0:	2200      	movs	r2, #0
 800ade2:	2140      	movs	r1, #64	; 0x40
 800ade4:	f000 f82e 	bl	800ae44 <I2C_WaitOnFlagUntilTimeout>
 800ade8:	1e03      	subs	r3, r0, #0
 800adea:	d001      	beq.n	800adf0 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 800adec:	2301      	movs	r3, #1
 800adee:	e000      	b.n	800adf2 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800adf0:	2300      	movs	r3, #0
}
 800adf2:	0018      	movs	r0, r3
 800adf4:	46bd      	mov	sp, r7
 800adf6:	b004      	add	sp, #16
 800adf8:	bdb0      	pop	{r4, r5, r7, pc}
 800adfa:	46c0      	nop			; (mov r8, r8)
 800adfc:	80002000 	.word	0x80002000

0800ae00 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b082      	sub	sp, #8
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	699b      	ldr	r3, [r3, #24]
 800ae0e:	2202      	movs	r2, #2
 800ae10:	4013      	ands	r3, r2
 800ae12:	2b02      	cmp	r3, #2
 800ae14:	d103      	bne.n	800ae1e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	699b      	ldr	r3, [r3, #24]
 800ae24:	2201      	movs	r2, #1
 800ae26:	4013      	ands	r3, r2
 800ae28:	2b01      	cmp	r3, #1
 800ae2a:	d007      	beq.n	800ae3c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	699a      	ldr	r2, [r3, #24]
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	2101      	movs	r1, #1
 800ae38:	430a      	orrs	r2, r1
 800ae3a:	619a      	str	r2, [r3, #24]
  }
}
 800ae3c:	46c0      	nop			; (mov r8, r8)
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	b002      	add	sp, #8
 800ae42:	bd80      	pop	{r7, pc}

0800ae44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b084      	sub	sp, #16
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	60f8      	str	r0, [r7, #12]
 800ae4c:	60b9      	str	r1, [r7, #8]
 800ae4e:	603b      	str	r3, [r7, #0]
 800ae50:	1dfb      	adds	r3, r7, #7
 800ae52:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ae54:	e021      	b.n	800ae9a <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	3301      	adds	r3, #1
 800ae5a:	d01e      	beq.n	800ae9a <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae5c:	f7fd ff70 	bl	8008d40 <HAL_GetTick>
 800ae60:	0002      	movs	r2, r0
 800ae62:	69bb      	ldr	r3, [r7, #24]
 800ae64:	1ad3      	subs	r3, r2, r3
 800ae66:	683a      	ldr	r2, [r7, #0]
 800ae68:	429a      	cmp	r2, r3
 800ae6a:	d302      	bcc.n	800ae72 <I2C_WaitOnFlagUntilTimeout+0x2e>
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d113      	bne.n	800ae9a <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae76:	2220      	movs	r2, #32
 800ae78:	431a      	orrs	r2, r3
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	2241      	movs	r2, #65	; 0x41
 800ae82:	2120      	movs	r1, #32
 800ae84:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	2242      	movs	r2, #66	; 0x42
 800ae8a:	2100      	movs	r1, #0
 800ae8c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	2240      	movs	r2, #64	; 0x40
 800ae92:	2100      	movs	r1, #0
 800ae94:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800ae96:	2301      	movs	r3, #1
 800ae98:	e00f      	b.n	800aeba <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	699b      	ldr	r3, [r3, #24]
 800aea0:	68ba      	ldr	r2, [r7, #8]
 800aea2:	4013      	ands	r3, r2
 800aea4:	68ba      	ldr	r2, [r7, #8]
 800aea6:	1ad3      	subs	r3, r2, r3
 800aea8:	425a      	negs	r2, r3
 800aeaa:	4153      	adcs	r3, r2
 800aeac:	b2db      	uxtb	r3, r3
 800aeae:	001a      	movs	r2, r3
 800aeb0:	1dfb      	adds	r3, r7, #7
 800aeb2:	781b      	ldrb	r3, [r3, #0]
 800aeb4:	429a      	cmp	r2, r3
 800aeb6:	d0ce      	beq.n	800ae56 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800aeb8:	2300      	movs	r3, #0
}
 800aeba:	0018      	movs	r0, r3
 800aebc:	46bd      	mov	sp, r7
 800aebe:	b004      	add	sp, #16
 800aec0:	bd80      	pop	{r7, pc}

0800aec2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800aec2:	b580      	push	{r7, lr}
 800aec4:	b084      	sub	sp, #16
 800aec6:	af00      	add	r7, sp, #0
 800aec8:	60f8      	str	r0, [r7, #12]
 800aeca:	60b9      	str	r1, [r7, #8]
 800aecc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800aece:	e02b      	b.n	800af28 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800aed0:	687a      	ldr	r2, [r7, #4]
 800aed2:	68b9      	ldr	r1, [r7, #8]
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	0018      	movs	r0, r3
 800aed8:	f000 f86e 	bl	800afb8 <I2C_IsErrorOccurred>
 800aedc:	1e03      	subs	r3, r0, #0
 800aede:	d001      	beq.n	800aee4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800aee0:	2301      	movs	r3, #1
 800aee2:	e029      	b.n	800af38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	3301      	adds	r3, #1
 800aee8:	d01e      	beq.n	800af28 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aeea:	f7fd ff29 	bl	8008d40 <HAL_GetTick>
 800aeee:	0002      	movs	r2, r0
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	1ad3      	subs	r3, r2, r3
 800aef4:	68ba      	ldr	r2, [r7, #8]
 800aef6:	429a      	cmp	r2, r3
 800aef8:	d302      	bcc.n	800af00 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800aefa:	68bb      	ldr	r3, [r7, #8]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d113      	bne.n	800af28 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af04:	2220      	movs	r2, #32
 800af06:	431a      	orrs	r2, r3
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	2241      	movs	r2, #65	; 0x41
 800af10:	2120      	movs	r1, #32
 800af12:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	2242      	movs	r2, #66	; 0x42
 800af18:	2100      	movs	r1, #0
 800af1a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	2240      	movs	r2, #64	; 0x40
 800af20:	2100      	movs	r1, #0
 800af22:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800af24:	2301      	movs	r3, #1
 800af26:	e007      	b.n	800af38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	699b      	ldr	r3, [r3, #24]
 800af2e:	2202      	movs	r2, #2
 800af30:	4013      	ands	r3, r2
 800af32:	2b02      	cmp	r3, #2
 800af34:	d1cc      	bne.n	800aed0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800af36:	2300      	movs	r3, #0
}
 800af38:	0018      	movs	r0, r3
 800af3a:	46bd      	mov	sp, r7
 800af3c:	b004      	add	sp, #16
 800af3e:	bd80      	pop	{r7, pc}

0800af40 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800af40:	b580      	push	{r7, lr}
 800af42:	b084      	sub	sp, #16
 800af44:	af00      	add	r7, sp, #0
 800af46:	60f8      	str	r0, [r7, #12]
 800af48:	60b9      	str	r1, [r7, #8]
 800af4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800af4c:	e028      	b.n	800afa0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800af4e:	687a      	ldr	r2, [r7, #4]
 800af50:	68b9      	ldr	r1, [r7, #8]
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	0018      	movs	r0, r3
 800af56:	f000 f82f 	bl	800afb8 <I2C_IsErrorOccurred>
 800af5a:	1e03      	subs	r3, r0, #0
 800af5c:	d001      	beq.n	800af62 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800af5e:	2301      	movs	r3, #1
 800af60:	e026      	b.n	800afb0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800af62:	f7fd feed 	bl	8008d40 <HAL_GetTick>
 800af66:	0002      	movs	r2, r0
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	1ad3      	subs	r3, r2, r3
 800af6c:	68ba      	ldr	r2, [r7, #8]
 800af6e:	429a      	cmp	r2, r3
 800af70:	d302      	bcc.n	800af78 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d113      	bne.n	800afa0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af7c:	2220      	movs	r2, #32
 800af7e:	431a      	orrs	r2, r3
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	2241      	movs	r2, #65	; 0x41
 800af88:	2120      	movs	r1, #32
 800af8a:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	2242      	movs	r2, #66	; 0x42
 800af90:	2100      	movs	r1, #0
 800af92:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	2240      	movs	r2, #64	; 0x40
 800af98:	2100      	movs	r1, #0
 800af9a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800af9c:	2301      	movs	r3, #1
 800af9e:	e007      	b.n	800afb0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	699b      	ldr	r3, [r3, #24]
 800afa6:	2220      	movs	r2, #32
 800afa8:	4013      	ands	r3, r2
 800afaa:	2b20      	cmp	r3, #32
 800afac:	d1cf      	bne.n	800af4e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800afae:	2300      	movs	r3, #0
}
 800afb0:	0018      	movs	r0, r3
 800afb2:	46bd      	mov	sp, r7
 800afb4:	b004      	add	sp, #16
 800afb6:	bd80      	pop	{r7, pc}

0800afb8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800afb8:	b590      	push	{r4, r7, lr}
 800afba:	b08b      	sub	sp, #44	; 0x2c
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	60f8      	str	r0, [r7, #12]
 800afc0:	60b9      	str	r1, [r7, #8]
 800afc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800afc4:	2327      	movs	r3, #39	; 0x27
 800afc6:	18fb      	adds	r3, r7, r3
 800afc8:	2200      	movs	r2, #0
 800afca:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	699b      	ldr	r3, [r3, #24]
 800afd2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800afd4:	2300      	movs	r3, #0
 800afd6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800afdc:	69bb      	ldr	r3, [r7, #24]
 800afde:	2210      	movs	r2, #16
 800afe0:	4013      	ands	r3, r2
 800afe2:	d100      	bne.n	800afe6 <I2C_IsErrorOccurred+0x2e>
 800afe4:	e082      	b.n	800b0ec <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	2210      	movs	r2, #16
 800afec:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800afee:	e060      	b.n	800b0b2 <I2C_IsErrorOccurred+0xfa>
 800aff0:	2427      	movs	r4, #39	; 0x27
 800aff2:	193b      	adds	r3, r7, r4
 800aff4:	193a      	adds	r2, r7, r4
 800aff6:	7812      	ldrb	r2, [r2, #0]
 800aff8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	3301      	adds	r3, #1
 800affe:	d058      	beq.n	800b0b2 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b000:	f7fd fe9e 	bl	8008d40 <HAL_GetTick>
 800b004:	0002      	movs	r2, r0
 800b006:	69fb      	ldr	r3, [r7, #28]
 800b008:	1ad3      	subs	r3, r2, r3
 800b00a:	68ba      	ldr	r2, [r7, #8]
 800b00c:	429a      	cmp	r2, r3
 800b00e:	d306      	bcc.n	800b01e <I2C_IsErrorOccurred+0x66>
 800b010:	193b      	adds	r3, r7, r4
 800b012:	193a      	adds	r2, r7, r4
 800b014:	7812      	ldrb	r2, [r2, #0]
 800b016:	701a      	strb	r2, [r3, #0]
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d149      	bne.n	800b0b2 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	685a      	ldr	r2, [r3, #4]
 800b024:	2380      	movs	r3, #128	; 0x80
 800b026:	01db      	lsls	r3, r3, #7
 800b028:	4013      	ands	r3, r2
 800b02a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b02c:	2013      	movs	r0, #19
 800b02e:	183b      	adds	r3, r7, r0
 800b030:	68fa      	ldr	r2, [r7, #12]
 800b032:	2142      	movs	r1, #66	; 0x42
 800b034:	5c52      	ldrb	r2, [r2, r1]
 800b036:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	699a      	ldr	r2, [r3, #24]
 800b03e:	2380      	movs	r3, #128	; 0x80
 800b040:	021b      	lsls	r3, r3, #8
 800b042:	401a      	ands	r2, r3
 800b044:	2380      	movs	r3, #128	; 0x80
 800b046:	021b      	lsls	r3, r3, #8
 800b048:	429a      	cmp	r2, r3
 800b04a:	d126      	bne.n	800b09a <I2C_IsErrorOccurred+0xe2>
 800b04c:	697a      	ldr	r2, [r7, #20]
 800b04e:	2380      	movs	r3, #128	; 0x80
 800b050:	01db      	lsls	r3, r3, #7
 800b052:	429a      	cmp	r2, r3
 800b054:	d021      	beq.n	800b09a <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 800b056:	183b      	adds	r3, r7, r0
 800b058:	781b      	ldrb	r3, [r3, #0]
 800b05a:	2b20      	cmp	r3, #32
 800b05c:	d01d      	beq.n	800b09a <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	685a      	ldr	r2, [r3, #4]
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	2180      	movs	r1, #128	; 0x80
 800b06a:	01c9      	lsls	r1, r1, #7
 800b06c:	430a      	orrs	r2, r1
 800b06e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b070:	f7fd fe66 	bl	8008d40 <HAL_GetTick>
 800b074:	0003      	movs	r3, r0
 800b076:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b078:	e00f      	b.n	800b09a <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b07a:	f7fd fe61 	bl	8008d40 <HAL_GetTick>
 800b07e:	0002      	movs	r2, r0
 800b080:	69fb      	ldr	r3, [r7, #28]
 800b082:	1ad3      	subs	r3, r2, r3
 800b084:	2b19      	cmp	r3, #25
 800b086:	d908      	bls.n	800b09a <I2C_IsErrorOccurred+0xe2>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 800b088:	6a3b      	ldr	r3, [r7, #32]
 800b08a:	2220      	movs	r2, #32
 800b08c:	4313      	orrs	r3, r2
 800b08e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b090:	2327      	movs	r3, #39	; 0x27
 800b092:	18fb      	adds	r3, r7, r3
 800b094:	2201      	movs	r2, #1
 800b096:	701a      	strb	r2, [r3, #0]

              break;
 800b098:	e00b      	b.n	800b0b2 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	699b      	ldr	r3, [r3, #24]
 800b0a0:	2220      	movs	r2, #32
 800b0a2:	4013      	ands	r3, r2
 800b0a4:	2127      	movs	r1, #39	; 0x27
 800b0a6:	187a      	adds	r2, r7, r1
 800b0a8:	1879      	adds	r1, r7, r1
 800b0aa:	7809      	ldrb	r1, [r1, #0]
 800b0ac:	7011      	strb	r1, [r2, #0]
 800b0ae:	2b20      	cmp	r3, #32
 800b0b0:	d1e3      	bne.n	800b07a <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	699b      	ldr	r3, [r3, #24]
 800b0b8:	2220      	movs	r2, #32
 800b0ba:	4013      	ands	r3, r2
 800b0bc:	2b20      	cmp	r3, #32
 800b0be:	d004      	beq.n	800b0ca <I2C_IsErrorOccurred+0x112>
 800b0c0:	2327      	movs	r3, #39	; 0x27
 800b0c2:	18fb      	adds	r3, r7, r3
 800b0c4:	781b      	ldrb	r3, [r3, #0]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d092      	beq.n	800aff0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b0ca:	2327      	movs	r3, #39	; 0x27
 800b0cc:	18fb      	adds	r3, r7, r3
 800b0ce:	781b      	ldrb	r3, [r3, #0]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d103      	bne.n	800b0dc <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	2220      	movs	r2, #32
 800b0da:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b0dc:	6a3b      	ldr	r3, [r7, #32]
 800b0de:	2204      	movs	r2, #4
 800b0e0:	4313      	orrs	r3, r2
 800b0e2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b0e4:	2327      	movs	r3, #39	; 0x27
 800b0e6:	18fb      	adds	r3, r7, r3
 800b0e8:	2201      	movs	r2, #1
 800b0ea:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	699b      	ldr	r3, [r3, #24]
 800b0f2:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b0f4:	69ba      	ldr	r2, [r7, #24]
 800b0f6:	2380      	movs	r3, #128	; 0x80
 800b0f8:	005b      	lsls	r3, r3, #1
 800b0fa:	4013      	ands	r3, r2
 800b0fc:	d00c      	beq.n	800b118 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b0fe:	6a3b      	ldr	r3, [r7, #32]
 800b100:	2201      	movs	r2, #1
 800b102:	4313      	orrs	r3, r2
 800b104:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	2280      	movs	r2, #128	; 0x80
 800b10c:	0052      	lsls	r2, r2, #1
 800b10e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b110:	2327      	movs	r3, #39	; 0x27
 800b112:	18fb      	adds	r3, r7, r3
 800b114:	2201      	movs	r2, #1
 800b116:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b118:	69ba      	ldr	r2, [r7, #24]
 800b11a:	2380      	movs	r3, #128	; 0x80
 800b11c:	00db      	lsls	r3, r3, #3
 800b11e:	4013      	ands	r3, r2
 800b120:	d00c      	beq.n	800b13c <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b122:	6a3b      	ldr	r3, [r7, #32]
 800b124:	2208      	movs	r2, #8
 800b126:	4313      	orrs	r3, r2
 800b128:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	2280      	movs	r2, #128	; 0x80
 800b130:	00d2      	lsls	r2, r2, #3
 800b132:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b134:	2327      	movs	r3, #39	; 0x27
 800b136:	18fb      	adds	r3, r7, r3
 800b138:	2201      	movs	r2, #1
 800b13a:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b13c:	69ba      	ldr	r2, [r7, #24]
 800b13e:	2380      	movs	r3, #128	; 0x80
 800b140:	009b      	lsls	r3, r3, #2
 800b142:	4013      	ands	r3, r2
 800b144:	d00c      	beq.n	800b160 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b146:	6a3b      	ldr	r3, [r7, #32]
 800b148:	2202      	movs	r2, #2
 800b14a:	4313      	orrs	r3, r2
 800b14c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	2280      	movs	r2, #128	; 0x80
 800b154:	0092      	lsls	r2, r2, #2
 800b156:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b158:	2327      	movs	r3, #39	; 0x27
 800b15a:	18fb      	adds	r3, r7, r3
 800b15c:	2201      	movs	r2, #1
 800b15e:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800b160:	2327      	movs	r3, #39	; 0x27
 800b162:	18fb      	adds	r3, r7, r3
 800b164:	781b      	ldrb	r3, [r3, #0]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d01d      	beq.n	800b1a6 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	0018      	movs	r0, r3
 800b16e:	f7ff fe47 	bl	800ae00 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	685a      	ldr	r2, [r3, #4]
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	490d      	ldr	r1, [pc, #52]	; (800b1b4 <I2C_IsErrorOccurred+0x1fc>)
 800b17e:	400a      	ands	r2, r1
 800b180:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b186:	6a3b      	ldr	r3, [r7, #32]
 800b188:	431a      	orrs	r2, r3
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	2241      	movs	r2, #65	; 0x41
 800b192:	2120      	movs	r1, #32
 800b194:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	2242      	movs	r2, #66	; 0x42
 800b19a:	2100      	movs	r1, #0
 800b19c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	2240      	movs	r2, #64	; 0x40
 800b1a2:	2100      	movs	r1, #0
 800b1a4:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800b1a6:	2327      	movs	r3, #39	; 0x27
 800b1a8:	18fb      	adds	r3, r7, r3
 800b1aa:	781b      	ldrb	r3, [r3, #0]
}
 800b1ac:	0018      	movs	r0, r3
 800b1ae:	46bd      	mov	sp, r7
 800b1b0:	b00b      	add	sp, #44	; 0x2c
 800b1b2:	bd90      	pop	{r4, r7, pc}
 800b1b4:	fe00e800 	.word	0xfe00e800

0800b1b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b1b8:	b590      	push	{r4, r7, lr}
 800b1ba:	b087      	sub	sp, #28
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	60f8      	str	r0, [r7, #12]
 800b1c0:	0008      	movs	r0, r1
 800b1c2:	0011      	movs	r1, r2
 800b1c4:	607b      	str	r3, [r7, #4]
 800b1c6:	240a      	movs	r4, #10
 800b1c8:	193b      	adds	r3, r7, r4
 800b1ca:	1c02      	adds	r2, r0, #0
 800b1cc:	801a      	strh	r2, [r3, #0]
 800b1ce:	2009      	movs	r0, #9
 800b1d0:	183b      	adds	r3, r7, r0
 800b1d2:	1c0a      	adds	r2, r1, #0
 800b1d4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b1d6:	193b      	adds	r3, r7, r4
 800b1d8:	881b      	ldrh	r3, [r3, #0]
 800b1da:	059b      	lsls	r3, r3, #22
 800b1dc:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b1de:	183b      	adds	r3, r7, r0
 800b1e0:	781b      	ldrb	r3, [r3, #0]
 800b1e2:	0419      	lsls	r1, r3, #16
 800b1e4:	23ff      	movs	r3, #255	; 0xff
 800b1e6:	041b      	lsls	r3, r3, #16
 800b1e8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b1ea:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b1f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1f2:	4313      	orrs	r3, r2
 800b1f4:	005b      	lsls	r3, r3, #1
 800b1f6:	085b      	lsrs	r3, r3, #1
 800b1f8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	685b      	ldr	r3, [r3, #4]
 800b200:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b202:	0d51      	lsrs	r1, r2, #21
 800b204:	2280      	movs	r2, #128	; 0x80
 800b206:	00d2      	lsls	r2, r2, #3
 800b208:	400a      	ands	r2, r1
 800b20a:	4907      	ldr	r1, [pc, #28]	; (800b228 <I2C_TransferConfig+0x70>)
 800b20c:	430a      	orrs	r2, r1
 800b20e:	43d2      	mvns	r2, r2
 800b210:	401a      	ands	r2, r3
 800b212:	0011      	movs	r1, r2
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	697a      	ldr	r2, [r7, #20]
 800b21a:	430a      	orrs	r2, r1
 800b21c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b21e:	46c0      	nop			; (mov r8, r8)
 800b220:	46bd      	mov	sp, r7
 800b222:	b007      	add	sp, #28
 800b224:	bd90      	pop	{r4, r7, pc}
 800b226:	46c0      	nop			; (mov r8, r8)
 800b228:	03ff63ff 	.word	0x03ff63ff

0800b22c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b082      	sub	sp, #8
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
 800b234:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	2241      	movs	r2, #65	; 0x41
 800b23a:	5c9b      	ldrb	r3, [r3, r2]
 800b23c:	b2db      	uxtb	r3, r3
 800b23e:	2b20      	cmp	r3, #32
 800b240:	d138      	bne.n	800b2b4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	2240      	movs	r2, #64	; 0x40
 800b246:	5c9b      	ldrb	r3, [r3, r2]
 800b248:	2b01      	cmp	r3, #1
 800b24a:	d101      	bne.n	800b250 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b24c:	2302      	movs	r3, #2
 800b24e:	e032      	b.n	800b2b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2240      	movs	r2, #64	; 0x40
 800b254:	2101      	movs	r1, #1
 800b256:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	2241      	movs	r2, #65	; 0x41
 800b25c:	2124      	movs	r1, #36	; 0x24
 800b25e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	681a      	ldr	r2, [r3, #0]
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	2101      	movs	r1, #1
 800b26c:	438a      	bics	r2, r1
 800b26e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	681a      	ldr	r2, [r3, #0]
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	4911      	ldr	r1, [pc, #68]	; (800b2c0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800b27c:	400a      	ands	r2, r1
 800b27e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	6819      	ldr	r1, [r3, #0]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	683a      	ldr	r2, [r7, #0]
 800b28c:	430a      	orrs	r2, r1
 800b28e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	681a      	ldr	r2, [r3, #0]
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	2101      	movs	r1, #1
 800b29c:	430a      	orrs	r2, r1
 800b29e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2241      	movs	r2, #65	; 0x41
 800b2a4:	2120      	movs	r1, #32
 800b2a6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	2240      	movs	r2, #64	; 0x40
 800b2ac:	2100      	movs	r1, #0
 800b2ae:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	e000      	b.n	800b2b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b2b4:	2302      	movs	r3, #2
  }
}
 800b2b6:	0018      	movs	r0, r3
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	b002      	add	sp, #8
 800b2bc:	bd80      	pop	{r7, pc}
 800b2be:	46c0      	nop			; (mov r8, r8)
 800b2c0:	ffffefff 	.word	0xffffefff

0800b2c4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b084      	sub	sp, #16
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
 800b2cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2241      	movs	r2, #65	; 0x41
 800b2d2:	5c9b      	ldrb	r3, [r3, r2]
 800b2d4:	b2db      	uxtb	r3, r3
 800b2d6:	2b20      	cmp	r3, #32
 800b2d8:	d139      	bne.n	800b34e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	2240      	movs	r2, #64	; 0x40
 800b2de:	5c9b      	ldrb	r3, [r3, r2]
 800b2e0:	2b01      	cmp	r3, #1
 800b2e2:	d101      	bne.n	800b2e8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b2e4:	2302      	movs	r3, #2
 800b2e6:	e033      	b.n	800b350 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	2240      	movs	r2, #64	; 0x40
 800b2ec:	2101      	movs	r1, #1
 800b2ee:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2241      	movs	r2, #65	; 0x41
 800b2f4:	2124      	movs	r1, #36	; 0x24
 800b2f6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	681a      	ldr	r2, [r3, #0]
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	2101      	movs	r1, #1
 800b304:	438a      	bics	r2, r1
 800b306:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	4a11      	ldr	r2, [pc, #68]	; (800b358 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800b314:	4013      	ands	r3, r2
 800b316:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	021b      	lsls	r3, r3, #8
 800b31c:	68fa      	ldr	r2, [r7, #12]
 800b31e:	4313      	orrs	r3, r2
 800b320:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	68fa      	ldr	r2, [r7, #12]
 800b328:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	681a      	ldr	r2, [r3, #0]
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	2101      	movs	r1, #1
 800b336:	430a      	orrs	r2, r1
 800b338:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2241      	movs	r2, #65	; 0x41
 800b33e:	2120      	movs	r1, #32
 800b340:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2240      	movs	r2, #64	; 0x40
 800b346:	2100      	movs	r1, #0
 800b348:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800b34a:	2300      	movs	r3, #0
 800b34c:	e000      	b.n	800b350 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b34e:	2302      	movs	r3, #2
  }
}
 800b350:	0018      	movs	r0, r3
 800b352:	46bd      	mov	sp, r7
 800b354:	b004      	add	sp, #16
 800b356:	bd80      	pop	{r7, pc}
 800b358:	fffff0ff 	.word	0xfffff0ff

0800b35c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b084      	sub	sp, #16
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800b364:	4b19      	ldr	r3, [pc, #100]	; (800b3cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	4a19      	ldr	r2, [pc, #100]	; (800b3d0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800b36a:	4013      	ands	r3, r2
 800b36c:	0019      	movs	r1, r3
 800b36e:	4b17      	ldr	r3, [pc, #92]	; (800b3cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 800b370:	687a      	ldr	r2, [r7, #4]
 800b372:	430a      	orrs	r2, r1
 800b374:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b376:	687a      	ldr	r2, [r7, #4]
 800b378:	2380      	movs	r3, #128	; 0x80
 800b37a:	009b      	lsls	r3, r3, #2
 800b37c:	429a      	cmp	r2, r3
 800b37e:	d11f      	bne.n	800b3c0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800b380:	4b14      	ldr	r3, [pc, #80]	; (800b3d4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800b382:	681a      	ldr	r2, [r3, #0]
 800b384:	0013      	movs	r3, r2
 800b386:	005b      	lsls	r3, r3, #1
 800b388:	189b      	adds	r3, r3, r2
 800b38a:	005b      	lsls	r3, r3, #1
 800b38c:	4912      	ldr	r1, [pc, #72]	; (800b3d8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800b38e:	0018      	movs	r0, r3
 800b390:	f7f4 fed6 	bl	8000140 <__udivsi3>
 800b394:	0003      	movs	r3, r0
 800b396:	3301      	adds	r3, #1
 800b398:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b39a:	e008      	b.n	800b3ae <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d003      	beq.n	800b3aa <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	3b01      	subs	r3, #1
 800b3a6:	60fb      	str	r3, [r7, #12]
 800b3a8:	e001      	b.n	800b3ae <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800b3aa:	2303      	movs	r3, #3
 800b3ac:	e009      	b.n	800b3c2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b3ae:	4b07      	ldr	r3, [pc, #28]	; (800b3cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 800b3b0:	695a      	ldr	r2, [r3, #20]
 800b3b2:	2380      	movs	r3, #128	; 0x80
 800b3b4:	00db      	lsls	r3, r3, #3
 800b3b6:	401a      	ands	r2, r3
 800b3b8:	2380      	movs	r3, #128	; 0x80
 800b3ba:	00db      	lsls	r3, r3, #3
 800b3bc:	429a      	cmp	r2, r3
 800b3be:	d0ed      	beq.n	800b39c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800b3c0:	2300      	movs	r3, #0
}
 800b3c2:	0018      	movs	r0, r3
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	b004      	add	sp, #16
 800b3c8:	bd80      	pop	{r7, pc}
 800b3ca:	46c0      	nop			; (mov r8, r8)
 800b3cc:	40007000 	.word	0x40007000
 800b3d0:	fffff9ff 	.word	0xfffff9ff
 800b3d4:	200000e0 	.word	0x200000e0
 800b3d8:	000f4240 	.word	0x000f4240

0800b3dc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800b3e0:	4b03      	ldr	r3, [pc, #12]	; (800b3f0 <LL_RCC_GetAPB1Prescaler+0x14>)
 800b3e2:	689a      	ldr	r2, [r3, #8]
 800b3e4:	23e0      	movs	r3, #224	; 0xe0
 800b3e6:	01db      	lsls	r3, r3, #7
 800b3e8:	4013      	ands	r3, r2
}
 800b3ea:	0018      	movs	r0, r3
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	bd80      	pop	{r7, pc}
 800b3f0:	40021000 	.word	0x40021000

0800b3f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b088      	sub	sp, #32
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d101      	bne.n	800b406 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b402:	2301      	movs	r3, #1
 800b404:	e2f3      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	2201      	movs	r2, #1
 800b40c:	4013      	ands	r3, r2
 800b40e:	d100      	bne.n	800b412 <HAL_RCC_OscConfig+0x1e>
 800b410:	e07c      	b.n	800b50c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b412:	4bc3      	ldr	r3, [pc, #780]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b414:	689b      	ldr	r3, [r3, #8]
 800b416:	2238      	movs	r2, #56	; 0x38
 800b418:	4013      	ands	r3, r2
 800b41a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b41c:	4bc0      	ldr	r3, [pc, #768]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b41e:	68db      	ldr	r3, [r3, #12]
 800b420:	2203      	movs	r2, #3
 800b422:	4013      	ands	r3, r2
 800b424:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800b426:	69bb      	ldr	r3, [r7, #24]
 800b428:	2b10      	cmp	r3, #16
 800b42a:	d102      	bne.n	800b432 <HAL_RCC_OscConfig+0x3e>
 800b42c:	697b      	ldr	r3, [r7, #20]
 800b42e:	2b03      	cmp	r3, #3
 800b430:	d002      	beq.n	800b438 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800b432:	69bb      	ldr	r3, [r7, #24]
 800b434:	2b08      	cmp	r3, #8
 800b436:	d10b      	bne.n	800b450 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b438:	4bb9      	ldr	r3, [pc, #740]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b43a:	681a      	ldr	r2, [r3, #0]
 800b43c:	2380      	movs	r3, #128	; 0x80
 800b43e:	029b      	lsls	r3, r3, #10
 800b440:	4013      	ands	r3, r2
 800b442:	d062      	beq.n	800b50a <HAL_RCC_OscConfig+0x116>
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	685b      	ldr	r3, [r3, #4]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d15e      	bne.n	800b50a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800b44c:	2301      	movs	r3, #1
 800b44e:	e2ce      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	685a      	ldr	r2, [r3, #4]
 800b454:	2380      	movs	r3, #128	; 0x80
 800b456:	025b      	lsls	r3, r3, #9
 800b458:	429a      	cmp	r2, r3
 800b45a:	d107      	bne.n	800b46c <HAL_RCC_OscConfig+0x78>
 800b45c:	4bb0      	ldr	r3, [pc, #704]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b45e:	681a      	ldr	r2, [r3, #0]
 800b460:	4baf      	ldr	r3, [pc, #700]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b462:	2180      	movs	r1, #128	; 0x80
 800b464:	0249      	lsls	r1, r1, #9
 800b466:	430a      	orrs	r2, r1
 800b468:	601a      	str	r2, [r3, #0]
 800b46a:	e020      	b.n	800b4ae <HAL_RCC_OscConfig+0xba>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	685a      	ldr	r2, [r3, #4]
 800b470:	23a0      	movs	r3, #160	; 0xa0
 800b472:	02db      	lsls	r3, r3, #11
 800b474:	429a      	cmp	r2, r3
 800b476:	d10e      	bne.n	800b496 <HAL_RCC_OscConfig+0xa2>
 800b478:	4ba9      	ldr	r3, [pc, #676]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b47a:	681a      	ldr	r2, [r3, #0]
 800b47c:	4ba8      	ldr	r3, [pc, #672]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b47e:	2180      	movs	r1, #128	; 0x80
 800b480:	02c9      	lsls	r1, r1, #11
 800b482:	430a      	orrs	r2, r1
 800b484:	601a      	str	r2, [r3, #0]
 800b486:	4ba6      	ldr	r3, [pc, #664]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b488:	681a      	ldr	r2, [r3, #0]
 800b48a:	4ba5      	ldr	r3, [pc, #660]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b48c:	2180      	movs	r1, #128	; 0x80
 800b48e:	0249      	lsls	r1, r1, #9
 800b490:	430a      	orrs	r2, r1
 800b492:	601a      	str	r2, [r3, #0]
 800b494:	e00b      	b.n	800b4ae <HAL_RCC_OscConfig+0xba>
 800b496:	4ba2      	ldr	r3, [pc, #648]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b498:	681a      	ldr	r2, [r3, #0]
 800b49a:	4ba1      	ldr	r3, [pc, #644]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b49c:	49a1      	ldr	r1, [pc, #644]	; (800b724 <HAL_RCC_OscConfig+0x330>)
 800b49e:	400a      	ands	r2, r1
 800b4a0:	601a      	str	r2, [r3, #0]
 800b4a2:	4b9f      	ldr	r3, [pc, #636]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b4a4:	681a      	ldr	r2, [r3, #0]
 800b4a6:	4b9e      	ldr	r3, [pc, #632]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b4a8:	499f      	ldr	r1, [pc, #636]	; (800b728 <HAL_RCC_OscConfig+0x334>)
 800b4aa:	400a      	ands	r2, r1
 800b4ac:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	685b      	ldr	r3, [r3, #4]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d014      	beq.n	800b4e0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4b6:	f7fd fc43 	bl	8008d40 <HAL_GetTick>
 800b4ba:	0003      	movs	r3, r0
 800b4bc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b4be:	e008      	b.n	800b4d2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b4c0:	f7fd fc3e 	bl	8008d40 <HAL_GetTick>
 800b4c4:	0002      	movs	r2, r0
 800b4c6:	693b      	ldr	r3, [r7, #16]
 800b4c8:	1ad3      	subs	r3, r2, r3
 800b4ca:	2b64      	cmp	r3, #100	; 0x64
 800b4cc:	d901      	bls.n	800b4d2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800b4ce:	2303      	movs	r3, #3
 800b4d0:	e28d      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b4d2:	4b93      	ldr	r3, [pc, #588]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b4d4:	681a      	ldr	r2, [r3, #0]
 800b4d6:	2380      	movs	r3, #128	; 0x80
 800b4d8:	029b      	lsls	r3, r3, #10
 800b4da:	4013      	ands	r3, r2
 800b4dc:	d0f0      	beq.n	800b4c0 <HAL_RCC_OscConfig+0xcc>
 800b4de:	e015      	b.n	800b50c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4e0:	f7fd fc2e 	bl	8008d40 <HAL_GetTick>
 800b4e4:	0003      	movs	r3, r0
 800b4e6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b4e8:	e008      	b.n	800b4fc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b4ea:	f7fd fc29 	bl	8008d40 <HAL_GetTick>
 800b4ee:	0002      	movs	r2, r0
 800b4f0:	693b      	ldr	r3, [r7, #16]
 800b4f2:	1ad3      	subs	r3, r2, r3
 800b4f4:	2b64      	cmp	r3, #100	; 0x64
 800b4f6:	d901      	bls.n	800b4fc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800b4f8:	2303      	movs	r3, #3
 800b4fa:	e278      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b4fc:	4b88      	ldr	r3, [pc, #544]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b4fe:	681a      	ldr	r2, [r3, #0]
 800b500:	2380      	movs	r3, #128	; 0x80
 800b502:	029b      	lsls	r3, r3, #10
 800b504:	4013      	ands	r3, r2
 800b506:	d1f0      	bne.n	800b4ea <HAL_RCC_OscConfig+0xf6>
 800b508:	e000      	b.n	800b50c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b50a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	2202      	movs	r2, #2
 800b512:	4013      	ands	r3, r2
 800b514:	d100      	bne.n	800b518 <HAL_RCC_OscConfig+0x124>
 800b516:	e099      	b.n	800b64c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b518:	4b81      	ldr	r3, [pc, #516]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b51a:	689b      	ldr	r3, [r3, #8]
 800b51c:	2238      	movs	r2, #56	; 0x38
 800b51e:	4013      	ands	r3, r2
 800b520:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b522:	4b7f      	ldr	r3, [pc, #508]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b524:	68db      	ldr	r3, [r3, #12]
 800b526:	2203      	movs	r2, #3
 800b528:	4013      	ands	r3, r2
 800b52a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800b52c:	69bb      	ldr	r3, [r7, #24]
 800b52e:	2b10      	cmp	r3, #16
 800b530:	d102      	bne.n	800b538 <HAL_RCC_OscConfig+0x144>
 800b532:	697b      	ldr	r3, [r7, #20]
 800b534:	2b02      	cmp	r3, #2
 800b536:	d002      	beq.n	800b53e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800b538:	69bb      	ldr	r3, [r7, #24]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d135      	bne.n	800b5aa <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b53e:	4b78      	ldr	r3, [pc, #480]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b540:	681a      	ldr	r2, [r3, #0]
 800b542:	2380      	movs	r3, #128	; 0x80
 800b544:	00db      	lsls	r3, r3, #3
 800b546:	4013      	ands	r3, r2
 800b548:	d005      	beq.n	800b556 <HAL_RCC_OscConfig+0x162>
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	68db      	ldr	r3, [r3, #12]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d101      	bne.n	800b556 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800b552:	2301      	movs	r3, #1
 800b554:	e24b      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b556:	4b72      	ldr	r3, [pc, #456]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b558:	685b      	ldr	r3, [r3, #4]
 800b55a:	4a74      	ldr	r2, [pc, #464]	; (800b72c <HAL_RCC_OscConfig+0x338>)
 800b55c:	4013      	ands	r3, r2
 800b55e:	0019      	movs	r1, r3
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	695b      	ldr	r3, [r3, #20]
 800b564:	021a      	lsls	r2, r3, #8
 800b566:	4b6e      	ldr	r3, [pc, #440]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b568:	430a      	orrs	r2, r1
 800b56a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b56c:	69bb      	ldr	r3, [r7, #24]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d112      	bne.n	800b598 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800b572:	4b6b      	ldr	r3, [pc, #428]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	4a6e      	ldr	r2, [pc, #440]	; (800b730 <HAL_RCC_OscConfig+0x33c>)
 800b578:	4013      	ands	r3, r2
 800b57a:	0019      	movs	r1, r3
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	691a      	ldr	r2, [r3, #16]
 800b580:	4b67      	ldr	r3, [pc, #412]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b582:	430a      	orrs	r2, r1
 800b584:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800b586:	4b66      	ldr	r3, [pc, #408]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	0adb      	lsrs	r3, r3, #11
 800b58c:	2207      	movs	r2, #7
 800b58e:	4013      	ands	r3, r2
 800b590:	4a68      	ldr	r2, [pc, #416]	; (800b734 <HAL_RCC_OscConfig+0x340>)
 800b592:	40da      	lsrs	r2, r3
 800b594:	4b68      	ldr	r3, [pc, #416]	; (800b738 <HAL_RCC_OscConfig+0x344>)
 800b596:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b598:	4b68      	ldr	r3, [pc, #416]	; (800b73c <HAL_RCC_OscConfig+0x348>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	0018      	movs	r0, r3
 800b59e:	f7fd f9b7 	bl	8008910 <HAL_InitTick>
 800b5a2:	1e03      	subs	r3, r0, #0
 800b5a4:	d051      	beq.n	800b64a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800b5a6:	2301      	movs	r3, #1
 800b5a8:	e221      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	68db      	ldr	r3, [r3, #12]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d030      	beq.n	800b614 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800b5b2:	4b5b      	ldr	r3, [pc, #364]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	4a5e      	ldr	r2, [pc, #376]	; (800b730 <HAL_RCC_OscConfig+0x33c>)
 800b5b8:	4013      	ands	r3, r2
 800b5ba:	0019      	movs	r1, r3
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	691a      	ldr	r2, [r3, #16]
 800b5c0:	4b57      	ldr	r3, [pc, #348]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b5c2:	430a      	orrs	r2, r1
 800b5c4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800b5c6:	4b56      	ldr	r3, [pc, #344]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b5c8:	681a      	ldr	r2, [r3, #0]
 800b5ca:	4b55      	ldr	r3, [pc, #340]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b5cc:	2180      	movs	r1, #128	; 0x80
 800b5ce:	0049      	lsls	r1, r1, #1
 800b5d0:	430a      	orrs	r2, r1
 800b5d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5d4:	f7fd fbb4 	bl	8008d40 <HAL_GetTick>
 800b5d8:	0003      	movs	r3, r0
 800b5da:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b5dc:	e008      	b.n	800b5f0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b5de:	f7fd fbaf 	bl	8008d40 <HAL_GetTick>
 800b5e2:	0002      	movs	r2, r0
 800b5e4:	693b      	ldr	r3, [r7, #16]
 800b5e6:	1ad3      	subs	r3, r2, r3
 800b5e8:	2b02      	cmp	r3, #2
 800b5ea:	d901      	bls.n	800b5f0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800b5ec:	2303      	movs	r3, #3
 800b5ee:	e1fe      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b5f0:	4b4b      	ldr	r3, [pc, #300]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b5f2:	681a      	ldr	r2, [r3, #0]
 800b5f4:	2380      	movs	r3, #128	; 0x80
 800b5f6:	00db      	lsls	r3, r3, #3
 800b5f8:	4013      	ands	r3, r2
 800b5fa:	d0f0      	beq.n	800b5de <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b5fc:	4b48      	ldr	r3, [pc, #288]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b5fe:	685b      	ldr	r3, [r3, #4]
 800b600:	4a4a      	ldr	r2, [pc, #296]	; (800b72c <HAL_RCC_OscConfig+0x338>)
 800b602:	4013      	ands	r3, r2
 800b604:	0019      	movs	r1, r3
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	695b      	ldr	r3, [r3, #20]
 800b60a:	021a      	lsls	r2, r3, #8
 800b60c:	4b44      	ldr	r3, [pc, #272]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b60e:	430a      	orrs	r2, r1
 800b610:	605a      	str	r2, [r3, #4]
 800b612:	e01b      	b.n	800b64c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800b614:	4b42      	ldr	r3, [pc, #264]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b616:	681a      	ldr	r2, [r3, #0]
 800b618:	4b41      	ldr	r3, [pc, #260]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b61a:	4949      	ldr	r1, [pc, #292]	; (800b740 <HAL_RCC_OscConfig+0x34c>)
 800b61c:	400a      	ands	r2, r1
 800b61e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b620:	f7fd fb8e 	bl	8008d40 <HAL_GetTick>
 800b624:	0003      	movs	r3, r0
 800b626:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b628:	e008      	b.n	800b63c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b62a:	f7fd fb89 	bl	8008d40 <HAL_GetTick>
 800b62e:	0002      	movs	r2, r0
 800b630:	693b      	ldr	r3, [r7, #16]
 800b632:	1ad3      	subs	r3, r2, r3
 800b634:	2b02      	cmp	r3, #2
 800b636:	d901      	bls.n	800b63c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800b638:	2303      	movs	r3, #3
 800b63a:	e1d8      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b63c:	4b38      	ldr	r3, [pc, #224]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b63e:	681a      	ldr	r2, [r3, #0]
 800b640:	2380      	movs	r3, #128	; 0x80
 800b642:	00db      	lsls	r3, r3, #3
 800b644:	4013      	ands	r3, r2
 800b646:	d1f0      	bne.n	800b62a <HAL_RCC_OscConfig+0x236>
 800b648:	e000      	b.n	800b64c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b64a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	2208      	movs	r2, #8
 800b652:	4013      	ands	r3, r2
 800b654:	d047      	beq.n	800b6e6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800b656:	4b32      	ldr	r3, [pc, #200]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b658:	689b      	ldr	r3, [r3, #8]
 800b65a:	2238      	movs	r2, #56	; 0x38
 800b65c:	4013      	ands	r3, r2
 800b65e:	2b18      	cmp	r3, #24
 800b660:	d10a      	bne.n	800b678 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800b662:	4b2f      	ldr	r3, [pc, #188]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b664:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b666:	2202      	movs	r2, #2
 800b668:	4013      	ands	r3, r2
 800b66a:	d03c      	beq.n	800b6e6 <HAL_RCC_OscConfig+0x2f2>
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	699b      	ldr	r3, [r3, #24]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d138      	bne.n	800b6e6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800b674:	2301      	movs	r3, #1
 800b676:	e1ba      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	699b      	ldr	r3, [r3, #24]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d019      	beq.n	800b6b4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800b680:	4b27      	ldr	r3, [pc, #156]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b682:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b684:	4b26      	ldr	r3, [pc, #152]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b686:	2101      	movs	r1, #1
 800b688:	430a      	orrs	r2, r1
 800b68a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b68c:	f7fd fb58 	bl	8008d40 <HAL_GetTick>
 800b690:	0003      	movs	r3, r0
 800b692:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b694:	e008      	b.n	800b6a8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b696:	f7fd fb53 	bl	8008d40 <HAL_GetTick>
 800b69a:	0002      	movs	r2, r0
 800b69c:	693b      	ldr	r3, [r7, #16]
 800b69e:	1ad3      	subs	r3, r2, r3
 800b6a0:	2b02      	cmp	r3, #2
 800b6a2:	d901      	bls.n	800b6a8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800b6a4:	2303      	movs	r3, #3
 800b6a6:	e1a2      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b6a8:	4b1d      	ldr	r3, [pc, #116]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b6aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b6ac:	2202      	movs	r2, #2
 800b6ae:	4013      	ands	r3, r2
 800b6b0:	d0f1      	beq.n	800b696 <HAL_RCC_OscConfig+0x2a2>
 800b6b2:	e018      	b.n	800b6e6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800b6b4:	4b1a      	ldr	r3, [pc, #104]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b6b6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b6b8:	4b19      	ldr	r3, [pc, #100]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b6ba:	2101      	movs	r1, #1
 800b6bc:	438a      	bics	r2, r1
 800b6be:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6c0:	f7fd fb3e 	bl	8008d40 <HAL_GetTick>
 800b6c4:	0003      	movs	r3, r0
 800b6c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b6c8:	e008      	b.n	800b6dc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b6ca:	f7fd fb39 	bl	8008d40 <HAL_GetTick>
 800b6ce:	0002      	movs	r2, r0
 800b6d0:	693b      	ldr	r3, [r7, #16]
 800b6d2:	1ad3      	subs	r3, r2, r3
 800b6d4:	2b02      	cmp	r3, #2
 800b6d6:	d901      	bls.n	800b6dc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800b6d8:	2303      	movs	r3, #3
 800b6da:	e188      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b6dc:	4b10      	ldr	r3, [pc, #64]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b6de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b6e0:	2202      	movs	r2, #2
 800b6e2:	4013      	ands	r3, r2
 800b6e4:	d1f1      	bne.n	800b6ca <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	2204      	movs	r2, #4
 800b6ec:	4013      	ands	r3, r2
 800b6ee:	d100      	bne.n	800b6f2 <HAL_RCC_OscConfig+0x2fe>
 800b6f0:	e0c6      	b.n	800b880 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b6f2:	231f      	movs	r3, #31
 800b6f4:	18fb      	adds	r3, r7, r3
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800b6fa:	4b09      	ldr	r3, [pc, #36]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b6fc:	689b      	ldr	r3, [r3, #8]
 800b6fe:	2238      	movs	r2, #56	; 0x38
 800b700:	4013      	ands	r3, r2
 800b702:	2b20      	cmp	r3, #32
 800b704:	d11e      	bne.n	800b744 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800b706:	4b06      	ldr	r3, [pc, #24]	; (800b720 <HAL_RCC_OscConfig+0x32c>)
 800b708:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b70a:	2202      	movs	r2, #2
 800b70c:	4013      	ands	r3, r2
 800b70e:	d100      	bne.n	800b712 <HAL_RCC_OscConfig+0x31e>
 800b710:	e0b6      	b.n	800b880 <HAL_RCC_OscConfig+0x48c>
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	689b      	ldr	r3, [r3, #8]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d000      	beq.n	800b71c <HAL_RCC_OscConfig+0x328>
 800b71a:	e0b1      	b.n	800b880 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800b71c:	2301      	movs	r3, #1
 800b71e:	e166      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
 800b720:	40021000 	.word	0x40021000
 800b724:	fffeffff 	.word	0xfffeffff
 800b728:	fffbffff 	.word	0xfffbffff
 800b72c:	ffff80ff 	.word	0xffff80ff
 800b730:	ffffc7ff 	.word	0xffffc7ff
 800b734:	00f42400 	.word	0x00f42400
 800b738:	200000e0 	.word	0x200000e0
 800b73c:	200000e4 	.word	0x200000e4
 800b740:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b744:	4bac      	ldr	r3, [pc, #688]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b746:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b748:	2380      	movs	r3, #128	; 0x80
 800b74a:	055b      	lsls	r3, r3, #21
 800b74c:	4013      	ands	r3, r2
 800b74e:	d101      	bne.n	800b754 <HAL_RCC_OscConfig+0x360>
 800b750:	2301      	movs	r3, #1
 800b752:	e000      	b.n	800b756 <HAL_RCC_OscConfig+0x362>
 800b754:	2300      	movs	r3, #0
 800b756:	2b00      	cmp	r3, #0
 800b758:	d011      	beq.n	800b77e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800b75a:	4ba7      	ldr	r3, [pc, #668]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b75c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b75e:	4ba6      	ldr	r3, [pc, #664]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b760:	2180      	movs	r1, #128	; 0x80
 800b762:	0549      	lsls	r1, r1, #21
 800b764:	430a      	orrs	r2, r1
 800b766:	63da      	str	r2, [r3, #60]	; 0x3c
 800b768:	4ba3      	ldr	r3, [pc, #652]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b76a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b76c:	2380      	movs	r3, #128	; 0x80
 800b76e:	055b      	lsls	r3, r3, #21
 800b770:	4013      	ands	r3, r2
 800b772:	60fb      	str	r3, [r7, #12]
 800b774:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800b776:	231f      	movs	r3, #31
 800b778:	18fb      	adds	r3, r7, r3
 800b77a:	2201      	movs	r2, #1
 800b77c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b77e:	4b9f      	ldr	r3, [pc, #636]	; (800b9fc <HAL_RCC_OscConfig+0x608>)
 800b780:	681a      	ldr	r2, [r3, #0]
 800b782:	2380      	movs	r3, #128	; 0x80
 800b784:	005b      	lsls	r3, r3, #1
 800b786:	4013      	ands	r3, r2
 800b788:	d11a      	bne.n	800b7c0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b78a:	4b9c      	ldr	r3, [pc, #624]	; (800b9fc <HAL_RCC_OscConfig+0x608>)
 800b78c:	681a      	ldr	r2, [r3, #0]
 800b78e:	4b9b      	ldr	r3, [pc, #620]	; (800b9fc <HAL_RCC_OscConfig+0x608>)
 800b790:	2180      	movs	r1, #128	; 0x80
 800b792:	0049      	lsls	r1, r1, #1
 800b794:	430a      	orrs	r2, r1
 800b796:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800b798:	f7fd fad2 	bl	8008d40 <HAL_GetTick>
 800b79c:	0003      	movs	r3, r0
 800b79e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b7a0:	e008      	b.n	800b7b4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b7a2:	f7fd facd 	bl	8008d40 <HAL_GetTick>
 800b7a6:	0002      	movs	r2, r0
 800b7a8:	693b      	ldr	r3, [r7, #16]
 800b7aa:	1ad3      	subs	r3, r2, r3
 800b7ac:	2b02      	cmp	r3, #2
 800b7ae:	d901      	bls.n	800b7b4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800b7b0:	2303      	movs	r3, #3
 800b7b2:	e11c      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b7b4:	4b91      	ldr	r3, [pc, #580]	; (800b9fc <HAL_RCC_OscConfig+0x608>)
 800b7b6:	681a      	ldr	r2, [r3, #0]
 800b7b8:	2380      	movs	r3, #128	; 0x80
 800b7ba:	005b      	lsls	r3, r3, #1
 800b7bc:	4013      	ands	r3, r2
 800b7be:	d0f0      	beq.n	800b7a2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	689b      	ldr	r3, [r3, #8]
 800b7c4:	2b01      	cmp	r3, #1
 800b7c6:	d106      	bne.n	800b7d6 <HAL_RCC_OscConfig+0x3e2>
 800b7c8:	4b8b      	ldr	r3, [pc, #556]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b7ca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b7cc:	4b8a      	ldr	r3, [pc, #552]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b7ce:	2101      	movs	r1, #1
 800b7d0:	430a      	orrs	r2, r1
 800b7d2:	65da      	str	r2, [r3, #92]	; 0x5c
 800b7d4:	e01c      	b.n	800b810 <HAL_RCC_OscConfig+0x41c>
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	689b      	ldr	r3, [r3, #8]
 800b7da:	2b05      	cmp	r3, #5
 800b7dc:	d10c      	bne.n	800b7f8 <HAL_RCC_OscConfig+0x404>
 800b7de:	4b86      	ldr	r3, [pc, #536]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b7e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b7e2:	4b85      	ldr	r3, [pc, #532]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b7e4:	2104      	movs	r1, #4
 800b7e6:	430a      	orrs	r2, r1
 800b7e8:	65da      	str	r2, [r3, #92]	; 0x5c
 800b7ea:	4b83      	ldr	r3, [pc, #524]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b7ec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b7ee:	4b82      	ldr	r3, [pc, #520]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b7f0:	2101      	movs	r1, #1
 800b7f2:	430a      	orrs	r2, r1
 800b7f4:	65da      	str	r2, [r3, #92]	; 0x5c
 800b7f6:	e00b      	b.n	800b810 <HAL_RCC_OscConfig+0x41c>
 800b7f8:	4b7f      	ldr	r3, [pc, #508]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b7fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b7fc:	4b7e      	ldr	r3, [pc, #504]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b7fe:	2101      	movs	r1, #1
 800b800:	438a      	bics	r2, r1
 800b802:	65da      	str	r2, [r3, #92]	; 0x5c
 800b804:	4b7c      	ldr	r3, [pc, #496]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b806:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b808:	4b7b      	ldr	r3, [pc, #492]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b80a:	2104      	movs	r1, #4
 800b80c:	438a      	bics	r2, r1
 800b80e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	689b      	ldr	r3, [r3, #8]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d014      	beq.n	800b842 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b818:	f7fd fa92 	bl	8008d40 <HAL_GetTick>
 800b81c:	0003      	movs	r3, r0
 800b81e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b820:	e009      	b.n	800b836 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b822:	f7fd fa8d 	bl	8008d40 <HAL_GetTick>
 800b826:	0002      	movs	r2, r0
 800b828:	693b      	ldr	r3, [r7, #16]
 800b82a:	1ad3      	subs	r3, r2, r3
 800b82c:	4a74      	ldr	r2, [pc, #464]	; (800ba00 <HAL_RCC_OscConfig+0x60c>)
 800b82e:	4293      	cmp	r3, r2
 800b830:	d901      	bls.n	800b836 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800b832:	2303      	movs	r3, #3
 800b834:	e0db      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b836:	4b70      	ldr	r3, [pc, #448]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b838:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b83a:	2202      	movs	r2, #2
 800b83c:	4013      	ands	r3, r2
 800b83e:	d0f0      	beq.n	800b822 <HAL_RCC_OscConfig+0x42e>
 800b840:	e013      	b.n	800b86a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b842:	f7fd fa7d 	bl	8008d40 <HAL_GetTick>
 800b846:	0003      	movs	r3, r0
 800b848:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b84a:	e009      	b.n	800b860 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b84c:	f7fd fa78 	bl	8008d40 <HAL_GetTick>
 800b850:	0002      	movs	r2, r0
 800b852:	693b      	ldr	r3, [r7, #16]
 800b854:	1ad3      	subs	r3, r2, r3
 800b856:	4a6a      	ldr	r2, [pc, #424]	; (800ba00 <HAL_RCC_OscConfig+0x60c>)
 800b858:	4293      	cmp	r3, r2
 800b85a:	d901      	bls.n	800b860 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800b85c:	2303      	movs	r3, #3
 800b85e:	e0c6      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b860:	4b65      	ldr	r3, [pc, #404]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b862:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b864:	2202      	movs	r2, #2
 800b866:	4013      	ands	r3, r2
 800b868:	d1f0      	bne.n	800b84c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800b86a:	231f      	movs	r3, #31
 800b86c:	18fb      	adds	r3, r7, r3
 800b86e:	781b      	ldrb	r3, [r3, #0]
 800b870:	2b01      	cmp	r3, #1
 800b872:	d105      	bne.n	800b880 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800b874:	4b60      	ldr	r3, [pc, #384]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b876:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b878:	4b5f      	ldr	r3, [pc, #380]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b87a:	4962      	ldr	r1, [pc, #392]	; (800ba04 <HAL_RCC_OscConfig+0x610>)
 800b87c:	400a      	ands	r2, r1
 800b87e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	69db      	ldr	r3, [r3, #28]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d100      	bne.n	800b88a <HAL_RCC_OscConfig+0x496>
 800b888:	e0b0      	b.n	800b9ec <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b88a:	4b5b      	ldr	r3, [pc, #364]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b88c:	689b      	ldr	r3, [r3, #8]
 800b88e:	2238      	movs	r2, #56	; 0x38
 800b890:	4013      	ands	r3, r2
 800b892:	2b10      	cmp	r3, #16
 800b894:	d100      	bne.n	800b898 <HAL_RCC_OscConfig+0x4a4>
 800b896:	e078      	b.n	800b98a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	69db      	ldr	r3, [r3, #28]
 800b89c:	2b02      	cmp	r3, #2
 800b89e:	d153      	bne.n	800b948 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b8a0:	4b55      	ldr	r3, [pc, #340]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b8a2:	681a      	ldr	r2, [r3, #0]
 800b8a4:	4b54      	ldr	r3, [pc, #336]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b8a6:	4958      	ldr	r1, [pc, #352]	; (800ba08 <HAL_RCC_OscConfig+0x614>)
 800b8a8:	400a      	ands	r2, r1
 800b8aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8ac:	f7fd fa48 	bl	8008d40 <HAL_GetTick>
 800b8b0:	0003      	movs	r3, r0
 800b8b2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b8b4:	e008      	b.n	800b8c8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b8b6:	f7fd fa43 	bl	8008d40 <HAL_GetTick>
 800b8ba:	0002      	movs	r2, r0
 800b8bc:	693b      	ldr	r3, [r7, #16]
 800b8be:	1ad3      	subs	r3, r2, r3
 800b8c0:	2b02      	cmp	r3, #2
 800b8c2:	d901      	bls.n	800b8c8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800b8c4:	2303      	movs	r3, #3
 800b8c6:	e092      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b8c8:	4b4b      	ldr	r3, [pc, #300]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b8ca:	681a      	ldr	r2, [r3, #0]
 800b8cc:	2380      	movs	r3, #128	; 0x80
 800b8ce:	049b      	lsls	r3, r3, #18
 800b8d0:	4013      	ands	r3, r2
 800b8d2:	d1f0      	bne.n	800b8b6 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b8d4:	4b48      	ldr	r3, [pc, #288]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b8d6:	68db      	ldr	r3, [r3, #12]
 800b8d8:	4a4c      	ldr	r2, [pc, #304]	; (800ba0c <HAL_RCC_OscConfig+0x618>)
 800b8da:	4013      	ands	r3, r2
 800b8dc:	0019      	movs	r1, r3
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	6a1a      	ldr	r2, [r3, #32]
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8e6:	431a      	orrs	r2, r3
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8ec:	021b      	lsls	r3, r3, #8
 800b8ee:	431a      	orrs	r2, r3
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8f4:	431a      	orrs	r2, r3
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8fa:	431a      	orrs	r2, r3
 800b8fc:	4b3e      	ldr	r3, [pc, #248]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b8fe:	430a      	orrs	r2, r1
 800b900:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b902:	4b3d      	ldr	r3, [pc, #244]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b904:	681a      	ldr	r2, [r3, #0]
 800b906:	4b3c      	ldr	r3, [pc, #240]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b908:	2180      	movs	r1, #128	; 0x80
 800b90a:	0449      	lsls	r1, r1, #17
 800b90c:	430a      	orrs	r2, r1
 800b90e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800b910:	4b39      	ldr	r3, [pc, #228]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b912:	68da      	ldr	r2, [r3, #12]
 800b914:	4b38      	ldr	r3, [pc, #224]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b916:	2180      	movs	r1, #128	; 0x80
 800b918:	0549      	lsls	r1, r1, #21
 800b91a:	430a      	orrs	r2, r1
 800b91c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b91e:	f7fd fa0f 	bl	8008d40 <HAL_GetTick>
 800b922:	0003      	movs	r3, r0
 800b924:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b926:	e008      	b.n	800b93a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b928:	f7fd fa0a 	bl	8008d40 <HAL_GetTick>
 800b92c:	0002      	movs	r2, r0
 800b92e:	693b      	ldr	r3, [r7, #16]
 800b930:	1ad3      	subs	r3, r2, r3
 800b932:	2b02      	cmp	r3, #2
 800b934:	d901      	bls.n	800b93a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800b936:	2303      	movs	r3, #3
 800b938:	e059      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b93a:	4b2f      	ldr	r3, [pc, #188]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b93c:	681a      	ldr	r2, [r3, #0]
 800b93e:	2380      	movs	r3, #128	; 0x80
 800b940:	049b      	lsls	r3, r3, #18
 800b942:	4013      	ands	r3, r2
 800b944:	d0f0      	beq.n	800b928 <HAL_RCC_OscConfig+0x534>
 800b946:	e051      	b.n	800b9ec <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b948:	4b2b      	ldr	r3, [pc, #172]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b94a:	681a      	ldr	r2, [r3, #0]
 800b94c:	4b2a      	ldr	r3, [pc, #168]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b94e:	492e      	ldr	r1, [pc, #184]	; (800ba08 <HAL_RCC_OscConfig+0x614>)
 800b950:	400a      	ands	r2, r1
 800b952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b954:	f7fd f9f4 	bl	8008d40 <HAL_GetTick>
 800b958:	0003      	movs	r3, r0
 800b95a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b95c:	e008      	b.n	800b970 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b95e:	f7fd f9ef 	bl	8008d40 <HAL_GetTick>
 800b962:	0002      	movs	r2, r0
 800b964:	693b      	ldr	r3, [r7, #16]
 800b966:	1ad3      	subs	r3, r2, r3
 800b968:	2b02      	cmp	r3, #2
 800b96a:	d901      	bls.n	800b970 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 800b96c:	2303      	movs	r3, #3
 800b96e:	e03e      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b970:	4b21      	ldr	r3, [pc, #132]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b972:	681a      	ldr	r2, [r3, #0]
 800b974:	2380      	movs	r3, #128	; 0x80
 800b976:	049b      	lsls	r3, r3, #18
 800b978:	4013      	ands	r3, r2
 800b97a:	d1f0      	bne.n	800b95e <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800b97c:	4b1e      	ldr	r3, [pc, #120]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b97e:	68da      	ldr	r2, [r3, #12]
 800b980:	4b1d      	ldr	r3, [pc, #116]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b982:	4923      	ldr	r1, [pc, #140]	; (800ba10 <HAL_RCC_OscConfig+0x61c>)
 800b984:	400a      	ands	r2, r1
 800b986:	60da      	str	r2, [r3, #12]
 800b988:	e030      	b.n	800b9ec <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	69db      	ldr	r3, [r3, #28]
 800b98e:	2b01      	cmp	r3, #1
 800b990:	d101      	bne.n	800b996 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800b992:	2301      	movs	r3, #1
 800b994:	e02b      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800b996:	4b18      	ldr	r3, [pc, #96]	; (800b9f8 <HAL_RCC_OscConfig+0x604>)
 800b998:	68db      	ldr	r3, [r3, #12]
 800b99a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b99c:	697b      	ldr	r3, [r7, #20]
 800b99e:	2203      	movs	r2, #3
 800b9a0:	401a      	ands	r2, r3
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	6a1b      	ldr	r3, [r3, #32]
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d11e      	bne.n	800b9e8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b9aa:	697b      	ldr	r3, [r7, #20]
 800b9ac:	2270      	movs	r2, #112	; 0x70
 800b9ae:	401a      	ands	r2, r3
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b9b4:	429a      	cmp	r2, r3
 800b9b6:	d117      	bne.n	800b9e8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b9b8:	697a      	ldr	r2, [r7, #20]
 800b9ba:	23fe      	movs	r3, #254	; 0xfe
 800b9bc:	01db      	lsls	r3, r3, #7
 800b9be:	401a      	ands	r2, r3
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9c4:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b9c6:	429a      	cmp	r2, r3
 800b9c8:	d10e      	bne.n	800b9e8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800b9ca:	697a      	ldr	r2, [r7, #20]
 800b9cc:	23f8      	movs	r3, #248	; 0xf8
 800b9ce:	039b      	lsls	r3, r3, #14
 800b9d0:	401a      	ands	r2, r3
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b9d6:	429a      	cmp	r2, r3
 800b9d8:	d106      	bne.n	800b9e8 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800b9da:	697b      	ldr	r3, [r7, #20]
 800b9dc:	0f5b      	lsrs	r3, r3, #29
 800b9de:	075a      	lsls	r2, r3, #29
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800b9e4:	429a      	cmp	r2, r3
 800b9e6:	d001      	beq.n	800b9ec <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 800b9e8:	2301      	movs	r3, #1
 800b9ea:	e000      	b.n	800b9ee <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 800b9ec:	2300      	movs	r3, #0
}
 800b9ee:	0018      	movs	r0, r3
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	b008      	add	sp, #32
 800b9f4:	bd80      	pop	{r7, pc}
 800b9f6:	46c0      	nop			; (mov r8, r8)
 800b9f8:	40021000 	.word	0x40021000
 800b9fc:	40007000 	.word	0x40007000
 800ba00:	00001388 	.word	0x00001388
 800ba04:	efffffff 	.word	0xefffffff
 800ba08:	feffffff 	.word	0xfeffffff
 800ba0c:	1fc1808c 	.word	0x1fc1808c
 800ba10:	effefffc 	.word	0xeffefffc

0800ba14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b084      	sub	sp, #16
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	6078      	str	r0, [r7, #4]
 800ba1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d101      	bne.n	800ba28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ba24:	2301      	movs	r3, #1
 800ba26:	e0e9      	b.n	800bbfc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ba28:	4b76      	ldr	r3, [pc, #472]	; (800bc04 <HAL_RCC_ClockConfig+0x1f0>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	2207      	movs	r2, #7
 800ba2e:	4013      	ands	r3, r2
 800ba30:	683a      	ldr	r2, [r7, #0]
 800ba32:	429a      	cmp	r2, r3
 800ba34:	d91e      	bls.n	800ba74 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ba36:	4b73      	ldr	r3, [pc, #460]	; (800bc04 <HAL_RCC_ClockConfig+0x1f0>)
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	2207      	movs	r2, #7
 800ba3c:	4393      	bics	r3, r2
 800ba3e:	0019      	movs	r1, r3
 800ba40:	4b70      	ldr	r3, [pc, #448]	; (800bc04 <HAL_RCC_ClockConfig+0x1f0>)
 800ba42:	683a      	ldr	r2, [r7, #0]
 800ba44:	430a      	orrs	r2, r1
 800ba46:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800ba48:	f7fd f97a 	bl	8008d40 <HAL_GetTick>
 800ba4c:	0003      	movs	r3, r0
 800ba4e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800ba50:	e009      	b.n	800ba66 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ba52:	f7fd f975 	bl	8008d40 <HAL_GetTick>
 800ba56:	0002      	movs	r2, r0
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	1ad3      	subs	r3, r2, r3
 800ba5c:	4a6a      	ldr	r2, [pc, #424]	; (800bc08 <HAL_RCC_ClockConfig+0x1f4>)
 800ba5e:	4293      	cmp	r3, r2
 800ba60:	d901      	bls.n	800ba66 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800ba62:	2303      	movs	r3, #3
 800ba64:	e0ca      	b.n	800bbfc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800ba66:	4b67      	ldr	r3, [pc, #412]	; (800bc04 <HAL_RCC_ClockConfig+0x1f0>)
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	2207      	movs	r2, #7
 800ba6c:	4013      	ands	r3, r2
 800ba6e:	683a      	ldr	r2, [r7, #0]
 800ba70:	429a      	cmp	r2, r3
 800ba72:	d1ee      	bne.n	800ba52 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	2202      	movs	r2, #2
 800ba7a:	4013      	ands	r3, r2
 800ba7c:	d015      	beq.n	800baaa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	2204      	movs	r2, #4
 800ba84:	4013      	ands	r3, r2
 800ba86:	d006      	beq.n	800ba96 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800ba88:	4b60      	ldr	r3, [pc, #384]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800ba8a:	689a      	ldr	r2, [r3, #8]
 800ba8c:	4b5f      	ldr	r3, [pc, #380]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800ba8e:	21e0      	movs	r1, #224	; 0xe0
 800ba90:	01c9      	lsls	r1, r1, #7
 800ba92:	430a      	orrs	r2, r1
 800ba94:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ba96:	4b5d      	ldr	r3, [pc, #372]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800ba98:	689b      	ldr	r3, [r3, #8]
 800ba9a:	4a5d      	ldr	r2, [pc, #372]	; (800bc10 <HAL_RCC_ClockConfig+0x1fc>)
 800ba9c:	4013      	ands	r3, r2
 800ba9e:	0019      	movs	r1, r3
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	689a      	ldr	r2, [r3, #8]
 800baa4:	4b59      	ldr	r3, [pc, #356]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800baa6:	430a      	orrs	r2, r1
 800baa8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	2201      	movs	r2, #1
 800bab0:	4013      	ands	r3, r2
 800bab2:	d057      	beq.n	800bb64 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	685b      	ldr	r3, [r3, #4]
 800bab8:	2b01      	cmp	r3, #1
 800baba:	d107      	bne.n	800bacc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800babc:	4b53      	ldr	r3, [pc, #332]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800babe:	681a      	ldr	r2, [r3, #0]
 800bac0:	2380      	movs	r3, #128	; 0x80
 800bac2:	029b      	lsls	r3, r3, #10
 800bac4:	4013      	ands	r3, r2
 800bac6:	d12b      	bne.n	800bb20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800bac8:	2301      	movs	r3, #1
 800baca:	e097      	b.n	800bbfc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	685b      	ldr	r3, [r3, #4]
 800bad0:	2b02      	cmp	r3, #2
 800bad2:	d107      	bne.n	800bae4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bad4:	4b4d      	ldr	r3, [pc, #308]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800bad6:	681a      	ldr	r2, [r3, #0]
 800bad8:	2380      	movs	r3, #128	; 0x80
 800bada:	049b      	lsls	r3, r3, #18
 800badc:	4013      	ands	r3, r2
 800bade:	d11f      	bne.n	800bb20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800bae0:	2301      	movs	r3, #1
 800bae2:	e08b      	b.n	800bbfc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	685b      	ldr	r3, [r3, #4]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d107      	bne.n	800bafc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800baec:	4b47      	ldr	r3, [pc, #284]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800baee:	681a      	ldr	r2, [r3, #0]
 800baf0:	2380      	movs	r3, #128	; 0x80
 800baf2:	00db      	lsls	r3, r3, #3
 800baf4:	4013      	ands	r3, r2
 800baf6:	d113      	bne.n	800bb20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800baf8:	2301      	movs	r3, #1
 800bafa:	e07f      	b.n	800bbfc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	685b      	ldr	r3, [r3, #4]
 800bb00:	2b03      	cmp	r3, #3
 800bb02:	d106      	bne.n	800bb12 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bb04:	4b41      	ldr	r3, [pc, #260]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800bb06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bb08:	2202      	movs	r2, #2
 800bb0a:	4013      	ands	r3, r2
 800bb0c:	d108      	bne.n	800bb20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800bb0e:	2301      	movs	r3, #1
 800bb10:	e074      	b.n	800bbfc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bb12:	4b3e      	ldr	r3, [pc, #248]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800bb14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bb16:	2202      	movs	r2, #2
 800bb18:	4013      	ands	r3, r2
 800bb1a:	d101      	bne.n	800bb20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800bb1c:	2301      	movs	r3, #1
 800bb1e:	e06d      	b.n	800bbfc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bb20:	4b3a      	ldr	r3, [pc, #232]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800bb22:	689b      	ldr	r3, [r3, #8]
 800bb24:	2207      	movs	r2, #7
 800bb26:	4393      	bics	r3, r2
 800bb28:	0019      	movs	r1, r3
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	685a      	ldr	r2, [r3, #4]
 800bb2e:	4b37      	ldr	r3, [pc, #220]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800bb30:	430a      	orrs	r2, r1
 800bb32:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb34:	f7fd f904 	bl	8008d40 <HAL_GetTick>
 800bb38:	0003      	movs	r3, r0
 800bb3a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bb3c:	e009      	b.n	800bb52 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bb3e:	f7fd f8ff 	bl	8008d40 <HAL_GetTick>
 800bb42:	0002      	movs	r2, r0
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	1ad3      	subs	r3, r2, r3
 800bb48:	4a2f      	ldr	r2, [pc, #188]	; (800bc08 <HAL_RCC_ClockConfig+0x1f4>)
 800bb4a:	4293      	cmp	r3, r2
 800bb4c:	d901      	bls.n	800bb52 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800bb4e:	2303      	movs	r3, #3
 800bb50:	e054      	b.n	800bbfc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bb52:	4b2e      	ldr	r3, [pc, #184]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800bb54:	689b      	ldr	r3, [r3, #8]
 800bb56:	2238      	movs	r2, #56	; 0x38
 800bb58:	401a      	ands	r2, r3
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	685b      	ldr	r3, [r3, #4]
 800bb5e:	00db      	lsls	r3, r3, #3
 800bb60:	429a      	cmp	r2, r3
 800bb62:	d1ec      	bne.n	800bb3e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bb64:	4b27      	ldr	r3, [pc, #156]	; (800bc04 <HAL_RCC_ClockConfig+0x1f0>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	2207      	movs	r2, #7
 800bb6a:	4013      	ands	r3, r2
 800bb6c:	683a      	ldr	r2, [r7, #0]
 800bb6e:	429a      	cmp	r2, r3
 800bb70:	d21e      	bcs.n	800bbb0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bb72:	4b24      	ldr	r3, [pc, #144]	; (800bc04 <HAL_RCC_ClockConfig+0x1f0>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	2207      	movs	r2, #7
 800bb78:	4393      	bics	r3, r2
 800bb7a:	0019      	movs	r1, r3
 800bb7c:	4b21      	ldr	r3, [pc, #132]	; (800bc04 <HAL_RCC_ClockConfig+0x1f0>)
 800bb7e:	683a      	ldr	r2, [r7, #0]
 800bb80:	430a      	orrs	r2, r1
 800bb82:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800bb84:	f7fd f8dc 	bl	8008d40 <HAL_GetTick>
 800bb88:	0003      	movs	r3, r0
 800bb8a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800bb8c:	e009      	b.n	800bba2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bb8e:	f7fd f8d7 	bl	8008d40 <HAL_GetTick>
 800bb92:	0002      	movs	r2, r0
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	1ad3      	subs	r3, r2, r3
 800bb98:	4a1b      	ldr	r2, [pc, #108]	; (800bc08 <HAL_RCC_ClockConfig+0x1f4>)
 800bb9a:	4293      	cmp	r3, r2
 800bb9c:	d901      	bls.n	800bba2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800bb9e:	2303      	movs	r3, #3
 800bba0:	e02c      	b.n	800bbfc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800bba2:	4b18      	ldr	r3, [pc, #96]	; (800bc04 <HAL_RCC_ClockConfig+0x1f0>)
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	2207      	movs	r2, #7
 800bba8:	4013      	ands	r3, r2
 800bbaa:	683a      	ldr	r2, [r7, #0]
 800bbac:	429a      	cmp	r2, r3
 800bbae:	d1ee      	bne.n	800bb8e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	2204      	movs	r2, #4
 800bbb6:	4013      	ands	r3, r2
 800bbb8:	d009      	beq.n	800bbce <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800bbba:	4b14      	ldr	r3, [pc, #80]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800bbbc:	689b      	ldr	r3, [r3, #8]
 800bbbe:	4a15      	ldr	r2, [pc, #84]	; (800bc14 <HAL_RCC_ClockConfig+0x200>)
 800bbc0:	4013      	ands	r3, r2
 800bbc2:	0019      	movs	r1, r3
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	68da      	ldr	r2, [r3, #12]
 800bbc8:	4b10      	ldr	r3, [pc, #64]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800bbca:	430a      	orrs	r2, r1
 800bbcc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800bbce:	f000 f829 	bl	800bc24 <HAL_RCC_GetSysClockFreq>
 800bbd2:	0001      	movs	r1, r0
 800bbd4:	4b0d      	ldr	r3, [pc, #52]	; (800bc0c <HAL_RCC_ClockConfig+0x1f8>)
 800bbd6:	689b      	ldr	r3, [r3, #8]
 800bbd8:	0a1b      	lsrs	r3, r3, #8
 800bbda:	220f      	movs	r2, #15
 800bbdc:	401a      	ands	r2, r3
 800bbde:	4b0e      	ldr	r3, [pc, #56]	; (800bc18 <HAL_RCC_ClockConfig+0x204>)
 800bbe0:	0092      	lsls	r2, r2, #2
 800bbe2:	58d3      	ldr	r3, [r2, r3]
 800bbe4:	221f      	movs	r2, #31
 800bbe6:	4013      	ands	r3, r2
 800bbe8:	000a      	movs	r2, r1
 800bbea:	40da      	lsrs	r2, r3
 800bbec:	4b0b      	ldr	r3, [pc, #44]	; (800bc1c <HAL_RCC_ClockConfig+0x208>)
 800bbee:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800bbf0:	4b0b      	ldr	r3, [pc, #44]	; (800bc20 <HAL_RCC_ClockConfig+0x20c>)
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	0018      	movs	r0, r3
 800bbf6:	f7fc fe8b 	bl	8008910 <HAL_InitTick>
 800bbfa:	0003      	movs	r3, r0
}
 800bbfc:	0018      	movs	r0, r3
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	b004      	add	sp, #16
 800bc02:	bd80      	pop	{r7, pc}
 800bc04:	40022000 	.word	0x40022000
 800bc08:	00001388 	.word	0x00001388
 800bc0c:	40021000 	.word	0x40021000
 800bc10:	fffff0ff 	.word	0xfffff0ff
 800bc14:	ffff8fff 	.word	0xffff8fff
 800bc18:	08018468 	.word	0x08018468
 800bc1c:	200000e0 	.word	0x200000e0
 800bc20:	200000e4 	.word	0x200000e4

0800bc24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b086      	sub	sp, #24
 800bc28:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800bc2a:	4b3c      	ldr	r3, [pc, #240]	; (800bd1c <HAL_RCC_GetSysClockFreq+0xf8>)
 800bc2c:	689b      	ldr	r3, [r3, #8]
 800bc2e:	2238      	movs	r2, #56	; 0x38
 800bc30:	4013      	ands	r3, r2
 800bc32:	d10f      	bne.n	800bc54 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800bc34:	4b39      	ldr	r3, [pc, #228]	; (800bd1c <HAL_RCC_GetSysClockFreq+0xf8>)
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	0adb      	lsrs	r3, r3, #11
 800bc3a:	2207      	movs	r2, #7
 800bc3c:	4013      	ands	r3, r2
 800bc3e:	2201      	movs	r2, #1
 800bc40:	409a      	lsls	r2, r3
 800bc42:	0013      	movs	r3, r2
 800bc44:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800bc46:	6839      	ldr	r1, [r7, #0]
 800bc48:	4835      	ldr	r0, [pc, #212]	; (800bd20 <HAL_RCC_GetSysClockFreq+0xfc>)
 800bc4a:	f7f4 fa79 	bl	8000140 <__udivsi3>
 800bc4e:	0003      	movs	r3, r0
 800bc50:	613b      	str	r3, [r7, #16]
 800bc52:	e05d      	b.n	800bd10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800bc54:	4b31      	ldr	r3, [pc, #196]	; (800bd1c <HAL_RCC_GetSysClockFreq+0xf8>)
 800bc56:	689b      	ldr	r3, [r3, #8]
 800bc58:	2238      	movs	r2, #56	; 0x38
 800bc5a:	4013      	ands	r3, r2
 800bc5c:	2b08      	cmp	r3, #8
 800bc5e:	d102      	bne.n	800bc66 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800bc60:	4b30      	ldr	r3, [pc, #192]	; (800bd24 <HAL_RCC_GetSysClockFreq+0x100>)
 800bc62:	613b      	str	r3, [r7, #16]
 800bc64:	e054      	b.n	800bd10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800bc66:	4b2d      	ldr	r3, [pc, #180]	; (800bd1c <HAL_RCC_GetSysClockFreq+0xf8>)
 800bc68:	689b      	ldr	r3, [r3, #8]
 800bc6a:	2238      	movs	r2, #56	; 0x38
 800bc6c:	4013      	ands	r3, r2
 800bc6e:	2b10      	cmp	r3, #16
 800bc70:	d138      	bne.n	800bce4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800bc72:	4b2a      	ldr	r3, [pc, #168]	; (800bd1c <HAL_RCC_GetSysClockFreq+0xf8>)
 800bc74:	68db      	ldr	r3, [r3, #12]
 800bc76:	2203      	movs	r2, #3
 800bc78:	4013      	ands	r3, r2
 800bc7a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bc7c:	4b27      	ldr	r3, [pc, #156]	; (800bd1c <HAL_RCC_GetSysClockFreq+0xf8>)
 800bc7e:	68db      	ldr	r3, [r3, #12]
 800bc80:	091b      	lsrs	r3, r3, #4
 800bc82:	2207      	movs	r2, #7
 800bc84:	4013      	ands	r3, r2
 800bc86:	3301      	adds	r3, #1
 800bc88:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	2b03      	cmp	r3, #3
 800bc8e:	d10d      	bne.n	800bcac <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bc90:	68b9      	ldr	r1, [r7, #8]
 800bc92:	4824      	ldr	r0, [pc, #144]	; (800bd24 <HAL_RCC_GetSysClockFreq+0x100>)
 800bc94:	f7f4 fa54 	bl	8000140 <__udivsi3>
 800bc98:	0003      	movs	r3, r0
 800bc9a:	0019      	movs	r1, r3
 800bc9c:	4b1f      	ldr	r3, [pc, #124]	; (800bd1c <HAL_RCC_GetSysClockFreq+0xf8>)
 800bc9e:	68db      	ldr	r3, [r3, #12]
 800bca0:	0a1b      	lsrs	r3, r3, #8
 800bca2:	227f      	movs	r2, #127	; 0x7f
 800bca4:	4013      	ands	r3, r2
 800bca6:	434b      	muls	r3, r1
 800bca8:	617b      	str	r3, [r7, #20]
        break;
 800bcaa:	e00d      	b.n	800bcc8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800bcac:	68b9      	ldr	r1, [r7, #8]
 800bcae:	481c      	ldr	r0, [pc, #112]	; (800bd20 <HAL_RCC_GetSysClockFreq+0xfc>)
 800bcb0:	f7f4 fa46 	bl	8000140 <__udivsi3>
 800bcb4:	0003      	movs	r3, r0
 800bcb6:	0019      	movs	r1, r3
 800bcb8:	4b18      	ldr	r3, [pc, #96]	; (800bd1c <HAL_RCC_GetSysClockFreq+0xf8>)
 800bcba:	68db      	ldr	r3, [r3, #12]
 800bcbc:	0a1b      	lsrs	r3, r3, #8
 800bcbe:	227f      	movs	r2, #127	; 0x7f
 800bcc0:	4013      	ands	r3, r2
 800bcc2:	434b      	muls	r3, r1
 800bcc4:	617b      	str	r3, [r7, #20]
        break;
 800bcc6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800bcc8:	4b14      	ldr	r3, [pc, #80]	; (800bd1c <HAL_RCC_GetSysClockFreq+0xf8>)
 800bcca:	68db      	ldr	r3, [r3, #12]
 800bccc:	0f5b      	lsrs	r3, r3, #29
 800bcce:	2207      	movs	r2, #7
 800bcd0:	4013      	ands	r3, r2
 800bcd2:	3301      	adds	r3, #1
 800bcd4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800bcd6:	6879      	ldr	r1, [r7, #4]
 800bcd8:	6978      	ldr	r0, [r7, #20]
 800bcda:	f7f4 fa31 	bl	8000140 <__udivsi3>
 800bcde:	0003      	movs	r3, r0
 800bce0:	613b      	str	r3, [r7, #16]
 800bce2:	e015      	b.n	800bd10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800bce4:	4b0d      	ldr	r3, [pc, #52]	; (800bd1c <HAL_RCC_GetSysClockFreq+0xf8>)
 800bce6:	689b      	ldr	r3, [r3, #8]
 800bce8:	2238      	movs	r2, #56	; 0x38
 800bcea:	4013      	ands	r3, r2
 800bcec:	2b20      	cmp	r3, #32
 800bcee:	d103      	bne.n	800bcf8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800bcf0:	2380      	movs	r3, #128	; 0x80
 800bcf2:	021b      	lsls	r3, r3, #8
 800bcf4:	613b      	str	r3, [r7, #16]
 800bcf6:	e00b      	b.n	800bd10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800bcf8:	4b08      	ldr	r3, [pc, #32]	; (800bd1c <HAL_RCC_GetSysClockFreq+0xf8>)
 800bcfa:	689b      	ldr	r3, [r3, #8]
 800bcfc:	2238      	movs	r2, #56	; 0x38
 800bcfe:	4013      	ands	r3, r2
 800bd00:	2b18      	cmp	r3, #24
 800bd02:	d103      	bne.n	800bd0c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800bd04:	23fa      	movs	r3, #250	; 0xfa
 800bd06:	01db      	lsls	r3, r3, #7
 800bd08:	613b      	str	r3, [r7, #16]
 800bd0a:	e001      	b.n	800bd10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800bd10:	693b      	ldr	r3, [r7, #16]
}
 800bd12:	0018      	movs	r0, r3
 800bd14:	46bd      	mov	sp, r7
 800bd16:	b006      	add	sp, #24
 800bd18:	bd80      	pop	{r7, pc}
 800bd1a:	46c0      	nop			; (mov r8, r8)
 800bd1c:	40021000 	.word	0x40021000
 800bd20:	00f42400 	.word	0x00f42400
 800bd24:	007a1200 	.word	0x007a1200

0800bd28 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bd2c:	4b02      	ldr	r3, [pc, #8]	; (800bd38 <HAL_RCC_GetHCLKFreq+0x10>)
 800bd2e:	681b      	ldr	r3, [r3, #0]
}
 800bd30:	0018      	movs	r0, r3
 800bd32:	46bd      	mov	sp, r7
 800bd34:	bd80      	pop	{r7, pc}
 800bd36:	46c0      	nop			; (mov r8, r8)
 800bd38:	200000e0 	.word	0x200000e0

0800bd3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bd3c:	b5b0      	push	{r4, r5, r7, lr}
 800bd3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800bd40:	f7ff fff2 	bl	800bd28 <HAL_RCC_GetHCLKFreq>
 800bd44:	0004      	movs	r4, r0
 800bd46:	f7ff fb49 	bl	800b3dc <LL_RCC_GetAPB1Prescaler>
 800bd4a:	0003      	movs	r3, r0
 800bd4c:	0b1a      	lsrs	r2, r3, #12
 800bd4e:	4b05      	ldr	r3, [pc, #20]	; (800bd64 <HAL_RCC_GetPCLK1Freq+0x28>)
 800bd50:	0092      	lsls	r2, r2, #2
 800bd52:	58d3      	ldr	r3, [r2, r3]
 800bd54:	221f      	movs	r2, #31
 800bd56:	4013      	ands	r3, r2
 800bd58:	40dc      	lsrs	r4, r3
 800bd5a:	0023      	movs	r3, r4
}
 800bd5c:	0018      	movs	r0, r3
 800bd5e:	46bd      	mov	sp, r7
 800bd60:	bdb0      	pop	{r4, r5, r7, pc}
 800bd62:	46c0      	nop			; (mov r8, r8)
 800bd64:	080184a8 	.word	0x080184a8

0800bd68 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800bd68:	b580      	push	{r7, lr}
 800bd6a:	b082      	sub	sp, #8
 800bd6c:	af00      	add	r7, sp, #0
 800bd6e:	6078      	str	r0, [r7, #4]
 800bd70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	2207      	movs	r2, #7
 800bd76:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800bd78:	4b0e      	ldr	r3, [pc, #56]	; (800bdb4 <HAL_RCC_GetClockConfig+0x4c>)
 800bd7a:	689b      	ldr	r3, [r3, #8]
 800bd7c:	2207      	movs	r2, #7
 800bd7e:	401a      	ands	r2, r3
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800bd84:	4b0b      	ldr	r3, [pc, #44]	; (800bdb4 <HAL_RCC_GetClockConfig+0x4c>)
 800bd86:	689a      	ldr	r2, [r3, #8]
 800bd88:	23f0      	movs	r3, #240	; 0xf0
 800bd8a:	011b      	lsls	r3, r3, #4
 800bd8c:	401a      	ands	r2, r3
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800bd92:	4b08      	ldr	r3, [pc, #32]	; (800bdb4 <HAL_RCC_GetClockConfig+0x4c>)
 800bd94:	689a      	ldr	r2, [r3, #8]
 800bd96:	23e0      	movs	r3, #224	; 0xe0
 800bd98:	01db      	lsls	r3, r3, #7
 800bd9a:	401a      	ands	r2, r3
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800bda0:	4b05      	ldr	r3, [pc, #20]	; (800bdb8 <HAL_RCC_GetClockConfig+0x50>)
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	2207      	movs	r2, #7
 800bda6:	401a      	ands	r2, r3
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	601a      	str	r2, [r3, #0]
}
 800bdac:	46c0      	nop			; (mov r8, r8)
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	b002      	add	sp, #8
 800bdb2:	bd80      	pop	{r7, pc}
 800bdb4:	40021000 	.word	0x40021000
 800bdb8:	40022000 	.word	0x40022000

0800bdbc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b086      	sub	sp, #24
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800bdc4:	2313      	movs	r3, #19
 800bdc6:	18fb      	adds	r3, r7, r3
 800bdc8:	2200      	movs	r2, #0
 800bdca:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800bdcc:	2312      	movs	r3, #18
 800bdce:	18fb      	adds	r3, r7, r3
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681a      	ldr	r2, [r3, #0]
 800bdd8:	2380      	movs	r3, #128	; 0x80
 800bdda:	029b      	lsls	r3, r3, #10
 800bddc:	4013      	ands	r3, r2
 800bdde:	d100      	bne.n	800bde2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800bde0:	e0a3      	b.n	800bf2a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bde2:	2011      	movs	r0, #17
 800bde4:	183b      	adds	r3, r7, r0
 800bde6:	2200      	movs	r2, #0
 800bde8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bdea:	4b86      	ldr	r3, [pc, #536]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bdec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bdee:	2380      	movs	r3, #128	; 0x80
 800bdf0:	055b      	lsls	r3, r3, #21
 800bdf2:	4013      	ands	r3, r2
 800bdf4:	d110      	bne.n	800be18 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bdf6:	4b83      	ldr	r3, [pc, #524]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bdf8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bdfa:	4b82      	ldr	r3, [pc, #520]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bdfc:	2180      	movs	r1, #128	; 0x80
 800bdfe:	0549      	lsls	r1, r1, #21
 800be00:	430a      	orrs	r2, r1
 800be02:	63da      	str	r2, [r3, #60]	; 0x3c
 800be04:	4b7f      	ldr	r3, [pc, #508]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800be06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800be08:	2380      	movs	r3, #128	; 0x80
 800be0a:	055b      	lsls	r3, r3, #21
 800be0c:	4013      	ands	r3, r2
 800be0e:	60bb      	str	r3, [r7, #8]
 800be10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800be12:	183b      	adds	r3, r7, r0
 800be14:	2201      	movs	r2, #1
 800be16:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800be18:	4b7b      	ldr	r3, [pc, #492]	; (800c008 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800be1a:	681a      	ldr	r2, [r3, #0]
 800be1c:	4b7a      	ldr	r3, [pc, #488]	; (800c008 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800be1e:	2180      	movs	r1, #128	; 0x80
 800be20:	0049      	lsls	r1, r1, #1
 800be22:	430a      	orrs	r2, r1
 800be24:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800be26:	f7fc ff8b 	bl	8008d40 <HAL_GetTick>
 800be2a:	0003      	movs	r3, r0
 800be2c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800be2e:	e00b      	b.n	800be48 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800be30:	f7fc ff86 	bl	8008d40 <HAL_GetTick>
 800be34:	0002      	movs	r2, r0
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	1ad3      	subs	r3, r2, r3
 800be3a:	2b02      	cmp	r3, #2
 800be3c:	d904      	bls.n	800be48 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800be3e:	2313      	movs	r3, #19
 800be40:	18fb      	adds	r3, r7, r3
 800be42:	2203      	movs	r2, #3
 800be44:	701a      	strb	r2, [r3, #0]
        break;
 800be46:	e005      	b.n	800be54 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800be48:	4b6f      	ldr	r3, [pc, #444]	; (800c008 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800be4a:	681a      	ldr	r2, [r3, #0]
 800be4c:	2380      	movs	r3, #128	; 0x80
 800be4e:	005b      	lsls	r3, r3, #1
 800be50:	4013      	ands	r3, r2
 800be52:	d0ed      	beq.n	800be30 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800be54:	2313      	movs	r3, #19
 800be56:	18fb      	adds	r3, r7, r3
 800be58:	781b      	ldrb	r3, [r3, #0]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d154      	bne.n	800bf08 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800be5e:	4b69      	ldr	r3, [pc, #420]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800be60:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800be62:	23c0      	movs	r3, #192	; 0xc0
 800be64:	009b      	lsls	r3, r3, #2
 800be66:	4013      	ands	r3, r2
 800be68:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800be6a:	697b      	ldr	r3, [r7, #20]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d019      	beq.n	800bea4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	699b      	ldr	r3, [r3, #24]
 800be74:	697a      	ldr	r2, [r7, #20]
 800be76:	429a      	cmp	r2, r3
 800be78:	d014      	beq.n	800bea4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800be7a:	4b62      	ldr	r3, [pc, #392]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800be7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be7e:	4a63      	ldr	r2, [pc, #396]	; (800c00c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800be80:	4013      	ands	r3, r2
 800be82:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800be84:	4b5f      	ldr	r3, [pc, #380]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800be86:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800be88:	4b5e      	ldr	r3, [pc, #376]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800be8a:	2180      	movs	r1, #128	; 0x80
 800be8c:	0249      	lsls	r1, r1, #9
 800be8e:	430a      	orrs	r2, r1
 800be90:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800be92:	4b5c      	ldr	r3, [pc, #368]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800be94:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800be96:	4b5b      	ldr	r3, [pc, #364]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800be98:	495d      	ldr	r1, [pc, #372]	; (800c010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800be9a:	400a      	ands	r2, r1
 800be9c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800be9e:	4b59      	ldr	r3, [pc, #356]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bea0:	697a      	ldr	r2, [r7, #20]
 800bea2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800bea4:	697b      	ldr	r3, [r7, #20]
 800bea6:	2201      	movs	r2, #1
 800bea8:	4013      	ands	r3, r2
 800beaa:	d016      	beq.n	800beda <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800beac:	f7fc ff48 	bl	8008d40 <HAL_GetTick>
 800beb0:	0003      	movs	r3, r0
 800beb2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800beb4:	e00c      	b.n	800bed0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800beb6:	f7fc ff43 	bl	8008d40 <HAL_GetTick>
 800beba:	0002      	movs	r2, r0
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	1ad3      	subs	r3, r2, r3
 800bec0:	4a54      	ldr	r2, [pc, #336]	; (800c014 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800bec2:	4293      	cmp	r3, r2
 800bec4:	d904      	bls.n	800bed0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800bec6:	2313      	movs	r3, #19
 800bec8:	18fb      	adds	r3, r7, r3
 800beca:	2203      	movs	r2, #3
 800becc:	701a      	strb	r2, [r3, #0]
            break;
 800bece:	e004      	b.n	800beda <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bed0:	4b4c      	ldr	r3, [pc, #304]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bed2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bed4:	2202      	movs	r2, #2
 800bed6:	4013      	ands	r3, r2
 800bed8:	d0ed      	beq.n	800beb6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800beda:	2313      	movs	r3, #19
 800bedc:	18fb      	adds	r3, r7, r3
 800bede:	781b      	ldrb	r3, [r3, #0]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d10a      	bne.n	800befa <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bee4:	4b47      	ldr	r3, [pc, #284]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bee6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bee8:	4a48      	ldr	r2, [pc, #288]	; (800c00c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800beea:	4013      	ands	r3, r2
 800beec:	0019      	movs	r1, r3
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	699a      	ldr	r2, [r3, #24]
 800bef2:	4b44      	ldr	r3, [pc, #272]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bef4:	430a      	orrs	r2, r1
 800bef6:	65da      	str	r2, [r3, #92]	; 0x5c
 800bef8:	e00c      	b.n	800bf14 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800befa:	2312      	movs	r3, #18
 800befc:	18fb      	adds	r3, r7, r3
 800befe:	2213      	movs	r2, #19
 800bf00:	18ba      	adds	r2, r7, r2
 800bf02:	7812      	ldrb	r2, [r2, #0]
 800bf04:	701a      	strb	r2, [r3, #0]
 800bf06:	e005      	b.n	800bf14 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf08:	2312      	movs	r3, #18
 800bf0a:	18fb      	adds	r3, r7, r3
 800bf0c:	2213      	movs	r2, #19
 800bf0e:	18ba      	adds	r2, r7, r2
 800bf10:	7812      	ldrb	r2, [r2, #0]
 800bf12:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800bf14:	2311      	movs	r3, #17
 800bf16:	18fb      	adds	r3, r7, r3
 800bf18:	781b      	ldrb	r3, [r3, #0]
 800bf1a:	2b01      	cmp	r3, #1
 800bf1c:	d105      	bne.n	800bf2a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bf1e:	4b39      	ldr	r3, [pc, #228]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bf20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bf22:	4b38      	ldr	r3, [pc, #224]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bf24:	493c      	ldr	r1, [pc, #240]	; (800c018 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800bf26:	400a      	ands	r2, r1
 800bf28:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	2201      	movs	r2, #1
 800bf30:	4013      	ands	r3, r2
 800bf32:	d009      	beq.n	800bf48 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bf34:	4b33      	ldr	r3, [pc, #204]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bf36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf38:	2203      	movs	r2, #3
 800bf3a:	4393      	bics	r3, r2
 800bf3c:	0019      	movs	r1, r3
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	685a      	ldr	r2, [r3, #4]
 800bf42:	4b30      	ldr	r3, [pc, #192]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bf44:	430a      	orrs	r2, r1
 800bf46:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	2202      	movs	r2, #2
 800bf4e:	4013      	ands	r3, r2
 800bf50:	d009      	beq.n	800bf66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bf52:	4b2c      	ldr	r3, [pc, #176]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bf54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf56:	220c      	movs	r2, #12
 800bf58:	4393      	bics	r3, r2
 800bf5a:	0019      	movs	r1, r3
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	689a      	ldr	r2, [r3, #8]
 800bf60:	4b28      	ldr	r3, [pc, #160]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bf62:	430a      	orrs	r2, r1
 800bf64:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	2220      	movs	r2, #32
 800bf6c:	4013      	ands	r3, r2
 800bf6e:	d009      	beq.n	800bf84 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bf70:	4b24      	ldr	r3, [pc, #144]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bf72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf74:	4a29      	ldr	r2, [pc, #164]	; (800c01c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800bf76:	4013      	ands	r3, r2
 800bf78:	0019      	movs	r1, r3
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	68da      	ldr	r2, [r3, #12]
 800bf7e:	4b21      	ldr	r3, [pc, #132]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bf80:	430a      	orrs	r2, r1
 800bf82:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681a      	ldr	r2, [r3, #0]
 800bf88:	2380      	movs	r3, #128	; 0x80
 800bf8a:	01db      	lsls	r3, r3, #7
 800bf8c:	4013      	ands	r3, r2
 800bf8e:	d015      	beq.n	800bfbc <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800bf90:	4b1c      	ldr	r3, [pc, #112]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bf92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf94:	009b      	lsls	r3, r3, #2
 800bf96:	0899      	lsrs	r1, r3, #2
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	695a      	ldr	r2, [r3, #20]
 800bf9c:	4b19      	ldr	r3, [pc, #100]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bf9e:	430a      	orrs	r2, r1
 800bfa0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	695a      	ldr	r2, [r3, #20]
 800bfa6:	2380      	movs	r3, #128	; 0x80
 800bfa8:	05db      	lsls	r3, r3, #23
 800bfaa:	429a      	cmp	r2, r3
 800bfac:	d106      	bne.n	800bfbc <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800bfae:	4b15      	ldr	r3, [pc, #84]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bfb0:	68da      	ldr	r2, [r3, #12]
 800bfb2:	4b14      	ldr	r3, [pc, #80]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bfb4:	2180      	movs	r1, #128	; 0x80
 800bfb6:	0249      	lsls	r1, r1, #9
 800bfb8:	430a      	orrs	r2, r1
 800bfba:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681a      	ldr	r2, [r3, #0]
 800bfc0:	2380      	movs	r3, #128	; 0x80
 800bfc2:	011b      	lsls	r3, r3, #4
 800bfc4:	4013      	ands	r3, r2
 800bfc6:	d016      	beq.n	800bff6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800bfc8:	4b0e      	ldr	r3, [pc, #56]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bfca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfcc:	4a14      	ldr	r2, [pc, #80]	; (800c020 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800bfce:	4013      	ands	r3, r2
 800bfd0:	0019      	movs	r1, r3
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	691a      	ldr	r2, [r3, #16]
 800bfd6:	4b0b      	ldr	r3, [pc, #44]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bfd8:	430a      	orrs	r2, r1
 800bfda:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	691a      	ldr	r2, [r3, #16]
 800bfe0:	2380      	movs	r3, #128	; 0x80
 800bfe2:	01db      	lsls	r3, r3, #7
 800bfe4:	429a      	cmp	r2, r3
 800bfe6:	d106      	bne.n	800bff6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800bfe8:	4b06      	ldr	r3, [pc, #24]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bfea:	68da      	ldr	r2, [r3, #12]
 800bfec:	4b05      	ldr	r3, [pc, #20]	; (800c004 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800bfee:	2180      	movs	r1, #128	; 0x80
 800bff0:	0249      	lsls	r1, r1, #9
 800bff2:	430a      	orrs	r2, r1
 800bff4:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800bff6:	2312      	movs	r3, #18
 800bff8:	18fb      	adds	r3, r7, r3
 800bffa:	781b      	ldrb	r3, [r3, #0]
}
 800bffc:	0018      	movs	r0, r3
 800bffe:	46bd      	mov	sp, r7
 800c000:	b006      	add	sp, #24
 800c002:	bd80      	pop	{r7, pc}
 800c004:	40021000 	.word	0x40021000
 800c008:	40007000 	.word	0x40007000
 800c00c:	fffffcff 	.word	0xfffffcff
 800c010:	fffeffff 	.word	0xfffeffff
 800c014:	00001388 	.word	0x00001388
 800c018:	efffffff 	.word	0xefffffff
 800c01c:	ffffcfff 	.word	0xffffcfff
 800c020:	ffff3fff 	.word	0xffff3fff

0800c024 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c024:	b580      	push	{r7, lr}
 800c026:	b084      	sub	sp, #16
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d101      	bne.n	800c036 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c032:	2301      	movs	r3, #1
 800c034:	e0a8      	b.n	800c188 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d109      	bne.n	800c052 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	685a      	ldr	r2, [r3, #4]
 800c042:	2382      	movs	r3, #130	; 0x82
 800c044:	005b      	lsls	r3, r3, #1
 800c046:	429a      	cmp	r2, r3
 800c048:	d009      	beq.n	800c05e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	2200      	movs	r2, #0
 800c04e:	61da      	str	r2, [r3, #28]
 800c050:	e005      	b.n	800c05e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	2200      	movs	r2, #0
 800c056:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2200      	movs	r2, #0
 800c05c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	2200      	movs	r2, #0
 800c062:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	225d      	movs	r2, #93	; 0x5d
 800c068:	5c9b      	ldrb	r3, [r3, r2]
 800c06a:	b2db      	uxtb	r3, r3
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d107      	bne.n	800c080 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	225c      	movs	r2, #92	; 0x5c
 800c074:	2100      	movs	r1, #0
 800c076:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	0018      	movs	r0, r3
 800c07c:	f7fc fa54 	bl	8008528 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	225d      	movs	r2, #93	; 0x5d
 800c084:	2102      	movs	r1, #2
 800c086:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	681a      	ldr	r2, [r3, #0]
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	2140      	movs	r1, #64	; 0x40
 800c094:	438a      	bics	r2, r1
 800c096:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	68da      	ldr	r2, [r3, #12]
 800c09c:	23e0      	movs	r3, #224	; 0xe0
 800c09e:	00db      	lsls	r3, r3, #3
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	d902      	bls.n	800c0aa <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	60fb      	str	r3, [r7, #12]
 800c0a8:	e002      	b.n	800c0b0 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c0aa:	2380      	movs	r3, #128	; 0x80
 800c0ac:	015b      	lsls	r3, r3, #5
 800c0ae:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	68da      	ldr	r2, [r3, #12]
 800c0b4:	23f0      	movs	r3, #240	; 0xf0
 800c0b6:	011b      	lsls	r3, r3, #4
 800c0b8:	429a      	cmp	r2, r3
 800c0ba:	d008      	beq.n	800c0ce <HAL_SPI_Init+0xaa>
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	68da      	ldr	r2, [r3, #12]
 800c0c0:	23e0      	movs	r3, #224	; 0xe0
 800c0c2:	00db      	lsls	r3, r3, #3
 800c0c4:	429a      	cmp	r2, r3
 800c0c6:	d002      	beq.n	800c0ce <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	685a      	ldr	r2, [r3, #4]
 800c0d2:	2382      	movs	r3, #130	; 0x82
 800c0d4:	005b      	lsls	r3, r3, #1
 800c0d6:	401a      	ands	r2, r3
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	6899      	ldr	r1, [r3, #8]
 800c0dc:	2384      	movs	r3, #132	; 0x84
 800c0de:	021b      	lsls	r3, r3, #8
 800c0e0:	400b      	ands	r3, r1
 800c0e2:	431a      	orrs	r2, r3
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	691b      	ldr	r3, [r3, #16]
 800c0e8:	2102      	movs	r1, #2
 800c0ea:	400b      	ands	r3, r1
 800c0ec:	431a      	orrs	r2, r3
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	695b      	ldr	r3, [r3, #20]
 800c0f2:	2101      	movs	r1, #1
 800c0f4:	400b      	ands	r3, r1
 800c0f6:	431a      	orrs	r2, r3
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	6999      	ldr	r1, [r3, #24]
 800c0fc:	2380      	movs	r3, #128	; 0x80
 800c0fe:	009b      	lsls	r3, r3, #2
 800c100:	400b      	ands	r3, r1
 800c102:	431a      	orrs	r2, r3
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	69db      	ldr	r3, [r3, #28]
 800c108:	2138      	movs	r1, #56	; 0x38
 800c10a:	400b      	ands	r3, r1
 800c10c:	431a      	orrs	r2, r3
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	6a1b      	ldr	r3, [r3, #32]
 800c112:	2180      	movs	r1, #128	; 0x80
 800c114:	400b      	ands	r3, r1
 800c116:	431a      	orrs	r2, r3
 800c118:	0011      	movs	r1, r2
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c11e:	2380      	movs	r3, #128	; 0x80
 800c120:	019b      	lsls	r3, r3, #6
 800c122:	401a      	ands	r2, r3
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	430a      	orrs	r2, r1
 800c12a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	699b      	ldr	r3, [r3, #24]
 800c130:	0c1b      	lsrs	r3, r3, #16
 800c132:	2204      	movs	r2, #4
 800c134:	401a      	ands	r2, r3
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c13a:	2110      	movs	r1, #16
 800c13c:	400b      	ands	r3, r1
 800c13e:	431a      	orrs	r2, r3
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c144:	2108      	movs	r1, #8
 800c146:	400b      	ands	r3, r1
 800c148:	431a      	orrs	r2, r3
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	68d9      	ldr	r1, [r3, #12]
 800c14e:	23f0      	movs	r3, #240	; 0xf0
 800c150:	011b      	lsls	r3, r3, #4
 800c152:	400b      	ands	r3, r1
 800c154:	431a      	orrs	r2, r3
 800c156:	0011      	movs	r1, r2
 800c158:	68fa      	ldr	r2, [r7, #12]
 800c15a:	2380      	movs	r3, #128	; 0x80
 800c15c:	015b      	lsls	r3, r3, #5
 800c15e:	401a      	ands	r2, r3
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	430a      	orrs	r2, r1
 800c166:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	69da      	ldr	r2, [r3, #28]
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	4907      	ldr	r1, [pc, #28]	; (800c190 <HAL_SPI_Init+0x16c>)
 800c174:	400a      	ands	r2, r1
 800c176:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	2200      	movs	r2, #0
 800c17c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	225d      	movs	r2, #93	; 0x5d
 800c182:	2101      	movs	r1, #1
 800c184:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c186:	2300      	movs	r3, #0
}
 800c188:	0018      	movs	r0, r3
 800c18a:	46bd      	mov	sp, r7
 800c18c:	b004      	add	sp, #16
 800c18e:	bd80      	pop	{r7, pc}
 800c190:	fffff7ff 	.word	0xfffff7ff

0800c194 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b088      	sub	sp, #32
 800c198:	af00      	add	r7, sp, #0
 800c19a:	60f8      	str	r0, [r7, #12]
 800c19c:	60b9      	str	r1, [r7, #8]
 800c19e:	603b      	str	r3, [r7, #0]
 800c1a0:	1dbb      	adds	r3, r7, #6
 800c1a2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c1a4:	231f      	movs	r3, #31
 800c1a6:	18fb      	adds	r3, r7, r3
 800c1a8:	2200      	movs	r2, #0
 800c1aa:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	225c      	movs	r2, #92	; 0x5c
 800c1b0:	5c9b      	ldrb	r3, [r3, r2]
 800c1b2:	2b01      	cmp	r3, #1
 800c1b4:	d101      	bne.n	800c1ba <HAL_SPI_Transmit+0x26>
 800c1b6:	2302      	movs	r3, #2
 800c1b8:	e140      	b.n	800c43c <HAL_SPI_Transmit+0x2a8>
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	225c      	movs	r2, #92	; 0x5c
 800c1be:	2101      	movs	r1, #1
 800c1c0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c1c2:	f7fc fdbd 	bl	8008d40 <HAL_GetTick>
 800c1c6:	0003      	movs	r3, r0
 800c1c8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800c1ca:	2316      	movs	r3, #22
 800c1cc:	18fb      	adds	r3, r7, r3
 800c1ce:	1dba      	adds	r2, r7, #6
 800c1d0:	8812      	ldrh	r2, [r2, #0]
 800c1d2:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	225d      	movs	r2, #93	; 0x5d
 800c1d8:	5c9b      	ldrb	r3, [r3, r2]
 800c1da:	b2db      	uxtb	r3, r3
 800c1dc:	2b01      	cmp	r3, #1
 800c1de:	d004      	beq.n	800c1ea <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800c1e0:	231f      	movs	r3, #31
 800c1e2:	18fb      	adds	r3, r7, r3
 800c1e4:	2202      	movs	r2, #2
 800c1e6:	701a      	strb	r2, [r3, #0]
    goto error;
 800c1e8:	e11d      	b.n	800c426 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800c1ea:	68bb      	ldr	r3, [r7, #8]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d003      	beq.n	800c1f8 <HAL_SPI_Transmit+0x64>
 800c1f0:	1dbb      	adds	r3, r7, #6
 800c1f2:	881b      	ldrh	r3, [r3, #0]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d104      	bne.n	800c202 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800c1f8:	231f      	movs	r3, #31
 800c1fa:	18fb      	adds	r3, r7, r3
 800c1fc:	2201      	movs	r2, #1
 800c1fe:	701a      	strb	r2, [r3, #0]
    goto error;
 800c200:	e111      	b.n	800c426 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	225d      	movs	r2, #93	; 0x5d
 800c206:	2103      	movs	r1, #3
 800c208:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	2200      	movs	r2, #0
 800c20e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	68ba      	ldr	r2, [r7, #8]
 800c214:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	1dba      	adds	r2, r7, #6
 800c21a:	8812      	ldrh	r2, [r2, #0]
 800c21c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	1dba      	adds	r2, r7, #6
 800c222:	8812      	ldrh	r2, [r2, #0]
 800c224:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	2200      	movs	r2, #0
 800c22a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	2244      	movs	r2, #68	; 0x44
 800c230:	2100      	movs	r1, #0
 800c232:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	2246      	movs	r2, #70	; 0x46
 800c238:	2100      	movs	r1, #0
 800c23a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	2200      	movs	r2, #0
 800c240:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	2200      	movs	r2, #0
 800c246:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	689a      	ldr	r2, [r3, #8]
 800c24c:	2380      	movs	r3, #128	; 0x80
 800c24e:	021b      	lsls	r3, r3, #8
 800c250:	429a      	cmp	r2, r3
 800c252:	d110      	bne.n	800c276 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	681a      	ldr	r2, [r3, #0]
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	2140      	movs	r1, #64	; 0x40
 800c260:	438a      	bics	r2, r1
 800c262:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	681a      	ldr	r2, [r3, #0]
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	2180      	movs	r1, #128	; 0x80
 800c270:	01c9      	lsls	r1, r1, #7
 800c272:	430a      	orrs	r2, r1
 800c274:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	2240      	movs	r2, #64	; 0x40
 800c27e:	4013      	ands	r3, r2
 800c280:	2b40      	cmp	r3, #64	; 0x40
 800c282:	d007      	beq.n	800c294 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	681a      	ldr	r2, [r3, #0]
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	2140      	movs	r1, #64	; 0x40
 800c290:	430a      	orrs	r2, r1
 800c292:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	68da      	ldr	r2, [r3, #12]
 800c298:	23e0      	movs	r3, #224	; 0xe0
 800c29a:	00db      	lsls	r3, r3, #3
 800c29c:	429a      	cmp	r2, r3
 800c29e:	d94e      	bls.n	800c33e <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	685b      	ldr	r3, [r3, #4]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d004      	beq.n	800c2b2 <HAL_SPI_Transmit+0x11e>
 800c2a8:	2316      	movs	r3, #22
 800c2aa:	18fb      	adds	r3, r7, r3
 800c2ac:	881b      	ldrh	r3, [r3, #0]
 800c2ae:	2b01      	cmp	r3, #1
 800c2b0:	d13f      	bne.n	800c332 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2b6:	881a      	ldrh	r2, [r3, #0]
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2c2:	1c9a      	adds	r2, r3, #2
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c2cc:	b29b      	uxth	r3, r3
 800c2ce:	3b01      	subs	r3, #1
 800c2d0:	b29a      	uxth	r2, r3
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c2d6:	e02c      	b.n	800c332 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	689b      	ldr	r3, [r3, #8]
 800c2de:	2202      	movs	r2, #2
 800c2e0:	4013      	ands	r3, r2
 800c2e2:	2b02      	cmp	r3, #2
 800c2e4:	d112      	bne.n	800c30c <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2ea:	881a      	ldrh	r2, [r3, #0]
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2f6:	1c9a      	adds	r2, r3, #2
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c300:	b29b      	uxth	r3, r3
 800c302:	3b01      	subs	r3, #1
 800c304:	b29a      	uxth	r2, r3
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c30a:	e012      	b.n	800c332 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c30c:	f7fc fd18 	bl	8008d40 <HAL_GetTick>
 800c310:	0002      	movs	r2, r0
 800c312:	69bb      	ldr	r3, [r7, #24]
 800c314:	1ad3      	subs	r3, r2, r3
 800c316:	683a      	ldr	r2, [r7, #0]
 800c318:	429a      	cmp	r2, r3
 800c31a:	d802      	bhi.n	800c322 <HAL_SPI_Transmit+0x18e>
 800c31c:	683b      	ldr	r3, [r7, #0]
 800c31e:	3301      	adds	r3, #1
 800c320:	d102      	bne.n	800c328 <HAL_SPI_Transmit+0x194>
 800c322:	683b      	ldr	r3, [r7, #0]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d104      	bne.n	800c332 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 800c328:	231f      	movs	r3, #31
 800c32a:	18fb      	adds	r3, r7, r3
 800c32c:	2203      	movs	r2, #3
 800c32e:	701a      	strb	r2, [r3, #0]
          goto error;
 800c330:	e079      	b.n	800c426 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c336:	b29b      	uxth	r3, r3
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d1cd      	bne.n	800c2d8 <HAL_SPI_Transmit+0x144>
 800c33c:	e04f      	b.n	800c3de <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	685b      	ldr	r3, [r3, #4]
 800c342:	2b00      	cmp	r3, #0
 800c344:	d004      	beq.n	800c350 <HAL_SPI_Transmit+0x1bc>
 800c346:	2316      	movs	r3, #22
 800c348:	18fb      	adds	r3, r7, r3
 800c34a:	881b      	ldrh	r3, [r3, #0]
 800c34c:	2b01      	cmp	r3, #1
 800c34e:	d141      	bne.n	800c3d4 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	330c      	adds	r3, #12
 800c35a:	7812      	ldrb	r2, [r2, #0]
 800c35c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c362:	1c5a      	adds	r2, r3, #1
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c36c:	b29b      	uxth	r3, r3
 800c36e:	3b01      	subs	r3, #1
 800c370:	b29a      	uxth	r2, r3
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800c376:	e02d      	b.n	800c3d4 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	689b      	ldr	r3, [r3, #8]
 800c37e:	2202      	movs	r2, #2
 800c380:	4013      	ands	r3, r2
 800c382:	2b02      	cmp	r3, #2
 800c384:	d113      	bne.n	800c3ae <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	330c      	adds	r3, #12
 800c390:	7812      	ldrb	r2, [r2, #0]
 800c392:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c398:	1c5a      	adds	r2, r3, #1
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c3a2:	b29b      	uxth	r3, r3
 800c3a4:	3b01      	subs	r3, #1
 800c3a6:	b29a      	uxth	r2, r3
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c3ac:	e012      	b.n	800c3d4 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c3ae:	f7fc fcc7 	bl	8008d40 <HAL_GetTick>
 800c3b2:	0002      	movs	r2, r0
 800c3b4:	69bb      	ldr	r3, [r7, #24]
 800c3b6:	1ad3      	subs	r3, r2, r3
 800c3b8:	683a      	ldr	r2, [r7, #0]
 800c3ba:	429a      	cmp	r2, r3
 800c3bc:	d802      	bhi.n	800c3c4 <HAL_SPI_Transmit+0x230>
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	3301      	adds	r3, #1
 800c3c2:	d102      	bne.n	800c3ca <HAL_SPI_Transmit+0x236>
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d104      	bne.n	800c3d4 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 800c3ca:	231f      	movs	r3, #31
 800c3cc:	18fb      	adds	r3, r7, r3
 800c3ce:	2203      	movs	r2, #3
 800c3d0:	701a      	strb	r2, [r3, #0]
          goto error;
 800c3d2:	e028      	b.n	800c426 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c3d8:	b29b      	uxth	r3, r3
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d1cc      	bne.n	800c378 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c3de:	69ba      	ldr	r2, [r7, #24]
 800c3e0:	6839      	ldr	r1, [r7, #0]
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	0018      	movs	r0, r3
 800c3e6:	f000 fb2f 	bl	800ca48 <SPI_EndRxTxTransaction>
 800c3ea:	1e03      	subs	r3, r0, #0
 800c3ec:	d002      	beq.n	800c3f4 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	2220      	movs	r2, #32
 800c3f2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	689b      	ldr	r3, [r3, #8]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d10a      	bne.n	800c412 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	613b      	str	r3, [r7, #16]
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	68db      	ldr	r3, [r3, #12]
 800c406:	613b      	str	r3, [r7, #16]
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	689b      	ldr	r3, [r3, #8]
 800c40e:	613b      	str	r3, [r7, #16]
 800c410:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c416:	2b00      	cmp	r3, #0
 800c418:	d004      	beq.n	800c424 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800c41a:	231f      	movs	r3, #31
 800c41c:	18fb      	adds	r3, r7, r3
 800c41e:	2201      	movs	r2, #1
 800c420:	701a      	strb	r2, [r3, #0]
 800c422:	e000      	b.n	800c426 <HAL_SPI_Transmit+0x292>
  }

error:
 800c424:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	225d      	movs	r2, #93	; 0x5d
 800c42a:	2101      	movs	r1, #1
 800c42c:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	225c      	movs	r2, #92	; 0x5c
 800c432:	2100      	movs	r1, #0
 800c434:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800c436:	231f      	movs	r3, #31
 800c438:	18fb      	adds	r3, r7, r3
 800c43a:	781b      	ldrb	r3, [r3, #0]
}
 800c43c:	0018      	movs	r0, r3
 800c43e:	46bd      	mov	sp, r7
 800c440:	b008      	add	sp, #32
 800c442:	bd80      	pop	{r7, pc}

0800c444 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b08a      	sub	sp, #40	; 0x28
 800c448:	af00      	add	r7, sp, #0
 800c44a:	60f8      	str	r0, [r7, #12]
 800c44c:	60b9      	str	r1, [r7, #8]
 800c44e:	607a      	str	r2, [r7, #4]
 800c450:	001a      	movs	r2, r3
 800c452:	1cbb      	adds	r3, r7, #2
 800c454:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c456:	2301      	movs	r3, #1
 800c458:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c45a:	2323      	movs	r3, #35	; 0x23
 800c45c:	18fb      	adds	r3, r7, r3
 800c45e:	2200      	movs	r2, #0
 800c460:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	225c      	movs	r2, #92	; 0x5c
 800c466:	5c9b      	ldrb	r3, [r3, r2]
 800c468:	2b01      	cmp	r3, #1
 800c46a:	d101      	bne.n	800c470 <HAL_SPI_TransmitReceive+0x2c>
 800c46c:	2302      	movs	r3, #2
 800c46e:	e1b5      	b.n	800c7dc <HAL_SPI_TransmitReceive+0x398>
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	225c      	movs	r2, #92	; 0x5c
 800c474:	2101      	movs	r1, #1
 800c476:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c478:	f7fc fc62 	bl	8008d40 <HAL_GetTick>
 800c47c:	0003      	movs	r3, r0
 800c47e:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c480:	201b      	movs	r0, #27
 800c482:	183b      	adds	r3, r7, r0
 800c484:	68fa      	ldr	r2, [r7, #12]
 800c486:	215d      	movs	r1, #93	; 0x5d
 800c488:	5c52      	ldrb	r2, [r2, r1]
 800c48a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	685b      	ldr	r3, [r3, #4]
 800c490:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800c492:	2312      	movs	r3, #18
 800c494:	18fb      	adds	r3, r7, r3
 800c496:	1cba      	adds	r2, r7, #2
 800c498:	8812      	ldrh	r2, [r2, #0]
 800c49a:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c49c:	183b      	adds	r3, r7, r0
 800c49e:	781b      	ldrb	r3, [r3, #0]
 800c4a0:	2b01      	cmp	r3, #1
 800c4a2:	d011      	beq.n	800c4c8 <HAL_SPI_TransmitReceive+0x84>
 800c4a4:	697a      	ldr	r2, [r7, #20]
 800c4a6:	2382      	movs	r3, #130	; 0x82
 800c4a8:	005b      	lsls	r3, r3, #1
 800c4aa:	429a      	cmp	r2, r3
 800c4ac:	d107      	bne.n	800c4be <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	689b      	ldr	r3, [r3, #8]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d103      	bne.n	800c4be <HAL_SPI_TransmitReceive+0x7a>
 800c4b6:	183b      	adds	r3, r7, r0
 800c4b8:	781b      	ldrb	r3, [r3, #0]
 800c4ba:	2b04      	cmp	r3, #4
 800c4bc:	d004      	beq.n	800c4c8 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800c4be:	2323      	movs	r3, #35	; 0x23
 800c4c0:	18fb      	adds	r3, r7, r3
 800c4c2:	2202      	movs	r2, #2
 800c4c4:	701a      	strb	r2, [r3, #0]
    goto error;
 800c4c6:	e17e      	b.n	800c7c6 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c4c8:	68bb      	ldr	r3, [r7, #8]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d006      	beq.n	800c4dc <HAL_SPI_TransmitReceive+0x98>
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d003      	beq.n	800c4dc <HAL_SPI_TransmitReceive+0x98>
 800c4d4:	1cbb      	adds	r3, r7, #2
 800c4d6:	881b      	ldrh	r3, [r3, #0]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d104      	bne.n	800c4e6 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 800c4dc:	2323      	movs	r3, #35	; 0x23
 800c4de:	18fb      	adds	r3, r7, r3
 800c4e0:	2201      	movs	r2, #1
 800c4e2:	701a      	strb	r2, [r3, #0]
    goto error;
 800c4e4:	e16f      	b.n	800c7c6 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	225d      	movs	r2, #93	; 0x5d
 800c4ea:	5c9b      	ldrb	r3, [r3, r2]
 800c4ec:	b2db      	uxtb	r3, r3
 800c4ee:	2b04      	cmp	r3, #4
 800c4f0:	d003      	beq.n	800c4fa <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	225d      	movs	r2, #93	; 0x5d
 800c4f6:	2105      	movs	r1, #5
 800c4f8:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	687a      	ldr	r2, [r7, #4]
 800c504:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	1cba      	adds	r2, r7, #2
 800c50a:	2146      	movs	r1, #70	; 0x46
 800c50c:	8812      	ldrh	r2, [r2, #0]
 800c50e:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	1cba      	adds	r2, r7, #2
 800c514:	2144      	movs	r1, #68	; 0x44
 800c516:	8812      	ldrh	r2, [r2, #0]
 800c518:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	68ba      	ldr	r2, [r7, #8]
 800c51e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	1cba      	adds	r2, r7, #2
 800c524:	8812      	ldrh	r2, [r2, #0]
 800c526:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	1cba      	adds	r2, r7, #2
 800c52c:	8812      	ldrh	r2, [r2, #0]
 800c52e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	2200      	movs	r2, #0
 800c534:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	2200      	movs	r2, #0
 800c53a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	68da      	ldr	r2, [r3, #12]
 800c540:	23e0      	movs	r3, #224	; 0xe0
 800c542:	00db      	lsls	r3, r3, #3
 800c544:	429a      	cmp	r2, r3
 800c546:	d908      	bls.n	800c55a <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	685a      	ldr	r2, [r3, #4]
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	49a4      	ldr	r1, [pc, #656]	; (800c7e4 <HAL_SPI_TransmitReceive+0x3a0>)
 800c554:	400a      	ands	r2, r1
 800c556:	605a      	str	r2, [r3, #4]
 800c558:	e008      	b.n	800c56c <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	685a      	ldr	r2, [r3, #4]
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	2180      	movs	r1, #128	; 0x80
 800c566:	0149      	lsls	r1, r1, #5
 800c568:	430a      	orrs	r2, r1
 800c56a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	2240      	movs	r2, #64	; 0x40
 800c574:	4013      	ands	r3, r2
 800c576:	2b40      	cmp	r3, #64	; 0x40
 800c578:	d007      	beq.n	800c58a <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	681a      	ldr	r2, [r3, #0]
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	2140      	movs	r1, #64	; 0x40
 800c586:	430a      	orrs	r2, r1
 800c588:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	68da      	ldr	r2, [r3, #12]
 800c58e:	23e0      	movs	r3, #224	; 0xe0
 800c590:	00db      	lsls	r3, r3, #3
 800c592:	429a      	cmp	r2, r3
 800c594:	d800      	bhi.n	800c598 <HAL_SPI_TransmitReceive+0x154>
 800c596:	e07f      	b.n	800c698 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	685b      	ldr	r3, [r3, #4]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d005      	beq.n	800c5ac <HAL_SPI_TransmitReceive+0x168>
 800c5a0:	2312      	movs	r3, #18
 800c5a2:	18fb      	adds	r3, r7, r3
 800c5a4:	881b      	ldrh	r3, [r3, #0]
 800c5a6:	2b01      	cmp	r3, #1
 800c5a8:	d000      	beq.n	800c5ac <HAL_SPI_TransmitReceive+0x168>
 800c5aa:	e069      	b.n	800c680 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5b0:	881a      	ldrh	r2, [r3, #0]
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5bc:	1c9a      	adds	r2, r3, #2
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c5c6:	b29b      	uxth	r3, r3
 800c5c8:	3b01      	subs	r3, #1
 800c5ca:	b29a      	uxth	r2, r3
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c5d0:	e056      	b.n	800c680 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	689b      	ldr	r3, [r3, #8]
 800c5d8:	2202      	movs	r2, #2
 800c5da:	4013      	ands	r3, r2
 800c5dc:	2b02      	cmp	r3, #2
 800c5de:	d11b      	bne.n	800c618 <HAL_SPI_TransmitReceive+0x1d4>
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c5e4:	b29b      	uxth	r3, r3
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d016      	beq.n	800c618 <HAL_SPI_TransmitReceive+0x1d4>
 800c5ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5ec:	2b01      	cmp	r3, #1
 800c5ee:	d113      	bne.n	800c618 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5f4:	881a      	ldrh	r2, [r3, #0]
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c600:	1c9a      	adds	r2, r3, #2
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c60a:	b29b      	uxth	r3, r3
 800c60c:	3b01      	subs	r3, #1
 800c60e:	b29a      	uxth	r2, r3
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c614:	2300      	movs	r3, #0
 800c616:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	689b      	ldr	r3, [r3, #8]
 800c61e:	2201      	movs	r2, #1
 800c620:	4013      	ands	r3, r2
 800c622:	2b01      	cmp	r3, #1
 800c624:	d11c      	bne.n	800c660 <HAL_SPI_TransmitReceive+0x21c>
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	2246      	movs	r2, #70	; 0x46
 800c62a:	5a9b      	ldrh	r3, [r3, r2]
 800c62c:	b29b      	uxth	r3, r3
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d016      	beq.n	800c660 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	68da      	ldr	r2, [r3, #12]
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c63c:	b292      	uxth	r2, r2
 800c63e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c644:	1c9a      	adds	r2, r3, #2
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	2246      	movs	r2, #70	; 0x46
 800c64e:	5a9b      	ldrh	r3, [r3, r2]
 800c650:	b29b      	uxth	r3, r3
 800c652:	3b01      	subs	r3, #1
 800c654:	b299      	uxth	r1, r3
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	2246      	movs	r2, #70	; 0x46
 800c65a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c65c:	2301      	movs	r3, #1
 800c65e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c660:	f7fc fb6e 	bl	8008d40 <HAL_GetTick>
 800c664:	0002      	movs	r2, r0
 800c666:	69fb      	ldr	r3, [r7, #28]
 800c668:	1ad3      	subs	r3, r2, r3
 800c66a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d807      	bhi.n	800c680 <HAL_SPI_TransmitReceive+0x23c>
 800c670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c672:	3301      	adds	r3, #1
 800c674:	d004      	beq.n	800c680 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 800c676:	2323      	movs	r3, #35	; 0x23
 800c678:	18fb      	adds	r3, r7, r3
 800c67a:	2203      	movs	r2, #3
 800c67c:	701a      	strb	r2, [r3, #0]
        goto error;
 800c67e:	e0a2      	b.n	800c7c6 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c684:	b29b      	uxth	r3, r3
 800c686:	2b00      	cmp	r3, #0
 800c688:	d1a3      	bne.n	800c5d2 <HAL_SPI_TransmitReceive+0x18e>
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	2246      	movs	r2, #70	; 0x46
 800c68e:	5a9b      	ldrh	r3, [r3, r2]
 800c690:	b29b      	uxth	r3, r3
 800c692:	2b00      	cmp	r3, #0
 800c694:	d19d      	bne.n	800c5d2 <HAL_SPI_TransmitReceive+0x18e>
 800c696:	e085      	b.n	800c7a4 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	685b      	ldr	r3, [r3, #4]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d005      	beq.n	800c6ac <HAL_SPI_TransmitReceive+0x268>
 800c6a0:	2312      	movs	r3, #18
 800c6a2:	18fb      	adds	r3, r7, r3
 800c6a4:	881b      	ldrh	r3, [r3, #0]
 800c6a6:	2b01      	cmp	r3, #1
 800c6a8:	d000      	beq.n	800c6ac <HAL_SPI_TransmitReceive+0x268>
 800c6aa:	e070      	b.n	800c78e <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	330c      	adds	r3, #12
 800c6b6:	7812      	ldrb	r2, [r2, #0]
 800c6b8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6be:	1c5a      	adds	r2, r3, #1
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6c8:	b29b      	uxth	r3, r3
 800c6ca:	3b01      	subs	r3, #1
 800c6cc:	b29a      	uxth	r2, r3
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c6d2:	e05c      	b.n	800c78e <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	689b      	ldr	r3, [r3, #8]
 800c6da:	2202      	movs	r2, #2
 800c6dc:	4013      	ands	r3, r2
 800c6de:	2b02      	cmp	r3, #2
 800c6e0:	d11c      	bne.n	800c71c <HAL_SPI_TransmitReceive+0x2d8>
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6e6:	b29b      	uxth	r3, r3
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d017      	beq.n	800c71c <HAL_SPI_TransmitReceive+0x2d8>
 800c6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6ee:	2b01      	cmp	r3, #1
 800c6f0:	d114      	bne.n	800c71c <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	330c      	adds	r3, #12
 800c6fc:	7812      	ldrb	r2, [r2, #0]
 800c6fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c704:	1c5a      	adds	r2, r3, #1
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c70e:	b29b      	uxth	r3, r3
 800c710:	3b01      	subs	r3, #1
 800c712:	b29a      	uxth	r2, r3
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c718:	2300      	movs	r3, #0
 800c71a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	689b      	ldr	r3, [r3, #8]
 800c722:	2201      	movs	r2, #1
 800c724:	4013      	ands	r3, r2
 800c726:	2b01      	cmp	r3, #1
 800c728:	d11e      	bne.n	800c768 <HAL_SPI_TransmitReceive+0x324>
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	2246      	movs	r2, #70	; 0x46
 800c72e:	5a9b      	ldrh	r3, [r3, r2]
 800c730:	b29b      	uxth	r3, r3
 800c732:	2b00      	cmp	r3, #0
 800c734:	d018      	beq.n	800c768 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	330c      	adds	r3, #12
 800c73c:	001a      	movs	r2, r3
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c742:	7812      	ldrb	r2, [r2, #0]
 800c744:	b2d2      	uxtb	r2, r2
 800c746:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c74c:	1c5a      	adds	r2, r3, #1
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	2246      	movs	r2, #70	; 0x46
 800c756:	5a9b      	ldrh	r3, [r3, r2]
 800c758:	b29b      	uxth	r3, r3
 800c75a:	3b01      	subs	r3, #1
 800c75c:	b299      	uxth	r1, r3
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	2246      	movs	r2, #70	; 0x46
 800c762:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c764:	2301      	movs	r3, #1
 800c766:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c768:	f7fc faea 	bl	8008d40 <HAL_GetTick>
 800c76c:	0002      	movs	r2, r0
 800c76e:	69fb      	ldr	r3, [r7, #28]
 800c770:	1ad3      	subs	r3, r2, r3
 800c772:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c774:	429a      	cmp	r2, r3
 800c776:	d802      	bhi.n	800c77e <HAL_SPI_TransmitReceive+0x33a>
 800c778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c77a:	3301      	adds	r3, #1
 800c77c:	d102      	bne.n	800c784 <HAL_SPI_TransmitReceive+0x340>
 800c77e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c780:	2b00      	cmp	r3, #0
 800c782:	d104      	bne.n	800c78e <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 800c784:	2323      	movs	r3, #35	; 0x23
 800c786:	18fb      	adds	r3, r7, r3
 800c788:	2203      	movs	r2, #3
 800c78a:	701a      	strb	r2, [r3, #0]
        goto error;
 800c78c:	e01b      	b.n	800c7c6 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c792:	b29b      	uxth	r3, r3
 800c794:	2b00      	cmp	r3, #0
 800c796:	d19d      	bne.n	800c6d4 <HAL_SPI_TransmitReceive+0x290>
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	2246      	movs	r2, #70	; 0x46
 800c79c:	5a9b      	ldrh	r3, [r3, r2]
 800c79e:	b29b      	uxth	r3, r3
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d197      	bne.n	800c6d4 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c7a4:	69fa      	ldr	r2, [r7, #28]
 800c7a6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	0018      	movs	r0, r3
 800c7ac:	f000 f94c 	bl	800ca48 <SPI_EndRxTxTransaction>
 800c7b0:	1e03      	subs	r3, r0, #0
 800c7b2:	d007      	beq.n	800c7c4 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 800c7b4:	2323      	movs	r3, #35	; 0x23
 800c7b6:	18fb      	adds	r3, r7, r3
 800c7b8:	2201      	movs	r2, #1
 800c7ba:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	2220      	movs	r2, #32
 800c7c0:	661a      	str	r2, [r3, #96]	; 0x60
 800c7c2:	e000      	b.n	800c7c6 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 800c7c4:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	225d      	movs	r2, #93	; 0x5d
 800c7ca:	2101      	movs	r1, #1
 800c7cc:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	225c      	movs	r2, #92	; 0x5c
 800c7d2:	2100      	movs	r1, #0
 800c7d4:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800c7d6:	2323      	movs	r3, #35	; 0x23
 800c7d8:	18fb      	adds	r3, r7, r3
 800c7da:	781b      	ldrb	r3, [r3, #0]
}
 800c7dc:	0018      	movs	r0, r3
 800c7de:	46bd      	mov	sp, r7
 800c7e0:	b00a      	add	sp, #40	; 0x28
 800c7e2:	bd80      	pop	{r7, pc}
 800c7e4:	ffffefff 	.word	0xffffefff

0800c7e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b088      	sub	sp, #32
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	60f8      	str	r0, [r7, #12]
 800c7f0:	60b9      	str	r1, [r7, #8]
 800c7f2:	603b      	str	r3, [r7, #0]
 800c7f4:	1dfb      	adds	r3, r7, #7
 800c7f6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c7f8:	f7fc faa2 	bl	8008d40 <HAL_GetTick>
 800c7fc:	0002      	movs	r2, r0
 800c7fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c800:	1a9b      	subs	r3, r3, r2
 800c802:	683a      	ldr	r2, [r7, #0]
 800c804:	18d3      	adds	r3, r2, r3
 800c806:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c808:	f7fc fa9a 	bl	8008d40 <HAL_GetTick>
 800c80c:	0003      	movs	r3, r0
 800c80e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c810:	4b3a      	ldr	r3, [pc, #232]	; (800c8fc <SPI_WaitFlagStateUntilTimeout+0x114>)
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	015b      	lsls	r3, r3, #5
 800c816:	0d1b      	lsrs	r3, r3, #20
 800c818:	69fa      	ldr	r2, [r7, #28]
 800c81a:	4353      	muls	r3, r2
 800c81c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c81e:	e058      	b.n	800c8d2 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	3301      	adds	r3, #1
 800c824:	d055      	beq.n	800c8d2 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c826:	f7fc fa8b 	bl	8008d40 <HAL_GetTick>
 800c82a:	0002      	movs	r2, r0
 800c82c:	69bb      	ldr	r3, [r7, #24]
 800c82e:	1ad3      	subs	r3, r2, r3
 800c830:	69fa      	ldr	r2, [r7, #28]
 800c832:	429a      	cmp	r2, r3
 800c834:	d902      	bls.n	800c83c <SPI_WaitFlagStateUntilTimeout+0x54>
 800c836:	69fb      	ldr	r3, [r7, #28]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d142      	bne.n	800c8c2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	685a      	ldr	r2, [r3, #4]
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	21e0      	movs	r1, #224	; 0xe0
 800c848:	438a      	bics	r2, r1
 800c84a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	685a      	ldr	r2, [r3, #4]
 800c850:	2382      	movs	r3, #130	; 0x82
 800c852:	005b      	lsls	r3, r3, #1
 800c854:	429a      	cmp	r2, r3
 800c856:	d113      	bne.n	800c880 <SPI_WaitFlagStateUntilTimeout+0x98>
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	689a      	ldr	r2, [r3, #8]
 800c85c:	2380      	movs	r3, #128	; 0x80
 800c85e:	021b      	lsls	r3, r3, #8
 800c860:	429a      	cmp	r2, r3
 800c862:	d005      	beq.n	800c870 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	689a      	ldr	r2, [r3, #8]
 800c868:	2380      	movs	r3, #128	; 0x80
 800c86a:	00db      	lsls	r3, r3, #3
 800c86c:	429a      	cmp	r2, r3
 800c86e:	d107      	bne.n	800c880 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	681a      	ldr	r2, [r3, #0]
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	2140      	movs	r1, #64	; 0x40
 800c87c:	438a      	bics	r2, r1
 800c87e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c884:	2380      	movs	r3, #128	; 0x80
 800c886:	019b      	lsls	r3, r3, #6
 800c888:	429a      	cmp	r2, r3
 800c88a:	d110      	bne.n	800c8ae <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	681a      	ldr	r2, [r3, #0]
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	491a      	ldr	r1, [pc, #104]	; (800c900 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800c898:	400a      	ands	r2, r1
 800c89a:	601a      	str	r2, [r3, #0]
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	681a      	ldr	r2, [r3, #0]
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	2180      	movs	r1, #128	; 0x80
 800c8a8:	0189      	lsls	r1, r1, #6
 800c8aa:	430a      	orrs	r2, r1
 800c8ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	225d      	movs	r2, #93	; 0x5d
 800c8b2:	2101      	movs	r1, #1
 800c8b4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	225c      	movs	r2, #92	; 0x5c
 800c8ba:	2100      	movs	r1, #0
 800c8bc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800c8be:	2303      	movs	r3, #3
 800c8c0:	e017      	b.n	800c8f2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c8c2:	697b      	ldr	r3, [r7, #20]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d101      	bne.n	800c8cc <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c8cc:	697b      	ldr	r3, [r7, #20]
 800c8ce:	3b01      	subs	r3, #1
 800c8d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	689b      	ldr	r3, [r3, #8]
 800c8d8:	68ba      	ldr	r2, [r7, #8]
 800c8da:	4013      	ands	r3, r2
 800c8dc:	68ba      	ldr	r2, [r7, #8]
 800c8de:	1ad3      	subs	r3, r2, r3
 800c8e0:	425a      	negs	r2, r3
 800c8e2:	4153      	adcs	r3, r2
 800c8e4:	b2db      	uxtb	r3, r3
 800c8e6:	001a      	movs	r2, r3
 800c8e8:	1dfb      	adds	r3, r7, #7
 800c8ea:	781b      	ldrb	r3, [r3, #0]
 800c8ec:	429a      	cmp	r2, r3
 800c8ee:	d197      	bne.n	800c820 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c8f0:	2300      	movs	r3, #0
}
 800c8f2:	0018      	movs	r0, r3
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	b008      	add	sp, #32
 800c8f8:	bd80      	pop	{r7, pc}
 800c8fa:	46c0      	nop			; (mov r8, r8)
 800c8fc:	200000e0 	.word	0x200000e0
 800c900:	ffffdfff 	.word	0xffffdfff

0800c904 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c904:	b580      	push	{r7, lr}
 800c906:	b08a      	sub	sp, #40	; 0x28
 800c908:	af00      	add	r7, sp, #0
 800c90a:	60f8      	str	r0, [r7, #12]
 800c90c:	60b9      	str	r1, [r7, #8]
 800c90e:	607a      	str	r2, [r7, #4]
 800c910:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c912:	2317      	movs	r3, #23
 800c914:	18fb      	adds	r3, r7, r3
 800c916:	2200      	movs	r2, #0
 800c918:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c91a:	f7fc fa11 	bl	8008d40 <HAL_GetTick>
 800c91e:	0002      	movs	r2, r0
 800c920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c922:	1a9b      	subs	r3, r3, r2
 800c924:	683a      	ldr	r2, [r7, #0]
 800c926:	18d3      	adds	r3, r2, r3
 800c928:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800c92a:	f7fc fa09 	bl	8008d40 <HAL_GetTick>
 800c92e:	0003      	movs	r3, r0
 800c930:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	330c      	adds	r3, #12
 800c938:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c93a:	4b41      	ldr	r3, [pc, #260]	; (800ca40 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800c93c:	681a      	ldr	r2, [r3, #0]
 800c93e:	0013      	movs	r3, r2
 800c940:	009b      	lsls	r3, r3, #2
 800c942:	189b      	adds	r3, r3, r2
 800c944:	00da      	lsls	r2, r3, #3
 800c946:	1ad3      	subs	r3, r2, r3
 800c948:	0d1b      	lsrs	r3, r3, #20
 800c94a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c94c:	4353      	muls	r3, r2
 800c94e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c950:	e068      	b.n	800ca24 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c952:	68ba      	ldr	r2, [r7, #8]
 800c954:	23c0      	movs	r3, #192	; 0xc0
 800c956:	00db      	lsls	r3, r3, #3
 800c958:	429a      	cmp	r2, r3
 800c95a:	d10a      	bne.n	800c972 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d107      	bne.n	800c972 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c962:	69fb      	ldr	r3, [r7, #28]
 800c964:	781b      	ldrb	r3, [r3, #0]
 800c966:	b2da      	uxtb	r2, r3
 800c968:	2117      	movs	r1, #23
 800c96a:	187b      	adds	r3, r7, r1
 800c96c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c96e:	187b      	adds	r3, r7, r1
 800c970:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	3301      	adds	r3, #1
 800c976:	d055      	beq.n	800ca24 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c978:	f7fc f9e2 	bl	8008d40 <HAL_GetTick>
 800c97c:	0002      	movs	r2, r0
 800c97e:	6a3b      	ldr	r3, [r7, #32]
 800c980:	1ad3      	subs	r3, r2, r3
 800c982:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c984:	429a      	cmp	r2, r3
 800c986:	d902      	bls.n	800c98e <SPI_WaitFifoStateUntilTimeout+0x8a>
 800c988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d142      	bne.n	800ca14 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	685a      	ldr	r2, [r3, #4]
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	21e0      	movs	r1, #224	; 0xe0
 800c99a:	438a      	bics	r2, r1
 800c99c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	685a      	ldr	r2, [r3, #4]
 800c9a2:	2382      	movs	r3, #130	; 0x82
 800c9a4:	005b      	lsls	r3, r3, #1
 800c9a6:	429a      	cmp	r2, r3
 800c9a8:	d113      	bne.n	800c9d2 <SPI_WaitFifoStateUntilTimeout+0xce>
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	689a      	ldr	r2, [r3, #8]
 800c9ae:	2380      	movs	r3, #128	; 0x80
 800c9b0:	021b      	lsls	r3, r3, #8
 800c9b2:	429a      	cmp	r2, r3
 800c9b4:	d005      	beq.n	800c9c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	689a      	ldr	r2, [r3, #8]
 800c9ba:	2380      	movs	r3, #128	; 0x80
 800c9bc:	00db      	lsls	r3, r3, #3
 800c9be:	429a      	cmp	r2, r3
 800c9c0:	d107      	bne.n	800c9d2 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	681a      	ldr	r2, [r3, #0]
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	2140      	movs	r1, #64	; 0x40
 800c9ce:	438a      	bics	r2, r1
 800c9d0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c9d6:	2380      	movs	r3, #128	; 0x80
 800c9d8:	019b      	lsls	r3, r3, #6
 800c9da:	429a      	cmp	r2, r3
 800c9dc:	d110      	bne.n	800ca00 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	681a      	ldr	r2, [r3, #0]
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	4916      	ldr	r1, [pc, #88]	; (800ca44 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800c9ea:	400a      	ands	r2, r1
 800c9ec:	601a      	str	r2, [r3, #0]
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	681a      	ldr	r2, [r3, #0]
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	2180      	movs	r1, #128	; 0x80
 800c9fa:	0189      	lsls	r1, r1, #6
 800c9fc:	430a      	orrs	r2, r1
 800c9fe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	225d      	movs	r2, #93	; 0x5d
 800ca04:	2101      	movs	r1, #1
 800ca06:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	225c      	movs	r2, #92	; 0x5c
 800ca0c:	2100      	movs	r1, #0
 800ca0e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800ca10:	2303      	movs	r3, #3
 800ca12:	e010      	b.n	800ca36 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ca14:	69bb      	ldr	r3, [r7, #24]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d101      	bne.n	800ca1e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800ca1e:	69bb      	ldr	r3, [r7, #24]
 800ca20:	3b01      	subs	r3, #1
 800ca22:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	689b      	ldr	r3, [r3, #8]
 800ca2a:	68ba      	ldr	r2, [r7, #8]
 800ca2c:	4013      	ands	r3, r2
 800ca2e:	687a      	ldr	r2, [r7, #4]
 800ca30:	429a      	cmp	r2, r3
 800ca32:	d18e      	bne.n	800c952 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800ca34:	2300      	movs	r3, #0
}
 800ca36:	0018      	movs	r0, r3
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	b00a      	add	sp, #40	; 0x28
 800ca3c:	bd80      	pop	{r7, pc}
 800ca3e:	46c0      	nop			; (mov r8, r8)
 800ca40:	200000e0 	.word	0x200000e0
 800ca44:	ffffdfff 	.word	0xffffdfff

0800ca48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b086      	sub	sp, #24
 800ca4c:	af02      	add	r7, sp, #8
 800ca4e:	60f8      	str	r0, [r7, #12]
 800ca50:	60b9      	str	r1, [r7, #8]
 800ca52:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ca54:	68ba      	ldr	r2, [r7, #8]
 800ca56:	23c0      	movs	r3, #192	; 0xc0
 800ca58:	0159      	lsls	r1, r3, #5
 800ca5a:	68f8      	ldr	r0, [r7, #12]
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	9300      	str	r3, [sp, #0]
 800ca60:	0013      	movs	r3, r2
 800ca62:	2200      	movs	r2, #0
 800ca64:	f7ff ff4e 	bl	800c904 <SPI_WaitFifoStateUntilTimeout>
 800ca68:	1e03      	subs	r3, r0, #0
 800ca6a:	d007      	beq.n	800ca7c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ca70:	2220      	movs	r2, #32
 800ca72:	431a      	orrs	r2, r3
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800ca78:	2303      	movs	r3, #3
 800ca7a:	e027      	b.n	800cacc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ca7c:	68ba      	ldr	r2, [r7, #8]
 800ca7e:	68f8      	ldr	r0, [r7, #12]
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	9300      	str	r3, [sp, #0]
 800ca84:	0013      	movs	r3, r2
 800ca86:	2200      	movs	r2, #0
 800ca88:	2180      	movs	r1, #128	; 0x80
 800ca8a:	f7ff fead 	bl	800c7e8 <SPI_WaitFlagStateUntilTimeout>
 800ca8e:	1e03      	subs	r3, r0, #0
 800ca90:	d007      	beq.n	800caa2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ca96:	2220      	movs	r2, #32
 800ca98:	431a      	orrs	r2, r3
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800ca9e:	2303      	movs	r3, #3
 800caa0:	e014      	b.n	800cacc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800caa2:	68ba      	ldr	r2, [r7, #8]
 800caa4:	23c0      	movs	r3, #192	; 0xc0
 800caa6:	00d9      	lsls	r1, r3, #3
 800caa8:	68f8      	ldr	r0, [r7, #12]
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	9300      	str	r3, [sp, #0]
 800caae:	0013      	movs	r3, r2
 800cab0:	2200      	movs	r2, #0
 800cab2:	f7ff ff27 	bl	800c904 <SPI_WaitFifoStateUntilTimeout>
 800cab6:	1e03      	subs	r3, r0, #0
 800cab8:	d007      	beq.n	800caca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cabe:	2220      	movs	r2, #32
 800cac0:	431a      	orrs	r2, r3
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cac6:	2303      	movs	r3, #3
 800cac8:	e000      	b.n	800cacc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800caca:	2300      	movs	r3, #0
}
 800cacc:	0018      	movs	r0, r3
 800cace:	46bd      	mov	sp, r7
 800cad0:	b004      	add	sp, #16
 800cad2:	bd80      	pop	{r7, pc}

0800cad4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cad4:	b580      	push	{r7, lr}
 800cad6:	b082      	sub	sp, #8
 800cad8:	af00      	add	r7, sp, #0
 800cada:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d101      	bne.n	800cae6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cae2:	2301      	movs	r3, #1
 800cae4:	e04a      	b.n	800cb7c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	223d      	movs	r2, #61	; 0x3d
 800caea:	5c9b      	ldrb	r3, [r3, r2]
 800caec:	b2db      	uxtb	r3, r3
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d107      	bne.n	800cb02 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	223c      	movs	r2, #60	; 0x3c
 800caf6:	2100      	movs	r1, #0
 800caf8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	0018      	movs	r0, r3
 800cafe:	f7fb fd5d 	bl	80085bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	223d      	movs	r2, #61	; 0x3d
 800cb06:	2102      	movs	r1, #2
 800cb08:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681a      	ldr	r2, [r3, #0]
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	3304      	adds	r3, #4
 800cb12:	0019      	movs	r1, r3
 800cb14:	0010      	movs	r0, r2
 800cb16:	f000 f9dd 	bl	800ced4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	2248      	movs	r2, #72	; 0x48
 800cb1e:	2101      	movs	r1, #1
 800cb20:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	223e      	movs	r2, #62	; 0x3e
 800cb26:	2101      	movs	r1, #1
 800cb28:	5499      	strb	r1, [r3, r2]
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	223f      	movs	r2, #63	; 0x3f
 800cb2e:	2101      	movs	r1, #1
 800cb30:	5499      	strb	r1, [r3, r2]
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	2240      	movs	r2, #64	; 0x40
 800cb36:	2101      	movs	r1, #1
 800cb38:	5499      	strb	r1, [r3, r2]
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	2241      	movs	r2, #65	; 0x41
 800cb3e:	2101      	movs	r1, #1
 800cb40:	5499      	strb	r1, [r3, r2]
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	2242      	movs	r2, #66	; 0x42
 800cb46:	2101      	movs	r1, #1
 800cb48:	5499      	strb	r1, [r3, r2]
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	2243      	movs	r2, #67	; 0x43
 800cb4e:	2101      	movs	r1, #1
 800cb50:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	2244      	movs	r2, #68	; 0x44
 800cb56:	2101      	movs	r1, #1
 800cb58:	5499      	strb	r1, [r3, r2]
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	2245      	movs	r2, #69	; 0x45
 800cb5e:	2101      	movs	r1, #1
 800cb60:	5499      	strb	r1, [r3, r2]
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	2246      	movs	r2, #70	; 0x46
 800cb66:	2101      	movs	r1, #1
 800cb68:	5499      	strb	r1, [r3, r2]
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	2247      	movs	r2, #71	; 0x47
 800cb6e:	2101      	movs	r1, #1
 800cb70:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	223d      	movs	r2, #61	; 0x3d
 800cb76:	2101      	movs	r1, #1
 800cb78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800cb7a:	2300      	movs	r3, #0
}
 800cb7c:	0018      	movs	r0, r3
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	b002      	add	sp, #8
 800cb82:	bd80      	pop	{r7, pc}

0800cb84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cb84:	b580      	push	{r7, lr}
 800cb86:	b084      	sub	sp, #16
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	223d      	movs	r2, #61	; 0x3d
 800cb90:	5c9b      	ldrb	r3, [r3, r2]
 800cb92:	b2db      	uxtb	r3, r3
 800cb94:	2b01      	cmp	r3, #1
 800cb96:	d001      	beq.n	800cb9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cb98:	2301      	movs	r3, #1
 800cb9a:	e03c      	b.n	800cc16 <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	223d      	movs	r2, #61	; 0x3d
 800cba0:	2102      	movs	r1, #2
 800cba2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	68da      	ldr	r2, [r3, #12]
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	2101      	movs	r1, #1
 800cbb0:	430a      	orrs	r2, r1
 800cbb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	4a19      	ldr	r2, [pc, #100]	; (800cc20 <HAL_TIM_Base_Start_IT+0x9c>)
 800cbba:	4293      	cmp	r3, r2
 800cbbc:	d009      	beq.n	800cbd2 <HAL_TIM_Base_Start_IT+0x4e>
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	4a18      	ldr	r2, [pc, #96]	; (800cc24 <HAL_TIM_Base_Start_IT+0xa0>)
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	d004      	beq.n	800cbd2 <HAL_TIM_Base_Start_IT+0x4e>
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	4a16      	ldr	r2, [pc, #88]	; (800cc28 <HAL_TIM_Base_Start_IT+0xa4>)
 800cbce:	4293      	cmp	r3, r2
 800cbd0:	d116      	bne.n	800cc00 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	689b      	ldr	r3, [r3, #8]
 800cbd8:	4a14      	ldr	r2, [pc, #80]	; (800cc2c <HAL_TIM_Base_Start_IT+0xa8>)
 800cbda:	4013      	ands	r3, r2
 800cbdc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	2b06      	cmp	r3, #6
 800cbe2:	d016      	beq.n	800cc12 <HAL_TIM_Base_Start_IT+0x8e>
 800cbe4:	68fa      	ldr	r2, [r7, #12]
 800cbe6:	2380      	movs	r3, #128	; 0x80
 800cbe8:	025b      	lsls	r3, r3, #9
 800cbea:	429a      	cmp	r2, r3
 800cbec:	d011      	beq.n	800cc12 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	681a      	ldr	r2, [r3, #0]
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	2101      	movs	r1, #1
 800cbfa:	430a      	orrs	r2, r1
 800cbfc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cbfe:	e008      	b.n	800cc12 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	681a      	ldr	r2, [r3, #0]
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	2101      	movs	r1, #1
 800cc0c:	430a      	orrs	r2, r1
 800cc0e:	601a      	str	r2, [r3, #0]
 800cc10:	e000      	b.n	800cc14 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc12:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800cc14:	2300      	movs	r3, #0
}
 800cc16:	0018      	movs	r0, r3
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	b004      	add	sp, #16
 800cc1c:	bd80      	pop	{r7, pc}
 800cc1e:	46c0      	nop			; (mov r8, r8)
 800cc20:	40012c00 	.word	0x40012c00
 800cc24:	40000400 	.word	0x40000400
 800cc28:	40014000 	.word	0x40014000
 800cc2c:	00010007 	.word	0x00010007

0800cc30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cc30:	b580      	push	{r7, lr}
 800cc32:	b082      	sub	sp, #8
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	691b      	ldr	r3, [r3, #16]
 800cc3e:	2202      	movs	r2, #2
 800cc40:	4013      	ands	r3, r2
 800cc42:	2b02      	cmp	r3, #2
 800cc44:	d124      	bne.n	800cc90 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	68db      	ldr	r3, [r3, #12]
 800cc4c:	2202      	movs	r2, #2
 800cc4e:	4013      	ands	r3, r2
 800cc50:	2b02      	cmp	r3, #2
 800cc52:	d11d      	bne.n	800cc90 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	2203      	movs	r2, #3
 800cc5a:	4252      	negs	r2, r2
 800cc5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	2201      	movs	r2, #1
 800cc62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	699b      	ldr	r3, [r3, #24]
 800cc6a:	2203      	movs	r2, #3
 800cc6c:	4013      	ands	r3, r2
 800cc6e:	d004      	beq.n	800cc7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	0018      	movs	r0, r3
 800cc74:	f000 f916 	bl	800cea4 <HAL_TIM_IC_CaptureCallback>
 800cc78:	e007      	b.n	800cc8a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	0018      	movs	r0, r3
 800cc7e:	f000 f909 	bl	800ce94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	0018      	movs	r0, r3
 800cc86:	f000 f915 	bl	800ceb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	2200      	movs	r2, #0
 800cc8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	691b      	ldr	r3, [r3, #16]
 800cc96:	2204      	movs	r2, #4
 800cc98:	4013      	ands	r3, r2
 800cc9a:	2b04      	cmp	r3, #4
 800cc9c:	d125      	bne.n	800ccea <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	68db      	ldr	r3, [r3, #12]
 800cca4:	2204      	movs	r2, #4
 800cca6:	4013      	ands	r3, r2
 800cca8:	2b04      	cmp	r3, #4
 800ccaa:	d11e      	bne.n	800ccea <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	2205      	movs	r2, #5
 800ccb2:	4252      	negs	r2, r2
 800ccb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	2202      	movs	r2, #2
 800ccba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	699a      	ldr	r2, [r3, #24]
 800ccc2:	23c0      	movs	r3, #192	; 0xc0
 800ccc4:	009b      	lsls	r3, r3, #2
 800ccc6:	4013      	ands	r3, r2
 800ccc8:	d004      	beq.n	800ccd4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	0018      	movs	r0, r3
 800ccce:	f000 f8e9 	bl	800cea4 <HAL_TIM_IC_CaptureCallback>
 800ccd2:	e007      	b.n	800cce4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	0018      	movs	r0, r3
 800ccd8:	f000 f8dc 	bl	800ce94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	0018      	movs	r0, r3
 800cce0:	f000 f8e8 	bl	800ceb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2200      	movs	r2, #0
 800cce8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	691b      	ldr	r3, [r3, #16]
 800ccf0:	2208      	movs	r2, #8
 800ccf2:	4013      	ands	r3, r2
 800ccf4:	2b08      	cmp	r3, #8
 800ccf6:	d124      	bne.n	800cd42 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	68db      	ldr	r3, [r3, #12]
 800ccfe:	2208      	movs	r2, #8
 800cd00:	4013      	ands	r3, r2
 800cd02:	2b08      	cmp	r3, #8
 800cd04:	d11d      	bne.n	800cd42 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	2209      	movs	r2, #9
 800cd0c:	4252      	negs	r2, r2
 800cd0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	2204      	movs	r2, #4
 800cd14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	69db      	ldr	r3, [r3, #28]
 800cd1c:	2203      	movs	r2, #3
 800cd1e:	4013      	ands	r3, r2
 800cd20:	d004      	beq.n	800cd2c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	0018      	movs	r0, r3
 800cd26:	f000 f8bd 	bl	800cea4 <HAL_TIM_IC_CaptureCallback>
 800cd2a:	e007      	b.n	800cd3c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	0018      	movs	r0, r3
 800cd30:	f000 f8b0 	bl	800ce94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	0018      	movs	r0, r3
 800cd38:	f000 f8bc 	bl	800ceb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	2200      	movs	r2, #0
 800cd40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	691b      	ldr	r3, [r3, #16]
 800cd48:	2210      	movs	r2, #16
 800cd4a:	4013      	ands	r3, r2
 800cd4c:	2b10      	cmp	r3, #16
 800cd4e:	d125      	bne.n	800cd9c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	68db      	ldr	r3, [r3, #12]
 800cd56:	2210      	movs	r2, #16
 800cd58:	4013      	ands	r3, r2
 800cd5a:	2b10      	cmp	r3, #16
 800cd5c:	d11e      	bne.n	800cd9c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	2211      	movs	r2, #17
 800cd64:	4252      	negs	r2, r2
 800cd66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2208      	movs	r2, #8
 800cd6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	69da      	ldr	r2, [r3, #28]
 800cd74:	23c0      	movs	r3, #192	; 0xc0
 800cd76:	009b      	lsls	r3, r3, #2
 800cd78:	4013      	ands	r3, r2
 800cd7a:	d004      	beq.n	800cd86 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	0018      	movs	r0, r3
 800cd80:	f000 f890 	bl	800cea4 <HAL_TIM_IC_CaptureCallback>
 800cd84:	e007      	b.n	800cd96 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	0018      	movs	r0, r3
 800cd8a:	f000 f883 	bl	800ce94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	0018      	movs	r0, r3
 800cd92:	f000 f88f 	bl	800ceb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	2200      	movs	r2, #0
 800cd9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	691b      	ldr	r3, [r3, #16]
 800cda2:	2201      	movs	r2, #1
 800cda4:	4013      	ands	r3, r2
 800cda6:	2b01      	cmp	r3, #1
 800cda8:	d10f      	bne.n	800cdca <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	68db      	ldr	r3, [r3, #12]
 800cdb0:	2201      	movs	r2, #1
 800cdb2:	4013      	ands	r3, r2
 800cdb4:	2b01      	cmp	r3, #1
 800cdb6:	d108      	bne.n	800cdca <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	2202      	movs	r2, #2
 800cdbe:	4252      	negs	r2, r2
 800cdc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	0018      	movs	r0, r3
 800cdc6:	f7fa fac1 	bl	800734c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	691b      	ldr	r3, [r3, #16]
 800cdd0:	2280      	movs	r2, #128	; 0x80
 800cdd2:	4013      	ands	r3, r2
 800cdd4:	2b80      	cmp	r3, #128	; 0x80
 800cdd6:	d10f      	bne.n	800cdf8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	68db      	ldr	r3, [r3, #12]
 800cdde:	2280      	movs	r2, #128	; 0x80
 800cde0:	4013      	ands	r3, r2
 800cde2:	2b80      	cmp	r3, #128	; 0x80
 800cde4:	d108      	bne.n	800cdf8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	2281      	movs	r2, #129	; 0x81
 800cdec:	4252      	negs	r2, r2
 800cdee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	0018      	movs	r0, r3
 800cdf4:	f000 f954 	bl	800d0a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	691a      	ldr	r2, [r3, #16]
 800cdfe:	2380      	movs	r3, #128	; 0x80
 800ce00:	005b      	lsls	r3, r3, #1
 800ce02:	401a      	ands	r2, r3
 800ce04:	2380      	movs	r3, #128	; 0x80
 800ce06:	005b      	lsls	r3, r3, #1
 800ce08:	429a      	cmp	r2, r3
 800ce0a:	d10e      	bne.n	800ce2a <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	68db      	ldr	r3, [r3, #12]
 800ce12:	2280      	movs	r2, #128	; 0x80
 800ce14:	4013      	ands	r3, r2
 800ce16:	2b80      	cmp	r3, #128	; 0x80
 800ce18:	d107      	bne.n	800ce2a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	4a1c      	ldr	r2, [pc, #112]	; (800ce90 <HAL_TIM_IRQHandler+0x260>)
 800ce20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	0018      	movs	r0, r3
 800ce26:	f000 f943 	bl	800d0b0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	691b      	ldr	r3, [r3, #16]
 800ce30:	2240      	movs	r2, #64	; 0x40
 800ce32:	4013      	ands	r3, r2
 800ce34:	2b40      	cmp	r3, #64	; 0x40
 800ce36:	d10f      	bne.n	800ce58 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	68db      	ldr	r3, [r3, #12]
 800ce3e:	2240      	movs	r2, #64	; 0x40
 800ce40:	4013      	ands	r3, r2
 800ce42:	2b40      	cmp	r3, #64	; 0x40
 800ce44:	d108      	bne.n	800ce58 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	2241      	movs	r2, #65	; 0x41
 800ce4c:	4252      	negs	r2, r2
 800ce4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	0018      	movs	r0, r3
 800ce54:	f000 f836 	bl	800cec4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	691b      	ldr	r3, [r3, #16]
 800ce5e:	2220      	movs	r2, #32
 800ce60:	4013      	ands	r3, r2
 800ce62:	2b20      	cmp	r3, #32
 800ce64:	d10f      	bne.n	800ce86 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	68db      	ldr	r3, [r3, #12]
 800ce6c:	2220      	movs	r2, #32
 800ce6e:	4013      	ands	r3, r2
 800ce70:	2b20      	cmp	r3, #32
 800ce72:	d108      	bne.n	800ce86 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	2221      	movs	r2, #33	; 0x21
 800ce7a:	4252      	negs	r2, r2
 800ce7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	0018      	movs	r0, r3
 800ce82:	f000 f905 	bl	800d090 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ce86:	46c0      	nop			; (mov r8, r8)
 800ce88:	46bd      	mov	sp, r7
 800ce8a:	b002      	add	sp, #8
 800ce8c:	bd80      	pop	{r7, pc}
 800ce8e:	46c0      	nop			; (mov r8, r8)
 800ce90:	fffffeff 	.word	0xfffffeff

0800ce94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b082      	sub	sp, #8
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ce9c:	46c0      	nop			; (mov r8, r8)
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	b002      	add	sp, #8
 800cea2:	bd80      	pop	{r7, pc}

0800cea4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b082      	sub	sp, #8
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ceac:	46c0      	nop			; (mov r8, r8)
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	b002      	add	sp, #8
 800ceb2:	bd80      	pop	{r7, pc}

0800ceb4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b082      	sub	sp, #8
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cebc:	46c0      	nop			; (mov r8, r8)
 800cebe:	46bd      	mov	sp, r7
 800cec0:	b002      	add	sp, #8
 800cec2:	bd80      	pop	{r7, pc}

0800cec4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cec4:	b580      	push	{r7, lr}
 800cec6:	b082      	sub	sp, #8
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cecc:	46c0      	nop			; (mov r8, r8)
 800cece:	46bd      	mov	sp, r7
 800ced0:	b002      	add	sp, #8
 800ced2:	bd80      	pop	{r7, pc}

0800ced4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ced4:	b580      	push	{r7, lr}
 800ced6:	b084      	sub	sp, #16
 800ced8:	af00      	add	r7, sp, #0
 800ceda:	6078      	str	r0, [r7, #4]
 800cedc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	4a2f      	ldr	r2, [pc, #188]	; (800cfa4 <TIM_Base_SetConfig+0xd0>)
 800cee8:	4293      	cmp	r3, r2
 800ceea:	d003      	beq.n	800cef4 <TIM_Base_SetConfig+0x20>
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	4a2e      	ldr	r2, [pc, #184]	; (800cfa8 <TIM_Base_SetConfig+0xd4>)
 800cef0:	4293      	cmp	r3, r2
 800cef2:	d108      	bne.n	800cf06 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	2270      	movs	r2, #112	; 0x70
 800cef8:	4393      	bics	r3, r2
 800cefa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	685b      	ldr	r3, [r3, #4]
 800cf00:	68fa      	ldr	r2, [r7, #12]
 800cf02:	4313      	orrs	r3, r2
 800cf04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	4a26      	ldr	r2, [pc, #152]	; (800cfa4 <TIM_Base_SetConfig+0xd0>)
 800cf0a:	4293      	cmp	r3, r2
 800cf0c:	d013      	beq.n	800cf36 <TIM_Base_SetConfig+0x62>
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	4a25      	ldr	r2, [pc, #148]	; (800cfa8 <TIM_Base_SetConfig+0xd4>)
 800cf12:	4293      	cmp	r3, r2
 800cf14:	d00f      	beq.n	800cf36 <TIM_Base_SetConfig+0x62>
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	4a24      	ldr	r2, [pc, #144]	; (800cfac <TIM_Base_SetConfig+0xd8>)
 800cf1a:	4293      	cmp	r3, r2
 800cf1c:	d00b      	beq.n	800cf36 <TIM_Base_SetConfig+0x62>
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	4a23      	ldr	r2, [pc, #140]	; (800cfb0 <TIM_Base_SetConfig+0xdc>)
 800cf22:	4293      	cmp	r3, r2
 800cf24:	d007      	beq.n	800cf36 <TIM_Base_SetConfig+0x62>
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	4a22      	ldr	r2, [pc, #136]	; (800cfb4 <TIM_Base_SetConfig+0xe0>)
 800cf2a:	4293      	cmp	r3, r2
 800cf2c:	d003      	beq.n	800cf36 <TIM_Base_SetConfig+0x62>
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	4a21      	ldr	r2, [pc, #132]	; (800cfb8 <TIM_Base_SetConfig+0xe4>)
 800cf32:	4293      	cmp	r3, r2
 800cf34:	d108      	bne.n	800cf48 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	4a20      	ldr	r2, [pc, #128]	; (800cfbc <TIM_Base_SetConfig+0xe8>)
 800cf3a:	4013      	ands	r3, r2
 800cf3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	68db      	ldr	r3, [r3, #12]
 800cf42:	68fa      	ldr	r2, [r7, #12]
 800cf44:	4313      	orrs	r3, r2
 800cf46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	2280      	movs	r2, #128	; 0x80
 800cf4c:	4393      	bics	r3, r2
 800cf4e:	001a      	movs	r2, r3
 800cf50:	683b      	ldr	r3, [r7, #0]
 800cf52:	695b      	ldr	r3, [r3, #20]
 800cf54:	4313      	orrs	r3, r2
 800cf56:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	68fa      	ldr	r2, [r7, #12]
 800cf5c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	689a      	ldr	r2, [r3, #8]
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cf66:	683b      	ldr	r3, [r7, #0]
 800cf68:	681a      	ldr	r2, [r3, #0]
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	4a0c      	ldr	r2, [pc, #48]	; (800cfa4 <TIM_Base_SetConfig+0xd0>)
 800cf72:	4293      	cmp	r3, r2
 800cf74:	d00b      	beq.n	800cf8e <TIM_Base_SetConfig+0xba>
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	4a0d      	ldr	r2, [pc, #52]	; (800cfb0 <TIM_Base_SetConfig+0xdc>)
 800cf7a:	4293      	cmp	r3, r2
 800cf7c:	d007      	beq.n	800cf8e <TIM_Base_SetConfig+0xba>
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	4a0c      	ldr	r2, [pc, #48]	; (800cfb4 <TIM_Base_SetConfig+0xe0>)
 800cf82:	4293      	cmp	r3, r2
 800cf84:	d003      	beq.n	800cf8e <TIM_Base_SetConfig+0xba>
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	4a0b      	ldr	r2, [pc, #44]	; (800cfb8 <TIM_Base_SetConfig+0xe4>)
 800cf8a:	4293      	cmp	r3, r2
 800cf8c:	d103      	bne.n	800cf96 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cf8e:	683b      	ldr	r3, [r7, #0]
 800cf90:	691a      	ldr	r2, [r3, #16]
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	2201      	movs	r2, #1
 800cf9a:	615a      	str	r2, [r3, #20]
}
 800cf9c:	46c0      	nop			; (mov r8, r8)
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	b004      	add	sp, #16
 800cfa2:	bd80      	pop	{r7, pc}
 800cfa4:	40012c00 	.word	0x40012c00
 800cfa8:	40000400 	.word	0x40000400
 800cfac:	40002000 	.word	0x40002000
 800cfb0:	40014000 	.word	0x40014000
 800cfb4:	40014400 	.word	0x40014400
 800cfb8:	40014800 	.word	0x40014800
 800cfbc:	fffffcff 	.word	0xfffffcff

0800cfc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b084      	sub	sp, #16
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	6078      	str	r0, [r7, #4]
 800cfc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	223c      	movs	r2, #60	; 0x3c
 800cfce:	5c9b      	ldrb	r3, [r3, r2]
 800cfd0:	2b01      	cmp	r3, #1
 800cfd2:	d101      	bne.n	800cfd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cfd4:	2302      	movs	r3, #2
 800cfd6:	e04f      	b.n	800d078 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	223c      	movs	r2, #60	; 0x3c
 800cfdc:	2101      	movs	r1, #1
 800cfde:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	223d      	movs	r2, #61	; 0x3d
 800cfe4:	2102      	movs	r1, #2
 800cfe6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	685b      	ldr	r3, [r3, #4]
 800cfee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	689b      	ldr	r3, [r3, #8]
 800cff6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	4a20      	ldr	r2, [pc, #128]	; (800d080 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800cffe:	4293      	cmp	r3, r2
 800d000:	d108      	bne.n	800d014 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	4a1f      	ldr	r2, [pc, #124]	; (800d084 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800d006:	4013      	ands	r3, r2
 800d008:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d00a:	683b      	ldr	r3, [r7, #0]
 800d00c:	685b      	ldr	r3, [r3, #4]
 800d00e:	68fa      	ldr	r2, [r7, #12]
 800d010:	4313      	orrs	r3, r2
 800d012:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	2270      	movs	r2, #112	; 0x70
 800d018:	4393      	bics	r3, r2
 800d01a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d01c:	683b      	ldr	r3, [r7, #0]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	68fa      	ldr	r2, [r7, #12]
 800d022:	4313      	orrs	r3, r2
 800d024:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	68fa      	ldr	r2, [r7, #12]
 800d02c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	4a13      	ldr	r2, [pc, #76]	; (800d080 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800d034:	4293      	cmp	r3, r2
 800d036:	d009      	beq.n	800d04c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	4a12      	ldr	r2, [pc, #72]	; (800d088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800d03e:	4293      	cmp	r3, r2
 800d040:	d004      	beq.n	800d04c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	4a11      	ldr	r2, [pc, #68]	; (800d08c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800d048:	4293      	cmp	r3, r2
 800d04a:	d10c      	bne.n	800d066 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d04c:	68bb      	ldr	r3, [r7, #8]
 800d04e:	2280      	movs	r2, #128	; 0x80
 800d050:	4393      	bics	r3, r2
 800d052:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d054:	683b      	ldr	r3, [r7, #0]
 800d056:	689b      	ldr	r3, [r3, #8]
 800d058:	68ba      	ldr	r2, [r7, #8]
 800d05a:	4313      	orrs	r3, r2
 800d05c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	68ba      	ldr	r2, [r7, #8]
 800d064:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	223d      	movs	r2, #61	; 0x3d
 800d06a:	2101      	movs	r1, #1
 800d06c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	223c      	movs	r2, #60	; 0x3c
 800d072:	2100      	movs	r1, #0
 800d074:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d076:	2300      	movs	r3, #0
}
 800d078:	0018      	movs	r0, r3
 800d07a:	46bd      	mov	sp, r7
 800d07c:	b004      	add	sp, #16
 800d07e:	bd80      	pop	{r7, pc}
 800d080:	40012c00 	.word	0x40012c00
 800d084:	ff0fffff 	.word	0xff0fffff
 800d088:	40000400 	.word	0x40000400
 800d08c:	40014000 	.word	0x40014000

0800d090 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b082      	sub	sp, #8
 800d094:	af00      	add	r7, sp, #0
 800d096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d098:	46c0      	nop			; (mov r8, r8)
 800d09a:	46bd      	mov	sp, r7
 800d09c:	b002      	add	sp, #8
 800d09e:	bd80      	pop	{r7, pc}

0800d0a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b082      	sub	sp, #8
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d0a8:	46c0      	nop			; (mov r8, r8)
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	b002      	add	sp, #8
 800d0ae:	bd80      	pop	{r7, pc}

0800d0b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b082      	sub	sp, #8
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d0b8:	46c0      	nop			; (mov r8, r8)
 800d0ba:	46bd      	mov	sp, r7
 800d0bc:	b002      	add	sp, #8
 800d0be:	bd80      	pop	{r7, pc}

0800d0c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d0c0:	b580      	push	{r7, lr}
 800d0c2:	b082      	sub	sp, #8
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d101      	bne.n	800d0d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d0ce:	2301      	movs	r3, #1
 800d0d0:	e046      	b.n	800d160 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	2288      	movs	r2, #136	; 0x88
 800d0d6:	589b      	ldr	r3, [r3, r2]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d107      	bne.n	800d0ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	2284      	movs	r2, #132	; 0x84
 800d0e0:	2100      	movs	r1, #0
 800d0e2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	0018      	movs	r0, r3
 800d0e8:	f7fb fa8e 	bl	8008608 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	2288      	movs	r2, #136	; 0x88
 800d0f0:	2124      	movs	r1, #36	; 0x24
 800d0f2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	681a      	ldr	r2, [r3, #0]
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	2101      	movs	r1, #1
 800d100:	438a      	bics	r2, r1
 800d102:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	0018      	movs	r0, r3
 800d108:	f000 fd40 	bl	800db8c <UART_SetConfig>
 800d10c:	0003      	movs	r3, r0
 800d10e:	2b01      	cmp	r3, #1
 800d110:	d101      	bne.n	800d116 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800d112:	2301      	movs	r3, #1
 800d114:	e024      	b.n	800d160 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d003      	beq.n	800d126 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	0018      	movs	r0, r3
 800d122:	f000 fed7 	bl	800ded4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	685a      	ldr	r2, [r3, #4]
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	490d      	ldr	r1, [pc, #52]	; (800d168 <HAL_UART_Init+0xa8>)
 800d132:	400a      	ands	r2, r1
 800d134:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	689a      	ldr	r2, [r3, #8]
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	212a      	movs	r1, #42	; 0x2a
 800d142:	438a      	bics	r2, r1
 800d144:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	681a      	ldr	r2, [r3, #0]
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	2101      	movs	r1, #1
 800d152:	430a      	orrs	r2, r1
 800d154:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	0018      	movs	r0, r3
 800d15a:	f000 ff6f 	bl	800e03c <UART_CheckIdleState>
 800d15e:	0003      	movs	r3, r0
}
 800d160:	0018      	movs	r0, r3
 800d162:	46bd      	mov	sp, r7
 800d164:	b002      	add	sp, #8
 800d166:	bd80      	pop	{r7, pc}
 800d168:	ffffb7ff 	.word	0xffffb7ff

0800d16c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b08a      	sub	sp, #40	; 0x28
 800d170:	af02      	add	r7, sp, #8
 800d172:	60f8      	str	r0, [r7, #12]
 800d174:	60b9      	str	r1, [r7, #8]
 800d176:	603b      	str	r3, [r7, #0]
 800d178:	1dbb      	adds	r3, r7, #6
 800d17a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	2288      	movs	r2, #136	; 0x88
 800d180:	589b      	ldr	r3, [r3, r2]
 800d182:	2b20      	cmp	r3, #32
 800d184:	d000      	beq.n	800d188 <HAL_UART_Transmit+0x1c>
 800d186:	e088      	b.n	800d29a <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 800d188:	68bb      	ldr	r3, [r7, #8]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d003      	beq.n	800d196 <HAL_UART_Transmit+0x2a>
 800d18e:	1dbb      	adds	r3, r7, #6
 800d190:	881b      	ldrh	r3, [r3, #0]
 800d192:	2b00      	cmp	r3, #0
 800d194:	d101      	bne.n	800d19a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800d196:	2301      	movs	r3, #1
 800d198:	e080      	b.n	800d29c <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	689a      	ldr	r2, [r3, #8]
 800d19e:	2380      	movs	r3, #128	; 0x80
 800d1a0:	015b      	lsls	r3, r3, #5
 800d1a2:	429a      	cmp	r2, r3
 800d1a4:	d109      	bne.n	800d1ba <HAL_UART_Transmit+0x4e>
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	691b      	ldr	r3, [r3, #16]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d105      	bne.n	800d1ba <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800d1ae:	68bb      	ldr	r3, [r7, #8]
 800d1b0:	2201      	movs	r2, #1
 800d1b2:	4013      	ands	r3, r2
 800d1b4:	d001      	beq.n	800d1ba <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800d1b6:	2301      	movs	r3, #1
 800d1b8:	e070      	b.n	800d29c <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	2290      	movs	r2, #144	; 0x90
 800d1be:	2100      	movs	r1, #0
 800d1c0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	2288      	movs	r2, #136	; 0x88
 800d1c6:	2121      	movs	r1, #33	; 0x21
 800d1c8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d1ca:	f7fb fdb9 	bl	8008d40 <HAL_GetTick>
 800d1ce:	0003      	movs	r3, r0
 800d1d0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	1dba      	adds	r2, r7, #6
 800d1d6:	2154      	movs	r1, #84	; 0x54
 800d1d8:	8812      	ldrh	r2, [r2, #0]
 800d1da:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	1dba      	adds	r2, r7, #6
 800d1e0:	2156      	movs	r1, #86	; 0x56
 800d1e2:	8812      	ldrh	r2, [r2, #0]
 800d1e4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	689a      	ldr	r2, [r3, #8]
 800d1ea:	2380      	movs	r3, #128	; 0x80
 800d1ec:	015b      	lsls	r3, r3, #5
 800d1ee:	429a      	cmp	r2, r3
 800d1f0:	d108      	bne.n	800d204 <HAL_UART_Transmit+0x98>
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	691b      	ldr	r3, [r3, #16]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d104      	bne.n	800d204 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	61bb      	str	r3, [r7, #24]
 800d202:	e003      	b.n	800d20c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800d204:	68bb      	ldr	r3, [r7, #8]
 800d206:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d208:	2300      	movs	r3, #0
 800d20a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d20c:	e02c      	b.n	800d268 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d20e:	697a      	ldr	r2, [r7, #20]
 800d210:	68f8      	ldr	r0, [r7, #12]
 800d212:	683b      	ldr	r3, [r7, #0]
 800d214:	9300      	str	r3, [sp, #0]
 800d216:	0013      	movs	r3, r2
 800d218:	2200      	movs	r2, #0
 800d21a:	2180      	movs	r1, #128	; 0x80
 800d21c:	f000 ff5c 	bl	800e0d8 <UART_WaitOnFlagUntilTimeout>
 800d220:	1e03      	subs	r3, r0, #0
 800d222:	d001      	beq.n	800d228 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 800d224:	2303      	movs	r3, #3
 800d226:	e039      	b.n	800d29c <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 800d228:	69fb      	ldr	r3, [r7, #28]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d10b      	bne.n	800d246 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d22e:	69bb      	ldr	r3, [r7, #24]
 800d230:	881b      	ldrh	r3, [r3, #0]
 800d232:	001a      	movs	r2, r3
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	05d2      	lsls	r2, r2, #23
 800d23a:	0dd2      	lsrs	r2, r2, #23
 800d23c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800d23e:	69bb      	ldr	r3, [r7, #24]
 800d240:	3302      	adds	r3, #2
 800d242:	61bb      	str	r3, [r7, #24]
 800d244:	e007      	b.n	800d256 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d246:	69fb      	ldr	r3, [r7, #28]
 800d248:	781a      	ldrb	r2, [r3, #0]
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800d250:	69fb      	ldr	r3, [r7, #28]
 800d252:	3301      	adds	r3, #1
 800d254:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	2256      	movs	r2, #86	; 0x56
 800d25a:	5a9b      	ldrh	r3, [r3, r2]
 800d25c:	b29b      	uxth	r3, r3
 800d25e:	3b01      	subs	r3, #1
 800d260:	b299      	uxth	r1, r3
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	2256      	movs	r2, #86	; 0x56
 800d266:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	2256      	movs	r2, #86	; 0x56
 800d26c:	5a9b      	ldrh	r3, [r3, r2]
 800d26e:	b29b      	uxth	r3, r3
 800d270:	2b00      	cmp	r3, #0
 800d272:	d1cc      	bne.n	800d20e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d274:	697a      	ldr	r2, [r7, #20]
 800d276:	68f8      	ldr	r0, [r7, #12]
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	9300      	str	r3, [sp, #0]
 800d27c:	0013      	movs	r3, r2
 800d27e:	2200      	movs	r2, #0
 800d280:	2140      	movs	r1, #64	; 0x40
 800d282:	f000 ff29 	bl	800e0d8 <UART_WaitOnFlagUntilTimeout>
 800d286:	1e03      	subs	r3, r0, #0
 800d288:	d001      	beq.n	800d28e <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 800d28a:	2303      	movs	r3, #3
 800d28c:	e006      	b.n	800d29c <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	2288      	movs	r2, #136	; 0x88
 800d292:	2120      	movs	r1, #32
 800d294:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800d296:	2300      	movs	r3, #0
 800d298:	e000      	b.n	800d29c <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 800d29a:	2302      	movs	r3, #2
  }
}
 800d29c:	0018      	movs	r0, r3
 800d29e:	46bd      	mov	sp, r7
 800d2a0:	b008      	add	sp, #32
 800d2a2:	bd80      	pop	{r7, pc}

0800d2a4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b08a      	sub	sp, #40	; 0x28
 800d2a8:	af02      	add	r7, sp, #8
 800d2aa:	60f8      	str	r0, [r7, #12]
 800d2ac:	60b9      	str	r1, [r7, #8]
 800d2ae:	603b      	str	r3, [r7, #0]
 800d2b0:	1dbb      	adds	r3, r7, #6
 800d2b2:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	228c      	movs	r2, #140	; 0x8c
 800d2b8:	589b      	ldr	r3, [r3, r2]
 800d2ba:	2b20      	cmp	r3, #32
 800d2bc:	d000      	beq.n	800d2c0 <HAL_UART_Receive+0x1c>
 800d2be:	e0cc      	b.n	800d45a <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 800d2c0:	68bb      	ldr	r3, [r7, #8]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d003      	beq.n	800d2ce <HAL_UART_Receive+0x2a>
 800d2c6:	1dbb      	adds	r3, r7, #6
 800d2c8:	881b      	ldrh	r3, [r3, #0]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d101      	bne.n	800d2d2 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800d2ce:	2301      	movs	r3, #1
 800d2d0:	e0c4      	b.n	800d45c <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	689a      	ldr	r2, [r3, #8]
 800d2d6:	2380      	movs	r3, #128	; 0x80
 800d2d8:	015b      	lsls	r3, r3, #5
 800d2da:	429a      	cmp	r2, r3
 800d2dc:	d109      	bne.n	800d2f2 <HAL_UART_Receive+0x4e>
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	691b      	ldr	r3, [r3, #16]
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d105      	bne.n	800d2f2 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800d2e6:	68bb      	ldr	r3, [r7, #8]
 800d2e8:	2201      	movs	r2, #1
 800d2ea:	4013      	ands	r3, r2
 800d2ec:	d001      	beq.n	800d2f2 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800d2ee:	2301      	movs	r3, #1
 800d2f0:	e0b4      	b.n	800d45c <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	2290      	movs	r2, #144	; 0x90
 800d2f6:	2100      	movs	r1, #0
 800d2f8:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	228c      	movs	r2, #140	; 0x8c
 800d2fe:	2122      	movs	r1, #34	; 0x22
 800d300:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	2200      	movs	r2, #0
 800d306:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d308:	f7fb fd1a 	bl	8008d40 <HAL_GetTick>
 800d30c:	0003      	movs	r3, r0
 800d30e:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	1dba      	adds	r2, r7, #6
 800d314:	215c      	movs	r1, #92	; 0x5c
 800d316:	8812      	ldrh	r2, [r2, #0]
 800d318:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	1dba      	adds	r2, r7, #6
 800d31e:	215e      	movs	r1, #94	; 0x5e
 800d320:	8812      	ldrh	r2, [r2, #0]
 800d322:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	689a      	ldr	r2, [r3, #8]
 800d328:	2380      	movs	r3, #128	; 0x80
 800d32a:	015b      	lsls	r3, r3, #5
 800d32c:	429a      	cmp	r2, r3
 800d32e:	d10d      	bne.n	800d34c <HAL_UART_Receive+0xa8>
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	691b      	ldr	r3, [r3, #16]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d104      	bne.n	800d342 <HAL_UART_Receive+0x9e>
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	2260      	movs	r2, #96	; 0x60
 800d33c:	4949      	ldr	r1, [pc, #292]	; (800d464 <HAL_UART_Receive+0x1c0>)
 800d33e:	5299      	strh	r1, [r3, r2]
 800d340:	e02e      	b.n	800d3a0 <HAL_UART_Receive+0xfc>
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	2260      	movs	r2, #96	; 0x60
 800d346:	21ff      	movs	r1, #255	; 0xff
 800d348:	5299      	strh	r1, [r3, r2]
 800d34a:	e029      	b.n	800d3a0 <HAL_UART_Receive+0xfc>
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	689b      	ldr	r3, [r3, #8]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d10d      	bne.n	800d370 <HAL_UART_Receive+0xcc>
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	691b      	ldr	r3, [r3, #16]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d104      	bne.n	800d366 <HAL_UART_Receive+0xc2>
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	2260      	movs	r2, #96	; 0x60
 800d360:	21ff      	movs	r1, #255	; 0xff
 800d362:	5299      	strh	r1, [r3, r2]
 800d364:	e01c      	b.n	800d3a0 <HAL_UART_Receive+0xfc>
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	2260      	movs	r2, #96	; 0x60
 800d36a:	217f      	movs	r1, #127	; 0x7f
 800d36c:	5299      	strh	r1, [r3, r2]
 800d36e:	e017      	b.n	800d3a0 <HAL_UART_Receive+0xfc>
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	689a      	ldr	r2, [r3, #8]
 800d374:	2380      	movs	r3, #128	; 0x80
 800d376:	055b      	lsls	r3, r3, #21
 800d378:	429a      	cmp	r2, r3
 800d37a:	d10d      	bne.n	800d398 <HAL_UART_Receive+0xf4>
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	691b      	ldr	r3, [r3, #16]
 800d380:	2b00      	cmp	r3, #0
 800d382:	d104      	bne.n	800d38e <HAL_UART_Receive+0xea>
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	2260      	movs	r2, #96	; 0x60
 800d388:	217f      	movs	r1, #127	; 0x7f
 800d38a:	5299      	strh	r1, [r3, r2]
 800d38c:	e008      	b.n	800d3a0 <HAL_UART_Receive+0xfc>
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	2260      	movs	r2, #96	; 0x60
 800d392:	213f      	movs	r1, #63	; 0x3f
 800d394:	5299      	strh	r1, [r3, r2]
 800d396:	e003      	b.n	800d3a0 <HAL_UART_Receive+0xfc>
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	2260      	movs	r2, #96	; 0x60
 800d39c:	2100      	movs	r1, #0
 800d39e:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800d3a0:	2312      	movs	r3, #18
 800d3a2:	18fb      	adds	r3, r7, r3
 800d3a4:	68fa      	ldr	r2, [r7, #12]
 800d3a6:	2160      	movs	r1, #96	; 0x60
 800d3a8:	5a52      	ldrh	r2, [r2, r1]
 800d3aa:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	689a      	ldr	r2, [r3, #8]
 800d3b0:	2380      	movs	r3, #128	; 0x80
 800d3b2:	015b      	lsls	r3, r3, #5
 800d3b4:	429a      	cmp	r2, r3
 800d3b6:	d108      	bne.n	800d3ca <HAL_UART_Receive+0x126>
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	691b      	ldr	r3, [r3, #16]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d104      	bne.n	800d3ca <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d3c4:	68bb      	ldr	r3, [r7, #8]
 800d3c6:	61bb      	str	r3, [r7, #24]
 800d3c8:	e003      	b.n	800d3d2 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800d3ca:	68bb      	ldr	r3, [r7, #8]
 800d3cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800d3d2:	e036      	b.n	800d442 <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800d3d4:	697a      	ldr	r2, [r7, #20]
 800d3d6:	68f8      	ldr	r0, [r7, #12]
 800d3d8:	683b      	ldr	r3, [r7, #0]
 800d3da:	9300      	str	r3, [sp, #0]
 800d3dc:	0013      	movs	r3, r2
 800d3de:	2200      	movs	r2, #0
 800d3e0:	2120      	movs	r1, #32
 800d3e2:	f000 fe79 	bl	800e0d8 <UART_WaitOnFlagUntilTimeout>
 800d3e6:	1e03      	subs	r3, r0, #0
 800d3e8:	d001      	beq.n	800d3ee <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 800d3ea:	2303      	movs	r3, #3
 800d3ec:	e036      	b.n	800d45c <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 800d3ee:	69fb      	ldr	r3, [r7, #28]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d10e      	bne.n	800d412 <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3fa:	b29b      	uxth	r3, r3
 800d3fc:	2212      	movs	r2, #18
 800d3fe:	18ba      	adds	r2, r7, r2
 800d400:	8812      	ldrh	r2, [r2, #0]
 800d402:	4013      	ands	r3, r2
 800d404:	b29a      	uxth	r2, r3
 800d406:	69bb      	ldr	r3, [r7, #24]
 800d408:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800d40a:	69bb      	ldr	r3, [r7, #24]
 800d40c:	3302      	adds	r3, #2
 800d40e:	61bb      	str	r3, [r7, #24]
 800d410:	e00e      	b.n	800d430 <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d418:	b2db      	uxtb	r3, r3
 800d41a:	2212      	movs	r2, #18
 800d41c:	18ba      	adds	r2, r7, r2
 800d41e:	8812      	ldrh	r2, [r2, #0]
 800d420:	b2d2      	uxtb	r2, r2
 800d422:	4013      	ands	r3, r2
 800d424:	b2da      	uxtb	r2, r3
 800d426:	69fb      	ldr	r3, [r7, #28]
 800d428:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800d42a:	69fb      	ldr	r3, [r7, #28]
 800d42c:	3301      	adds	r3, #1
 800d42e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	225e      	movs	r2, #94	; 0x5e
 800d434:	5a9b      	ldrh	r3, [r3, r2]
 800d436:	b29b      	uxth	r3, r3
 800d438:	3b01      	subs	r3, #1
 800d43a:	b299      	uxth	r1, r3
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	225e      	movs	r2, #94	; 0x5e
 800d440:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	225e      	movs	r2, #94	; 0x5e
 800d446:	5a9b      	ldrh	r3, [r3, r2]
 800d448:	b29b      	uxth	r3, r3
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d1c2      	bne.n	800d3d4 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	228c      	movs	r2, #140	; 0x8c
 800d452:	2120      	movs	r1, #32
 800d454:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800d456:	2300      	movs	r3, #0
 800d458:	e000      	b.n	800d45c <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 800d45a:	2302      	movs	r3, #2
  }
}
 800d45c:	0018      	movs	r0, r3
 800d45e:	46bd      	mov	sp, r7
 800d460:	b008      	add	sp, #32
 800d462:	bd80      	pop	{r7, pc}
 800d464:	000001ff 	.word	0x000001ff

0800d468 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d468:	b580      	push	{r7, lr}
 800d46a:	b088      	sub	sp, #32
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	60f8      	str	r0, [r7, #12]
 800d470:	60b9      	str	r1, [r7, #8]
 800d472:	1dbb      	adds	r3, r7, #6
 800d474:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	228c      	movs	r2, #140	; 0x8c
 800d47a:	589b      	ldr	r3, [r3, r2]
 800d47c:	2b20      	cmp	r3, #32
 800d47e:	d145      	bne.n	800d50c <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 800d480:	68bb      	ldr	r3, [r7, #8]
 800d482:	2b00      	cmp	r3, #0
 800d484:	d003      	beq.n	800d48e <HAL_UART_Receive_DMA+0x26>
 800d486:	1dbb      	adds	r3, r7, #6
 800d488:	881b      	ldrh	r3, [r3, #0]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d101      	bne.n	800d492 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800d48e:	2301      	movs	r3, #1
 800d490:	e03d      	b.n	800d50e <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	689a      	ldr	r2, [r3, #8]
 800d496:	2380      	movs	r3, #128	; 0x80
 800d498:	015b      	lsls	r3, r3, #5
 800d49a:	429a      	cmp	r2, r3
 800d49c:	d109      	bne.n	800d4b2 <HAL_UART_Receive_DMA+0x4a>
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	691b      	ldr	r3, [r3, #16]
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d105      	bne.n	800d4b2 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800d4a6:	68bb      	ldr	r3, [r7, #8]
 800d4a8:	2201      	movs	r2, #1
 800d4aa:	4013      	ands	r3, r2
 800d4ac:	d001      	beq.n	800d4b2 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 800d4ae:	2301      	movs	r3, #1
 800d4b0:	e02d      	b.n	800d50e <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	685a      	ldr	r2, [r3, #4]
 800d4be:	2380      	movs	r3, #128	; 0x80
 800d4c0:	041b      	lsls	r3, r3, #16
 800d4c2:	4013      	ands	r3, r2
 800d4c4:	d019      	beq.n	800d4fa <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d4c6:	f3ef 8310 	mrs	r3, PRIMASK
 800d4ca:	613b      	str	r3, [r7, #16]
  return(result);
 800d4cc:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d4ce:	61fb      	str	r3, [r7, #28]
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d4d4:	697b      	ldr	r3, [r7, #20]
 800d4d6:	f383 8810 	msr	PRIMASK, r3
}
 800d4da:	46c0      	nop			; (mov r8, r8)
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	681a      	ldr	r2, [r3, #0]
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	2180      	movs	r1, #128	; 0x80
 800d4e8:	04c9      	lsls	r1, r1, #19
 800d4ea:	430a      	orrs	r2, r1
 800d4ec:	601a      	str	r2, [r3, #0]
 800d4ee:	69fb      	ldr	r3, [r7, #28]
 800d4f0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d4f2:	69bb      	ldr	r3, [r7, #24]
 800d4f4:	f383 8810 	msr	PRIMASK, r3
}
 800d4f8:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800d4fa:	1dbb      	adds	r3, r7, #6
 800d4fc:	881a      	ldrh	r2, [r3, #0]
 800d4fe:	68b9      	ldr	r1, [r7, #8]
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	0018      	movs	r0, r3
 800d504:	f000 feb0 	bl	800e268 <UART_Start_Receive_DMA>
 800d508:	0003      	movs	r3, r0
 800d50a:	e000      	b.n	800d50e <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 800d50c:	2302      	movs	r3, #2
  }
}
 800d50e:	0018      	movs	r0, r3
 800d510:	46bd      	mov	sp, r7
 800d512:	b008      	add	sp, #32
 800d514:	bd80      	pop	{r7, pc}
	...

0800d518 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d518:	b5b0      	push	{r4, r5, r7, lr}
 800d51a:	b0aa      	sub	sp, #168	; 0xa8
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	69db      	ldr	r3, [r3, #28]
 800d526:	22a4      	movs	r2, #164	; 0xa4
 800d528:	18b9      	adds	r1, r7, r2
 800d52a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	20a0      	movs	r0, #160	; 0xa0
 800d534:	1839      	adds	r1, r7, r0
 800d536:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	689b      	ldr	r3, [r3, #8]
 800d53e:	249c      	movs	r4, #156	; 0x9c
 800d540:	1939      	adds	r1, r7, r4
 800d542:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d544:	0011      	movs	r1, r2
 800d546:	18bb      	adds	r3, r7, r2
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	4aa2      	ldr	r2, [pc, #648]	; (800d7d4 <HAL_UART_IRQHandler+0x2bc>)
 800d54c:	4013      	ands	r3, r2
 800d54e:	2298      	movs	r2, #152	; 0x98
 800d550:	18bd      	adds	r5, r7, r2
 800d552:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800d554:	18bb      	adds	r3, r7, r2
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d11a      	bne.n	800d592 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d55c:	187b      	adds	r3, r7, r1
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	2220      	movs	r2, #32
 800d562:	4013      	ands	r3, r2
 800d564:	d015      	beq.n	800d592 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d566:	183b      	adds	r3, r7, r0
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	2220      	movs	r2, #32
 800d56c:	4013      	ands	r3, r2
 800d56e:	d105      	bne.n	800d57c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d570:	193b      	adds	r3, r7, r4
 800d572:	681a      	ldr	r2, [r3, #0]
 800d574:	2380      	movs	r3, #128	; 0x80
 800d576:	055b      	lsls	r3, r3, #21
 800d578:	4013      	ands	r3, r2
 800d57a:	d00a      	beq.n	800d592 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d580:	2b00      	cmp	r3, #0
 800d582:	d100      	bne.n	800d586 <HAL_UART_IRQHandler+0x6e>
 800d584:	e2dc      	b.n	800db40 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d58a:	687a      	ldr	r2, [r7, #4]
 800d58c:	0010      	movs	r0, r2
 800d58e:	4798      	blx	r3
      }
      return;
 800d590:	e2d6      	b.n	800db40 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d592:	2398      	movs	r3, #152	; 0x98
 800d594:	18fb      	adds	r3, r7, r3
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d100      	bne.n	800d59e <HAL_UART_IRQHandler+0x86>
 800d59c:	e122      	b.n	800d7e4 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d59e:	239c      	movs	r3, #156	; 0x9c
 800d5a0:	18fb      	adds	r3, r7, r3
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	4a8c      	ldr	r2, [pc, #560]	; (800d7d8 <HAL_UART_IRQHandler+0x2c0>)
 800d5a6:	4013      	ands	r3, r2
 800d5a8:	d106      	bne.n	800d5b8 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d5aa:	23a0      	movs	r3, #160	; 0xa0
 800d5ac:	18fb      	adds	r3, r7, r3
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	4a8a      	ldr	r2, [pc, #552]	; (800d7dc <HAL_UART_IRQHandler+0x2c4>)
 800d5b2:	4013      	ands	r3, r2
 800d5b4:	d100      	bne.n	800d5b8 <HAL_UART_IRQHandler+0xa0>
 800d5b6:	e115      	b.n	800d7e4 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d5b8:	23a4      	movs	r3, #164	; 0xa4
 800d5ba:	18fb      	adds	r3, r7, r3
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	2201      	movs	r2, #1
 800d5c0:	4013      	ands	r3, r2
 800d5c2:	d012      	beq.n	800d5ea <HAL_UART_IRQHandler+0xd2>
 800d5c4:	23a0      	movs	r3, #160	; 0xa0
 800d5c6:	18fb      	adds	r3, r7, r3
 800d5c8:	681a      	ldr	r2, [r3, #0]
 800d5ca:	2380      	movs	r3, #128	; 0x80
 800d5cc:	005b      	lsls	r3, r3, #1
 800d5ce:	4013      	ands	r3, r2
 800d5d0:	d00b      	beq.n	800d5ea <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	2201      	movs	r2, #1
 800d5d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	2290      	movs	r2, #144	; 0x90
 800d5de:	589b      	ldr	r3, [r3, r2]
 800d5e0:	2201      	movs	r2, #1
 800d5e2:	431a      	orrs	r2, r3
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2190      	movs	r1, #144	; 0x90
 800d5e8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d5ea:	23a4      	movs	r3, #164	; 0xa4
 800d5ec:	18fb      	adds	r3, r7, r3
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	2202      	movs	r2, #2
 800d5f2:	4013      	ands	r3, r2
 800d5f4:	d011      	beq.n	800d61a <HAL_UART_IRQHandler+0x102>
 800d5f6:	239c      	movs	r3, #156	; 0x9c
 800d5f8:	18fb      	adds	r3, r7, r3
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	2201      	movs	r2, #1
 800d5fe:	4013      	ands	r3, r2
 800d600:	d00b      	beq.n	800d61a <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	2202      	movs	r2, #2
 800d608:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	2290      	movs	r2, #144	; 0x90
 800d60e:	589b      	ldr	r3, [r3, r2]
 800d610:	2204      	movs	r2, #4
 800d612:	431a      	orrs	r2, r3
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	2190      	movs	r1, #144	; 0x90
 800d618:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d61a:	23a4      	movs	r3, #164	; 0xa4
 800d61c:	18fb      	adds	r3, r7, r3
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	2204      	movs	r2, #4
 800d622:	4013      	ands	r3, r2
 800d624:	d011      	beq.n	800d64a <HAL_UART_IRQHandler+0x132>
 800d626:	239c      	movs	r3, #156	; 0x9c
 800d628:	18fb      	adds	r3, r7, r3
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	2201      	movs	r2, #1
 800d62e:	4013      	ands	r3, r2
 800d630:	d00b      	beq.n	800d64a <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	2204      	movs	r2, #4
 800d638:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	2290      	movs	r2, #144	; 0x90
 800d63e:	589b      	ldr	r3, [r3, r2]
 800d640:	2202      	movs	r2, #2
 800d642:	431a      	orrs	r2, r3
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	2190      	movs	r1, #144	; 0x90
 800d648:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d64a:	23a4      	movs	r3, #164	; 0xa4
 800d64c:	18fb      	adds	r3, r7, r3
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	2208      	movs	r2, #8
 800d652:	4013      	ands	r3, r2
 800d654:	d017      	beq.n	800d686 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d656:	23a0      	movs	r3, #160	; 0xa0
 800d658:	18fb      	adds	r3, r7, r3
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	2220      	movs	r2, #32
 800d65e:	4013      	ands	r3, r2
 800d660:	d105      	bne.n	800d66e <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d662:	239c      	movs	r3, #156	; 0x9c
 800d664:	18fb      	adds	r3, r7, r3
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	4a5b      	ldr	r2, [pc, #364]	; (800d7d8 <HAL_UART_IRQHandler+0x2c0>)
 800d66a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d66c:	d00b      	beq.n	800d686 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	2208      	movs	r2, #8
 800d674:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	2290      	movs	r2, #144	; 0x90
 800d67a:	589b      	ldr	r3, [r3, r2]
 800d67c:	2208      	movs	r2, #8
 800d67e:	431a      	orrs	r2, r3
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	2190      	movs	r1, #144	; 0x90
 800d684:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d686:	23a4      	movs	r3, #164	; 0xa4
 800d688:	18fb      	adds	r3, r7, r3
 800d68a:	681a      	ldr	r2, [r3, #0]
 800d68c:	2380      	movs	r3, #128	; 0x80
 800d68e:	011b      	lsls	r3, r3, #4
 800d690:	4013      	ands	r3, r2
 800d692:	d013      	beq.n	800d6bc <HAL_UART_IRQHandler+0x1a4>
 800d694:	23a0      	movs	r3, #160	; 0xa0
 800d696:	18fb      	adds	r3, r7, r3
 800d698:	681a      	ldr	r2, [r3, #0]
 800d69a:	2380      	movs	r3, #128	; 0x80
 800d69c:	04db      	lsls	r3, r3, #19
 800d69e:	4013      	ands	r3, r2
 800d6a0:	d00c      	beq.n	800d6bc <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	2280      	movs	r2, #128	; 0x80
 800d6a8:	0112      	lsls	r2, r2, #4
 800d6aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	2290      	movs	r2, #144	; 0x90
 800d6b0:	589b      	ldr	r3, [r3, r2]
 800d6b2:	2220      	movs	r2, #32
 800d6b4:	431a      	orrs	r2, r3
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	2190      	movs	r1, #144	; 0x90
 800d6ba:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2290      	movs	r2, #144	; 0x90
 800d6c0:	589b      	ldr	r3, [r3, r2]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d100      	bne.n	800d6c8 <HAL_UART_IRQHandler+0x1b0>
 800d6c6:	e23d      	b.n	800db44 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d6c8:	23a4      	movs	r3, #164	; 0xa4
 800d6ca:	18fb      	adds	r3, r7, r3
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	2220      	movs	r2, #32
 800d6d0:	4013      	ands	r3, r2
 800d6d2:	d015      	beq.n	800d700 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d6d4:	23a0      	movs	r3, #160	; 0xa0
 800d6d6:	18fb      	adds	r3, r7, r3
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	2220      	movs	r2, #32
 800d6dc:	4013      	ands	r3, r2
 800d6de:	d106      	bne.n	800d6ee <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d6e0:	239c      	movs	r3, #156	; 0x9c
 800d6e2:	18fb      	adds	r3, r7, r3
 800d6e4:	681a      	ldr	r2, [r3, #0]
 800d6e6:	2380      	movs	r3, #128	; 0x80
 800d6e8:	055b      	lsls	r3, r3, #21
 800d6ea:	4013      	ands	r3, r2
 800d6ec:	d008      	beq.n	800d700 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d004      	beq.n	800d700 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d6fa:	687a      	ldr	r2, [r7, #4]
 800d6fc:	0010      	movs	r0, r2
 800d6fe:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	2290      	movs	r2, #144	; 0x90
 800d704:	589b      	ldr	r3, [r3, r2]
 800d706:	2194      	movs	r1, #148	; 0x94
 800d708:	187a      	adds	r2, r7, r1
 800d70a:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	689b      	ldr	r3, [r3, #8]
 800d712:	2240      	movs	r2, #64	; 0x40
 800d714:	4013      	ands	r3, r2
 800d716:	2b40      	cmp	r3, #64	; 0x40
 800d718:	d004      	beq.n	800d724 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d71a:	187b      	adds	r3, r7, r1
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	2228      	movs	r2, #40	; 0x28
 800d720:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d722:	d04c      	beq.n	800d7be <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	0018      	movs	r0, r3
 800d728:	f000 fe84 	bl	800e434 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	689b      	ldr	r3, [r3, #8]
 800d732:	2240      	movs	r2, #64	; 0x40
 800d734:	4013      	ands	r3, r2
 800d736:	2b40      	cmp	r3, #64	; 0x40
 800d738:	d13c      	bne.n	800d7b4 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d73a:	f3ef 8310 	mrs	r3, PRIMASK
 800d73e:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800d740:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d742:	2090      	movs	r0, #144	; 0x90
 800d744:	183a      	adds	r2, r7, r0
 800d746:	6013      	str	r3, [r2, #0]
 800d748:	2301      	movs	r3, #1
 800d74a:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d74c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d74e:	f383 8810 	msr	PRIMASK, r3
}
 800d752:	46c0      	nop			; (mov r8, r8)
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	689a      	ldr	r2, [r3, #8]
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	2140      	movs	r1, #64	; 0x40
 800d760:	438a      	bics	r2, r1
 800d762:	609a      	str	r2, [r3, #8]
 800d764:	183b      	adds	r3, r7, r0
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d76a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d76c:	f383 8810 	msr	PRIMASK, r3
}
 800d770:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	2280      	movs	r2, #128	; 0x80
 800d776:	589b      	ldr	r3, [r3, r2]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d016      	beq.n	800d7aa <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	2280      	movs	r2, #128	; 0x80
 800d780:	589b      	ldr	r3, [r3, r2]
 800d782:	4a17      	ldr	r2, [pc, #92]	; (800d7e0 <HAL_UART_IRQHandler+0x2c8>)
 800d784:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	2280      	movs	r2, #128	; 0x80
 800d78a:	589b      	ldr	r3, [r3, r2]
 800d78c:	0018      	movs	r0, r3
 800d78e:	f7fc fbbd 	bl	8009f0c <HAL_DMA_Abort_IT>
 800d792:	1e03      	subs	r3, r0, #0
 800d794:	d01c      	beq.n	800d7d0 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	2280      	movs	r2, #128	; 0x80
 800d79a:	589b      	ldr	r3, [r3, r2]
 800d79c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d79e:	687a      	ldr	r2, [r7, #4]
 800d7a0:	2180      	movs	r1, #128	; 0x80
 800d7a2:	5852      	ldr	r2, [r2, r1]
 800d7a4:	0010      	movs	r0, r2
 800d7a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7a8:	e012      	b.n	800d7d0 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	0018      	movs	r0, r3
 800d7ae:	f7f9 fcf1 	bl	8007194 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7b2:	e00d      	b.n	800d7d0 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	0018      	movs	r0, r3
 800d7b8:	f7f9 fcec 	bl	8007194 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7bc:	e008      	b.n	800d7d0 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	0018      	movs	r0, r3
 800d7c2:	f7f9 fce7 	bl	8007194 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	2290      	movs	r2, #144	; 0x90
 800d7ca:	2100      	movs	r1, #0
 800d7cc:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800d7ce:	e1b9      	b.n	800db44 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7d0:	46c0      	nop			; (mov r8, r8)
    return;
 800d7d2:	e1b7      	b.n	800db44 <HAL_UART_IRQHandler+0x62c>
 800d7d4:	0000080f 	.word	0x0000080f
 800d7d8:	10000001 	.word	0x10000001
 800d7dc:	04000120 	.word	0x04000120
 800d7e0:	0800e6f9 	.word	0x0800e6f9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d7e8:	2b01      	cmp	r3, #1
 800d7ea:	d000      	beq.n	800d7ee <HAL_UART_IRQHandler+0x2d6>
 800d7ec:	e13e      	b.n	800da6c <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d7ee:	23a4      	movs	r3, #164	; 0xa4
 800d7f0:	18fb      	adds	r3, r7, r3
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	2210      	movs	r2, #16
 800d7f6:	4013      	ands	r3, r2
 800d7f8:	d100      	bne.n	800d7fc <HAL_UART_IRQHandler+0x2e4>
 800d7fa:	e137      	b.n	800da6c <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d7fc:	23a0      	movs	r3, #160	; 0xa0
 800d7fe:	18fb      	adds	r3, r7, r3
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	2210      	movs	r2, #16
 800d804:	4013      	ands	r3, r2
 800d806:	d100      	bne.n	800d80a <HAL_UART_IRQHandler+0x2f2>
 800d808:	e130      	b.n	800da6c <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	2210      	movs	r2, #16
 800d810:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	689b      	ldr	r3, [r3, #8]
 800d818:	2240      	movs	r2, #64	; 0x40
 800d81a:	4013      	ands	r3, r2
 800d81c:	2b40      	cmp	r3, #64	; 0x40
 800d81e:	d000      	beq.n	800d822 <HAL_UART_IRQHandler+0x30a>
 800d820:	e0a4      	b.n	800d96c <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	2280      	movs	r2, #128	; 0x80
 800d826:	589b      	ldr	r3, [r3, r2]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	685a      	ldr	r2, [r3, #4]
 800d82c:	217e      	movs	r1, #126	; 0x7e
 800d82e:	187b      	adds	r3, r7, r1
 800d830:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800d832:	187b      	adds	r3, r7, r1
 800d834:	881b      	ldrh	r3, [r3, #0]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d100      	bne.n	800d83c <HAL_UART_IRQHandler+0x324>
 800d83a:	e185      	b.n	800db48 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	225c      	movs	r2, #92	; 0x5c
 800d840:	5a9b      	ldrh	r3, [r3, r2]
 800d842:	187a      	adds	r2, r7, r1
 800d844:	8812      	ldrh	r2, [r2, #0]
 800d846:	429a      	cmp	r2, r3
 800d848:	d300      	bcc.n	800d84c <HAL_UART_IRQHandler+0x334>
 800d84a:	e17d      	b.n	800db48 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	187a      	adds	r2, r7, r1
 800d850:	215e      	movs	r1, #94	; 0x5e
 800d852:	8812      	ldrh	r2, [r2, #0]
 800d854:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	2280      	movs	r2, #128	; 0x80
 800d85a:	589b      	ldr	r3, [r3, r2]
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	2220      	movs	r2, #32
 800d862:	4013      	ands	r3, r2
 800d864:	d170      	bne.n	800d948 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d866:	f3ef 8310 	mrs	r3, PRIMASK
 800d86a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800d86c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d86e:	67bb      	str	r3, [r7, #120]	; 0x78
 800d870:	2301      	movs	r3, #1
 800d872:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d876:	f383 8810 	msr	PRIMASK, r3
}
 800d87a:	46c0      	nop			; (mov r8, r8)
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	681a      	ldr	r2, [r3, #0]
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	49b4      	ldr	r1, [pc, #720]	; (800db58 <HAL_UART_IRQHandler+0x640>)
 800d888:	400a      	ands	r2, r1
 800d88a:	601a      	str	r2, [r3, #0]
 800d88c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d88e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d892:	f383 8810 	msr	PRIMASK, r3
}
 800d896:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d898:	f3ef 8310 	mrs	r3, PRIMASK
 800d89c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800d89e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8a0:	677b      	str	r3, [r7, #116]	; 0x74
 800d8a2:	2301      	movs	r3, #1
 800d8a4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d8a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d8a8:	f383 8810 	msr	PRIMASK, r3
}
 800d8ac:	46c0      	nop			; (mov r8, r8)
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	689a      	ldr	r2, [r3, #8]
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	2101      	movs	r1, #1
 800d8ba:	438a      	bics	r2, r1
 800d8bc:	609a      	str	r2, [r3, #8]
 800d8be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d8c0:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d8c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d8c4:	f383 8810 	msr	PRIMASK, r3
}
 800d8c8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d8ca:	f3ef 8310 	mrs	r3, PRIMASK
 800d8ce:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800d8d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8d2:	673b      	str	r3, [r7, #112]	; 0x70
 800d8d4:	2301      	movs	r3, #1
 800d8d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d8d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d8da:	f383 8810 	msr	PRIMASK, r3
}
 800d8de:	46c0      	nop			; (mov r8, r8)
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	689a      	ldr	r2, [r3, #8]
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	2140      	movs	r1, #64	; 0x40
 800d8ec:	438a      	bics	r2, r1
 800d8ee:	609a      	str	r2, [r3, #8]
 800d8f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d8f2:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d8f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d8f6:	f383 8810 	msr	PRIMASK, r3
}
 800d8fa:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	228c      	movs	r2, #140	; 0x8c
 800d900:	2120      	movs	r1, #32
 800d902:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2200      	movs	r2, #0
 800d908:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d90a:	f3ef 8310 	mrs	r3, PRIMASK
 800d90e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800d910:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d912:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d914:	2301      	movs	r3, #1
 800d916:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d918:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d91a:	f383 8810 	msr	PRIMASK, r3
}
 800d91e:	46c0      	nop			; (mov r8, r8)
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	681a      	ldr	r2, [r3, #0]
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	2110      	movs	r1, #16
 800d92c:	438a      	bics	r2, r1
 800d92e:	601a      	str	r2, [r3, #0]
 800d930:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d932:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d934:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d936:	f383 8810 	msr	PRIMASK, r3
}
 800d93a:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	2280      	movs	r2, #128	; 0x80
 800d940:	589b      	ldr	r3, [r3, r2]
 800d942:	0018      	movs	r0, r3
 800d944:	f7fc fa80 	bl	8009e48 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	2202      	movs	r2, #2
 800d94c:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	225c      	movs	r2, #92	; 0x5c
 800d952:	5a9a      	ldrh	r2, [r3, r2]
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	215e      	movs	r1, #94	; 0x5e
 800d958:	5a5b      	ldrh	r3, [r3, r1]
 800d95a:	b29b      	uxth	r3, r3
 800d95c:	1ad3      	subs	r3, r2, r3
 800d95e:	b29a      	uxth	r2, r3
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	0011      	movs	r1, r2
 800d964:	0018      	movs	r0, r3
 800d966:	f000 f905 	bl	800db74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d96a:	e0ed      	b.n	800db48 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	225c      	movs	r2, #92	; 0x5c
 800d970:	5a99      	ldrh	r1, [r3, r2]
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	225e      	movs	r2, #94	; 0x5e
 800d976:	5a9b      	ldrh	r3, [r3, r2]
 800d978:	b29a      	uxth	r2, r3
 800d97a:	208e      	movs	r0, #142	; 0x8e
 800d97c:	183b      	adds	r3, r7, r0
 800d97e:	1a8a      	subs	r2, r1, r2
 800d980:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	225e      	movs	r2, #94	; 0x5e
 800d986:	5a9b      	ldrh	r3, [r3, r2]
 800d988:	b29b      	uxth	r3, r3
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d100      	bne.n	800d990 <HAL_UART_IRQHandler+0x478>
 800d98e:	e0dd      	b.n	800db4c <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 800d990:	183b      	adds	r3, r7, r0
 800d992:	881b      	ldrh	r3, [r3, #0]
 800d994:	2b00      	cmp	r3, #0
 800d996:	d100      	bne.n	800d99a <HAL_UART_IRQHandler+0x482>
 800d998:	e0d8      	b.n	800db4c <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d99a:	f3ef 8310 	mrs	r3, PRIMASK
 800d99e:	60fb      	str	r3, [r7, #12]
  return(result);
 800d9a0:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d9a2:	2488      	movs	r4, #136	; 0x88
 800d9a4:	193a      	adds	r2, r7, r4
 800d9a6:	6013      	str	r3, [r2, #0]
 800d9a8:	2301      	movs	r3, #1
 800d9aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d9ac:	693b      	ldr	r3, [r7, #16]
 800d9ae:	f383 8810 	msr	PRIMASK, r3
}
 800d9b2:	46c0      	nop			; (mov r8, r8)
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	681a      	ldr	r2, [r3, #0]
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	4967      	ldr	r1, [pc, #412]	; (800db5c <HAL_UART_IRQHandler+0x644>)
 800d9c0:	400a      	ands	r2, r1
 800d9c2:	601a      	str	r2, [r3, #0]
 800d9c4:	193b      	adds	r3, r7, r4
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d9ca:	697b      	ldr	r3, [r7, #20]
 800d9cc:	f383 8810 	msr	PRIMASK, r3
}
 800d9d0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d9d2:	f3ef 8310 	mrs	r3, PRIMASK
 800d9d6:	61bb      	str	r3, [r7, #24]
  return(result);
 800d9d8:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d9da:	2484      	movs	r4, #132	; 0x84
 800d9dc:	193a      	adds	r2, r7, r4
 800d9de:	6013      	str	r3, [r2, #0]
 800d9e0:	2301      	movs	r3, #1
 800d9e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d9e4:	69fb      	ldr	r3, [r7, #28]
 800d9e6:	f383 8810 	msr	PRIMASK, r3
}
 800d9ea:	46c0      	nop			; (mov r8, r8)
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	689a      	ldr	r2, [r3, #8]
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	495a      	ldr	r1, [pc, #360]	; (800db60 <HAL_UART_IRQHandler+0x648>)
 800d9f8:	400a      	ands	r2, r1
 800d9fa:	609a      	str	r2, [r3, #8]
 800d9fc:	193b      	adds	r3, r7, r4
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da02:	6a3b      	ldr	r3, [r7, #32]
 800da04:	f383 8810 	msr	PRIMASK, r3
}
 800da08:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	228c      	movs	r2, #140	; 0x8c
 800da0e:	2120      	movs	r1, #32
 800da10:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	2200      	movs	r2, #0
 800da16:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	2200      	movs	r2, #0
 800da1c:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da1e:	f3ef 8310 	mrs	r3, PRIMASK
 800da22:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800da24:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da26:	2480      	movs	r4, #128	; 0x80
 800da28:	193a      	adds	r2, r7, r4
 800da2a:	6013      	str	r3, [r2, #0]
 800da2c:	2301      	movs	r3, #1
 800da2e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da32:	f383 8810 	msr	PRIMASK, r3
}
 800da36:	46c0      	nop			; (mov r8, r8)
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	681a      	ldr	r2, [r3, #0]
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	2110      	movs	r1, #16
 800da44:	438a      	bics	r2, r1
 800da46:	601a      	str	r2, [r3, #0]
 800da48:	193b      	adds	r3, r7, r4
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da50:	f383 8810 	msr	PRIMASK, r3
}
 800da54:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	2202      	movs	r2, #2
 800da5a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800da5c:	183b      	adds	r3, r7, r0
 800da5e:	881a      	ldrh	r2, [r3, #0]
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	0011      	movs	r1, r2
 800da64:	0018      	movs	r0, r3
 800da66:	f000 f885 	bl	800db74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800da6a:	e06f      	b.n	800db4c <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800da6c:	23a4      	movs	r3, #164	; 0xa4
 800da6e:	18fb      	adds	r3, r7, r3
 800da70:	681a      	ldr	r2, [r3, #0]
 800da72:	2380      	movs	r3, #128	; 0x80
 800da74:	035b      	lsls	r3, r3, #13
 800da76:	4013      	ands	r3, r2
 800da78:	d010      	beq.n	800da9c <HAL_UART_IRQHandler+0x584>
 800da7a:	239c      	movs	r3, #156	; 0x9c
 800da7c:	18fb      	adds	r3, r7, r3
 800da7e:	681a      	ldr	r2, [r3, #0]
 800da80:	2380      	movs	r3, #128	; 0x80
 800da82:	03db      	lsls	r3, r3, #15
 800da84:	4013      	ands	r3, r2
 800da86:	d009      	beq.n	800da9c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	2280      	movs	r2, #128	; 0x80
 800da8e:	0352      	lsls	r2, r2, #13
 800da90:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	0018      	movs	r0, r3
 800da96:	f000 fe72 	bl	800e77e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800da9a:	e05a      	b.n	800db52 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800da9c:	23a4      	movs	r3, #164	; 0xa4
 800da9e:	18fb      	adds	r3, r7, r3
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	2280      	movs	r2, #128	; 0x80
 800daa4:	4013      	ands	r3, r2
 800daa6:	d016      	beq.n	800dad6 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800daa8:	23a0      	movs	r3, #160	; 0xa0
 800daaa:	18fb      	adds	r3, r7, r3
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	2280      	movs	r2, #128	; 0x80
 800dab0:	4013      	ands	r3, r2
 800dab2:	d106      	bne.n	800dac2 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800dab4:	239c      	movs	r3, #156	; 0x9c
 800dab6:	18fb      	adds	r3, r7, r3
 800dab8:	681a      	ldr	r2, [r3, #0]
 800daba:	2380      	movs	r3, #128	; 0x80
 800dabc:	041b      	lsls	r3, r3, #16
 800dabe:	4013      	ands	r3, r2
 800dac0:	d009      	beq.n	800dad6 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d042      	beq.n	800db50 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800dace:	687a      	ldr	r2, [r7, #4]
 800dad0:	0010      	movs	r0, r2
 800dad2:	4798      	blx	r3
    }
    return;
 800dad4:	e03c      	b.n	800db50 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800dad6:	23a4      	movs	r3, #164	; 0xa4
 800dad8:	18fb      	adds	r3, r7, r3
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	2240      	movs	r2, #64	; 0x40
 800dade:	4013      	ands	r3, r2
 800dae0:	d00a      	beq.n	800daf8 <HAL_UART_IRQHandler+0x5e0>
 800dae2:	23a0      	movs	r3, #160	; 0xa0
 800dae4:	18fb      	adds	r3, r7, r3
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	2240      	movs	r2, #64	; 0x40
 800daea:	4013      	ands	r3, r2
 800daec:	d004      	beq.n	800daf8 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	0018      	movs	r0, r3
 800daf2:	f000 fe18 	bl	800e726 <UART_EndTransmit_IT>
    return;
 800daf6:	e02c      	b.n	800db52 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800daf8:	23a4      	movs	r3, #164	; 0xa4
 800dafa:	18fb      	adds	r3, r7, r3
 800dafc:	681a      	ldr	r2, [r3, #0]
 800dafe:	2380      	movs	r3, #128	; 0x80
 800db00:	041b      	lsls	r3, r3, #16
 800db02:	4013      	ands	r3, r2
 800db04:	d00b      	beq.n	800db1e <HAL_UART_IRQHandler+0x606>
 800db06:	23a0      	movs	r3, #160	; 0xa0
 800db08:	18fb      	adds	r3, r7, r3
 800db0a:	681a      	ldr	r2, [r3, #0]
 800db0c:	2380      	movs	r3, #128	; 0x80
 800db0e:	05db      	lsls	r3, r3, #23
 800db10:	4013      	ands	r3, r2
 800db12:	d004      	beq.n	800db1e <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	0018      	movs	r0, r3
 800db18:	f000 fe41 	bl	800e79e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800db1c:	e019      	b.n	800db52 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800db1e:	23a4      	movs	r3, #164	; 0xa4
 800db20:	18fb      	adds	r3, r7, r3
 800db22:	681a      	ldr	r2, [r3, #0]
 800db24:	2380      	movs	r3, #128	; 0x80
 800db26:	045b      	lsls	r3, r3, #17
 800db28:	4013      	ands	r3, r2
 800db2a:	d012      	beq.n	800db52 <HAL_UART_IRQHandler+0x63a>
 800db2c:	23a0      	movs	r3, #160	; 0xa0
 800db2e:	18fb      	adds	r3, r7, r3
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	2b00      	cmp	r3, #0
 800db34:	da0d      	bge.n	800db52 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	0018      	movs	r0, r3
 800db3a:	f000 fe28 	bl	800e78e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800db3e:	e008      	b.n	800db52 <HAL_UART_IRQHandler+0x63a>
      return;
 800db40:	46c0      	nop			; (mov r8, r8)
 800db42:	e006      	b.n	800db52 <HAL_UART_IRQHandler+0x63a>
    return;
 800db44:	46c0      	nop			; (mov r8, r8)
 800db46:	e004      	b.n	800db52 <HAL_UART_IRQHandler+0x63a>
      return;
 800db48:	46c0      	nop			; (mov r8, r8)
 800db4a:	e002      	b.n	800db52 <HAL_UART_IRQHandler+0x63a>
      return;
 800db4c:	46c0      	nop			; (mov r8, r8)
 800db4e:	e000      	b.n	800db52 <HAL_UART_IRQHandler+0x63a>
    return;
 800db50:	46c0      	nop			; (mov r8, r8)
  }
}
 800db52:	46bd      	mov	sp, r7
 800db54:	b02a      	add	sp, #168	; 0xa8
 800db56:	bdb0      	pop	{r4, r5, r7, pc}
 800db58:	fffffeff 	.word	0xfffffeff
 800db5c:	fffffedf 	.word	0xfffffedf
 800db60:	effffffe 	.word	0xeffffffe

0800db64 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800db64:	b580      	push	{r7, lr}
 800db66:	b082      	sub	sp, #8
 800db68:	af00      	add	r7, sp, #0
 800db6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800db6c:	46c0      	nop			; (mov r8, r8)
 800db6e:	46bd      	mov	sp, r7
 800db70:	b002      	add	sp, #8
 800db72:	bd80      	pop	{r7, pc}

0800db74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800db74:	b580      	push	{r7, lr}
 800db76:	b082      	sub	sp, #8
 800db78:	af00      	add	r7, sp, #0
 800db7a:	6078      	str	r0, [r7, #4]
 800db7c:	000a      	movs	r2, r1
 800db7e:	1cbb      	adds	r3, r7, #2
 800db80:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800db82:	46c0      	nop			; (mov r8, r8)
 800db84:	46bd      	mov	sp, r7
 800db86:	b002      	add	sp, #8
 800db88:	bd80      	pop	{r7, pc}
	...

0800db8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b088      	sub	sp, #32
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800db94:	231a      	movs	r3, #26
 800db96:	18fb      	adds	r3, r7, r3
 800db98:	2200      	movs	r2, #0
 800db9a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	689a      	ldr	r2, [r3, #8]
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	691b      	ldr	r3, [r3, #16]
 800dba4:	431a      	orrs	r2, r3
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	695b      	ldr	r3, [r3, #20]
 800dbaa:	431a      	orrs	r2, r3
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	69db      	ldr	r3, [r3, #28]
 800dbb0:	4313      	orrs	r3, r2
 800dbb2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	4abc      	ldr	r2, [pc, #752]	; (800deac <UART_SetConfig+0x320>)
 800dbbc:	4013      	ands	r3, r2
 800dbbe:	0019      	movs	r1, r3
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	69fa      	ldr	r2, [r7, #28]
 800dbc6:	430a      	orrs	r2, r1
 800dbc8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	685b      	ldr	r3, [r3, #4]
 800dbd0:	4ab7      	ldr	r2, [pc, #732]	; (800deb0 <UART_SetConfig+0x324>)
 800dbd2:	4013      	ands	r3, r2
 800dbd4:	0019      	movs	r1, r3
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	68da      	ldr	r2, [r3, #12]
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	430a      	orrs	r2, r1
 800dbe0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	699b      	ldr	r3, [r3, #24]
 800dbe6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	6a1b      	ldr	r3, [r3, #32]
 800dbec:	69fa      	ldr	r2, [r7, #28]
 800dbee:	4313      	orrs	r3, r2
 800dbf0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	689b      	ldr	r3, [r3, #8]
 800dbf8:	4aae      	ldr	r2, [pc, #696]	; (800deb4 <UART_SetConfig+0x328>)
 800dbfa:	4013      	ands	r3, r2
 800dbfc:	0019      	movs	r1, r3
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	69fa      	ldr	r2, [r7, #28]
 800dc04:	430a      	orrs	r2, r1
 800dc06:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc0e:	220f      	movs	r2, #15
 800dc10:	4393      	bics	r3, r2
 800dc12:	0019      	movs	r1, r3
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	430a      	orrs	r2, r1
 800dc1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	4aa4      	ldr	r2, [pc, #656]	; (800deb8 <UART_SetConfig+0x32c>)
 800dc26:	4293      	cmp	r3, r2
 800dc28:	d127      	bne.n	800dc7a <UART_SetConfig+0xee>
 800dc2a:	4ba4      	ldr	r3, [pc, #656]	; (800debc <UART_SetConfig+0x330>)
 800dc2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dc2e:	2203      	movs	r2, #3
 800dc30:	4013      	ands	r3, r2
 800dc32:	2b03      	cmp	r3, #3
 800dc34:	d017      	beq.n	800dc66 <UART_SetConfig+0xda>
 800dc36:	d81b      	bhi.n	800dc70 <UART_SetConfig+0xe4>
 800dc38:	2b02      	cmp	r3, #2
 800dc3a:	d00a      	beq.n	800dc52 <UART_SetConfig+0xc6>
 800dc3c:	d818      	bhi.n	800dc70 <UART_SetConfig+0xe4>
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d002      	beq.n	800dc48 <UART_SetConfig+0xbc>
 800dc42:	2b01      	cmp	r3, #1
 800dc44:	d00a      	beq.n	800dc5c <UART_SetConfig+0xd0>
 800dc46:	e013      	b.n	800dc70 <UART_SetConfig+0xe4>
 800dc48:	231b      	movs	r3, #27
 800dc4a:	18fb      	adds	r3, r7, r3
 800dc4c:	2200      	movs	r2, #0
 800dc4e:	701a      	strb	r2, [r3, #0]
 800dc50:	e058      	b.n	800dd04 <UART_SetConfig+0x178>
 800dc52:	231b      	movs	r3, #27
 800dc54:	18fb      	adds	r3, r7, r3
 800dc56:	2202      	movs	r2, #2
 800dc58:	701a      	strb	r2, [r3, #0]
 800dc5a:	e053      	b.n	800dd04 <UART_SetConfig+0x178>
 800dc5c:	231b      	movs	r3, #27
 800dc5e:	18fb      	adds	r3, r7, r3
 800dc60:	2204      	movs	r2, #4
 800dc62:	701a      	strb	r2, [r3, #0]
 800dc64:	e04e      	b.n	800dd04 <UART_SetConfig+0x178>
 800dc66:	231b      	movs	r3, #27
 800dc68:	18fb      	adds	r3, r7, r3
 800dc6a:	2208      	movs	r2, #8
 800dc6c:	701a      	strb	r2, [r3, #0]
 800dc6e:	e049      	b.n	800dd04 <UART_SetConfig+0x178>
 800dc70:	231b      	movs	r3, #27
 800dc72:	18fb      	adds	r3, r7, r3
 800dc74:	2210      	movs	r2, #16
 800dc76:	701a      	strb	r2, [r3, #0]
 800dc78:	e044      	b.n	800dd04 <UART_SetConfig+0x178>
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	4a90      	ldr	r2, [pc, #576]	; (800dec0 <UART_SetConfig+0x334>)
 800dc80:	4293      	cmp	r3, r2
 800dc82:	d127      	bne.n	800dcd4 <UART_SetConfig+0x148>
 800dc84:	4b8d      	ldr	r3, [pc, #564]	; (800debc <UART_SetConfig+0x330>)
 800dc86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dc88:	220c      	movs	r2, #12
 800dc8a:	4013      	ands	r3, r2
 800dc8c:	2b0c      	cmp	r3, #12
 800dc8e:	d017      	beq.n	800dcc0 <UART_SetConfig+0x134>
 800dc90:	d81b      	bhi.n	800dcca <UART_SetConfig+0x13e>
 800dc92:	2b08      	cmp	r3, #8
 800dc94:	d00a      	beq.n	800dcac <UART_SetConfig+0x120>
 800dc96:	d818      	bhi.n	800dcca <UART_SetConfig+0x13e>
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d002      	beq.n	800dca2 <UART_SetConfig+0x116>
 800dc9c:	2b04      	cmp	r3, #4
 800dc9e:	d00a      	beq.n	800dcb6 <UART_SetConfig+0x12a>
 800dca0:	e013      	b.n	800dcca <UART_SetConfig+0x13e>
 800dca2:	231b      	movs	r3, #27
 800dca4:	18fb      	adds	r3, r7, r3
 800dca6:	2200      	movs	r2, #0
 800dca8:	701a      	strb	r2, [r3, #0]
 800dcaa:	e02b      	b.n	800dd04 <UART_SetConfig+0x178>
 800dcac:	231b      	movs	r3, #27
 800dcae:	18fb      	adds	r3, r7, r3
 800dcb0:	2202      	movs	r2, #2
 800dcb2:	701a      	strb	r2, [r3, #0]
 800dcb4:	e026      	b.n	800dd04 <UART_SetConfig+0x178>
 800dcb6:	231b      	movs	r3, #27
 800dcb8:	18fb      	adds	r3, r7, r3
 800dcba:	2204      	movs	r2, #4
 800dcbc:	701a      	strb	r2, [r3, #0]
 800dcbe:	e021      	b.n	800dd04 <UART_SetConfig+0x178>
 800dcc0:	231b      	movs	r3, #27
 800dcc2:	18fb      	adds	r3, r7, r3
 800dcc4:	2208      	movs	r2, #8
 800dcc6:	701a      	strb	r2, [r3, #0]
 800dcc8:	e01c      	b.n	800dd04 <UART_SetConfig+0x178>
 800dcca:	231b      	movs	r3, #27
 800dccc:	18fb      	adds	r3, r7, r3
 800dcce:	2210      	movs	r2, #16
 800dcd0:	701a      	strb	r2, [r3, #0]
 800dcd2:	e017      	b.n	800dd04 <UART_SetConfig+0x178>
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	4a7a      	ldr	r2, [pc, #488]	; (800dec4 <UART_SetConfig+0x338>)
 800dcda:	4293      	cmp	r3, r2
 800dcdc:	d104      	bne.n	800dce8 <UART_SetConfig+0x15c>
 800dcde:	231b      	movs	r3, #27
 800dce0:	18fb      	adds	r3, r7, r3
 800dce2:	2200      	movs	r2, #0
 800dce4:	701a      	strb	r2, [r3, #0]
 800dce6:	e00d      	b.n	800dd04 <UART_SetConfig+0x178>
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	4a76      	ldr	r2, [pc, #472]	; (800dec8 <UART_SetConfig+0x33c>)
 800dcee:	4293      	cmp	r3, r2
 800dcf0:	d104      	bne.n	800dcfc <UART_SetConfig+0x170>
 800dcf2:	231b      	movs	r3, #27
 800dcf4:	18fb      	adds	r3, r7, r3
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	701a      	strb	r2, [r3, #0]
 800dcfa:	e003      	b.n	800dd04 <UART_SetConfig+0x178>
 800dcfc:	231b      	movs	r3, #27
 800dcfe:	18fb      	adds	r3, r7, r3
 800dd00:	2210      	movs	r2, #16
 800dd02:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	69da      	ldr	r2, [r3, #28]
 800dd08:	2380      	movs	r3, #128	; 0x80
 800dd0a:	021b      	lsls	r3, r3, #8
 800dd0c:	429a      	cmp	r2, r3
 800dd0e:	d000      	beq.n	800dd12 <UART_SetConfig+0x186>
 800dd10:	e065      	b.n	800ddde <UART_SetConfig+0x252>
  {
    switch (clocksource)
 800dd12:	231b      	movs	r3, #27
 800dd14:	18fb      	adds	r3, r7, r3
 800dd16:	781b      	ldrb	r3, [r3, #0]
 800dd18:	2b08      	cmp	r3, #8
 800dd1a:	d015      	beq.n	800dd48 <UART_SetConfig+0x1bc>
 800dd1c:	dc18      	bgt.n	800dd50 <UART_SetConfig+0x1c4>
 800dd1e:	2b04      	cmp	r3, #4
 800dd20:	d00d      	beq.n	800dd3e <UART_SetConfig+0x1b2>
 800dd22:	dc15      	bgt.n	800dd50 <UART_SetConfig+0x1c4>
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d002      	beq.n	800dd2e <UART_SetConfig+0x1a2>
 800dd28:	2b02      	cmp	r3, #2
 800dd2a:	d005      	beq.n	800dd38 <UART_SetConfig+0x1ac>
 800dd2c:	e010      	b.n	800dd50 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dd2e:	f7fe f805 	bl	800bd3c <HAL_RCC_GetPCLK1Freq>
 800dd32:	0003      	movs	r3, r0
 800dd34:	617b      	str	r3, [r7, #20]
        break;
 800dd36:	e012      	b.n	800dd5e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dd38:	4b64      	ldr	r3, [pc, #400]	; (800decc <UART_SetConfig+0x340>)
 800dd3a:	617b      	str	r3, [r7, #20]
        break;
 800dd3c:	e00f      	b.n	800dd5e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dd3e:	f7fd ff71 	bl	800bc24 <HAL_RCC_GetSysClockFreq>
 800dd42:	0003      	movs	r3, r0
 800dd44:	617b      	str	r3, [r7, #20]
        break;
 800dd46:	e00a      	b.n	800dd5e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dd48:	2380      	movs	r3, #128	; 0x80
 800dd4a:	021b      	lsls	r3, r3, #8
 800dd4c:	617b      	str	r3, [r7, #20]
        break;
 800dd4e:	e006      	b.n	800dd5e <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 800dd50:	2300      	movs	r3, #0
 800dd52:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800dd54:	231a      	movs	r3, #26
 800dd56:	18fb      	adds	r3, r7, r3
 800dd58:	2201      	movs	r2, #1
 800dd5a:	701a      	strb	r2, [r3, #0]
        break;
 800dd5c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800dd5e:	697b      	ldr	r3, [r7, #20]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d100      	bne.n	800dd66 <UART_SetConfig+0x1da>
 800dd64:	e08d      	b.n	800de82 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dd6a:	4b59      	ldr	r3, [pc, #356]	; (800ded0 <UART_SetConfig+0x344>)
 800dd6c:	0052      	lsls	r2, r2, #1
 800dd6e:	5ad3      	ldrh	r3, [r2, r3]
 800dd70:	0019      	movs	r1, r3
 800dd72:	6978      	ldr	r0, [r7, #20]
 800dd74:	f7f2 f9e4 	bl	8000140 <__udivsi3>
 800dd78:	0003      	movs	r3, r0
 800dd7a:	005a      	lsls	r2, r3, #1
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	685b      	ldr	r3, [r3, #4]
 800dd80:	085b      	lsrs	r3, r3, #1
 800dd82:	18d2      	adds	r2, r2, r3
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	685b      	ldr	r3, [r3, #4]
 800dd88:	0019      	movs	r1, r3
 800dd8a:	0010      	movs	r0, r2
 800dd8c:	f7f2 f9d8 	bl	8000140 <__udivsi3>
 800dd90:	0003      	movs	r3, r0
 800dd92:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dd94:	693b      	ldr	r3, [r7, #16]
 800dd96:	2b0f      	cmp	r3, #15
 800dd98:	d91c      	bls.n	800ddd4 <UART_SetConfig+0x248>
 800dd9a:	693a      	ldr	r2, [r7, #16]
 800dd9c:	2380      	movs	r3, #128	; 0x80
 800dd9e:	025b      	lsls	r3, r3, #9
 800dda0:	429a      	cmp	r2, r3
 800dda2:	d217      	bcs.n	800ddd4 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800dda4:	693b      	ldr	r3, [r7, #16]
 800dda6:	b29a      	uxth	r2, r3
 800dda8:	200e      	movs	r0, #14
 800ddaa:	183b      	adds	r3, r7, r0
 800ddac:	210f      	movs	r1, #15
 800ddae:	438a      	bics	r2, r1
 800ddb0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ddb2:	693b      	ldr	r3, [r7, #16]
 800ddb4:	085b      	lsrs	r3, r3, #1
 800ddb6:	b29b      	uxth	r3, r3
 800ddb8:	2207      	movs	r2, #7
 800ddba:	4013      	ands	r3, r2
 800ddbc:	b299      	uxth	r1, r3
 800ddbe:	183b      	adds	r3, r7, r0
 800ddc0:	183a      	adds	r2, r7, r0
 800ddc2:	8812      	ldrh	r2, [r2, #0]
 800ddc4:	430a      	orrs	r2, r1
 800ddc6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	183a      	adds	r2, r7, r0
 800ddce:	8812      	ldrh	r2, [r2, #0]
 800ddd0:	60da      	str	r2, [r3, #12]
 800ddd2:	e056      	b.n	800de82 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800ddd4:	231a      	movs	r3, #26
 800ddd6:	18fb      	adds	r3, r7, r3
 800ddd8:	2201      	movs	r2, #1
 800ddda:	701a      	strb	r2, [r3, #0]
 800dddc:	e051      	b.n	800de82 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ddde:	231b      	movs	r3, #27
 800dde0:	18fb      	adds	r3, r7, r3
 800dde2:	781b      	ldrb	r3, [r3, #0]
 800dde4:	2b08      	cmp	r3, #8
 800dde6:	d015      	beq.n	800de14 <UART_SetConfig+0x288>
 800dde8:	dc18      	bgt.n	800de1c <UART_SetConfig+0x290>
 800ddea:	2b04      	cmp	r3, #4
 800ddec:	d00d      	beq.n	800de0a <UART_SetConfig+0x27e>
 800ddee:	dc15      	bgt.n	800de1c <UART_SetConfig+0x290>
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d002      	beq.n	800ddfa <UART_SetConfig+0x26e>
 800ddf4:	2b02      	cmp	r3, #2
 800ddf6:	d005      	beq.n	800de04 <UART_SetConfig+0x278>
 800ddf8:	e010      	b.n	800de1c <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ddfa:	f7fd ff9f 	bl	800bd3c <HAL_RCC_GetPCLK1Freq>
 800ddfe:	0003      	movs	r3, r0
 800de00:	617b      	str	r3, [r7, #20]
        break;
 800de02:	e012      	b.n	800de2a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800de04:	4b31      	ldr	r3, [pc, #196]	; (800decc <UART_SetConfig+0x340>)
 800de06:	617b      	str	r3, [r7, #20]
        break;
 800de08:	e00f      	b.n	800de2a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800de0a:	f7fd ff0b 	bl	800bc24 <HAL_RCC_GetSysClockFreq>
 800de0e:	0003      	movs	r3, r0
 800de10:	617b      	str	r3, [r7, #20]
        break;
 800de12:	e00a      	b.n	800de2a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800de14:	2380      	movs	r3, #128	; 0x80
 800de16:	021b      	lsls	r3, r3, #8
 800de18:	617b      	str	r3, [r7, #20]
        break;
 800de1a:	e006      	b.n	800de2a <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 800de1c:	2300      	movs	r3, #0
 800de1e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800de20:	231a      	movs	r3, #26
 800de22:	18fb      	adds	r3, r7, r3
 800de24:	2201      	movs	r2, #1
 800de26:	701a      	strb	r2, [r3, #0]
        break;
 800de28:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800de2a:	697b      	ldr	r3, [r7, #20]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d028      	beq.n	800de82 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800de34:	4b26      	ldr	r3, [pc, #152]	; (800ded0 <UART_SetConfig+0x344>)
 800de36:	0052      	lsls	r2, r2, #1
 800de38:	5ad3      	ldrh	r3, [r2, r3]
 800de3a:	0019      	movs	r1, r3
 800de3c:	6978      	ldr	r0, [r7, #20]
 800de3e:	f7f2 f97f 	bl	8000140 <__udivsi3>
 800de42:	0003      	movs	r3, r0
 800de44:	001a      	movs	r2, r3
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	685b      	ldr	r3, [r3, #4]
 800de4a:	085b      	lsrs	r3, r3, #1
 800de4c:	18d2      	adds	r2, r2, r3
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	685b      	ldr	r3, [r3, #4]
 800de52:	0019      	movs	r1, r3
 800de54:	0010      	movs	r0, r2
 800de56:	f7f2 f973 	bl	8000140 <__udivsi3>
 800de5a:	0003      	movs	r3, r0
 800de5c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800de5e:	693b      	ldr	r3, [r7, #16]
 800de60:	2b0f      	cmp	r3, #15
 800de62:	d90a      	bls.n	800de7a <UART_SetConfig+0x2ee>
 800de64:	693a      	ldr	r2, [r7, #16]
 800de66:	2380      	movs	r3, #128	; 0x80
 800de68:	025b      	lsls	r3, r3, #9
 800de6a:	429a      	cmp	r2, r3
 800de6c:	d205      	bcs.n	800de7a <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800de6e:	693b      	ldr	r3, [r7, #16]
 800de70:	b29a      	uxth	r2, r3
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	60da      	str	r2, [r3, #12]
 800de78:	e003      	b.n	800de82 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800de7a:	231a      	movs	r3, #26
 800de7c:	18fb      	adds	r3, r7, r3
 800de7e:	2201      	movs	r2, #1
 800de80:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	226a      	movs	r2, #106	; 0x6a
 800de86:	2101      	movs	r1, #1
 800de88:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	2268      	movs	r2, #104	; 0x68
 800de8e:	2101      	movs	r1, #1
 800de90:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	2200      	movs	r2, #0
 800de96:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	2200      	movs	r2, #0
 800de9c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800de9e:	231a      	movs	r3, #26
 800dea0:	18fb      	adds	r3, r7, r3
 800dea2:	781b      	ldrb	r3, [r3, #0]
}
 800dea4:	0018      	movs	r0, r3
 800dea6:	46bd      	mov	sp, r7
 800dea8:	b008      	add	sp, #32
 800deaa:	bd80      	pop	{r7, pc}
 800deac:	cfff69f3 	.word	0xcfff69f3
 800deb0:	ffffcfff 	.word	0xffffcfff
 800deb4:	11fff4ff 	.word	0x11fff4ff
 800deb8:	40013800 	.word	0x40013800
 800debc:	40021000 	.word	0x40021000
 800dec0:	40004400 	.word	0x40004400
 800dec4:	40004800 	.word	0x40004800
 800dec8:	40004c00 	.word	0x40004c00
 800decc:	00f42400 	.word	0x00f42400
 800ded0:	080184c8 	.word	0x080184c8

0800ded4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ded4:	b580      	push	{r7, lr}
 800ded6:	b082      	sub	sp, #8
 800ded8:	af00      	add	r7, sp, #0
 800deda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dee0:	2201      	movs	r2, #1
 800dee2:	4013      	ands	r3, r2
 800dee4:	d00b      	beq.n	800defe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	685b      	ldr	r3, [r3, #4]
 800deec:	4a4a      	ldr	r2, [pc, #296]	; (800e018 <UART_AdvFeatureConfig+0x144>)
 800deee:	4013      	ands	r3, r2
 800def0:	0019      	movs	r1, r3
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	430a      	orrs	r2, r1
 800defc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df02:	2202      	movs	r2, #2
 800df04:	4013      	ands	r3, r2
 800df06:	d00b      	beq.n	800df20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	685b      	ldr	r3, [r3, #4]
 800df0e:	4a43      	ldr	r2, [pc, #268]	; (800e01c <UART_AdvFeatureConfig+0x148>)
 800df10:	4013      	ands	r3, r2
 800df12:	0019      	movs	r1, r3
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	430a      	orrs	r2, r1
 800df1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df24:	2204      	movs	r2, #4
 800df26:	4013      	ands	r3, r2
 800df28:	d00b      	beq.n	800df42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	685b      	ldr	r3, [r3, #4]
 800df30:	4a3b      	ldr	r2, [pc, #236]	; (800e020 <UART_AdvFeatureConfig+0x14c>)
 800df32:	4013      	ands	r3, r2
 800df34:	0019      	movs	r1, r3
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	430a      	orrs	r2, r1
 800df40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df46:	2208      	movs	r2, #8
 800df48:	4013      	ands	r3, r2
 800df4a:	d00b      	beq.n	800df64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	685b      	ldr	r3, [r3, #4]
 800df52:	4a34      	ldr	r2, [pc, #208]	; (800e024 <UART_AdvFeatureConfig+0x150>)
 800df54:	4013      	ands	r3, r2
 800df56:	0019      	movs	r1, r3
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	430a      	orrs	r2, r1
 800df62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df68:	2210      	movs	r2, #16
 800df6a:	4013      	ands	r3, r2
 800df6c:	d00b      	beq.n	800df86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	689b      	ldr	r3, [r3, #8]
 800df74:	4a2c      	ldr	r2, [pc, #176]	; (800e028 <UART_AdvFeatureConfig+0x154>)
 800df76:	4013      	ands	r3, r2
 800df78:	0019      	movs	r1, r3
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	430a      	orrs	r2, r1
 800df84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df8a:	2220      	movs	r2, #32
 800df8c:	4013      	ands	r3, r2
 800df8e:	d00b      	beq.n	800dfa8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	689b      	ldr	r3, [r3, #8]
 800df96:	4a25      	ldr	r2, [pc, #148]	; (800e02c <UART_AdvFeatureConfig+0x158>)
 800df98:	4013      	ands	r3, r2
 800df9a:	0019      	movs	r1, r3
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	430a      	orrs	r2, r1
 800dfa6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfac:	2240      	movs	r2, #64	; 0x40
 800dfae:	4013      	ands	r3, r2
 800dfb0:	d01d      	beq.n	800dfee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	685b      	ldr	r3, [r3, #4]
 800dfb8:	4a1d      	ldr	r2, [pc, #116]	; (800e030 <UART_AdvFeatureConfig+0x15c>)
 800dfba:	4013      	ands	r3, r2
 800dfbc:	0019      	movs	r1, r3
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	430a      	orrs	r2, r1
 800dfc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dfce:	2380      	movs	r3, #128	; 0x80
 800dfd0:	035b      	lsls	r3, r3, #13
 800dfd2:	429a      	cmp	r2, r3
 800dfd4:	d10b      	bne.n	800dfee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	685b      	ldr	r3, [r3, #4]
 800dfdc:	4a15      	ldr	r2, [pc, #84]	; (800e034 <UART_AdvFeatureConfig+0x160>)
 800dfde:	4013      	ands	r3, r2
 800dfe0:	0019      	movs	r1, r3
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	430a      	orrs	r2, r1
 800dfec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dff2:	2280      	movs	r2, #128	; 0x80
 800dff4:	4013      	ands	r3, r2
 800dff6:	d00b      	beq.n	800e010 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	685b      	ldr	r3, [r3, #4]
 800dffe:	4a0e      	ldr	r2, [pc, #56]	; (800e038 <UART_AdvFeatureConfig+0x164>)
 800e000:	4013      	ands	r3, r2
 800e002:	0019      	movs	r1, r3
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	430a      	orrs	r2, r1
 800e00e:	605a      	str	r2, [r3, #4]
  }
}
 800e010:	46c0      	nop			; (mov r8, r8)
 800e012:	46bd      	mov	sp, r7
 800e014:	b002      	add	sp, #8
 800e016:	bd80      	pop	{r7, pc}
 800e018:	fffdffff 	.word	0xfffdffff
 800e01c:	fffeffff 	.word	0xfffeffff
 800e020:	fffbffff 	.word	0xfffbffff
 800e024:	ffff7fff 	.word	0xffff7fff
 800e028:	ffffefff 	.word	0xffffefff
 800e02c:	ffffdfff 	.word	0xffffdfff
 800e030:	ffefffff 	.word	0xffefffff
 800e034:	ff9fffff 	.word	0xff9fffff
 800e038:	fff7ffff 	.word	0xfff7ffff

0800e03c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b086      	sub	sp, #24
 800e040:	af02      	add	r7, sp, #8
 800e042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	2290      	movs	r2, #144	; 0x90
 800e048:	2100      	movs	r1, #0
 800e04a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e04c:	f7fa fe78 	bl	8008d40 <HAL_GetTick>
 800e050:	0003      	movs	r3, r0
 800e052:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	2208      	movs	r2, #8
 800e05c:	4013      	ands	r3, r2
 800e05e:	2b08      	cmp	r3, #8
 800e060:	d10c      	bne.n	800e07c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	2280      	movs	r2, #128	; 0x80
 800e066:	0391      	lsls	r1, r2, #14
 800e068:	6878      	ldr	r0, [r7, #4]
 800e06a:	4a1a      	ldr	r2, [pc, #104]	; (800e0d4 <UART_CheckIdleState+0x98>)
 800e06c:	9200      	str	r2, [sp, #0]
 800e06e:	2200      	movs	r2, #0
 800e070:	f000 f832 	bl	800e0d8 <UART_WaitOnFlagUntilTimeout>
 800e074:	1e03      	subs	r3, r0, #0
 800e076:	d001      	beq.n	800e07c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e078:	2303      	movs	r3, #3
 800e07a:	e026      	b.n	800e0ca <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	2204      	movs	r2, #4
 800e084:	4013      	ands	r3, r2
 800e086:	2b04      	cmp	r3, #4
 800e088:	d10c      	bne.n	800e0a4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	2280      	movs	r2, #128	; 0x80
 800e08e:	03d1      	lsls	r1, r2, #15
 800e090:	6878      	ldr	r0, [r7, #4]
 800e092:	4a10      	ldr	r2, [pc, #64]	; (800e0d4 <UART_CheckIdleState+0x98>)
 800e094:	9200      	str	r2, [sp, #0]
 800e096:	2200      	movs	r2, #0
 800e098:	f000 f81e 	bl	800e0d8 <UART_WaitOnFlagUntilTimeout>
 800e09c:	1e03      	subs	r3, r0, #0
 800e09e:	d001      	beq.n	800e0a4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e0a0:	2303      	movs	r3, #3
 800e0a2:	e012      	b.n	800e0ca <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	2288      	movs	r2, #136	; 0x88
 800e0a8:	2120      	movs	r1, #32
 800e0aa:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	228c      	movs	r2, #140	; 0x8c
 800e0b0:	2120      	movs	r1, #32
 800e0b2:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	2200      	movs	r2, #0
 800e0b8:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	2200      	movs	r2, #0
 800e0be:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	2284      	movs	r2, #132	; 0x84
 800e0c4:	2100      	movs	r1, #0
 800e0c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e0c8:	2300      	movs	r3, #0
}
 800e0ca:	0018      	movs	r0, r3
 800e0cc:	46bd      	mov	sp, r7
 800e0ce:	b004      	add	sp, #16
 800e0d0:	bd80      	pop	{r7, pc}
 800e0d2:	46c0      	nop			; (mov r8, r8)
 800e0d4:	01ffffff 	.word	0x01ffffff

0800e0d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e0d8:	b580      	push	{r7, lr}
 800e0da:	b094      	sub	sp, #80	; 0x50
 800e0dc:	af00      	add	r7, sp, #0
 800e0de:	60f8      	str	r0, [r7, #12]
 800e0e0:	60b9      	str	r1, [r7, #8]
 800e0e2:	603b      	str	r3, [r7, #0]
 800e0e4:	1dfb      	adds	r3, r7, #7
 800e0e6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e0e8:	e0a7      	b.n	800e23a <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e0ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e0ec:	3301      	adds	r3, #1
 800e0ee:	d100      	bne.n	800e0f2 <UART_WaitOnFlagUntilTimeout+0x1a>
 800e0f0:	e0a3      	b.n	800e23a <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e0f2:	f7fa fe25 	bl	8008d40 <HAL_GetTick>
 800e0f6:	0002      	movs	r2, r0
 800e0f8:	683b      	ldr	r3, [r7, #0]
 800e0fa:	1ad3      	subs	r3, r2, r3
 800e0fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e0fe:	429a      	cmp	r2, r3
 800e100:	d302      	bcc.n	800e108 <UART_WaitOnFlagUntilTimeout+0x30>
 800e102:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e104:	2b00      	cmp	r3, #0
 800e106:	d13f      	bne.n	800e188 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e108:	f3ef 8310 	mrs	r3, PRIMASK
 800e10c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800e10e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800e110:	647b      	str	r3, [r7, #68]	; 0x44
 800e112:	2301      	movs	r3, #1
 800e114:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e118:	f383 8810 	msr	PRIMASK, r3
}
 800e11c:	46c0      	nop			; (mov r8, r8)
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	681a      	ldr	r2, [r3, #0]
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	494e      	ldr	r1, [pc, #312]	; (800e264 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800e12a:	400a      	ands	r2, r1
 800e12c:	601a      	str	r2, [r3, #0]
 800e12e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e130:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e134:	f383 8810 	msr	PRIMASK, r3
}
 800e138:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e13a:	f3ef 8310 	mrs	r3, PRIMASK
 800e13e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800e140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e142:	643b      	str	r3, [r7, #64]	; 0x40
 800e144:	2301      	movs	r3, #1
 800e146:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e14a:	f383 8810 	msr	PRIMASK, r3
}
 800e14e:	46c0      	nop			; (mov r8, r8)
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	689a      	ldr	r2, [r3, #8]
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	2101      	movs	r1, #1
 800e15c:	438a      	bics	r2, r1
 800e15e:	609a      	str	r2, [r3, #8]
 800e160:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e162:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e164:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e166:	f383 8810 	msr	PRIMASK, r3
}
 800e16a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	2288      	movs	r2, #136	; 0x88
 800e170:	2120      	movs	r1, #32
 800e172:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	228c      	movs	r2, #140	; 0x8c
 800e178:	2120      	movs	r1, #32
 800e17a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	2284      	movs	r2, #132	; 0x84
 800e180:	2100      	movs	r1, #0
 800e182:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800e184:	2303      	movs	r3, #3
 800e186:	e069      	b.n	800e25c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	2204      	movs	r2, #4
 800e190:	4013      	ands	r3, r2
 800e192:	d052      	beq.n	800e23a <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	69da      	ldr	r2, [r3, #28]
 800e19a:	2380      	movs	r3, #128	; 0x80
 800e19c:	011b      	lsls	r3, r3, #4
 800e19e:	401a      	ands	r2, r3
 800e1a0:	2380      	movs	r3, #128	; 0x80
 800e1a2:	011b      	lsls	r3, r3, #4
 800e1a4:	429a      	cmp	r2, r3
 800e1a6:	d148      	bne.n	800e23a <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	2280      	movs	r2, #128	; 0x80
 800e1ae:	0112      	lsls	r2, r2, #4
 800e1b0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e1b2:	f3ef 8310 	mrs	r3, PRIMASK
 800e1b6:	613b      	str	r3, [r7, #16]
  return(result);
 800e1b8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800e1ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e1bc:	2301      	movs	r3, #1
 800e1be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e1c0:	697b      	ldr	r3, [r7, #20]
 800e1c2:	f383 8810 	msr	PRIMASK, r3
}
 800e1c6:	46c0      	nop			; (mov r8, r8)
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	681a      	ldr	r2, [r3, #0]
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	4924      	ldr	r1, [pc, #144]	; (800e264 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800e1d4:	400a      	ands	r2, r1
 800e1d6:	601a      	str	r2, [r3, #0]
 800e1d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e1da:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e1dc:	69bb      	ldr	r3, [r7, #24]
 800e1de:	f383 8810 	msr	PRIMASK, r3
}
 800e1e2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e1e4:	f3ef 8310 	mrs	r3, PRIMASK
 800e1e8:	61fb      	str	r3, [r7, #28]
  return(result);
 800e1ea:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e1ec:	64bb      	str	r3, [r7, #72]	; 0x48
 800e1ee:	2301      	movs	r3, #1
 800e1f0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e1f2:	6a3b      	ldr	r3, [r7, #32]
 800e1f4:	f383 8810 	msr	PRIMASK, r3
}
 800e1f8:	46c0      	nop			; (mov r8, r8)
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	689a      	ldr	r2, [r3, #8]
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	2101      	movs	r1, #1
 800e206:	438a      	bics	r2, r1
 800e208:	609a      	str	r2, [r3, #8]
 800e20a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e20c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e20e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e210:	f383 8810 	msr	PRIMASK, r3
}
 800e214:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	2288      	movs	r2, #136	; 0x88
 800e21a:	2120      	movs	r1, #32
 800e21c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	228c      	movs	r2, #140	; 0x8c
 800e222:	2120      	movs	r1, #32
 800e224:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	2290      	movs	r2, #144	; 0x90
 800e22a:	2120      	movs	r1, #32
 800e22c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	2284      	movs	r2, #132	; 0x84
 800e232:	2100      	movs	r1, #0
 800e234:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800e236:	2303      	movs	r3, #3
 800e238:	e010      	b.n	800e25c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	69db      	ldr	r3, [r3, #28]
 800e240:	68ba      	ldr	r2, [r7, #8]
 800e242:	4013      	ands	r3, r2
 800e244:	68ba      	ldr	r2, [r7, #8]
 800e246:	1ad3      	subs	r3, r2, r3
 800e248:	425a      	negs	r2, r3
 800e24a:	4153      	adcs	r3, r2
 800e24c:	b2db      	uxtb	r3, r3
 800e24e:	001a      	movs	r2, r3
 800e250:	1dfb      	adds	r3, r7, #7
 800e252:	781b      	ldrb	r3, [r3, #0]
 800e254:	429a      	cmp	r2, r3
 800e256:	d100      	bne.n	800e25a <UART_WaitOnFlagUntilTimeout+0x182>
 800e258:	e747      	b.n	800e0ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e25a:	2300      	movs	r3, #0
}
 800e25c:	0018      	movs	r0, r3
 800e25e:	46bd      	mov	sp, r7
 800e260:	b014      	add	sp, #80	; 0x50
 800e262:	bd80      	pop	{r7, pc}
 800e264:	fffffe5f 	.word	0xfffffe5f

0800e268 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b090      	sub	sp, #64	; 0x40
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	60f8      	str	r0, [r7, #12]
 800e270:	60b9      	str	r1, [r7, #8]
 800e272:	1dbb      	adds	r3, r7, #6
 800e274:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	68ba      	ldr	r2, [r7, #8]
 800e27a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	1dba      	adds	r2, r7, #6
 800e280:	215c      	movs	r1, #92	; 0x5c
 800e282:	8812      	ldrh	r2, [r2, #0]
 800e284:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	2290      	movs	r2, #144	; 0x90
 800e28a:	2100      	movs	r1, #0
 800e28c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	228c      	movs	r2, #140	; 0x8c
 800e292:	2122      	movs	r1, #34	; 0x22
 800e294:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	2280      	movs	r2, #128	; 0x80
 800e29a:	589b      	ldr	r3, [r3, r2]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d02d      	beq.n	800e2fc <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	2280      	movs	r2, #128	; 0x80
 800e2a4:	589b      	ldr	r3, [r3, r2]
 800e2a6:	4a40      	ldr	r2, [pc, #256]	; (800e3a8 <UART_Start_Receive_DMA+0x140>)
 800e2a8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	2280      	movs	r2, #128	; 0x80
 800e2ae:	589b      	ldr	r3, [r3, r2]
 800e2b0:	4a3e      	ldr	r2, [pc, #248]	; (800e3ac <UART_Start_Receive_DMA+0x144>)
 800e2b2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	2280      	movs	r2, #128	; 0x80
 800e2b8:	589b      	ldr	r3, [r3, r2]
 800e2ba:	4a3d      	ldr	r2, [pc, #244]	; (800e3b0 <UART_Start_Receive_DMA+0x148>)
 800e2bc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	2280      	movs	r2, #128	; 0x80
 800e2c2:	589b      	ldr	r3, [r3, r2]
 800e2c4:	2200      	movs	r2, #0
 800e2c6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	2280      	movs	r2, #128	; 0x80
 800e2cc:	5898      	ldr	r0, [r3, r2]
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	3324      	adds	r3, #36	; 0x24
 800e2d4:	0019      	movs	r1, r3
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e2da:	001a      	movs	r2, r3
 800e2dc:	1dbb      	adds	r3, r7, #6
 800e2de:	881b      	ldrh	r3, [r3, #0]
 800e2e0:	f7fb fd2c 	bl	8009d3c <HAL_DMA_Start_IT>
 800e2e4:	1e03      	subs	r3, r0, #0
 800e2e6:	d009      	beq.n	800e2fc <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	2290      	movs	r2, #144	; 0x90
 800e2ec:	2110      	movs	r1, #16
 800e2ee:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	228c      	movs	r2, #140	; 0x8c
 800e2f4:	2120      	movs	r1, #32
 800e2f6:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 800e2f8:	2301      	movs	r3, #1
 800e2fa:	e050      	b.n	800e39e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	691b      	ldr	r3, [r3, #16]
 800e300:	2b00      	cmp	r3, #0
 800e302:	d019      	beq.n	800e338 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e304:	f3ef 8310 	mrs	r3, PRIMASK
 800e308:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800e30a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e30c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e30e:	2301      	movs	r3, #1
 800e310:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e314:	f383 8810 	msr	PRIMASK, r3
}
 800e318:	46c0      	nop			; (mov r8, r8)
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	681a      	ldr	r2, [r3, #0]
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	2180      	movs	r1, #128	; 0x80
 800e326:	0049      	lsls	r1, r1, #1
 800e328:	430a      	orrs	r2, r1
 800e32a:	601a      	str	r2, [r3, #0]
 800e32c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e32e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e332:	f383 8810 	msr	PRIMASK, r3
}
 800e336:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e338:	f3ef 8310 	mrs	r3, PRIMASK
 800e33c:	613b      	str	r3, [r7, #16]
  return(result);
 800e33e:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e340:	63bb      	str	r3, [r7, #56]	; 0x38
 800e342:	2301      	movs	r3, #1
 800e344:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e346:	697b      	ldr	r3, [r7, #20]
 800e348:	f383 8810 	msr	PRIMASK, r3
}
 800e34c:	46c0      	nop			; (mov r8, r8)
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	689a      	ldr	r2, [r3, #8]
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	2101      	movs	r1, #1
 800e35a:	430a      	orrs	r2, r1
 800e35c:	609a      	str	r2, [r3, #8]
 800e35e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e360:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e362:	69bb      	ldr	r3, [r7, #24]
 800e364:	f383 8810 	msr	PRIMASK, r3
}
 800e368:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e36a:	f3ef 8310 	mrs	r3, PRIMASK
 800e36e:	61fb      	str	r3, [r7, #28]
  return(result);
 800e370:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e372:	637b      	str	r3, [r7, #52]	; 0x34
 800e374:	2301      	movs	r3, #1
 800e376:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e378:	6a3b      	ldr	r3, [r7, #32]
 800e37a:	f383 8810 	msr	PRIMASK, r3
}
 800e37e:	46c0      	nop			; (mov r8, r8)
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	689a      	ldr	r2, [r3, #8]
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	2140      	movs	r1, #64	; 0x40
 800e38c:	430a      	orrs	r2, r1
 800e38e:	609a      	str	r2, [r3, #8]
 800e390:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e392:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e396:	f383 8810 	msr	PRIMASK, r3
}
 800e39a:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 800e39c:	2300      	movs	r3, #0
}
 800e39e:	0018      	movs	r0, r3
 800e3a0:	46bd      	mov	sp, r7
 800e3a2:	b010      	add	sp, #64	; 0x40
 800e3a4:	bd80      	pop	{r7, pc}
 800e3a6:	46c0      	nop			; (mov r8, r8)
 800e3a8:	0800e501 	.word	0x0800e501
 800e3ac:	0800e631 	.word	0x0800e631
 800e3b0:	0800e673 	.word	0x0800e673

0800e3b4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b08a      	sub	sp, #40	; 0x28
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e3bc:	f3ef 8310 	mrs	r3, PRIMASK
 800e3c0:	60bb      	str	r3, [r7, #8]
  return(result);
 800e3c2:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800e3c4:	627b      	str	r3, [r7, #36]	; 0x24
 800e3c6:	2301      	movs	r3, #1
 800e3c8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	f383 8810 	msr	PRIMASK, r3
}
 800e3d0:	46c0      	nop			; (mov r8, r8)
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	681a      	ldr	r2, [r3, #0]
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	21c0      	movs	r1, #192	; 0xc0
 800e3de:	438a      	bics	r2, r1
 800e3e0:	601a      	str	r2, [r3, #0]
 800e3e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e3e6:	693b      	ldr	r3, [r7, #16]
 800e3e8:	f383 8810 	msr	PRIMASK, r3
}
 800e3ec:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e3ee:	f3ef 8310 	mrs	r3, PRIMASK
 800e3f2:	617b      	str	r3, [r7, #20]
  return(result);
 800e3f4:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800e3f6:	623b      	str	r3, [r7, #32]
 800e3f8:	2301      	movs	r3, #1
 800e3fa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e3fc:	69bb      	ldr	r3, [r7, #24]
 800e3fe:	f383 8810 	msr	PRIMASK, r3
}
 800e402:	46c0      	nop			; (mov r8, r8)
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	689a      	ldr	r2, [r3, #8]
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	4908      	ldr	r1, [pc, #32]	; (800e430 <UART_EndTxTransfer+0x7c>)
 800e410:	400a      	ands	r2, r1
 800e412:	609a      	str	r2, [r3, #8]
 800e414:	6a3b      	ldr	r3, [r7, #32]
 800e416:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e418:	69fb      	ldr	r3, [r7, #28]
 800e41a:	f383 8810 	msr	PRIMASK, r3
}
 800e41e:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	2288      	movs	r2, #136	; 0x88
 800e424:	2120      	movs	r1, #32
 800e426:	5099      	str	r1, [r3, r2]
}
 800e428:	46c0      	nop			; (mov r8, r8)
 800e42a:	46bd      	mov	sp, r7
 800e42c:	b00a      	add	sp, #40	; 0x28
 800e42e:	bd80      	pop	{r7, pc}
 800e430:	ff7fffff 	.word	0xff7fffff

0800e434 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e434:	b580      	push	{r7, lr}
 800e436:	b08e      	sub	sp, #56	; 0x38
 800e438:	af00      	add	r7, sp, #0
 800e43a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e43c:	f3ef 8310 	mrs	r3, PRIMASK
 800e440:	617b      	str	r3, [r7, #20]
  return(result);
 800e442:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e444:	637b      	str	r3, [r7, #52]	; 0x34
 800e446:	2301      	movs	r3, #1
 800e448:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e44a:	69bb      	ldr	r3, [r7, #24]
 800e44c:	f383 8810 	msr	PRIMASK, r3
}
 800e450:	46c0      	nop			; (mov r8, r8)
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	681a      	ldr	r2, [r3, #0]
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	4926      	ldr	r1, [pc, #152]	; (800e4f8 <UART_EndRxTransfer+0xc4>)
 800e45e:	400a      	ands	r2, r1
 800e460:	601a      	str	r2, [r3, #0]
 800e462:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e464:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e466:	69fb      	ldr	r3, [r7, #28]
 800e468:	f383 8810 	msr	PRIMASK, r3
}
 800e46c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e46e:	f3ef 8310 	mrs	r3, PRIMASK
 800e472:	623b      	str	r3, [r7, #32]
  return(result);
 800e474:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e476:	633b      	str	r3, [r7, #48]	; 0x30
 800e478:	2301      	movs	r3, #1
 800e47a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e47c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e47e:	f383 8810 	msr	PRIMASK, r3
}
 800e482:	46c0      	nop			; (mov r8, r8)
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	689a      	ldr	r2, [r3, #8]
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	491b      	ldr	r1, [pc, #108]	; (800e4fc <UART_EndRxTransfer+0xc8>)
 800e490:	400a      	ands	r2, r1
 800e492:	609a      	str	r2, [r3, #8]
 800e494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e496:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e49a:	f383 8810 	msr	PRIMASK, r3
}
 800e49e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e4a4:	2b01      	cmp	r3, #1
 800e4a6:	d118      	bne.n	800e4da <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e4a8:	f3ef 8310 	mrs	r3, PRIMASK
 800e4ac:	60bb      	str	r3, [r7, #8]
  return(result);
 800e4ae:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e4b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e4b2:	2301      	movs	r3, #1
 800e4b4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	f383 8810 	msr	PRIMASK, r3
}
 800e4bc:	46c0      	nop			; (mov r8, r8)
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	681a      	ldr	r2, [r3, #0]
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	2110      	movs	r1, #16
 800e4ca:	438a      	bics	r2, r1
 800e4cc:	601a      	str	r2, [r3, #0]
 800e4ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e4d2:	693b      	ldr	r3, [r7, #16]
 800e4d4:	f383 8810 	msr	PRIMASK, r3
}
 800e4d8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	228c      	movs	r2, #140	; 0x8c
 800e4de:	2120      	movs	r1, #32
 800e4e0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	2200      	movs	r2, #0
 800e4e6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	2200      	movs	r2, #0
 800e4ec:	675a      	str	r2, [r3, #116]	; 0x74
}
 800e4ee:	46c0      	nop			; (mov r8, r8)
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	b00e      	add	sp, #56	; 0x38
 800e4f4:	bd80      	pop	{r7, pc}
 800e4f6:	46c0      	nop			; (mov r8, r8)
 800e4f8:	fffffedf 	.word	0xfffffedf
 800e4fc:	effffffe 	.word	0xeffffffe

0800e500 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e500:	b580      	push	{r7, lr}
 800e502:	b094      	sub	sp, #80	; 0x50
 800e504:	af00      	add	r7, sp, #0
 800e506:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e50c:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	2220      	movs	r2, #32
 800e516:	4013      	ands	r3, r2
 800e518:	d16f      	bne.n	800e5fa <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800e51a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e51c:	225e      	movs	r2, #94	; 0x5e
 800e51e:	2100      	movs	r1, #0
 800e520:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e522:	f3ef 8310 	mrs	r3, PRIMASK
 800e526:	61bb      	str	r3, [r7, #24]
  return(result);
 800e528:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e52a:	64bb      	str	r3, [r7, #72]	; 0x48
 800e52c:	2301      	movs	r3, #1
 800e52e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e530:	69fb      	ldr	r3, [r7, #28]
 800e532:	f383 8810 	msr	PRIMASK, r3
}
 800e536:	46c0      	nop			; (mov r8, r8)
 800e538:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	681a      	ldr	r2, [r3, #0]
 800e53e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	493a      	ldr	r1, [pc, #232]	; (800e62c <UART_DMAReceiveCplt+0x12c>)
 800e544:	400a      	ands	r2, r1
 800e546:	601a      	str	r2, [r3, #0]
 800e548:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e54a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e54c:	6a3b      	ldr	r3, [r7, #32]
 800e54e:	f383 8810 	msr	PRIMASK, r3
}
 800e552:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e554:	f3ef 8310 	mrs	r3, PRIMASK
 800e558:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800e55a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e55c:	647b      	str	r3, [r7, #68]	; 0x44
 800e55e:	2301      	movs	r3, #1
 800e560:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e564:	f383 8810 	msr	PRIMASK, r3
}
 800e568:	46c0      	nop			; (mov r8, r8)
 800e56a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	689a      	ldr	r2, [r3, #8]
 800e570:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	2101      	movs	r1, #1
 800e576:	438a      	bics	r2, r1
 800e578:	609a      	str	r2, [r3, #8]
 800e57a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e57c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e57e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e580:	f383 8810 	msr	PRIMASK, r3
}
 800e584:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e586:	f3ef 8310 	mrs	r3, PRIMASK
 800e58a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800e58c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e58e:	643b      	str	r3, [r7, #64]	; 0x40
 800e590:	2301      	movs	r3, #1
 800e592:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e596:	f383 8810 	msr	PRIMASK, r3
}
 800e59a:	46c0      	nop			; (mov r8, r8)
 800e59c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	689a      	ldr	r2, [r3, #8]
 800e5a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	2140      	movs	r1, #64	; 0x40
 800e5a8:	438a      	bics	r2, r1
 800e5aa:	609a      	str	r2, [r3, #8]
 800e5ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e5ae:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e5b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5b2:	f383 8810 	msr	PRIMASK, r3
}
 800e5b6:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e5b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5ba:	228c      	movs	r2, #140	; 0x8c
 800e5bc:	2120      	movs	r1, #32
 800e5be:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e5c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e5c4:	2b01      	cmp	r3, #1
 800e5c6:	d118      	bne.n	800e5fa <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e5c8:	f3ef 8310 	mrs	r3, PRIMASK
 800e5cc:	60fb      	str	r3, [r7, #12]
  return(result);
 800e5ce:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e5d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e5d2:	2301      	movs	r3, #1
 800e5d4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e5d6:	693b      	ldr	r3, [r7, #16]
 800e5d8:	f383 8810 	msr	PRIMASK, r3
}
 800e5dc:	46c0      	nop			; (mov r8, r8)
 800e5de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	681a      	ldr	r2, [r3, #0]
 800e5e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	2110      	movs	r1, #16
 800e5ea:	438a      	bics	r2, r1
 800e5ec:	601a      	str	r2, [r3, #0]
 800e5ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e5f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e5f2:	697b      	ldr	r3, [r7, #20]
 800e5f4:	f383 8810 	msr	PRIMASK, r3
}
 800e5f8:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e5fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5fc:	2200      	movs	r2, #0
 800e5fe:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e600:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e602:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e604:	2b01      	cmp	r3, #1
 800e606:	d108      	bne.n	800e61a <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e608:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e60a:	225c      	movs	r2, #92	; 0x5c
 800e60c:	5a9a      	ldrh	r2, [r3, r2]
 800e60e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e610:	0011      	movs	r1, r2
 800e612:	0018      	movs	r0, r3
 800e614:	f7ff faae 	bl	800db74 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e618:	e003      	b.n	800e622 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 800e61a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e61c:	0018      	movs	r0, r3
 800e61e:	f7f8 fd47 	bl	80070b0 <HAL_UART_RxCpltCallback>
}
 800e622:	46c0      	nop			; (mov r8, r8)
 800e624:	46bd      	mov	sp, r7
 800e626:	b014      	add	sp, #80	; 0x50
 800e628:	bd80      	pop	{r7, pc}
 800e62a:	46c0      	nop			; (mov r8, r8)
 800e62c:	fffffeff 	.word	0xfffffeff

0800e630 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e630:	b580      	push	{r7, lr}
 800e632:	b084      	sub	sp, #16
 800e634:	af00      	add	r7, sp, #0
 800e636:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e63c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	2201      	movs	r2, #1
 800e642:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e648:	2b01      	cmp	r3, #1
 800e64a:	d10a      	bne.n	800e662 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	225c      	movs	r2, #92	; 0x5c
 800e650:	5a9b      	ldrh	r3, [r3, r2]
 800e652:	085b      	lsrs	r3, r3, #1
 800e654:	b29a      	uxth	r2, r3
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	0011      	movs	r1, r2
 800e65a:	0018      	movs	r0, r3
 800e65c:	f7ff fa8a 	bl	800db74 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e660:	e003      	b.n	800e66a <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	0018      	movs	r0, r3
 800e666:	f7ff fa7d 	bl	800db64 <HAL_UART_RxHalfCpltCallback>
}
 800e66a:	46c0      	nop			; (mov r8, r8)
 800e66c:	46bd      	mov	sp, r7
 800e66e:	b004      	add	sp, #16
 800e670:	bd80      	pop	{r7, pc}

0800e672 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e672:	b580      	push	{r7, lr}
 800e674:	b086      	sub	sp, #24
 800e676:	af00      	add	r7, sp, #0
 800e678:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e67e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e680:	697b      	ldr	r3, [r7, #20]
 800e682:	2288      	movs	r2, #136	; 0x88
 800e684:	589b      	ldr	r3, [r3, r2]
 800e686:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e688:	697b      	ldr	r3, [r7, #20]
 800e68a:	228c      	movs	r2, #140	; 0x8c
 800e68c:	589b      	ldr	r3, [r3, r2]
 800e68e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e690:	697b      	ldr	r3, [r7, #20]
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	689b      	ldr	r3, [r3, #8]
 800e696:	2280      	movs	r2, #128	; 0x80
 800e698:	4013      	ands	r3, r2
 800e69a:	2b80      	cmp	r3, #128	; 0x80
 800e69c:	d10a      	bne.n	800e6b4 <UART_DMAError+0x42>
 800e69e:	693b      	ldr	r3, [r7, #16]
 800e6a0:	2b21      	cmp	r3, #33	; 0x21
 800e6a2:	d107      	bne.n	800e6b4 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e6a4:	697b      	ldr	r3, [r7, #20]
 800e6a6:	2256      	movs	r2, #86	; 0x56
 800e6a8:	2100      	movs	r1, #0
 800e6aa:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800e6ac:	697b      	ldr	r3, [r7, #20]
 800e6ae:	0018      	movs	r0, r3
 800e6b0:	f7ff fe80 	bl	800e3b4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e6b4:	697b      	ldr	r3, [r7, #20]
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	689b      	ldr	r3, [r3, #8]
 800e6ba:	2240      	movs	r2, #64	; 0x40
 800e6bc:	4013      	ands	r3, r2
 800e6be:	2b40      	cmp	r3, #64	; 0x40
 800e6c0:	d10a      	bne.n	800e6d8 <UART_DMAError+0x66>
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	2b22      	cmp	r3, #34	; 0x22
 800e6c6:	d107      	bne.n	800e6d8 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e6c8:	697b      	ldr	r3, [r7, #20]
 800e6ca:	225e      	movs	r2, #94	; 0x5e
 800e6cc:	2100      	movs	r1, #0
 800e6ce:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800e6d0:	697b      	ldr	r3, [r7, #20]
 800e6d2:	0018      	movs	r0, r3
 800e6d4:	f7ff feae 	bl	800e434 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e6d8:	697b      	ldr	r3, [r7, #20]
 800e6da:	2290      	movs	r2, #144	; 0x90
 800e6dc:	589b      	ldr	r3, [r3, r2]
 800e6de:	2210      	movs	r2, #16
 800e6e0:	431a      	orrs	r2, r3
 800e6e2:	697b      	ldr	r3, [r7, #20]
 800e6e4:	2190      	movs	r1, #144	; 0x90
 800e6e6:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e6e8:	697b      	ldr	r3, [r7, #20]
 800e6ea:	0018      	movs	r0, r3
 800e6ec:	f7f8 fd52 	bl	8007194 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e6f0:	46c0      	nop			; (mov r8, r8)
 800e6f2:	46bd      	mov	sp, r7
 800e6f4:	b006      	add	sp, #24
 800e6f6:	bd80      	pop	{r7, pc}

0800e6f8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e6f8:	b580      	push	{r7, lr}
 800e6fa:	b084      	sub	sp, #16
 800e6fc:	af00      	add	r7, sp, #0
 800e6fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e704:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	225e      	movs	r2, #94	; 0x5e
 800e70a:	2100      	movs	r1, #0
 800e70c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	2256      	movs	r2, #86	; 0x56
 800e712:	2100      	movs	r1, #0
 800e714:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	0018      	movs	r0, r3
 800e71a:	f7f8 fd3b 	bl	8007194 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e71e:	46c0      	nop			; (mov r8, r8)
 800e720:	46bd      	mov	sp, r7
 800e722:	b004      	add	sp, #16
 800e724:	bd80      	pop	{r7, pc}

0800e726 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e726:	b580      	push	{r7, lr}
 800e728:	b086      	sub	sp, #24
 800e72a:	af00      	add	r7, sp, #0
 800e72c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e72e:	f3ef 8310 	mrs	r3, PRIMASK
 800e732:	60bb      	str	r3, [r7, #8]
  return(result);
 800e734:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e736:	617b      	str	r3, [r7, #20]
 800e738:	2301      	movs	r3, #1
 800e73a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	f383 8810 	msr	PRIMASK, r3
}
 800e742:	46c0      	nop			; (mov r8, r8)
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	681a      	ldr	r2, [r3, #0]
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	2140      	movs	r1, #64	; 0x40
 800e750:	438a      	bics	r2, r1
 800e752:	601a      	str	r2, [r3, #0]
 800e754:	697b      	ldr	r3, [r7, #20]
 800e756:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e758:	693b      	ldr	r3, [r7, #16]
 800e75a:	f383 8810 	msr	PRIMASK, r3
}
 800e75e:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	2288      	movs	r2, #136	; 0x88
 800e764:	2120      	movs	r1, #32
 800e766:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	2200      	movs	r2, #0
 800e76c:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	0018      	movs	r0, r3
 800e772:	f7f8 fc95 	bl	80070a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e776:	46c0      	nop			; (mov r8, r8)
 800e778:	46bd      	mov	sp, r7
 800e77a:	b006      	add	sp, #24
 800e77c:	bd80      	pop	{r7, pc}

0800e77e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e77e:	b580      	push	{r7, lr}
 800e780:	b082      	sub	sp, #8
 800e782:	af00      	add	r7, sp, #0
 800e784:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e786:	46c0      	nop			; (mov r8, r8)
 800e788:	46bd      	mov	sp, r7
 800e78a:	b002      	add	sp, #8
 800e78c:	bd80      	pop	{r7, pc}

0800e78e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e78e:	b580      	push	{r7, lr}
 800e790:	b082      	sub	sp, #8
 800e792:	af00      	add	r7, sp, #0
 800e794:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e796:	46c0      	nop			; (mov r8, r8)
 800e798:	46bd      	mov	sp, r7
 800e79a:	b002      	add	sp, #8
 800e79c:	bd80      	pop	{r7, pc}

0800e79e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e79e:	b580      	push	{r7, lr}
 800e7a0:	b082      	sub	sp, #8
 800e7a2:	af00      	add	r7, sp, #0
 800e7a4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e7a6:	46c0      	nop			; (mov r8, r8)
 800e7a8:	46bd      	mov	sp, r7
 800e7aa:	b002      	add	sp, #8
 800e7ac:	bd80      	pop	{r7, pc}
	...

0800e7b0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b084      	sub	sp, #16
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	2284      	movs	r2, #132	; 0x84
 800e7bc:	5c9b      	ldrb	r3, [r3, r2]
 800e7be:	2b01      	cmp	r3, #1
 800e7c0:	d101      	bne.n	800e7c6 <HAL_UARTEx_DisableFifoMode+0x16>
 800e7c2:	2302      	movs	r3, #2
 800e7c4:	e027      	b.n	800e816 <HAL_UARTEx_DisableFifoMode+0x66>
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	2284      	movs	r2, #132	; 0x84
 800e7ca:	2101      	movs	r1, #1
 800e7cc:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	2288      	movs	r2, #136	; 0x88
 800e7d2:	2124      	movs	r1, #36	; 0x24
 800e7d4:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	681a      	ldr	r2, [r3, #0]
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	2101      	movs	r1, #1
 800e7ea:	438a      	bics	r2, r1
 800e7ec:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	4a0b      	ldr	r2, [pc, #44]	; (800e820 <HAL_UARTEx_DisableFifoMode+0x70>)
 800e7f2:	4013      	ands	r3, r2
 800e7f4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	2200      	movs	r2, #0
 800e7fa:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	68fa      	ldr	r2, [r7, #12]
 800e802:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	2288      	movs	r2, #136	; 0x88
 800e808:	2120      	movs	r1, #32
 800e80a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	2284      	movs	r2, #132	; 0x84
 800e810:	2100      	movs	r1, #0
 800e812:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e814:	2300      	movs	r3, #0
}
 800e816:	0018      	movs	r0, r3
 800e818:	46bd      	mov	sp, r7
 800e81a:	b004      	add	sp, #16
 800e81c:	bd80      	pop	{r7, pc}
 800e81e:	46c0      	nop			; (mov r8, r8)
 800e820:	dfffffff 	.word	0xdfffffff

0800e824 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e824:	b580      	push	{r7, lr}
 800e826:	b084      	sub	sp, #16
 800e828:	af00      	add	r7, sp, #0
 800e82a:	6078      	str	r0, [r7, #4]
 800e82c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	2284      	movs	r2, #132	; 0x84
 800e832:	5c9b      	ldrb	r3, [r3, r2]
 800e834:	2b01      	cmp	r3, #1
 800e836:	d101      	bne.n	800e83c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e838:	2302      	movs	r3, #2
 800e83a:	e02e      	b.n	800e89a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	2284      	movs	r2, #132	; 0x84
 800e840:	2101      	movs	r1, #1
 800e842:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	2288      	movs	r2, #136	; 0x88
 800e848:	2124      	movs	r1, #36	; 0x24
 800e84a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	681a      	ldr	r2, [r3, #0]
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	2101      	movs	r1, #1
 800e860:	438a      	bics	r2, r1
 800e862:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	689b      	ldr	r3, [r3, #8]
 800e86a:	00db      	lsls	r3, r3, #3
 800e86c:	08d9      	lsrs	r1, r3, #3
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	683a      	ldr	r2, [r7, #0]
 800e874:	430a      	orrs	r2, r1
 800e876:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	0018      	movs	r0, r3
 800e87c:	f000 f854 	bl	800e928 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	68fa      	ldr	r2, [r7, #12]
 800e886:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	2288      	movs	r2, #136	; 0x88
 800e88c:	2120      	movs	r1, #32
 800e88e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	2284      	movs	r2, #132	; 0x84
 800e894:	2100      	movs	r1, #0
 800e896:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e898:	2300      	movs	r3, #0
}
 800e89a:	0018      	movs	r0, r3
 800e89c:	46bd      	mov	sp, r7
 800e89e:	b004      	add	sp, #16
 800e8a0:	bd80      	pop	{r7, pc}
	...

0800e8a4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b084      	sub	sp, #16
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	6078      	str	r0, [r7, #4]
 800e8ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	2284      	movs	r2, #132	; 0x84
 800e8b2:	5c9b      	ldrb	r3, [r3, r2]
 800e8b4:	2b01      	cmp	r3, #1
 800e8b6:	d101      	bne.n	800e8bc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e8b8:	2302      	movs	r3, #2
 800e8ba:	e02f      	b.n	800e91c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	2284      	movs	r2, #132	; 0x84
 800e8c0:	2101      	movs	r1, #1
 800e8c2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	2288      	movs	r2, #136	; 0x88
 800e8c8:	2124      	movs	r1, #36	; 0x24
 800e8ca:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	681a      	ldr	r2, [r3, #0]
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	2101      	movs	r1, #1
 800e8e0:	438a      	bics	r2, r1
 800e8e2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	689b      	ldr	r3, [r3, #8]
 800e8ea:	4a0e      	ldr	r2, [pc, #56]	; (800e924 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800e8ec:	4013      	ands	r3, r2
 800e8ee:	0019      	movs	r1, r3
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	683a      	ldr	r2, [r7, #0]
 800e8f6:	430a      	orrs	r2, r1
 800e8f8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	0018      	movs	r0, r3
 800e8fe:	f000 f813 	bl	800e928 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	68fa      	ldr	r2, [r7, #12]
 800e908:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	2288      	movs	r2, #136	; 0x88
 800e90e:	2120      	movs	r1, #32
 800e910:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	2284      	movs	r2, #132	; 0x84
 800e916:	2100      	movs	r1, #0
 800e918:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e91a:	2300      	movs	r3, #0
}
 800e91c:	0018      	movs	r0, r3
 800e91e:	46bd      	mov	sp, r7
 800e920:	b004      	add	sp, #16
 800e922:	bd80      	pop	{r7, pc}
 800e924:	f1ffffff 	.word	0xf1ffffff

0800e928 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e92a:	b085      	sub	sp, #20
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e934:	2b00      	cmp	r3, #0
 800e936:	d108      	bne.n	800e94a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	226a      	movs	r2, #106	; 0x6a
 800e93c:	2101      	movs	r1, #1
 800e93e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	2268      	movs	r2, #104	; 0x68
 800e944:	2101      	movs	r1, #1
 800e946:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e948:	e043      	b.n	800e9d2 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e94a:	260f      	movs	r6, #15
 800e94c:	19bb      	adds	r3, r7, r6
 800e94e:	2208      	movs	r2, #8
 800e950:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e952:	200e      	movs	r0, #14
 800e954:	183b      	adds	r3, r7, r0
 800e956:	2208      	movs	r2, #8
 800e958:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	689b      	ldr	r3, [r3, #8]
 800e960:	0e5b      	lsrs	r3, r3, #25
 800e962:	b2da      	uxtb	r2, r3
 800e964:	240d      	movs	r4, #13
 800e966:	193b      	adds	r3, r7, r4
 800e968:	2107      	movs	r1, #7
 800e96a:	400a      	ands	r2, r1
 800e96c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	689b      	ldr	r3, [r3, #8]
 800e974:	0f5b      	lsrs	r3, r3, #29
 800e976:	b2da      	uxtb	r2, r3
 800e978:	250c      	movs	r5, #12
 800e97a:	197b      	adds	r3, r7, r5
 800e97c:	2107      	movs	r1, #7
 800e97e:	400a      	ands	r2, r1
 800e980:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e982:	183b      	adds	r3, r7, r0
 800e984:	781b      	ldrb	r3, [r3, #0]
 800e986:	197a      	adds	r2, r7, r5
 800e988:	7812      	ldrb	r2, [r2, #0]
 800e98a:	4914      	ldr	r1, [pc, #80]	; (800e9dc <UARTEx_SetNbDataToProcess+0xb4>)
 800e98c:	5c8a      	ldrb	r2, [r1, r2]
 800e98e:	435a      	muls	r2, r3
 800e990:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800e992:	197b      	adds	r3, r7, r5
 800e994:	781b      	ldrb	r3, [r3, #0]
 800e996:	4a12      	ldr	r2, [pc, #72]	; (800e9e0 <UARTEx_SetNbDataToProcess+0xb8>)
 800e998:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e99a:	0019      	movs	r1, r3
 800e99c:	f7f1 fc5a 	bl	8000254 <__divsi3>
 800e9a0:	0003      	movs	r3, r0
 800e9a2:	b299      	uxth	r1, r3
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	226a      	movs	r2, #106	; 0x6a
 800e9a8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e9aa:	19bb      	adds	r3, r7, r6
 800e9ac:	781b      	ldrb	r3, [r3, #0]
 800e9ae:	193a      	adds	r2, r7, r4
 800e9b0:	7812      	ldrb	r2, [r2, #0]
 800e9b2:	490a      	ldr	r1, [pc, #40]	; (800e9dc <UARTEx_SetNbDataToProcess+0xb4>)
 800e9b4:	5c8a      	ldrb	r2, [r1, r2]
 800e9b6:	435a      	muls	r2, r3
 800e9b8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800e9ba:	193b      	adds	r3, r7, r4
 800e9bc:	781b      	ldrb	r3, [r3, #0]
 800e9be:	4a08      	ldr	r2, [pc, #32]	; (800e9e0 <UARTEx_SetNbDataToProcess+0xb8>)
 800e9c0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e9c2:	0019      	movs	r1, r3
 800e9c4:	f7f1 fc46 	bl	8000254 <__divsi3>
 800e9c8:	0003      	movs	r3, r0
 800e9ca:	b299      	uxth	r1, r3
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	2268      	movs	r2, #104	; 0x68
 800e9d0:	5299      	strh	r1, [r3, r2]
}
 800e9d2:	46c0      	nop			; (mov r8, r8)
 800e9d4:	46bd      	mov	sp, r7
 800e9d6:	b005      	add	sp, #20
 800e9d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e9da:	46c0      	nop			; (mov r8, r8)
 800e9dc:	080184e0 	.word	0x080184e0
 800e9e0:	080184e8 	.word	0x080184e8

0800e9e4 <__NVIC_SetPriority>:
{
 800e9e4:	b590      	push	{r4, r7, lr}
 800e9e6:	b083      	sub	sp, #12
 800e9e8:	af00      	add	r7, sp, #0
 800e9ea:	0002      	movs	r2, r0
 800e9ec:	6039      	str	r1, [r7, #0]
 800e9ee:	1dfb      	adds	r3, r7, #7
 800e9f0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800e9f2:	1dfb      	adds	r3, r7, #7
 800e9f4:	781b      	ldrb	r3, [r3, #0]
 800e9f6:	2b7f      	cmp	r3, #127	; 0x7f
 800e9f8:	d828      	bhi.n	800ea4c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800e9fa:	4a2f      	ldr	r2, [pc, #188]	; (800eab8 <__NVIC_SetPriority+0xd4>)
 800e9fc:	1dfb      	adds	r3, r7, #7
 800e9fe:	781b      	ldrb	r3, [r3, #0]
 800ea00:	b25b      	sxtb	r3, r3
 800ea02:	089b      	lsrs	r3, r3, #2
 800ea04:	33c0      	adds	r3, #192	; 0xc0
 800ea06:	009b      	lsls	r3, r3, #2
 800ea08:	589b      	ldr	r3, [r3, r2]
 800ea0a:	1dfa      	adds	r2, r7, #7
 800ea0c:	7812      	ldrb	r2, [r2, #0]
 800ea0e:	0011      	movs	r1, r2
 800ea10:	2203      	movs	r2, #3
 800ea12:	400a      	ands	r2, r1
 800ea14:	00d2      	lsls	r2, r2, #3
 800ea16:	21ff      	movs	r1, #255	; 0xff
 800ea18:	4091      	lsls	r1, r2
 800ea1a:	000a      	movs	r2, r1
 800ea1c:	43d2      	mvns	r2, r2
 800ea1e:	401a      	ands	r2, r3
 800ea20:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800ea22:	683b      	ldr	r3, [r7, #0]
 800ea24:	019b      	lsls	r3, r3, #6
 800ea26:	22ff      	movs	r2, #255	; 0xff
 800ea28:	401a      	ands	r2, r3
 800ea2a:	1dfb      	adds	r3, r7, #7
 800ea2c:	781b      	ldrb	r3, [r3, #0]
 800ea2e:	0018      	movs	r0, r3
 800ea30:	2303      	movs	r3, #3
 800ea32:	4003      	ands	r3, r0
 800ea34:	00db      	lsls	r3, r3, #3
 800ea36:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ea38:	481f      	ldr	r0, [pc, #124]	; (800eab8 <__NVIC_SetPriority+0xd4>)
 800ea3a:	1dfb      	adds	r3, r7, #7
 800ea3c:	781b      	ldrb	r3, [r3, #0]
 800ea3e:	b25b      	sxtb	r3, r3
 800ea40:	089b      	lsrs	r3, r3, #2
 800ea42:	430a      	orrs	r2, r1
 800ea44:	33c0      	adds	r3, #192	; 0xc0
 800ea46:	009b      	lsls	r3, r3, #2
 800ea48:	501a      	str	r2, [r3, r0]
}
 800ea4a:	e031      	b.n	800eab0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ea4c:	4a1b      	ldr	r2, [pc, #108]	; (800eabc <__NVIC_SetPriority+0xd8>)
 800ea4e:	1dfb      	adds	r3, r7, #7
 800ea50:	781b      	ldrb	r3, [r3, #0]
 800ea52:	0019      	movs	r1, r3
 800ea54:	230f      	movs	r3, #15
 800ea56:	400b      	ands	r3, r1
 800ea58:	3b08      	subs	r3, #8
 800ea5a:	089b      	lsrs	r3, r3, #2
 800ea5c:	3306      	adds	r3, #6
 800ea5e:	009b      	lsls	r3, r3, #2
 800ea60:	18d3      	adds	r3, r2, r3
 800ea62:	3304      	adds	r3, #4
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	1dfa      	adds	r2, r7, #7
 800ea68:	7812      	ldrb	r2, [r2, #0]
 800ea6a:	0011      	movs	r1, r2
 800ea6c:	2203      	movs	r2, #3
 800ea6e:	400a      	ands	r2, r1
 800ea70:	00d2      	lsls	r2, r2, #3
 800ea72:	21ff      	movs	r1, #255	; 0xff
 800ea74:	4091      	lsls	r1, r2
 800ea76:	000a      	movs	r2, r1
 800ea78:	43d2      	mvns	r2, r2
 800ea7a:	401a      	ands	r2, r3
 800ea7c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800ea7e:	683b      	ldr	r3, [r7, #0]
 800ea80:	019b      	lsls	r3, r3, #6
 800ea82:	22ff      	movs	r2, #255	; 0xff
 800ea84:	401a      	ands	r2, r3
 800ea86:	1dfb      	adds	r3, r7, #7
 800ea88:	781b      	ldrb	r3, [r3, #0]
 800ea8a:	0018      	movs	r0, r3
 800ea8c:	2303      	movs	r3, #3
 800ea8e:	4003      	ands	r3, r0
 800ea90:	00db      	lsls	r3, r3, #3
 800ea92:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ea94:	4809      	ldr	r0, [pc, #36]	; (800eabc <__NVIC_SetPriority+0xd8>)
 800ea96:	1dfb      	adds	r3, r7, #7
 800ea98:	781b      	ldrb	r3, [r3, #0]
 800ea9a:	001c      	movs	r4, r3
 800ea9c:	230f      	movs	r3, #15
 800ea9e:	4023      	ands	r3, r4
 800eaa0:	3b08      	subs	r3, #8
 800eaa2:	089b      	lsrs	r3, r3, #2
 800eaa4:	430a      	orrs	r2, r1
 800eaa6:	3306      	adds	r3, #6
 800eaa8:	009b      	lsls	r3, r3, #2
 800eaaa:	18c3      	adds	r3, r0, r3
 800eaac:	3304      	adds	r3, #4
 800eaae:	601a      	str	r2, [r3, #0]
}
 800eab0:	46c0      	nop			; (mov r8, r8)
 800eab2:	46bd      	mov	sp, r7
 800eab4:	b003      	add	sp, #12
 800eab6:	bd90      	pop	{r4, r7, pc}
 800eab8:	e000e100 	.word	0xe000e100
 800eabc:	e000ed00 	.word	0xe000ed00

0800eac0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800eac0:	b580      	push	{r7, lr}
 800eac2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800eac4:	4b05      	ldr	r3, [pc, #20]	; (800eadc <SysTick_Handler+0x1c>)
 800eac6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800eac8:	f001 fc6a 	bl	80103a0 <xTaskGetSchedulerState>
 800eacc:	0003      	movs	r3, r0
 800eace:	2b01      	cmp	r3, #1
 800ead0:	d001      	beq.n	800ead6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ead2:	f002 f939 	bl	8010d48 <xPortSysTickHandler>
  }
}
 800ead6:	46c0      	nop			; (mov r8, r8)
 800ead8:	46bd      	mov	sp, r7
 800eada:	bd80      	pop	{r7, pc}
 800eadc:	e000e010 	.word	0xe000e010

0800eae0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800eae0:	b580      	push	{r7, lr}
 800eae2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800eae4:	2305      	movs	r3, #5
 800eae6:	425b      	negs	r3, r3
 800eae8:	2100      	movs	r1, #0
 800eaea:	0018      	movs	r0, r3
 800eaec:	f7ff ff7a 	bl	800e9e4 <__NVIC_SetPriority>
#endif
}
 800eaf0:	46c0      	nop			; (mov r8, r8)
 800eaf2:	46bd      	mov	sp, r7
 800eaf4:	bd80      	pop	{r7, pc}
	...

0800eaf8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800eaf8:	b580      	push	{r7, lr}
 800eafa:	b082      	sub	sp, #8
 800eafc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eafe:	f3ef 8305 	mrs	r3, IPSR
 800eb02:	603b      	str	r3, [r7, #0]
  return(result);
 800eb04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d003      	beq.n	800eb12 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800eb0a:	2306      	movs	r3, #6
 800eb0c:	425b      	negs	r3, r3
 800eb0e:	607b      	str	r3, [r7, #4]
 800eb10:	e00c      	b.n	800eb2c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800eb12:	4b09      	ldr	r3, [pc, #36]	; (800eb38 <osKernelInitialize+0x40>)
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d105      	bne.n	800eb26 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800eb1a:	4b07      	ldr	r3, [pc, #28]	; (800eb38 <osKernelInitialize+0x40>)
 800eb1c:	2201      	movs	r2, #1
 800eb1e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800eb20:	2300      	movs	r3, #0
 800eb22:	607b      	str	r3, [r7, #4]
 800eb24:	e002      	b.n	800eb2c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800eb26:	2301      	movs	r3, #1
 800eb28:	425b      	negs	r3, r3
 800eb2a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800eb2c:	687b      	ldr	r3, [r7, #4]
}
 800eb2e:	0018      	movs	r0, r3
 800eb30:	46bd      	mov	sp, r7
 800eb32:	b002      	add	sp, #8
 800eb34:	bd80      	pop	{r7, pc}
 800eb36:	46c0      	nop			; (mov r8, r8)
 800eb38:	20003f6c 	.word	0x20003f6c

0800eb3c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800eb3c:	b580      	push	{r7, lr}
 800eb3e:	b082      	sub	sp, #8
 800eb40:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eb42:	f3ef 8305 	mrs	r3, IPSR
 800eb46:	603b      	str	r3, [r7, #0]
  return(result);
 800eb48:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d003      	beq.n	800eb56 <osKernelStart+0x1a>
    stat = osErrorISR;
 800eb4e:	2306      	movs	r3, #6
 800eb50:	425b      	negs	r3, r3
 800eb52:	607b      	str	r3, [r7, #4]
 800eb54:	e010      	b.n	800eb78 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800eb56:	4b0b      	ldr	r3, [pc, #44]	; (800eb84 <osKernelStart+0x48>)
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	2b01      	cmp	r3, #1
 800eb5c:	d109      	bne.n	800eb72 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800eb5e:	f7ff ffbf 	bl	800eae0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800eb62:	4b08      	ldr	r3, [pc, #32]	; (800eb84 <osKernelStart+0x48>)
 800eb64:	2202      	movs	r2, #2
 800eb66:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800eb68:	f001 f830 	bl	800fbcc <vTaskStartScheduler>
      stat = osOK;
 800eb6c:	2300      	movs	r3, #0
 800eb6e:	607b      	str	r3, [r7, #4]
 800eb70:	e002      	b.n	800eb78 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800eb72:	2301      	movs	r3, #1
 800eb74:	425b      	negs	r3, r3
 800eb76:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800eb78:	687b      	ldr	r3, [r7, #4]
}
 800eb7a:	0018      	movs	r0, r3
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	b002      	add	sp, #8
 800eb80:	bd80      	pop	{r7, pc}
 800eb82:	46c0      	nop			; (mov r8, r8)
 800eb84:	20003f6c 	.word	0x20003f6c

0800eb88 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800eb88:	b5b0      	push	{r4, r5, r7, lr}
 800eb8a:	b08e      	sub	sp, #56	; 0x38
 800eb8c:	af04      	add	r7, sp, #16
 800eb8e:	60f8      	str	r0, [r7, #12]
 800eb90:	60b9      	str	r1, [r7, #8]
 800eb92:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800eb94:	2300      	movs	r3, #0
 800eb96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eb98:	f3ef 8305 	mrs	r3, IPSR
 800eb9c:	617b      	str	r3, [r7, #20]
  return(result);
 800eb9e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d000      	beq.n	800eba6 <osThreadNew+0x1e>
 800eba4:	e081      	b.n	800ecaa <osThreadNew+0x122>
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d100      	bne.n	800ebae <osThreadNew+0x26>
 800ebac:	e07d      	b.n	800ecaa <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 800ebae:	2380      	movs	r3, #128	; 0x80
 800ebb0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ebb2:	2318      	movs	r3, #24
 800ebb4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ebb6:	2300      	movs	r3, #0
 800ebb8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800ebba:	2301      	movs	r3, #1
 800ebbc:	425b      	negs	r3, r3
 800ebbe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d044      	beq.n	800ec50 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d002      	beq.n	800ebd4 <osThreadNew+0x4c>
        name = attr->name;
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	699b      	ldr	r3, [r3, #24]
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d002      	beq.n	800ebe2 <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	699b      	ldr	r3, [r3, #24]
 800ebe0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ebe2:	69fb      	ldr	r3, [r7, #28]
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d007      	beq.n	800ebf8 <osThreadNew+0x70>
 800ebe8:	69fb      	ldr	r3, [r7, #28]
 800ebea:	2b38      	cmp	r3, #56	; 0x38
 800ebec:	d804      	bhi.n	800ebf8 <osThreadNew+0x70>
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	685b      	ldr	r3, [r3, #4]
 800ebf2:	2201      	movs	r2, #1
 800ebf4:	4013      	ands	r3, r2
 800ebf6:	d001      	beq.n	800ebfc <osThreadNew+0x74>
        return (NULL);
 800ebf8:	2300      	movs	r3, #0
 800ebfa:	e057      	b.n	800ecac <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	695b      	ldr	r3, [r3, #20]
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d003      	beq.n	800ec0c <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	695b      	ldr	r3, [r3, #20]
 800ec08:	089b      	lsrs	r3, r3, #2
 800ec0a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	689b      	ldr	r3, [r3, #8]
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d00e      	beq.n	800ec32 <osThreadNew+0xaa>
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	68db      	ldr	r3, [r3, #12]
 800ec18:	2ba7      	cmp	r3, #167	; 0xa7
 800ec1a:	d90a      	bls.n	800ec32 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d006      	beq.n	800ec32 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	695b      	ldr	r3, [r3, #20]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d002      	beq.n	800ec32 <osThreadNew+0xaa>
        mem = 1;
 800ec2c:	2301      	movs	r3, #1
 800ec2e:	61bb      	str	r3, [r7, #24]
 800ec30:	e010      	b.n	800ec54 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	689b      	ldr	r3, [r3, #8]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d10c      	bne.n	800ec54 <osThreadNew+0xcc>
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	68db      	ldr	r3, [r3, #12]
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d108      	bne.n	800ec54 <osThreadNew+0xcc>
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	691b      	ldr	r3, [r3, #16]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d104      	bne.n	800ec54 <osThreadNew+0xcc>
          mem = 0;
 800ec4a:	2300      	movs	r3, #0
 800ec4c:	61bb      	str	r3, [r7, #24]
 800ec4e:	e001      	b.n	800ec54 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800ec50:	2300      	movs	r3, #0
 800ec52:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ec54:	69bb      	ldr	r3, [r7, #24]
 800ec56:	2b01      	cmp	r3, #1
 800ec58:	d112      	bne.n	800ec80 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ec62:	68bd      	ldr	r5, [r7, #8]
 800ec64:	6a3c      	ldr	r4, [r7, #32]
 800ec66:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ec68:	68f8      	ldr	r0, [r7, #12]
 800ec6a:	9302      	str	r3, [sp, #8]
 800ec6c:	9201      	str	r2, [sp, #4]
 800ec6e:	69fb      	ldr	r3, [r7, #28]
 800ec70:	9300      	str	r3, [sp, #0]
 800ec72:	002b      	movs	r3, r5
 800ec74:	0022      	movs	r2, r4
 800ec76:	f000 fdea 	bl	800f84e <xTaskCreateStatic>
 800ec7a:	0003      	movs	r3, r0
 800ec7c:	613b      	str	r3, [r7, #16]
 800ec7e:	e014      	b.n	800ecaa <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 800ec80:	69bb      	ldr	r3, [r7, #24]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d111      	bne.n	800ecaa <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ec86:	6a3b      	ldr	r3, [r7, #32]
 800ec88:	b29a      	uxth	r2, r3
 800ec8a:	68bc      	ldr	r4, [r7, #8]
 800ec8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ec8e:	68f8      	ldr	r0, [r7, #12]
 800ec90:	2310      	movs	r3, #16
 800ec92:	18fb      	adds	r3, r7, r3
 800ec94:	9301      	str	r3, [sp, #4]
 800ec96:	69fb      	ldr	r3, [r7, #28]
 800ec98:	9300      	str	r3, [sp, #0]
 800ec9a:	0023      	movs	r3, r4
 800ec9c:	f000 fe1b 	bl	800f8d6 <xTaskCreate>
 800eca0:	0003      	movs	r3, r0
 800eca2:	2b01      	cmp	r3, #1
 800eca4:	d001      	beq.n	800ecaa <osThreadNew+0x122>
            hTask = NULL;
 800eca6:	2300      	movs	r3, #0
 800eca8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ecaa:	693b      	ldr	r3, [r7, #16]
}
 800ecac:	0018      	movs	r0, r3
 800ecae:	46bd      	mov	sp, r7
 800ecb0:	b00a      	add	sp, #40	; 0x28
 800ecb2:	bdb0      	pop	{r4, r5, r7, pc}

0800ecb4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ecb4:	b580      	push	{r7, lr}
 800ecb6:	b084      	sub	sp, #16
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ecbc:	f3ef 8305 	mrs	r3, IPSR
 800ecc0:	60bb      	str	r3, [r7, #8]
  return(result);
 800ecc2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d003      	beq.n	800ecd0 <osDelay+0x1c>
    stat = osErrorISR;
 800ecc8:	2306      	movs	r3, #6
 800ecca:	425b      	negs	r3, r3
 800eccc:	60fb      	str	r3, [r7, #12]
 800ecce:	e008      	b.n	800ece2 <osDelay+0x2e>
  }
  else {
    stat = osOK;
 800ecd0:	2300      	movs	r3, #0
 800ecd2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d003      	beq.n	800ece2 <osDelay+0x2e>
      vTaskDelay(ticks);
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	0018      	movs	r0, r3
 800ecde:	f000 ff4f 	bl	800fb80 <vTaskDelay>
    }
  }

  return (stat);
 800ece2:	68fb      	ldr	r3, [r7, #12]
}
 800ece4:	0018      	movs	r0, r3
 800ece6:	46bd      	mov	sp, r7
 800ece8:	b004      	add	sp, #16
 800ecea:	bd80      	pop	{r7, pc}

0800ecec <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800ecec:	b590      	push	{r4, r7, lr}
 800ecee:	b08b      	sub	sp, #44	; 0x2c
 800ecf0:	af02      	add	r7, sp, #8
 800ecf2:	60f8      	str	r0, [r7, #12]
 800ecf4:	60b9      	str	r1, [r7, #8]
 800ecf6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800ecf8:	2300      	movs	r3, #0
 800ecfa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ecfc:	f3ef 8305 	mrs	r3, IPSR
 800ed00:	613b      	str	r3, [r7, #16]
  return(result);
 800ed02:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d000      	beq.n	800ed0a <osMessageQueueNew+0x1e>
 800ed08:	e064      	b.n	800edd4 <osMessageQueueNew+0xe8>
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d100      	bne.n	800ed12 <osMessageQueueNew+0x26>
 800ed10:	e060      	b.n	800edd4 <osMessageQueueNew+0xe8>
 800ed12:	68bb      	ldr	r3, [r7, #8]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d05d      	beq.n	800edd4 <osMessageQueueNew+0xe8>
    mem = -1;
 800ed18:	2301      	movs	r3, #1
 800ed1a:	425b      	negs	r3, r3
 800ed1c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d028      	beq.n	800ed76 <osMessageQueueNew+0x8a>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	689b      	ldr	r3, [r3, #8]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d011      	beq.n	800ed50 <osMessageQueueNew+0x64>
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	68db      	ldr	r3, [r3, #12]
 800ed30:	2b4f      	cmp	r3, #79	; 0x4f
 800ed32:	d90d      	bls.n	800ed50 <osMessageQueueNew+0x64>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d009      	beq.n	800ed50 <osMessageQueueNew+0x64>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	695a      	ldr	r2, [r3, #20]
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	68b9      	ldr	r1, [r7, #8]
 800ed44:	434b      	muls	r3, r1
 800ed46:	429a      	cmp	r2, r3
 800ed48:	d302      	bcc.n	800ed50 <osMessageQueueNew+0x64>
        mem = 1;
 800ed4a:	2301      	movs	r3, #1
 800ed4c:	61bb      	str	r3, [r7, #24]
 800ed4e:	e014      	b.n	800ed7a <osMessageQueueNew+0x8e>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	689b      	ldr	r3, [r3, #8]
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d110      	bne.n	800ed7a <osMessageQueueNew+0x8e>
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	68db      	ldr	r3, [r3, #12]
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d10c      	bne.n	800ed7a <osMessageQueueNew+0x8e>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d108      	bne.n	800ed7a <osMessageQueueNew+0x8e>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	695b      	ldr	r3, [r3, #20]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d104      	bne.n	800ed7a <osMessageQueueNew+0x8e>
          mem = 0;
 800ed70:	2300      	movs	r3, #0
 800ed72:	61bb      	str	r3, [r7, #24]
 800ed74:	e001      	b.n	800ed7a <osMessageQueueNew+0x8e>
        }
      }
    }
    else {
      mem = 0;
 800ed76:	2300      	movs	r3, #0
 800ed78:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ed7a:	69bb      	ldr	r3, [r7, #24]
 800ed7c:	2b01      	cmp	r3, #1
 800ed7e:	d10c      	bne.n	800ed9a <osMessageQueueNew+0xae>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	691a      	ldr	r2, [r3, #16]
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	689b      	ldr	r3, [r3, #8]
 800ed88:	68b9      	ldr	r1, [r7, #8]
 800ed8a:	68f8      	ldr	r0, [r7, #12]
 800ed8c:	2400      	movs	r4, #0
 800ed8e:	9400      	str	r4, [sp, #0]
 800ed90:	f000 f953 	bl	800f03a <xQueueGenericCreateStatic>
 800ed94:	0003      	movs	r3, r0
 800ed96:	61fb      	str	r3, [r7, #28]
 800ed98:	e00a      	b.n	800edb0 <osMessageQueueNew+0xc4>
      #endif
    }
    else {
      if (mem == 0) {
 800ed9a:	69bb      	ldr	r3, [r7, #24]
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d107      	bne.n	800edb0 <osMessageQueueNew+0xc4>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800eda0:	68b9      	ldr	r1, [r7, #8]
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	2200      	movs	r2, #0
 800eda6:	0018      	movs	r0, r3
 800eda8:	f000 f993 	bl	800f0d2 <xQueueGenericCreate>
 800edac:	0003      	movs	r3, r0
 800edae:	61fb      	str	r3, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800edb0:	69fb      	ldr	r3, [r7, #28]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d00e      	beq.n	800edd4 <osMessageQueueNew+0xe8>
      if (attr != NULL) {
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d003      	beq.n	800edc4 <osMessageQueueNew+0xd8>
        name = attr->name;
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	617b      	str	r3, [r7, #20]
 800edc2:	e001      	b.n	800edc8 <osMessageQueueNew+0xdc>
      } else {
        name = NULL;
 800edc4:	2300      	movs	r3, #0
 800edc6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800edc8:	697a      	ldr	r2, [r7, #20]
 800edca:	69fb      	ldr	r3, [r7, #28]
 800edcc:	0011      	movs	r1, r2
 800edce:	0018      	movs	r0, r3
 800edd0:	f000 fce2 	bl	800f798 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800edd4:	69fb      	ldr	r3, [r7, #28]
}
 800edd6:	0018      	movs	r0, r3
 800edd8:	46bd      	mov	sp, r7
 800edda:	b009      	add	sp, #36	; 0x24
 800eddc:	bd90      	pop	{r4, r7, pc}
	...

0800ede0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ede0:	b580      	push	{r7, lr}
 800ede2:	b084      	sub	sp, #16
 800ede4:	af00      	add	r7, sp, #0
 800ede6:	60f8      	str	r0, [r7, #12]
 800ede8:	60b9      	str	r1, [r7, #8]
 800edea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	4a06      	ldr	r2, [pc, #24]	; (800ee08 <vApplicationGetIdleTaskMemory+0x28>)
 800edf0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800edf2:	68bb      	ldr	r3, [r7, #8]
 800edf4:	4a05      	ldr	r2, [pc, #20]	; (800ee0c <vApplicationGetIdleTaskMemory+0x2c>)
 800edf6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	2280      	movs	r2, #128	; 0x80
 800edfc:	601a      	str	r2, [r3, #0]
}
 800edfe:	46c0      	nop			; (mov r8, r8)
 800ee00:	46bd      	mov	sp, r7
 800ee02:	b004      	add	sp, #16
 800ee04:	bd80      	pop	{r7, pc}
 800ee06:	46c0      	nop			; (mov r8, r8)
 800ee08:	20003f70 	.word	0x20003f70
 800ee0c:	20004018 	.word	0x20004018

0800ee10 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ee10:	b580      	push	{r7, lr}
 800ee12:	b084      	sub	sp, #16
 800ee14:	af00      	add	r7, sp, #0
 800ee16:	60f8      	str	r0, [r7, #12]
 800ee18:	60b9      	str	r1, [r7, #8]
 800ee1a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	4a06      	ldr	r2, [pc, #24]	; (800ee38 <vApplicationGetTimerTaskMemory+0x28>)
 800ee20:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ee22:	68bb      	ldr	r3, [r7, #8]
 800ee24:	4a05      	ldr	r2, [pc, #20]	; (800ee3c <vApplicationGetTimerTaskMemory+0x2c>)
 800ee26:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	2280      	movs	r2, #128	; 0x80
 800ee2c:	0052      	lsls	r2, r2, #1
 800ee2e:	601a      	str	r2, [r3, #0]
}
 800ee30:	46c0      	nop			; (mov r8, r8)
 800ee32:	46bd      	mov	sp, r7
 800ee34:	b004      	add	sp, #16
 800ee36:	bd80      	pop	{r7, pc}
 800ee38:	20004218 	.word	0x20004218
 800ee3c:	200042c0 	.word	0x200042c0

0800ee40 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ee40:	b580      	push	{r7, lr}
 800ee42:	b082      	sub	sp, #8
 800ee44:	af00      	add	r7, sp, #0
 800ee46:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	3308      	adds	r3, #8
 800ee4c:	001a      	movs	r2, r3
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	2201      	movs	r2, #1
 800ee56:	4252      	negs	r2, r2
 800ee58:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	3308      	adds	r3, #8
 800ee5e:	001a      	movs	r2, r3
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	3308      	adds	r3, #8
 800ee68:	001a      	movs	r2, r3
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	2200      	movs	r2, #0
 800ee72:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ee74:	46c0      	nop			; (mov r8, r8)
 800ee76:	46bd      	mov	sp, r7
 800ee78:	b002      	add	sp, #8
 800ee7a:	bd80      	pop	{r7, pc}

0800ee7c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ee7c:	b580      	push	{r7, lr}
 800ee7e:	b082      	sub	sp, #8
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	2200      	movs	r2, #0
 800ee88:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ee8a:	46c0      	nop			; (mov r8, r8)
 800ee8c:	46bd      	mov	sp, r7
 800ee8e:	b002      	add	sp, #8
 800ee90:	bd80      	pop	{r7, pc}

0800ee92 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ee92:	b580      	push	{r7, lr}
 800ee94:	b084      	sub	sp, #16
 800ee96:	af00      	add	r7, sp, #0
 800ee98:	6078      	str	r0, [r7, #4]
 800ee9a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	685b      	ldr	r3, [r3, #4]
 800eea0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800eea2:	683b      	ldr	r3, [r7, #0]
 800eea4:	68fa      	ldr	r2, [r7, #12]
 800eea6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	689a      	ldr	r2, [r3, #8]
 800eeac:	683b      	ldr	r3, [r7, #0]
 800eeae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	689b      	ldr	r3, [r3, #8]
 800eeb4:	683a      	ldr	r2, [r7, #0]
 800eeb6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	683a      	ldr	r2, [r7, #0]
 800eebc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800eebe:	683b      	ldr	r3, [r7, #0]
 800eec0:	687a      	ldr	r2, [r7, #4]
 800eec2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	1c5a      	adds	r2, r3, #1
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	601a      	str	r2, [r3, #0]
}
 800eece:	46c0      	nop			; (mov r8, r8)
 800eed0:	46bd      	mov	sp, r7
 800eed2:	b004      	add	sp, #16
 800eed4:	bd80      	pop	{r7, pc}

0800eed6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800eed6:	b580      	push	{r7, lr}
 800eed8:	b084      	sub	sp, #16
 800eeda:	af00      	add	r7, sp, #0
 800eedc:	6078      	str	r0, [r7, #4]
 800eede:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800eee0:	683b      	ldr	r3, [r7, #0]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800eee6:	68bb      	ldr	r3, [r7, #8]
 800eee8:	3301      	adds	r3, #1
 800eeea:	d103      	bne.n	800eef4 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	691b      	ldr	r3, [r3, #16]
 800eef0:	60fb      	str	r3, [r7, #12]
 800eef2:	e00c      	b.n	800ef0e <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	3308      	adds	r3, #8
 800eef8:	60fb      	str	r3, [r7, #12]
 800eefa:	e002      	b.n	800ef02 <vListInsert+0x2c>
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	685b      	ldr	r3, [r3, #4]
 800ef00:	60fb      	str	r3, [r7, #12]
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	685b      	ldr	r3, [r3, #4]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	68ba      	ldr	r2, [r7, #8]
 800ef0a:	429a      	cmp	r2, r3
 800ef0c:	d2f6      	bcs.n	800eefc <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	685a      	ldr	r2, [r3, #4]
 800ef12:	683b      	ldr	r3, [r7, #0]
 800ef14:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ef16:	683b      	ldr	r3, [r7, #0]
 800ef18:	685b      	ldr	r3, [r3, #4]
 800ef1a:	683a      	ldr	r2, [r7, #0]
 800ef1c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ef1e:	683b      	ldr	r3, [r7, #0]
 800ef20:	68fa      	ldr	r2, [r7, #12]
 800ef22:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	683a      	ldr	r2, [r7, #0]
 800ef28:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ef2a:	683b      	ldr	r3, [r7, #0]
 800ef2c:	687a      	ldr	r2, [r7, #4]
 800ef2e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	1c5a      	adds	r2, r3, #1
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	601a      	str	r2, [r3, #0]
}
 800ef3a:	46c0      	nop			; (mov r8, r8)
 800ef3c:	46bd      	mov	sp, r7
 800ef3e:	b004      	add	sp, #16
 800ef40:	bd80      	pop	{r7, pc}

0800ef42 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ef42:	b580      	push	{r7, lr}
 800ef44:	b084      	sub	sp, #16
 800ef46:	af00      	add	r7, sp, #0
 800ef48:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	691b      	ldr	r3, [r3, #16]
 800ef4e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	685b      	ldr	r3, [r3, #4]
 800ef54:	687a      	ldr	r2, [r7, #4]
 800ef56:	6892      	ldr	r2, [r2, #8]
 800ef58:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	689b      	ldr	r3, [r3, #8]
 800ef5e:	687a      	ldr	r2, [r7, #4]
 800ef60:	6852      	ldr	r2, [r2, #4]
 800ef62:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	685b      	ldr	r3, [r3, #4]
 800ef68:	687a      	ldr	r2, [r7, #4]
 800ef6a:	429a      	cmp	r2, r3
 800ef6c:	d103      	bne.n	800ef76 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	689a      	ldr	r2, [r3, #8]
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	2200      	movs	r2, #0
 800ef7a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	1e5a      	subs	r2, r3, #1
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ef86:	68fb      	ldr	r3, [r7, #12]
 800ef88:	681b      	ldr	r3, [r3, #0]
}
 800ef8a:	0018      	movs	r0, r3
 800ef8c:	46bd      	mov	sp, r7
 800ef8e:	b004      	add	sp, #16
 800ef90:	bd80      	pop	{r7, pc}

0800ef92 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ef92:	b580      	push	{r7, lr}
 800ef94:	b084      	sub	sp, #16
 800ef96:	af00      	add	r7, sp, #0
 800ef98:	6078      	str	r0, [r7, #4]
 800ef9a:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d101      	bne.n	800efaa <xQueueGenericReset+0x18>
 800efa6:	b672      	cpsid	i
 800efa8:	e7fe      	b.n	800efa8 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800efaa:	f001 fe71 	bl	8010c90 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	681a      	ldr	r2, [r3, #0]
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800efba:	434b      	muls	r3, r1
 800efbc:	18d2      	adds	r2, r2, r3
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	2200      	movs	r2, #0
 800efc6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	681a      	ldr	r2, [r3, #0]
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	681a      	ldr	r2, [r3, #0]
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800efd8:	1e59      	subs	r1, r3, #1
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800efde:	434b      	muls	r3, r1
 800efe0:	18d2      	adds	r2, r2, r3
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	2244      	movs	r2, #68	; 0x44
 800efea:	21ff      	movs	r1, #255	; 0xff
 800efec:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	2245      	movs	r2, #69	; 0x45
 800eff2:	21ff      	movs	r1, #255	; 0xff
 800eff4:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800eff6:	683b      	ldr	r3, [r7, #0]
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d10d      	bne.n	800f018 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	691b      	ldr	r3, [r3, #16]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d013      	beq.n	800f02c <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	3310      	adds	r3, #16
 800f008:	0018      	movs	r0, r3
 800f00a:	f001 f831 	bl	8010070 <xTaskRemoveFromEventList>
 800f00e:	1e03      	subs	r3, r0, #0
 800f010:	d00c      	beq.n	800f02c <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f012:	f001 fe2d 	bl	8010c70 <vPortYield>
 800f016:	e009      	b.n	800f02c <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	3310      	adds	r3, #16
 800f01c:	0018      	movs	r0, r3
 800f01e:	f7ff ff0f 	bl	800ee40 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	3324      	adds	r3, #36	; 0x24
 800f026:	0018      	movs	r0, r3
 800f028:	f7ff ff0a 	bl	800ee40 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f02c:	f001 fe42 	bl	8010cb4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f030:	2301      	movs	r3, #1
}
 800f032:	0018      	movs	r0, r3
 800f034:	46bd      	mov	sp, r7
 800f036:	b004      	add	sp, #16
 800f038:	bd80      	pop	{r7, pc}

0800f03a <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f03a:	b590      	push	{r4, r7, lr}
 800f03c:	b089      	sub	sp, #36	; 0x24
 800f03e:	af02      	add	r7, sp, #8
 800f040:	60f8      	str	r0, [r7, #12]
 800f042:	60b9      	str	r1, [r7, #8]
 800f044:	607a      	str	r2, [r7, #4]
 800f046:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d101      	bne.n	800f052 <xQueueGenericCreateStatic+0x18>
 800f04e:	b672      	cpsid	i
 800f050:	e7fe      	b.n	800f050 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f052:	683b      	ldr	r3, [r7, #0]
 800f054:	2b00      	cmp	r3, #0
 800f056:	d101      	bne.n	800f05c <xQueueGenericCreateStatic+0x22>
 800f058:	b672      	cpsid	i
 800f05a:	e7fe      	b.n	800f05a <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d002      	beq.n	800f068 <xQueueGenericCreateStatic+0x2e>
 800f062:	68bb      	ldr	r3, [r7, #8]
 800f064:	2b00      	cmp	r3, #0
 800f066:	d001      	beq.n	800f06c <xQueueGenericCreateStatic+0x32>
 800f068:	2301      	movs	r3, #1
 800f06a:	e000      	b.n	800f06e <xQueueGenericCreateStatic+0x34>
 800f06c:	2300      	movs	r3, #0
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d101      	bne.n	800f076 <xQueueGenericCreateStatic+0x3c>
 800f072:	b672      	cpsid	i
 800f074:	e7fe      	b.n	800f074 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d102      	bne.n	800f082 <xQueueGenericCreateStatic+0x48>
 800f07c:	68bb      	ldr	r3, [r7, #8]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d101      	bne.n	800f086 <xQueueGenericCreateStatic+0x4c>
 800f082:	2301      	movs	r3, #1
 800f084:	e000      	b.n	800f088 <xQueueGenericCreateStatic+0x4e>
 800f086:	2300      	movs	r3, #0
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d101      	bne.n	800f090 <xQueueGenericCreateStatic+0x56>
 800f08c:	b672      	cpsid	i
 800f08e:	e7fe      	b.n	800f08e <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f090:	2350      	movs	r3, #80	; 0x50
 800f092:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f094:	693b      	ldr	r3, [r7, #16]
 800f096:	2b50      	cmp	r3, #80	; 0x50
 800f098:	d001      	beq.n	800f09e <xQueueGenericCreateStatic+0x64>
 800f09a:	b672      	cpsid	i
 800f09c:	e7fe      	b.n	800f09c <xQueueGenericCreateStatic+0x62>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f09e:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f0a0:	683b      	ldr	r3, [r7, #0]
 800f0a2:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800f0a4:	697b      	ldr	r3, [r7, #20]
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d00e      	beq.n	800f0c8 <xQueueGenericCreateStatic+0x8e>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f0aa:	697b      	ldr	r3, [r7, #20]
 800f0ac:	2246      	movs	r2, #70	; 0x46
 800f0ae:	2101      	movs	r1, #1
 800f0b0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f0b2:	2328      	movs	r3, #40	; 0x28
 800f0b4:	18fb      	adds	r3, r7, r3
 800f0b6:	781c      	ldrb	r4, [r3, #0]
 800f0b8:	687a      	ldr	r2, [r7, #4]
 800f0ba:	68b9      	ldr	r1, [r7, #8]
 800f0bc:	68f8      	ldr	r0, [r7, #12]
 800f0be:	697b      	ldr	r3, [r7, #20]
 800f0c0:	9300      	str	r3, [sp, #0]
 800f0c2:	0023      	movs	r3, r4
 800f0c4:	f000 f837 	bl	800f136 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f0c8:	697b      	ldr	r3, [r7, #20]
	}
 800f0ca:	0018      	movs	r0, r3
 800f0cc:	46bd      	mov	sp, r7
 800f0ce:	b007      	add	sp, #28
 800f0d0:	bd90      	pop	{r4, r7, pc}

0800f0d2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f0d2:	b590      	push	{r4, r7, lr}
 800f0d4:	b08b      	sub	sp, #44	; 0x2c
 800f0d6:	af02      	add	r7, sp, #8
 800f0d8:	60f8      	str	r0, [r7, #12]
 800f0da:	60b9      	str	r1, [r7, #8]
 800f0dc:	1dfb      	adds	r3, r7, #7
 800f0de:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d101      	bne.n	800f0ea <xQueueGenericCreate+0x18>
 800f0e6:	b672      	cpsid	i
 800f0e8:	e7fe      	b.n	800f0e8 <xQueueGenericCreate+0x16>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	68ba      	ldr	r2, [r7, #8]
 800f0ee:	4353      	muls	r3, r2
 800f0f0:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f0f2:	69fb      	ldr	r3, [r7, #28]
 800f0f4:	3350      	adds	r3, #80	; 0x50
 800f0f6:	0018      	movs	r0, r3
 800f0f8:	f001 fe62 	bl	8010dc0 <pvPortMalloc>
 800f0fc:	0003      	movs	r3, r0
 800f0fe:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 800f100:	69bb      	ldr	r3, [r7, #24]
 800f102:	2b00      	cmp	r3, #0
 800f104:	d012      	beq.n	800f12c <xQueueGenericCreate+0x5a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f106:	69bb      	ldr	r3, [r7, #24]
 800f108:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f10a:	697b      	ldr	r3, [r7, #20]
 800f10c:	3350      	adds	r3, #80	; 0x50
 800f10e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f110:	69bb      	ldr	r3, [r7, #24]
 800f112:	2246      	movs	r2, #70	; 0x46
 800f114:	2100      	movs	r1, #0
 800f116:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f118:	1dfb      	adds	r3, r7, #7
 800f11a:	781c      	ldrb	r4, [r3, #0]
 800f11c:	697a      	ldr	r2, [r7, #20]
 800f11e:	68b9      	ldr	r1, [r7, #8]
 800f120:	68f8      	ldr	r0, [r7, #12]
 800f122:	69bb      	ldr	r3, [r7, #24]
 800f124:	9300      	str	r3, [sp, #0]
 800f126:	0023      	movs	r3, r4
 800f128:	f000 f805 	bl	800f136 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f12c:	69bb      	ldr	r3, [r7, #24]
	}
 800f12e:	0018      	movs	r0, r3
 800f130:	46bd      	mov	sp, r7
 800f132:	b009      	add	sp, #36	; 0x24
 800f134:	bd90      	pop	{r4, r7, pc}

0800f136 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f136:	b580      	push	{r7, lr}
 800f138:	b084      	sub	sp, #16
 800f13a:	af00      	add	r7, sp, #0
 800f13c:	60f8      	str	r0, [r7, #12]
 800f13e:	60b9      	str	r1, [r7, #8]
 800f140:	607a      	str	r2, [r7, #4]
 800f142:	001a      	movs	r2, r3
 800f144:	1cfb      	adds	r3, r7, #3
 800f146:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f148:	68bb      	ldr	r3, [r7, #8]
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	d103      	bne.n	800f156 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f14e:	69bb      	ldr	r3, [r7, #24]
 800f150:	69ba      	ldr	r2, [r7, #24]
 800f152:	601a      	str	r2, [r3, #0]
 800f154:	e002      	b.n	800f15c <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f156:	69bb      	ldr	r3, [r7, #24]
 800f158:	687a      	ldr	r2, [r7, #4]
 800f15a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f15c:	69bb      	ldr	r3, [r7, #24]
 800f15e:	68fa      	ldr	r2, [r7, #12]
 800f160:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f162:	69bb      	ldr	r3, [r7, #24]
 800f164:	68ba      	ldr	r2, [r7, #8]
 800f166:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f168:	69bb      	ldr	r3, [r7, #24]
 800f16a:	2101      	movs	r1, #1
 800f16c:	0018      	movs	r0, r3
 800f16e:	f7ff ff10 	bl	800ef92 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f172:	69bb      	ldr	r3, [r7, #24]
 800f174:	1cfa      	adds	r2, r7, #3
 800f176:	214c      	movs	r1, #76	; 0x4c
 800f178:	7812      	ldrb	r2, [r2, #0]
 800f17a:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f17c:	46c0      	nop			; (mov r8, r8)
 800f17e:	46bd      	mov	sp, r7
 800f180:	b004      	add	sp, #16
 800f182:	bd80      	pop	{r7, pc}

0800f184 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f184:	b580      	push	{r7, lr}
 800f186:	b08a      	sub	sp, #40	; 0x28
 800f188:	af00      	add	r7, sp, #0
 800f18a:	60f8      	str	r0, [r7, #12]
 800f18c:	60b9      	str	r1, [r7, #8]
 800f18e:	607a      	str	r2, [r7, #4]
 800f190:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f192:	2300      	movs	r3, #0
 800f194:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800f19a:	6a3b      	ldr	r3, [r7, #32]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d101      	bne.n	800f1a4 <xQueueGenericSend+0x20>
 800f1a0:	b672      	cpsid	i
 800f1a2:	e7fe      	b.n	800f1a2 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f1a4:	68bb      	ldr	r3, [r7, #8]
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d103      	bne.n	800f1b2 <xQueueGenericSend+0x2e>
 800f1aa:	6a3b      	ldr	r3, [r7, #32]
 800f1ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d101      	bne.n	800f1b6 <xQueueGenericSend+0x32>
 800f1b2:	2301      	movs	r3, #1
 800f1b4:	e000      	b.n	800f1b8 <xQueueGenericSend+0x34>
 800f1b6:	2300      	movs	r3, #0
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d101      	bne.n	800f1c0 <xQueueGenericSend+0x3c>
 800f1bc:	b672      	cpsid	i
 800f1be:	e7fe      	b.n	800f1be <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f1c0:	683b      	ldr	r3, [r7, #0]
 800f1c2:	2b02      	cmp	r3, #2
 800f1c4:	d103      	bne.n	800f1ce <xQueueGenericSend+0x4a>
 800f1c6:	6a3b      	ldr	r3, [r7, #32]
 800f1c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f1ca:	2b01      	cmp	r3, #1
 800f1cc:	d101      	bne.n	800f1d2 <xQueueGenericSend+0x4e>
 800f1ce:	2301      	movs	r3, #1
 800f1d0:	e000      	b.n	800f1d4 <xQueueGenericSend+0x50>
 800f1d2:	2300      	movs	r3, #0
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d101      	bne.n	800f1dc <xQueueGenericSend+0x58>
 800f1d8:	b672      	cpsid	i
 800f1da:	e7fe      	b.n	800f1da <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f1dc:	f001 f8e0 	bl	80103a0 <xTaskGetSchedulerState>
 800f1e0:	1e03      	subs	r3, r0, #0
 800f1e2:	d102      	bne.n	800f1ea <xQueueGenericSend+0x66>
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d101      	bne.n	800f1ee <xQueueGenericSend+0x6a>
 800f1ea:	2301      	movs	r3, #1
 800f1ec:	e000      	b.n	800f1f0 <xQueueGenericSend+0x6c>
 800f1ee:	2300      	movs	r3, #0
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d101      	bne.n	800f1f8 <xQueueGenericSend+0x74>
 800f1f4:	b672      	cpsid	i
 800f1f6:	e7fe      	b.n	800f1f6 <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f1f8:	f001 fd4a 	bl	8010c90 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f1fc:	6a3b      	ldr	r3, [r7, #32]
 800f1fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f200:	6a3b      	ldr	r3, [r7, #32]
 800f202:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f204:	429a      	cmp	r2, r3
 800f206:	d302      	bcc.n	800f20e <xQueueGenericSend+0x8a>
 800f208:	683b      	ldr	r3, [r7, #0]
 800f20a:	2b02      	cmp	r3, #2
 800f20c:	d11e      	bne.n	800f24c <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f20e:	683a      	ldr	r2, [r7, #0]
 800f210:	68b9      	ldr	r1, [r7, #8]
 800f212:	6a3b      	ldr	r3, [r7, #32]
 800f214:	0018      	movs	r0, r3
 800f216:	f000 f9a2 	bl	800f55e <prvCopyDataToQueue>
 800f21a:	0003      	movs	r3, r0
 800f21c:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f21e:	6a3b      	ldr	r3, [r7, #32]
 800f220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f222:	2b00      	cmp	r3, #0
 800f224:	d009      	beq.n	800f23a <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f226:	6a3b      	ldr	r3, [r7, #32]
 800f228:	3324      	adds	r3, #36	; 0x24
 800f22a:	0018      	movs	r0, r3
 800f22c:	f000 ff20 	bl	8010070 <xTaskRemoveFromEventList>
 800f230:	1e03      	subs	r3, r0, #0
 800f232:	d007      	beq.n	800f244 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f234:	f001 fd1c 	bl	8010c70 <vPortYield>
 800f238:	e004      	b.n	800f244 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f23a:	69fb      	ldr	r3, [r7, #28]
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d001      	beq.n	800f244 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f240:	f001 fd16 	bl	8010c70 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f244:	f001 fd36 	bl	8010cb4 <vPortExitCritical>
				return pdPASS;
 800f248:	2301      	movs	r3, #1
 800f24a:	e05b      	b.n	800f304 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d103      	bne.n	800f25a <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f252:	f001 fd2f 	bl	8010cb4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f256:	2300      	movs	r3, #0
 800f258:	e054      	b.n	800f304 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f25a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d106      	bne.n	800f26e <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f260:	2314      	movs	r3, #20
 800f262:	18fb      	adds	r3, r7, r3
 800f264:	0018      	movs	r0, r3
 800f266:	f000 ff5f 	bl	8010128 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f26a:	2301      	movs	r3, #1
 800f26c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f26e:	f001 fd21 	bl	8010cb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f272:	f000 fd09 	bl	800fc88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f276:	f001 fd0b 	bl	8010c90 <vPortEnterCritical>
 800f27a:	6a3b      	ldr	r3, [r7, #32]
 800f27c:	2244      	movs	r2, #68	; 0x44
 800f27e:	5c9b      	ldrb	r3, [r3, r2]
 800f280:	b25b      	sxtb	r3, r3
 800f282:	3301      	adds	r3, #1
 800f284:	d103      	bne.n	800f28e <xQueueGenericSend+0x10a>
 800f286:	6a3b      	ldr	r3, [r7, #32]
 800f288:	2244      	movs	r2, #68	; 0x44
 800f28a:	2100      	movs	r1, #0
 800f28c:	5499      	strb	r1, [r3, r2]
 800f28e:	6a3b      	ldr	r3, [r7, #32]
 800f290:	2245      	movs	r2, #69	; 0x45
 800f292:	5c9b      	ldrb	r3, [r3, r2]
 800f294:	b25b      	sxtb	r3, r3
 800f296:	3301      	adds	r3, #1
 800f298:	d103      	bne.n	800f2a2 <xQueueGenericSend+0x11e>
 800f29a:	6a3b      	ldr	r3, [r7, #32]
 800f29c:	2245      	movs	r2, #69	; 0x45
 800f29e:	2100      	movs	r1, #0
 800f2a0:	5499      	strb	r1, [r3, r2]
 800f2a2:	f001 fd07 	bl	8010cb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f2a6:	1d3a      	adds	r2, r7, #4
 800f2a8:	2314      	movs	r3, #20
 800f2aa:	18fb      	adds	r3, r7, r3
 800f2ac:	0011      	movs	r1, r2
 800f2ae:	0018      	movs	r0, r3
 800f2b0:	f000 ff4e 	bl	8010150 <xTaskCheckForTimeOut>
 800f2b4:	1e03      	subs	r3, r0, #0
 800f2b6:	d11e      	bne.n	800f2f6 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f2b8:	6a3b      	ldr	r3, [r7, #32]
 800f2ba:	0018      	movs	r0, r3
 800f2bc:	f000 fa54 	bl	800f768 <prvIsQueueFull>
 800f2c0:	1e03      	subs	r3, r0, #0
 800f2c2:	d011      	beq.n	800f2e8 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f2c4:	6a3b      	ldr	r3, [r7, #32]
 800f2c6:	3310      	adds	r3, #16
 800f2c8:	687a      	ldr	r2, [r7, #4]
 800f2ca:	0011      	movs	r1, r2
 800f2cc:	0018      	movs	r0, r3
 800f2ce:	f000 fe8b 	bl	800ffe8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f2d2:	6a3b      	ldr	r3, [r7, #32]
 800f2d4:	0018      	movs	r0, r3
 800f2d6:	f000 f9d3 	bl	800f680 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f2da:	f000 fce1 	bl	800fca0 <xTaskResumeAll>
 800f2de:	1e03      	subs	r3, r0, #0
 800f2e0:	d18a      	bne.n	800f1f8 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800f2e2:	f001 fcc5 	bl	8010c70 <vPortYield>
 800f2e6:	e787      	b.n	800f1f8 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f2e8:	6a3b      	ldr	r3, [r7, #32]
 800f2ea:	0018      	movs	r0, r3
 800f2ec:	f000 f9c8 	bl	800f680 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f2f0:	f000 fcd6 	bl	800fca0 <xTaskResumeAll>
 800f2f4:	e780      	b.n	800f1f8 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f2f6:	6a3b      	ldr	r3, [r7, #32]
 800f2f8:	0018      	movs	r0, r3
 800f2fa:	f000 f9c1 	bl	800f680 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f2fe:	f000 fccf 	bl	800fca0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f302:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f304:	0018      	movs	r0, r3
 800f306:	46bd      	mov	sp, r7
 800f308:	b00a      	add	sp, #40	; 0x28
 800f30a:	bd80      	pop	{r7, pc}

0800f30c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f30c:	b590      	push	{r4, r7, lr}
 800f30e:	b08b      	sub	sp, #44	; 0x2c
 800f310:	af00      	add	r7, sp, #0
 800f312:	60f8      	str	r0, [r7, #12]
 800f314:	60b9      	str	r1, [r7, #8]
 800f316:	607a      	str	r2, [r7, #4]
 800f318:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800f31e:	6a3b      	ldr	r3, [r7, #32]
 800f320:	2b00      	cmp	r3, #0
 800f322:	d101      	bne.n	800f328 <xQueueGenericSendFromISR+0x1c>
 800f324:	b672      	cpsid	i
 800f326:	e7fe      	b.n	800f326 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f328:	68bb      	ldr	r3, [r7, #8]
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d103      	bne.n	800f336 <xQueueGenericSendFromISR+0x2a>
 800f32e:	6a3b      	ldr	r3, [r7, #32]
 800f330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f332:	2b00      	cmp	r3, #0
 800f334:	d101      	bne.n	800f33a <xQueueGenericSendFromISR+0x2e>
 800f336:	2301      	movs	r3, #1
 800f338:	e000      	b.n	800f33c <xQueueGenericSendFromISR+0x30>
 800f33a:	2300      	movs	r3, #0
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d101      	bne.n	800f344 <xQueueGenericSendFromISR+0x38>
 800f340:	b672      	cpsid	i
 800f342:	e7fe      	b.n	800f342 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f344:	683b      	ldr	r3, [r7, #0]
 800f346:	2b02      	cmp	r3, #2
 800f348:	d103      	bne.n	800f352 <xQueueGenericSendFromISR+0x46>
 800f34a:	6a3b      	ldr	r3, [r7, #32]
 800f34c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f34e:	2b01      	cmp	r3, #1
 800f350:	d101      	bne.n	800f356 <xQueueGenericSendFromISR+0x4a>
 800f352:	2301      	movs	r3, #1
 800f354:	e000      	b.n	800f358 <xQueueGenericSendFromISR+0x4c>
 800f356:	2300      	movs	r3, #0
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d101      	bne.n	800f360 <xQueueGenericSendFromISR+0x54>
 800f35c:	b672      	cpsid	i
 800f35e:	e7fe      	b.n	800f35e <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f360:	f001 fcc0 	bl	8010ce4 <ulSetInterruptMaskFromISR>
 800f364:	0003      	movs	r3, r0
 800f366:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f368:	6a3b      	ldr	r3, [r7, #32]
 800f36a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f36c:	6a3b      	ldr	r3, [r7, #32]
 800f36e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f370:	429a      	cmp	r2, r3
 800f372:	d302      	bcc.n	800f37a <xQueueGenericSendFromISR+0x6e>
 800f374:	683b      	ldr	r3, [r7, #0]
 800f376:	2b02      	cmp	r3, #2
 800f378:	d131      	bne.n	800f3de <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f37a:	241b      	movs	r4, #27
 800f37c:	193b      	adds	r3, r7, r4
 800f37e:	6a3a      	ldr	r2, [r7, #32]
 800f380:	2145      	movs	r1, #69	; 0x45
 800f382:	5c52      	ldrb	r2, [r2, r1]
 800f384:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f386:	6a3b      	ldr	r3, [r7, #32]
 800f388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f38a:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f38c:	683a      	ldr	r2, [r7, #0]
 800f38e:	68b9      	ldr	r1, [r7, #8]
 800f390:	6a3b      	ldr	r3, [r7, #32]
 800f392:	0018      	movs	r0, r3
 800f394:	f000 f8e3 	bl	800f55e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f398:	193b      	adds	r3, r7, r4
 800f39a:	781b      	ldrb	r3, [r3, #0]
 800f39c:	b25b      	sxtb	r3, r3
 800f39e:	3301      	adds	r3, #1
 800f3a0:	d111      	bne.n	800f3c6 <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f3a2:	6a3b      	ldr	r3, [r7, #32]
 800f3a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d016      	beq.n	800f3d8 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f3aa:	6a3b      	ldr	r3, [r7, #32]
 800f3ac:	3324      	adds	r3, #36	; 0x24
 800f3ae:	0018      	movs	r0, r3
 800f3b0:	f000 fe5e 	bl	8010070 <xTaskRemoveFromEventList>
 800f3b4:	1e03      	subs	r3, r0, #0
 800f3b6:	d00f      	beq.n	800f3d8 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d00c      	beq.n	800f3d8 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	2201      	movs	r2, #1
 800f3c2:	601a      	str	r2, [r3, #0]
 800f3c4:	e008      	b.n	800f3d8 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f3c6:	231b      	movs	r3, #27
 800f3c8:	18fb      	adds	r3, r7, r3
 800f3ca:	781b      	ldrb	r3, [r3, #0]
 800f3cc:	3301      	adds	r3, #1
 800f3ce:	b2db      	uxtb	r3, r3
 800f3d0:	b259      	sxtb	r1, r3
 800f3d2:	6a3b      	ldr	r3, [r7, #32]
 800f3d4:	2245      	movs	r2, #69	; 0x45
 800f3d6:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800f3d8:	2301      	movs	r3, #1
 800f3da:	627b      	str	r3, [r7, #36]	; 0x24
		{
 800f3dc:	e001      	b.n	800f3e2 <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f3de:	2300      	movs	r3, #0
 800f3e0:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800f3e2:	69fb      	ldr	r3, [r7, #28]
 800f3e4:	0018      	movs	r0, r3
 800f3e6:	f001 fc83 	bl	8010cf0 <vClearInterruptMaskFromISR>

	return xReturn;
 800f3ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f3ec:	0018      	movs	r0, r3
 800f3ee:	46bd      	mov	sp, r7
 800f3f0:	b00b      	add	sp, #44	; 0x2c
 800f3f2:	bd90      	pop	{r4, r7, pc}

0800f3f4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f3f4:	b580      	push	{r7, lr}
 800f3f6:	b08a      	sub	sp, #40	; 0x28
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	60f8      	str	r0, [r7, #12]
 800f3fc:	60b9      	str	r1, [r7, #8]
 800f3fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f400:	2300      	movs	r3, #0
 800f402:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f408:	6a3b      	ldr	r3, [r7, #32]
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d101      	bne.n	800f412 <xQueueReceive+0x1e>
 800f40e:	b672      	cpsid	i
 800f410:	e7fe      	b.n	800f410 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f412:	68bb      	ldr	r3, [r7, #8]
 800f414:	2b00      	cmp	r3, #0
 800f416:	d103      	bne.n	800f420 <xQueueReceive+0x2c>
 800f418:	6a3b      	ldr	r3, [r7, #32]
 800f41a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d101      	bne.n	800f424 <xQueueReceive+0x30>
 800f420:	2301      	movs	r3, #1
 800f422:	e000      	b.n	800f426 <xQueueReceive+0x32>
 800f424:	2300      	movs	r3, #0
 800f426:	2b00      	cmp	r3, #0
 800f428:	d101      	bne.n	800f42e <xQueueReceive+0x3a>
 800f42a:	b672      	cpsid	i
 800f42c:	e7fe      	b.n	800f42c <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f42e:	f000 ffb7 	bl	80103a0 <xTaskGetSchedulerState>
 800f432:	1e03      	subs	r3, r0, #0
 800f434:	d102      	bne.n	800f43c <xQueueReceive+0x48>
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d101      	bne.n	800f440 <xQueueReceive+0x4c>
 800f43c:	2301      	movs	r3, #1
 800f43e:	e000      	b.n	800f442 <xQueueReceive+0x4e>
 800f440:	2300      	movs	r3, #0
 800f442:	2b00      	cmp	r3, #0
 800f444:	d101      	bne.n	800f44a <xQueueReceive+0x56>
 800f446:	b672      	cpsid	i
 800f448:	e7fe      	b.n	800f448 <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f44a:	f001 fc21 	bl	8010c90 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f44e:	6a3b      	ldr	r3, [r7, #32]
 800f450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f452:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f454:	69fb      	ldr	r3, [r7, #28]
 800f456:	2b00      	cmp	r3, #0
 800f458:	d01a      	beq.n	800f490 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f45a:	68ba      	ldr	r2, [r7, #8]
 800f45c:	6a3b      	ldr	r3, [r7, #32]
 800f45e:	0011      	movs	r1, r2
 800f460:	0018      	movs	r0, r3
 800f462:	f000 f8e7 	bl	800f634 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f466:	69fb      	ldr	r3, [r7, #28]
 800f468:	1e5a      	subs	r2, r3, #1
 800f46a:	6a3b      	ldr	r3, [r7, #32]
 800f46c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f46e:	6a3b      	ldr	r3, [r7, #32]
 800f470:	691b      	ldr	r3, [r3, #16]
 800f472:	2b00      	cmp	r3, #0
 800f474:	d008      	beq.n	800f488 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f476:	6a3b      	ldr	r3, [r7, #32]
 800f478:	3310      	adds	r3, #16
 800f47a:	0018      	movs	r0, r3
 800f47c:	f000 fdf8 	bl	8010070 <xTaskRemoveFromEventList>
 800f480:	1e03      	subs	r3, r0, #0
 800f482:	d001      	beq.n	800f488 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f484:	f001 fbf4 	bl	8010c70 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f488:	f001 fc14 	bl	8010cb4 <vPortExitCritical>
				return pdPASS;
 800f48c:	2301      	movs	r3, #1
 800f48e:	e062      	b.n	800f556 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	2b00      	cmp	r3, #0
 800f494:	d103      	bne.n	800f49e <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f496:	f001 fc0d 	bl	8010cb4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f49a:	2300      	movs	r3, #0
 800f49c:	e05b      	b.n	800f556 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f49e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d106      	bne.n	800f4b2 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f4a4:	2314      	movs	r3, #20
 800f4a6:	18fb      	adds	r3, r7, r3
 800f4a8:	0018      	movs	r0, r3
 800f4aa:	f000 fe3d 	bl	8010128 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f4ae:	2301      	movs	r3, #1
 800f4b0:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f4b2:	f001 fbff 	bl	8010cb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f4b6:	f000 fbe7 	bl	800fc88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f4ba:	f001 fbe9 	bl	8010c90 <vPortEnterCritical>
 800f4be:	6a3b      	ldr	r3, [r7, #32]
 800f4c0:	2244      	movs	r2, #68	; 0x44
 800f4c2:	5c9b      	ldrb	r3, [r3, r2]
 800f4c4:	b25b      	sxtb	r3, r3
 800f4c6:	3301      	adds	r3, #1
 800f4c8:	d103      	bne.n	800f4d2 <xQueueReceive+0xde>
 800f4ca:	6a3b      	ldr	r3, [r7, #32]
 800f4cc:	2244      	movs	r2, #68	; 0x44
 800f4ce:	2100      	movs	r1, #0
 800f4d0:	5499      	strb	r1, [r3, r2]
 800f4d2:	6a3b      	ldr	r3, [r7, #32]
 800f4d4:	2245      	movs	r2, #69	; 0x45
 800f4d6:	5c9b      	ldrb	r3, [r3, r2]
 800f4d8:	b25b      	sxtb	r3, r3
 800f4da:	3301      	adds	r3, #1
 800f4dc:	d103      	bne.n	800f4e6 <xQueueReceive+0xf2>
 800f4de:	6a3b      	ldr	r3, [r7, #32]
 800f4e0:	2245      	movs	r2, #69	; 0x45
 800f4e2:	2100      	movs	r1, #0
 800f4e4:	5499      	strb	r1, [r3, r2]
 800f4e6:	f001 fbe5 	bl	8010cb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f4ea:	1d3a      	adds	r2, r7, #4
 800f4ec:	2314      	movs	r3, #20
 800f4ee:	18fb      	adds	r3, r7, r3
 800f4f0:	0011      	movs	r1, r2
 800f4f2:	0018      	movs	r0, r3
 800f4f4:	f000 fe2c 	bl	8010150 <xTaskCheckForTimeOut>
 800f4f8:	1e03      	subs	r3, r0, #0
 800f4fa:	d11e      	bne.n	800f53a <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f4fc:	6a3b      	ldr	r3, [r7, #32]
 800f4fe:	0018      	movs	r0, r3
 800f500:	f000 f91c 	bl	800f73c <prvIsQueueEmpty>
 800f504:	1e03      	subs	r3, r0, #0
 800f506:	d011      	beq.n	800f52c <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f508:	6a3b      	ldr	r3, [r7, #32]
 800f50a:	3324      	adds	r3, #36	; 0x24
 800f50c:	687a      	ldr	r2, [r7, #4]
 800f50e:	0011      	movs	r1, r2
 800f510:	0018      	movs	r0, r3
 800f512:	f000 fd69 	bl	800ffe8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f516:	6a3b      	ldr	r3, [r7, #32]
 800f518:	0018      	movs	r0, r3
 800f51a:	f000 f8b1 	bl	800f680 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f51e:	f000 fbbf 	bl	800fca0 <xTaskResumeAll>
 800f522:	1e03      	subs	r3, r0, #0
 800f524:	d191      	bne.n	800f44a <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 800f526:	f001 fba3 	bl	8010c70 <vPortYield>
 800f52a:	e78e      	b.n	800f44a <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f52c:	6a3b      	ldr	r3, [r7, #32]
 800f52e:	0018      	movs	r0, r3
 800f530:	f000 f8a6 	bl	800f680 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f534:	f000 fbb4 	bl	800fca0 <xTaskResumeAll>
 800f538:	e787      	b.n	800f44a <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f53a:	6a3b      	ldr	r3, [r7, #32]
 800f53c:	0018      	movs	r0, r3
 800f53e:	f000 f89f 	bl	800f680 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f542:	f000 fbad 	bl	800fca0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f546:	6a3b      	ldr	r3, [r7, #32]
 800f548:	0018      	movs	r0, r3
 800f54a:	f000 f8f7 	bl	800f73c <prvIsQueueEmpty>
 800f54e:	1e03      	subs	r3, r0, #0
 800f550:	d100      	bne.n	800f554 <xQueueReceive+0x160>
 800f552:	e77a      	b.n	800f44a <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f554:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f556:	0018      	movs	r0, r3
 800f558:	46bd      	mov	sp, r7
 800f55a:	b00a      	add	sp, #40	; 0x28
 800f55c:	bd80      	pop	{r7, pc}

0800f55e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f55e:	b580      	push	{r7, lr}
 800f560:	b086      	sub	sp, #24
 800f562:	af00      	add	r7, sp, #0
 800f564:	60f8      	str	r0, [r7, #12]
 800f566:	60b9      	str	r1, [r7, #8]
 800f568:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f56a:	2300      	movs	r3, #0
 800f56c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f56e:	68fb      	ldr	r3, [r7, #12]
 800f570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f572:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d10e      	bne.n	800f59a <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	2b00      	cmp	r3, #0
 800f582:	d14e      	bne.n	800f622 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	689b      	ldr	r3, [r3, #8]
 800f588:	0018      	movs	r0, r3
 800f58a:	f000 ff25 	bl	80103d8 <xTaskPriorityDisinherit>
 800f58e:	0003      	movs	r3, r0
 800f590:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	2200      	movs	r2, #0
 800f596:	609a      	str	r2, [r3, #8]
 800f598:	e043      	b.n	800f622 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d119      	bne.n	800f5d4 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	6858      	ldr	r0, [r3, #4]
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f5a8:	68bb      	ldr	r3, [r7, #8]
 800f5aa:	0019      	movs	r1, r3
 800f5ac:	f003 fefe 	bl	80133ac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	685a      	ldr	r2, [r3, #4]
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f5b8:	18d2      	adds	r2, r2, r3
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	685a      	ldr	r2, [r3, #4]
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	689b      	ldr	r3, [r3, #8]
 800f5c6:	429a      	cmp	r2, r3
 800f5c8:	d32b      	bcc.n	800f622 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	681a      	ldr	r2, [r3, #0]
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	605a      	str	r2, [r3, #4]
 800f5d2:	e026      	b.n	800f622 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	68d8      	ldr	r0, [r3, #12]
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f5dc:	68bb      	ldr	r3, [r7, #8]
 800f5de:	0019      	movs	r1, r3
 800f5e0:	f003 fee4 	bl	80133ac <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f5e4:	68fb      	ldr	r3, [r7, #12]
 800f5e6:	68da      	ldr	r2, [r3, #12]
 800f5e8:	68fb      	ldr	r3, [r7, #12]
 800f5ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f5ec:	425b      	negs	r3, r3
 800f5ee:	18d2      	adds	r2, r2, r3
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	68da      	ldr	r2, [r3, #12]
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	429a      	cmp	r2, r3
 800f5fe:	d207      	bcs.n	800f610 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	689a      	ldr	r2, [r3, #8]
 800f604:	68fb      	ldr	r3, [r7, #12]
 800f606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f608:	425b      	negs	r3, r3
 800f60a:	18d2      	adds	r2, r2, r3
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	2b02      	cmp	r3, #2
 800f614:	d105      	bne.n	800f622 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f616:	693b      	ldr	r3, [r7, #16]
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d002      	beq.n	800f622 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f61c:	693b      	ldr	r3, [r7, #16]
 800f61e:	3b01      	subs	r3, #1
 800f620:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f622:	693b      	ldr	r3, [r7, #16]
 800f624:	1c5a      	adds	r2, r3, #1
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800f62a:	697b      	ldr	r3, [r7, #20]
}
 800f62c:	0018      	movs	r0, r3
 800f62e:	46bd      	mov	sp, r7
 800f630:	b006      	add	sp, #24
 800f632:	bd80      	pop	{r7, pc}

0800f634 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f634:	b580      	push	{r7, lr}
 800f636:	b082      	sub	sp, #8
 800f638:	af00      	add	r7, sp, #0
 800f63a:	6078      	str	r0, [r7, #4]
 800f63c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f642:	2b00      	cmp	r3, #0
 800f644:	d018      	beq.n	800f678 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	68da      	ldr	r2, [r3, #12]
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f64e:	18d2      	adds	r2, r2, r3
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	68da      	ldr	r2, [r3, #12]
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	689b      	ldr	r3, [r3, #8]
 800f65c:	429a      	cmp	r2, r3
 800f65e:	d303      	bcc.n	800f668 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	681a      	ldr	r2, [r3, #0]
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	68d9      	ldr	r1, [r3, #12]
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f670:	683b      	ldr	r3, [r7, #0]
 800f672:	0018      	movs	r0, r3
 800f674:	f003 fe9a 	bl	80133ac <memcpy>
	}
}
 800f678:	46c0      	nop			; (mov r8, r8)
 800f67a:	46bd      	mov	sp, r7
 800f67c:	b002      	add	sp, #8
 800f67e:	bd80      	pop	{r7, pc}

0800f680 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f680:	b580      	push	{r7, lr}
 800f682:	b084      	sub	sp, #16
 800f684:	af00      	add	r7, sp, #0
 800f686:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f688:	f001 fb02 	bl	8010c90 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f68c:	230f      	movs	r3, #15
 800f68e:	18fb      	adds	r3, r7, r3
 800f690:	687a      	ldr	r2, [r7, #4]
 800f692:	2145      	movs	r1, #69	; 0x45
 800f694:	5c52      	ldrb	r2, [r2, r1]
 800f696:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f698:	e013      	b.n	800f6c2 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d016      	beq.n	800f6d0 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	3324      	adds	r3, #36	; 0x24
 800f6a6:	0018      	movs	r0, r3
 800f6a8:	f000 fce2 	bl	8010070 <xTaskRemoveFromEventList>
 800f6ac:	1e03      	subs	r3, r0, #0
 800f6ae:	d001      	beq.n	800f6b4 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f6b0:	f000 fd9e 	bl	80101f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f6b4:	210f      	movs	r1, #15
 800f6b6:	187b      	adds	r3, r7, r1
 800f6b8:	781b      	ldrb	r3, [r3, #0]
 800f6ba:	3b01      	subs	r3, #1
 800f6bc:	b2da      	uxtb	r2, r3
 800f6be:	187b      	adds	r3, r7, r1
 800f6c0:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f6c2:	230f      	movs	r3, #15
 800f6c4:	18fb      	adds	r3, r7, r3
 800f6c6:	781b      	ldrb	r3, [r3, #0]
 800f6c8:	b25b      	sxtb	r3, r3
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	dce5      	bgt.n	800f69a <prvUnlockQueue+0x1a>
 800f6ce:	e000      	b.n	800f6d2 <prvUnlockQueue+0x52>
					break;
 800f6d0:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	2245      	movs	r2, #69	; 0x45
 800f6d6:	21ff      	movs	r1, #255	; 0xff
 800f6d8:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800f6da:	f001 faeb 	bl	8010cb4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f6de:	f001 fad7 	bl	8010c90 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f6e2:	230e      	movs	r3, #14
 800f6e4:	18fb      	adds	r3, r7, r3
 800f6e6:	687a      	ldr	r2, [r7, #4]
 800f6e8:	2144      	movs	r1, #68	; 0x44
 800f6ea:	5c52      	ldrb	r2, [r2, r1]
 800f6ec:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f6ee:	e013      	b.n	800f718 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	691b      	ldr	r3, [r3, #16]
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d016      	beq.n	800f726 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	3310      	adds	r3, #16
 800f6fc:	0018      	movs	r0, r3
 800f6fe:	f000 fcb7 	bl	8010070 <xTaskRemoveFromEventList>
 800f702:	1e03      	subs	r3, r0, #0
 800f704:	d001      	beq.n	800f70a <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800f706:	f000 fd73 	bl	80101f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f70a:	210e      	movs	r1, #14
 800f70c:	187b      	adds	r3, r7, r1
 800f70e:	781b      	ldrb	r3, [r3, #0]
 800f710:	3b01      	subs	r3, #1
 800f712:	b2da      	uxtb	r2, r3
 800f714:	187b      	adds	r3, r7, r1
 800f716:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f718:	230e      	movs	r3, #14
 800f71a:	18fb      	adds	r3, r7, r3
 800f71c:	781b      	ldrb	r3, [r3, #0]
 800f71e:	b25b      	sxtb	r3, r3
 800f720:	2b00      	cmp	r3, #0
 800f722:	dce5      	bgt.n	800f6f0 <prvUnlockQueue+0x70>
 800f724:	e000      	b.n	800f728 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800f726:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	2244      	movs	r2, #68	; 0x44
 800f72c:	21ff      	movs	r1, #255	; 0xff
 800f72e:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800f730:	f001 fac0 	bl	8010cb4 <vPortExitCritical>
}
 800f734:	46c0      	nop			; (mov r8, r8)
 800f736:	46bd      	mov	sp, r7
 800f738:	b004      	add	sp, #16
 800f73a:	bd80      	pop	{r7, pc}

0800f73c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f73c:	b580      	push	{r7, lr}
 800f73e:	b084      	sub	sp, #16
 800f740:	af00      	add	r7, sp, #0
 800f742:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f744:	f001 faa4 	bl	8010c90 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d102      	bne.n	800f756 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f750:	2301      	movs	r3, #1
 800f752:	60fb      	str	r3, [r7, #12]
 800f754:	e001      	b.n	800f75a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f756:	2300      	movs	r3, #0
 800f758:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f75a:	f001 faab 	bl	8010cb4 <vPortExitCritical>

	return xReturn;
 800f75e:	68fb      	ldr	r3, [r7, #12]
}
 800f760:	0018      	movs	r0, r3
 800f762:	46bd      	mov	sp, r7
 800f764:	b004      	add	sp, #16
 800f766:	bd80      	pop	{r7, pc}

0800f768 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f768:	b580      	push	{r7, lr}
 800f76a:	b084      	sub	sp, #16
 800f76c:	af00      	add	r7, sp, #0
 800f76e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f770:	f001 fa8e 	bl	8010c90 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f77c:	429a      	cmp	r2, r3
 800f77e:	d102      	bne.n	800f786 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f780:	2301      	movs	r3, #1
 800f782:	60fb      	str	r3, [r7, #12]
 800f784:	e001      	b.n	800f78a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f786:	2300      	movs	r3, #0
 800f788:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f78a:	f001 fa93 	bl	8010cb4 <vPortExitCritical>

	return xReturn;
 800f78e:	68fb      	ldr	r3, [r7, #12]
}
 800f790:	0018      	movs	r0, r3
 800f792:	46bd      	mov	sp, r7
 800f794:	b004      	add	sp, #16
 800f796:	bd80      	pop	{r7, pc}

0800f798 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f798:	b580      	push	{r7, lr}
 800f79a:	b084      	sub	sp, #16
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	6078      	str	r0, [r7, #4]
 800f7a0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f7a2:	2300      	movs	r3, #0
 800f7a4:	60fb      	str	r3, [r7, #12]
 800f7a6:	e015      	b.n	800f7d4 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f7a8:	4b0e      	ldr	r3, [pc, #56]	; (800f7e4 <vQueueAddToRegistry+0x4c>)
 800f7aa:	68fa      	ldr	r2, [r7, #12]
 800f7ac:	00d2      	lsls	r2, r2, #3
 800f7ae:	58d3      	ldr	r3, [r2, r3]
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d10c      	bne.n	800f7ce <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f7b4:	4b0b      	ldr	r3, [pc, #44]	; (800f7e4 <vQueueAddToRegistry+0x4c>)
 800f7b6:	68fa      	ldr	r2, [r7, #12]
 800f7b8:	00d2      	lsls	r2, r2, #3
 800f7ba:	6839      	ldr	r1, [r7, #0]
 800f7bc:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f7be:	4a09      	ldr	r2, [pc, #36]	; (800f7e4 <vQueueAddToRegistry+0x4c>)
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	00db      	lsls	r3, r3, #3
 800f7c4:	18d3      	adds	r3, r2, r3
 800f7c6:	3304      	adds	r3, #4
 800f7c8:	687a      	ldr	r2, [r7, #4]
 800f7ca:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f7cc:	e006      	b.n	800f7dc <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	3301      	adds	r3, #1
 800f7d2:	60fb      	str	r3, [r7, #12]
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	2b07      	cmp	r3, #7
 800f7d8:	d9e6      	bls.n	800f7a8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f7da:	46c0      	nop			; (mov r8, r8)
 800f7dc:	46c0      	nop			; (mov r8, r8)
 800f7de:	46bd      	mov	sp, r7
 800f7e0:	b004      	add	sp, #16
 800f7e2:	bd80      	pop	{r7, pc}
 800f7e4:	200046c0 	.word	0x200046c0

0800f7e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f7e8:	b580      	push	{r7, lr}
 800f7ea:	b086      	sub	sp, #24
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	60f8      	str	r0, [r7, #12]
 800f7f0:	60b9      	str	r1, [r7, #8]
 800f7f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800f7f4:	68fb      	ldr	r3, [r7, #12]
 800f7f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f7f8:	f001 fa4a 	bl	8010c90 <vPortEnterCritical>
 800f7fc:	697b      	ldr	r3, [r7, #20]
 800f7fe:	2244      	movs	r2, #68	; 0x44
 800f800:	5c9b      	ldrb	r3, [r3, r2]
 800f802:	b25b      	sxtb	r3, r3
 800f804:	3301      	adds	r3, #1
 800f806:	d103      	bne.n	800f810 <vQueueWaitForMessageRestricted+0x28>
 800f808:	697b      	ldr	r3, [r7, #20]
 800f80a:	2244      	movs	r2, #68	; 0x44
 800f80c:	2100      	movs	r1, #0
 800f80e:	5499      	strb	r1, [r3, r2]
 800f810:	697b      	ldr	r3, [r7, #20]
 800f812:	2245      	movs	r2, #69	; 0x45
 800f814:	5c9b      	ldrb	r3, [r3, r2]
 800f816:	b25b      	sxtb	r3, r3
 800f818:	3301      	adds	r3, #1
 800f81a:	d103      	bne.n	800f824 <vQueueWaitForMessageRestricted+0x3c>
 800f81c:	697b      	ldr	r3, [r7, #20]
 800f81e:	2245      	movs	r2, #69	; 0x45
 800f820:	2100      	movs	r1, #0
 800f822:	5499      	strb	r1, [r3, r2]
 800f824:	f001 fa46 	bl	8010cb4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f828:	697b      	ldr	r3, [r7, #20]
 800f82a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d106      	bne.n	800f83e <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f830:	697b      	ldr	r3, [r7, #20]
 800f832:	3324      	adds	r3, #36	; 0x24
 800f834:	687a      	ldr	r2, [r7, #4]
 800f836:	68b9      	ldr	r1, [r7, #8]
 800f838:	0018      	movs	r0, r3
 800f83a:	f000 fbf3 	bl	8010024 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800f83e:	697b      	ldr	r3, [r7, #20]
 800f840:	0018      	movs	r0, r3
 800f842:	f7ff ff1d 	bl	800f680 <prvUnlockQueue>
	}
 800f846:	46c0      	nop			; (mov r8, r8)
 800f848:	46bd      	mov	sp, r7
 800f84a:	b006      	add	sp, #24
 800f84c:	bd80      	pop	{r7, pc}

0800f84e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f84e:	b590      	push	{r4, r7, lr}
 800f850:	b08d      	sub	sp, #52	; 0x34
 800f852:	af04      	add	r7, sp, #16
 800f854:	60f8      	str	r0, [r7, #12]
 800f856:	60b9      	str	r1, [r7, #8]
 800f858:	607a      	str	r2, [r7, #4]
 800f85a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f85c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d101      	bne.n	800f866 <xTaskCreateStatic+0x18>
 800f862:	b672      	cpsid	i
 800f864:	e7fe      	b.n	800f864 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800f866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d101      	bne.n	800f870 <xTaskCreateStatic+0x22>
 800f86c:	b672      	cpsid	i
 800f86e:	e7fe      	b.n	800f86e <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f870:	23a8      	movs	r3, #168	; 0xa8
 800f872:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f874:	697b      	ldr	r3, [r7, #20]
 800f876:	2ba8      	cmp	r3, #168	; 0xa8
 800f878:	d001      	beq.n	800f87e <xTaskCreateStatic+0x30>
 800f87a:	b672      	cpsid	i
 800f87c:	e7fe      	b.n	800f87c <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f87e:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f882:	2b00      	cmp	r3, #0
 800f884:	d020      	beq.n	800f8c8 <xTaskCreateStatic+0x7a>
 800f886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d01d      	beq.n	800f8c8 <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f88c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f88e:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f890:	69fb      	ldr	r3, [r7, #28]
 800f892:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f894:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f896:	69fb      	ldr	r3, [r7, #28]
 800f898:	22a5      	movs	r2, #165	; 0xa5
 800f89a:	2102      	movs	r1, #2
 800f89c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f89e:	683c      	ldr	r4, [r7, #0]
 800f8a0:	687a      	ldr	r2, [r7, #4]
 800f8a2:	68b9      	ldr	r1, [r7, #8]
 800f8a4:	68f8      	ldr	r0, [r7, #12]
 800f8a6:	2300      	movs	r3, #0
 800f8a8:	9303      	str	r3, [sp, #12]
 800f8aa:	69fb      	ldr	r3, [r7, #28]
 800f8ac:	9302      	str	r3, [sp, #8]
 800f8ae:	2318      	movs	r3, #24
 800f8b0:	18fb      	adds	r3, r7, r3
 800f8b2:	9301      	str	r3, [sp, #4]
 800f8b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8b6:	9300      	str	r3, [sp, #0]
 800f8b8:	0023      	movs	r3, r4
 800f8ba:	f000 f859 	bl	800f970 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f8be:	69fb      	ldr	r3, [r7, #28]
 800f8c0:	0018      	movs	r0, r3
 800f8c2:	f000 f8f5 	bl	800fab0 <prvAddNewTaskToReadyList>
 800f8c6:	e001      	b.n	800f8cc <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f8cc:	69bb      	ldr	r3, [r7, #24]
	}
 800f8ce:	0018      	movs	r0, r3
 800f8d0:	46bd      	mov	sp, r7
 800f8d2:	b009      	add	sp, #36	; 0x24
 800f8d4:	bd90      	pop	{r4, r7, pc}

0800f8d6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f8d6:	b590      	push	{r4, r7, lr}
 800f8d8:	b08d      	sub	sp, #52	; 0x34
 800f8da:	af04      	add	r7, sp, #16
 800f8dc:	60f8      	str	r0, [r7, #12]
 800f8de:	60b9      	str	r1, [r7, #8]
 800f8e0:	603b      	str	r3, [r7, #0]
 800f8e2:	1dbb      	adds	r3, r7, #6
 800f8e4:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f8e6:	1dbb      	adds	r3, r7, #6
 800f8e8:	881b      	ldrh	r3, [r3, #0]
 800f8ea:	009b      	lsls	r3, r3, #2
 800f8ec:	0018      	movs	r0, r3
 800f8ee:	f001 fa67 	bl	8010dc0 <pvPortMalloc>
 800f8f2:	0003      	movs	r3, r0
 800f8f4:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800f8f6:	697b      	ldr	r3, [r7, #20]
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d010      	beq.n	800f91e <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800f8fc:	20a8      	movs	r0, #168	; 0xa8
 800f8fe:	f001 fa5f 	bl	8010dc0 <pvPortMalloc>
 800f902:	0003      	movs	r3, r0
 800f904:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800f906:	69fb      	ldr	r3, [r7, #28]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d003      	beq.n	800f914 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f90c:	69fb      	ldr	r3, [r7, #28]
 800f90e:	697a      	ldr	r2, [r7, #20]
 800f910:	631a      	str	r2, [r3, #48]	; 0x30
 800f912:	e006      	b.n	800f922 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f914:	697b      	ldr	r3, [r7, #20]
 800f916:	0018      	movs	r0, r3
 800f918:	f001 fafe 	bl	8010f18 <vPortFree>
 800f91c:	e001      	b.n	800f922 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f91e:	2300      	movs	r3, #0
 800f920:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f922:	69fb      	ldr	r3, [r7, #28]
 800f924:	2b00      	cmp	r3, #0
 800f926:	d01a      	beq.n	800f95e <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f928:	69fb      	ldr	r3, [r7, #28]
 800f92a:	22a5      	movs	r2, #165	; 0xa5
 800f92c:	2100      	movs	r1, #0
 800f92e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f930:	1dbb      	adds	r3, r7, #6
 800f932:	881a      	ldrh	r2, [r3, #0]
 800f934:	683c      	ldr	r4, [r7, #0]
 800f936:	68b9      	ldr	r1, [r7, #8]
 800f938:	68f8      	ldr	r0, [r7, #12]
 800f93a:	2300      	movs	r3, #0
 800f93c:	9303      	str	r3, [sp, #12]
 800f93e:	69fb      	ldr	r3, [r7, #28]
 800f940:	9302      	str	r3, [sp, #8]
 800f942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f944:	9301      	str	r3, [sp, #4]
 800f946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f948:	9300      	str	r3, [sp, #0]
 800f94a:	0023      	movs	r3, r4
 800f94c:	f000 f810 	bl	800f970 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f950:	69fb      	ldr	r3, [r7, #28]
 800f952:	0018      	movs	r0, r3
 800f954:	f000 f8ac 	bl	800fab0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f958:	2301      	movs	r3, #1
 800f95a:	61bb      	str	r3, [r7, #24]
 800f95c:	e002      	b.n	800f964 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f95e:	2301      	movs	r3, #1
 800f960:	425b      	negs	r3, r3
 800f962:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f964:	69bb      	ldr	r3, [r7, #24]
	}
 800f966:	0018      	movs	r0, r3
 800f968:	46bd      	mov	sp, r7
 800f96a:	b009      	add	sp, #36	; 0x24
 800f96c:	bd90      	pop	{r4, r7, pc}
	...

0800f970 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f970:	b580      	push	{r7, lr}
 800f972:	b086      	sub	sp, #24
 800f974:	af00      	add	r7, sp, #0
 800f976:	60f8      	str	r0, [r7, #12]
 800f978:	60b9      	str	r1, [r7, #8]
 800f97a:	607a      	str	r2, [r7, #4]
 800f97c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f97e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f980:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	009b      	lsls	r3, r3, #2
 800f986:	001a      	movs	r2, r3
 800f988:	21a5      	movs	r1, #165	; 0xa5
 800f98a:	f003 fb47 	bl	801301c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f98e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f990:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	4942      	ldr	r1, [pc, #264]	; (800faa0 <prvInitialiseNewTask+0x130>)
 800f996:	468c      	mov	ip, r1
 800f998:	4463      	add	r3, ip
 800f99a:	009b      	lsls	r3, r3, #2
 800f99c:	18d3      	adds	r3, r2, r3
 800f99e:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f9a0:	693b      	ldr	r3, [r7, #16]
 800f9a2:	2207      	movs	r2, #7
 800f9a4:	4393      	bics	r3, r2
 800f9a6:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f9a8:	693b      	ldr	r3, [r7, #16]
 800f9aa:	2207      	movs	r2, #7
 800f9ac:	4013      	ands	r3, r2
 800f9ae:	d001      	beq.n	800f9b4 <prvInitialiseNewTask+0x44>
 800f9b0:	b672      	cpsid	i
 800f9b2:	e7fe      	b.n	800f9b2 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f9b4:	68bb      	ldr	r3, [r7, #8]
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d020      	beq.n	800f9fc <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f9ba:	2300      	movs	r3, #0
 800f9bc:	617b      	str	r3, [r7, #20]
 800f9be:	e013      	b.n	800f9e8 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f9c0:	68ba      	ldr	r2, [r7, #8]
 800f9c2:	697b      	ldr	r3, [r7, #20]
 800f9c4:	18d3      	adds	r3, r2, r3
 800f9c6:	7818      	ldrb	r0, [r3, #0]
 800f9c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f9ca:	2134      	movs	r1, #52	; 0x34
 800f9cc:	697b      	ldr	r3, [r7, #20]
 800f9ce:	18d3      	adds	r3, r2, r3
 800f9d0:	185b      	adds	r3, r3, r1
 800f9d2:	1c02      	adds	r2, r0, #0
 800f9d4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f9d6:	68ba      	ldr	r2, [r7, #8]
 800f9d8:	697b      	ldr	r3, [r7, #20]
 800f9da:	18d3      	adds	r3, r2, r3
 800f9dc:	781b      	ldrb	r3, [r3, #0]
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d006      	beq.n	800f9f0 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f9e2:	697b      	ldr	r3, [r7, #20]
 800f9e4:	3301      	adds	r3, #1
 800f9e6:	617b      	str	r3, [r7, #20]
 800f9e8:	697b      	ldr	r3, [r7, #20]
 800f9ea:	2b0f      	cmp	r3, #15
 800f9ec:	d9e8      	bls.n	800f9c0 <prvInitialiseNewTask+0x50>
 800f9ee:	e000      	b.n	800f9f2 <prvInitialiseNewTask+0x82>
			{
				break;
 800f9f0:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f9f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9f4:	2243      	movs	r2, #67	; 0x43
 800f9f6:	2100      	movs	r1, #0
 800f9f8:	5499      	strb	r1, [r3, r2]
 800f9fa:	e003      	b.n	800fa04 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f9fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9fe:	2234      	movs	r2, #52	; 0x34
 800fa00:	2100      	movs	r1, #0
 800fa02:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800fa04:	6a3b      	ldr	r3, [r7, #32]
 800fa06:	2b37      	cmp	r3, #55	; 0x37
 800fa08:	d901      	bls.n	800fa0e <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800fa0a:	2337      	movs	r3, #55	; 0x37
 800fa0c:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800fa0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa10:	6a3a      	ldr	r2, [r7, #32]
 800fa12:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800fa14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa16:	6a3a      	ldr	r2, [r7, #32]
 800fa18:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800fa1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa1c:	2200      	movs	r2, #0
 800fa1e:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800fa20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa22:	3304      	adds	r3, #4
 800fa24:	0018      	movs	r0, r3
 800fa26:	f7ff fa29 	bl	800ee7c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800fa2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa2c:	3318      	adds	r3, #24
 800fa2e:	0018      	movs	r0, r3
 800fa30:	f7ff fa24 	bl	800ee7c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800fa34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fa38:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fa3a:	6a3b      	ldr	r3, [r7, #32]
 800fa3c:	2238      	movs	r2, #56	; 0x38
 800fa3e:	1ad2      	subs	r2, r2, r3
 800fa40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa42:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800fa44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fa48:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800fa4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa4c:	22a0      	movs	r2, #160	; 0xa0
 800fa4e:	2100      	movs	r1, #0
 800fa50:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800fa52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa54:	22a4      	movs	r2, #164	; 0xa4
 800fa56:	2100      	movs	r1, #0
 800fa58:	5499      	strb	r1, [r3, r2]
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800fa5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa5c:	3354      	adds	r3, #84	; 0x54
 800fa5e:	224c      	movs	r2, #76	; 0x4c
 800fa60:	2100      	movs	r1, #0
 800fa62:	0018      	movs	r0, r3
 800fa64:	f003 fada 	bl	801301c <memset>
 800fa68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa6a:	4a0e      	ldr	r2, [pc, #56]	; (800faa4 <prvInitialiseNewTask+0x134>)
 800fa6c:	659a      	str	r2, [r3, #88]	; 0x58
 800fa6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa70:	4a0d      	ldr	r2, [pc, #52]	; (800faa8 <prvInitialiseNewTask+0x138>)
 800fa72:	65da      	str	r2, [r3, #92]	; 0x5c
 800fa74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa76:	4a0d      	ldr	r2, [pc, #52]	; (800faac <prvInitialiseNewTask+0x13c>)
 800fa78:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800fa7a:	683a      	ldr	r2, [r7, #0]
 800fa7c:	68f9      	ldr	r1, [r7, #12]
 800fa7e:	693b      	ldr	r3, [r7, #16]
 800fa80:	0018      	movs	r0, r3
 800fa82:	f001 f86b 	bl	8010b5c <pxPortInitialiseStack>
 800fa86:	0002      	movs	r2, r0
 800fa88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa8a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800fa8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d002      	beq.n	800fa98 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800fa92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fa96:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fa98:	46c0      	nop			; (mov r8, r8)
 800fa9a:	46bd      	mov	sp, r7
 800fa9c:	b006      	add	sp, #24
 800fa9e:	bd80      	pop	{r7, pc}
 800faa0:	3fffffff 	.word	0x3fffffff
 800faa4:	20005954 	.word	0x20005954
 800faa8:	200059bc 	.word	0x200059bc
 800faac:	20005a24 	.word	0x20005a24

0800fab0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800fab0:	b580      	push	{r7, lr}
 800fab2:	b082      	sub	sp, #8
 800fab4:	af00      	add	r7, sp, #0
 800fab6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800fab8:	f001 f8ea 	bl	8010c90 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800fabc:	4b2a      	ldr	r3, [pc, #168]	; (800fb68 <prvAddNewTaskToReadyList+0xb8>)
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	1c5a      	adds	r2, r3, #1
 800fac2:	4b29      	ldr	r3, [pc, #164]	; (800fb68 <prvAddNewTaskToReadyList+0xb8>)
 800fac4:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800fac6:	4b29      	ldr	r3, [pc, #164]	; (800fb6c <prvAddNewTaskToReadyList+0xbc>)
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	2b00      	cmp	r3, #0
 800facc:	d109      	bne.n	800fae2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800face:	4b27      	ldr	r3, [pc, #156]	; (800fb6c <prvAddNewTaskToReadyList+0xbc>)
 800fad0:	687a      	ldr	r2, [r7, #4]
 800fad2:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800fad4:	4b24      	ldr	r3, [pc, #144]	; (800fb68 <prvAddNewTaskToReadyList+0xb8>)
 800fad6:	681b      	ldr	r3, [r3, #0]
 800fad8:	2b01      	cmp	r3, #1
 800fada:	d110      	bne.n	800fafe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800fadc:	f000 fba2 	bl	8010224 <prvInitialiseTaskLists>
 800fae0:	e00d      	b.n	800fafe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800fae2:	4b23      	ldr	r3, [pc, #140]	; (800fb70 <prvAddNewTaskToReadyList+0xc0>)
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d109      	bne.n	800fafe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800faea:	4b20      	ldr	r3, [pc, #128]	; (800fb6c <prvAddNewTaskToReadyList+0xbc>)
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800faf4:	429a      	cmp	r2, r3
 800faf6:	d802      	bhi.n	800fafe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800faf8:	4b1c      	ldr	r3, [pc, #112]	; (800fb6c <prvAddNewTaskToReadyList+0xbc>)
 800fafa:	687a      	ldr	r2, [r7, #4]
 800fafc:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800fafe:	4b1d      	ldr	r3, [pc, #116]	; (800fb74 <prvAddNewTaskToReadyList+0xc4>)
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	1c5a      	adds	r2, r3, #1
 800fb04:	4b1b      	ldr	r3, [pc, #108]	; (800fb74 <prvAddNewTaskToReadyList+0xc4>)
 800fb06:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800fb08:	4b1a      	ldr	r3, [pc, #104]	; (800fb74 <prvAddNewTaskToReadyList+0xc4>)
 800fb0a:	681a      	ldr	r2, [r3, #0]
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fb14:	4b18      	ldr	r3, [pc, #96]	; (800fb78 <prvAddNewTaskToReadyList+0xc8>)
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	429a      	cmp	r2, r3
 800fb1a:	d903      	bls.n	800fb24 <prvAddNewTaskToReadyList+0x74>
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fb20:	4b15      	ldr	r3, [pc, #84]	; (800fb78 <prvAddNewTaskToReadyList+0xc8>)
 800fb22:	601a      	str	r2, [r3, #0]
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fb28:	0013      	movs	r3, r2
 800fb2a:	009b      	lsls	r3, r3, #2
 800fb2c:	189b      	adds	r3, r3, r2
 800fb2e:	009b      	lsls	r3, r3, #2
 800fb30:	4a12      	ldr	r2, [pc, #72]	; (800fb7c <prvAddNewTaskToReadyList+0xcc>)
 800fb32:	189a      	adds	r2, r3, r2
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	3304      	adds	r3, #4
 800fb38:	0019      	movs	r1, r3
 800fb3a:	0010      	movs	r0, r2
 800fb3c:	f7ff f9a9 	bl	800ee92 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800fb40:	f001 f8b8 	bl	8010cb4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800fb44:	4b0a      	ldr	r3, [pc, #40]	; (800fb70 <prvAddNewTaskToReadyList+0xc0>)
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d008      	beq.n	800fb5e <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800fb4c:	4b07      	ldr	r3, [pc, #28]	; (800fb6c <prvAddNewTaskToReadyList+0xbc>)
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fb56:	429a      	cmp	r2, r3
 800fb58:	d201      	bcs.n	800fb5e <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800fb5a:	f001 f889 	bl	8010c70 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fb5e:	46c0      	nop			; (mov r8, r8)
 800fb60:	46bd      	mov	sp, r7
 800fb62:	b002      	add	sp, #8
 800fb64:	bd80      	pop	{r7, pc}
 800fb66:	46c0      	nop			; (mov r8, r8)
 800fb68:	20004bd4 	.word	0x20004bd4
 800fb6c:	20004700 	.word	0x20004700
 800fb70:	20004be0 	.word	0x20004be0
 800fb74:	20004bf0 	.word	0x20004bf0
 800fb78:	20004bdc 	.word	0x20004bdc
 800fb7c:	20004704 	.word	0x20004704

0800fb80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800fb80:	b580      	push	{r7, lr}
 800fb82:	b084      	sub	sp, #16
 800fb84:	af00      	add	r7, sp, #0
 800fb86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800fb88:	2300      	movs	r3, #0
 800fb8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d010      	beq.n	800fbb4 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800fb92:	4b0d      	ldr	r3, [pc, #52]	; (800fbc8 <vTaskDelay+0x48>)
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d001      	beq.n	800fb9e <vTaskDelay+0x1e>
 800fb9a:	b672      	cpsid	i
 800fb9c:	e7fe      	b.n	800fb9c <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800fb9e:	f000 f873 	bl	800fc88 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	2100      	movs	r1, #0
 800fba6:	0018      	movs	r0, r3
 800fba8:	f000 fc72 	bl	8010490 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800fbac:	f000 f878 	bl	800fca0 <xTaskResumeAll>
 800fbb0:	0003      	movs	r3, r0
 800fbb2:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d101      	bne.n	800fbbe <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 800fbba:	f001 f859 	bl	8010c70 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fbbe:	46c0      	nop			; (mov r8, r8)
 800fbc0:	46bd      	mov	sp, r7
 800fbc2:	b004      	add	sp, #16
 800fbc4:	bd80      	pop	{r7, pc}
 800fbc6:	46c0      	nop			; (mov r8, r8)
 800fbc8:	20004bfc 	.word	0x20004bfc

0800fbcc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800fbcc:	b590      	push	{r4, r7, lr}
 800fbce:	b089      	sub	sp, #36	; 0x24
 800fbd0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800fbd6:	2300      	movs	r3, #0
 800fbd8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800fbda:	003a      	movs	r2, r7
 800fbdc:	1d39      	adds	r1, r7, #4
 800fbde:	2308      	movs	r3, #8
 800fbe0:	18fb      	adds	r3, r7, r3
 800fbe2:	0018      	movs	r0, r3
 800fbe4:	f7ff f8fc 	bl	800ede0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800fbe8:	683c      	ldr	r4, [r7, #0]
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	68ba      	ldr	r2, [r7, #8]
 800fbee:	491e      	ldr	r1, [pc, #120]	; (800fc68 <vTaskStartScheduler+0x9c>)
 800fbf0:	481e      	ldr	r0, [pc, #120]	; (800fc6c <vTaskStartScheduler+0xa0>)
 800fbf2:	9202      	str	r2, [sp, #8]
 800fbf4:	9301      	str	r3, [sp, #4]
 800fbf6:	2300      	movs	r3, #0
 800fbf8:	9300      	str	r3, [sp, #0]
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	0022      	movs	r2, r4
 800fbfe:	f7ff fe26 	bl	800f84e <xTaskCreateStatic>
 800fc02:	0002      	movs	r2, r0
 800fc04:	4b1a      	ldr	r3, [pc, #104]	; (800fc70 <vTaskStartScheduler+0xa4>)
 800fc06:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800fc08:	4b19      	ldr	r3, [pc, #100]	; (800fc70 <vTaskStartScheduler+0xa4>)
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d002      	beq.n	800fc16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800fc10:	2301      	movs	r3, #1
 800fc12:	60fb      	str	r3, [r7, #12]
 800fc14:	e001      	b.n	800fc1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800fc16:	2300      	movs	r3, #0
 800fc18:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	2b01      	cmp	r3, #1
 800fc1e:	d103      	bne.n	800fc28 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 800fc20:	f000 fc8a 	bl	8010538 <xTimerCreateTimerTask>
 800fc24:	0003      	movs	r3, r0
 800fc26:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	2b01      	cmp	r3, #1
 800fc2c:	d113      	bne.n	800fc56 <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800fc2e:	b672      	cpsid	i
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800fc30:	4b10      	ldr	r3, [pc, #64]	; (800fc74 <vTaskStartScheduler+0xa8>)
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	3354      	adds	r3, #84	; 0x54
 800fc36:	001a      	movs	r2, r3
 800fc38:	4b0f      	ldr	r3, [pc, #60]	; (800fc78 <vTaskStartScheduler+0xac>)
 800fc3a:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fc3c:	4b0f      	ldr	r3, [pc, #60]	; (800fc7c <vTaskStartScheduler+0xb0>)
 800fc3e:	2201      	movs	r2, #1
 800fc40:	4252      	negs	r2, r2
 800fc42:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800fc44:	4b0e      	ldr	r3, [pc, #56]	; (800fc80 <vTaskStartScheduler+0xb4>)
 800fc46:	2201      	movs	r2, #1
 800fc48:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800fc4a:	4b0e      	ldr	r3, [pc, #56]	; (800fc84 <vTaskStartScheduler+0xb8>)
 800fc4c:	2200      	movs	r2, #0
 800fc4e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800fc50:	f000 ffea 	bl	8010c28 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800fc54:	e004      	b.n	800fc60 <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	3301      	adds	r3, #1
 800fc5a:	d101      	bne.n	800fc60 <vTaskStartScheduler+0x94>
 800fc5c:	b672      	cpsid	i
 800fc5e:	e7fe      	b.n	800fc5e <vTaskStartScheduler+0x92>
}
 800fc60:	46c0      	nop			; (mov r8, r8)
 800fc62:	46bd      	mov	sp, r7
 800fc64:	b005      	add	sp, #20
 800fc66:	bd90      	pop	{r4, r7, pc}
 800fc68:	08018308 	.word	0x08018308
 800fc6c:	08010205 	.word	0x08010205
 800fc70:	20004bf8 	.word	0x20004bf8
 800fc74:	20004700 	.word	0x20004700
 800fc78:	200002b4 	.word	0x200002b4
 800fc7c:	20004bf4 	.word	0x20004bf4
 800fc80:	20004be0 	.word	0x20004be0
 800fc84:	20004bd8 	.word	0x20004bd8

0800fc88 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800fc88:	b580      	push	{r7, lr}
 800fc8a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800fc8c:	4b03      	ldr	r3, [pc, #12]	; (800fc9c <vTaskSuspendAll+0x14>)
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	1c5a      	adds	r2, r3, #1
 800fc92:	4b02      	ldr	r3, [pc, #8]	; (800fc9c <vTaskSuspendAll+0x14>)
 800fc94:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800fc96:	46c0      	nop			; (mov r8, r8)
 800fc98:	46bd      	mov	sp, r7
 800fc9a:	bd80      	pop	{r7, pc}
 800fc9c:	20004bfc 	.word	0x20004bfc

0800fca0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800fca0:	b580      	push	{r7, lr}
 800fca2:	b084      	sub	sp, #16
 800fca4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800fca6:	2300      	movs	r3, #0
 800fca8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800fcaa:	2300      	movs	r3, #0
 800fcac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800fcae:	4b3a      	ldr	r3, [pc, #232]	; (800fd98 <xTaskResumeAll+0xf8>)
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d101      	bne.n	800fcba <xTaskResumeAll+0x1a>
 800fcb6:	b672      	cpsid	i
 800fcb8:	e7fe      	b.n	800fcb8 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800fcba:	f000 ffe9 	bl	8010c90 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800fcbe:	4b36      	ldr	r3, [pc, #216]	; (800fd98 <xTaskResumeAll+0xf8>)
 800fcc0:	681b      	ldr	r3, [r3, #0]
 800fcc2:	1e5a      	subs	r2, r3, #1
 800fcc4:	4b34      	ldr	r3, [pc, #208]	; (800fd98 <xTaskResumeAll+0xf8>)
 800fcc6:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fcc8:	4b33      	ldr	r3, [pc, #204]	; (800fd98 <xTaskResumeAll+0xf8>)
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	d15b      	bne.n	800fd88 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800fcd0:	4b32      	ldr	r3, [pc, #200]	; (800fd9c <xTaskResumeAll+0xfc>)
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d057      	beq.n	800fd88 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fcd8:	e02f      	b.n	800fd3a <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fcda:	4b31      	ldr	r3, [pc, #196]	; (800fda0 <xTaskResumeAll+0x100>)
 800fcdc:	68db      	ldr	r3, [r3, #12]
 800fcde:	68db      	ldr	r3, [r3, #12]
 800fce0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fce2:	68fb      	ldr	r3, [r7, #12]
 800fce4:	3318      	adds	r3, #24
 800fce6:	0018      	movs	r0, r3
 800fce8:	f7ff f92b 	bl	800ef42 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	3304      	adds	r3, #4
 800fcf0:	0018      	movs	r0, r3
 800fcf2:	f7ff f926 	bl	800ef42 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fcfa:	4b2a      	ldr	r3, [pc, #168]	; (800fda4 <xTaskResumeAll+0x104>)
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	429a      	cmp	r2, r3
 800fd00:	d903      	bls.n	800fd0a <xTaskResumeAll+0x6a>
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd06:	4b27      	ldr	r3, [pc, #156]	; (800fda4 <xTaskResumeAll+0x104>)
 800fd08:	601a      	str	r2, [r3, #0]
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd0e:	0013      	movs	r3, r2
 800fd10:	009b      	lsls	r3, r3, #2
 800fd12:	189b      	adds	r3, r3, r2
 800fd14:	009b      	lsls	r3, r3, #2
 800fd16:	4a24      	ldr	r2, [pc, #144]	; (800fda8 <xTaskResumeAll+0x108>)
 800fd18:	189a      	adds	r2, r3, r2
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	3304      	adds	r3, #4
 800fd1e:	0019      	movs	r1, r3
 800fd20:	0010      	movs	r0, r2
 800fd22:	f7ff f8b6 	bl	800ee92 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd2a:	4b20      	ldr	r3, [pc, #128]	; (800fdac <xTaskResumeAll+0x10c>)
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd30:	429a      	cmp	r2, r3
 800fd32:	d302      	bcc.n	800fd3a <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 800fd34:	4b1e      	ldr	r3, [pc, #120]	; (800fdb0 <xTaskResumeAll+0x110>)
 800fd36:	2201      	movs	r2, #1
 800fd38:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fd3a:	4b19      	ldr	r3, [pc, #100]	; (800fda0 <xTaskResumeAll+0x100>)
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d1cb      	bne.n	800fcda <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800fd42:	68fb      	ldr	r3, [r7, #12]
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d001      	beq.n	800fd4c <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800fd48:	f000 fb0c 	bl	8010364 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800fd4c:	4b19      	ldr	r3, [pc, #100]	; (800fdb4 <xTaskResumeAll+0x114>)
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d00f      	beq.n	800fd78 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800fd58:	f000 f83c 	bl	800fdd4 <xTaskIncrementTick>
 800fd5c:	1e03      	subs	r3, r0, #0
 800fd5e:	d002      	beq.n	800fd66 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 800fd60:	4b13      	ldr	r3, [pc, #76]	; (800fdb0 <xTaskResumeAll+0x110>)
 800fd62:	2201      	movs	r2, #1
 800fd64:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	3b01      	subs	r3, #1
 800fd6a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d1f2      	bne.n	800fd58 <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 800fd72:	4b10      	ldr	r3, [pc, #64]	; (800fdb4 <xTaskResumeAll+0x114>)
 800fd74:	2200      	movs	r2, #0
 800fd76:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800fd78:	4b0d      	ldr	r3, [pc, #52]	; (800fdb0 <xTaskResumeAll+0x110>)
 800fd7a:	681b      	ldr	r3, [r3, #0]
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d003      	beq.n	800fd88 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800fd80:	2301      	movs	r3, #1
 800fd82:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800fd84:	f000 ff74 	bl	8010c70 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fd88:	f000 ff94 	bl	8010cb4 <vPortExitCritical>

	return xAlreadyYielded;
 800fd8c:	68bb      	ldr	r3, [r7, #8]
}
 800fd8e:	0018      	movs	r0, r3
 800fd90:	46bd      	mov	sp, r7
 800fd92:	b004      	add	sp, #16
 800fd94:	bd80      	pop	{r7, pc}
 800fd96:	46c0      	nop			; (mov r8, r8)
 800fd98:	20004bfc 	.word	0x20004bfc
 800fd9c:	20004bd4 	.word	0x20004bd4
 800fda0:	20004b94 	.word	0x20004b94
 800fda4:	20004bdc 	.word	0x20004bdc
 800fda8:	20004704 	.word	0x20004704
 800fdac:	20004700 	.word	0x20004700
 800fdb0:	20004be8 	.word	0x20004be8
 800fdb4:	20004be4 	.word	0x20004be4

0800fdb8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800fdb8:	b580      	push	{r7, lr}
 800fdba:	b082      	sub	sp, #8
 800fdbc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800fdbe:	4b04      	ldr	r3, [pc, #16]	; (800fdd0 <xTaskGetTickCount+0x18>)
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800fdc4:	687b      	ldr	r3, [r7, #4]
}
 800fdc6:	0018      	movs	r0, r3
 800fdc8:	46bd      	mov	sp, r7
 800fdca:	b002      	add	sp, #8
 800fdcc:	bd80      	pop	{r7, pc}
 800fdce:	46c0      	nop			; (mov r8, r8)
 800fdd0:	20004bd8 	.word	0x20004bd8

0800fdd4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800fdd4:	b580      	push	{r7, lr}
 800fdd6:	b086      	sub	sp, #24
 800fdd8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800fdda:	2300      	movs	r3, #0
 800fddc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fdde:	4b4a      	ldr	r3, [pc, #296]	; (800ff08 <xTaskIncrementTick+0x134>)
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d000      	beq.n	800fde8 <xTaskIncrementTick+0x14>
 800fde6:	e084      	b.n	800fef2 <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800fde8:	4b48      	ldr	r3, [pc, #288]	; (800ff0c <xTaskIncrementTick+0x138>)
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	3301      	adds	r3, #1
 800fdee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800fdf0:	4b46      	ldr	r3, [pc, #280]	; (800ff0c <xTaskIncrementTick+0x138>)
 800fdf2:	693a      	ldr	r2, [r7, #16]
 800fdf4:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800fdf6:	693b      	ldr	r3, [r7, #16]
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d117      	bne.n	800fe2c <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 800fdfc:	4b44      	ldr	r3, [pc, #272]	; (800ff10 <xTaskIncrementTick+0x13c>)
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d001      	beq.n	800fe0a <xTaskIncrementTick+0x36>
 800fe06:	b672      	cpsid	i
 800fe08:	e7fe      	b.n	800fe08 <xTaskIncrementTick+0x34>
 800fe0a:	4b41      	ldr	r3, [pc, #260]	; (800ff10 <xTaskIncrementTick+0x13c>)
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	60fb      	str	r3, [r7, #12]
 800fe10:	4b40      	ldr	r3, [pc, #256]	; (800ff14 <xTaskIncrementTick+0x140>)
 800fe12:	681a      	ldr	r2, [r3, #0]
 800fe14:	4b3e      	ldr	r3, [pc, #248]	; (800ff10 <xTaskIncrementTick+0x13c>)
 800fe16:	601a      	str	r2, [r3, #0]
 800fe18:	4b3e      	ldr	r3, [pc, #248]	; (800ff14 <xTaskIncrementTick+0x140>)
 800fe1a:	68fa      	ldr	r2, [r7, #12]
 800fe1c:	601a      	str	r2, [r3, #0]
 800fe1e:	4b3e      	ldr	r3, [pc, #248]	; (800ff18 <xTaskIncrementTick+0x144>)
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	1c5a      	adds	r2, r3, #1
 800fe24:	4b3c      	ldr	r3, [pc, #240]	; (800ff18 <xTaskIncrementTick+0x144>)
 800fe26:	601a      	str	r2, [r3, #0]
 800fe28:	f000 fa9c 	bl	8010364 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800fe2c:	4b3b      	ldr	r3, [pc, #236]	; (800ff1c <xTaskIncrementTick+0x148>)
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	693a      	ldr	r2, [r7, #16]
 800fe32:	429a      	cmp	r2, r3
 800fe34:	d349      	bcc.n	800feca <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fe36:	4b36      	ldr	r3, [pc, #216]	; (800ff10 <xTaskIncrementTick+0x13c>)
 800fe38:	681b      	ldr	r3, [r3, #0]
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d104      	bne.n	800fe4a <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fe40:	4b36      	ldr	r3, [pc, #216]	; (800ff1c <xTaskIncrementTick+0x148>)
 800fe42:	2201      	movs	r2, #1
 800fe44:	4252      	negs	r2, r2
 800fe46:	601a      	str	r2, [r3, #0]
					break;
 800fe48:	e03f      	b.n	800feca <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fe4a:	4b31      	ldr	r3, [pc, #196]	; (800ff10 <xTaskIncrementTick+0x13c>)
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	68db      	ldr	r3, [r3, #12]
 800fe50:	68db      	ldr	r3, [r3, #12]
 800fe52:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800fe54:	68bb      	ldr	r3, [r7, #8]
 800fe56:	685b      	ldr	r3, [r3, #4]
 800fe58:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800fe5a:	693a      	ldr	r2, [r7, #16]
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	429a      	cmp	r2, r3
 800fe60:	d203      	bcs.n	800fe6a <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800fe62:	4b2e      	ldr	r3, [pc, #184]	; (800ff1c <xTaskIncrementTick+0x148>)
 800fe64:	687a      	ldr	r2, [r7, #4]
 800fe66:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800fe68:	e02f      	b.n	800feca <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fe6a:	68bb      	ldr	r3, [r7, #8]
 800fe6c:	3304      	adds	r3, #4
 800fe6e:	0018      	movs	r0, r3
 800fe70:	f7ff f867 	bl	800ef42 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800fe74:	68bb      	ldr	r3, [r7, #8]
 800fe76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d004      	beq.n	800fe86 <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fe7c:	68bb      	ldr	r3, [r7, #8]
 800fe7e:	3318      	adds	r3, #24
 800fe80:	0018      	movs	r0, r3
 800fe82:	f7ff f85e 	bl	800ef42 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800fe86:	68bb      	ldr	r3, [r7, #8]
 800fe88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe8a:	4b25      	ldr	r3, [pc, #148]	; (800ff20 <xTaskIncrementTick+0x14c>)
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	429a      	cmp	r2, r3
 800fe90:	d903      	bls.n	800fe9a <xTaskIncrementTick+0xc6>
 800fe92:	68bb      	ldr	r3, [r7, #8]
 800fe94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe96:	4b22      	ldr	r3, [pc, #136]	; (800ff20 <xTaskIncrementTick+0x14c>)
 800fe98:	601a      	str	r2, [r3, #0]
 800fe9a:	68bb      	ldr	r3, [r7, #8]
 800fe9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe9e:	0013      	movs	r3, r2
 800fea0:	009b      	lsls	r3, r3, #2
 800fea2:	189b      	adds	r3, r3, r2
 800fea4:	009b      	lsls	r3, r3, #2
 800fea6:	4a1f      	ldr	r2, [pc, #124]	; (800ff24 <xTaskIncrementTick+0x150>)
 800fea8:	189a      	adds	r2, r3, r2
 800feaa:	68bb      	ldr	r3, [r7, #8]
 800feac:	3304      	adds	r3, #4
 800feae:	0019      	movs	r1, r3
 800feb0:	0010      	movs	r0, r2
 800feb2:	f7fe ffee 	bl	800ee92 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800feb6:	68bb      	ldr	r3, [r7, #8]
 800feb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800feba:	4b1b      	ldr	r3, [pc, #108]	; (800ff28 <xTaskIncrementTick+0x154>)
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fec0:	429a      	cmp	r2, r3
 800fec2:	d3b8      	bcc.n	800fe36 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 800fec4:	2301      	movs	r3, #1
 800fec6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fec8:	e7b5      	b.n	800fe36 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800feca:	4b17      	ldr	r3, [pc, #92]	; (800ff28 <xTaskIncrementTick+0x154>)
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fed0:	4914      	ldr	r1, [pc, #80]	; (800ff24 <xTaskIncrementTick+0x150>)
 800fed2:	0013      	movs	r3, r2
 800fed4:	009b      	lsls	r3, r3, #2
 800fed6:	189b      	adds	r3, r3, r2
 800fed8:	009b      	lsls	r3, r3, #2
 800feda:	585b      	ldr	r3, [r3, r1]
 800fedc:	2b01      	cmp	r3, #1
 800fede:	d901      	bls.n	800fee4 <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 800fee0:	2301      	movs	r3, #1
 800fee2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800fee4:	4b11      	ldr	r3, [pc, #68]	; (800ff2c <xTaskIncrementTick+0x158>)
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d007      	beq.n	800fefc <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 800feec:	2301      	movs	r3, #1
 800feee:	617b      	str	r3, [r7, #20]
 800fef0:	e004      	b.n	800fefc <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800fef2:	4b0f      	ldr	r3, [pc, #60]	; (800ff30 <xTaskIncrementTick+0x15c>)
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	1c5a      	adds	r2, r3, #1
 800fef8:	4b0d      	ldr	r3, [pc, #52]	; (800ff30 <xTaskIncrementTick+0x15c>)
 800fefa:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800fefc:	697b      	ldr	r3, [r7, #20]
}
 800fefe:	0018      	movs	r0, r3
 800ff00:	46bd      	mov	sp, r7
 800ff02:	b006      	add	sp, #24
 800ff04:	bd80      	pop	{r7, pc}
 800ff06:	46c0      	nop			; (mov r8, r8)
 800ff08:	20004bfc 	.word	0x20004bfc
 800ff0c:	20004bd8 	.word	0x20004bd8
 800ff10:	20004b8c 	.word	0x20004b8c
 800ff14:	20004b90 	.word	0x20004b90
 800ff18:	20004bec 	.word	0x20004bec
 800ff1c:	20004bf4 	.word	0x20004bf4
 800ff20:	20004bdc 	.word	0x20004bdc
 800ff24:	20004704 	.word	0x20004704
 800ff28:	20004700 	.word	0x20004700
 800ff2c:	20004be8 	.word	0x20004be8
 800ff30:	20004be4 	.word	0x20004be4

0800ff34 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ff34:	b580      	push	{r7, lr}
 800ff36:	b082      	sub	sp, #8
 800ff38:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ff3a:	4b25      	ldr	r3, [pc, #148]	; (800ffd0 <vTaskSwitchContext+0x9c>)
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d003      	beq.n	800ff4a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ff42:	4b24      	ldr	r3, [pc, #144]	; (800ffd4 <vTaskSwitchContext+0xa0>)
 800ff44:	2201      	movs	r2, #1
 800ff46:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ff48:	e03d      	b.n	800ffc6 <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 800ff4a:	4b22      	ldr	r3, [pc, #136]	; (800ffd4 <vTaskSwitchContext+0xa0>)
 800ff4c:	2200      	movs	r2, #0
 800ff4e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ff50:	4b21      	ldr	r3, [pc, #132]	; (800ffd8 <vTaskSwitchContext+0xa4>)
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	607b      	str	r3, [r7, #4]
 800ff56:	e007      	b.n	800ff68 <vTaskSwitchContext+0x34>
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d101      	bne.n	800ff62 <vTaskSwitchContext+0x2e>
 800ff5e:	b672      	cpsid	i
 800ff60:	e7fe      	b.n	800ff60 <vTaskSwitchContext+0x2c>
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	3b01      	subs	r3, #1
 800ff66:	607b      	str	r3, [r7, #4]
 800ff68:	491c      	ldr	r1, [pc, #112]	; (800ffdc <vTaskSwitchContext+0xa8>)
 800ff6a:	687a      	ldr	r2, [r7, #4]
 800ff6c:	0013      	movs	r3, r2
 800ff6e:	009b      	lsls	r3, r3, #2
 800ff70:	189b      	adds	r3, r3, r2
 800ff72:	009b      	lsls	r3, r3, #2
 800ff74:	585b      	ldr	r3, [r3, r1]
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d0ee      	beq.n	800ff58 <vTaskSwitchContext+0x24>
 800ff7a:	687a      	ldr	r2, [r7, #4]
 800ff7c:	0013      	movs	r3, r2
 800ff7e:	009b      	lsls	r3, r3, #2
 800ff80:	189b      	adds	r3, r3, r2
 800ff82:	009b      	lsls	r3, r3, #2
 800ff84:	4a15      	ldr	r2, [pc, #84]	; (800ffdc <vTaskSwitchContext+0xa8>)
 800ff86:	189b      	adds	r3, r3, r2
 800ff88:	603b      	str	r3, [r7, #0]
 800ff8a:	683b      	ldr	r3, [r7, #0]
 800ff8c:	685b      	ldr	r3, [r3, #4]
 800ff8e:	685a      	ldr	r2, [r3, #4]
 800ff90:	683b      	ldr	r3, [r7, #0]
 800ff92:	605a      	str	r2, [r3, #4]
 800ff94:	683b      	ldr	r3, [r7, #0]
 800ff96:	685a      	ldr	r2, [r3, #4]
 800ff98:	683b      	ldr	r3, [r7, #0]
 800ff9a:	3308      	adds	r3, #8
 800ff9c:	429a      	cmp	r2, r3
 800ff9e:	d104      	bne.n	800ffaa <vTaskSwitchContext+0x76>
 800ffa0:	683b      	ldr	r3, [r7, #0]
 800ffa2:	685b      	ldr	r3, [r3, #4]
 800ffa4:	685a      	ldr	r2, [r3, #4]
 800ffa6:	683b      	ldr	r3, [r7, #0]
 800ffa8:	605a      	str	r2, [r3, #4]
 800ffaa:	683b      	ldr	r3, [r7, #0]
 800ffac:	685b      	ldr	r3, [r3, #4]
 800ffae:	68da      	ldr	r2, [r3, #12]
 800ffb0:	4b0b      	ldr	r3, [pc, #44]	; (800ffe0 <vTaskSwitchContext+0xac>)
 800ffb2:	601a      	str	r2, [r3, #0]
 800ffb4:	4b08      	ldr	r3, [pc, #32]	; (800ffd8 <vTaskSwitchContext+0xa4>)
 800ffb6:	687a      	ldr	r2, [r7, #4]
 800ffb8:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ffba:	4b09      	ldr	r3, [pc, #36]	; (800ffe0 <vTaskSwitchContext+0xac>)
 800ffbc:	681b      	ldr	r3, [r3, #0]
 800ffbe:	3354      	adds	r3, #84	; 0x54
 800ffc0:	001a      	movs	r2, r3
 800ffc2:	4b08      	ldr	r3, [pc, #32]	; (800ffe4 <vTaskSwitchContext+0xb0>)
 800ffc4:	601a      	str	r2, [r3, #0]
}
 800ffc6:	46c0      	nop			; (mov r8, r8)
 800ffc8:	46bd      	mov	sp, r7
 800ffca:	b002      	add	sp, #8
 800ffcc:	bd80      	pop	{r7, pc}
 800ffce:	46c0      	nop			; (mov r8, r8)
 800ffd0:	20004bfc 	.word	0x20004bfc
 800ffd4:	20004be8 	.word	0x20004be8
 800ffd8:	20004bdc 	.word	0x20004bdc
 800ffdc:	20004704 	.word	0x20004704
 800ffe0:	20004700 	.word	0x20004700
 800ffe4:	200002b4 	.word	0x200002b4

0800ffe8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	b082      	sub	sp, #8
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	6078      	str	r0, [r7, #4]
 800fff0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	2b00      	cmp	r3, #0
 800fff6:	d101      	bne.n	800fffc <vTaskPlaceOnEventList+0x14>
 800fff8:	b672      	cpsid	i
 800fffa:	e7fe      	b.n	800fffa <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800fffc:	4b08      	ldr	r3, [pc, #32]	; (8010020 <vTaskPlaceOnEventList+0x38>)
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	3318      	adds	r3, #24
 8010002:	001a      	movs	r2, r3
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	0011      	movs	r1, r2
 8010008:	0018      	movs	r0, r3
 801000a:	f7fe ff64 	bl	800eed6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801000e:	683b      	ldr	r3, [r7, #0]
 8010010:	2101      	movs	r1, #1
 8010012:	0018      	movs	r0, r3
 8010014:	f000 fa3c 	bl	8010490 <prvAddCurrentTaskToDelayedList>
}
 8010018:	46c0      	nop			; (mov r8, r8)
 801001a:	46bd      	mov	sp, r7
 801001c:	b002      	add	sp, #8
 801001e:	bd80      	pop	{r7, pc}
 8010020:	20004700 	.word	0x20004700

08010024 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010024:	b580      	push	{r7, lr}
 8010026:	b084      	sub	sp, #16
 8010028:	af00      	add	r7, sp, #0
 801002a:	60f8      	str	r0, [r7, #12]
 801002c:	60b9      	str	r1, [r7, #8]
 801002e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	2b00      	cmp	r3, #0
 8010034:	d101      	bne.n	801003a <vTaskPlaceOnEventListRestricted+0x16>
 8010036:	b672      	cpsid	i
 8010038:	e7fe      	b.n	8010038 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801003a:	4b0c      	ldr	r3, [pc, #48]	; (801006c <vTaskPlaceOnEventListRestricted+0x48>)
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	3318      	adds	r3, #24
 8010040:	001a      	movs	r2, r3
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	0011      	movs	r1, r2
 8010046:	0018      	movs	r0, r3
 8010048:	f7fe ff23 	bl	800ee92 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	2b00      	cmp	r3, #0
 8010050:	d002      	beq.n	8010058 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 8010052:	2301      	movs	r3, #1
 8010054:	425b      	negs	r3, r3
 8010056:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010058:	687a      	ldr	r2, [r7, #4]
 801005a:	68bb      	ldr	r3, [r7, #8]
 801005c:	0011      	movs	r1, r2
 801005e:	0018      	movs	r0, r3
 8010060:	f000 fa16 	bl	8010490 <prvAddCurrentTaskToDelayedList>
	}
 8010064:	46c0      	nop			; (mov r8, r8)
 8010066:	46bd      	mov	sp, r7
 8010068:	b004      	add	sp, #16
 801006a:	bd80      	pop	{r7, pc}
 801006c:	20004700 	.word	0x20004700

08010070 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010070:	b580      	push	{r7, lr}
 8010072:	b084      	sub	sp, #16
 8010074:	af00      	add	r7, sp, #0
 8010076:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	68db      	ldr	r3, [r3, #12]
 801007c:	68db      	ldr	r3, [r3, #12]
 801007e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8010080:	68bb      	ldr	r3, [r7, #8]
 8010082:	2b00      	cmp	r3, #0
 8010084:	d101      	bne.n	801008a <xTaskRemoveFromEventList+0x1a>
 8010086:	b672      	cpsid	i
 8010088:	e7fe      	b.n	8010088 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801008a:	68bb      	ldr	r3, [r7, #8]
 801008c:	3318      	adds	r3, #24
 801008e:	0018      	movs	r0, r3
 8010090:	f7fe ff57 	bl	800ef42 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010094:	4b1e      	ldr	r3, [pc, #120]	; (8010110 <xTaskRemoveFromEventList+0xa0>)
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	2b00      	cmp	r3, #0
 801009a:	d11d      	bne.n	80100d8 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801009c:	68bb      	ldr	r3, [r7, #8]
 801009e:	3304      	adds	r3, #4
 80100a0:	0018      	movs	r0, r3
 80100a2:	f7fe ff4e 	bl	800ef42 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80100a6:	68bb      	ldr	r3, [r7, #8]
 80100a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80100aa:	4b1a      	ldr	r3, [pc, #104]	; (8010114 <xTaskRemoveFromEventList+0xa4>)
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	429a      	cmp	r2, r3
 80100b0:	d903      	bls.n	80100ba <xTaskRemoveFromEventList+0x4a>
 80100b2:	68bb      	ldr	r3, [r7, #8]
 80100b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80100b6:	4b17      	ldr	r3, [pc, #92]	; (8010114 <xTaskRemoveFromEventList+0xa4>)
 80100b8:	601a      	str	r2, [r3, #0]
 80100ba:	68bb      	ldr	r3, [r7, #8]
 80100bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80100be:	0013      	movs	r3, r2
 80100c0:	009b      	lsls	r3, r3, #2
 80100c2:	189b      	adds	r3, r3, r2
 80100c4:	009b      	lsls	r3, r3, #2
 80100c6:	4a14      	ldr	r2, [pc, #80]	; (8010118 <xTaskRemoveFromEventList+0xa8>)
 80100c8:	189a      	adds	r2, r3, r2
 80100ca:	68bb      	ldr	r3, [r7, #8]
 80100cc:	3304      	adds	r3, #4
 80100ce:	0019      	movs	r1, r3
 80100d0:	0010      	movs	r0, r2
 80100d2:	f7fe fede 	bl	800ee92 <vListInsertEnd>
 80100d6:	e007      	b.n	80100e8 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80100d8:	68bb      	ldr	r3, [r7, #8]
 80100da:	3318      	adds	r3, #24
 80100dc:	001a      	movs	r2, r3
 80100de:	4b0f      	ldr	r3, [pc, #60]	; (801011c <xTaskRemoveFromEventList+0xac>)
 80100e0:	0011      	movs	r1, r2
 80100e2:	0018      	movs	r0, r3
 80100e4:	f7fe fed5 	bl	800ee92 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80100e8:	68bb      	ldr	r3, [r7, #8]
 80100ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80100ec:	4b0c      	ldr	r3, [pc, #48]	; (8010120 <xTaskRemoveFromEventList+0xb0>)
 80100ee:	681b      	ldr	r3, [r3, #0]
 80100f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80100f2:	429a      	cmp	r2, r3
 80100f4:	d905      	bls.n	8010102 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80100f6:	2301      	movs	r3, #1
 80100f8:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80100fa:	4b0a      	ldr	r3, [pc, #40]	; (8010124 <xTaskRemoveFromEventList+0xb4>)
 80100fc:	2201      	movs	r2, #1
 80100fe:	601a      	str	r2, [r3, #0]
 8010100:	e001      	b.n	8010106 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8010102:	2300      	movs	r3, #0
 8010104:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8010106:	68fb      	ldr	r3, [r7, #12]
}
 8010108:	0018      	movs	r0, r3
 801010a:	46bd      	mov	sp, r7
 801010c:	b004      	add	sp, #16
 801010e:	bd80      	pop	{r7, pc}
 8010110:	20004bfc 	.word	0x20004bfc
 8010114:	20004bdc 	.word	0x20004bdc
 8010118:	20004704 	.word	0x20004704
 801011c:	20004b94 	.word	0x20004b94
 8010120:	20004700 	.word	0x20004700
 8010124:	20004be8 	.word	0x20004be8

08010128 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010128:	b580      	push	{r7, lr}
 801012a:	b082      	sub	sp, #8
 801012c:	af00      	add	r7, sp, #0
 801012e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010130:	4b05      	ldr	r3, [pc, #20]	; (8010148 <vTaskInternalSetTimeOutState+0x20>)
 8010132:	681a      	ldr	r2, [r3, #0]
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010138:	4b04      	ldr	r3, [pc, #16]	; (801014c <vTaskInternalSetTimeOutState+0x24>)
 801013a:	681a      	ldr	r2, [r3, #0]
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	605a      	str	r2, [r3, #4]
}
 8010140:	46c0      	nop			; (mov r8, r8)
 8010142:	46bd      	mov	sp, r7
 8010144:	b002      	add	sp, #8
 8010146:	bd80      	pop	{r7, pc}
 8010148:	20004bec 	.word	0x20004bec
 801014c:	20004bd8 	.word	0x20004bd8

08010150 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010150:	b580      	push	{r7, lr}
 8010152:	b086      	sub	sp, #24
 8010154:	af00      	add	r7, sp, #0
 8010156:	6078      	str	r0, [r7, #4]
 8010158:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	2b00      	cmp	r3, #0
 801015e:	d101      	bne.n	8010164 <xTaskCheckForTimeOut+0x14>
 8010160:	b672      	cpsid	i
 8010162:	e7fe      	b.n	8010162 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8010164:	683b      	ldr	r3, [r7, #0]
 8010166:	2b00      	cmp	r3, #0
 8010168:	d101      	bne.n	801016e <xTaskCheckForTimeOut+0x1e>
 801016a:	b672      	cpsid	i
 801016c:	e7fe      	b.n	801016c <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 801016e:	f000 fd8f 	bl	8010c90 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010172:	4b1d      	ldr	r3, [pc, #116]	; (80101e8 <xTaskCheckForTimeOut+0x98>)
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	685b      	ldr	r3, [r3, #4]
 801017c:	693a      	ldr	r2, [r7, #16]
 801017e:	1ad3      	subs	r3, r2, r3
 8010180:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010182:	683b      	ldr	r3, [r7, #0]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	3301      	adds	r3, #1
 8010188:	d102      	bne.n	8010190 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801018a:	2300      	movs	r3, #0
 801018c:	617b      	str	r3, [r7, #20]
 801018e:	e024      	b.n	80101da <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	681a      	ldr	r2, [r3, #0]
 8010194:	4b15      	ldr	r3, [pc, #84]	; (80101ec <xTaskCheckForTimeOut+0x9c>)
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	429a      	cmp	r2, r3
 801019a:	d007      	beq.n	80101ac <xTaskCheckForTimeOut+0x5c>
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	685b      	ldr	r3, [r3, #4]
 80101a0:	693a      	ldr	r2, [r7, #16]
 80101a2:	429a      	cmp	r2, r3
 80101a4:	d302      	bcc.n	80101ac <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80101a6:	2301      	movs	r3, #1
 80101a8:	617b      	str	r3, [r7, #20]
 80101aa:	e016      	b.n	80101da <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80101ac:	683b      	ldr	r3, [r7, #0]
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	68fa      	ldr	r2, [r7, #12]
 80101b2:	429a      	cmp	r2, r3
 80101b4:	d20c      	bcs.n	80101d0 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80101b6:	683b      	ldr	r3, [r7, #0]
 80101b8:	681a      	ldr	r2, [r3, #0]
 80101ba:	68fb      	ldr	r3, [r7, #12]
 80101bc:	1ad2      	subs	r2, r2, r3
 80101be:	683b      	ldr	r3, [r7, #0]
 80101c0:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	0018      	movs	r0, r3
 80101c6:	f7ff ffaf 	bl	8010128 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80101ca:	2300      	movs	r3, #0
 80101cc:	617b      	str	r3, [r7, #20]
 80101ce:	e004      	b.n	80101da <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 80101d0:	683b      	ldr	r3, [r7, #0]
 80101d2:	2200      	movs	r2, #0
 80101d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80101d6:	2301      	movs	r3, #1
 80101d8:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80101da:	f000 fd6b 	bl	8010cb4 <vPortExitCritical>

	return xReturn;
 80101de:	697b      	ldr	r3, [r7, #20]
}
 80101e0:	0018      	movs	r0, r3
 80101e2:	46bd      	mov	sp, r7
 80101e4:	b006      	add	sp, #24
 80101e6:	bd80      	pop	{r7, pc}
 80101e8:	20004bd8 	.word	0x20004bd8
 80101ec:	20004bec 	.word	0x20004bec

080101f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80101f0:	b580      	push	{r7, lr}
 80101f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80101f4:	4b02      	ldr	r3, [pc, #8]	; (8010200 <vTaskMissedYield+0x10>)
 80101f6:	2201      	movs	r2, #1
 80101f8:	601a      	str	r2, [r3, #0]
}
 80101fa:	46c0      	nop			; (mov r8, r8)
 80101fc:	46bd      	mov	sp, r7
 80101fe:	bd80      	pop	{r7, pc}
 8010200:	20004be8 	.word	0x20004be8

08010204 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010204:	b580      	push	{r7, lr}
 8010206:	b082      	sub	sp, #8
 8010208:	af00      	add	r7, sp, #0
 801020a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801020c:	f000 f84e 	bl	80102ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010210:	4b03      	ldr	r3, [pc, #12]	; (8010220 <prvIdleTask+0x1c>)
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	2b01      	cmp	r3, #1
 8010216:	d9f9      	bls.n	801020c <prvIdleTask+0x8>
			{
				taskYIELD();
 8010218:	f000 fd2a 	bl	8010c70 <vPortYield>
		prvCheckTasksWaitingTermination();
 801021c:	e7f6      	b.n	801020c <prvIdleTask+0x8>
 801021e:	46c0      	nop			; (mov r8, r8)
 8010220:	20004704 	.word	0x20004704

08010224 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010224:	b580      	push	{r7, lr}
 8010226:	b082      	sub	sp, #8
 8010228:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801022a:	2300      	movs	r3, #0
 801022c:	607b      	str	r3, [r7, #4]
 801022e:	e00c      	b.n	801024a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010230:	687a      	ldr	r2, [r7, #4]
 8010232:	0013      	movs	r3, r2
 8010234:	009b      	lsls	r3, r3, #2
 8010236:	189b      	adds	r3, r3, r2
 8010238:	009b      	lsls	r3, r3, #2
 801023a:	4a14      	ldr	r2, [pc, #80]	; (801028c <prvInitialiseTaskLists+0x68>)
 801023c:	189b      	adds	r3, r3, r2
 801023e:	0018      	movs	r0, r3
 8010240:	f7fe fdfe 	bl	800ee40 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	3301      	adds	r3, #1
 8010248:	607b      	str	r3, [r7, #4]
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	2b37      	cmp	r3, #55	; 0x37
 801024e:	d9ef      	bls.n	8010230 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010250:	4b0f      	ldr	r3, [pc, #60]	; (8010290 <prvInitialiseTaskLists+0x6c>)
 8010252:	0018      	movs	r0, r3
 8010254:	f7fe fdf4 	bl	800ee40 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010258:	4b0e      	ldr	r3, [pc, #56]	; (8010294 <prvInitialiseTaskLists+0x70>)
 801025a:	0018      	movs	r0, r3
 801025c:	f7fe fdf0 	bl	800ee40 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010260:	4b0d      	ldr	r3, [pc, #52]	; (8010298 <prvInitialiseTaskLists+0x74>)
 8010262:	0018      	movs	r0, r3
 8010264:	f7fe fdec 	bl	800ee40 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010268:	4b0c      	ldr	r3, [pc, #48]	; (801029c <prvInitialiseTaskLists+0x78>)
 801026a:	0018      	movs	r0, r3
 801026c:	f7fe fde8 	bl	800ee40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010270:	4b0b      	ldr	r3, [pc, #44]	; (80102a0 <prvInitialiseTaskLists+0x7c>)
 8010272:	0018      	movs	r0, r3
 8010274:	f7fe fde4 	bl	800ee40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010278:	4b0a      	ldr	r3, [pc, #40]	; (80102a4 <prvInitialiseTaskLists+0x80>)
 801027a:	4a05      	ldr	r2, [pc, #20]	; (8010290 <prvInitialiseTaskLists+0x6c>)
 801027c:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801027e:	4b0a      	ldr	r3, [pc, #40]	; (80102a8 <prvInitialiseTaskLists+0x84>)
 8010280:	4a04      	ldr	r2, [pc, #16]	; (8010294 <prvInitialiseTaskLists+0x70>)
 8010282:	601a      	str	r2, [r3, #0]
}
 8010284:	46c0      	nop			; (mov r8, r8)
 8010286:	46bd      	mov	sp, r7
 8010288:	b002      	add	sp, #8
 801028a:	bd80      	pop	{r7, pc}
 801028c:	20004704 	.word	0x20004704
 8010290:	20004b64 	.word	0x20004b64
 8010294:	20004b78 	.word	0x20004b78
 8010298:	20004b94 	.word	0x20004b94
 801029c:	20004ba8 	.word	0x20004ba8
 80102a0:	20004bc0 	.word	0x20004bc0
 80102a4:	20004b8c 	.word	0x20004b8c
 80102a8:	20004b90 	.word	0x20004b90

080102ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80102ac:	b580      	push	{r7, lr}
 80102ae:	b082      	sub	sp, #8
 80102b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80102b2:	e01a      	b.n	80102ea <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80102b4:	f000 fcec 	bl	8010c90 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80102b8:	4b10      	ldr	r3, [pc, #64]	; (80102fc <prvCheckTasksWaitingTermination+0x50>)
 80102ba:	68db      	ldr	r3, [r3, #12]
 80102bc:	68db      	ldr	r3, [r3, #12]
 80102be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	3304      	adds	r3, #4
 80102c4:	0018      	movs	r0, r3
 80102c6:	f7fe fe3c 	bl	800ef42 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80102ca:	4b0d      	ldr	r3, [pc, #52]	; (8010300 <prvCheckTasksWaitingTermination+0x54>)
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	1e5a      	subs	r2, r3, #1
 80102d0:	4b0b      	ldr	r3, [pc, #44]	; (8010300 <prvCheckTasksWaitingTermination+0x54>)
 80102d2:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 80102d4:	4b0b      	ldr	r3, [pc, #44]	; (8010304 <prvCheckTasksWaitingTermination+0x58>)
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	1e5a      	subs	r2, r3, #1
 80102da:	4b0a      	ldr	r3, [pc, #40]	; (8010304 <prvCheckTasksWaitingTermination+0x58>)
 80102dc:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 80102de:	f000 fce9 	bl	8010cb4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	0018      	movs	r0, r3
 80102e6:	f000 f80f 	bl	8010308 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80102ea:	4b06      	ldr	r3, [pc, #24]	; (8010304 <prvCheckTasksWaitingTermination+0x58>)
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d1e0      	bne.n	80102b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80102f2:	46c0      	nop			; (mov r8, r8)
 80102f4:	46c0      	nop			; (mov r8, r8)
 80102f6:	46bd      	mov	sp, r7
 80102f8:	b002      	add	sp, #8
 80102fa:	bd80      	pop	{r7, pc}
 80102fc:	20004ba8 	.word	0x20004ba8
 8010300:	20004bd4 	.word	0x20004bd4
 8010304:	20004bbc 	.word	0x20004bbc

08010308 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010308:	b580      	push	{r7, lr}
 801030a:	b082      	sub	sp, #8
 801030c:	af00      	add	r7, sp, #0
 801030e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	3354      	adds	r3, #84	; 0x54
 8010314:	0018      	movs	r0, r3
 8010316:	f002 ff5d 	bl	80131d4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	22a5      	movs	r2, #165	; 0xa5
 801031e:	5c9b      	ldrb	r3, [r3, r2]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d109      	bne.n	8010338 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010328:	0018      	movs	r0, r3
 801032a:	f000 fdf5 	bl	8010f18 <vPortFree>
				vPortFree( pxTCB );
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	0018      	movs	r0, r3
 8010332:	f000 fdf1 	bl	8010f18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010336:	e010      	b.n	801035a <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	22a5      	movs	r2, #165	; 0xa5
 801033c:	5c9b      	ldrb	r3, [r3, r2]
 801033e:	2b01      	cmp	r3, #1
 8010340:	d104      	bne.n	801034c <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	0018      	movs	r0, r3
 8010346:	f000 fde7 	bl	8010f18 <vPortFree>
	}
 801034a:	e006      	b.n	801035a <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	22a5      	movs	r2, #165	; 0xa5
 8010350:	5c9b      	ldrb	r3, [r3, r2]
 8010352:	2b02      	cmp	r3, #2
 8010354:	d001      	beq.n	801035a <prvDeleteTCB+0x52>
 8010356:	b672      	cpsid	i
 8010358:	e7fe      	b.n	8010358 <prvDeleteTCB+0x50>
	}
 801035a:	46c0      	nop			; (mov r8, r8)
 801035c:	46bd      	mov	sp, r7
 801035e:	b002      	add	sp, #8
 8010360:	bd80      	pop	{r7, pc}
	...

08010364 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010364:	b580      	push	{r7, lr}
 8010366:	b082      	sub	sp, #8
 8010368:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801036a:	4b0b      	ldr	r3, [pc, #44]	; (8010398 <prvResetNextTaskUnblockTime+0x34>)
 801036c:	681b      	ldr	r3, [r3, #0]
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	2b00      	cmp	r3, #0
 8010372:	d104      	bne.n	801037e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010374:	4b09      	ldr	r3, [pc, #36]	; (801039c <prvResetNextTaskUnblockTime+0x38>)
 8010376:	2201      	movs	r2, #1
 8010378:	4252      	negs	r2, r2
 801037a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801037c:	e008      	b.n	8010390 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801037e:	4b06      	ldr	r3, [pc, #24]	; (8010398 <prvResetNextTaskUnblockTime+0x34>)
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	68db      	ldr	r3, [r3, #12]
 8010384:	68db      	ldr	r3, [r3, #12]
 8010386:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	685a      	ldr	r2, [r3, #4]
 801038c:	4b03      	ldr	r3, [pc, #12]	; (801039c <prvResetNextTaskUnblockTime+0x38>)
 801038e:	601a      	str	r2, [r3, #0]
}
 8010390:	46c0      	nop			; (mov r8, r8)
 8010392:	46bd      	mov	sp, r7
 8010394:	b002      	add	sp, #8
 8010396:	bd80      	pop	{r7, pc}
 8010398:	20004b8c 	.word	0x20004b8c
 801039c:	20004bf4 	.word	0x20004bf4

080103a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b082      	sub	sp, #8
 80103a4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80103a6:	4b0a      	ldr	r3, [pc, #40]	; (80103d0 <xTaskGetSchedulerState+0x30>)
 80103a8:	681b      	ldr	r3, [r3, #0]
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d102      	bne.n	80103b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80103ae:	2301      	movs	r3, #1
 80103b0:	607b      	str	r3, [r7, #4]
 80103b2:	e008      	b.n	80103c6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80103b4:	4b07      	ldr	r3, [pc, #28]	; (80103d4 <xTaskGetSchedulerState+0x34>)
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d102      	bne.n	80103c2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80103bc:	2302      	movs	r3, #2
 80103be:	607b      	str	r3, [r7, #4]
 80103c0:	e001      	b.n	80103c6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80103c2:	2300      	movs	r3, #0
 80103c4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80103c6:	687b      	ldr	r3, [r7, #4]
	}
 80103c8:	0018      	movs	r0, r3
 80103ca:	46bd      	mov	sp, r7
 80103cc:	b002      	add	sp, #8
 80103ce:	bd80      	pop	{r7, pc}
 80103d0:	20004be0 	.word	0x20004be0
 80103d4:	20004bfc 	.word	0x20004bfc

080103d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80103d8:	b580      	push	{r7, lr}
 80103da:	b084      	sub	sp, #16
 80103dc:	af00      	add	r7, sp, #0
 80103de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80103e4:	2300      	movs	r3, #0
 80103e6:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	d044      	beq.n	8010478 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80103ee:	4b25      	ldr	r3, [pc, #148]	; (8010484 <xTaskPriorityDisinherit+0xac>)
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	68ba      	ldr	r2, [r7, #8]
 80103f4:	429a      	cmp	r2, r3
 80103f6:	d001      	beq.n	80103fc <xTaskPriorityDisinherit+0x24>
 80103f8:	b672      	cpsid	i
 80103fa:	e7fe      	b.n	80103fa <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 80103fc:	68bb      	ldr	r3, [r7, #8]
 80103fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010400:	2b00      	cmp	r3, #0
 8010402:	d101      	bne.n	8010408 <xTaskPriorityDisinherit+0x30>
 8010404:	b672      	cpsid	i
 8010406:	e7fe      	b.n	8010406 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8010408:	68bb      	ldr	r3, [r7, #8]
 801040a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801040c:	1e5a      	subs	r2, r3, #1
 801040e:	68bb      	ldr	r3, [r7, #8]
 8010410:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010412:	68bb      	ldr	r3, [r7, #8]
 8010414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010416:	68bb      	ldr	r3, [r7, #8]
 8010418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801041a:	429a      	cmp	r2, r3
 801041c:	d02c      	beq.n	8010478 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801041e:	68bb      	ldr	r3, [r7, #8]
 8010420:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010422:	2b00      	cmp	r3, #0
 8010424:	d128      	bne.n	8010478 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010426:	68bb      	ldr	r3, [r7, #8]
 8010428:	3304      	adds	r3, #4
 801042a:	0018      	movs	r0, r3
 801042c:	f7fe fd89 	bl	800ef42 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010430:	68bb      	ldr	r3, [r7, #8]
 8010432:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010434:	68bb      	ldr	r3, [r7, #8]
 8010436:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010438:	68bb      	ldr	r3, [r7, #8]
 801043a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801043c:	2238      	movs	r2, #56	; 0x38
 801043e:	1ad2      	subs	r2, r2, r3
 8010440:	68bb      	ldr	r3, [r7, #8]
 8010442:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010444:	68bb      	ldr	r3, [r7, #8]
 8010446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010448:	4b0f      	ldr	r3, [pc, #60]	; (8010488 <xTaskPriorityDisinherit+0xb0>)
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	429a      	cmp	r2, r3
 801044e:	d903      	bls.n	8010458 <xTaskPriorityDisinherit+0x80>
 8010450:	68bb      	ldr	r3, [r7, #8]
 8010452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010454:	4b0c      	ldr	r3, [pc, #48]	; (8010488 <xTaskPriorityDisinherit+0xb0>)
 8010456:	601a      	str	r2, [r3, #0]
 8010458:	68bb      	ldr	r3, [r7, #8]
 801045a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801045c:	0013      	movs	r3, r2
 801045e:	009b      	lsls	r3, r3, #2
 8010460:	189b      	adds	r3, r3, r2
 8010462:	009b      	lsls	r3, r3, #2
 8010464:	4a09      	ldr	r2, [pc, #36]	; (801048c <xTaskPriorityDisinherit+0xb4>)
 8010466:	189a      	adds	r2, r3, r2
 8010468:	68bb      	ldr	r3, [r7, #8]
 801046a:	3304      	adds	r3, #4
 801046c:	0019      	movs	r1, r3
 801046e:	0010      	movs	r0, r2
 8010470:	f7fe fd0f 	bl	800ee92 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010474:	2301      	movs	r3, #1
 8010476:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010478:	68fb      	ldr	r3, [r7, #12]
	}
 801047a:	0018      	movs	r0, r3
 801047c:	46bd      	mov	sp, r7
 801047e:	b004      	add	sp, #16
 8010480:	bd80      	pop	{r7, pc}
 8010482:	46c0      	nop			; (mov r8, r8)
 8010484:	20004700 	.word	0x20004700
 8010488:	20004bdc 	.word	0x20004bdc
 801048c:	20004704 	.word	0x20004704

08010490 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010490:	b580      	push	{r7, lr}
 8010492:	b084      	sub	sp, #16
 8010494:	af00      	add	r7, sp, #0
 8010496:	6078      	str	r0, [r7, #4]
 8010498:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801049a:	4b21      	ldr	r3, [pc, #132]	; (8010520 <prvAddCurrentTaskToDelayedList+0x90>)
 801049c:	681b      	ldr	r3, [r3, #0]
 801049e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80104a0:	4b20      	ldr	r3, [pc, #128]	; (8010524 <prvAddCurrentTaskToDelayedList+0x94>)
 80104a2:	681b      	ldr	r3, [r3, #0]
 80104a4:	3304      	adds	r3, #4
 80104a6:	0018      	movs	r0, r3
 80104a8:	f7fe fd4b 	bl	800ef42 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	3301      	adds	r3, #1
 80104b0:	d10b      	bne.n	80104ca <prvAddCurrentTaskToDelayedList+0x3a>
 80104b2:	683b      	ldr	r3, [r7, #0]
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d008      	beq.n	80104ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80104b8:	4b1a      	ldr	r3, [pc, #104]	; (8010524 <prvAddCurrentTaskToDelayedList+0x94>)
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	1d1a      	adds	r2, r3, #4
 80104be:	4b1a      	ldr	r3, [pc, #104]	; (8010528 <prvAddCurrentTaskToDelayedList+0x98>)
 80104c0:	0011      	movs	r1, r2
 80104c2:	0018      	movs	r0, r3
 80104c4:	f7fe fce5 	bl	800ee92 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80104c8:	e026      	b.n	8010518 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80104ca:	68fa      	ldr	r2, [r7, #12]
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	18d3      	adds	r3, r2, r3
 80104d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80104d2:	4b14      	ldr	r3, [pc, #80]	; (8010524 <prvAddCurrentTaskToDelayedList+0x94>)
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	68ba      	ldr	r2, [r7, #8]
 80104d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80104da:	68ba      	ldr	r2, [r7, #8]
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	429a      	cmp	r2, r3
 80104e0:	d209      	bcs.n	80104f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80104e2:	4b12      	ldr	r3, [pc, #72]	; (801052c <prvAddCurrentTaskToDelayedList+0x9c>)
 80104e4:	681a      	ldr	r2, [r3, #0]
 80104e6:	4b0f      	ldr	r3, [pc, #60]	; (8010524 <prvAddCurrentTaskToDelayedList+0x94>)
 80104e8:	681b      	ldr	r3, [r3, #0]
 80104ea:	3304      	adds	r3, #4
 80104ec:	0019      	movs	r1, r3
 80104ee:	0010      	movs	r0, r2
 80104f0:	f7fe fcf1 	bl	800eed6 <vListInsert>
}
 80104f4:	e010      	b.n	8010518 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80104f6:	4b0e      	ldr	r3, [pc, #56]	; (8010530 <prvAddCurrentTaskToDelayedList+0xa0>)
 80104f8:	681a      	ldr	r2, [r3, #0]
 80104fa:	4b0a      	ldr	r3, [pc, #40]	; (8010524 <prvAddCurrentTaskToDelayedList+0x94>)
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	3304      	adds	r3, #4
 8010500:	0019      	movs	r1, r3
 8010502:	0010      	movs	r0, r2
 8010504:	f7fe fce7 	bl	800eed6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010508:	4b0a      	ldr	r3, [pc, #40]	; (8010534 <prvAddCurrentTaskToDelayedList+0xa4>)
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	68ba      	ldr	r2, [r7, #8]
 801050e:	429a      	cmp	r2, r3
 8010510:	d202      	bcs.n	8010518 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8010512:	4b08      	ldr	r3, [pc, #32]	; (8010534 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010514:	68ba      	ldr	r2, [r7, #8]
 8010516:	601a      	str	r2, [r3, #0]
}
 8010518:	46c0      	nop			; (mov r8, r8)
 801051a:	46bd      	mov	sp, r7
 801051c:	b004      	add	sp, #16
 801051e:	bd80      	pop	{r7, pc}
 8010520:	20004bd8 	.word	0x20004bd8
 8010524:	20004700 	.word	0x20004700
 8010528:	20004bc0 	.word	0x20004bc0
 801052c:	20004b90 	.word	0x20004b90
 8010530:	20004b8c 	.word	0x20004b8c
 8010534:	20004bf4 	.word	0x20004bf4

08010538 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010538:	b590      	push	{r4, r7, lr}
 801053a:	b089      	sub	sp, #36	; 0x24
 801053c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801053e:	2300      	movs	r3, #0
 8010540:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010542:	f000 fac9 	bl	8010ad8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010546:	4b17      	ldr	r3, [pc, #92]	; (80105a4 <xTimerCreateTimerTask+0x6c>)
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	2b00      	cmp	r3, #0
 801054c:	d020      	beq.n	8010590 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801054e:	2300      	movs	r3, #0
 8010550:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010552:	2300      	movs	r3, #0
 8010554:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010556:	003a      	movs	r2, r7
 8010558:	1d39      	adds	r1, r7, #4
 801055a:	2308      	movs	r3, #8
 801055c:	18fb      	adds	r3, r7, r3
 801055e:	0018      	movs	r0, r3
 8010560:	f7fe fc56 	bl	800ee10 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010564:	683c      	ldr	r4, [r7, #0]
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	68ba      	ldr	r2, [r7, #8]
 801056a:	490f      	ldr	r1, [pc, #60]	; (80105a8 <xTimerCreateTimerTask+0x70>)
 801056c:	480f      	ldr	r0, [pc, #60]	; (80105ac <xTimerCreateTimerTask+0x74>)
 801056e:	9202      	str	r2, [sp, #8]
 8010570:	9301      	str	r3, [sp, #4]
 8010572:	2302      	movs	r3, #2
 8010574:	9300      	str	r3, [sp, #0]
 8010576:	2300      	movs	r3, #0
 8010578:	0022      	movs	r2, r4
 801057a:	f7ff f968 	bl	800f84e <xTaskCreateStatic>
 801057e:	0002      	movs	r2, r0
 8010580:	4b0b      	ldr	r3, [pc, #44]	; (80105b0 <xTimerCreateTimerTask+0x78>)
 8010582:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010584:	4b0a      	ldr	r3, [pc, #40]	; (80105b0 <xTimerCreateTimerTask+0x78>)
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	2b00      	cmp	r3, #0
 801058a:	d001      	beq.n	8010590 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 801058c:	2301      	movs	r3, #1
 801058e:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010590:	68fb      	ldr	r3, [r7, #12]
 8010592:	2b00      	cmp	r3, #0
 8010594:	d101      	bne.n	801059a <xTimerCreateTimerTask+0x62>
 8010596:	b672      	cpsid	i
 8010598:	e7fe      	b.n	8010598 <xTimerCreateTimerTask+0x60>
	return xReturn;
 801059a:	68fb      	ldr	r3, [r7, #12]
}
 801059c:	0018      	movs	r0, r3
 801059e:	46bd      	mov	sp, r7
 80105a0:	b005      	add	sp, #20
 80105a2:	bd90      	pop	{r4, r7, pc}
 80105a4:	20004c30 	.word	0x20004c30
 80105a8:	08018310 	.word	0x08018310
 80105ac:	080106d1 	.word	0x080106d1
 80105b0:	20004c34 	.word	0x20004c34

080105b4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80105b4:	b590      	push	{r4, r7, lr}
 80105b6:	b08b      	sub	sp, #44	; 0x2c
 80105b8:	af00      	add	r7, sp, #0
 80105ba:	60f8      	str	r0, [r7, #12]
 80105bc:	60b9      	str	r1, [r7, #8]
 80105be:	607a      	str	r2, [r7, #4]
 80105c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80105c2:	2300      	movs	r3, #0
 80105c4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80105c6:	68fb      	ldr	r3, [r7, #12]
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	d101      	bne.n	80105d0 <xTimerGenericCommand+0x1c>
 80105cc:	b672      	cpsid	i
 80105ce:	e7fe      	b.n	80105ce <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80105d0:	4b1c      	ldr	r3, [pc, #112]	; (8010644 <xTimerGenericCommand+0x90>)
 80105d2:	681b      	ldr	r3, [r3, #0]
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d030      	beq.n	801063a <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80105d8:	2414      	movs	r4, #20
 80105da:	193b      	adds	r3, r7, r4
 80105dc:	68ba      	ldr	r2, [r7, #8]
 80105de:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80105e0:	193b      	adds	r3, r7, r4
 80105e2:	687a      	ldr	r2, [r7, #4]
 80105e4:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80105e6:	193b      	adds	r3, r7, r4
 80105e8:	68fa      	ldr	r2, [r7, #12]
 80105ea:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80105ec:	68bb      	ldr	r3, [r7, #8]
 80105ee:	2b05      	cmp	r3, #5
 80105f0:	dc19      	bgt.n	8010626 <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80105f2:	f7ff fed5 	bl	80103a0 <xTaskGetSchedulerState>
 80105f6:	0003      	movs	r3, r0
 80105f8:	2b02      	cmp	r3, #2
 80105fa:	d109      	bne.n	8010610 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80105fc:	4b11      	ldr	r3, [pc, #68]	; (8010644 <xTimerGenericCommand+0x90>)
 80105fe:	6818      	ldr	r0, [r3, #0]
 8010600:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010602:	1939      	adds	r1, r7, r4
 8010604:	2300      	movs	r3, #0
 8010606:	f7fe fdbd 	bl	800f184 <xQueueGenericSend>
 801060a:	0003      	movs	r3, r0
 801060c:	627b      	str	r3, [r7, #36]	; 0x24
 801060e:	e014      	b.n	801063a <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010610:	4b0c      	ldr	r3, [pc, #48]	; (8010644 <xTimerGenericCommand+0x90>)
 8010612:	6818      	ldr	r0, [r3, #0]
 8010614:	2314      	movs	r3, #20
 8010616:	18f9      	adds	r1, r7, r3
 8010618:	2300      	movs	r3, #0
 801061a:	2200      	movs	r2, #0
 801061c:	f7fe fdb2 	bl	800f184 <xQueueGenericSend>
 8010620:	0003      	movs	r3, r0
 8010622:	627b      	str	r3, [r7, #36]	; 0x24
 8010624:	e009      	b.n	801063a <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010626:	4b07      	ldr	r3, [pc, #28]	; (8010644 <xTimerGenericCommand+0x90>)
 8010628:	6818      	ldr	r0, [r3, #0]
 801062a:	683a      	ldr	r2, [r7, #0]
 801062c:	2314      	movs	r3, #20
 801062e:	18f9      	adds	r1, r7, r3
 8010630:	2300      	movs	r3, #0
 8010632:	f7fe fe6b 	bl	800f30c <xQueueGenericSendFromISR>
 8010636:	0003      	movs	r3, r0
 8010638:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801063a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801063c:	0018      	movs	r0, r3
 801063e:	46bd      	mov	sp, r7
 8010640:	b00b      	add	sp, #44	; 0x2c
 8010642:	bd90      	pop	{r4, r7, pc}
 8010644:	20004c30 	.word	0x20004c30

08010648 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010648:	b580      	push	{r7, lr}
 801064a:	b086      	sub	sp, #24
 801064c:	af02      	add	r7, sp, #8
 801064e:	6078      	str	r0, [r7, #4]
 8010650:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010652:	4b1e      	ldr	r3, [pc, #120]	; (80106cc <prvProcessExpiredTimer+0x84>)
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	68db      	ldr	r3, [r3, #12]
 8010658:	68db      	ldr	r3, [r3, #12]
 801065a:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	3304      	adds	r3, #4
 8010660:	0018      	movs	r0, r3
 8010662:	f7fe fc6e 	bl	800ef42 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010666:	68fb      	ldr	r3, [r7, #12]
 8010668:	2228      	movs	r2, #40	; 0x28
 801066a:	5c9b      	ldrb	r3, [r3, r2]
 801066c:	001a      	movs	r2, r3
 801066e:	2304      	movs	r3, #4
 8010670:	4013      	ands	r3, r2
 8010672:	d019      	beq.n	80106a8 <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010674:	68fb      	ldr	r3, [r7, #12]
 8010676:	699a      	ldr	r2, [r3, #24]
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	18d1      	adds	r1, r2, r3
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	683a      	ldr	r2, [r7, #0]
 8010680:	68f8      	ldr	r0, [r7, #12]
 8010682:	f000 f8c3 	bl	801080c <prvInsertTimerInActiveList>
 8010686:	1e03      	subs	r3, r0, #0
 8010688:	d017      	beq.n	80106ba <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801068a:	687a      	ldr	r2, [r7, #4]
 801068c:	68f8      	ldr	r0, [r7, #12]
 801068e:	2300      	movs	r3, #0
 8010690:	9300      	str	r3, [sp, #0]
 8010692:	2300      	movs	r3, #0
 8010694:	2100      	movs	r1, #0
 8010696:	f7ff ff8d 	bl	80105b4 <xTimerGenericCommand>
 801069a:	0003      	movs	r3, r0
 801069c:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 801069e:	68bb      	ldr	r3, [r7, #8]
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d10a      	bne.n	80106ba <prvProcessExpiredTimer+0x72>
 80106a4:	b672      	cpsid	i
 80106a6:	e7fe      	b.n	80106a6 <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	2228      	movs	r2, #40	; 0x28
 80106ac:	5c9b      	ldrb	r3, [r3, r2]
 80106ae:	2201      	movs	r2, #1
 80106b0:	4393      	bics	r3, r2
 80106b2:	b2d9      	uxtb	r1, r3
 80106b4:	68fb      	ldr	r3, [r7, #12]
 80106b6:	2228      	movs	r2, #40	; 0x28
 80106b8:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	6a1b      	ldr	r3, [r3, #32]
 80106be:	68fa      	ldr	r2, [r7, #12]
 80106c0:	0010      	movs	r0, r2
 80106c2:	4798      	blx	r3
}
 80106c4:	46c0      	nop			; (mov r8, r8)
 80106c6:	46bd      	mov	sp, r7
 80106c8:	b004      	add	sp, #16
 80106ca:	bd80      	pop	{r7, pc}
 80106cc:	20004c28 	.word	0x20004c28

080106d0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80106d0:	b580      	push	{r7, lr}
 80106d2:	b084      	sub	sp, #16
 80106d4:	af00      	add	r7, sp, #0
 80106d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80106d8:	2308      	movs	r3, #8
 80106da:	18fb      	adds	r3, r7, r3
 80106dc:	0018      	movs	r0, r3
 80106de:	f000 f853 	bl	8010788 <prvGetNextExpireTime>
 80106e2:	0003      	movs	r3, r0
 80106e4:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80106e6:	68ba      	ldr	r2, [r7, #8]
 80106e8:	68fb      	ldr	r3, [r7, #12]
 80106ea:	0011      	movs	r1, r2
 80106ec:	0018      	movs	r0, r3
 80106ee:	f000 f803 	bl	80106f8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80106f2:	f000 f8cd 	bl	8010890 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80106f6:	e7ef      	b.n	80106d8 <prvTimerTask+0x8>

080106f8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80106f8:	b580      	push	{r7, lr}
 80106fa:	b084      	sub	sp, #16
 80106fc:	af00      	add	r7, sp, #0
 80106fe:	6078      	str	r0, [r7, #4]
 8010700:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010702:	f7ff fac1 	bl	800fc88 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010706:	2308      	movs	r3, #8
 8010708:	18fb      	adds	r3, r7, r3
 801070a:	0018      	movs	r0, r3
 801070c:	f000 f85e 	bl	80107cc <prvSampleTimeNow>
 8010710:	0003      	movs	r3, r0
 8010712:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010714:	68bb      	ldr	r3, [r7, #8]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d12b      	bne.n	8010772 <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801071a:	683b      	ldr	r3, [r7, #0]
 801071c:	2b00      	cmp	r3, #0
 801071e:	d10c      	bne.n	801073a <prvProcessTimerOrBlockTask+0x42>
 8010720:	687a      	ldr	r2, [r7, #4]
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	429a      	cmp	r2, r3
 8010726:	d808      	bhi.n	801073a <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8010728:	f7ff faba 	bl	800fca0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801072c:	68fa      	ldr	r2, [r7, #12]
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	0011      	movs	r1, r2
 8010732:	0018      	movs	r0, r3
 8010734:	f7ff ff88 	bl	8010648 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010738:	e01d      	b.n	8010776 <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 801073a:	683b      	ldr	r3, [r7, #0]
 801073c:	2b00      	cmp	r3, #0
 801073e:	d008      	beq.n	8010752 <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010740:	4b0f      	ldr	r3, [pc, #60]	; (8010780 <prvProcessTimerOrBlockTask+0x88>)
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	2b00      	cmp	r3, #0
 8010748:	d101      	bne.n	801074e <prvProcessTimerOrBlockTask+0x56>
 801074a:	2301      	movs	r3, #1
 801074c:	e000      	b.n	8010750 <prvProcessTimerOrBlockTask+0x58>
 801074e:	2300      	movs	r3, #0
 8010750:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010752:	4b0c      	ldr	r3, [pc, #48]	; (8010784 <prvProcessTimerOrBlockTask+0x8c>)
 8010754:	6818      	ldr	r0, [r3, #0]
 8010756:	687a      	ldr	r2, [r7, #4]
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	1ad3      	subs	r3, r2, r3
 801075c:	683a      	ldr	r2, [r7, #0]
 801075e:	0019      	movs	r1, r3
 8010760:	f7ff f842 	bl	800f7e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010764:	f7ff fa9c 	bl	800fca0 <xTaskResumeAll>
 8010768:	1e03      	subs	r3, r0, #0
 801076a:	d104      	bne.n	8010776 <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 801076c:	f000 fa80 	bl	8010c70 <vPortYield>
}
 8010770:	e001      	b.n	8010776 <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 8010772:	f7ff fa95 	bl	800fca0 <xTaskResumeAll>
}
 8010776:	46c0      	nop			; (mov r8, r8)
 8010778:	46bd      	mov	sp, r7
 801077a:	b004      	add	sp, #16
 801077c:	bd80      	pop	{r7, pc}
 801077e:	46c0      	nop			; (mov r8, r8)
 8010780:	20004c2c 	.word	0x20004c2c
 8010784:	20004c30 	.word	0x20004c30

08010788 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010788:	b580      	push	{r7, lr}
 801078a:	b084      	sub	sp, #16
 801078c:	af00      	add	r7, sp, #0
 801078e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010790:	4b0d      	ldr	r3, [pc, #52]	; (80107c8 <prvGetNextExpireTime+0x40>)
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	2b00      	cmp	r3, #0
 8010798:	d101      	bne.n	801079e <prvGetNextExpireTime+0x16>
 801079a:	2201      	movs	r2, #1
 801079c:	e000      	b.n	80107a0 <prvGetNextExpireTime+0x18>
 801079e:	2200      	movs	r2, #0
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d105      	bne.n	80107b8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80107ac:	4b06      	ldr	r3, [pc, #24]	; (80107c8 <prvGetNextExpireTime+0x40>)
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	68db      	ldr	r3, [r3, #12]
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	60fb      	str	r3, [r7, #12]
 80107b6:	e001      	b.n	80107bc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80107b8:	2300      	movs	r3, #0
 80107ba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80107bc:	68fb      	ldr	r3, [r7, #12]
}
 80107be:	0018      	movs	r0, r3
 80107c0:	46bd      	mov	sp, r7
 80107c2:	b004      	add	sp, #16
 80107c4:	bd80      	pop	{r7, pc}
 80107c6:	46c0      	nop			; (mov r8, r8)
 80107c8:	20004c28 	.word	0x20004c28

080107cc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80107cc:	b580      	push	{r7, lr}
 80107ce:	b084      	sub	sp, #16
 80107d0:	af00      	add	r7, sp, #0
 80107d2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80107d4:	f7ff faf0 	bl	800fdb8 <xTaskGetTickCount>
 80107d8:	0003      	movs	r3, r0
 80107da:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 80107dc:	4b0a      	ldr	r3, [pc, #40]	; (8010808 <prvSampleTimeNow+0x3c>)
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	68fa      	ldr	r2, [r7, #12]
 80107e2:	429a      	cmp	r2, r3
 80107e4:	d205      	bcs.n	80107f2 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 80107e6:	f000 f919 	bl	8010a1c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	2201      	movs	r2, #1
 80107ee:	601a      	str	r2, [r3, #0]
 80107f0:	e002      	b.n	80107f8 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	2200      	movs	r2, #0
 80107f6:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80107f8:	4b03      	ldr	r3, [pc, #12]	; (8010808 <prvSampleTimeNow+0x3c>)
 80107fa:	68fa      	ldr	r2, [r7, #12]
 80107fc:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 80107fe:	68fb      	ldr	r3, [r7, #12]
}
 8010800:	0018      	movs	r0, r3
 8010802:	46bd      	mov	sp, r7
 8010804:	b004      	add	sp, #16
 8010806:	bd80      	pop	{r7, pc}
 8010808:	20004c38 	.word	0x20004c38

0801080c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801080c:	b580      	push	{r7, lr}
 801080e:	b086      	sub	sp, #24
 8010810:	af00      	add	r7, sp, #0
 8010812:	60f8      	str	r0, [r7, #12]
 8010814:	60b9      	str	r1, [r7, #8]
 8010816:	607a      	str	r2, [r7, #4]
 8010818:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801081a:	2300      	movs	r3, #0
 801081c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801081e:	68fb      	ldr	r3, [r7, #12]
 8010820:	68ba      	ldr	r2, [r7, #8]
 8010822:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010824:	68fb      	ldr	r3, [r7, #12]
 8010826:	68fa      	ldr	r2, [r7, #12]
 8010828:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801082a:	68ba      	ldr	r2, [r7, #8]
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	429a      	cmp	r2, r3
 8010830:	d812      	bhi.n	8010858 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010832:	687a      	ldr	r2, [r7, #4]
 8010834:	683b      	ldr	r3, [r7, #0]
 8010836:	1ad2      	subs	r2, r2, r3
 8010838:	68fb      	ldr	r3, [r7, #12]
 801083a:	699b      	ldr	r3, [r3, #24]
 801083c:	429a      	cmp	r2, r3
 801083e:	d302      	bcc.n	8010846 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010840:	2301      	movs	r3, #1
 8010842:	617b      	str	r3, [r7, #20]
 8010844:	e01b      	b.n	801087e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010846:	4b10      	ldr	r3, [pc, #64]	; (8010888 <prvInsertTimerInActiveList+0x7c>)
 8010848:	681a      	ldr	r2, [r3, #0]
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	3304      	adds	r3, #4
 801084e:	0019      	movs	r1, r3
 8010850:	0010      	movs	r0, r2
 8010852:	f7fe fb40 	bl	800eed6 <vListInsert>
 8010856:	e012      	b.n	801087e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010858:	687a      	ldr	r2, [r7, #4]
 801085a:	683b      	ldr	r3, [r7, #0]
 801085c:	429a      	cmp	r2, r3
 801085e:	d206      	bcs.n	801086e <prvInsertTimerInActiveList+0x62>
 8010860:	68ba      	ldr	r2, [r7, #8]
 8010862:	683b      	ldr	r3, [r7, #0]
 8010864:	429a      	cmp	r2, r3
 8010866:	d302      	bcc.n	801086e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010868:	2301      	movs	r3, #1
 801086a:	617b      	str	r3, [r7, #20]
 801086c:	e007      	b.n	801087e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801086e:	4b07      	ldr	r3, [pc, #28]	; (801088c <prvInsertTimerInActiveList+0x80>)
 8010870:	681a      	ldr	r2, [r3, #0]
 8010872:	68fb      	ldr	r3, [r7, #12]
 8010874:	3304      	adds	r3, #4
 8010876:	0019      	movs	r1, r3
 8010878:	0010      	movs	r0, r2
 801087a:	f7fe fb2c 	bl	800eed6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801087e:	697b      	ldr	r3, [r7, #20]
}
 8010880:	0018      	movs	r0, r3
 8010882:	46bd      	mov	sp, r7
 8010884:	b006      	add	sp, #24
 8010886:	bd80      	pop	{r7, pc}
 8010888:	20004c2c 	.word	0x20004c2c
 801088c:	20004c28 	.word	0x20004c28

08010890 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010890:	b590      	push	{r4, r7, lr}
 8010892:	b08d      	sub	sp, #52	; 0x34
 8010894:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010896:	e0ac      	b.n	80109f2 <prvProcessReceivedCommands+0x162>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010898:	2208      	movs	r2, #8
 801089a:	18bb      	adds	r3, r7, r2
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	2b00      	cmp	r3, #0
 80108a0:	da0f      	bge.n	80108c2 <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80108a2:	18bb      	adds	r3, r7, r2
 80108a4:	3304      	adds	r3, #4
 80108a6:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80108a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	d101      	bne.n	80108b2 <prvProcessReceivedCommands+0x22>
 80108ae:	b672      	cpsid	i
 80108b0:	e7fe      	b.n	80108b0 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80108b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80108b4:	681a      	ldr	r2, [r3, #0]
 80108b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80108b8:	6858      	ldr	r0, [r3, #4]
 80108ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80108bc:	689b      	ldr	r3, [r3, #8]
 80108be:	0019      	movs	r1, r3
 80108c0:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80108c2:	2208      	movs	r2, #8
 80108c4:	18bb      	adds	r3, r7, r2
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	da00      	bge.n	80108ce <prvProcessReceivedCommands+0x3e>
 80108cc:	e091      	b.n	80109f2 <prvProcessReceivedCommands+0x162>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80108ce:	18bb      	adds	r3, r7, r2
 80108d0:	689b      	ldr	r3, [r3, #8]
 80108d2:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80108d4:	6a3b      	ldr	r3, [r7, #32]
 80108d6:	695b      	ldr	r3, [r3, #20]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d004      	beq.n	80108e6 <prvProcessReceivedCommands+0x56>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80108dc:	6a3b      	ldr	r3, [r7, #32]
 80108de:	3304      	adds	r3, #4
 80108e0:	0018      	movs	r0, r3
 80108e2:	f7fe fb2e 	bl	800ef42 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80108e6:	1d3b      	adds	r3, r7, #4
 80108e8:	0018      	movs	r0, r3
 80108ea:	f7ff ff6f 	bl	80107cc <prvSampleTimeNow>
 80108ee:	0003      	movs	r3, r0
 80108f0:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 80108f2:	2308      	movs	r3, #8
 80108f4:	18fb      	adds	r3, r7, r3
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	2b09      	cmp	r3, #9
 80108fa:	d900      	bls.n	80108fe <prvProcessReceivedCommands+0x6e>
 80108fc:	e078      	b.n	80109f0 <prvProcessReceivedCommands+0x160>
 80108fe:	009a      	lsls	r2, r3, #2
 8010900:	4b44      	ldr	r3, [pc, #272]	; (8010a14 <prvProcessReceivedCommands+0x184>)
 8010902:	18d3      	adds	r3, r2, r3
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010908:	6a3b      	ldr	r3, [r7, #32]
 801090a:	2228      	movs	r2, #40	; 0x28
 801090c:	5c9b      	ldrb	r3, [r3, r2]
 801090e:	2201      	movs	r2, #1
 8010910:	4313      	orrs	r3, r2
 8010912:	b2d9      	uxtb	r1, r3
 8010914:	6a3b      	ldr	r3, [r7, #32]
 8010916:	2228      	movs	r2, #40	; 0x28
 8010918:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801091a:	2408      	movs	r4, #8
 801091c:	193b      	adds	r3, r7, r4
 801091e:	685a      	ldr	r2, [r3, #4]
 8010920:	6a3b      	ldr	r3, [r7, #32]
 8010922:	699b      	ldr	r3, [r3, #24]
 8010924:	18d1      	adds	r1, r2, r3
 8010926:	193b      	adds	r3, r7, r4
 8010928:	685b      	ldr	r3, [r3, #4]
 801092a:	69fa      	ldr	r2, [r7, #28]
 801092c:	6a38      	ldr	r0, [r7, #32]
 801092e:	f7ff ff6d 	bl	801080c <prvInsertTimerInActiveList>
 8010932:	1e03      	subs	r3, r0, #0
 8010934:	d05d      	beq.n	80109f2 <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010936:	6a3b      	ldr	r3, [r7, #32]
 8010938:	6a1b      	ldr	r3, [r3, #32]
 801093a:	6a3a      	ldr	r2, [r7, #32]
 801093c:	0010      	movs	r0, r2
 801093e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010940:	6a3b      	ldr	r3, [r7, #32]
 8010942:	2228      	movs	r2, #40	; 0x28
 8010944:	5c9b      	ldrb	r3, [r3, r2]
 8010946:	001a      	movs	r2, r3
 8010948:	2304      	movs	r3, #4
 801094a:	4013      	ands	r3, r2
 801094c:	d051      	beq.n	80109f2 <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 801094e:	193b      	adds	r3, r7, r4
 8010950:	685a      	ldr	r2, [r3, #4]
 8010952:	6a3b      	ldr	r3, [r7, #32]
 8010954:	699b      	ldr	r3, [r3, #24]
 8010956:	18d2      	adds	r2, r2, r3
 8010958:	6a38      	ldr	r0, [r7, #32]
 801095a:	2300      	movs	r3, #0
 801095c:	9300      	str	r3, [sp, #0]
 801095e:	2300      	movs	r3, #0
 8010960:	2100      	movs	r1, #0
 8010962:	f7ff fe27 	bl	80105b4 <xTimerGenericCommand>
 8010966:	0003      	movs	r3, r0
 8010968:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 801096a:	69bb      	ldr	r3, [r7, #24]
 801096c:	2b00      	cmp	r3, #0
 801096e:	d140      	bne.n	80109f2 <prvProcessReceivedCommands+0x162>
 8010970:	b672      	cpsid	i
 8010972:	e7fe      	b.n	8010972 <prvProcessReceivedCommands+0xe2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010974:	6a3b      	ldr	r3, [r7, #32]
 8010976:	2228      	movs	r2, #40	; 0x28
 8010978:	5c9b      	ldrb	r3, [r3, r2]
 801097a:	2201      	movs	r2, #1
 801097c:	4393      	bics	r3, r2
 801097e:	b2d9      	uxtb	r1, r3
 8010980:	6a3b      	ldr	r3, [r7, #32]
 8010982:	2228      	movs	r2, #40	; 0x28
 8010984:	5499      	strb	r1, [r3, r2]
					break;
 8010986:	e034      	b.n	80109f2 <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010988:	6a3b      	ldr	r3, [r7, #32]
 801098a:	2228      	movs	r2, #40	; 0x28
 801098c:	5c9b      	ldrb	r3, [r3, r2]
 801098e:	2201      	movs	r2, #1
 8010990:	4313      	orrs	r3, r2
 8010992:	b2d9      	uxtb	r1, r3
 8010994:	6a3b      	ldr	r3, [r7, #32]
 8010996:	2228      	movs	r2, #40	; 0x28
 8010998:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801099a:	2308      	movs	r3, #8
 801099c:	18fb      	adds	r3, r7, r3
 801099e:	685a      	ldr	r2, [r3, #4]
 80109a0:	6a3b      	ldr	r3, [r7, #32]
 80109a2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80109a4:	6a3b      	ldr	r3, [r7, #32]
 80109a6:	699b      	ldr	r3, [r3, #24]
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d101      	bne.n	80109b0 <prvProcessReceivedCommands+0x120>
 80109ac:	b672      	cpsid	i
 80109ae:	e7fe      	b.n	80109ae <prvProcessReceivedCommands+0x11e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80109b0:	6a3b      	ldr	r3, [r7, #32]
 80109b2:	699a      	ldr	r2, [r3, #24]
 80109b4:	69fb      	ldr	r3, [r7, #28]
 80109b6:	18d1      	adds	r1, r2, r3
 80109b8:	69fb      	ldr	r3, [r7, #28]
 80109ba:	69fa      	ldr	r2, [r7, #28]
 80109bc:	6a38      	ldr	r0, [r7, #32]
 80109be:	f7ff ff25 	bl	801080c <prvInsertTimerInActiveList>
					break;
 80109c2:	e016      	b.n	80109f2 <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80109c4:	6a3b      	ldr	r3, [r7, #32]
 80109c6:	2228      	movs	r2, #40	; 0x28
 80109c8:	5c9b      	ldrb	r3, [r3, r2]
 80109ca:	001a      	movs	r2, r3
 80109cc:	2302      	movs	r3, #2
 80109ce:	4013      	ands	r3, r2
 80109d0:	d104      	bne.n	80109dc <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 80109d2:	6a3b      	ldr	r3, [r7, #32]
 80109d4:	0018      	movs	r0, r3
 80109d6:	f000 fa9f 	bl	8010f18 <vPortFree>
 80109da:	e00a      	b.n	80109f2 <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80109dc:	6a3b      	ldr	r3, [r7, #32]
 80109de:	2228      	movs	r2, #40	; 0x28
 80109e0:	5c9b      	ldrb	r3, [r3, r2]
 80109e2:	2201      	movs	r2, #1
 80109e4:	4393      	bics	r3, r2
 80109e6:	b2d9      	uxtb	r1, r3
 80109e8:	6a3b      	ldr	r3, [r7, #32]
 80109ea:	2228      	movs	r2, #40	; 0x28
 80109ec:	5499      	strb	r1, [r3, r2]
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80109ee:	e000      	b.n	80109f2 <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
 80109f0:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80109f2:	4b09      	ldr	r3, [pc, #36]	; (8010a18 <prvProcessReceivedCommands+0x188>)
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	2208      	movs	r2, #8
 80109f8:	18b9      	adds	r1, r7, r2
 80109fa:	2200      	movs	r2, #0
 80109fc:	0018      	movs	r0, r3
 80109fe:	f7fe fcf9 	bl	800f3f4 <xQueueReceive>
 8010a02:	1e03      	subs	r3, r0, #0
 8010a04:	d000      	beq.n	8010a08 <prvProcessReceivedCommands+0x178>
 8010a06:	e747      	b.n	8010898 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8010a08:	46c0      	nop			; (mov r8, r8)
 8010a0a:	46c0      	nop			; (mov r8, r8)
 8010a0c:	46bd      	mov	sp, r7
 8010a0e:	b00b      	add	sp, #44	; 0x2c
 8010a10:	bd90      	pop	{r4, r7, pc}
 8010a12:	46c0      	nop			; (mov r8, r8)
 8010a14:	080184f0 	.word	0x080184f0
 8010a18:	20004c30 	.word	0x20004c30

08010a1c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010a1c:	b580      	push	{r7, lr}
 8010a1e:	b088      	sub	sp, #32
 8010a20:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010a22:	e041      	b.n	8010aa8 <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010a24:	4b2a      	ldr	r3, [pc, #168]	; (8010ad0 <prvSwitchTimerLists+0xb4>)
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	68db      	ldr	r3, [r3, #12]
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010a2e:	4b28      	ldr	r3, [pc, #160]	; (8010ad0 <prvSwitchTimerLists+0xb4>)
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	68db      	ldr	r3, [r3, #12]
 8010a34:	68db      	ldr	r3, [r3, #12]
 8010a36:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010a38:	68fb      	ldr	r3, [r7, #12]
 8010a3a:	3304      	adds	r3, #4
 8010a3c:	0018      	movs	r0, r3
 8010a3e:	f7fe fa80 	bl	800ef42 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010a42:	68fb      	ldr	r3, [r7, #12]
 8010a44:	6a1b      	ldr	r3, [r3, #32]
 8010a46:	68fa      	ldr	r2, [r7, #12]
 8010a48:	0010      	movs	r0, r2
 8010a4a:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010a4c:	68fb      	ldr	r3, [r7, #12]
 8010a4e:	2228      	movs	r2, #40	; 0x28
 8010a50:	5c9b      	ldrb	r3, [r3, r2]
 8010a52:	001a      	movs	r2, r3
 8010a54:	2304      	movs	r3, #4
 8010a56:	4013      	ands	r3, r2
 8010a58:	d026      	beq.n	8010aa8 <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010a5a:	68fb      	ldr	r3, [r7, #12]
 8010a5c:	699b      	ldr	r3, [r3, #24]
 8010a5e:	693a      	ldr	r2, [r7, #16]
 8010a60:	18d3      	adds	r3, r2, r3
 8010a62:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010a64:	68ba      	ldr	r2, [r7, #8]
 8010a66:	693b      	ldr	r3, [r7, #16]
 8010a68:	429a      	cmp	r2, r3
 8010a6a:	d90e      	bls.n	8010a8a <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8010a6c:	68fb      	ldr	r3, [r7, #12]
 8010a6e:	68ba      	ldr	r2, [r7, #8]
 8010a70:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	68fa      	ldr	r2, [r7, #12]
 8010a76:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010a78:	4b15      	ldr	r3, [pc, #84]	; (8010ad0 <prvSwitchTimerLists+0xb4>)
 8010a7a:	681a      	ldr	r2, [r3, #0]
 8010a7c:	68fb      	ldr	r3, [r7, #12]
 8010a7e:	3304      	adds	r3, #4
 8010a80:	0019      	movs	r1, r3
 8010a82:	0010      	movs	r0, r2
 8010a84:	f7fe fa27 	bl	800eed6 <vListInsert>
 8010a88:	e00e      	b.n	8010aa8 <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010a8a:	693a      	ldr	r2, [r7, #16]
 8010a8c:	68f8      	ldr	r0, [r7, #12]
 8010a8e:	2300      	movs	r3, #0
 8010a90:	9300      	str	r3, [sp, #0]
 8010a92:	2300      	movs	r3, #0
 8010a94:	2100      	movs	r1, #0
 8010a96:	f7ff fd8d 	bl	80105b4 <xTimerGenericCommand>
 8010a9a:	0003      	movs	r3, r0
 8010a9c:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d101      	bne.n	8010aa8 <prvSwitchTimerLists+0x8c>
 8010aa4:	b672      	cpsid	i
 8010aa6:	e7fe      	b.n	8010aa6 <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010aa8:	4b09      	ldr	r3, [pc, #36]	; (8010ad0 <prvSwitchTimerLists+0xb4>)
 8010aaa:	681b      	ldr	r3, [r3, #0]
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d1b8      	bne.n	8010a24 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010ab2:	4b07      	ldr	r3, [pc, #28]	; (8010ad0 <prvSwitchTimerLists+0xb4>)
 8010ab4:	681b      	ldr	r3, [r3, #0]
 8010ab6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010ab8:	4b06      	ldr	r3, [pc, #24]	; (8010ad4 <prvSwitchTimerLists+0xb8>)
 8010aba:	681a      	ldr	r2, [r3, #0]
 8010abc:	4b04      	ldr	r3, [pc, #16]	; (8010ad0 <prvSwitchTimerLists+0xb4>)
 8010abe:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8010ac0:	4b04      	ldr	r3, [pc, #16]	; (8010ad4 <prvSwitchTimerLists+0xb8>)
 8010ac2:	697a      	ldr	r2, [r7, #20]
 8010ac4:	601a      	str	r2, [r3, #0]
}
 8010ac6:	46c0      	nop			; (mov r8, r8)
 8010ac8:	46bd      	mov	sp, r7
 8010aca:	b006      	add	sp, #24
 8010acc:	bd80      	pop	{r7, pc}
 8010ace:	46c0      	nop			; (mov r8, r8)
 8010ad0:	20004c28 	.word	0x20004c28
 8010ad4:	20004c2c 	.word	0x20004c2c

08010ad8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010ad8:	b580      	push	{r7, lr}
 8010ada:	b082      	sub	sp, #8
 8010adc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010ade:	f000 f8d7 	bl	8010c90 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010ae2:	4b16      	ldr	r3, [pc, #88]	; (8010b3c <prvCheckForValidListAndQueue+0x64>)
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d123      	bne.n	8010b32 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8010aea:	4b15      	ldr	r3, [pc, #84]	; (8010b40 <prvCheckForValidListAndQueue+0x68>)
 8010aec:	0018      	movs	r0, r3
 8010aee:	f7fe f9a7 	bl	800ee40 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010af2:	4b14      	ldr	r3, [pc, #80]	; (8010b44 <prvCheckForValidListAndQueue+0x6c>)
 8010af4:	0018      	movs	r0, r3
 8010af6:	f7fe f9a3 	bl	800ee40 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010afa:	4b13      	ldr	r3, [pc, #76]	; (8010b48 <prvCheckForValidListAndQueue+0x70>)
 8010afc:	4a10      	ldr	r2, [pc, #64]	; (8010b40 <prvCheckForValidListAndQueue+0x68>)
 8010afe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010b00:	4b12      	ldr	r3, [pc, #72]	; (8010b4c <prvCheckForValidListAndQueue+0x74>)
 8010b02:	4a10      	ldr	r2, [pc, #64]	; (8010b44 <prvCheckForValidListAndQueue+0x6c>)
 8010b04:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010b06:	4b12      	ldr	r3, [pc, #72]	; (8010b50 <prvCheckForValidListAndQueue+0x78>)
 8010b08:	4a12      	ldr	r2, [pc, #72]	; (8010b54 <prvCheckForValidListAndQueue+0x7c>)
 8010b0a:	2100      	movs	r1, #0
 8010b0c:	9100      	str	r1, [sp, #0]
 8010b0e:	2110      	movs	r1, #16
 8010b10:	200a      	movs	r0, #10
 8010b12:	f7fe fa92 	bl	800f03a <xQueueGenericCreateStatic>
 8010b16:	0002      	movs	r2, r0
 8010b18:	4b08      	ldr	r3, [pc, #32]	; (8010b3c <prvCheckForValidListAndQueue+0x64>)
 8010b1a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010b1c:	4b07      	ldr	r3, [pc, #28]	; (8010b3c <prvCheckForValidListAndQueue+0x64>)
 8010b1e:	681b      	ldr	r3, [r3, #0]
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d006      	beq.n	8010b32 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010b24:	4b05      	ldr	r3, [pc, #20]	; (8010b3c <prvCheckForValidListAndQueue+0x64>)
 8010b26:	681b      	ldr	r3, [r3, #0]
 8010b28:	4a0b      	ldr	r2, [pc, #44]	; (8010b58 <prvCheckForValidListAndQueue+0x80>)
 8010b2a:	0011      	movs	r1, r2
 8010b2c:	0018      	movs	r0, r3
 8010b2e:	f7fe fe33 	bl	800f798 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010b32:	f000 f8bf 	bl	8010cb4 <vPortExitCritical>
}
 8010b36:	46c0      	nop			; (mov r8, r8)
 8010b38:	46bd      	mov	sp, r7
 8010b3a:	bd80      	pop	{r7, pc}
 8010b3c:	20004c30 	.word	0x20004c30
 8010b40:	20004c00 	.word	0x20004c00
 8010b44:	20004c14 	.word	0x20004c14
 8010b48:	20004c28 	.word	0x20004c28
 8010b4c:	20004c2c 	.word	0x20004c2c
 8010b50:	20004cdc 	.word	0x20004cdc
 8010b54:	20004c3c 	.word	0x20004c3c
 8010b58:	08018318 	.word	0x08018318

08010b5c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010b5c:	b580      	push	{r7, lr}
 8010b5e:	b084      	sub	sp, #16
 8010b60:	af00      	add	r7, sp, #0
 8010b62:	60f8      	str	r0, [r7, #12]
 8010b64:	60b9      	str	r1, [r7, #8]
 8010b66:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	3b04      	subs	r3, #4
 8010b6c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	2280      	movs	r2, #128	; 0x80
 8010b72:	0452      	lsls	r2, r2, #17
 8010b74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010b76:	68fb      	ldr	r3, [r7, #12]
 8010b78:	3b04      	subs	r3, #4
 8010b7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8010b7c:	68ba      	ldr	r2, [r7, #8]
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	3b04      	subs	r3, #4
 8010b86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010b88:	4a08      	ldr	r2, [pc, #32]	; (8010bac <pxPortInitialiseStack+0x50>)
 8010b8a:	68fb      	ldr	r3, [r7, #12]
 8010b8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010b8e:	68fb      	ldr	r3, [r7, #12]
 8010b90:	3b14      	subs	r3, #20
 8010b92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010b94:	687a      	ldr	r2, [r7, #4]
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8010b9a:	68fb      	ldr	r3, [r7, #12]
 8010b9c:	3b20      	subs	r3, #32
 8010b9e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010ba0:	68fb      	ldr	r3, [r7, #12]
}
 8010ba2:	0018      	movs	r0, r3
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	b004      	add	sp, #16
 8010ba8:	bd80      	pop	{r7, pc}
 8010baa:	46c0      	nop			; (mov r8, r8)
 8010bac:	08010bb1 	.word	0x08010bb1

08010bb0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010bb0:	b580      	push	{r7, lr}
 8010bb2:	b082      	sub	sp, #8
 8010bb4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010bba:	4b08      	ldr	r3, [pc, #32]	; (8010bdc <prvTaskExitError+0x2c>)
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	3301      	adds	r3, #1
 8010bc0:	d001      	beq.n	8010bc6 <prvTaskExitError+0x16>
 8010bc2:	b672      	cpsid	i
 8010bc4:	e7fe      	b.n	8010bc4 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8010bc6:	b672      	cpsid	i
	while( ulDummy == 0 )
 8010bc8:	46c0      	nop			; (mov r8, r8)
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d0fc      	beq.n	8010bca <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010bd0:	46c0      	nop			; (mov r8, r8)
 8010bd2:	46c0      	nop			; (mov r8, r8)
 8010bd4:	46bd      	mov	sp, r7
 8010bd6:	b002      	add	sp, #8
 8010bd8:	bd80      	pop	{r7, pc}
 8010bda:	46c0      	nop			; (mov r8, r8)
 8010bdc:	200000ec 	.word	0x200000ec

08010be0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8010be0:	b580      	push	{r7, lr}
 8010be2:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8010be4:	46c0      	nop			; (mov r8, r8)
 8010be6:	46bd      	mov	sp, r7
 8010be8:	bd80      	pop	{r7, pc}
 8010bea:	0000      	movs	r0, r0
 8010bec:	0000      	movs	r0, r0
	...

08010bf0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8010bf0:	4a0b      	ldr	r2, [pc, #44]	; (8010c20 <pxCurrentTCBConst2>)
 8010bf2:	6813      	ldr	r3, [r2, #0]
 8010bf4:	6818      	ldr	r0, [r3, #0]
 8010bf6:	3020      	adds	r0, #32
 8010bf8:	f380 8809 	msr	PSP, r0
 8010bfc:	2002      	movs	r0, #2
 8010bfe:	f380 8814 	msr	CONTROL, r0
 8010c02:	f3bf 8f6f 	isb	sy
 8010c06:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8010c08:	46ae      	mov	lr, r5
 8010c0a:	bc08      	pop	{r3}
 8010c0c:	bc04      	pop	{r2}
 8010c0e:	b662      	cpsie	i
 8010c10:	4718      	bx	r3
 8010c12:	46c0      	nop			; (mov r8, r8)
 8010c14:	46c0      	nop			; (mov r8, r8)
 8010c16:	46c0      	nop			; (mov r8, r8)
 8010c18:	46c0      	nop			; (mov r8, r8)
 8010c1a:	46c0      	nop			; (mov r8, r8)
 8010c1c:	46c0      	nop			; (mov r8, r8)
 8010c1e:	46c0      	nop			; (mov r8, r8)

08010c20 <pxCurrentTCBConst2>:
 8010c20:	20004700 	.word	0x20004700
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8010c24:	46c0      	nop			; (mov r8, r8)
 8010c26:	46c0      	nop			; (mov r8, r8)

08010c28 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010c28:	b580      	push	{r7, lr}
 8010c2a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010c2c:	4b0e      	ldr	r3, [pc, #56]	; (8010c68 <xPortStartScheduler+0x40>)
 8010c2e:	681a      	ldr	r2, [r3, #0]
 8010c30:	4b0d      	ldr	r3, [pc, #52]	; (8010c68 <xPortStartScheduler+0x40>)
 8010c32:	21ff      	movs	r1, #255	; 0xff
 8010c34:	0409      	lsls	r1, r1, #16
 8010c36:	430a      	orrs	r2, r1
 8010c38:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010c3a:	4b0b      	ldr	r3, [pc, #44]	; (8010c68 <xPortStartScheduler+0x40>)
 8010c3c:	681a      	ldr	r2, [r3, #0]
 8010c3e:	4b0a      	ldr	r3, [pc, #40]	; (8010c68 <xPortStartScheduler+0x40>)
 8010c40:	21ff      	movs	r1, #255	; 0xff
 8010c42:	0609      	lsls	r1, r1, #24
 8010c44:	430a      	orrs	r2, r1
 8010c46:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010c48:	f000 f898 	bl	8010d7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010c4c:	4b07      	ldr	r3, [pc, #28]	; (8010c6c <xPortStartScheduler+0x44>)
 8010c4e:	2200      	movs	r2, #0
 8010c50:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8010c52:	f7ff ffcd 	bl	8010bf0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010c56:	f7ff f96d 	bl	800ff34 <vTaskSwitchContext>
	prvTaskExitError();
 8010c5a:	f7ff ffa9 	bl	8010bb0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010c5e:	2300      	movs	r3, #0
}
 8010c60:	0018      	movs	r0, r3
 8010c62:	46bd      	mov	sp, r7
 8010c64:	bd80      	pop	{r7, pc}
 8010c66:	46c0      	nop			; (mov r8, r8)
 8010c68:	e000ed20 	.word	0xe000ed20
 8010c6c:	200000ec 	.word	0x200000ec

08010c70 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8010c70:	b580      	push	{r7, lr}
 8010c72:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010c74:	4b05      	ldr	r3, [pc, #20]	; (8010c8c <vPortYield+0x1c>)
 8010c76:	2280      	movs	r2, #128	; 0x80
 8010c78:	0552      	lsls	r2, r2, #21
 8010c7a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8010c7c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8010c80:	f3bf 8f6f 	isb	sy
}
 8010c84:	46c0      	nop			; (mov r8, r8)
 8010c86:	46bd      	mov	sp, r7
 8010c88:	bd80      	pop	{r7, pc}
 8010c8a:	46c0      	nop			; (mov r8, r8)
 8010c8c:	e000ed04 	.word	0xe000ed04

08010c90 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010c90:	b580      	push	{r7, lr}
 8010c92:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8010c94:	b672      	cpsid	i
	uxCriticalNesting++;
 8010c96:	4b06      	ldr	r3, [pc, #24]	; (8010cb0 <vPortEnterCritical+0x20>)
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	1c5a      	adds	r2, r3, #1
 8010c9c:	4b04      	ldr	r3, [pc, #16]	; (8010cb0 <vPortEnterCritical+0x20>)
 8010c9e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8010ca0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8010ca4:	f3bf 8f6f 	isb	sy
}
 8010ca8:	46c0      	nop			; (mov r8, r8)
 8010caa:	46bd      	mov	sp, r7
 8010cac:	bd80      	pop	{r7, pc}
 8010cae:	46c0      	nop			; (mov r8, r8)
 8010cb0:	200000ec 	.word	0x200000ec

08010cb4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010cb8:	4b09      	ldr	r3, [pc, #36]	; (8010ce0 <vPortExitCritical+0x2c>)
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d101      	bne.n	8010cc4 <vPortExitCritical+0x10>
 8010cc0:	b672      	cpsid	i
 8010cc2:	e7fe      	b.n	8010cc2 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8010cc4:	4b06      	ldr	r3, [pc, #24]	; (8010ce0 <vPortExitCritical+0x2c>)
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	1e5a      	subs	r2, r3, #1
 8010cca:	4b05      	ldr	r3, [pc, #20]	; (8010ce0 <vPortExitCritical+0x2c>)
 8010ccc:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8010cce:	4b04      	ldr	r3, [pc, #16]	; (8010ce0 <vPortExitCritical+0x2c>)
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d100      	bne.n	8010cd8 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 8010cd6:	b662      	cpsie	i
	}
}
 8010cd8:	46c0      	nop			; (mov r8, r8)
 8010cda:	46bd      	mov	sp, r7
 8010cdc:	bd80      	pop	{r7, pc}
 8010cde:	46c0      	nop			; (mov r8, r8)
 8010ce0:	200000ec 	.word	0x200000ec

08010ce4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8010ce4:	f3ef 8010 	mrs	r0, PRIMASK
 8010ce8:	b672      	cpsid	i
 8010cea:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8010cec:	46c0      	nop			; (mov r8, r8)
 8010cee:	0018      	movs	r0, r3

08010cf0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8010cf0:	f380 8810 	msr	PRIMASK, r0
 8010cf4:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8010cf6:	46c0      	nop			; (mov r8, r8)
	...

08010d00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010d00:	f3ef 8009 	mrs	r0, PSP
 8010d04:	4b0e      	ldr	r3, [pc, #56]	; (8010d40 <pxCurrentTCBConst>)
 8010d06:	681a      	ldr	r2, [r3, #0]
 8010d08:	3820      	subs	r0, #32
 8010d0a:	6010      	str	r0, [r2, #0]
 8010d0c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8010d0e:	4644      	mov	r4, r8
 8010d10:	464d      	mov	r5, r9
 8010d12:	4656      	mov	r6, sl
 8010d14:	465f      	mov	r7, fp
 8010d16:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8010d18:	b508      	push	{r3, lr}
 8010d1a:	b672      	cpsid	i
 8010d1c:	f7ff f90a 	bl	800ff34 <vTaskSwitchContext>
 8010d20:	b662      	cpsie	i
 8010d22:	bc0c      	pop	{r2, r3}
 8010d24:	6811      	ldr	r1, [r2, #0]
 8010d26:	6808      	ldr	r0, [r1, #0]
 8010d28:	3010      	adds	r0, #16
 8010d2a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8010d2c:	46a0      	mov	r8, r4
 8010d2e:	46a9      	mov	r9, r5
 8010d30:	46b2      	mov	sl, r6
 8010d32:	46bb      	mov	fp, r7
 8010d34:	f380 8809 	msr	PSP, r0
 8010d38:	3820      	subs	r0, #32
 8010d3a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8010d3c:	4718      	bx	r3
 8010d3e:	46c0      	nop			; (mov r8, r8)

08010d40 <pxCurrentTCBConst>:
 8010d40:	20004700 	.word	0x20004700
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8010d44:	46c0      	nop			; (mov r8, r8)
 8010d46:	46c0      	nop			; (mov r8, r8)

08010d48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010d48:	b580      	push	{r7, lr}
 8010d4a:	b082      	sub	sp, #8
 8010d4c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8010d4e:	f7ff ffc9 	bl	8010ce4 <ulSetInterruptMaskFromISR>
 8010d52:	0003      	movs	r3, r0
 8010d54:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010d56:	f7ff f83d 	bl	800fdd4 <xTaskIncrementTick>
 8010d5a:	1e03      	subs	r3, r0, #0
 8010d5c:	d003      	beq.n	8010d66 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010d5e:	4b06      	ldr	r3, [pc, #24]	; (8010d78 <xPortSysTickHandler+0x30>)
 8010d60:	2280      	movs	r2, #128	; 0x80
 8010d62:	0552      	lsls	r2, r2, #21
 8010d64:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	0018      	movs	r0, r3
 8010d6a:	f7ff ffc1 	bl	8010cf0 <vClearInterruptMaskFromISR>
}
 8010d6e:	46c0      	nop			; (mov r8, r8)
 8010d70:	46bd      	mov	sp, r7
 8010d72:	b002      	add	sp, #8
 8010d74:	bd80      	pop	{r7, pc}
 8010d76:	46c0      	nop			; (mov r8, r8)
 8010d78:	e000ed04 	.word	0xe000ed04

08010d7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010d7c:	b580      	push	{r7, lr}
 8010d7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010d80:	4b0b      	ldr	r3, [pc, #44]	; (8010db0 <vPortSetupTimerInterrupt+0x34>)
 8010d82:	2200      	movs	r2, #0
 8010d84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010d86:	4b0b      	ldr	r3, [pc, #44]	; (8010db4 <vPortSetupTimerInterrupt+0x38>)
 8010d88:	2200      	movs	r2, #0
 8010d8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010d8c:	4b0a      	ldr	r3, [pc, #40]	; (8010db8 <vPortSetupTimerInterrupt+0x3c>)
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	22fa      	movs	r2, #250	; 0xfa
 8010d92:	0091      	lsls	r1, r2, #2
 8010d94:	0018      	movs	r0, r3
 8010d96:	f7ef f9d3 	bl	8000140 <__udivsi3>
 8010d9a:	0003      	movs	r3, r0
 8010d9c:	001a      	movs	r2, r3
 8010d9e:	4b07      	ldr	r3, [pc, #28]	; (8010dbc <vPortSetupTimerInterrupt+0x40>)
 8010da0:	3a01      	subs	r2, #1
 8010da2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8010da4:	4b02      	ldr	r3, [pc, #8]	; (8010db0 <vPortSetupTimerInterrupt+0x34>)
 8010da6:	2207      	movs	r2, #7
 8010da8:	601a      	str	r2, [r3, #0]
}
 8010daa:	46c0      	nop			; (mov r8, r8)
 8010dac:	46bd      	mov	sp, r7
 8010dae:	bd80      	pop	{r7, pc}
 8010db0:	e000e010 	.word	0xe000e010
 8010db4:	e000e018 	.word	0xe000e018
 8010db8:	200000e0 	.word	0x200000e0
 8010dbc:	e000e014 	.word	0xe000e014

08010dc0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010dc0:	b580      	push	{r7, lr}
 8010dc2:	b086      	sub	sp, #24
 8010dc4:	af00      	add	r7, sp, #0
 8010dc6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010dc8:	2300      	movs	r3, #0
 8010dca:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8010dcc:	f7fe ff5c 	bl	800fc88 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010dd0:	4b4b      	ldr	r3, [pc, #300]	; (8010f00 <pvPortMalloc+0x140>)
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d101      	bne.n	8010ddc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010dd8:	f000 f8ec 	bl	8010fb4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010ddc:	4b49      	ldr	r3, [pc, #292]	; (8010f04 <pvPortMalloc+0x144>)
 8010dde:	681b      	ldr	r3, [r3, #0]
 8010de0:	687a      	ldr	r2, [r7, #4]
 8010de2:	4013      	ands	r3, r2
 8010de4:	d000      	beq.n	8010de8 <pvPortMalloc+0x28>
 8010de6:	e07e      	b.n	8010ee6 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d012      	beq.n	8010e14 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 8010dee:	2208      	movs	r2, #8
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	189b      	adds	r3, r3, r2
 8010df4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	2207      	movs	r2, #7
 8010dfa:	4013      	ands	r3, r2
 8010dfc:	d00a      	beq.n	8010e14 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	2207      	movs	r2, #7
 8010e02:	4393      	bics	r3, r2
 8010e04:	3308      	adds	r3, #8
 8010e06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	2207      	movs	r2, #7
 8010e0c:	4013      	ands	r3, r2
 8010e0e:	d001      	beq.n	8010e14 <pvPortMalloc+0x54>
 8010e10:	b672      	cpsid	i
 8010e12:	e7fe      	b.n	8010e12 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d065      	beq.n	8010ee6 <pvPortMalloc+0x126>
 8010e1a:	4b3b      	ldr	r3, [pc, #236]	; (8010f08 <pvPortMalloc+0x148>)
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	687a      	ldr	r2, [r7, #4]
 8010e20:	429a      	cmp	r2, r3
 8010e22:	d860      	bhi.n	8010ee6 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010e24:	4b39      	ldr	r3, [pc, #228]	; (8010f0c <pvPortMalloc+0x14c>)
 8010e26:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8010e28:	4b38      	ldr	r3, [pc, #224]	; (8010f0c <pvPortMalloc+0x14c>)
 8010e2a:	681b      	ldr	r3, [r3, #0]
 8010e2c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010e2e:	e004      	b.n	8010e3a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8010e30:	697b      	ldr	r3, [r7, #20]
 8010e32:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010e34:	697b      	ldr	r3, [r7, #20]
 8010e36:	681b      	ldr	r3, [r3, #0]
 8010e38:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010e3a:	697b      	ldr	r3, [r7, #20]
 8010e3c:	685b      	ldr	r3, [r3, #4]
 8010e3e:	687a      	ldr	r2, [r7, #4]
 8010e40:	429a      	cmp	r2, r3
 8010e42:	d903      	bls.n	8010e4c <pvPortMalloc+0x8c>
 8010e44:	697b      	ldr	r3, [r7, #20]
 8010e46:	681b      	ldr	r3, [r3, #0]
 8010e48:	2b00      	cmp	r3, #0
 8010e4a:	d1f1      	bne.n	8010e30 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010e4c:	4b2c      	ldr	r3, [pc, #176]	; (8010f00 <pvPortMalloc+0x140>)
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	697a      	ldr	r2, [r7, #20]
 8010e52:	429a      	cmp	r2, r3
 8010e54:	d047      	beq.n	8010ee6 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010e56:	693b      	ldr	r3, [r7, #16]
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	2208      	movs	r2, #8
 8010e5c:	189b      	adds	r3, r3, r2
 8010e5e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010e60:	697b      	ldr	r3, [r7, #20]
 8010e62:	681a      	ldr	r2, [r3, #0]
 8010e64:	693b      	ldr	r3, [r7, #16]
 8010e66:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010e68:	697b      	ldr	r3, [r7, #20]
 8010e6a:	685a      	ldr	r2, [r3, #4]
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	1ad2      	subs	r2, r2, r3
 8010e70:	2308      	movs	r3, #8
 8010e72:	005b      	lsls	r3, r3, #1
 8010e74:	429a      	cmp	r2, r3
 8010e76:	d916      	bls.n	8010ea6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010e78:	697a      	ldr	r2, [r7, #20]
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	18d3      	adds	r3, r2, r3
 8010e7e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010e80:	68bb      	ldr	r3, [r7, #8]
 8010e82:	2207      	movs	r2, #7
 8010e84:	4013      	ands	r3, r2
 8010e86:	d001      	beq.n	8010e8c <pvPortMalloc+0xcc>
 8010e88:	b672      	cpsid	i
 8010e8a:	e7fe      	b.n	8010e8a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010e8c:	697b      	ldr	r3, [r7, #20]
 8010e8e:	685a      	ldr	r2, [r3, #4]
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	1ad2      	subs	r2, r2, r3
 8010e94:	68bb      	ldr	r3, [r7, #8]
 8010e96:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010e98:	697b      	ldr	r3, [r7, #20]
 8010e9a:	687a      	ldr	r2, [r7, #4]
 8010e9c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010e9e:	68bb      	ldr	r3, [r7, #8]
 8010ea0:	0018      	movs	r0, r3
 8010ea2:	f000 f8e7 	bl	8011074 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010ea6:	4b18      	ldr	r3, [pc, #96]	; (8010f08 <pvPortMalloc+0x148>)
 8010ea8:	681a      	ldr	r2, [r3, #0]
 8010eaa:	697b      	ldr	r3, [r7, #20]
 8010eac:	685b      	ldr	r3, [r3, #4]
 8010eae:	1ad2      	subs	r2, r2, r3
 8010eb0:	4b15      	ldr	r3, [pc, #84]	; (8010f08 <pvPortMalloc+0x148>)
 8010eb2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010eb4:	4b14      	ldr	r3, [pc, #80]	; (8010f08 <pvPortMalloc+0x148>)
 8010eb6:	681a      	ldr	r2, [r3, #0]
 8010eb8:	4b15      	ldr	r3, [pc, #84]	; (8010f10 <pvPortMalloc+0x150>)
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	429a      	cmp	r2, r3
 8010ebe:	d203      	bcs.n	8010ec8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010ec0:	4b11      	ldr	r3, [pc, #68]	; (8010f08 <pvPortMalloc+0x148>)
 8010ec2:	681a      	ldr	r2, [r3, #0]
 8010ec4:	4b12      	ldr	r3, [pc, #72]	; (8010f10 <pvPortMalloc+0x150>)
 8010ec6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010ec8:	697b      	ldr	r3, [r7, #20]
 8010eca:	685a      	ldr	r2, [r3, #4]
 8010ecc:	4b0d      	ldr	r3, [pc, #52]	; (8010f04 <pvPortMalloc+0x144>)
 8010ece:	681b      	ldr	r3, [r3, #0]
 8010ed0:	431a      	orrs	r2, r3
 8010ed2:	697b      	ldr	r3, [r7, #20]
 8010ed4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010ed6:	697b      	ldr	r3, [r7, #20]
 8010ed8:	2200      	movs	r2, #0
 8010eda:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8010edc:	4b0d      	ldr	r3, [pc, #52]	; (8010f14 <pvPortMalloc+0x154>)
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	1c5a      	adds	r2, r3, #1
 8010ee2:	4b0c      	ldr	r3, [pc, #48]	; (8010f14 <pvPortMalloc+0x154>)
 8010ee4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010ee6:	f7fe fedb 	bl	800fca0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	2207      	movs	r2, #7
 8010eee:	4013      	ands	r3, r2
 8010ef0:	d001      	beq.n	8010ef6 <pvPortMalloc+0x136>
 8010ef2:	b672      	cpsid	i
 8010ef4:	e7fe      	b.n	8010ef4 <pvPortMalloc+0x134>
	return pvReturn;
 8010ef6:	68fb      	ldr	r3, [r7, #12]
}
 8010ef8:	0018      	movs	r0, r3
 8010efa:	46bd      	mov	sp, r7
 8010efc:	b006      	add	sp, #24
 8010efe:	bd80      	pop	{r7, pc}
 8010f00:	20005934 	.word	0x20005934
 8010f04:	20005948 	.word	0x20005948
 8010f08:	20005938 	.word	0x20005938
 8010f0c:	2000592c 	.word	0x2000592c
 8010f10:	2000593c 	.word	0x2000593c
 8010f14:	20005940 	.word	0x20005940

08010f18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010f18:	b580      	push	{r7, lr}
 8010f1a:	b084      	sub	sp, #16
 8010f1c:	af00      	add	r7, sp, #0
 8010f1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	d03a      	beq.n	8010fa0 <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010f2a:	2308      	movs	r3, #8
 8010f2c:	425b      	negs	r3, r3
 8010f2e:	68fa      	ldr	r2, [r7, #12]
 8010f30:	18d3      	adds	r3, r2, r3
 8010f32:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010f38:	68bb      	ldr	r3, [r7, #8]
 8010f3a:	685a      	ldr	r2, [r3, #4]
 8010f3c:	4b1a      	ldr	r3, [pc, #104]	; (8010fa8 <vPortFree+0x90>)
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	4013      	ands	r3, r2
 8010f42:	d101      	bne.n	8010f48 <vPortFree+0x30>
 8010f44:	b672      	cpsid	i
 8010f46:	e7fe      	b.n	8010f46 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010f48:	68bb      	ldr	r3, [r7, #8]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d001      	beq.n	8010f54 <vPortFree+0x3c>
 8010f50:	b672      	cpsid	i
 8010f52:	e7fe      	b.n	8010f52 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010f54:	68bb      	ldr	r3, [r7, #8]
 8010f56:	685a      	ldr	r2, [r3, #4]
 8010f58:	4b13      	ldr	r3, [pc, #76]	; (8010fa8 <vPortFree+0x90>)
 8010f5a:	681b      	ldr	r3, [r3, #0]
 8010f5c:	4013      	ands	r3, r2
 8010f5e:	d01f      	beq.n	8010fa0 <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010f60:	68bb      	ldr	r3, [r7, #8]
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	d11b      	bne.n	8010fa0 <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010f68:	68bb      	ldr	r3, [r7, #8]
 8010f6a:	685a      	ldr	r2, [r3, #4]
 8010f6c:	4b0e      	ldr	r3, [pc, #56]	; (8010fa8 <vPortFree+0x90>)
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	43db      	mvns	r3, r3
 8010f72:	401a      	ands	r2, r3
 8010f74:	68bb      	ldr	r3, [r7, #8]
 8010f76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010f78:	f7fe fe86 	bl	800fc88 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010f7c:	68bb      	ldr	r3, [r7, #8]
 8010f7e:	685a      	ldr	r2, [r3, #4]
 8010f80:	4b0a      	ldr	r3, [pc, #40]	; (8010fac <vPortFree+0x94>)
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	18d2      	adds	r2, r2, r3
 8010f86:	4b09      	ldr	r3, [pc, #36]	; (8010fac <vPortFree+0x94>)
 8010f88:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010f8a:	68bb      	ldr	r3, [r7, #8]
 8010f8c:	0018      	movs	r0, r3
 8010f8e:	f000 f871 	bl	8011074 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8010f92:	4b07      	ldr	r3, [pc, #28]	; (8010fb0 <vPortFree+0x98>)
 8010f94:	681b      	ldr	r3, [r3, #0]
 8010f96:	1c5a      	adds	r2, r3, #1
 8010f98:	4b05      	ldr	r3, [pc, #20]	; (8010fb0 <vPortFree+0x98>)
 8010f9a:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 8010f9c:	f7fe fe80 	bl	800fca0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8010fa0:	46c0      	nop			; (mov r8, r8)
 8010fa2:	46bd      	mov	sp, r7
 8010fa4:	b004      	add	sp, #16
 8010fa6:	bd80      	pop	{r7, pc}
 8010fa8:	20005948 	.word	0x20005948
 8010fac:	20005938 	.word	0x20005938
 8010fb0:	20005944 	.word	0x20005944

08010fb4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010fb4:	b580      	push	{r7, lr}
 8010fb6:	b084      	sub	sp, #16
 8010fb8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8010fba:	23c0      	movs	r3, #192	; 0xc0
 8010fbc:	011b      	lsls	r3, r3, #4
 8010fbe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010fc0:	4b26      	ldr	r3, [pc, #152]	; (801105c <prvHeapInit+0xa8>)
 8010fc2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010fc4:	68fb      	ldr	r3, [r7, #12]
 8010fc6:	2207      	movs	r2, #7
 8010fc8:	4013      	ands	r3, r2
 8010fca:	d00c      	beq.n	8010fe6 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8010fcc:	68fb      	ldr	r3, [r7, #12]
 8010fce:	3307      	adds	r3, #7
 8010fd0:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	2207      	movs	r2, #7
 8010fd6:	4393      	bics	r3, r2
 8010fd8:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010fda:	68ba      	ldr	r2, [r7, #8]
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	1ad2      	subs	r2, r2, r3
 8010fe0:	4b1e      	ldr	r3, [pc, #120]	; (801105c <prvHeapInit+0xa8>)
 8010fe2:	18d3      	adds	r3, r2, r3
 8010fe4:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010fea:	4b1d      	ldr	r3, [pc, #116]	; (8011060 <prvHeapInit+0xac>)
 8010fec:	687a      	ldr	r2, [r7, #4]
 8010fee:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010ff0:	4b1b      	ldr	r3, [pc, #108]	; (8011060 <prvHeapInit+0xac>)
 8010ff2:	2200      	movs	r2, #0
 8010ff4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	68ba      	ldr	r2, [r7, #8]
 8010ffa:	18d3      	adds	r3, r2, r3
 8010ffc:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010ffe:	2208      	movs	r2, #8
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	1a9b      	subs	r3, r3, r2
 8011004:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	2207      	movs	r2, #7
 801100a:	4393      	bics	r3, r2
 801100c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801100e:	68fa      	ldr	r2, [r7, #12]
 8011010:	4b14      	ldr	r3, [pc, #80]	; (8011064 <prvHeapInit+0xb0>)
 8011012:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8011014:	4b13      	ldr	r3, [pc, #76]	; (8011064 <prvHeapInit+0xb0>)
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	2200      	movs	r2, #0
 801101a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801101c:	4b11      	ldr	r3, [pc, #68]	; (8011064 <prvHeapInit+0xb0>)
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	2200      	movs	r2, #0
 8011022:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011028:	683b      	ldr	r3, [r7, #0]
 801102a:	68fa      	ldr	r2, [r7, #12]
 801102c:	1ad2      	subs	r2, r2, r3
 801102e:	683b      	ldr	r3, [r7, #0]
 8011030:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011032:	4b0c      	ldr	r3, [pc, #48]	; (8011064 <prvHeapInit+0xb0>)
 8011034:	681a      	ldr	r2, [r3, #0]
 8011036:	683b      	ldr	r3, [r7, #0]
 8011038:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801103a:	683b      	ldr	r3, [r7, #0]
 801103c:	685a      	ldr	r2, [r3, #4]
 801103e:	4b0a      	ldr	r3, [pc, #40]	; (8011068 <prvHeapInit+0xb4>)
 8011040:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011042:	683b      	ldr	r3, [r7, #0]
 8011044:	685a      	ldr	r2, [r3, #4]
 8011046:	4b09      	ldr	r3, [pc, #36]	; (801106c <prvHeapInit+0xb8>)
 8011048:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801104a:	4b09      	ldr	r3, [pc, #36]	; (8011070 <prvHeapInit+0xbc>)
 801104c:	2280      	movs	r2, #128	; 0x80
 801104e:	0612      	lsls	r2, r2, #24
 8011050:	601a      	str	r2, [r3, #0]
}
 8011052:	46c0      	nop			; (mov r8, r8)
 8011054:	46bd      	mov	sp, r7
 8011056:	b004      	add	sp, #16
 8011058:	bd80      	pop	{r7, pc}
 801105a:	46c0      	nop			; (mov r8, r8)
 801105c:	20004d2c 	.word	0x20004d2c
 8011060:	2000592c 	.word	0x2000592c
 8011064:	20005934 	.word	0x20005934
 8011068:	2000593c 	.word	0x2000593c
 801106c:	20005938 	.word	0x20005938
 8011070:	20005948 	.word	0x20005948

08011074 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011074:	b580      	push	{r7, lr}
 8011076:	b084      	sub	sp, #16
 8011078:	af00      	add	r7, sp, #0
 801107a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801107c:	4b27      	ldr	r3, [pc, #156]	; (801111c <prvInsertBlockIntoFreeList+0xa8>)
 801107e:	60fb      	str	r3, [r7, #12]
 8011080:	e002      	b.n	8011088 <prvInsertBlockIntoFreeList+0x14>
 8011082:	68fb      	ldr	r3, [r7, #12]
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	60fb      	str	r3, [r7, #12]
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	687a      	ldr	r2, [r7, #4]
 801108e:	429a      	cmp	r2, r3
 8011090:	d8f7      	bhi.n	8011082 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011096:	68fb      	ldr	r3, [r7, #12]
 8011098:	685b      	ldr	r3, [r3, #4]
 801109a:	68ba      	ldr	r2, [r7, #8]
 801109c:	18d3      	adds	r3, r2, r3
 801109e:	687a      	ldr	r2, [r7, #4]
 80110a0:	429a      	cmp	r2, r3
 80110a2:	d108      	bne.n	80110b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	685a      	ldr	r2, [r3, #4]
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	685b      	ldr	r3, [r3, #4]
 80110ac:	18d2      	adds	r2, r2, r3
 80110ae:	68fb      	ldr	r3, [r7, #12]
 80110b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80110b2:	68fb      	ldr	r3, [r7, #12]
 80110b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	685b      	ldr	r3, [r3, #4]
 80110be:	68ba      	ldr	r2, [r7, #8]
 80110c0:	18d2      	adds	r2, r2, r3
 80110c2:	68fb      	ldr	r3, [r7, #12]
 80110c4:	681b      	ldr	r3, [r3, #0]
 80110c6:	429a      	cmp	r2, r3
 80110c8:	d118      	bne.n	80110fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	681a      	ldr	r2, [r3, #0]
 80110ce:	4b14      	ldr	r3, [pc, #80]	; (8011120 <prvInsertBlockIntoFreeList+0xac>)
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	429a      	cmp	r2, r3
 80110d4:	d00d      	beq.n	80110f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	685a      	ldr	r2, [r3, #4]
 80110da:	68fb      	ldr	r3, [r7, #12]
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	685b      	ldr	r3, [r3, #4]
 80110e0:	18d2      	adds	r2, r2, r3
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80110e6:	68fb      	ldr	r3, [r7, #12]
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	681a      	ldr	r2, [r3, #0]
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	601a      	str	r2, [r3, #0]
 80110f0:	e008      	b.n	8011104 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80110f2:	4b0b      	ldr	r3, [pc, #44]	; (8011120 <prvInsertBlockIntoFreeList+0xac>)
 80110f4:	681a      	ldr	r2, [r3, #0]
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	601a      	str	r2, [r3, #0]
 80110fa:	e003      	b.n	8011104 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	681a      	ldr	r2, [r3, #0]
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011104:	68fa      	ldr	r2, [r7, #12]
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	429a      	cmp	r2, r3
 801110a:	d002      	beq.n	8011112 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	687a      	ldr	r2, [r7, #4]
 8011110:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011112:	46c0      	nop			; (mov r8, r8)
 8011114:	46bd      	mov	sp, r7
 8011116:	b004      	add	sp, #16
 8011118:	bd80      	pop	{r7, pc}
 801111a:	46c0      	nop			; (mov r8, r8)
 801111c:	2000592c 	.word	0x2000592c
 8011120:	20005934 	.word	0x20005934

08011124 <atoi>:
 8011124:	b510      	push	{r4, lr}
 8011126:	220a      	movs	r2, #10
 8011128:	2100      	movs	r1, #0
 801112a:	f000 ff81 	bl	8012030 <strtol>
 801112e:	bd10      	pop	{r4, pc}

08011130 <malloc>:
 8011130:	b510      	push	{r4, lr}
 8011132:	4b03      	ldr	r3, [pc, #12]	; (8011140 <malloc+0x10>)
 8011134:	0001      	movs	r1, r0
 8011136:	6818      	ldr	r0, [r3, #0]
 8011138:	f000 f826 	bl	8011188 <_malloc_r>
 801113c:	bd10      	pop	{r4, pc}
 801113e:	46c0      	nop			; (mov r8, r8)
 8011140:	200002b4 	.word	0x200002b4

08011144 <sbrk_aligned>:
 8011144:	b570      	push	{r4, r5, r6, lr}
 8011146:	4e0f      	ldr	r6, [pc, #60]	; (8011184 <sbrk_aligned+0x40>)
 8011148:	000d      	movs	r5, r1
 801114a:	6831      	ldr	r1, [r6, #0]
 801114c:	0004      	movs	r4, r0
 801114e:	2900      	cmp	r1, #0
 8011150:	d102      	bne.n	8011158 <sbrk_aligned+0x14>
 8011152:	f002 f8c5 	bl	80132e0 <_sbrk_r>
 8011156:	6030      	str	r0, [r6, #0]
 8011158:	0029      	movs	r1, r5
 801115a:	0020      	movs	r0, r4
 801115c:	f002 f8c0 	bl	80132e0 <_sbrk_r>
 8011160:	1c43      	adds	r3, r0, #1
 8011162:	d00a      	beq.n	801117a <sbrk_aligned+0x36>
 8011164:	2303      	movs	r3, #3
 8011166:	1cc5      	adds	r5, r0, #3
 8011168:	439d      	bics	r5, r3
 801116a:	42a8      	cmp	r0, r5
 801116c:	d007      	beq.n	801117e <sbrk_aligned+0x3a>
 801116e:	1a29      	subs	r1, r5, r0
 8011170:	0020      	movs	r0, r4
 8011172:	f002 f8b5 	bl	80132e0 <_sbrk_r>
 8011176:	3001      	adds	r0, #1
 8011178:	d101      	bne.n	801117e <sbrk_aligned+0x3a>
 801117a:	2501      	movs	r5, #1
 801117c:	426d      	negs	r5, r5
 801117e:	0028      	movs	r0, r5
 8011180:	bd70      	pop	{r4, r5, r6, pc}
 8011182:	46c0      	nop			; (mov r8, r8)
 8011184:	20005950 	.word	0x20005950

08011188 <_malloc_r>:
 8011188:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801118a:	2203      	movs	r2, #3
 801118c:	1ccb      	adds	r3, r1, #3
 801118e:	4393      	bics	r3, r2
 8011190:	3308      	adds	r3, #8
 8011192:	0006      	movs	r6, r0
 8011194:	001f      	movs	r7, r3
 8011196:	2b0c      	cmp	r3, #12
 8011198:	d238      	bcs.n	801120c <_malloc_r+0x84>
 801119a:	270c      	movs	r7, #12
 801119c:	42b9      	cmp	r1, r7
 801119e:	d837      	bhi.n	8011210 <_malloc_r+0x88>
 80111a0:	0030      	movs	r0, r6
 80111a2:	f000 f873 	bl	801128c <__malloc_lock>
 80111a6:	4b38      	ldr	r3, [pc, #224]	; (8011288 <_malloc_r+0x100>)
 80111a8:	9300      	str	r3, [sp, #0]
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	001c      	movs	r4, r3
 80111ae:	2c00      	cmp	r4, #0
 80111b0:	d133      	bne.n	801121a <_malloc_r+0x92>
 80111b2:	0039      	movs	r1, r7
 80111b4:	0030      	movs	r0, r6
 80111b6:	f7ff ffc5 	bl	8011144 <sbrk_aligned>
 80111ba:	0004      	movs	r4, r0
 80111bc:	1c43      	adds	r3, r0, #1
 80111be:	d15e      	bne.n	801127e <_malloc_r+0xf6>
 80111c0:	9b00      	ldr	r3, [sp, #0]
 80111c2:	681c      	ldr	r4, [r3, #0]
 80111c4:	0025      	movs	r5, r4
 80111c6:	2d00      	cmp	r5, #0
 80111c8:	d14e      	bne.n	8011268 <_malloc_r+0xe0>
 80111ca:	2c00      	cmp	r4, #0
 80111cc:	d051      	beq.n	8011272 <_malloc_r+0xea>
 80111ce:	6823      	ldr	r3, [r4, #0]
 80111d0:	0029      	movs	r1, r5
 80111d2:	18e3      	adds	r3, r4, r3
 80111d4:	0030      	movs	r0, r6
 80111d6:	9301      	str	r3, [sp, #4]
 80111d8:	f002 f882 	bl	80132e0 <_sbrk_r>
 80111dc:	9b01      	ldr	r3, [sp, #4]
 80111de:	4283      	cmp	r3, r0
 80111e0:	d147      	bne.n	8011272 <_malloc_r+0xea>
 80111e2:	6823      	ldr	r3, [r4, #0]
 80111e4:	0030      	movs	r0, r6
 80111e6:	1aff      	subs	r7, r7, r3
 80111e8:	0039      	movs	r1, r7
 80111ea:	f7ff ffab 	bl	8011144 <sbrk_aligned>
 80111ee:	3001      	adds	r0, #1
 80111f0:	d03f      	beq.n	8011272 <_malloc_r+0xea>
 80111f2:	6823      	ldr	r3, [r4, #0]
 80111f4:	19db      	adds	r3, r3, r7
 80111f6:	6023      	str	r3, [r4, #0]
 80111f8:	9b00      	ldr	r3, [sp, #0]
 80111fa:	681b      	ldr	r3, [r3, #0]
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d040      	beq.n	8011282 <_malloc_r+0xfa>
 8011200:	685a      	ldr	r2, [r3, #4]
 8011202:	42a2      	cmp	r2, r4
 8011204:	d133      	bne.n	801126e <_malloc_r+0xe6>
 8011206:	2200      	movs	r2, #0
 8011208:	605a      	str	r2, [r3, #4]
 801120a:	e014      	b.n	8011236 <_malloc_r+0xae>
 801120c:	2b00      	cmp	r3, #0
 801120e:	dac5      	bge.n	801119c <_malloc_r+0x14>
 8011210:	230c      	movs	r3, #12
 8011212:	2500      	movs	r5, #0
 8011214:	6033      	str	r3, [r6, #0]
 8011216:	0028      	movs	r0, r5
 8011218:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801121a:	6821      	ldr	r1, [r4, #0]
 801121c:	1bc9      	subs	r1, r1, r7
 801121e:	d420      	bmi.n	8011262 <_malloc_r+0xda>
 8011220:	290b      	cmp	r1, #11
 8011222:	d918      	bls.n	8011256 <_malloc_r+0xce>
 8011224:	19e2      	adds	r2, r4, r7
 8011226:	6027      	str	r7, [r4, #0]
 8011228:	42a3      	cmp	r3, r4
 801122a:	d112      	bne.n	8011252 <_malloc_r+0xca>
 801122c:	9b00      	ldr	r3, [sp, #0]
 801122e:	601a      	str	r2, [r3, #0]
 8011230:	6863      	ldr	r3, [r4, #4]
 8011232:	6011      	str	r1, [r2, #0]
 8011234:	6053      	str	r3, [r2, #4]
 8011236:	0030      	movs	r0, r6
 8011238:	0025      	movs	r5, r4
 801123a:	f000 f82f 	bl	801129c <__malloc_unlock>
 801123e:	2207      	movs	r2, #7
 8011240:	350b      	adds	r5, #11
 8011242:	1d23      	adds	r3, r4, #4
 8011244:	4395      	bics	r5, r2
 8011246:	1aea      	subs	r2, r5, r3
 8011248:	429d      	cmp	r5, r3
 801124a:	d0e4      	beq.n	8011216 <_malloc_r+0x8e>
 801124c:	1b5b      	subs	r3, r3, r5
 801124e:	50a3      	str	r3, [r4, r2]
 8011250:	e7e1      	b.n	8011216 <_malloc_r+0x8e>
 8011252:	605a      	str	r2, [r3, #4]
 8011254:	e7ec      	b.n	8011230 <_malloc_r+0xa8>
 8011256:	6862      	ldr	r2, [r4, #4]
 8011258:	42a3      	cmp	r3, r4
 801125a:	d1d5      	bne.n	8011208 <_malloc_r+0x80>
 801125c:	9b00      	ldr	r3, [sp, #0]
 801125e:	601a      	str	r2, [r3, #0]
 8011260:	e7e9      	b.n	8011236 <_malloc_r+0xae>
 8011262:	0023      	movs	r3, r4
 8011264:	6864      	ldr	r4, [r4, #4]
 8011266:	e7a2      	b.n	80111ae <_malloc_r+0x26>
 8011268:	002c      	movs	r4, r5
 801126a:	686d      	ldr	r5, [r5, #4]
 801126c:	e7ab      	b.n	80111c6 <_malloc_r+0x3e>
 801126e:	0013      	movs	r3, r2
 8011270:	e7c4      	b.n	80111fc <_malloc_r+0x74>
 8011272:	230c      	movs	r3, #12
 8011274:	0030      	movs	r0, r6
 8011276:	6033      	str	r3, [r6, #0]
 8011278:	f000 f810 	bl	801129c <__malloc_unlock>
 801127c:	e7cb      	b.n	8011216 <_malloc_r+0x8e>
 801127e:	6027      	str	r7, [r4, #0]
 8011280:	e7d9      	b.n	8011236 <_malloc_r+0xae>
 8011282:	605b      	str	r3, [r3, #4]
 8011284:	deff      	udf	#255	; 0xff
 8011286:	46c0      	nop			; (mov r8, r8)
 8011288:	2000594c 	.word	0x2000594c

0801128c <__malloc_lock>:
 801128c:	b510      	push	{r4, lr}
 801128e:	4802      	ldr	r0, [pc, #8]	; (8011298 <__malloc_lock+0xc>)
 8011290:	f002 f877 	bl	8013382 <__retarget_lock_acquire_recursive>
 8011294:	bd10      	pop	{r4, pc}
 8011296:	46c0      	nop			; (mov r8, r8)
 8011298:	20005a94 	.word	0x20005a94

0801129c <__malloc_unlock>:
 801129c:	b510      	push	{r4, lr}
 801129e:	4802      	ldr	r0, [pc, #8]	; (80112a8 <__malloc_unlock+0xc>)
 80112a0:	f002 f870 	bl	8013384 <__retarget_lock_release_recursive>
 80112a4:	bd10      	pop	{r4, pc}
 80112a6:	46c0      	nop			; (mov r8, r8)
 80112a8:	20005a94 	.word	0x20005a94

080112ac <sulp>:
 80112ac:	b570      	push	{r4, r5, r6, lr}
 80112ae:	0016      	movs	r6, r2
 80112b0:	000d      	movs	r5, r1
 80112b2:	f003 fe89 	bl	8014fc8 <__ulp>
 80112b6:	2e00      	cmp	r6, #0
 80112b8:	d00d      	beq.n	80112d6 <sulp+0x2a>
 80112ba:	236b      	movs	r3, #107	; 0x6b
 80112bc:	006a      	lsls	r2, r5, #1
 80112be:	0d52      	lsrs	r2, r2, #21
 80112c0:	1a9b      	subs	r3, r3, r2
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	dd07      	ble.n	80112d6 <sulp+0x2a>
 80112c6:	2400      	movs	r4, #0
 80112c8:	4a03      	ldr	r2, [pc, #12]	; (80112d8 <sulp+0x2c>)
 80112ca:	051b      	lsls	r3, r3, #20
 80112cc:	189d      	adds	r5, r3, r2
 80112ce:	002b      	movs	r3, r5
 80112d0:	0022      	movs	r2, r4
 80112d2:	f7f0 ffff 	bl	80022d4 <__aeabi_dmul>
 80112d6:	bd70      	pop	{r4, r5, r6, pc}
 80112d8:	3ff00000 	.word	0x3ff00000

080112dc <_strtod_l>:
 80112dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80112de:	b0a1      	sub	sp, #132	; 0x84
 80112e0:	9219      	str	r2, [sp, #100]	; 0x64
 80112e2:	2200      	movs	r2, #0
 80112e4:	2600      	movs	r6, #0
 80112e6:	2700      	movs	r7, #0
 80112e8:	9004      	str	r0, [sp, #16]
 80112ea:	9107      	str	r1, [sp, #28]
 80112ec:	921c      	str	r2, [sp, #112]	; 0x70
 80112ee:	911b      	str	r1, [sp, #108]	; 0x6c
 80112f0:	780a      	ldrb	r2, [r1, #0]
 80112f2:	2a2b      	cmp	r2, #43	; 0x2b
 80112f4:	d055      	beq.n	80113a2 <_strtod_l+0xc6>
 80112f6:	d841      	bhi.n	801137c <_strtod_l+0xa0>
 80112f8:	2a0d      	cmp	r2, #13
 80112fa:	d83b      	bhi.n	8011374 <_strtod_l+0x98>
 80112fc:	2a08      	cmp	r2, #8
 80112fe:	d83b      	bhi.n	8011378 <_strtod_l+0x9c>
 8011300:	2a00      	cmp	r2, #0
 8011302:	d044      	beq.n	801138e <_strtod_l+0xb2>
 8011304:	2200      	movs	r2, #0
 8011306:	920f      	str	r2, [sp, #60]	; 0x3c
 8011308:	2100      	movs	r1, #0
 801130a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801130c:	9109      	str	r1, [sp, #36]	; 0x24
 801130e:	782a      	ldrb	r2, [r5, #0]
 8011310:	2a30      	cmp	r2, #48	; 0x30
 8011312:	d000      	beq.n	8011316 <_strtod_l+0x3a>
 8011314:	e085      	b.n	8011422 <_strtod_l+0x146>
 8011316:	786a      	ldrb	r2, [r5, #1]
 8011318:	3120      	adds	r1, #32
 801131a:	438a      	bics	r2, r1
 801131c:	2a58      	cmp	r2, #88	; 0x58
 801131e:	d000      	beq.n	8011322 <_strtod_l+0x46>
 8011320:	e075      	b.n	801140e <_strtod_l+0x132>
 8011322:	9302      	str	r3, [sp, #8]
 8011324:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011326:	4a97      	ldr	r2, [pc, #604]	; (8011584 <_strtod_l+0x2a8>)
 8011328:	9301      	str	r3, [sp, #4]
 801132a:	ab1c      	add	r3, sp, #112	; 0x70
 801132c:	9300      	str	r3, [sp, #0]
 801132e:	9804      	ldr	r0, [sp, #16]
 8011330:	ab1d      	add	r3, sp, #116	; 0x74
 8011332:	a91b      	add	r1, sp, #108	; 0x6c
 8011334:	f002 ffbe 	bl	80142b4 <__gethex>
 8011338:	230f      	movs	r3, #15
 801133a:	0002      	movs	r2, r0
 801133c:	401a      	ands	r2, r3
 801133e:	0004      	movs	r4, r0
 8011340:	9205      	str	r2, [sp, #20]
 8011342:	4218      	tst	r0, r3
 8011344:	d005      	beq.n	8011352 <_strtod_l+0x76>
 8011346:	2a06      	cmp	r2, #6
 8011348:	d12d      	bne.n	80113a6 <_strtod_l+0xca>
 801134a:	1c6b      	adds	r3, r5, #1
 801134c:	931b      	str	r3, [sp, #108]	; 0x6c
 801134e:	2300      	movs	r3, #0
 8011350:	930f      	str	r3, [sp, #60]	; 0x3c
 8011352:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011354:	2b00      	cmp	r3, #0
 8011356:	d002      	beq.n	801135e <_strtod_l+0x82>
 8011358:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801135a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801135c:	6013      	str	r3, [r2, #0]
 801135e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011360:	2b00      	cmp	r3, #0
 8011362:	d01b      	beq.n	801139c <_strtod_l+0xc0>
 8011364:	2380      	movs	r3, #128	; 0x80
 8011366:	0032      	movs	r2, r6
 8011368:	061b      	lsls	r3, r3, #24
 801136a:	18fb      	adds	r3, r7, r3
 801136c:	0010      	movs	r0, r2
 801136e:	0019      	movs	r1, r3
 8011370:	b021      	add	sp, #132	; 0x84
 8011372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011374:	2a20      	cmp	r2, #32
 8011376:	d1c5      	bne.n	8011304 <_strtod_l+0x28>
 8011378:	3101      	adds	r1, #1
 801137a:	e7b8      	b.n	80112ee <_strtod_l+0x12>
 801137c:	2a2d      	cmp	r2, #45	; 0x2d
 801137e:	d1c1      	bne.n	8011304 <_strtod_l+0x28>
 8011380:	3a2c      	subs	r2, #44	; 0x2c
 8011382:	920f      	str	r2, [sp, #60]	; 0x3c
 8011384:	1c4a      	adds	r2, r1, #1
 8011386:	921b      	str	r2, [sp, #108]	; 0x6c
 8011388:	784a      	ldrb	r2, [r1, #1]
 801138a:	2a00      	cmp	r2, #0
 801138c:	d1bc      	bne.n	8011308 <_strtod_l+0x2c>
 801138e:	9b07      	ldr	r3, [sp, #28]
 8011390:	931b      	str	r3, [sp, #108]	; 0x6c
 8011392:	2300      	movs	r3, #0
 8011394:	930f      	str	r3, [sp, #60]	; 0x3c
 8011396:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011398:	2b00      	cmp	r3, #0
 801139a:	d1dd      	bne.n	8011358 <_strtod_l+0x7c>
 801139c:	0032      	movs	r2, r6
 801139e:	003b      	movs	r3, r7
 80113a0:	e7e4      	b.n	801136c <_strtod_l+0x90>
 80113a2:	2200      	movs	r2, #0
 80113a4:	e7ed      	b.n	8011382 <_strtod_l+0xa6>
 80113a6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80113a8:	2a00      	cmp	r2, #0
 80113aa:	d007      	beq.n	80113bc <_strtod_l+0xe0>
 80113ac:	2135      	movs	r1, #53	; 0x35
 80113ae:	a81e      	add	r0, sp, #120	; 0x78
 80113b0:	f003 fefb 	bl	80151aa <__copybits>
 80113b4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80113b6:	9804      	ldr	r0, [sp, #16]
 80113b8:	f003 fac4 	bl	8014944 <_Bfree>
 80113bc:	9805      	ldr	r0, [sp, #20]
 80113be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80113c0:	3801      	subs	r0, #1
 80113c2:	2804      	cmp	r0, #4
 80113c4:	d806      	bhi.n	80113d4 <_strtod_l+0xf8>
 80113c6:	f7ee fea7 	bl	8000118 <__gnu_thumb1_case_uqi>
 80113ca:	0312      	.short	0x0312
 80113cc:	1e1c      	.short	0x1e1c
 80113ce:	12          	.byte	0x12
 80113cf:	00          	.byte	0x00
 80113d0:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80113d2:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 80113d4:	05e4      	lsls	r4, r4, #23
 80113d6:	d502      	bpl.n	80113de <_strtod_l+0x102>
 80113d8:	2380      	movs	r3, #128	; 0x80
 80113da:	061b      	lsls	r3, r3, #24
 80113dc:	431f      	orrs	r7, r3
 80113de:	4b6a      	ldr	r3, [pc, #424]	; (8011588 <_strtod_l+0x2ac>)
 80113e0:	423b      	tst	r3, r7
 80113e2:	d1b6      	bne.n	8011352 <_strtod_l+0x76>
 80113e4:	f001 ffa2 	bl	801332c <__errno>
 80113e8:	2322      	movs	r3, #34	; 0x22
 80113ea:	6003      	str	r3, [r0, #0]
 80113ec:	e7b1      	b.n	8011352 <_strtod_l+0x76>
 80113ee:	4967      	ldr	r1, [pc, #412]	; (801158c <_strtod_l+0x2b0>)
 80113f0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80113f2:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80113f4:	400a      	ands	r2, r1
 80113f6:	4966      	ldr	r1, [pc, #408]	; (8011590 <_strtod_l+0x2b4>)
 80113f8:	185b      	adds	r3, r3, r1
 80113fa:	051b      	lsls	r3, r3, #20
 80113fc:	431a      	orrs	r2, r3
 80113fe:	0017      	movs	r7, r2
 8011400:	e7e8      	b.n	80113d4 <_strtod_l+0xf8>
 8011402:	4f61      	ldr	r7, [pc, #388]	; (8011588 <_strtod_l+0x2ac>)
 8011404:	e7e6      	b.n	80113d4 <_strtod_l+0xf8>
 8011406:	2601      	movs	r6, #1
 8011408:	4f62      	ldr	r7, [pc, #392]	; (8011594 <_strtod_l+0x2b8>)
 801140a:	4276      	negs	r6, r6
 801140c:	e7e2      	b.n	80113d4 <_strtod_l+0xf8>
 801140e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011410:	1c5a      	adds	r2, r3, #1
 8011412:	921b      	str	r2, [sp, #108]	; 0x6c
 8011414:	785b      	ldrb	r3, [r3, #1]
 8011416:	2b30      	cmp	r3, #48	; 0x30
 8011418:	d0f9      	beq.n	801140e <_strtod_l+0x132>
 801141a:	2b00      	cmp	r3, #0
 801141c:	d099      	beq.n	8011352 <_strtod_l+0x76>
 801141e:	2301      	movs	r3, #1
 8011420:	9309      	str	r3, [sp, #36]	; 0x24
 8011422:	2500      	movs	r5, #0
 8011424:	220a      	movs	r2, #10
 8011426:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011428:	950d      	str	r5, [sp, #52]	; 0x34
 801142a:	9310      	str	r3, [sp, #64]	; 0x40
 801142c:	9508      	str	r5, [sp, #32]
 801142e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8011430:	7804      	ldrb	r4, [r0, #0]
 8011432:	0023      	movs	r3, r4
 8011434:	3b30      	subs	r3, #48	; 0x30
 8011436:	b2d9      	uxtb	r1, r3
 8011438:	2909      	cmp	r1, #9
 801143a:	d927      	bls.n	801148c <_strtod_l+0x1b0>
 801143c:	2201      	movs	r2, #1
 801143e:	4956      	ldr	r1, [pc, #344]	; (8011598 <_strtod_l+0x2bc>)
 8011440:	f001 fe0f 	bl	8013062 <strncmp>
 8011444:	2800      	cmp	r0, #0
 8011446:	d031      	beq.n	80114ac <_strtod_l+0x1d0>
 8011448:	2000      	movs	r0, #0
 801144a:	0023      	movs	r3, r4
 801144c:	4684      	mov	ip, r0
 801144e:	9a08      	ldr	r2, [sp, #32]
 8011450:	900c      	str	r0, [sp, #48]	; 0x30
 8011452:	9205      	str	r2, [sp, #20]
 8011454:	2220      	movs	r2, #32
 8011456:	0019      	movs	r1, r3
 8011458:	4391      	bics	r1, r2
 801145a:	000a      	movs	r2, r1
 801145c:	2100      	movs	r1, #0
 801145e:	9106      	str	r1, [sp, #24]
 8011460:	2a45      	cmp	r2, #69	; 0x45
 8011462:	d000      	beq.n	8011466 <_strtod_l+0x18a>
 8011464:	e0c2      	b.n	80115ec <_strtod_l+0x310>
 8011466:	9b05      	ldr	r3, [sp, #20]
 8011468:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801146a:	4303      	orrs	r3, r0
 801146c:	4313      	orrs	r3, r2
 801146e:	428b      	cmp	r3, r1
 8011470:	d08d      	beq.n	801138e <_strtod_l+0xb2>
 8011472:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011474:	9307      	str	r3, [sp, #28]
 8011476:	3301      	adds	r3, #1
 8011478:	931b      	str	r3, [sp, #108]	; 0x6c
 801147a:	9b07      	ldr	r3, [sp, #28]
 801147c:	785b      	ldrb	r3, [r3, #1]
 801147e:	2b2b      	cmp	r3, #43	; 0x2b
 8011480:	d071      	beq.n	8011566 <_strtod_l+0x28a>
 8011482:	000c      	movs	r4, r1
 8011484:	2b2d      	cmp	r3, #45	; 0x2d
 8011486:	d174      	bne.n	8011572 <_strtod_l+0x296>
 8011488:	2401      	movs	r4, #1
 801148a:	e06d      	b.n	8011568 <_strtod_l+0x28c>
 801148c:	9908      	ldr	r1, [sp, #32]
 801148e:	2908      	cmp	r1, #8
 8011490:	dc09      	bgt.n	80114a6 <_strtod_l+0x1ca>
 8011492:	990d      	ldr	r1, [sp, #52]	; 0x34
 8011494:	4351      	muls	r1, r2
 8011496:	185b      	adds	r3, r3, r1
 8011498:	930d      	str	r3, [sp, #52]	; 0x34
 801149a:	9b08      	ldr	r3, [sp, #32]
 801149c:	3001      	adds	r0, #1
 801149e:	3301      	adds	r3, #1
 80114a0:	9308      	str	r3, [sp, #32]
 80114a2:	901b      	str	r0, [sp, #108]	; 0x6c
 80114a4:	e7c3      	b.n	801142e <_strtod_l+0x152>
 80114a6:	4355      	muls	r5, r2
 80114a8:	195d      	adds	r5, r3, r5
 80114aa:	e7f6      	b.n	801149a <_strtod_l+0x1be>
 80114ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80114ae:	1c5a      	adds	r2, r3, #1
 80114b0:	921b      	str	r2, [sp, #108]	; 0x6c
 80114b2:	9a08      	ldr	r2, [sp, #32]
 80114b4:	785b      	ldrb	r3, [r3, #1]
 80114b6:	2a00      	cmp	r2, #0
 80114b8:	d03a      	beq.n	8011530 <_strtod_l+0x254>
 80114ba:	900c      	str	r0, [sp, #48]	; 0x30
 80114bc:	9205      	str	r2, [sp, #20]
 80114be:	001a      	movs	r2, r3
 80114c0:	3a30      	subs	r2, #48	; 0x30
 80114c2:	2a09      	cmp	r2, #9
 80114c4:	d912      	bls.n	80114ec <_strtod_l+0x210>
 80114c6:	2201      	movs	r2, #1
 80114c8:	4694      	mov	ip, r2
 80114ca:	e7c3      	b.n	8011454 <_strtod_l+0x178>
 80114cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80114ce:	3001      	adds	r0, #1
 80114d0:	1c5a      	adds	r2, r3, #1
 80114d2:	921b      	str	r2, [sp, #108]	; 0x6c
 80114d4:	785b      	ldrb	r3, [r3, #1]
 80114d6:	2b30      	cmp	r3, #48	; 0x30
 80114d8:	d0f8      	beq.n	80114cc <_strtod_l+0x1f0>
 80114da:	001a      	movs	r2, r3
 80114dc:	3a31      	subs	r2, #49	; 0x31
 80114de:	2a08      	cmp	r2, #8
 80114e0:	d83c      	bhi.n	801155c <_strtod_l+0x280>
 80114e2:	900c      	str	r0, [sp, #48]	; 0x30
 80114e4:	2000      	movs	r0, #0
 80114e6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80114e8:	9005      	str	r0, [sp, #20]
 80114ea:	9210      	str	r2, [sp, #64]	; 0x40
 80114ec:	001a      	movs	r2, r3
 80114ee:	1c41      	adds	r1, r0, #1
 80114f0:	3a30      	subs	r2, #48	; 0x30
 80114f2:	2b30      	cmp	r3, #48	; 0x30
 80114f4:	d016      	beq.n	8011524 <_strtod_l+0x248>
 80114f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80114f8:	185b      	adds	r3, r3, r1
 80114fa:	930c      	str	r3, [sp, #48]	; 0x30
 80114fc:	9b05      	ldr	r3, [sp, #20]
 80114fe:	210a      	movs	r1, #10
 8011500:	469c      	mov	ip, r3
 8011502:	4484      	add	ip, r0
 8011504:	4563      	cmp	r3, ip
 8011506:	d115      	bne.n	8011534 <_strtod_l+0x258>
 8011508:	9905      	ldr	r1, [sp, #20]
 801150a:	9b05      	ldr	r3, [sp, #20]
 801150c:	3101      	adds	r1, #1
 801150e:	1809      	adds	r1, r1, r0
 8011510:	181b      	adds	r3, r3, r0
 8011512:	9105      	str	r1, [sp, #20]
 8011514:	2b08      	cmp	r3, #8
 8011516:	dc19      	bgt.n	801154c <_strtod_l+0x270>
 8011518:	230a      	movs	r3, #10
 801151a:	990d      	ldr	r1, [sp, #52]	; 0x34
 801151c:	434b      	muls	r3, r1
 801151e:	2100      	movs	r1, #0
 8011520:	18d3      	adds	r3, r2, r3
 8011522:	930d      	str	r3, [sp, #52]	; 0x34
 8011524:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011526:	0008      	movs	r0, r1
 8011528:	1c5a      	adds	r2, r3, #1
 801152a:	921b      	str	r2, [sp, #108]	; 0x6c
 801152c:	785b      	ldrb	r3, [r3, #1]
 801152e:	e7c6      	b.n	80114be <_strtod_l+0x1e2>
 8011530:	9808      	ldr	r0, [sp, #32]
 8011532:	e7d0      	b.n	80114d6 <_strtod_l+0x1fa>
 8011534:	1c5c      	adds	r4, r3, #1
 8011536:	2b08      	cmp	r3, #8
 8011538:	dc04      	bgt.n	8011544 <_strtod_l+0x268>
 801153a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801153c:	434b      	muls	r3, r1
 801153e:	930d      	str	r3, [sp, #52]	; 0x34
 8011540:	0023      	movs	r3, r4
 8011542:	e7df      	b.n	8011504 <_strtod_l+0x228>
 8011544:	2c10      	cmp	r4, #16
 8011546:	dcfb      	bgt.n	8011540 <_strtod_l+0x264>
 8011548:	434d      	muls	r5, r1
 801154a:	e7f9      	b.n	8011540 <_strtod_l+0x264>
 801154c:	9b05      	ldr	r3, [sp, #20]
 801154e:	2100      	movs	r1, #0
 8011550:	2b10      	cmp	r3, #16
 8011552:	dce7      	bgt.n	8011524 <_strtod_l+0x248>
 8011554:	230a      	movs	r3, #10
 8011556:	435d      	muls	r5, r3
 8011558:	1955      	adds	r5, r2, r5
 801155a:	e7e3      	b.n	8011524 <_strtod_l+0x248>
 801155c:	2200      	movs	r2, #0
 801155e:	920c      	str	r2, [sp, #48]	; 0x30
 8011560:	9205      	str	r2, [sp, #20]
 8011562:	3201      	adds	r2, #1
 8011564:	e7b0      	b.n	80114c8 <_strtod_l+0x1ec>
 8011566:	2400      	movs	r4, #0
 8011568:	9b07      	ldr	r3, [sp, #28]
 801156a:	3302      	adds	r3, #2
 801156c:	931b      	str	r3, [sp, #108]	; 0x6c
 801156e:	9b07      	ldr	r3, [sp, #28]
 8011570:	789b      	ldrb	r3, [r3, #2]
 8011572:	001a      	movs	r2, r3
 8011574:	3a30      	subs	r2, #48	; 0x30
 8011576:	2a09      	cmp	r2, #9
 8011578:	d914      	bls.n	80115a4 <_strtod_l+0x2c8>
 801157a:	9a07      	ldr	r2, [sp, #28]
 801157c:	921b      	str	r2, [sp, #108]	; 0x6c
 801157e:	2200      	movs	r2, #0
 8011580:	e033      	b.n	80115ea <_strtod_l+0x30e>
 8011582:	46c0      	nop			; (mov r8, r8)
 8011584:	0801851c 	.word	0x0801851c
 8011588:	7ff00000 	.word	0x7ff00000
 801158c:	ffefffff 	.word	0xffefffff
 8011590:	00000433 	.word	0x00000433
 8011594:	7fffffff 	.word	0x7fffffff
 8011598:	08018518 	.word	0x08018518
 801159c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801159e:	1c5a      	adds	r2, r3, #1
 80115a0:	921b      	str	r2, [sp, #108]	; 0x6c
 80115a2:	785b      	ldrb	r3, [r3, #1]
 80115a4:	2b30      	cmp	r3, #48	; 0x30
 80115a6:	d0f9      	beq.n	801159c <_strtod_l+0x2c0>
 80115a8:	2200      	movs	r2, #0
 80115aa:	9206      	str	r2, [sp, #24]
 80115ac:	001a      	movs	r2, r3
 80115ae:	3a31      	subs	r2, #49	; 0x31
 80115b0:	2a08      	cmp	r2, #8
 80115b2:	d81b      	bhi.n	80115ec <_strtod_l+0x310>
 80115b4:	3b30      	subs	r3, #48	; 0x30
 80115b6:	930e      	str	r3, [sp, #56]	; 0x38
 80115b8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80115ba:	9306      	str	r3, [sp, #24]
 80115bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80115be:	1c59      	adds	r1, r3, #1
 80115c0:	911b      	str	r1, [sp, #108]	; 0x6c
 80115c2:	785b      	ldrb	r3, [r3, #1]
 80115c4:	001a      	movs	r2, r3
 80115c6:	3a30      	subs	r2, #48	; 0x30
 80115c8:	2a09      	cmp	r2, #9
 80115ca:	d93a      	bls.n	8011642 <_strtod_l+0x366>
 80115cc:	9a06      	ldr	r2, [sp, #24]
 80115ce:	1a8a      	subs	r2, r1, r2
 80115d0:	49b2      	ldr	r1, [pc, #712]	; (801189c <_strtod_l+0x5c0>)
 80115d2:	9106      	str	r1, [sp, #24]
 80115d4:	2a08      	cmp	r2, #8
 80115d6:	dc04      	bgt.n	80115e2 <_strtod_l+0x306>
 80115d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80115da:	9206      	str	r2, [sp, #24]
 80115dc:	428a      	cmp	r2, r1
 80115de:	dd00      	ble.n	80115e2 <_strtod_l+0x306>
 80115e0:	9106      	str	r1, [sp, #24]
 80115e2:	2c00      	cmp	r4, #0
 80115e4:	d002      	beq.n	80115ec <_strtod_l+0x310>
 80115e6:	9a06      	ldr	r2, [sp, #24]
 80115e8:	4252      	negs	r2, r2
 80115ea:	9206      	str	r2, [sp, #24]
 80115ec:	9a05      	ldr	r2, [sp, #20]
 80115ee:	2a00      	cmp	r2, #0
 80115f0:	d14d      	bne.n	801168e <_strtod_l+0x3b2>
 80115f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80115f4:	4310      	orrs	r0, r2
 80115f6:	d000      	beq.n	80115fa <_strtod_l+0x31e>
 80115f8:	e6ab      	b.n	8011352 <_strtod_l+0x76>
 80115fa:	4662      	mov	r2, ip
 80115fc:	2a00      	cmp	r2, #0
 80115fe:	d000      	beq.n	8011602 <_strtod_l+0x326>
 8011600:	e6c5      	b.n	801138e <_strtod_l+0xb2>
 8011602:	2b69      	cmp	r3, #105	; 0x69
 8011604:	d027      	beq.n	8011656 <_strtod_l+0x37a>
 8011606:	dc23      	bgt.n	8011650 <_strtod_l+0x374>
 8011608:	2b49      	cmp	r3, #73	; 0x49
 801160a:	d024      	beq.n	8011656 <_strtod_l+0x37a>
 801160c:	2b4e      	cmp	r3, #78	; 0x4e
 801160e:	d000      	beq.n	8011612 <_strtod_l+0x336>
 8011610:	e6bd      	b.n	801138e <_strtod_l+0xb2>
 8011612:	49a3      	ldr	r1, [pc, #652]	; (80118a0 <_strtod_l+0x5c4>)
 8011614:	a81b      	add	r0, sp, #108	; 0x6c
 8011616:	f003 f883 	bl	8014720 <__match>
 801161a:	2800      	cmp	r0, #0
 801161c:	d100      	bne.n	8011620 <_strtod_l+0x344>
 801161e:	e6b6      	b.n	801138e <_strtod_l+0xb2>
 8011620:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011622:	781b      	ldrb	r3, [r3, #0]
 8011624:	2b28      	cmp	r3, #40	; 0x28
 8011626:	d12c      	bne.n	8011682 <_strtod_l+0x3a6>
 8011628:	499e      	ldr	r1, [pc, #632]	; (80118a4 <_strtod_l+0x5c8>)
 801162a:	aa1e      	add	r2, sp, #120	; 0x78
 801162c:	a81b      	add	r0, sp, #108	; 0x6c
 801162e:	f003 f88b 	bl	8014748 <__hexnan>
 8011632:	2805      	cmp	r0, #5
 8011634:	d125      	bne.n	8011682 <_strtod_l+0x3a6>
 8011636:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011638:	4a9b      	ldr	r2, [pc, #620]	; (80118a8 <_strtod_l+0x5cc>)
 801163a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 801163c:	431a      	orrs	r2, r3
 801163e:	0017      	movs	r7, r2
 8011640:	e687      	b.n	8011352 <_strtod_l+0x76>
 8011642:	220a      	movs	r2, #10
 8011644:	990e      	ldr	r1, [sp, #56]	; 0x38
 8011646:	434a      	muls	r2, r1
 8011648:	18d2      	adds	r2, r2, r3
 801164a:	3a30      	subs	r2, #48	; 0x30
 801164c:	920e      	str	r2, [sp, #56]	; 0x38
 801164e:	e7b5      	b.n	80115bc <_strtod_l+0x2e0>
 8011650:	2b6e      	cmp	r3, #110	; 0x6e
 8011652:	d0de      	beq.n	8011612 <_strtod_l+0x336>
 8011654:	e69b      	b.n	801138e <_strtod_l+0xb2>
 8011656:	4995      	ldr	r1, [pc, #596]	; (80118ac <_strtod_l+0x5d0>)
 8011658:	a81b      	add	r0, sp, #108	; 0x6c
 801165a:	f003 f861 	bl	8014720 <__match>
 801165e:	2800      	cmp	r0, #0
 8011660:	d100      	bne.n	8011664 <_strtod_l+0x388>
 8011662:	e694      	b.n	801138e <_strtod_l+0xb2>
 8011664:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011666:	4992      	ldr	r1, [pc, #584]	; (80118b0 <_strtod_l+0x5d4>)
 8011668:	3b01      	subs	r3, #1
 801166a:	a81b      	add	r0, sp, #108	; 0x6c
 801166c:	931b      	str	r3, [sp, #108]	; 0x6c
 801166e:	f003 f857 	bl	8014720 <__match>
 8011672:	2800      	cmp	r0, #0
 8011674:	d102      	bne.n	801167c <_strtod_l+0x3a0>
 8011676:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011678:	3301      	adds	r3, #1
 801167a:	931b      	str	r3, [sp, #108]	; 0x6c
 801167c:	2600      	movs	r6, #0
 801167e:	4f8a      	ldr	r7, [pc, #552]	; (80118a8 <_strtod_l+0x5cc>)
 8011680:	e667      	b.n	8011352 <_strtod_l+0x76>
 8011682:	488c      	ldr	r0, [pc, #560]	; (80118b4 <_strtod_l+0x5d8>)
 8011684:	f001 fe9c 	bl	80133c0 <nan>
 8011688:	0006      	movs	r6, r0
 801168a:	000f      	movs	r7, r1
 801168c:	e661      	b.n	8011352 <_strtod_l+0x76>
 801168e:	9b06      	ldr	r3, [sp, #24]
 8011690:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011692:	1a9b      	subs	r3, r3, r2
 8011694:	9309      	str	r3, [sp, #36]	; 0x24
 8011696:	9b08      	ldr	r3, [sp, #32]
 8011698:	2b00      	cmp	r3, #0
 801169a:	d101      	bne.n	80116a0 <_strtod_l+0x3c4>
 801169c:	9b05      	ldr	r3, [sp, #20]
 801169e:	9308      	str	r3, [sp, #32]
 80116a0:	9c05      	ldr	r4, [sp, #20]
 80116a2:	2c10      	cmp	r4, #16
 80116a4:	dd00      	ble.n	80116a8 <_strtod_l+0x3cc>
 80116a6:	2410      	movs	r4, #16
 80116a8:	980d      	ldr	r0, [sp, #52]	; 0x34
 80116aa:	f7f1 fcdb 	bl	8003064 <__aeabi_ui2d>
 80116ae:	9b05      	ldr	r3, [sp, #20]
 80116b0:	0006      	movs	r6, r0
 80116b2:	000f      	movs	r7, r1
 80116b4:	2b09      	cmp	r3, #9
 80116b6:	dd15      	ble.n	80116e4 <_strtod_l+0x408>
 80116b8:	0022      	movs	r2, r4
 80116ba:	4b7f      	ldr	r3, [pc, #508]	; (80118b8 <_strtod_l+0x5dc>)
 80116bc:	3a09      	subs	r2, #9
 80116be:	00d2      	lsls	r2, r2, #3
 80116c0:	189b      	adds	r3, r3, r2
 80116c2:	681a      	ldr	r2, [r3, #0]
 80116c4:	685b      	ldr	r3, [r3, #4]
 80116c6:	f7f0 fe05 	bl	80022d4 <__aeabi_dmul>
 80116ca:	0006      	movs	r6, r0
 80116cc:	0028      	movs	r0, r5
 80116ce:	000f      	movs	r7, r1
 80116d0:	f7f1 fcc8 	bl	8003064 <__aeabi_ui2d>
 80116d4:	0002      	movs	r2, r0
 80116d6:	000b      	movs	r3, r1
 80116d8:	0030      	movs	r0, r6
 80116da:	0039      	movs	r1, r7
 80116dc:	f7ef fea0 	bl	8001420 <__aeabi_dadd>
 80116e0:	0006      	movs	r6, r0
 80116e2:	000f      	movs	r7, r1
 80116e4:	9b05      	ldr	r3, [sp, #20]
 80116e6:	2b0f      	cmp	r3, #15
 80116e8:	dc39      	bgt.n	801175e <_strtod_l+0x482>
 80116ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d100      	bne.n	80116f2 <_strtod_l+0x416>
 80116f0:	e62f      	b.n	8011352 <_strtod_l+0x76>
 80116f2:	dd24      	ble.n	801173e <_strtod_l+0x462>
 80116f4:	2b16      	cmp	r3, #22
 80116f6:	dc09      	bgt.n	801170c <_strtod_l+0x430>
 80116f8:	496f      	ldr	r1, [pc, #444]	; (80118b8 <_strtod_l+0x5dc>)
 80116fa:	00db      	lsls	r3, r3, #3
 80116fc:	18c9      	adds	r1, r1, r3
 80116fe:	0032      	movs	r2, r6
 8011700:	6808      	ldr	r0, [r1, #0]
 8011702:	6849      	ldr	r1, [r1, #4]
 8011704:	003b      	movs	r3, r7
 8011706:	f7f0 fde5 	bl	80022d4 <__aeabi_dmul>
 801170a:	e7bd      	b.n	8011688 <_strtod_l+0x3ac>
 801170c:	2325      	movs	r3, #37	; 0x25
 801170e:	9a05      	ldr	r2, [sp, #20]
 8011710:	1a9b      	subs	r3, r3, r2
 8011712:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011714:	4293      	cmp	r3, r2
 8011716:	db22      	blt.n	801175e <_strtod_l+0x482>
 8011718:	240f      	movs	r4, #15
 801171a:	9b05      	ldr	r3, [sp, #20]
 801171c:	4d66      	ldr	r5, [pc, #408]	; (80118b8 <_strtod_l+0x5dc>)
 801171e:	1ae4      	subs	r4, r4, r3
 8011720:	00e1      	lsls	r1, r4, #3
 8011722:	1869      	adds	r1, r5, r1
 8011724:	0032      	movs	r2, r6
 8011726:	6808      	ldr	r0, [r1, #0]
 8011728:	6849      	ldr	r1, [r1, #4]
 801172a:	003b      	movs	r3, r7
 801172c:	f7f0 fdd2 	bl	80022d4 <__aeabi_dmul>
 8011730:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011732:	1b1c      	subs	r4, r3, r4
 8011734:	00e4      	lsls	r4, r4, #3
 8011736:	192d      	adds	r5, r5, r4
 8011738:	682a      	ldr	r2, [r5, #0]
 801173a:	686b      	ldr	r3, [r5, #4]
 801173c:	e7e3      	b.n	8011706 <_strtod_l+0x42a>
 801173e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011740:	3316      	adds	r3, #22
 8011742:	db0c      	blt.n	801175e <_strtod_l+0x482>
 8011744:	9906      	ldr	r1, [sp, #24]
 8011746:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011748:	4b5b      	ldr	r3, [pc, #364]	; (80118b8 <_strtod_l+0x5dc>)
 801174a:	1a52      	subs	r2, r2, r1
 801174c:	00d2      	lsls	r2, r2, #3
 801174e:	189b      	adds	r3, r3, r2
 8011750:	0030      	movs	r0, r6
 8011752:	681a      	ldr	r2, [r3, #0]
 8011754:	685b      	ldr	r3, [r3, #4]
 8011756:	0039      	movs	r1, r7
 8011758:	f7f0 f9c2 	bl	8001ae0 <__aeabi_ddiv>
 801175c:	e794      	b.n	8011688 <_strtod_l+0x3ac>
 801175e:	9b05      	ldr	r3, [sp, #20]
 8011760:	1b1c      	subs	r4, r3, r4
 8011762:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011764:	18e4      	adds	r4, r4, r3
 8011766:	2c00      	cmp	r4, #0
 8011768:	dd72      	ble.n	8011850 <_strtod_l+0x574>
 801176a:	220f      	movs	r2, #15
 801176c:	0023      	movs	r3, r4
 801176e:	4013      	ands	r3, r2
 8011770:	4214      	tst	r4, r2
 8011772:	d00a      	beq.n	801178a <_strtod_l+0x4ae>
 8011774:	4950      	ldr	r1, [pc, #320]	; (80118b8 <_strtod_l+0x5dc>)
 8011776:	00db      	lsls	r3, r3, #3
 8011778:	18c9      	adds	r1, r1, r3
 801177a:	0032      	movs	r2, r6
 801177c:	6808      	ldr	r0, [r1, #0]
 801177e:	6849      	ldr	r1, [r1, #4]
 8011780:	003b      	movs	r3, r7
 8011782:	f7f0 fda7 	bl	80022d4 <__aeabi_dmul>
 8011786:	0006      	movs	r6, r0
 8011788:	000f      	movs	r7, r1
 801178a:	230f      	movs	r3, #15
 801178c:	439c      	bics	r4, r3
 801178e:	d04a      	beq.n	8011826 <_strtod_l+0x54a>
 8011790:	3326      	adds	r3, #38	; 0x26
 8011792:	33ff      	adds	r3, #255	; 0xff
 8011794:	429c      	cmp	r4, r3
 8011796:	dd22      	ble.n	80117de <_strtod_l+0x502>
 8011798:	2300      	movs	r3, #0
 801179a:	9305      	str	r3, [sp, #20]
 801179c:	9306      	str	r3, [sp, #24]
 801179e:	930d      	str	r3, [sp, #52]	; 0x34
 80117a0:	9308      	str	r3, [sp, #32]
 80117a2:	2322      	movs	r3, #34	; 0x22
 80117a4:	2600      	movs	r6, #0
 80117a6:	9a04      	ldr	r2, [sp, #16]
 80117a8:	4f3f      	ldr	r7, [pc, #252]	; (80118a8 <_strtod_l+0x5cc>)
 80117aa:	6013      	str	r3, [r2, #0]
 80117ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80117ae:	42b3      	cmp	r3, r6
 80117b0:	d100      	bne.n	80117b4 <_strtod_l+0x4d8>
 80117b2:	e5ce      	b.n	8011352 <_strtod_l+0x76>
 80117b4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80117b6:	9804      	ldr	r0, [sp, #16]
 80117b8:	f003 f8c4 	bl	8014944 <_Bfree>
 80117bc:	9908      	ldr	r1, [sp, #32]
 80117be:	9804      	ldr	r0, [sp, #16]
 80117c0:	f003 f8c0 	bl	8014944 <_Bfree>
 80117c4:	9906      	ldr	r1, [sp, #24]
 80117c6:	9804      	ldr	r0, [sp, #16]
 80117c8:	f003 f8bc 	bl	8014944 <_Bfree>
 80117cc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80117ce:	9804      	ldr	r0, [sp, #16]
 80117d0:	f003 f8b8 	bl	8014944 <_Bfree>
 80117d4:	9905      	ldr	r1, [sp, #20]
 80117d6:	9804      	ldr	r0, [sp, #16]
 80117d8:	f003 f8b4 	bl	8014944 <_Bfree>
 80117dc:	e5b9      	b.n	8011352 <_strtod_l+0x76>
 80117de:	2300      	movs	r3, #0
 80117e0:	0030      	movs	r0, r6
 80117e2:	0039      	movs	r1, r7
 80117e4:	4d35      	ldr	r5, [pc, #212]	; (80118bc <_strtod_l+0x5e0>)
 80117e6:	1124      	asrs	r4, r4, #4
 80117e8:	9307      	str	r3, [sp, #28]
 80117ea:	2c01      	cmp	r4, #1
 80117ec:	dc1e      	bgt.n	801182c <_strtod_l+0x550>
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d001      	beq.n	80117f6 <_strtod_l+0x51a>
 80117f2:	0006      	movs	r6, r0
 80117f4:	000f      	movs	r7, r1
 80117f6:	4b32      	ldr	r3, [pc, #200]	; (80118c0 <_strtod_l+0x5e4>)
 80117f8:	9a07      	ldr	r2, [sp, #28]
 80117fa:	18ff      	adds	r7, r7, r3
 80117fc:	4b2f      	ldr	r3, [pc, #188]	; (80118bc <_strtod_l+0x5e0>)
 80117fe:	00d2      	lsls	r2, r2, #3
 8011800:	189d      	adds	r5, r3, r2
 8011802:	6828      	ldr	r0, [r5, #0]
 8011804:	6869      	ldr	r1, [r5, #4]
 8011806:	0032      	movs	r2, r6
 8011808:	003b      	movs	r3, r7
 801180a:	f7f0 fd63 	bl	80022d4 <__aeabi_dmul>
 801180e:	4b26      	ldr	r3, [pc, #152]	; (80118a8 <_strtod_l+0x5cc>)
 8011810:	4a2c      	ldr	r2, [pc, #176]	; (80118c4 <_strtod_l+0x5e8>)
 8011812:	0006      	movs	r6, r0
 8011814:	400b      	ands	r3, r1
 8011816:	4293      	cmp	r3, r2
 8011818:	d8be      	bhi.n	8011798 <_strtod_l+0x4bc>
 801181a:	4a2b      	ldr	r2, [pc, #172]	; (80118c8 <_strtod_l+0x5ec>)
 801181c:	4293      	cmp	r3, r2
 801181e:	d913      	bls.n	8011848 <_strtod_l+0x56c>
 8011820:	2601      	movs	r6, #1
 8011822:	4f2a      	ldr	r7, [pc, #168]	; (80118cc <_strtod_l+0x5f0>)
 8011824:	4276      	negs	r6, r6
 8011826:	2300      	movs	r3, #0
 8011828:	9307      	str	r3, [sp, #28]
 801182a:	e088      	b.n	801193e <_strtod_l+0x662>
 801182c:	2201      	movs	r2, #1
 801182e:	4214      	tst	r4, r2
 8011830:	d004      	beq.n	801183c <_strtod_l+0x560>
 8011832:	682a      	ldr	r2, [r5, #0]
 8011834:	686b      	ldr	r3, [r5, #4]
 8011836:	f7f0 fd4d 	bl	80022d4 <__aeabi_dmul>
 801183a:	2301      	movs	r3, #1
 801183c:	9a07      	ldr	r2, [sp, #28]
 801183e:	1064      	asrs	r4, r4, #1
 8011840:	3201      	adds	r2, #1
 8011842:	9207      	str	r2, [sp, #28]
 8011844:	3508      	adds	r5, #8
 8011846:	e7d0      	b.n	80117ea <_strtod_l+0x50e>
 8011848:	23d4      	movs	r3, #212	; 0xd4
 801184a:	049b      	lsls	r3, r3, #18
 801184c:	18cf      	adds	r7, r1, r3
 801184e:	e7ea      	b.n	8011826 <_strtod_l+0x54a>
 8011850:	2c00      	cmp	r4, #0
 8011852:	d0e8      	beq.n	8011826 <_strtod_l+0x54a>
 8011854:	4264      	negs	r4, r4
 8011856:	230f      	movs	r3, #15
 8011858:	0022      	movs	r2, r4
 801185a:	401a      	ands	r2, r3
 801185c:	421c      	tst	r4, r3
 801185e:	d00a      	beq.n	8011876 <_strtod_l+0x59a>
 8011860:	4b15      	ldr	r3, [pc, #84]	; (80118b8 <_strtod_l+0x5dc>)
 8011862:	00d2      	lsls	r2, r2, #3
 8011864:	189b      	adds	r3, r3, r2
 8011866:	0030      	movs	r0, r6
 8011868:	681a      	ldr	r2, [r3, #0]
 801186a:	685b      	ldr	r3, [r3, #4]
 801186c:	0039      	movs	r1, r7
 801186e:	f7f0 f937 	bl	8001ae0 <__aeabi_ddiv>
 8011872:	0006      	movs	r6, r0
 8011874:	000f      	movs	r7, r1
 8011876:	1124      	asrs	r4, r4, #4
 8011878:	d0d5      	beq.n	8011826 <_strtod_l+0x54a>
 801187a:	2c1f      	cmp	r4, #31
 801187c:	dd28      	ble.n	80118d0 <_strtod_l+0x5f4>
 801187e:	2300      	movs	r3, #0
 8011880:	9305      	str	r3, [sp, #20]
 8011882:	9306      	str	r3, [sp, #24]
 8011884:	930d      	str	r3, [sp, #52]	; 0x34
 8011886:	9308      	str	r3, [sp, #32]
 8011888:	2322      	movs	r3, #34	; 0x22
 801188a:	9a04      	ldr	r2, [sp, #16]
 801188c:	2600      	movs	r6, #0
 801188e:	6013      	str	r3, [r2, #0]
 8011890:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011892:	2700      	movs	r7, #0
 8011894:	2b00      	cmp	r3, #0
 8011896:	d18d      	bne.n	80117b4 <_strtod_l+0x4d8>
 8011898:	e55b      	b.n	8011352 <_strtod_l+0x76>
 801189a:	46c0      	nop			; (mov r8, r8)
 801189c:	00004e1f 	.word	0x00004e1f
 80118a0:	0801867e 	.word	0x0801867e
 80118a4:	08018530 	.word	0x08018530
 80118a8:	7ff00000 	.word	0x7ff00000
 80118ac:	08018676 	.word	0x08018676
 80118b0:	08018762 	.word	0x08018762
 80118b4:	0801875e 	.word	0x0801875e
 80118b8:	080188b8 	.word	0x080188b8
 80118bc:	08018890 	.word	0x08018890
 80118c0:	fcb00000 	.word	0xfcb00000
 80118c4:	7ca00000 	.word	0x7ca00000
 80118c8:	7c900000 	.word	0x7c900000
 80118cc:	7fefffff 	.word	0x7fefffff
 80118d0:	2310      	movs	r3, #16
 80118d2:	0022      	movs	r2, r4
 80118d4:	401a      	ands	r2, r3
 80118d6:	9207      	str	r2, [sp, #28]
 80118d8:	421c      	tst	r4, r3
 80118da:	d001      	beq.n	80118e0 <_strtod_l+0x604>
 80118dc:	335a      	adds	r3, #90	; 0x5a
 80118de:	9307      	str	r3, [sp, #28]
 80118e0:	0030      	movs	r0, r6
 80118e2:	0039      	movs	r1, r7
 80118e4:	2300      	movs	r3, #0
 80118e6:	4dc4      	ldr	r5, [pc, #784]	; (8011bf8 <_strtod_l+0x91c>)
 80118e8:	2201      	movs	r2, #1
 80118ea:	4214      	tst	r4, r2
 80118ec:	d004      	beq.n	80118f8 <_strtod_l+0x61c>
 80118ee:	682a      	ldr	r2, [r5, #0]
 80118f0:	686b      	ldr	r3, [r5, #4]
 80118f2:	f7f0 fcef 	bl	80022d4 <__aeabi_dmul>
 80118f6:	2301      	movs	r3, #1
 80118f8:	1064      	asrs	r4, r4, #1
 80118fa:	3508      	adds	r5, #8
 80118fc:	2c00      	cmp	r4, #0
 80118fe:	d1f3      	bne.n	80118e8 <_strtod_l+0x60c>
 8011900:	2b00      	cmp	r3, #0
 8011902:	d001      	beq.n	8011908 <_strtod_l+0x62c>
 8011904:	0006      	movs	r6, r0
 8011906:	000f      	movs	r7, r1
 8011908:	9b07      	ldr	r3, [sp, #28]
 801190a:	2b00      	cmp	r3, #0
 801190c:	d00f      	beq.n	801192e <_strtod_l+0x652>
 801190e:	236b      	movs	r3, #107	; 0x6b
 8011910:	007a      	lsls	r2, r7, #1
 8011912:	0d52      	lsrs	r2, r2, #21
 8011914:	0039      	movs	r1, r7
 8011916:	1a9b      	subs	r3, r3, r2
 8011918:	2b00      	cmp	r3, #0
 801191a:	dd08      	ble.n	801192e <_strtod_l+0x652>
 801191c:	2b1f      	cmp	r3, #31
 801191e:	dc00      	bgt.n	8011922 <_strtod_l+0x646>
 8011920:	e121      	b.n	8011b66 <_strtod_l+0x88a>
 8011922:	2600      	movs	r6, #0
 8011924:	2b34      	cmp	r3, #52	; 0x34
 8011926:	dc00      	bgt.n	801192a <_strtod_l+0x64e>
 8011928:	e116      	b.n	8011b58 <_strtod_l+0x87c>
 801192a:	27dc      	movs	r7, #220	; 0xdc
 801192c:	04bf      	lsls	r7, r7, #18
 801192e:	2200      	movs	r2, #0
 8011930:	2300      	movs	r3, #0
 8011932:	0030      	movs	r0, r6
 8011934:	0039      	movs	r1, r7
 8011936:	f7ee fd89 	bl	800044c <__aeabi_dcmpeq>
 801193a:	2800      	cmp	r0, #0
 801193c:	d19f      	bne.n	801187e <_strtod_l+0x5a2>
 801193e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011940:	9a08      	ldr	r2, [sp, #32]
 8011942:	9300      	str	r3, [sp, #0]
 8011944:	9910      	ldr	r1, [sp, #64]	; 0x40
 8011946:	9b05      	ldr	r3, [sp, #20]
 8011948:	9804      	ldr	r0, [sp, #16]
 801194a:	f003 f863 	bl	8014a14 <__s2b>
 801194e:	900d      	str	r0, [sp, #52]	; 0x34
 8011950:	2800      	cmp	r0, #0
 8011952:	d100      	bne.n	8011956 <_strtod_l+0x67a>
 8011954:	e720      	b.n	8011798 <_strtod_l+0x4bc>
 8011956:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011958:	9906      	ldr	r1, [sp, #24]
 801195a:	17da      	asrs	r2, r3, #31
 801195c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801195e:	1a5b      	subs	r3, r3, r1
 8011960:	401a      	ands	r2, r3
 8011962:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011964:	9215      	str	r2, [sp, #84]	; 0x54
 8011966:	43db      	mvns	r3, r3
 8011968:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801196a:	17db      	asrs	r3, r3, #31
 801196c:	401a      	ands	r2, r3
 801196e:	2300      	movs	r3, #0
 8011970:	9218      	str	r2, [sp, #96]	; 0x60
 8011972:	9305      	str	r3, [sp, #20]
 8011974:	9306      	str	r3, [sp, #24]
 8011976:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011978:	9804      	ldr	r0, [sp, #16]
 801197a:	6859      	ldr	r1, [r3, #4]
 801197c:	f002 ff9e 	bl	80148bc <_Balloc>
 8011980:	9008      	str	r0, [sp, #32]
 8011982:	2800      	cmp	r0, #0
 8011984:	d100      	bne.n	8011988 <_strtod_l+0x6ac>
 8011986:	e70c      	b.n	80117a2 <_strtod_l+0x4c6>
 8011988:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801198a:	300c      	adds	r0, #12
 801198c:	0019      	movs	r1, r3
 801198e:	691a      	ldr	r2, [r3, #16]
 8011990:	310c      	adds	r1, #12
 8011992:	3202      	adds	r2, #2
 8011994:	0092      	lsls	r2, r2, #2
 8011996:	f001 fd09 	bl	80133ac <memcpy>
 801199a:	ab1e      	add	r3, sp, #120	; 0x78
 801199c:	9301      	str	r3, [sp, #4]
 801199e:	ab1d      	add	r3, sp, #116	; 0x74
 80119a0:	9300      	str	r3, [sp, #0]
 80119a2:	0032      	movs	r2, r6
 80119a4:	003b      	movs	r3, r7
 80119a6:	9804      	ldr	r0, [sp, #16]
 80119a8:	9610      	str	r6, [sp, #64]	; 0x40
 80119aa:	9711      	str	r7, [sp, #68]	; 0x44
 80119ac:	f003 fb74 	bl	8015098 <__d2b>
 80119b0:	901c      	str	r0, [sp, #112]	; 0x70
 80119b2:	2800      	cmp	r0, #0
 80119b4:	d100      	bne.n	80119b8 <_strtod_l+0x6dc>
 80119b6:	e6f4      	b.n	80117a2 <_strtod_l+0x4c6>
 80119b8:	2101      	movs	r1, #1
 80119ba:	9804      	ldr	r0, [sp, #16]
 80119bc:	f003 f8be 	bl	8014b3c <__i2b>
 80119c0:	9006      	str	r0, [sp, #24]
 80119c2:	2800      	cmp	r0, #0
 80119c4:	d100      	bne.n	80119c8 <_strtod_l+0x6ec>
 80119c6:	e6ec      	b.n	80117a2 <_strtod_l+0x4c6>
 80119c8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80119ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80119cc:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80119ce:	1ad4      	subs	r4, r2, r3
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	db01      	blt.n	80119d8 <_strtod_l+0x6fc>
 80119d4:	9c18      	ldr	r4, [sp, #96]	; 0x60
 80119d6:	195d      	adds	r5, r3, r5
 80119d8:	9907      	ldr	r1, [sp, #28]
 80119da:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80119dc:	1a5b      	subs	r3, r3, r1
 80119de:	2136      	movs	r1, #54	; 0x36
 80119e0:	189b      	adds	r3, r3, r2
 80119e2:	1a8a      	subs	r2, r1, r2
 80119e4:	4985      	ldr	r1, [pc, #532]	; (8011bfc <_strtod_l+0x920>)
 80119e6:	2001      	movs	r0, #1
 80119e8:	468c      	mov	ip, r1
 80119ea:	2100      	movs	r1, #0
 80119ec:	3b01      	subs	r3, #1
 80119ee:	9114      	str	r1, [sp, #80]	; 0x50
 80119f0:	9012      	str	r0, [sp, #72]	; 0x48
 80119f2:	4563      	cmp	r3, ip
 80119f4:	da07      	bge.n	8011a06 <_strtod_l+0x72a>
 80119f6:	4661      	mov	r1, ip
 80119f8:	1ac9      	subs	r1, r1, r3
 80119fa:	1a52      	subs	r2, r2, r1
 80119fc:	291f      	cmp	r1, #31
 80119fe:	dd00      	ble.n	8011a02 <_strtod_l+0x726>
 8011a00:	e0b6      	b.n	8011b70 <_strtod_l+0x894>
 8011a02:	4088      	lsls	r0, r1
 8011a04:	9012      	str	r0, [sp, #72]	; 0x48
 8011a06:	18ab      	adds	r3, r5, r2
 8011a08:	930c      	str	r3, [sp, #48]	; 0x30
 8011a0a:	18a4      	adds	r4, r4, r2
 8011a0c:	9b07      	ldr	r3, [sp, #28]
 8011a0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011a10:	191c      	adds	r4, r3, r4
 8011a12:	002b      	movs	r3, r5
 8011a14:	4295      	cmp	r5, r2
 8011a16:	dd00      	ble.n	8011a1a <_strtod_l+0x73e>
 8011a18:	0013      	movs	r3, r2
 8011a1a:	42a3      	cmp	r3, r4
 8011a1c:	dd00      	ble.n	8011a20 <_strtod_l+0x744>
 8011a1e:	0023      	movs	r3, r4
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	dd04      	ble.n	8011a2e <_strtod_l+0x752>
 8011a24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011a26:	1ae4      	subs	r4, r4, r3
 8011a28:	1ad2      	subs	r2, r2, r3
 8011a2a:	920c      	str	r2, [sp, #48]	; 0x30
 8011a2c:	1aed      	subs	r5, r5, r3
 8011a2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	dd17      	ble.n	8011a64 <_strtod_l+0x788>
 8011a34:	001a      	movs	r2, r3
 8011a36:	9906      	ldr	r1, [sp, #24]
 8011a38:	9804      	ldr	r0, [sp, #16]
 8011a3a:	f003 f947 	bl	8014ccc <__pow5mult>
 8011a3e:	9006      	str	r0, [sp, #24]
 8011a40:	2800      	cmp	r0, #0
 8011a42:	d100      	bne.n	8011a46 <_strtod_l+0x76a>
 8011a44:	e6ad      	b.n	80117a2 <_strtod_l+0x4c6>
 8011a46:	0001      	movs	r1, r0
 8011a48:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8011a4a:	9804      	ldr	r0, [sp, #16]
 8011a4c:	f003 f88e 	bl	8014b6c <__multiply>
 8011a50:	900e      	str	r0, [sp, #56]	; 0x38
 8011a52:	2800      	cmp	r0, #0
 8011a54:	d100      	bne.n	8011a58 <_strtod_l+0x77c>
 8011a56:	e6a4      	b.n	80117a2 <_strtod_l+0x4c6>
 8011a58:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011a5a:	9804      	ldr	r0, [sp, #16]
 8011a5c:	f002 ff72 	bl	8014944 <_Bfree>
 8011a60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011a62:	931c      	str	r3, [sp, #112]	; 0x70
 8011a64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	dd00      	ble.n	8011a6c <_strtod_l+0x790>
 8011a6a:	e087      	b.n	8011b7c <_strtod_l+0x8a0>
 8011a6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	dd08      	ble.n	8011a84 <_strtod_l+0x7a8>
 8011a72:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8011a74:	9908      	ldr	r1, [sp, #32]
 8011a76:	9804      	ldr	r0, [sp, #16]
 8011a78:	f003 f928 	bl	8014ccc <__pow5mult>
 8011a7c:	9008      	str	r0, [sp, #32]
 8011a7e:	2800      	cmp	r0, #0
 8011a80:	d100      	bne.n	8011a84 <_strtod_l+0x7a8>
 8011a82:	e68e      	b.n	80117a2 <_strtod_l+0x4c6>
 8011a84:	2c00      	cmp	r4, #0
 8011a86:	dd08      	ble.n	8011a9a <_strtod_l+0x7be>
 8011a88:	0022      	movs	r2, r4
 8011a8a:	9908      	ldr	r1, [sp, #32]
 8011a8c:	9804      	ldr	r0, [sp, #16]
 8011a8e:	f003 f979 	bl	8014d84 <__lshift>
 8011a92:	9008      	str	r0, [sp, #32]
 8011a94:	2800      	cmp	r0, #0
 8011a96:	d100      	bne.n	8011a9a <_strtod_l+0x7be>
 8011a98:	e683      	b.n	80117a2 <_strtod_l+0x4c6>
 8011a9a:	2d00      	cmp	r5, #0
 8011a9c:	dd08      	ble.n	8011ab0 <_strtod_l+0x7d4>
 8011a9e:	002a      	movs	r2, r5
 8011aa0:	9906      	ldr	r1, [sp, #24]
 8011aa2:	9804      	ldr	r0, [sp, #16]
 8011aa4:	f003 f96e 	bl	8014d84 <__lshift>
 8011aa8:	9006      	str	r0, [sp, #24]
 8011aaa:	2800      	cmp	r0, #0
 8011aac:	d100      	bne.n	8011ab0 <_strtod_l+0x7d4>
 8011aae:	e678      	b.n	80117a2 <_strtod_l+0x4c6>
 8011ab0:	9a08      	ldr	r2, [sp, #32]
 8011ab2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011ab4:	9804      	ldr	r0, [sp, #16]
 8011ab6:	f003 f9ef 	bl	8014e98 <__mdiff>
 8011aba:	9005      	str	r0, [sp, #20]
 8011abc:	2800      	cmp	r0, #0
 8011abe:	d100      	bne.n	8011ac2 <_strtod_l+0x7e6>
 8011ac0:	e66f      	b.n	80117a2 <_strtod_l+0x4c6>
 8011ac2:	2200      	movs	r2, #0
 8011ac4:	68c3      	ldr	r3, [r0, #12]
 8011ac6:	9906      	ldr	r1, [sp, #24]
 8011ac8:	60c2      	str	r2, [r0, #12]
 8011aca:	930c      	str	r3, [sp, #48]	; 0x30
 8011acc:	f003 f9c8 	bl	8014e60 <__mcmp>
 8011ad0:	2800      	cmp	r0, #0
 8011ad2:	da5d      	bge.n	8011b90 <_strtod_l+0x8b4>
 8011ad4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011ad6:	4333      	orrs	r3, r6
 8011ad8:	d000      	beq.n	8011adc <_strtod_l+0x800>
 8011ada:	e088      	b.n	8011bee <_strtod_l+0x912>
 8011adc:	033b      	lsls	r3, r7, #12
 8011ade:	d000      	beq.n	8011ae2 <_strtod_l+0x806>
 8011ae0:	e085      	b.n	8011bee <_strtod_l+0x912>
 8011ae2:	22d6      	movs	r2, #214	; 0xd6
 8011ae4:	4b46      	ldr	r3, [pc, #280]	; (8011c00 <_strtod_l+0x924>)
 8011ae6:	04d2      	lsls	r2, r2, #19
 8011ae8:	403b      	ands	r3, r7
 8011aea:	4293      	cmp	r3, r2
 8011aec:	d97f      	bls.n	8011bee <_strtod_l+0x912>
 8011aee:	9b05      	ldr	r3, [sp, #20]
 8011af0:	695b      	ldr	r3, [r3, #20]
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d103      	bne.n	8011afe <_strtod_l+0x822>
 8011af6:	9b05      	ldr	r3, [sp, #20]
 8011af8:	691b      	ldr	r3, [r3, #16]
 8011afa:	2b01      	cmp	r3, #1
 8011afc:	dd77      	ble.n	8011bee <_strtod_l+0x912>
 8011afe:	9905      	ldr	r1, [sp, #20]
 8011b00:	2201      	movs	r2, #1
 8011b02:	9804      	ldr	r0, [sp, #16]
 8011b04:	f003 f93e 	bl	8014d84 <__lshift>
 8011b08:	9906      	ldr	r1, [sp, #24]
 8011b0a:	9005      	str	r0, [sp, #20]
 8011b0c:	f003 f9a8 	bl	8014e60 <__mcmp>
 8011b10:	2800      	cmp	r0, #0
 8011b12:	dd6c      	ble.n	8011bee <_strtod_l+0x912>
 8011b14:	9907      	ldr	r1, [sp, #28]
 8011b16:	003b      	movs	r3, r7
 8011b18:	4a39      	ldr	r2, [pc, #228]	; (8011c00 <_strtod_l+0x924>)
 8011b1a:	2900      	cmp	r1, #0
 8011b1c:	d100      	bne.n	8011b20 <_strtod_l+0x844>
 8011b1e:	e094      	b.n	8011c4a <_strtod_l+0x96e>
 8011b20:	0011      	movs	r1, r2
 8011b22:	20d6      	movs	r0, #214	; 0xd6
 8011b24:	4039      	ands	r1, r7
 8011b26:	04c0      	lsls	r0, r0, #19
 8011b28:	4281      	cmp	r1, r0
 8011b2a:	dd00      	ble.n	8011b2e <_strtod_l+0x852>
 8011b2c:	e08d      	b.n	8011c4a <_strtod_l+0x96e>
 8011b2e:	23dc      	movs	r3, #220	; 0xdc
 8011b30:	049b      	lsls	r3, r3, #18
 8011b32:	4299      	cmp	r1, r3
 8011b34:	dc00      	bgt.n	8011b38 <_strtod_l+0x85c>
 8011b36:	e6a7      	b.n	8011888 <_strtod_l+0x5ac>
 8011b38:	0030      	movs	r0, r6
 8011b3a:	0039      	movs	r1, r7
 8011b3c:	4b31      	ldr	r3, [pc, #196]	; (8011c04 <_strtod_l+0x928>)
 8011b3e:	2200      	movs	r2, #0
 8011b40:	f7f0 fbc8 	bl	80022d4 <__aeabi_dmul>
 8011b44:	4b2e      	ldr	r3, [pc, #184]	; (8011c00 <_strtod_l+0x924>)
 8011b46:	0006      	movs	r6, r0
 8011b48:	000f      	movs	r7, r1
 8011b4a:	420b      	tst	r3, r1
 8011b4c:	d000      	beq.n	8011b50 <_strtod_l+0x874>
 8011b4e:	e631      	b.n	80117b4 <_strtod_l+0x4d8>
 8011b50:	2322      	movs	r3, #34	; 0x22
 8011b52:	9a04      	ldr	r2, [sp, #16]
 8011b54:	6013      	str	r3, [r2, #0]
 8011b56:	e62d      	b.n	80117b4 <_strtod_l+0x4d8>
 8011b58:	234b      	movs	r3, #75	; 0x4b
 8011b5a:	1a9a      	subs	r2, r3, r2
 8011b5c:	3b4c      	subs	r3, #76	; 0x4c
 8011b5e:	4093      	lsls	r3, r2
 8011b60:	4019      	ands	r1, r3
 8011b62:	000f      	movs	r7, r1
 8011b64:	e6e3      	b.n	801192e <_strtod_l+0x652>
 8011b66:	2201      	movs	r2, #1
 8011b68:	4252      	negs	r2, r2
 8011b6a:	409a      	lsls	r2, r3
 8011b6c:	4016      	ands	r6, r2
 8011b6e:	e6de      	b.n	801192e <_strtod_l+0x652>
 8011b70:	4925      	ldr	r1, [pc, #148]	; (8011c08 <_strtod_l+0x92c>)
 8011b72:	1acb      	subs	r3, r1, r3
 8011b74:	0001      	movs	r1, r0
 8011b76:	4099      	lsls	r1, r3
 8011b78:	9114      	str	r1, [sp, #80]	; 0x50
 8011b7a:	e743      	b.n	8011a04 <_strtod_l+0x728>
 8011b7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011b7e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011b80:	9804      	ldr	r0, [sp, #16]
 8011b82:	f003 f8ff 	bl	8014d84 <__lshift>
 8011b86:	901c      	str	r0, [sp, #112]	; 0x70
 8011b88:	2800      	cmp	r0, #0
 8011b8a:	d000      	beq.n	8011b8e <_strtod_l+0x8b2>
 8011b8c:	e76e      	b.n	8011a6c <_strtod_l+0x790>
 8011b8e:	e608      	b.n	80117a2 <_strtod_l+0x4c6>
 8011b90:	970e      	str	r7, [sp, #56]	; 0x38
 8011b92:	2800      	cmp	r0, #0
 8011b94:	d177      	bne.n	8011c86 <_strtod_l+0x9aa>
 8011b96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011b98:	033b      	lsls	r3, r7, #12
 8011b9a:	0b1b      	lsrs	r3, r3, #12
 8011b9c:	2a00      	cmp	r2, #0
 8011b9e:	d039      	beq.n	8011c14 <_strtod_l+0x938>
 8011ba0:	4a1a      	ldr	r2, [pc, #104]	; (8011c0c <_strtod_l+0x930>)
 8011ba2:	4293      	cmp	r3, r2
 8011ba4:	d139      	bne.n	8011c1a <_strtod_l+0x93e>
 8011ba6:	2101      	movs	r1, #1
 8011ba8:	9b07      	ldr	r3, [sp, #28]
 8011baa:	4249      	negs	r1, r1
 8011bac:	0032      	movs	r2, r6
 8011bae:	0008      	movs	r0, r1
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d00b      	beq.n	8011bcc <_strtod_l+0x8f0>
 8011bb4:	24d4      	movs	r4, #212	; 0xd4
 8011bb6:	4b12      	ldr	r3, [pc, #72]	; (8011c00 <_strtod_l+0x924>)
 8011bb8:	0008      	movs	r0, r1
 8011bba:	403b      	ands	r3, r7
 8011bbc:	04e4      	lsls	r4, r4, #19
 8011bbe:	42a3      	cmp	r3, r4
 8011bc0:	d804      	bhi.n	8011bcc <_strtod_l+0x8f0>
 8011bc2:	306c      	adds	r0, #108	; 0x6c
 8011bc4:	0d1b      	lsrs	r3, r3, #20
 8011bc6:	1ac3      	subs	r3, r0, r3
 8011bc8:	4099      	lsls	r1, r3
 8011bca:	0008      	movs	r0, r1
 8011bcc:	4282      	cmp	r2, r0
 8011bce:	d124      	bne.n	8011c1a <_strtod_l+0x93e>
 8011bd0:	4b0f      	ldr	r3, [pc, #60]	; (8011c10 <_strtod_l+0x934>)
 8011bd2:	990e      	ldr	r1, [sp, #56]	; 0x38
 8011bd4:	4299      	cmp	r1, r3
 8011bd6:	d102      	bne.n	8011bde <_strtod_l+0x902>
 8011bd8:	3201      	adds	r2, #1
 8011bda:	d100      	bne.n	8011bde <_strtod_l+0x902>
 8011bdc:	e5e1      	b.n	80117a2 <_strtod_l+0x4c6>
 8011bde:	4b08      	ldr	r3, [pc, #32]	; (8011c00 <_strtod_l+0x924>)
 8011be0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011be2:	2600      	movs	r6, #0
 8011be4:	401a      	ands	r2, r3
 8011be6:	0013      	movs	r3, r2
 8011be8:	2280      	movs	r2, #128	; 0x80
 8011bea:	0352      	lsls	r2, r2, #13
 8011bec:	189f      	adds	r7, r3, r2
 8011bee:	9b07      	ldr	r3, [sp, #28]
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d1a1      	bne.n	8011b38 <_strtod_l+0x85c>
 8011bf4:	e5de      	b.n	80117b4 <_strtod_l+0x4d8>
 8011bf6:	46c0      	nop			; (mov r8, r8)
 8011bf8:	08018548 	.word	0x08018548
 8011bfc:	fffffc02 	.word	0xfffffc02
 8011c00:	7ff00000 	.word	0x7ff00000
 8011c04:	39500000 	.word	0x39500000
 8011c08:	fffffbe2 	.word	0xfffffbe2
 8011c0c:	000fffff 	.word	0x000fffff
 8011c10:	7fefffff 	.word	0x7fefffff
 8011c14:	4333      	orrs	r3, r6
 8011c16:	d100      	bne.n	8011c1a <_strtod_l+0x93e>
 8011c18:	e77c      	b.n	8011b14 <_strtod_l+0x838>
 8011c1a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d01d      	beq.n	8011c5c <_strtod_l+0x980>
 8011c20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011c22:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011c24:	4213      	tst	r3, r2
 8011c26:	d0e2      	beq.n	8011bee <_strtod_l+0x912>
 8011c28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011c2a:	0030      	movs	r0, r6
 8011c2c:	0039      	movs	r1, r7
 8011c2e:	9a07      	ldr	r2, [sp, #28]
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d017      	beq.n	8011c64 <_strtod_l+0x988>
 8011c34:	f7ff fb3a 	bl	80112ac <sulp>
 8011c38:	0002      	movs	r2, r0
 8011c3a:	000b      	movs	r3, r1
 8011c3c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011c3e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011c40:	f7ef fbee 	bl	8001420 <__aeabi_dadd>
 8011c44:	0006      	movs	r6, r0
 8011c46:	000f      	movs	r7, r1
 8011c48:	e7d1      	b.n	8011bee <_strtod_l+0x912>
 8011c4a:	2601      	movs	r6, #1
 8011c4c:	4013      	ands	r3, r2
 8011c4e:	4a98      	ldr	r2, [pc, #608]	; (8011eb0 <_strtod_l+0xbd4>)
 8011c50:	4276      	negs	r6, r6
 8011c52:	189b      	adds	r3, r3, r2
 8011c54:	4a97      	ldr	r2, [pc, #604]	; (8011eb4 <_strtod_l+0xbd8>)
 8011c56:	431a      	orrs	r2, r3
 8011c58:	0017      	movs	r7, r2
 8011c5a:	e7c8      	b.n	8011bee <_strtod_l+0x912>
 8011c5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011c5e:	4233      	tst	r3, r6
 8011c60:	d0c5      	beq.n	8011bee <_strtod_l+0x912>
 8011c62:	e7e1      	b.n	8011c28 <_strtod_l+0x94c>
 8011c64:	f7ff fb22 	bl	80112ac <sulp>
 8011c68:	0002      	movs	r2, r0
 8011c6a:	000b      	movs	r3, r1
 8011c6c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011c6e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011c70:	f7f0 fdf2 	bl	8002858 <__aeabi_dsub>
 8011c74:	2200      	movs	r2, #0
 8011c76:	2300      	movs	r3, #0
 8011c78:	0006      	movs	r6, r0
 8011c7a:	000f      	movs	r7, r1
 8011c7c:	f7ee fbe6 	bl	800044c <__aeabi_dcmpeq>
 8011c80:	2800      	cmp	r0, #0
 8011c82:	d0b4      	beq.n	8011bee <_strtod_l+0x912>
 8011c84:	e600      	b.n	8011888 <_strtod_l+0x5ac>
 8011c86:	9906      	ldr	r1, [sp, #24]
 8011c88:	9805      	ldr	r0, [sp, #20]
 8011c8a:	f003 fa65 	bl	8015158 <__ratio>
 8011c8e:	2380      	movs	r3, #128	; 0x80
 8011c90:	2200      	movs	r2, #0
 8011c92:	05db      	lsls	r3, r3, #23
 8011c94:	0004      	movs	r4, r0
 8011c96:	000d      	movs	r5, r1
 8011c98:	f7ee fbe8 	bl	800046c <__aeabi_dcmple>
 8011c9c:	2800      	cmp	r0, #0
 8011c9e:	d06d      	beq.n	8011d7c <_strtod_l+0xaa0>
 8011ca0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d000      	beq.n	8011ca8 <_strtod_l+0x9cc>
 8011ca6:	e07e      	b.n	8011da6 <_strtod_l+0xaca>
 8011ca8:	2e00      	cmp	r6, #0
 8011caa:	d158      	bne.n	8011d5e <_strtod_l+0xa82>
 8011cac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011cae:	031b      	lsls	r3, r3, #12
 8011cb0:	d000      	beq.n	8011cb4 <_strtod_l+0x9d8>
 8011cb2:	e07f      	b.n	8011db4 <_strtod_l+0xad8>
 8011cb4:	2200      	movs	r2, #0
 8011cb6:	0020      	movs	r0, r4
 8011cb8:	0029      	movs	r1, r5
 8011cba:	4b7f      	ldr	r3, [pc, #508]	; (8011eb8 <_strtod_l+0xbdc>)
 8011cbc:	f7ee fbcc 	bl	8000458 <__aeabi_dcmplt>
 8011cc0:	2800      	cmp	r0, #0
 8011cc2:	d158      	bne.n	8011d76 <_strtod_l+0xa9a>
 8011cc4:	0020      	movs	r0, r4
 8011cc6:	0029      	movs	r1, r5
 8011cc8:	2200      	movs	r2, #0
 8011cca:	4b7c      	ldr	r3, [pc, #496]	; (8011ebc <_strtod_l+0xbe0>)
 8011ccc:	f7f0 fb02 	bl	80022d4 <__aeabi_dmul>
 8011cd0:	0004      	movs	r4, r0
 8011cd2:	000d      	movs	r5, r1
 8011cd4:	2380      	movs	r3, #128	; 0x80
 8011cd6:	061b      	lsls	r3, r3, #24
 8011cd8:	940a      	str	r4, [sp, #40]	; 0x28
 8011cda:	18eb      	adds	r3, r5, r3
 8011cdc:	930b      	str	r3, [sp, #44]	; 0x2c
 8011cde:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011ce0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011ce2:	9212      	str	r2, [sp, #72]	; 0x48
 8011ce4:	9313      	str	r3, [sp, #76]	; 0x4c
 8011ce6:	4a76      	ldr	r2, [pc, #472]	; (8011ec0 <_strtod_l+0xbe4>)
 8011ce8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011cea:	4013      	ands	r3, r2
 8011cec:	9314      	str	r3, [sp, #80]	; 0x50
 8011cee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011cf0:	4b74      	ldr	r3, [pc, #464]	; (8011ec4 <_strtod_l+0xbe8>)
 8011cf2:	429a      	cmp	r2, r3
 8011cf4:	d000      	beq.n	8011cf8 <_strtod_l+0xa1c>
 8011cf6:	e091      	b.n	8011e1c <_strtod_l+0xb40>
 8011cf8:	4a73      	ldr	r2, [pc, #460]	; (8011ec8 <_strtod_l+0xbec>)
 8011cfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011cfc:	4694      	mov	ip, r2
 8011cfe:	4463      	add	r3, ip
 8011d00:	001f      	movs	r7, r3
 8011d02:	0030      	movs	r0, r6
 8011d04:	0019      	movs	r1, r3
 8011d06:	f003 f95f 	bl	8014fc8 <__ulp>
 8011d0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011d0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011d0e:	f7f0 fae1 	bl	80022d4 <__aeabi_dmul>
 8011d12:	0032      	movs	r2, r6
 8011d14:	003b      	movs	r3, r7
 8011d16:	f7ef fb83 	bl	8001420 <__aeabi_dadd>
 8011d1a:	4a69      	ldr	r2, [pc, #420]	; (8011ec0 <_strtod_l+0xbe4>)
 8011d1c:	4b6b      	ldr	r3, [pc, #428]	; (8011ecc <_strtod_l+0xbf0>)
 8011d1e:	0006      	movs	r6, r0
 8011d20:	400a      	ands	r2, r1
 8011d22:	429a      	cmp	r2, r3
 8011d24:	d949      	bls.n	8011dba <_strtod_l+0xade>
 8011d26:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8011d28:	4b69      	ldr	r3, [pc, #420]	; (8011ed0 <_strtod_l+0xbf4>)
 8011d2a:	429a      	cmp	r2, r3
 8011d2c:	d103      	bne.n	8011d36 <_strtod_l+0xa5a>
 8011d2e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011d30:	3301      	adds	r3, #1
 8011d32:	d100      	bne.n	8011d36 <_strtod_l+0xa5a>
 8011d34:	e535      	b.n	80117a2 <_strtod_l+0x4c6>
 8011d36:	2601      	movs	r6, #1
 8011d38:	4f65      	ldr	r7, [pc, #404]	; (8011ed0 <_strtod_l+0xbf4>)
 8011d3a:	4276      	negs	r6, r6
 8011d3c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011d3e:	9804      	ldr	r0, [sp, #16]
 8011d40:	f002 fe00 	bl	8014944 <_Bfree>
 8011d44:	9908      	ldr	r1, [sp, #32]
 8011d46:	9804      	ldr	r0, [sp, #16]
 8011d48:	f002 fdfc 	bl	8014944 <_Bfree>
 8011d4c:	9906      	ldr	r1, [sp, #24]
 8011d4e:	9804      	ldr	r0, [sp, #16]
 8011d50:	f002 fdf8 	bl	8014944 <_Bfree>
 8011d54:	9905      	ldr	r1, [sp, #20]
 8011d56:	9804      	ldr	r0, [sp, #16]
 8011d58:	f002 fdf4 	bl	8014944 <_Bfree>
 8011d5c:	e60b      	b.n	8011976 <_strtod_l+0x69a>
 8011d5e:	2e01      	cmp	r6, #1
 8011d60:	d103      	bne.n	8011d6a <_strtod_l+0xa8e>
 8011d62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d100      	bne.n	8011d6a <_strtod_l+0xa8e>
 8011d68:	e58e      	b.n	8011888 <_strtod_l+0x5ac>
 8011d6a:	2300      	movs	r3, #0
 8011d6c:	4c59      	ldr	r4, [pc, #356]	; (8011ed4 <_strtod_l+0xbf8>)
 8011d6e:	930a      	str	r3, [sp, #40]	; 0x28
 8011d70:	940b      	str	r4, [sp, #44]	; 0x2c
 8011d72:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8011d74:	e01c      	b.n	8011db0 <_strtod_l+0xad4>
 8011d76:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8011d78:	4d50      	ldr	r5, [pc, #320]	; (8011ebc <_strtod_l+0xbe0>)
 8011d7a:	e7ab      	b.n	8011cd4 <_strtod_l+0x9f8>
 8011d7c:	2200      	movs	r2, #0
 8011d7e:	0020      	movs	r0, r4
 8011d80:	0029      	movs	r1, r5
 8011d82:	4b4e      	ldr	r3, [pc, #312]	; (8011ebc <_strtod_l+0xbe0>)
 8011d84:	f7f0 faa6 	bl	80022d4 <__aeabi_dmul>
 8011d88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011d8a:	0004      	movs	r4, r0
 8011d8c:	000b      	movs	r3, r1
 8011d8e:	000d      	movs	r5, r1
 8011d90:	2a00      	cmp	r2, #0
 8011d92:	d104      	bne.n	8011d9e <_strtod_l+0xac2>
 8011d94:	2280      	movs	r2, #128	; 0x80
 8011d96:	0612      	lsls	r2, r2, #24
 8011d98:	900a      	str	r0, [sp, #40]	; 0x28
 8011d9a:	188b      	adds	r3, r1, r2
 8011d9c:	e79e      	b.n	8011cdc <_strtod_l+0xa00>
 8011d9e:	0002      	movs	r2, r0
 8011da0:	920a      	str	r2, [sp, #40]	; 0x28
 8011da2:	930b      	str	r3, [sp, #44]	; 0x2c
 8011da4:	e79b      	b.n	8011cde <_strtod_l+0xa02>
 8011da6:	2300      	movs	r3, #0
 8011da8:	4c43      	ldr	r4, [pc, #268]	; (8011eb8 <_strtod_l+0xbdc>)
 8011daa:	930a      	str	r3, [sp, #40]	; 0x28
 8011dac:	940b      	str	r4, [sp, #44]	; 0x2c
 8011dae:	2400      	movs	r4, #0
 8011db0:	4d41      	ldr	r5, [pc, #260]	; (8011eb8 <_strtod_l+0xbdc>)
 8011db2:	e794      	b.n	8011cde <_strtod_l+0xa02>
 8011db4:	2300      	movs	r3, #0
 8011db6:	4c47      	ldr	r4, [pc, #284]	; (8011ed4 <_strtod_l+0xbf8>)
 8011db8:	e7f7      	b.n	8011daa <_strtod_l+0xace>
 8011dba:	23d4      	movs	r3, #212	; 0xd4
 8011dbc:	049b      	lsls	r3, r3, #18
 8011dbe:	18cf      	adds	r7, r1, r3
 8011dc0:	9b07      	ldr	r3, [sp, #28]
 8011dc2:	970e      	str	r7, [sp, #56]	; 0x38
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d1b9      	bne.n	8011d3c <_strtod_l+0xa60>
 8011dc8:	4b3d      	ldr	r3, [pc, #244]	; (8011ec0 <_strtod_l+0xbe4>)
 8011dca:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011dcc:	403b      	ands	r3, r7
 8011dce:	429a      	cmp	r2, r3
 8011dd0:	d1b4      	bne.n	8011d3c <_strtod_l+0xa60>
 8011dd2:	0020      	movs	r0, r4
 8011dd4:	0029      	movs	r1, r5
 8011dd6:	f7ee fbbf 	bl	8000558 <__aeabi_d2lz>
 8011dda:	f7ee fbf9 	bl	80005d0 <__aeabi_l2d>
 8011dde:	0002      	movs	r2, r0
 8011de0:	000b      	movs	r3, r1
 8011de2:	0020      	movs	r0, r4
 8011de4:	0029      	movs	r1, r5
 8011de6:	f7f0 fd37 	bl	8002858 <__aeabi_dsub>
 8011dea:	033b      	lsls	r3, r7, #12
 8011dec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011dee:	0b1b      	lsrs	r3, r3, #12
 8011df0:	4333      	orrs	r3, r6
 8011df2:	4313      	orrs	r3, r2
 8011df4:	0004      	movs	r4, r0
 8011df6:	000d      	movs	r5, r1
 8011df8:	4a37      	ldr	r2, [pc, #220]	; (8011ed8 <_strtod_l+0xbfc>)
 8011dfa:	2b00      	cmp	r3, #0
 8011dfc:	d054      	beq.n	8011ea8 <_strtod_l+0xbcc>
 8011dfe:	4b37      	ldr	r3, [pc, #220]	; (8011edc <_strtod_l+0xc00>)
 8011e00:	f7ee fb2a 	bl	8000458 <__aeabi_dcmplt>
 8011e04:	2800      	cmp	r0, #0
 8011e06:	d000      	beq.n	8011e0a <_strtod_l+0xb2e>
 8011e08:	e4d4      	b.n	80117b4 <_strtod_l+0x4d8>
 8011e0a:	0020      	movs	r0, r4
 8011e0c:	0029      	movs	r1, r5
 8011e0e:	4a34      	ldr	r2, [pc, #208]	; (8011ee0 <_strtod_l+0xc04>)
 8011e10:	4b2a      	ldr	r3, [pc, #168]	; (8011ebc <_strtod_l+0xbe0>)
 8011e12:	f7ee fb35 	bl	8000480 <__aeabi_dcmpgt>
 8011e16:	2800      	cmp	r0, #0
 8011e18:	d090      	beq.n	8011d3c <_strtod_l+0xa60>
 8011e1a:	e4cb      	b.n	80117b4 <_strtod_l+0x4d8>
 8011e1c:	9b07      	ldr	r3, [sp, #28]
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	d02b      	beq.n	8011e7a <_strtod_l+0xb9e>
 8011e22:	23d4      	movs	r3, #212	; 0xd4
 8011e24:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011e26:	04db      	lsls	r3, r3, #19
 8011e28:	429a      	cmp	r2, r3
 8011e2a:	d826      	bhi.n	8011e7a <_strtod_l+0xb9e>
 8011e2c:	0020      	movs	r0, r4
 8011e2e:	0029      	movs	r1, r5
 8011e30:	4a2c      	ldr	r2, [pc, #176]	; (8011ee4 <_strtod_l+0xc08>)
 8011e32:	4b2d      	ldr	r3, [pc, #180]	; (8011ee8 <_strtod_l+0xc0c>)
 8011e34:	f7ee fb1a 	bl	800046c <__aeabi_dcmple>
 8011e38:	2800      	cmp	r0, #0
 8011e3a:	d017      	beq.n	8011e6c <_strtod_l+0xb90>
 8011e3c:	0020      	movs	r0, r4
 8011e3e:	0029      	movs	r1, r5
 8011e40:	f7ee fb6c 	bl	800051c <__aeabi_d2uiz>
 8011e44:	2800      	cmp	r0, #0
 8011e46:	d100      	bne.n	8011e4a <_strtod_l+0xb6e>
 8011e48:	3001      	adds	r0, #1
 8011e4a:	f7f1 f90b 	bl	8003064 <__aeabi_ui2d>
 8011e4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011e50:	0004      	movs	r4, r0
 8011e52:	000b      	movs	r3, r1
 8011e54:	000d      	movs	r5, r1
 8011e56:	2a00      	cmp	r2, #0
 8011e58:	d122      	bne.n	8011ea0 <_strtod_l+0xbc4>
 8011e5a:	2280      	movs	r2, #128	; 0x80
 8011e5c:	0612      	lsls	r2, r2, #24
 8011e5e:	188b      	adds	r3, r1, r2
 8011e60:	9016      	str	r0, [sp, #88]	; 0x58
 8011e62:	9317      	str	r3, [sp, #92]	; 0x5c
 8011e64:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011e66:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8011e68:	9212      	str	r2, [sp, #72]	; 0x48
 8011e6a:	9313      	str	r3, [sp, #76]	; 0x4c
 8011e6c:	22d6      	movs	r2, #214	; 0xd6
 8011e6e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8011e70:	04d2      	lsls	r2, r2, #19
 8011e72:	189b      	adds	r3, r3, r2
 8011e74:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011e76:	1a9b      	subs	r3, r3, r2
 8011e78:	9313      	str	r3, [sp, #76]	; 0x4c
 8011e7a:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011e7c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011e7e:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8011e80:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8011e82:	f003 f8a1 	bl	8014fc8 <__ulp>
 8011e86:	0002      	movs	r2, r0
 8011e88:	000b      	movs	r3, r1
 8011e8a:	0030      	movs	r0, r6
 8011e8c:	0039      	movs	r1, r7
 8011e8e:	f7f0 fa21 	bl	80022d4 <__aeabi_dmul>
 8011e92:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011e94:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011e96:	f7ef fac3 	bl	8001420 <__aeabi_dadd>
 8011e9a:	0006      	movs	r6, r0
 8011e9c:	000f      	movs	r7, r1
 8011e9e:	e78f      	b.n	8011dc0 <_strtod_l+0xae4>
 8011ea0:	0002      	movs	r2, r0
 8011ea2:	9216      	str	r2, [sp, #88]	; 0x58
 8011ea4:	9317      	str	r3, [sp, #92]	; 0x5c
 8011ea6:	e7dd      	b.n	8011e64 <_strtod_l+0xb88>
 8011ea8:	4b10      	ldr	r3, [pc, #64]	; (8011eec <_strtod_l+0xc10>)
 8011eaa:	f7ee fad5 	bl	8000458 <__aeabi_dcmplt>
 8011eae:	e7b2      	b.n	8011e16 <_strtod_l+0xb3a>
 8011eb0:	fff00000 	.word	0xfff00000
 8011eb4:	000fffff 	.word	0x000fffff
 8011eb8:	3ff00000 	.word	0x3ff00000
 8011ebc:	3fe00000 	.word	0x3fe00000
 8011ec0:	7ff00000 	.word	0x7ff00000
 8011ec4:	7fe00000 	.word	0x7fe00000
 8011ec8:	fcb00000 	.word	0xfcb00000
 8011ecc:	7c9fffff 	.word	0x7c9fffff
 8011ed0:	7fefffff 	.word	0x7fefffff
 8011ed4:	bff00000 	.word	0xbff00000
 8011ed8:	94a03595 	.word	0x94a03595
 8011edc:	3fdfffff 	.word	0x3fdfffff
 8011ee0:	35afe535 	.word	0x35afe535
 8011ee4:	ffc00000 	.word	0xffc00000
 8011ee8:	41dfffff 	.word	0x41dfffff
 8011eec:	3fcfffff 	.word	0x3fcfffff

08011ef0 <_strtod_r>:
 8011ef0:	b510      	push	{r4, lr}
 8011ef2:	4b02      	ldr	r3, [pc, #8]	; (8011efc <_strtod_r+0xc>)
 8011ef4:	f7ff f9f2 	bl	80112dc <_strtod_l>
 8011ef8:	bd10      	pop	{r4, pc}
 8011efa:	46c0      	nop			; (mov r8, r8)
 8011efc:	200000fc 	.word	0x200000fc

08011f00 <strtod>:
 8011f00:	b510      	push	{r4, lr}
 8011f02:	4c04      	ldr	r4, [pc, #16]	; (8011f14 <strtod+0x14>)
 8011f04:	000a      	movs	r2, r1
 8011f06:	0001      	movs	r1, r0
 8011f08:	4b03      	ldr	r3, [pc, #12]	; (8011f18 <strtod+0x18>)
 8011f0a:	6820      	ldr	r0, [r4, #0]
 8011f0c:	f7ff f9e6 	bl	80112dc <_strtod_l>
 8011f10:	bd10      	pop	{r4, pc}
 8011f12:	46c0      	nop			; (mov r8, r8)
 8011f14:	200002b4 	.word	0x200002b4
 8011f18:	200000fc 	.word	0x200000fc

08011f1c <_strtol_l.constprop.0>:
 8011f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011f1e:	b087      	sub	sp, #28
 8011f20:	001e      	movs	r6, r3
 8011f22:	9005      	str	r0, [sp, #20]
 8011f24:	9101      	str	r1, [sp, #4]
 8011f26:	9202      	str	r2, [sp, #8]
 8011f28:	2b01      	cmp	r3, #1
 8011f2a:	d048      	beq.n	8011fbe <_strtol_l.constprop.0+0xa2>
 8011f2c:	000b      	movs	r3, r1
 8011f2e:	2e24      	cmp	r6, #36	; 0x24
 8011f30:	d845      	bhi.n	8011fbe <_strtol_l.constprop.0+0xa2>
 8011f32:	4a3b      	ldr	r2, [pc, #236]	; (8012020 <_strtol_l.constprop.0+0x104>)
 8011f34:	2108      	movs	r1, #8
 8011f36:	4694      	mov	ip, r2
 8011f38:	001a      	movs	r2, r3
 8011f3a:	4660      	mov	r0, ip
 8011f3c:	7814      	ldrb	r4, [r2, #0]
 8011f3e:	3301      	adds	r3, #1
 8011f40:	5d00      	ldrb	r0, [r0, r4]
 8011f42:	001d      	movs	r5, r3
 8011f44:	0007      	movs	r7, r0
 8011f46:	400f      	ands	r7, r1
 8011f48:	4208      	tst	r0, r1
 8011f4a:	d1f5      	bne.n	8011f38 <_strtol_l.constprop.0+0x1c>
 8011f4c:	2c2d      	cmp	r4, #45	; 0x2d
 8011f4e:	d13d      	bne.n	8011fcc <_strtol_l.constprop.0+0xb0>
 8011f50:	2701      	movs	r7, #1
 8011f52:	781c      	ldrb	r4, [r3, #0]
 8011f54:	1c95      	adds	r5, r2, #2
 8011f56:	2e00      	cmp	r6, #0
 8011f58:	d05e      	beq.n	8012018 <_strtol_l.constprop.0+0xfc>
 8011f5a:	2e10      	cmp	r6, #16
 8011f5c:	d109      	bne.n	8011f72 <_strtol_l.constprop.0+0x56>
 8011f5e:	2c30      	cmp	r4, #48	; 0x30
 8011f60:	d107      	bne.n	8011f72 <_strtol_l.constprop.0+0x56>
 8011f62:	2220      	movs	r2, #32
 8011f64:	782b      	ldrb	r3, [r5, #0]
 8011f66:	4393      	bics	r3, r2
 8011f68:	2b58      	cmp	r3, #88	; 0x58
 8011f6a:	d150      	bne.n	801200e <_strtol_l.constprop.0+0xf2>
 8011f6c:	2610      	movs	r6, #16
 8011f6e:	786c      	ldrb	r4, [r5, #1]
 8011f70:	3502      	adds	r5, #2
 8011f72:	4b2c      	ldr	r3, [pc, #176]	; (8012024 <_strtol_l.constprop.0+0x108>)
 8011f74:	0031      	movs	r1, r6
 8011f76:	18fb      	adds	r3, r7, r3
 8011f78:	0018      	movs	r0, r3
 8011f7a:	9303      	str	r3, [sp, #12]
 8011f7c:	f7ee f966 	bl	800024c <__aeabi_uidivmod>
 8011f80:	2200      	movs	r2, #0
 8011f82:	9104      	str	r1, [sp, #16]
 8011f84:	2101      	movs	r1, #1
 8011f86:	4684      	mov	ip, r0
 8011f88:	0010      	movs	r0, r2
 8011f8a:	4249      	negs	r1, r1
 8011f8c:	0023      	movs	r3, r4
 8011f8e:	3b30      	subs	r3, #48	; 0x30
 8011f90:	2b09      	cmp	r3, #9
 8011f92:	d903      	bls.n	8011f9c <_strtol_l.constprop.0+0x80>
 8011f94:	3b11      	subs	r3, #17
 8011f96:	2b19      	cmp	r3, #25
 8011f98:	d81d      	bhi.n	8011fd6 <_strtol_l.constprop.0+0xba>
 8011f9a:	330a      	adds	r3, #10
 8011f9c:	429e      	cmp	r6, r3
 8011f9e:	dd1e      	ble.n	8011fde <_strtol_l.constprop.0+0xc2>
 8011fa0:	1c54      	adds	r4, r2, #1
 8011fa2:	d009      	beq.n	8011fb8 <_strtol_l.constprop.0+0x9c>
 8011fa4:	000a      	movs	r2, r1
 8011fa6:	4584      	cmp	ip, r0
 8011fa8:	d306      	bcc.n	8011fb8 <_strtol_l.constprop.0+0x9c>
 8011faa:	d102      	bne.n	8011fb2 <_strtol_l.constprop.0+0x96>
 8011fac:	9c04      	ldr	r4, [sp, #16]
 8011fae:	429c      	cmp	r4, r3
 8011fb0:	db02      	blt.n	8011fb8 <_strtol_l.constprop.0+0x9c>
 8011fb2:	2201      	movs	r2, #1
 8011fb4:	4370      	muls	r0, r6
 8011fb6:	1818      	adds	r0, r3, r0
 8011fb8:	782c      	ldrb	r4, [r5, #0]
 8011fba:	3501      	adds	r5, #1
 8011fbc:	e7e6      	b.n	8011f8c <_strtol_l.constprop.0+0x70>
 8011fbe:	f001 f9b5 	bl	801332c <__errno>
 8011fc2:	2316      	movs	r3, #22
 8011fc4:	6003      	str	r3, [r0, #0]
 8011fc6:	2000      	movs	r0, #0
 8011fc8:	b007      	add	sp, #28
 8011fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011fcc:	2c2b      	cmp	r4, #43	; 0x2b
 8011fce:	d1c2      	bne.n	8011f56 <_strtol_l.constprop.0+0x3a>
 8011fd0:	781c      	ldrb	r4, [r3, #0]
 8011fd2:	1c95      	adds	r5, r2, #2
 8011fd4:	e7bf      	b.n	8011f56 <_strtol_l.constprop.0+0x3a>
 8011fd6:	0023      	movs	r3, r4
 8011fd8:	3b61      	subs	r3, #97	; 0x61
 8011fda:	2b19      	cmp	r3, #25
 8011fdc:	d9dd      	bls.n	8011f9a <_strtol_l.constprop.0+0x7e>
 8011fde:	1c53      	adds	r3, r2, #1
 8011fe0:	d109      	bne.n	8011ff6 <_strtol_l.constprop.0+0xda>
 8011fe2:	2322      	movs	r3, #34	; 0x22
 8011fe4:	9a05      	ldr	r2, [sp, #20]
 8011fe6:	9803      	ldr	r0, [sp, #12]
 8011fe8:	6013      	str	r3, [r2, #0]
 8011fea:	9b02      	ldr	r3, [sp, #8]
 8011fec:	2b00      	cmp	r3, #0
 8011fee:	d0eb      	beq.n	8011fc8 <_strtol_l.constprop.0+0xac>
 8011ff0:	1e6b      	subs	r3, r5, #1
 8011ff2:	9301      	str	r3, [sp, #4]
 8011ff4:	e007      	b.n	8012006 <_strtol_l.constprop.0+0xea>
 8011ff6:	2f00      	cmp	r7, #0
 8011ff8:	d000      	beq.n	8011ffc <_strtol_l.constprop.0+0xe0>
 8011ffa:	4240      	negs	r0, r0
 8011ffc:	9b02      	ldr	r3, [sp, #8]
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d0e2      	beq.n	8011fc8 <_strtol_l.constprop.0+0xac>
 8012002:	2a00      	cmp	r2, #0
 8012004:	d1f4      	bne.n	8011ff0 <_strtol_l.constprop.0+0xd4>
 8012006:	9b02      	ldr	r3, [sp, #8]
 8012008:	9a01      	ldr	r2, [sp, #4]
 801200a:	601a      	str	r2, [r3, #0]
 801200c:	e7dc      	b.n	8011fc8 <_strtol_l.constprop.0+0xac>
 801200e:	2430      	movs	r4, #48	; 0x30
 8012010:	2e00      	cmp	r6, #0
 8012012:	d1ae      	bne.n	8011f72 <_strtol_l.constprop.0+0x56>
 8012014:	3608      	adds	r6, #8
 8012016:	e7ac      	b.n	8011f72 <_strtol_l.constprop.0+0x56>
 8012018:	2c30      	cmp	r4, #48	; 0x30
 801201a:	d0a2      	beq.n	8011f62 <_strtol_l.constprop.0+0x46>
 801201c:	260a      	movs	r6, #10
 801201e:	e7a8      	b.n	8011f72 <_strtol_l.constprop.0+0x56>
 8012020:	08018571 	.word	0x08018571
 8012024:	7fffffff 	.word	0x7fffffff

08012028 <_strtol_r>:
 8012028:	b510      	push	{r4, lr}
 801202a:	f7ff ff77 	bl	8011f1c <_strtol_l.constprop.0>
 801202e:	bd10      	pop	{r4, pc}

08012030 <strtol>:
 8012030:	b510      	push	{r4, lr}
 8012032:	4c04      	ldr	r4, [pc, #16]	; (8012044 <strtol+0x14>)
 8012034:	0013      	movs	r3, r2
 8012036:	000a      	movs	r2, r1
 8012038:	0001      	movs	r1, r0
 801203a:	6820      	ldr	r0, [r4, #0]
 801203c:	f7ff ff6e 	bl	8011f1c <_strtol_l.constprop.0>
 8012040:	bd10      	pop	{r4, pc}
 8012042:	46c0      	nop			; (mov r8, r8)
 8012044:	200002b4 	.word	0x200002b4

08012048 <__cvt>:
 8012048:	b5f0      	push	{r4, r5, r6, r7, lr}
 801204a:	001e      	movs	r6, r3
 801204c:	2300      	movs	r3, #0
 801204e:	0014      	movs	r4, r2
 8012050:	b08b      	sub	sp, #44	; 0x2c
 8012052:	429e      	cmp	r6, r3
 8012054:	da04      	bge.n	8012060 <__cvt+0x18>
 8012056:	2180      	movs	r1, #128	; 0x80
 8012058:	0609      	lsls	r1, r1, #24
 801205a:	1873      	adds	r3, r6, r1
 801205c:	001e      	movs	r6, r3
 801205e:	232d      	movs	r3, #45	; 0x2d
 8012060:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012062:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8012064:	7013      	strb	r3, [r2, #0]
 8012066:	2320      	movs	r3, #32
 8012068:	2203      	movs	r2, #3
 801206a:	439f      	bics	r7, r3
 801206c:	2f46      	cmp	r7, #70	; 0x46
 801206e:	d007      	beq.n	8012080 <__cvt+0x38>
 8012070:	003b      	movs	r3, r7
 8012072:	3b45      	subs	r3, #69	; 0x45
 8012074:	4259      	negs	r1, r3
 8012076:	414b      	adcs	r3, r1
 8012078:	9910      	ldr	r1, [sp, #64]	; 0x40
 801207a:	3a01      	subs	r2, #1
 801207c:	18cb      	adds	r3, r1, r3
 801207e:	9310      	str	r3, [sp, #64]	; 0x40
 8012080:	ab09      	add	r3, sp, #36	; 0x24
 8012082:	9304      	str	r3, [sp, #16]
 8012084:	ab08      	add	r3, sp, #32
 8012086:	9303      	str	r3, [sp, #12]
 8012088:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801208a:	9200      	str	r2, [sp, #0]
 801208c:	9302      	str	r3, [sp, #8]
 801208e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012090:	0022      	movs	r2, r4
 8012092:	9301      	str	r3, [sp, #4]
 8012094:	0033      	movs	r3, r6
 8012096:	f001 fa4b 	bl	8013530 <_dtoa_r>
 801209a:	0005      	movs	r5, r0
 801209c:	2f47      	cmp	r7, #71	; 0x47
 801209e:	d102      	bne.n	80120a6 <__cvt+0x5e>
 80120a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80120a2:	07db      	lsls	r3, r3, #31
 80120a4:	d528      	bpl.n	80120f8 <__cvt+0xb0>
 80120a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80120a8:	18eb      	adds	r3, r5, r3
 80120aa:	9307      	str	r3, [sp, #28]
 80120ac:	2f46      	cmp	r7, #70	; 0x46
 80120ae:	d114      	bne.n	80120da <__cvt+0x92>
 80120b0:	782b      	ldrb	r3, [r5, #0]
 80120b2:	2b30      	cmp	r3, #48	; 0x30
 80120b4:	d10c      	bne.n	80120d0 <__cvt+0x88>
 80120b6:	2200      	movs	r2, #0
 80120b8:	2300      	movs	r3, #0
 80120ba:	0020      	movs	r0, r4
 80120bc:	0031      	movs	r1, r6
 80120be:	f7ee f9c5 	bl	800044c <__aeabi_dcmpeq>
 80120c2:	2800      	cmp	r0, #0
 80120c4:	d104      	bne.n	80120d0 <__cvt+0x88>
 80120c6:	2301      	movs	r3, #1
 80120c8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80120ca:	1a9b      	subs	r3, r3, r2
 80120cc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80120ce:	6013      	str	r3, [r2, #0]
 80120d0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80120d2:	9a07      	ldr	r2, [sp, #28]
 80120d4:	681b      	ldr	r3, [r3, #0]
 80120d6:	18d3      	adds	r3, r2, r3
 80120d8:	9307      	str	r3, [sp, #28]
 80120da:	2200      	movs	r2, #0
 80120dc:	2300      	movs	r3, #0
 80120de:	0020      	movs	r0, r4
 80120e0:	0031      	movs	r1, r6
 80120e2:	f7ee f9b3 	bl	800044c <__aeabi_dcmpeq>
 80120e6:	2800      	cmp	r0, #0
 80120e8:	d001      	beq.n	80120ee <__cvt+0xa6>
 80120ea:	9b07      	ldr	r3, [sp, #28]
 80120ec:	9309      	str	r3, [sp, #36]	; 0x24
 80120ee:	2230      	movs	r2, #48	; 0x30
 80120f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80120f2:	9907      	ldr	r1, [sp, #28]
 80120f4:	428b      	cmp	r3, r1
 80120f6:	d306      	bcc.n	8012106 <__cvt+0xbe>
 80120f8:	0028      	movs	r0, r5
 80120fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80120fc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80120fe:	1b5b      	subs	r3, r3, r5
 8012100:	6013      	str	r3, [r2, #0]
 8012102:	b00b      	add	sp, #44	; 0x2c
 8012104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012106:	1c59      	adds	r1, r3, #1
 8012108:	9109      	str	r1, [sp, #36]	; 0x24
 801210a:	701a      	strb	r2, [r3, #0]
 801210c:	e7f0      	b.n	80120f0 <__cvt+0xa8>

0801210e <__exponent>:
 801210e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012110:	1c83      	adds	r3, r0, #2
 8012112:	b087      	sub	sp, #28
 8012114:	9303      	str	r3, [sp, #12]
 8012116:	0005      	movs	r5, r0
 8012118:	000c      	movs	r4, r1
 801211a:	232b      	movs	r3, #43	; 0x2b
 801211c:	7002      	strb	r2, [r0, #0]
 801211e:	2900      	cmp	r1, #0
 8012120:	da01      	bge.n	8012126 <__exponent+0x18>
 8012122:	424c      	negs	r4, r1
 8012124:	3302      	adds	r3, #2
 8012126:	706b      	strb	r3, [r5, #1]
 8012128:	2c09      	cmp	r4, #9
 801212a:	dd2f      	ble.n	801218c <__exponent+0x7e>
 801212c:	270a      	movs	r7, #10
 801212e:	ab04      	add	r3, sp, #16
 8012130:	1dde      	adds	r6, r3, #7
 8012132:	0020      	movs	r0, r4
 8012134:	0039      	movs	r1, r7
 8012136:	9601      	str	r6, [sp, #4]
 8012138:	f7ee f972 	bl	8000420 <__aeabi_idivmod>
 801213c:	3e01      	subs	r6, #1
 801213e:	3130      	adds	r1, #48	; 0x30
 8012140:	0020      	movs	r0, r4
 8012142:	7031      	strb	r1, [r6, #0]
 8012144:	0039      	movs	r1, r7
 8012146:	9402      	str	r4, [sp, #8]
 8012148:	f7ee f884 	bl	8000254 <__divsi3>
 801214c:	9b02      	ldr	r3, [sp, #8]
 801214e:	0004      	movs	r4, r0
 8012150:	2b63      	cmp	r3, #99	; 0x63
 8012152:	dcee      	bgt.n	8012132 <__exponent+0x24>
 8012154:	9b01      	ldr	r3, [sp, #4]
 8012156:	3430      	adds	r4, #48	; 0x30
 8012158:	1e9a      	subs	r2, r3, #2
 801215a:	0013      	movs	r3, r2
 801215c:	9903      	ldr	r1, [sp, #12]
 801215e:	7014      	strb	r4, [r2, #0]
 8012160:	a804      	add	r0, sp, #16
 8012162:	3007      	adds	r0, #7
 8012164:	4298      	cmp	r0, r3
 8012166:	d80c      	bhi.n	8012182 <__exponent+0x74>
 8012168:	2300      	movs	r3, #0
 801216a:	4282      	cmp	r2, r0
 801216c:	d804      	bhi.n	8012178 <__exponent+0x6a>
 801216e:	aa04      	add	r2, sp, #16
 8012170:	3309      	adds	r3, #9
 8012172:	189b      	adds	r3, r3, r2
 8012174:	9a01      	ldr	r2, [sp, #4]
 8012176:	1a9b      	subs	r3, r3, r2
 8012178:	9a03      	ldr	r2, [sp, #12]
 801217a:	18d3      	adds	r3, r2, r3
 801217c:	1b58      	subs	r0, r3, r5
 801217e:	b007      	add	sp, #28
 8012180:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012182:	7818      	ldrb	r0, [r3, #0]
 8012184:	3301      	adds	r3, #1
 8012186:	7008      	strb	r0, [r1, #0]
 8012188:	3101      	adds	r1, #1
 801218a:	e7e9      	b.n	8012160 <__exponent+0x52>
 801218c:	2330      	movs	r3, #48	; 0x30
 801218e:	3430      	adds	r4, #48	; 0x30
 8012190:	70ab      	strb	r3, [r5, #2]
 8012192:	70ec      	strb	r4, [r5, #3]
 8012194:	1d2b      	adds	r3, r5, #4
 8012196:	e7f1      	b.n	801217c <__exponent+0x6e>

08012198 <_printf_float>:
 8012198:	b5f0      	push	{r4, r5, r6, r7, lr}
 801219a:	b095      	sub	sp, #84	; 0x54
 801219c:	000c      	movs	r4, r1
 801219e:	9208      	str	r2, [sp, #32]
 80121a0:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80121a2:	9309      	str	r3, [sp, #36]	; 0x24
 80121a4:	0007      	movs	r7, r0
 80121a6:	f000 ffff 	bl	80131a8 <_localeconv_r>
 80121aa:	6803      	ldr	r3, [r0, #0]
 80121ac:	0018      	movs	r0, r3
 80121ae:	930c      	str	r3, [sp, #48]	; 0x30
 80121b0:	f7ed ffaa 	bl	8000108 <strlen>
 80121b4:	2300      	movs	r3, #0
 80121b6:	9312      	str	r3, [sp, #72]	; 0x48
 80121b8:	7e23      	ldrb	r3, [r4, #24]
 80121ba:	2207      	movs	r2, #7
 80121bc:	930a      	str	r3, [sp, #40]	; 0x28
 80121be:	6823      	ldr	r3, [r4, #0]
 80121c0:	900d      	str	r0, [sp, #52]	; 0x34
 80121c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80121c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80121c6:	682b      	ldr	r3, [r5, #0]
 80121c8:	05c9      	lsls	r1, r1, #23
 80121ca:	d547      	bpl.n	801225c <_printf_float+0xc4>
 80121cc:	189b      	adds	r3, r3, r2
 80121ce:	4393      	bics	r3, r2
 80121d0:	001a      	movs	r2, r3
 80121d2:	3208      	adds	r2, #8
 80121d4:	602a      	str	r2, [r5, #0]
 80121d6:	681e      	ldr	r6, [r3, #0]
 80121d8:	685d      	ldr	r5, [r3, #4]
 80121da:	0032      	movs	r2, r6
 80121dc:	002b      	movs	r3, r5
 80121de:	64a2      	str	r2, [r4, #72]	; 0x48
 80121e0:	64e3      	str	r3, [r4, #76]	; 0x4c
 80121e2:	2201      	movs	r2, #1
 80121e4:	006b      	lsls	r3, r5, #1
 80121e6:	085b      	lsrs	r3, r3, #1
 80121e8:	930e      	str	r3, [sp, #56]	; 0x38
 80121ea:	0030      	movs	r0, r6
 80121ec:	4bab      	ldr	r3, [pc, #684]	; (801249c <_printf_float+0x304>)
 80121ee:	990e      	ldr	r1, [sp, #56]	; 0x38
 80121f0:	4252      	negs	r2, r2
 80121f2:	f7f0 feb3 	bl	8002f5c <__aeabi_dcmpun>
 80121f6:	2800      	cmp	r0, #0
 80121f8:	d132      	bne.n	8012260 <_printf_float+0xc8>
 80121fa:	2201      	movs	r2, #1
 80121fc:	0030      	movs	r0, r6
 80121fe:	4ba7      	ldr	r3, [pc, #668]	; (801249c <_printf_float+0x304>)
 8012200:	990e      	ldr	r1, [sp, #56]	; 0x38
 8012202:	4252      	negs	r2, r2
 8012204:	f7ee f932 	bl	800046c <__aeabi_dcmple>
 8012208:	2800      	cmp	r0, #0
 801220a:	d129      	bne.n	8012260 <_printf_float+0xc8>
 801220c:	2200      	movs	r2, #0
 801220e:	2300      	movs	r3, #0
 8012210:	0030      	movs	r0, r6
 8012212:	0029      	movs	r1, r5
 8012214:	f7ee f920 	bl	8000458 <__aeabi_dcmplt>
 8012218:	2800      	cmp	r0, #0
 801221a:	d003      	beq.n	8012224 <_printf_float+0x8c>
 801221c:	0023      	movs	r3, r4
 801221e:	222d      	movs	r2, #45	; 0x2d
 8012220:	3343      	adds	r3, #67	; 0x43
 8012222:	701a      	strb	r2, [r3, #0]
 8012224:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012226:	4d9e      	ldr	r5, [pc, #632]	; (80124a0 <_printf_float+0x308>)
 8012228:	2b47      	cmp	r3, #71	; 0x47
 801222a:	d900      	bls.n	801222e <_printf_float+0x96>
 801222c:	4d9d      	ldr	r5, [pc, #628]	; (80124a4 <_printf_float+0x30c>)
 801222e:	2303      	movs	r3, #3
 8012230:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012232:	6123      	str	r3, [r4, #16]
 8012234:	3301      	adds	r3, #1
 8012236:	439a      	bics	r2, r3
 8012238:	2300      	movs	r3, #0
 801223a:	6022      	str	r2, [r4, #0]
 801223c:	930b      	str	r3, [sp, #44]	; 0x2c
 801223e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012240:	0021      	movs	r1, r4
 8012242:	9300      	str	r3, [sp, #0]
 8012244:	0038      	movs	r0, r7
 8012246:	9b08      	ldr	r3, [sp, #32]
 8012248:	aa13      	add	r2, sp, #76	; 0x4c
 801224a:	f000 f9fb 	bl	8012644 <_printf_common>
 801224e:	3001      	adds	r0, #1
 8012250:	d000      	beq.n	8012254 <_printf_float+0xbc>
 8012252:	e0a3      	b.n	801239c <_printf_float+0x204>
 8012254:	2001      	movs	r0, #1
 8012256:	4240      	negs	r0, r0
 8012258:	b015      	add	sp, #84	; 0x54
 801225a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801225c:	3307      	adds	r3, #7
 801225e:	e7b6      	b.n	80121ce <_printf_float+0x36>
 8012260:	0032      	movs	r2, r6
 8012262:	002b      	movs	r3, r5
 8012264:	0030      	movs	r0, r6
 8012266:	0029      	movs	r1, r5
 8012268:	f7f0 fe78 	bl	8002f5c <__aeabi_dcmpun>
 801226c:	2800      	cmp	r0, #0
 801226e:	d00b      	beq.n	8012288 <_printf_float+0xf0>
 8012270:	2d00      	cmp	r5, #0
 8012272:	da03      	bge.n	801227c <_printf_float+0xe4>
 8012274:	0023      	movs	r3, r4
 8012276:	222d      	movs	r2, #45	; 0x2d
 8012278:	3343      	adds	r3, #67	; 0x43
 801227a:	701a      	strb	r2, [r3, #0]
 801227c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801227e:	4d8a      	ldr	r5, [pc, #552]	; (80124a8 <_printf_float+0x310>)
 8012280:	2b47      	cmp	r3, #71	; 0x47
 8012282:	d9d4      	bls.n	801222e <_printf_float+0x96>
 8012284:	4d89      	ldr	r5, [pc, #548]	; (80124ac <_printf_float+0x314>)
 8012286:	e7d2      	b.n	801222e <_printf_float+0x96>
 8012288:	2220      	movs	r2, #32
 801228a:	990a      	ldr	r1, [sp, #40]	; 0x28
 801228c:	6863      	ldr	r3, [r4, #4]
 801228e:	4391      	bics	r1, r2
 8012290:	910e      	str	r1, [sp, #56]	; 0x38
 8012292:	1c5a      	adds	r2, r3, #1
 8012294:	d14a      	bne.n	801232c <_printf_float+0x194>
 8012296:	3307      	adds	r3, #7
 8012298:	6063      	str	r3, [r4, #4]
 801229a:	2380      	movs	r3, #128	; 0x80
 801229c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801229e:	00db      	lsls	r3, r3, #3
 80122a0:	4313      	orrs	r3, r2
 80122a2:	2200      	movs	r2, #0
 80122a4:	9206      	str	r2, [sp, #24]
 80122a6:	aa12      	add	r2, sp, #72	; 0x48
 80122a8:	9205      	str	r2, [sp, #20]
 80122aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80122ac:	6023      	str	r3, [r4, #0]
 80122ae:	9204      	str	r2, [sp, #16]
 80122b0:	aa11      	add	r2, sp, #68	; 0x44
 80122b2:	9203      	str	r2, [sp, #12]
 80122b4:	2223      	movs	r2, #35	; 0x23
 80122b6:	a908      	add	r1, sp, #32
 80122b8:	9301      	str	r3, [sp, #4]
 80122ba:	6863      	ldr	r3, [r4, #4]
 80122bc:	1852      	adds	r2, r2, r1
 80122be:	9202      	str	r2, [sp, #8]
 80122c0:	9300      	str	r3, [sp, #0]
 80122c2:	0032      	movs	r2, r6
 80122c4:	002b      	movs	r3, r5
 80122c6:	0038      	movs	r0, r7
 80122c8:	f7ff febe 	bl	8012048 <__cvt>
 80122cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80122ce:	0005      	movs	r5, r0
 80122d0:	2b47      	cmp	r3, #71	; 0x47
 80122d2:	d109      	bne.n	80122e8 <_printf_float+0x150>
 80122d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80122d6:	1cda      	adds	r2, r3, #3
 80122d8:	db02      	blt.n	80122e0 <_printf_float+0x148>
 80122da:	6862      	ldr	r2, [r4, #4]
 80122dc:	4293      	cmp	r3, r2
 80122de:	dd49      	ble.n	8012374 <_printf_float+0x1dc>
 80122e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80122e2:	3b02      	subs	r3, #2
 80122e4:	b2db      	uxtb	r3, r3
 80122e6:	930a      	str	r3, [sp, #40]	; 0x28
 80122e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80122ea:	9911      	ldr	r1, [sp, #68]	; 0x44
 80122ec:	2b65      	cmp	r3, #101	; 0x65
 80122ee:	d824      	bhi.n	801233a <_printf_float+0x1a2>
 80122f0:	0020      	movs	r0, r4
 80122f2:	001a      	movs	r2, r3
 80122f4:	3901      	subs	r1, #1
 80122f6:	3050      	adds	r0, #80	; 0x50
 80122f8:	9111      	str	r1, [sp, #68]	; 0x44
 80122fa:	f7ff ff08 	bl	801210e <__exponent>
 80122fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012300:	900b      	str	r0, [sp, #44]	; 0x2c
 8012302:	1813      	adds	r3, r2, r0
 8012304:	6123      	str	r3, [r4, #16]
 8012306:	2a01      	cmp	r2, #1
 8012308:	dc02      	bgt.n	8012310 <_printf_float+0x178>
 801230a:	6822      	ldr	r2, [r4, #0]
 801230c:	07d2      	lsls	r2, r2, #31
 801230e:	d501      	bpl.n	8012314 <_printf_float+0x17c>
 8012310:	3301      	adds	r3, #1
 8012312:	6123      	str	r3, [r4, #16]
 8012314:	2323      	movs	r3, #35	; 0x23
 8012316:	aa08      	add	r2, sp, #32
 8012318:	189b      	adds	r3, r3, r2
 801231a:	781b      	ldrb	r3, [r3, #0]
 801231c:	2b00      	cmp	r3, #0
 801231e:	d100      	bne.n	8012322 <_printf_float+0x18a>
 8012320:	e78d      	b.n	801223e <_printf_float+0xa6>
 8012322:	0023      	movs	r3, r4
 8012324:	222d      	movs	r2, #45	; 0x2d
 8012326:	3343      	adds	r3, #67	; 0x43
 8012328:	701a      	strb	r2, [r3, #0]
 801232a:	e788      	b.n	801223e <_printf_float+0xa6>
 801232c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801232e:	2a47      	cmp	r2, #71	; 0x47
 8012330:	d1b3      	bne.n	801229a <_printf_float+0x102>
 8012332:	2b00      	cmp	r3, #0
 8012334:	d1b1      	bne.n	801229a <_printf_float+0x102>
 8012336:	3301      	adds	r3, #1
 8012338:	e7ae      	b.n	8012298 <_printf_float+0x100>
 801233a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801233c:	2b66      	cmp	r3, #102	; 0x66
 801233e:	d11b      	bne.n	8012378 <_printf_float+0x1e0>
 8012340:	6863      	ldr	r3, [r4, #4]
 8012342:	2900      	cmp	r1, #0
 8012344:	dd09      	ble.n	801235a <_printf_float+0x1c2>
 8012346:	6121      	str	r1, [r4, #16]
 8012348:	2b00      	cmp	r3, #0
 801234a:	d102      	bne.n	8012352 <_printf_float+0x1ba>
 801234c:	6822      	ldr	r2, [r4, #0]
 801234e:	07d2      	lsls	r2, r2, #31
 8012350:	d50b      	bpl.n	801236a <_printf_float+0x1d2>
 8012352:	3301      	adds	r3, #1
 8012354:	185b      	adds	r3, r3, r1
 8012356:	6123      	str	r3, [r4, #16]
 8012358:	e007      	b.n	801236a <_printf_float+0x1d2>
 801235a:	2b00      	cmp	r3, #0
 801235c:	d103      	bne.n	8012366 <_printf_float+0x1ce>
 801235e:	2201      	movs	r2, #1
 8012360:	6821      	ldr	r1, [r4, #0]
 8012362:	4211      	tst	r1, r2
 8012364:	d000      	beq.n	8012368 <_printf_float+0x1d0>
 8012366:	1c9a      	adds	r2, r3, #2
 8012368:	6122      	str	r2, [r4, #16]
 801236a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801236c:	65a3      	str	r3, [r4, #88]	; 0x58
 801236e:	2300      	movs	r3, #0
 8012370:	930b      	str	r3, [sp, #44]	; 0x2c
 8012372:	e7cf      	b.n	8012314 <_printf_float+0x17c>
 8012374:	2367      	movs	r3, #103	; 0x67
 8012376:	930a      	str	r3, [sp, #40]	; 0x28
 8012378:	9911      	ldr	r1, [sp, #68]	; 0x44
 801237a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801237c:	4299      	cmp	r1, r3
 801237e:	db06      	blt.n	801238e <_printf_float+0x1f6>
 8012380:	6823      	ldr	r3, [r4, #0]
 8012382:	6121      	str	r1, [r4, #16]
 8012384:	07db      	lsls	r3, r3, #31
 8012386:	d5f0      	bpl.n	801236a <_printf_float+0x1d2>
 8012388:	3101      	adds	r1, #1
 801238a:	6121      	str	r1, [r4, #16]
 801238c:	e7ed      	b.n	801236a <_printf_float+0x1d2>
 801238e:	2201      	movs	r2, #1
 8012390:	2900      	cmp	r1, #0
 8012392:	dc01      	bgt.n	8012398 <_printf_float+0x200>
 8012394:	1892      	adds	r2, r2, r2
 8012396:	1a52      	subs	r2, r2, r1
 8012398:	189b      	adds	r3, r3, r2
 801239a:	e7dc      	b.n	8012356 <_printf_float+0x1be>
 801239c:	6822      	ldr	r2, [r4, #0]
 801239e:	0553      	lsls	r3, r2, #21
 80123a0:	d408      	bmi.n	80123b4 <_printf_float+0x21c>
 80123a2:	6923      	ldr	r3, [r4, #16]
 80123a4:	002a      	movs	r2, r5
 80123a6:	0038      	movs	r0, r7
 80123a8:	9908      	ldr	r1, [sp, #32]
 80123aa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80123ac:	47a8      	blx	r5
 80123ae:	3001      	adds	r0, #1
 80123b0:	d12a      	bne.n	8012408 <_printf_float+0x270>
 80123b2:	e74f      	b.n	8012254 <_printf_float+0xbc>
 80123b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80123b6:	2b65      	cmp	r3, #101	; 0x65
 80123b8:	d800      	bhi.n	80123bc <_printf_float+0x224>
 80123ba:	e0ec      	b.n	8012596 <_printf_float+0x3fe>
 80123bc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80123be:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80123c0:	2200      	movs	r2, #0
 80123c2:	2300      	movs	r3, #0
 80123c4:	f7ee f842 	bl	800044c <__aeabi_dcmpeq>
 80123c8:	2800      	cmp	r0, #0
 80123ca:	d034      	beq.n	8012436 <_printf_float+0x29e>
 80123cc:	2301      	movs	r3, #1
 80123ce:	0038      	movs	r0, r7
 80123d0:	4a37      	ldr	r2, [pc, #220]	; (80124b0 <_printf_float+0x318>)
 80123d2:	9908      	ldr	r1, [sp, #32]
 80123d4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80123d6:	47a8      	blx	r5
 80123d8:	3001      	adds	r0, #1
 80123da:	d100      	bne.n	80123de <_printf_float+0x246>
 80123dc:	e73a      	b.n	8012254 <_printf_float+0xbc>
 80123de:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80123e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80123e2:	429a      	cmp	r2, r3
 80123e4:	db02      	blt.n	80123ec <_printf_float+0x254>
 80123e6:	6823      	ldr	r3, [r4, #0]
 80123e8:	07db      	lsls	r3, r3, #31
 80123ea:	d50d      	bpl.n	8012408 <_printf_float+0x270>
 80123ec:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80123ee:	0038      	movs	r0, r7
 80123f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80123f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80123f4:	9908      	ldr	r1, [sp, #32]
 80123f6:	47a8      	blx	r5
 80123f8:	2500      	movs	r5, #0
 80123fa:	3001      	adds	r0, #1
 80123fc:	d100      	bne.n	8012400 <_printf_float+0x268>
 80123fe:	e729      	b.n	8012254 <_printf_float+0xbc>
 8012400:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012402:	3b01      	subs	r3, #1
 8012404:	42ab      	cmp	r3, r5
 8012406:	dc0a      	bgt.n	801241e <_printf_float+0x286>
 8012408:	6823      	ldr	r3, [r4, #0]
 801240a:	079b      	lsls	r3, r3, #30
 801240c:	d500      	bpl.n	8012410 <_printf_float+0x278>
 801240e:	e116      	b.n	801263e <_printf_float+0x4a6>
 8012410:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012412:	68e0      	ldr	r0, [r4, #12]
 8012414:	4298      	cmp	r0, r3
 8012416:	db00      	blt.n	801241a <_printf_float+0x282>
 8012418:	e71e      	b.n	8012258 <_printf_float+0xc0>
 801241a:	0018      	movs	r0, r3
 801241c:	e71c      	b.n	8012258 <_printf_float+0xc0>
 801241e:	0022      	movs	r2, r4
 8012420:	2301      	movs	r3, #1
 8012422:	0038      	movs	r0, r7
 8012424:	9908      	ldr	r1, [sp, #32]
 8012426:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8012428:	321a      	adds	r2, #26
 801242a:	47b0      	blx	r6
 801242c:	3001      	adds	r0, #1
 801242e:	d100      	bne.n	8012432 <_printf_float+0x29a>
 8012430:	e710      	b.n	8012254 <_printf_float+0xbc>
 8012432:	3501      	adds	r5, #1
 8012434:	e7e4      	b.n	8012400 <_printf_float+0x268>
 8012436:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012438:	2b00      	cmp	r3, #0
 801243a:	dc3b      	bgt.n	80124b4 <_printf_float+0x31c>
 801243c:	2301      	movs	r3, #1
 801243e:	0038      	movs	r0, r7
 8012440:	4a1b      	ldr	r2, [pc, #108]	; (80124b0 <_printf_float+0x318>)
 8012442:	9908      	ldr	r1, [sp, #32]
 8012444:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8012446:	47b0      	blx	r6
 8012448:	3001      	adds	r0, #1
 801244a:	d100      	bne.n	801244e <_printf_float+0x2b6>
 801244c:	e702      	b.n	8012254 <_printf_float+0xbc>
 801244e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012450:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012452:	4313      	orrs	r3, r2
 8012454:	d102      	bne.n	801245c <_printf_float+0x2c4>
 8012456:	6823      	ldr	r3, [r4, #0]
 8012458:	07db      	lsls	r3, r3, #31
 801245a:	d5d5      	bpl.n	8012408 <_printf_float+0x270>
 801245c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801245e:	0038      	movs	r0, r7
 8012460:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012462:	9908      	ldr	r1, [sp, #32]
 8012464:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8012466:	47b0      	blx	r6
 8012468:	2300      	movs	r3, #0
 801246a:	3001      	adds	r0, #1
 801246c:	d100      	bne.n	8012470 <_printf_float+0x2d8>
 801246e:	e6f1      	b.n	8012254 <_printf_float+0xbc>
 8012470:	930a      	str	r3, [sp, #40]	; 0x28
 8012472:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012474:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012476:	425b      	negs	r3, r3
 8012478:	4293      	cmp	r3, r2
 801247a:	dc01      	bgt.n	8012480 <_printf_float+0x2e8>
 801247c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801247e:	e791      	b.n	80123a4 <_printf_float+0x20c>
 8012480:	0022      	movs	r2, r4
 8012482:	2301      	movs	r3, #1
 8012484:	0038      	movs	r0, r7
 8012486:	9908      	ldr	r1, [sp, #32]
 8012488:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801248a:	321a      	adds	r2, #26
 801248c:	47b0      	blx	r6
 801248e:	3001      	adds	r0, #1
 8012490:	d100      	bne.n	8012494 <_printf_float+0x2fc>
 8012492:	e6df      	b.n	8012254 <_printf_float+0xbc>
 8012494:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012496:	3301      	adds	r3, #1
 8012498:	e7ea      	b.n	8012470 <_printf_float+0x2d8>
 801249a:	46c0      	nop			; (mov r8, r8)
 801249c:	7fefffff 	.word	0x7fefffff
 80124a0:	08018671 	.word	0x08018671
 80124a4:	08018675 	.word	0x08018675
 80124a8:	08018679 	.word	0x08018679
 80124ac:	0801867d 	.word	0x0801867d
 80124b0:	08018681 	.word	0x08018681
 80124b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80124b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80124b8:	920a      	str	r2, [sp, #40]	; 0x28
 80124ba:	429a      	cmp	r2, r3
 80124bc:	dd00      	ble.n	80124c0 <_printf_float+0x328>
 80124be:	930a      	str	r3, [sp, #40]	; 0x28
 80124c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	dc3d      	bgt.n	8012542 <_printf_float+0x3aa>
 80124c6:	2300      	movs	r3, #0
 80124c8:	930e      	str	r3, [sp, #56]	; 0x38
 80124ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80124cc:	43db      	mvns	r3, r3
 80124ce:	17db      	asrs	r3, r3, #31
 80124d0:	930f      	str	r3, [sp, #60]	; 0x3c
 80124d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80124d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80124d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80124d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80124da:	4013      	ands	r3, r2
 80124dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80124de:	1ad3      	subs	r3, r2, r3
 80124e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80124e2:	4293      	cmp	r3, r2
 80124e4:	dc36      	bgt.n	8012554 <_printf_float+0x3bc>
 80124e6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80124e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80124ea:	429a      	cmp	r2, r3
 80124ec:	db40      	blt.n	8012570 <_printf_float+0x3d8>
 80124ee:	6823      	ldr	r3, [r4, #0]
 80124f0:	07db      	lsls	r3, r3, #31
 80124f2:	d43d      	bmi.n	8012570 <_printf_float+0x3d8>
 80124f4:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80124f6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80124f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80124fa:	1af3      	subs	r3, r6, r3
 80124fc:	1ab6      	subs	r6, r6, r2
 80124fe:	429e      	cmp	r6, r3
 8012500:	dd00      	ble.n	8012504 <_printf_float+0x36c>
 8012502:	001e      	movs	r6, r3
 8012504:	2e00      	cmp	r6, #0
 8012506:	dc3c      	bgt.n	8012582 <_printf_float+0x3ea>
 8012508:	2300      	movs	r3, #0
 801250a:	930a      	str	r3, [sp, #40]	; 0x28
 801250c:	43f3      	mvns	r3, r6
 801250e:	17db      	asrs	r3, r3, #31
 8012510:	930b      	str	r3, [sp, #44]	; 0x2c
 8012512:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8012514:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012516:	1a9b      	subs	r3, r3, r2
 8012518:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801251a:	4032      	ands	r2, r6
 801251c:	1a9b      	subs	r3, r3, r2
 801251e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012520:	4293      	cmp	r3, r2
 8012522:	dc00      	bgt.n	8012526 <_printf_float+0x38e>
 8012524:	e770      	b.n	8012408 <_printf_float+0x270>
 8012526:	0022      	movs	r2, r4
 8012528:	2301      	movs	r3, #1
 801252a:	0038      	movs	r0, r7
 801252c:	9908      	ldr	r1, [sp, #32]
 801252e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8012530:	321a      	adds	r2, #26
 8012532:	47a8      	blx	r5
 8012534:	3001      	adds	r0, #1
 8012536:	d100      	bne.n	801253a <_printf_float+0x3a2>
 8012538:	e68c      	b.n	8012254 <_printf_float+0xbc>
 801253a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801253c:	3301      	adds	r3, #1
 801253e:	930a      	str	r3, [sp, #40]	; 0x28
 8012540:	e7e7      	b.n	8012512 <_printf_float+0x37a>
 8012542:	002a      	movs	r2, r5
 8012544:	0038      	movs	r0, r7
 8012546:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012548:	9908      	ldr	r1, [sp, #32]
 801254a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801254c:	47b0      	blx	r6
 801254e:	3001      	adds	r0, #1
 8012550:	d1b9      	bne.n	80124c6 <_printf_float+0x32e>
 8012552:	e67f      	b.n	8012254 <_printf_float+0xbc>
 8012554:	0022      	movs	r2, r4
 8012556:	2301      	movs	r3, #1
 8012558:	0038      	movs	r0, r7
 801255a:	9908      	ldr	r1, [sp, #32]
 801255c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801255e:	321a      	adds	r2, #26
 8012560:	47b0      	blx	r6
 8012562:	3001      	adds	r0, #1
 8012564:	d100      	bne.n	8012568 <_printf_float+0x3d0>
 8012566:	e675      	b.n	8012254 <_printf_float+0xbc>
 8012568:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801256a:	3301      	adds	r3, #1
 801256c:	930e      	str	r3, [sp, #56]	; 0x38
 801256e:	e7b0      	b.n	80124d2 <_printf_float+0x33a>
 8012570:	0038      	movs	r0, r7
 8012572:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012574:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012576:	9908      	ldr	r1, [sp, #32]
 8012578:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801257a:	47b0      	blx	r6
 801257c:	3001      	adds	r0, #1
 801257e:	d1b9      	bne.n	80124f4 <_printf_float+0x35c>
 8012580:	e668      	b.n	8012254 <_printf_float+0xbc>
 8012582:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012584:	0038      	movs	r0, r7
 8012586:	18ea      	adds	r2, r5, r3
 8012588:	9908      	ldr	r1, [sp, #32]
 801258a:	0033      	movs	r3, r6
 801258c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801258e:	47a8      	blx	r5
 8012590:	3001      	adds	r0, #1
 8012592:	d1b9      	bne.n	8012508 <_printf_float+0x370>
 8012594:	e65e      	b.n	8012254 <_printf_float+0xbc>
 8012596:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012598:	2b01      	cmp	r3, #1
 801259a:	dc02      	bgt.n	80125a2 <_printf_float+0x40a>
 801259c:	2301      	movs	r3, #1
 801259e:	421a      	tst	r2, r3
 80125a0:	d03a      	beq.n	8012618 <_printf_float+0x480>
 80125a2:	2301      	movs	r3, #1
 80125a4:	002a      	movs	r2, r5
 80125a6:	0038      	movs	r0, r7
 80125a8:	9908      	ldr	r1, [sp, #32]
 80125aa:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80125ac:	47b0      	blx	r6
 80125ae:	3001      	adds	r0, #1
 80125b0:	d100      	bne.n	80125b4 <_printf_float+0x41c>
 80125b2:	e64f      	b.n	8012254 <_printf_float+0xbc>
 80125b4:	0038      	movs	r0, r7
 80125b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80125b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80125ba:	9908      	ldr	r1, [sp, #32]
 80125bc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80125be:	47b0      	blx	r6
 80125c0:	3001      	adds	r0, #1
 80125c2:	d100      	bne.n	80125c6 <_printf_float+0x42e>
 80125c4:	e646      	b.n	8012254 <_printf_float+0xbc>
 80125c6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80125c8:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80125ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80125cc:	2200      	movs	r2, #0
 80125ce:	001e      	movs	r6, r3
 80125d0:	2300      	movs	r3, #0
 80125d2:	f7ed ff3b 	bl	800044c <__aeabi_dcmpeq>
 80125d6:	2800      	cmp	r0, #0
 80125d8:	d11c      	bne.n	8012614 <_printf_float+0x47c>
 80125da:	0033      	movs	r3, r6
 80125dc:	1c6a      	adds	r2, r5, #1
 80125de:	3b01      	subs	r3, #1
 80125e0:	0038      	movs	r0, r7
 80125e2:	9908      	ldr	r1, [sp, #32]
 80125e4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80125e6:	47a8      	blx	r5
 80125e8:	3001      	adds	r0, #1
 80125ea:	d10f      	bne.n	801260c <_printf_float+0x474>
 80125ec:	e632      	b.n	8012254 <_printf_float+0xbc>
 80125ee:	0022      	movs	r2, r4
 80125f0:	2301      	movs	r3, #1
 80125f2:	0038      	movs	r0, r7
 80125f4:	9908      	ldr	r1, [sp, #32]
 80125f6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80125f8:	321a      	adds	r2, #26
 80125fa:	47b0      	blx	r6
 80125fc:	3001      	adds	r0, #1
 80125fe:	d100      	bne.n	8012602 <_printf_float+0x46a>
 8012600:	e628      	b.n	8012254 <_printf_float+0xbc>
 8012602:	3501      	adds	r5, #1
 8012604:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012606:	3b01      	subs	r3, #1
 8012608:	42ab      	cmp	r3, r5
 801260a:	dcf0      	bgt.n	80125ee <_printf_float+0x456>
 801260c:	0022      	movs	r2, r4
 801260e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012610:	3250      	adds	r2, #80	; 0x50
 8012612:	e6c8      	b.n	80123a6 <_printf_float+0x20e>
 8012614:	2500      	movs	r5, #0
 8012616:	e7f5      	b.n	8012604 <_printf_float+0x46c>
 8012618:	002a      	movs	r2, r5
 801261a:	e7e1      	b.n	80125e0 <_printf_float+0x448>
 801261c:	0022      	movs	r2, r4
 801261e:	2301      	movs	r3, #1
 8012620:	0038      	movs	r0, r7
 8012622:	9908      	ldr	r1, [sp, #32]
 8012624:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8012626:	3219      	adds	r2, #25
 8012628:	47b0      	blx	r6
 801262a:	3001      	adds	r0, #1
 801262c:	d100      	bne.n	8012630 <_printf_float+0x498>
 801262e:	e611      	b.n	8012254 <_printf_float+0xbc>
 8012630:	3501      	adds	r5, #1
 8012632:	68e3      	ldr	r3, [r4, #12]
 8012634:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8012636:	1a9b      	subs	r3, r3, r2
 8012638:	42ab      	cmp	r3, r5
 801263a:	dcef      	bgt.n	801261c <_printf_float+0x484>
 801263c:	e6e8      	b.n	8012410 <_printf_float+0x278>
 801263e:	2500      	movs	r5, #0
 8012640:	e7f7      	b.n	8012632 <_printf_float+0x49a>
 8012642:	46c0      	nop			; (mov r8, r8)

08012644 <_printf_common>:
 8012644:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012646:	0016      	movs	r6, r2
 8012648:	9301      	str	r3, [sp, #4]
 801264a:	688a      	ldr	r2, [r1, #8]
 801264c:	690b      	ldr	r3, [r1, #16]
 801264e:	000c      	movs	r4, r1
 8012650:	9000      	str	r0, [sp, #0]
 8012652:	4293      	cmp	r3, r2
 8012654:	da00      	bge.n	8012658 <_printf_common+0x14>
 8012656:	0013      	movs	r3, r2
 8012658:	0022      	movs	r2, r4
 801265a:	6033      	str	r3, [r6, #0]
 801265c:	3243      	adds	r2, #67	; 0x43
 801265e:	7812      	ldrb	r2, [r2, #0]
 8012660:	2a00      	cmp	r2, #0
 8012662:	d001      	beq.n	8012668 <_printf_common+0x24>
 8012664:	3301      	adds	r3, #1
 8012666:	6033      	str	r3, [r6, #0]
 8012668:	6823      	ldr	r3, [r4, #0]
 801266a:	069b      	lsls	r3, r3, #26
 801266c:	d502      	bpl.n	8012674 <_printf_common+0x30>
 801266e:	6833      	ldr	r3, [r6, #0]
 8012670:	3302      	adds	r3, #2
 8012672:	6033      	str	r3, [r6, #0]
 8012674:	6822      	ldr	r2, [r4, #0]
 8012676:	2306      	movs	r3, #6
 8012678:	0015      	movs	r5, r2
 801267a:	401d      	ands	r5, r3
 801267c:	421a      	tst	r2, r3
 801267e:	d027      	beq.n	80126d0 <_printf_common+0x8c>
 8012680:	0023      	movs	r3, r4
 8012682:	3343      	adds	r3, #67	; 0x43
 8012684:	781b      	ldrb	r3, [r3, #0]
 8012686:	1e5a      	subs	r2, r3, #1
 8012688:	4193      	sbcs	r3, r2
 801268a:	6822      	ldr	r2, [r4, #0]
 801268c:	0692      	lsls	r2, r2, #26
 801268e:	d430      	bmi.n	80126f2 <_printf_common+0xae>
 8012690:	0022      	movs	r2, r4
 8012692:	9901      	ldr	r1, [sp, #4]
 8012694:	9800      	ldr	r0, [sp, #0]
 8012696:	9d08      	ldr	r5, [sp, #32]
 8012698:	3243      	adds	r2, #67	; 0x43
 801269a:	47a8      	blx	r5
 801269c:	3001      	adds	r0, #1
 801269e:	d025      	beq.n	80126ec <_printf_common+0xa8>
 80126a0:	2206      	movs	r2, #6
 80126a2:	6823      	ldr	r3, [r4, #0]
 80126a4:	2500      	movs	r5, #0
 80126a6:	4013      	ands	r3, r2
 80126a8:	2b04      	cmp	r3, #4
 80126aa:	d105      	bne.n	80126b8 <_printf_common+0x74>
 80126ac:	6833      	ldr	r3, [r6, #0]
 80126ae:	68e5      	ldr	r5, [r4, #12]
 80126b0:	1aed      	subs	r5, r5, r3
 80126b2:	43eb      	mvns	r3, r5
 80126b4:	17db      	asrs	r3, r3, #31
 80126b6:	401d      	ands	r5, r3
 80126b8:	68a3      	ldr	r3, [r4, #8]
 80126ba:	6922      	ldr	r2, [r4, #16]
 80126bc:	4293      	cmp	r3, r2
 80126be:	dd01      	ble.n	80126c4 <_printf_common+0x80>
 80126c0:	1a9b      	subs	r3, r3, r2
 80126c2:	18ed      	adds	r5, r5, r3
 80126c4:	2600      	movs	r6, #0
 80126c6:	42b5      	cmp	r5, r6
 80126c8:	d120      	bne.n	801270c <_printf_common+0xc8>
 80126ca:	2000      	movs	r0, #0
 80126cc:	e010      	b.n	80126f0 <_printf_common+0xac>
 80126ce:	3501      	adds	r5, #1
 80126d0:	68e3      	ldr	r3, [r4, #12]
 80126d2:	6832      	ldr	r2, [r6, #0]
 80126d4:	1a9b      	subs	r3, r3, r2
 80126d6:	42ab      	cmp	r3, r5
 80126d8:	ddd2      	ble.n	8012680 <_printf_common+0x3c>
 80126da:	0022      	movs	r2, r4
 80126dc:	2301      	movs	r3, #1
 80126de:	9901      	ldr	r1, [sp, #4]
 80126e0:	9800      	ldr	r0, [sp, #0]
 80126e2:	9f08      	ldr	r7, [sp, #32]
 80126e4:	3219      	adds	r2, #25
 80126e6:	47b8      	blx	r7
 80126e8:	3001      	adds	r0, #1
 80126ea:	d1f0      	bne.n	80126ce <_printf_common+0x8a>
 80126ec:	2001      	movs	r0, #1
 80126ee:	4240      	negs	r0, r0
 80126f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80126f2:	2030      	movs	r0, #48	; 0x30
 80126f4:	18e1      	adds	r1, r4, r3
 80126f6:	3143      	adds	r1, #67	; 0x43
 80126f8:	7008      	strb	r0, [r1, #0]
 80126fa:	0021      	movs	r1, r4
 80126fc:	1c5a      	adds	r2, r3, #1
 80126fe:	3145      	adds	r1, #69	; 0x45
 8012700:	7809      	ldrb	r1, [r1, #0]
 8012702:	18a2      	adds	r2, r4, r2
 8012704:	3243      	adds	r2, #67	; 0x43
 8012706:	3302      	adds	r3, #2
 8012708:	7011      	strb	r1, [r2, #0]
 801270a:	e7c1      	b.n	8012690 <_printf_common+0x4c>
 801270c:	0022      	movs	r2, r4
 801270e:	2301      	movs	r3, #1
 8012710:	9901      	ldr	r1, [sp, #4]
 8012712:	9800      	ldr	r0, [sp, #0]
 8012714:	9f08      	ldr	r7, [sp, #32]
 8012716:	321a      	adds	r2, #26
 8012718:	47b8      	blx	r7
 801271a:	3001      	adds	r0, #1
 801271c:	d0e6      	beq.n	80126ec <_printf_common+0xa8>
 801271e:	3601      	adds	r6, #1
 8012720:	e7d1      	b.n	80126c6 <_printf_common+0x82>
	...

08012724 <_printf_i>:
 8012724:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012726:	b08b      	sub	sp, #44	; 0x2c
 8012728:	9206      	str	r2, [sp, #24]
 801272a:	000a      	movs	r2, r1
 801272c:	3243      	adds	r2, #67	; 0x43
 801272e:	9307      	str	r3, [sp, #28]
 8012730:	9005      	str	r0, [sp, #20]
 8012732:	9204      	str	r2, [sp, #16]
 8012734:	7e0a      	ldrb	r2, [r1, #24]
 8012736:	000c      	movs	r4, r1
 8012738:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801273a:	2a78      	cmp	r2, #120	; 0x78
 801273c:	d809      	bhi.n	8012752 <_printf_i+0x2e>
 801273e:	2a62      	cmp	r2, #98	; 0x62
 8012740:	d80b      	bhi.n	801275a <_printf_i+0x36>
 8012742:	2a00      	cmp	r2, #0
 8012744:	d100      	bne.n	8012748 <_printf_i+0x24>
 8012746:	e0be      	b.n	80128c6 <_printf_i+0x1a2>
 8012748:	497c      	ldr	r1, [pc, #496]	; (801293c <_printf_i+0x218>)
 801274a:	9103      	str	r1, [sp, #12]
 801274c:	2a58      	cmp	r2, #88	; 0x58
 801274e:	d100      	bne.n	8012752 <_printf_i+0x2e>
 8012750:	e093      	b.n	801287a <_printf_i+0x156>
 8012752:	0026      	movs	r6, r4
 8012754:	3642      	adds	r6, #66	; 0x42
 8012756:	7032      	strb	r2, [r6, #0]
 8012758:	e022      	b.n	80127a0 <_printf_i+0x7c>
 801275a:	0010      	movs	r0, r2
 801275c:	3863      	subs	r0, #99	; 0x63
 801275e:	2815      	cmp	r0, #21
 8012760:	d8f7      	bhi.n	8012752 <_printf_i+0x2e>
 8012762:	f7ed fce3 	bl	800012c <__gnu_thumb1_case_shi>
 8012766:	0016      	.short	0x0016
 8012768:	fff6001f 	.word	0xfff6001f
 801276c:	fff6fff6 	.word	0xfff6fff6
 8012770:	001ffff6 	.word	0x001ffff6
 8012774:	fff6fff6 	.word	0xfff6fff6
 8012778:	fff6fff6 	.word	0xfff6fff6
 801277c:	003600a3 	.word	0x003600a3
 8012780:	fff60083 	.word	0xfff60083
 8012784:	00b4fff6 	.word	0x00b4fff6
 8012788:	0036fff6 	.word	0x0036fff6
 801278c:	fff6fff6 	.word	0xfff6fff6
 8012790:	0087      	.short	0x0087
 8012792:	0026      	movs	r6, r4
 8012794:	681a      	ldr	r2, [r3, #0]
 8012796:	3642      	adds	r6, #66	; 0x42
 8012798:	1d11      	adds	r1, r2, #4
 801279a:	6019      	str	r1, [r3, #0]
 801279c:	6813      	ldr	r3, [r2, #0]
 801279e:	7033      	strb	r3, [r6, #0]
 80127a0:	2301      	movs	r3, #1
 80127a2:	e0a2      	b.n	80128ea <_printf_i+0x1c6>
 80127a4:	6818      	ldr	r0, [r3, #0]
 80127a6:	6809      	ldr	r1, [r1, #0]
 80127a8:	1d02      	adds	r2, r0, #4
 80127aa:	060d      	lsls	r5, r1, #24
 80127ac:	d50b      	bpl.n	80127c6 <_printf_i+0xa2>
 80127ae:	6805      	ldr	r5, [r0, #0]
 80127b0:	601a      	str	r2, [r3, #0]
 80127b2:	2d00      	cmp	r5, #0
 80127b4:	da03      	bge.n	80127be <_printf_i+0x9a>
 80127b6:	232d      	movs	r3, #45	; 0x2d
 80127b8:	9a04      	ldr	r2, [sp, #16]
 80127ba:	426d      	negs	r5, r5
 80127bc:	7013      	strb	r3, [r2, #0]
 80127be:	4b5f      	ldr	r3, [pc, #380]	; (801293c <_printf_i+0x218>)
 80127c0:	270a      	movs	r7, #10
 80127c2:	9303      	str	r3, [sp, #12]
 80127c4:	e01b      	b.n	80127fe <_printf_i+0xda>
 80127c6:	6805      	ldr	r5, [r0, #0]
 80127c8:	601a      	str	r2, [r3, #0]
 80127ca:	0649      	lsls	r1, r1, #25
 80127cc:	d5f1      	bpl.n	80127b2 <_printf_i+0x8e>
 80127ce:	b22d      	sxth	r5, r5
 80127d0:	e7ef      	b.n	80127b2 <_printf_i+0x8e>
 80127d2:	680d      	ldr	r5, [r1, #0]
 80127d4:	6819      	ldr	r1, [r3, #0]
 80127d6:	1d08      	adds	r0, r1, #4
 80127d8:	6018      	str	r0, [r3, #0]
 80127da:	062e      	lsls	r6, r5, #24
 80127dc:	d501      	bpl.n	80127e2 <_printf_i+0xbe>
 80127de:	680d      	ldr	r5, [r1, #0]
 80127e0:	e003      	b.n	80127ea <_printf_i+0xc6>
 80127e2:	066d      	lsls	r5, r5, #25
 80127e4:	d5fb      	bpl.n	80127de <_printf_i+0xba>
 80127e6:	680d      	ldr	r5, [r1, #0]
 80127e8:	b2ad      	uxth	r5, r5
 80127ea:	4b54      	ldr	r3, [pc, #336]	; (801293c <_printf_i+0x218>)
 80127ec:	2708      	movs	r7, #8
 80127ee:	9303      	str	r3, [sp, #12]
 80127f0:	2a6f      	cmp	r2, #111	; 0x6f
 80127f2:	d000      	beq.n	80127f6 <_printf_i+0xd2>
 80127f4:	3702      	adds	r7, #2
 80127f6:	0023      	movs	r3, r4
 80127f8:	2200      	movs	r2, #0
 80127fa:	3343      	adds	r3, #67	; 0x43
 80127fc:	701a      	strb	r2, [r3, #0]
 80127fe:	6863      	ldr	r3, [r4, #4]
 8012800:	60a3      	str	r3, [r4, #8]
 8012802:	2b00      	cmp	r3, #0
 8012804:	db03      	blt.n	801280e <_printf_i+0xea>
 8012806:	2104      	movs	r1, #4
 8012808:	6822      	ldr	r2, [r4, #0]
 801280a:	438a      	bics	r2, r1
 801280c:	6022      	str	r2, [r4, #0]
 801280e:	2d00      	cmp	r5, #0
 8012810:	d102      	bne.n	8012818 <_printf_i+0xf4>
 8012812:	9e04      	ldr	r6, [sp, #16]
 8012814:	2b00      	cmp	r3, #0
 8012816:	d00c      	beq.n	8012832 <_printf_i+0x10e>
 8012818:	9e04      	ldr	r6, [sp, #16]
 801281a:	0028      	movs	r0, r5
 801281c:	0039      	movs	r1, r7
 801281e:	f7ed fd15 	bl	800024c <__aeabi_uidivmod>
 8012822:	9b03      	ldr	r3, [sp, #12]
 8012824:	3e01      	subs	r6, #1
 8012826:	5c5b      	ldrb	r3, [r3, r1]
 8012828:	7033      	strb	r3, [r6, #0]
 801282a:	002b      	movs	r3, r5
 801282c:	0005      	movs	r5, r0
 801282e:	429f      	cmp	r7, r3
 8012830:	d9f3      	bls.n	801281a <_printf_i+0xf6>
 8012832:	2f08      	cmp	r7, #8
 8012834:	d109      	bne.n	801284a <_printf_i+0x126>
 8012836:	6823      	ldr	r3, [r4, #0]
 8012838:	07db      	lsls	r3, r3, #31
 801283a:	d506      	bpl.n	801284a <_printf_i+0x126>
 801283c:	6862      	ldr	r2, [r4, #4]
 801283e:	6923      	ldr	r3, [r4, #16]
 8012840:	429a      	cmp	r2, r3
 8012842:	dc02      	bgt.n	801284a <_printf_i+0x126>
 8012844:	2330      	movs	r3, #48	; 0x30
 8012846:	3e01      	subs	r6, #1
 8012848:	7033      	strb	r3, [r6, #0]
 801284a:	9b04      	ldr	r3, [sp, #16]
 801284c:	1b9b      	subs	r3, r3, r6
 801284e:	6123      	str	r3, [r4, #16]
 8012850:	9b07      	ldr	r3, [sp, #28]
 8012852:	0021      	movs	r1, r4
 8012854:	9300      	str	r3, [sp, #0]
 8012856:	9805      	ldr	r0, [sp, #20]
 8012858:	9b06      	ldr	r3, [sp, #24]
 801285a:	aa09      	add	r2, sp, #36	; 0x24
 801285c:	f7ff fef2 	bl	8012644 <_printf_common>
 8012860:	3001      	adds	r0, #1
 8012862:	d147      	bne.n	80128f4 <_printf_i+0x1d0>
 8012864:	2001      	movs	r0, #1
 8012866:	4240      	negs	r0, r0
 8012868:	b00b      	add	sp, #44	; 0x2c
 801286a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801286c:	2220      	movs	r2, #32
 801286e:	6809      	ldr	r1, [r1, #0]
 8012870:	430a      	orrs	r2, r1
 8012872:	6022      	str	r2, [r4, #0]
 8012874:	2278      	movs	r2, #120	; 0x78
 8012876:	4932      	ldr	r1, [pc, #200]	; (8012940 <_printf_i+0x21c>)
 8012878:	9103      	str	r1, [sp, #12]
 801287a:	0021      	movs	r1, r4
 801287c:	3145      	adds	r1, #69	; 0x45
 801287e:	700a      	strb	r2, [r1, #0]
 8012880:	6819      	ldr	r1, [r3, #0]
 8012882:	6822      	ldr	r2, [r4, #0]
 8012884:	c920      	ldmia	r1!, {r5}
 8012886:	0610      	lsls	r0, r2, #24
 8012888:	d402      	bmi.n	8012890 <_printf_i+0x16c>
 801288a:	0650      	lsls	r0, r2, #25
 801288c:	d500      	bpl.n	8012890 <_printf_i+0x16c>
 801288e:	b2ad      	uxth	r5, r5
 8012890:	6019      	str	r1, [r3, #0]
 8012892:	07d3      	lsls	r3, r2, #31
 8012894:	d502      	bpl.n	801289c <_printf_i+0x178>
 8012896:	2320      	movs	r3, #32
 8012898:	4313      	orrs	r3, r2
 801289a:	6023      	str	r3, [r4, #0]
 801289c:	2710      	movs	r7, #16
 801289e:	2d00      	cmp	r5, #0
 80128a0:	d1a9      	bne.n	80127f6 <_printf_i+0xd2>
 80128a2:	2220      	movs	r2, #32
 80128a4:	6823      	ldr	r3, [r4, #0]
 80128a6:	4393      	bics	r3, r2
 80128a8:	6023      	str	r3, [r4, #0]
 80128aa:	e7a4      	b.n	80127f6 <_printf_i+0xd2>
 80128ac:	681a      	ldr	r2, [r3, #0]
 80128ae:	680d      	ldr	r5, [r1, #0]
 80128b0:	1d10      	adds	r0, r2, #4
 80128b2:	6949      	ldr	r1, [r1, #20]
 80128b4:	6018      	str	r0, [r3, #0]
 80128b6:	6813      	ldr	r3, [r2, #0]
 80128b8:	062e      	lsls	r6, r5, #24
 80128ba:	d501      	bpl.n	80128c0 <_printf_i+0x19c>
 80128bc:	6019      	str	r1, [r3, #0]
 80128be:	e002      	b.n	80128c6 <_printf_i+0x1a2>
 80128c0:	066d      	lsls	r5, r5, #25
 80128c2:	d5fb      	bpl.n	80128bc <_printf_i+0x198>
 80128c4:	8019      	strh	r1, [r3, #0]
 80128c6:	2300      	movs	r3, #0
 80128c8:	9e04      	ldr	r6, [sp, #16]
 80128ca:	6123      	str	r3, [r4, #16]
 80128cc:	e7c0      	b.n	8012850 <_printf_i+0x12c>
 80128ce:	681a      	ldr	r2, [r3, #0]
 80128d0:	1d11      	adds	r1, r2, #4
 80128d2:	6019      	str	r1, [r3, #0]
 80128d4:	6816      	ldr	r6, [r2, #0]
 80128d6:	2100      	movs	r1, #0
 80128d8:	0030      	movs	r0, r6
 80128da:	6862      	ldr	r2, [r4, #4]
 80128dc:	f000 fd5b 	bl	8013396 <memchr>
 80128e0:	2800      	cmp	r0, #0
 80128e2:	d001      	beq.n	80128e8 <_printf_i+0x1c4>
 80128e4:	1b80      	subs	r0, r0, r6
 80128e6:	6060      	str	r0, [r4, #4]
 80128e8:	6863      	ldr	r3, [r4, #4]
 80128ea:	6123      	str	r3, [r4, #16]
 80128ec:	2300      	movs	r3, #0
 80128ee:	9a04      	ldr	r2, [sp, #16]
 80128f0:	7013      	strb	r3, [r2, #0]
 80128f2:	e7ad      	b.n	8012850 <_printf_i+0x12c>
 80128f4:	0032      	movs	r2, r6
 80128f6:	6923      	ldr	r3, [r4, #16]
 80128f8:	9906      	ldr	r1, [sp, #24]
 80128fa:	9805      	ldr	r0, [sp, #20]
 80128fc:	9d07      	ldr	r5, [sp, #28]
 80128fe:	47a8      	blx	r5
 8012900:	3001      	adds	r0, #1
 8012902:	d0af      	beq.n	8012864 <_printf_i+0x140>
 8012904:	6823      	ldr	r3, [r4, #0]
 8012906:	079b      	lsls	r3, r3, #30
 8012908:	d415      	bmi.n	8012936 <_printf_i+0x212>
 801290a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801290c:	68e0      	ldr	r0, [r4, #12]
 801290e:	4298      	cmp	r0, r3
 8012910:	daaa      	bge.n	8012868 <_printf_i+0x144>
 8012912:	0018      	movs	r0, r3
 8012914:	e7a8      	b.n	8012868 <_printf_i+0x144>
 8012916:	0022      	movs	r2, r4
 8012918:	2301      	movs	r3, #1
 801291a:	9906      	ldr	r1, [sp, #24]
 801291c:	9805      	ldr	r0, [sp, #20]
 801291e:	9e07      	ldr	r6, [sp, #28]
 8012920:	3219      	adds	r2, #25
 8012922:	47b0      	blx	r6
 8012924:	3001      	adds	r0, #1
 8012926:	d09d      	beq.n	8012864 <_printf_i+0x140>
 8012928:	3501      	adds	r5, #1
 801292a:	68e3      	ldr	r3, [r4, #12]
 801292c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801292e:	1a9b      	subs	r3, r3, r2
 8012930:	42ab      	cmp	r3, r5
 8012932:	dcf0      	bgt.n	8012916 <_printf_i+0x1f2>
 8012934:	e7e9      	b.n	801290a <_printf_i+0x1e6>
 8012936:	2500      	movs	r5, #0
 8012938:	e7f7      	b.n	801292a <_printf_i+0x206>
 801293a:	46c0      	nop			; (mov r8, r8)
 801293c:	08018683 	.word	0x08018683
 8012940:	08018694 	.word	0x08018694

08012944 <_scanf_float>:
 8012944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012946:	b08b      	sub	sp, #44	; 0x2c
 8012948:	0016      	movs	r6, r2
 801294a:	9002      	str	r0, [sp, #8]
 801294c:	22ae      	movs	r2, #174	; 0xae
 801294e:	2000      	movs	r0, #0
 8012950:	9307      	str	r3, [sp, #28]
 8012952:	688b      	ldr	r3, [r1, #8]
 8012954:	000f      	movs	r7, r1
 8012956:	1e59      	subs	r1, r3, #1
 8012958:	0052      	lsls	r2, r2, #1
 801295a:	9006      	str	r0, [sp, #24]
 801295c:	4291      	cmp	r1, r2
 801295e:	d905      	bls.n	801296c <_scanf_float+0x28>
 8012960:	3b5e      	subs	r3, #94	; 0x5e
 8012962:	3bff      	subs	r3, #255	; 0xff
 8012964:	9306      	str	r3, [sp, #24]
 8012966:	235e      	movs	r3, #94	; 0x5e
 8012968:	33ff      	adds	r3, #255	; 0xff
 801296a:	60bb      	str	r3, [r7, #8]
 801296c:	23f0      	movs	r3, #240	; 0xf0
 801296e:	683a      	ldr	r2, [r7, #0]
 8012970:	00db      	lsls	r3, r3, #3
 8012972:	4313      	orrs	r3, r2
 8012974:	603b      	str	r3, [r7, #0]
 8012976:	003b      	movs	r3, r7
 8012978:	2400      	movs	r4, #0
 801297a:	331c      	adds	r3, #28
 801297c:	001d      	movs	r5, r3
 801297e:	9304      	str	r3, [sp, #16]
 8012980:	9403      	str	r4, [sp, #12]
 8012982:	9409      	str	r4, [sp, #36]	; 0x24
 8012984:	9408      	str	r4, [sp, #32]
 8012986:	9401      	str	r4, [sp, #4]
 8012988:	9405      	str	r4, [sp, #20]
 801298a:	68ba      	ldr	r2, [r7, #8]
 801298c:	2a00      	cmp	r2, #0
 801298e:	d00a      	beq.n	80129a6 <_scanf_float+0x62>
 8012990:	6833      	ldr	r3, [r6, #0]
 8012992:	781b      	ldrb	r3, [r3, #0]
 8012994:	2b4e      	cmp	r3, #78	; 0x4e
 8012996:	d844      	bhi.n	8012a22 <_scanf_float+0xde>
 8012998:	0018      	movs	r0, r3
 801299a:	2b40      	cmp	r3, #64	; 0x40
 801299c:	d82c      	bhi.n	80129f8 <_scanf_float+0xb4>
 801299e:	382b      	subs	r0, #43	; 0x2b
 80129a0:	b2c1      	uxtb	r1, r0
 80129a2:	290e      	cmp	r1, #14
 80129a4:	d92a      	bls.n	80129fc <_scanf_float+0xb8>
 80129a6:	9b01      	ldr	r3, [sp, #4]
 80129a8:	2b00      	cmp	r3, #0
 80129aa:	d003      	beq.n	80129b4 <_scanf_float+0x70>
 80129ac:	683b      	ldr	r3, [r7, #0]
 80129ae:	4aa3      	ldr	r2, [pc, #652]	; (8012c3c <_scanf_float+0x2f8>)
 80129b0:	4013      	ands	r3, r2
 80129b2:	603b      	str	r3, [r7, #0]
 80129b4:	9b03      	ldr	r3, [sp, #12]
 80129b6:	3b01      	subs	r3, #1
 80129b8:	2b01      	cmp	r3, #1
 80129ba:	d900      	bls.n	80129be <_scanf_float+0x7a>
 80129bc:	e0f9      	b.n	8012bb2 <_scanf_float+0x26e>
 80129be:	24be      	movs	r4, #190	; 0xbe
 80129c0:	0064      	lsls	r4, r4, #1
 80129c2:	9b04      	ldr	r3, [sp, #16]
 80129c4:	429d      	cmp	r5, r3
 80129c6:	d900      	bls.n	80129ca <_scanf_float+0x86>
 80129c8:	e0e9      	b.n	8012b9e <_scanf_float+0x25a>
 80129ca:	2301      	movs	r3, #1
 80129cc:	9303      	str	r3, [sp, #12]
 80129ce:	e183      	b.n	8012cd8 <_scanf_float+0x394>
 80129d0:	0018      	movs	r0, r3
 80129d2:	3861      	subs	r0, #97	; 0x61
 80129d4:	280d      	cmp	r0, #13
 80129d6:	d8e6      	bhi.n	80129a6 <_scanf_float+0x62>
 80129d8:	f7ed fba8 	bl	800012c <__gnu_thumb1_case_shi>
 80129dc:	ffe50083 	.word	0xffe50083
 80129e0:	ffe5ffe5 	.word	0xffe5ffe5
 80129e4:	00a200b6 	.word	0x00a200b6
 80129e8:	ffe5ffe5 	.word	0xffe5ffe5
 80129ec:	ffe50089 	.word	0xffe50089
 80129f0:	ffe5ffe5 	.word	0xffe5ffe5
 80129f4:	0065ffe5 	.word	0x0065ffe5
 80129f8:	3841      	subs	r0, #65	; 0x41
 80129fa:	e7eb      	b.n	80129d4 <_scanf_float+0x90>
 80129fc:	280e      	cmp	r0, #14
 80129fe:	d8d2      	bhi.n	80129a6 <_scanf_float+0x62>
 8012a00:	f7ed fb94 	bl	800012c <__gnu_thumb1_case_shi>
 8012a04:	ffd1004b 	.word	0xffd1004b
 8012a08:	0098004b 	.word	0x0098004b
 8012a0c:	0020ffd1 	.word	0x0020ffd1
 8012a10:	00400040 	.word	0x00400040
 8012a14:	00400040 	.word	0x00400040
 8012a18:	00400040 	.word	0x00400040
 8012a1c:	00400040 	.word	0x00400040
 8012a20:	0040      	.short	0x0040
 8012a22:	2b6e      	cmp	r3, #110	; 0x6e
 8012a24:	d809      	bhi.n	8012a3a <_scanf_float+0xf6>
 8012a26:	2b60      	cmp	r3, #96	; 0x60
 8012a28:	d8d2      	bhi.n	80129d0 <_scanf_float+0x8c>
 8012a2a:	2b54      	cmp	r3, #84	; 0x54
 8012a2c:	d07d      	beq.n	8012b2a <_scanf_float+0x1e6>
 8012a2e:	2b59      	cmp	r3, #89	; 0x59
 8012a30:	d1b9      	bne.n	80129a6 <_scanf_float+0x62>
 8012a32:	2c07      	cmp	r4, #7
 8012a34:	d1b7      	bne.n	80129a6 <_scanf_float+0x62>
 8012a36:	2408      	movs	r4, #8
 8012a38:	e02c      	b.n	8012a94 <_scanf_float+0x150>
 8012a3a:	2b74      	cmp	r3, #116	; 0x74
 8012a3c:	d075      	beq.n	8012b2a <_scanf_float+0x1e6>
 8012a3e:	2b79      	cmp	r3, #121	; 0x79
 8012a40:	d0f7      	beq.n	8012a32 <_scanf_float+0xee>
 8012a42:	e7b0      	b.n	80129a6 <_scanf_float+0x62>
 8012a44:	6839      	ldr	r1, [r7, #0]
 8012a46:	05c8      	lsls	r0, r1, #23
 8012a48:	d51c      	bpl.n	8012a84 <_scanf_float+0x140>
 8012a4a:	2380      	movs	r3, #128	; 0x80
 8012a4c:	4399      	bics	r1, r3
 8012a4e:	9b01      	ldr	r3, [sp, #4]
 8012a50:	6039      	str	r1, [r7, #0]
 8012a52:	3301      	adds	r3, #1
 8012a54:	9301      	str	r3, [sp, #4]
 8012a56:	9b06      	ldr	r3, [sp, #24]
 8012a58:	2b00      	cmp	r3, #0
 8012a5a:	d003      	beq.n	8012a64 <_scanf_float+0x120>
 8012a5c:	3b01      	subs	r3, #1
 8012a5e:	3201      	adds	r2, #1
 8012a60:	9306      	str	r3, [sp, #24]
 8012a62:	60ba      	str	r2, [r7, #8]
 8012a64:	68bb      	ldr	r3, [r7, #8]
 8012a66:	3b01      	subs	r3, #1
 8012a68:	60bb      	str	r3, [r7, #8]
 8012a6a:	693b      	ldr	r3, [r7, #16]
 8012a6c:	3301      	adds	r3, #1
 8012a6e:	613b      	str	r3, [r7, #16]
 8012a70:	6873      	ldr	r3, [r6, #4]
 8012a72:	3b01      	subs	r3, #1
 8012a74:	6073      	str	r3, [r6, #4]
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	dc00      	bgt.n	8012a7c <_scanf_float+0x138>
 8012a7a:	e086      	b.n	8012b8a <_scanf_float+0x246>
 8012a7c:	6833      	ldr	r3, [r6, #0]
 8012a7e:	3301      	adds	r3, #1
 8012a80:	6033      	str	r3, [r6, #0]
 8012a82:	e782      	b.n	801298a <_scanf_float+0x46>
 8012a84:	9a03      	ldr	r2, [sp, #12]
 8012a86:	1912      	adds	r2, r2, r4
 8012a88:	2a00      	cmp	r2, #0
 8012a8a:	d18c      	bne.n	80129a6 <_scanf_float+0x62>
 8012a8c:	683a      	ldr	r2, [r7, #0]
 8012a8e:	496c      	ldr	r1, [pc, #432]	; (8012c40 <_scanf_float+0x2fc>)
 8012a90:	400a      	ands	r2, r1
 8012a92:	603a      	str	r2, [r7, #0]
 8012a94:	702b      	strb	r3, [r5, #0]
 8012a96:	3501      	adds	r5, #1
 8012a98:	e7e4      	b.n	8012a64 <_scanf_float+0x120>
 8012a9a:	2180      	movs	r1, #128	; 0x80
 8012a9c:	683a      	ldr	r2, [r7, #0]
 8012a9e:	420a      	tst	r2, r1
 8012aa0:	d081      	beq.n	80129a6 <_scanf_float+0x62>
 8012aa2:	438a      	bics	r2, r1
 8012aa4:	e7f5      	b.n	8012a92 <_scanf_float+0x14e>
 8012aa6:	9a03      	ldr	r2, [sp, #12]
 8012aa8:	2a00      	cmp	r2, #0
 8012aaa:	d10f      	bne.n	8012acc <_scanf_float+0x188>
 8012aac:	9a01      	ldr	r2, [sp, #4]
 8012aae:	2a00      	cmp	r2, #0
 8012ab0:	d10f      	bne.n	8012ad2 <_scanf_float+0x18e>
 8012ab2:	683a      	ldr	r2, [r7, #0]
 8012ab4:	21e0      	movs	r1, #224	; 0xe0
 8012ab6:	0010      	movs	r0, r2
 8012ab8:	00c9      	lsls	r1, r1, #3
 8012aba:	4008      	ands	r0, r1
 8012abc:	4288      	cmp	r0, r1
 8012abe:	d108      	bne.n	8012ad2 <_scanf_float+0x18e>
 8012ac0:	4960      	ldr	r1, [pc, #384]	; (8012c44 <_scanf_float+0x300>)
 8012ac2:	400a      	ands	r2, r1
 8012ac4:	603a      	str	r2, [r7, #0]
 8012ac6:	2201      	movs	r2, #1
 8012ac8:	9203      	str	r2, [sp, #12]
 8012aca:	e7e3      	b.n	8012a94 <_scanf_float+0x150>
 8012acc:	9a03      	ldr	r2, [sp, #12]
 8012ace:	2a02      	cmp	r2, #2
 8012ad0:	d059      	beq.n	8012b86 <_scanf_float+0x242>
 8012ad2:	2c01      	cmp	r4, #1
 8012ad4:	d002      	beq.n	8012adc <_scanf_float+0x198>
 8012ad6:	2c04      	cmp	r4, #4
 8012ad8:	d000      	beq.n	8012adc <_scanf_float+0x198>
 8012ada:	e764      	b.n	80129a6 <_scanf_float+0x62>
 8012adc:	3401      	adds	r4, #1
 8012ade:	b2e4      	uxtb	r4, r4
 8012ae0:	e7d8      	b.n	8012a94 <_scanf_float+0x150>
 8012ae2:	9a03      	ldr	r2, [sp, #12]
 8012ae4:	2a01      	cmp	r2, #1
 8012ae6:	d000      	beq.n	8012aea <_scanf_float+0x1a6>
 8012ae8:	e75d      	b.n	80129a6 <_scanf_float+0x62>
 8012aea:	2202      	movs	r2, #2
 8012aec:	e7ec      	b.n	8012ac8 <_scanf_float+0x184>
 8012aee:	2c00      	cmp	r4, #0
 8012af0:	d110      	bne.n	8012b14 <_scanf_float+0x1d0>
 8012af2:	9a01      	ldr	r2, [sp, #4]
 8012af4:	2a00      	cmp	r2, #0
 8012af6:	d000      	beq.n	8012afa <_scanf_float+0x1b6>
 8012af8:	e758      	b.n	80129ac <_scanf_float+0x68>
 8012afa:	683a      	ldr	r2, [r7, #0]
 8012afc:	21e0      	movs	r1, #224	; 0xe0
 8012afe:	0010      	movs	r0, r2
 8012b00:	00c9      	lsls	r1, r1, #3
 8012b02:	4008      	ands	r0, r1
 8012b04:	4288      	cmp	r0, r1
 8012b06:	d000      	beq.n	8012b0a <_scanf_float+0x1c6>
 8012b08:	e754      	b.n	80129b4 <_scanf_float+0x70>
 8012b0a:	494e      	ldr	r1, [pc, #312]	; (8012c44 <_scanf_float+0x300>)
 8012b0c:	3401      	adds	r4, #1
 8012b0e:	400a      	ands	r2, r1
 8012b10:	603a      	str	r2, [r7, #0]
 8012b12:	e7bf      	b.n	8012a94 <_scanf_float+0x150>
 8012b14:	21fd      	movs	r1, #253	; 0xfd
 8012b16:	1ee2      	subs	r2, r4, #3
 8012b18:	420a      	tst	r2, r1
 8012b1a:	d000      	beq.n	8012b1e <_scanf_float+0x1da>
 8012b1c:	e743      	b.n	80129a6 <_scanf_float+0x62>
 8012b1e:	e7dd      	b.n	8012adc <_scanf_float+0x198>
 8012b20:	2c02      	cmp	r4, #2
 8012b22:	d000      	beq.n	8012b26 <_scanf_float+0x1e2>
 8012b24:	e73f      	b.n	80129a6 <_scanf_float+0x62>
 8012b26:	2403      	movs	r4, #3
 8012b28:	e7b4      	b.n	8012a94 <_scanf_float+0x150>
 8012b2a:	2c06      	cmp	r4, #6
 8012b2c:	d000      	beq.n	8012b30 <_scanf_float+0x1ec>
 8012b2e:	e73a      	b.n	80129a6 <_scanf_float+0x62>
 8012b30:	2407      	movs	r4, #7
 8012b32:	e7af      	b.n	8012a94 <_scanf_float+0x150>
 8012b34:	683a      	ldr	r2, [r7, #0]
 8012b36:	0591      	lsls	r1, r2, #22
 8012b38:	d400      	bmi.n	8012b3c <_scanf_float+0x1f8>
 8012b3a:	e734      	b.n	80129a6 <_scanf_float+0x62>
 8012b3c:	4942      	ldr	r1, [pc, #264]	; (8012c48 <_scanf_float+0x304>)
 8012b3e:	400a      	ands	r2, r1
 8012b40:	603a      	str	r2, [r7, #0]
 8012b42:	9a01      	ldr	r2, [sp, #4]
 8012b44:	9205      	str	r2, [sp, #20]
 8012b46:	e7a5      	b.n	8012a94 <_scanf_float+0x150>
 8012b48:	21a0      	movs	r1, #160	; 0xa0
 8012b4a:	2080      	movs	r0, #128	; 0x80
 8012b4c:	683a      	ldr	r2, [r7, #0]
 8012b4e:	00c9      	lsls	r1, r1, #3
 8012b50:	4011      	ands	r1, r2
 8012b52:	00c0      	lsls	r0, r0, #3
 8012b54:	4281      	cmp	r1, r0
 8012b56:	d006      	beq.n	8012b66 <_scanf_float+0x222>
 8012b58:	4202      	tst	r2, r0
 8012b5a:	d100      	bne.n	8012b5e <_scanf_float+0x21a>
 8012b5c:	e723      	b.n	80129a6 <_scanf_float+0x62>
 8012b5e:	9901      	ldr	r1, [sp, #4]
 8012b60:	2900      	cmp	r1, #0
 8012b62:	d100      	bne.n	8012b66 <_scanf_float+0x222>
 8012b64:	e726      	b.n	80129b4 <_scanf_float+0x70>
 8012b66:	0591      	lsls	r1, r2, #22
 8012b68:	d404      	bmi.n	8012b74 <_scanf_float+0x230>
 8012b6a:	9901      	ldr	r1, [sp, #4]
 8012b6c:	9805      	ldr	r0, [sp, #20]
 8012b6e:	9509      	str	r5, [sp, #36]	; 0x24
 8012b70:	1a09      	subs	r1, r1, r0
 8012b72:	9108      	str	r1, [sp, #32]
 8012b74:	4933      	ldr	r1, [pc, #204]	; (8012c44 <_scanf_float+0x300>)
 8012b76:	400a      	ands	r2, r1
 8012b78:	21c0      	movs	r1, #192	; 0xc0
 8012b7a:	0049      	lsls	r1, r1, #1
 8012b7c:	430a      	orrs	r2, r1
 8012b7e:	603a      	str	r2, [r7, #0]
 8012b80:	2200      	movs	r2, #0
 8012b82:	9201      	str	r2, [sp, #4]
 8012b84:	e786      	b.n	8012a94 <_scanf_float+0x150>
 8012b86:	2203      	movs	r2, #3
 8012b88:	e79e      	b.n	8012ac8 <_scanf_float+0x184>
 8012b8a:	23c0      	movs	r3, #192	; 0xc0
 8012b8c:	005b      	lsls	r3, r3, #1
 8012b8e:	0031      	movs	r1, r6
 8012b90:	58fb      	ldr	r3, [r7, r3]
 8012b92:	9802      	ldr	r0, [sp, #8]
 8012b94:	4798      	blx	r3
 8012b96:	2800      	cmp	r0, #0
 8012b98:	d100      	bne.n	8012b9c <_scanf_float+0x258>
 8012b9a:	e6f6      	b.n	801298a <_scanf_float+0x46>
 8012b9c:	e703      	b.n	80129a6 <_scanf_float+0x62>
 8012b9e:	3d01      	subs	r5, #1
 8012ba0:	593b      	ldr	r3, [r7, r4]
 8012ba2:	0032      	movs	r2, r6
 8012ba4:	7829      	ldrb	r1, [r5, #0]
 8012ba6:	9802      	ldr	r0, [sp, #8]
 8012ba8:	4798      	blx	r3
 8012baa:	693b      	ldr	r3, [r7, #16]
 8012bac:	3b01      	subs	r3, #1
 8012bae:	613b      	str	r3, [r7, #16]
 8012bb0:	e707      	b.n	80129c2 <_scanf_float+0x7e>
 8012bb2:	1e63      	subs	r3, r4, #1
 8012bb4:	2b06      	cmp	r3, #6
 8012bb6:	d80e      	bhi.n	8012bd6 <_scanf_float+0x292>
 8012bb8:	9503      	str	r5, [sp, #12]
 8012bba:	2c02      	cmp	r4, #2
 8012bbc:	d920      	bls.n	8012c00 <_scanf_float+0x2bc>
 8012bbe:	1b63      	subs	r3, r4, r5
 8012bc0:	b2db      	uxtb	r3, r3
 8012bc2:	9306      	str	r3, [sp, #24]
 8012bc4:	9b03      	ldr	r3, [sp, #12]
 8012bc6:	9a06      	ldr	r2, [sp, #24]
 8012bc8:	189b      	adds	r3, r3, r2
 8012bca:	b2db      	uxtb	r3, r3
 8012bcc:	2b03      	cmp	r3, #3
 8012bce:	d827      	bhi.n	8012c20 <_scanf_float+0x2dc>
 8012bd0:	3c03      	subs	r4, #3
 8012bd2:	b2e4      	uxtb	r4, r4
 8012bd4:	1b2d      	subs	r5, r5, r4
 8012bd6:	683b      	ldr	r3, [r7, #0]
 8012bd8:	05da      	lsls	r2, r3, #23
 8012bda:	d552      	bpl.n	8012c82 <_scanf_float+0x33e>
 8012bdc:	055b      	lsls	r3, r3, #21
 8012bde:	d535      	bpl.n	8012c4c <_scanf_float+0x308>
 8012be0:	24be      	movs	r4, #190	; 0xbe
 8012be2:	0064      	lsls	r4, r4, #1
 8012be4:	9b04      	ldr	r3, [sp, #16]
 8012be6:	429d      	cmp	r5, r3
 8012be8:	d800      	bhi.n	8012bec <_scanf_float+0x2a8>
 8012bea:	e6ee      	b.n	80129ca <_scanf_float+0x86>
 8012bec:	3d01      	subs	r5, #1
 8012bee:	593b      	ldr	r3, [r7, r4]
 8012bf0:	0032      	movs	r2, r6
 8012bf2:	7829      	ldrb	r1, [r5, #0]
 8012bf4:	9802      	ldr	r0, [sp, #8]
 8012bf6:	4798      	blx	r3
 8012bf8:	693b      	ldr	r3, [r7, #16]
 8012bfa:	3b01      	subs	r3, #1
 8012bfc:	613b      	str	r3, [r7, #16]
 8012bfe:	e7f1      	b.n	8012be4 <_scanf_float+0x2a0>
 8012c00:	24be      	movs	r4, #190	; 0xbe
 8012c02:	0064      	lsls	r4, r4, #1
 8012c04:	9b04      	ldr	r3, [sp, #16]
 8012c06:	429d      	cmp	r5, r3
 8012c08:	d800      	bhi.n	8012c0c <_scanf_float+0x2c8>
 8012c0a:	e6de      	b.n	80129ca <_scanf_float+0x86>
 8012c0c:	3d01      	subs	r5, #1
 8012c0e:	593b      	ldr	r3, [r7, r4]
 8012c10:	0032      	movs	r2, r6
 8012c12:	7829      	ldrb	r1, [r5, #0]
 8012c14:	9802      	ldr	r0, [sp, #8]
 8012c16:	4798      	blx	r3
 8012c18:	693b      	ldr	r3, [r7, #16]
 8012c1a:	3b01      	subs	r3, #1
 8012c1c:	613b      	str	r3, [r7, #16]
 8012c1e:	e7f1      	b.n	8012c04 <_scanf_float+0x2c0>
 8012c20:	9b03      	ldr	r3, [sp, #12]
 8012c22:	0032      	movs	r2, r6
 8012c24:	3b01      	subs	r3, #1
 8012c26:	7819      	ldrb	r1, [r3, #0]
 8012c28:	9303      	str	r3, [sp, #12]
 8012c2a:	23be      	movs	r3, #190	; 0xbe
 8012c2c:	005b      	lsls	r3, r3, #1
 8012c2e:	58fb      	ldr	r3, [r7, r3]
 8012c30:	9802      	ldr	r0, [sp, #8]
 8012c32:	4798      	blx	r3
 8012c34:	693b      	ldr	r3, [r7, #16]
 8012c36:	3b01      	subs	r3, #1
 8012c38:	613b      	str	r3, [r7, #16]
 8012c3a:	e7c3      	b.n	8012bc4 <_scanf_float+0x280>
 8012c3c:	fffffeff 	.word	0xfffffeff
 8012c40:	fffffe7f 	.word	0xfffffe7f
 8012c44:	fffff87f 	.word	0xfffff87f
 8012c48:	fffffd7f 	.word	0xfffffd7f
 8012c4c:	693b      	ldr	r3, [r7, #16]
 8012c4e:	1e6c      	subs	r4, r5, #1
 8012c50:	7821      	ldrb	r1, [r4, #0]
 8012c52:	3b01      	subs	r3, #1
 8012c54:	613b      	str	r3, [r7, #16]
 8012c56:	2965      	cmp	r1, #101	; 0x65
 8012c58:	d00c      	beq.n	8012c74 <_scanf_float+0x330>
 8012c5a:	2945      	cmp	r1, #69	; 0x45
 8012c5c:	d00a      	beq.n	8012c74 <_scanf_float+0x330>
 8012c5e:	23be      	movs	r3, #190	; 0xbe
 8012c60:	005b      	lsls	r3, r3, #1
 8012c62:	58fb      	ldr	r3, [r7, r3]
 8012c64:	0032      	movs	r2, r6
 8012c66:	9802      	ldr	r0, [sp, #8]
 8012c68:	4798      	blx	r3
 8012c6a:	693b      	ldr	r3, [r7, #16]
 8012c6c:	1eac      	subs	r4, r5, #2
 8012c6e:	3b01      	subs	r3, #1
 8012c70:	7821      	ldrb	r1, [r4, #0]
 8012c72:	613b      	str	r3, [r7, #16]
 8012c74:	23be      	movs	r3, #190	; 0xbe
 8012c76:	005b      	lsls	r3, r3, #1
 8012c78:	0032      	movs	r2, r6
 8012c7a:	58fb      	ldr	r3, [r7, r3]
 8012c7c:	9802      	ldr	r0, [sp, #8]
 8012c7e:	4798      	blx	r3
 8012c80:	0025      	movs	r5, r4
 8012c82:	683a      	ldr	r2, [r7, #0]
 8012c84:	2310      	movs	r3, #16
 8012c86:	0011      	movs	r1, r2
 8012c88:	4019      	ands	r1, r3
 8012c8a:	9103      	str	r1, [sp, #12]
 8012c8c:	421a      	tst	r2, r3
 8012c8e:	d15b      	bne.n	8012d48 <_scanf_float+0x404>
 8012c90:	22c0      	movs	r2, #192	; 0xc0
 8012c92:	7029      	strb	r1, [r5, #0]
 8012c94:	683b      	ldr	r3, [r7, #0]
 8012c96:	00d2      	lsls	r2, r2, #3
 8012c98:	4013      	ands	r3, r2
 8012c9a:	2280      	movs	r2, #128	; 0x80
 8012c9c:	00d2      	lsls	r2, r2, #3
 8012c9e:	4293      	cmp	r3, r2
 8012ca0:	d11d      	bne.n	8012cde <_scanf_float+0x39a>
 8012ca2:	9b05      	ldr	r3, [sp, #20]
 8012ca4:	9a01      	ldr	r2, [sp, #4]
 8012ca6:	9901      	ldr	r1, [sp, #4]
 8012ca8:	1a9a      	subs	r2, r3, r2
 8012caa:	428b      	cmp	r3, r1
 8012cac:	d124      	bne.n	8012cf8 <_scanf_float+0x3b4>
 8012cae:	2200      	movs	r2, #0
 8012cb0:	9904      	ldr	r1, [sp, #16]
 8012cb2:	9802      	ldr	r0, [sp, #8]
 8012cb4:	f7ff f91c 	bl	8011ef0 <_strtod_r>
 8012cb8:	9b07      	ldr	r3, [sp, #28]
 8012cba:	683a      	ldr	r2, [r7, #0]
 8012cbc:	0004      	movs	r4, r0
 8012cbe:	000d      	movs	r5, r1
 8012cc0:	681b      	ldr	r3, [r3, #0]
 8012cc2:	0791      	lsls	r1, r2, #30
 8012cc4:	d525      	bpl.n	8012d12 <_scanf_float+0x3ce>
 8012cc6:	9907      	ldr	r1, [sp, #28]
 8012cc8:	1d1a      	adds	r2, r3, #4
 8012cca:	600a      	str	r2, [r1, #0]
 8012ccc:	681b      	ldr	r3, [r3, #0]
 8012cce:	601c      	str	r4, [r3, #0]
 8012cd0:	605d      	str	r5, [r3, #4]
 8012cd2:	68fb      	ldr	r3, [r7, #12]
 8012cd4:	3301      	adds	r3, #1
 8012cd6:	60fb      	str	r3, [r7, #12]
 8012cd8:	9803      	ldr	r0, [sp, #12]
 8012cda:	b00b      	add	sp, #44	; 0x2c
 8012cdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012cde:	9b08      	ldr	r3, [sp, #32]
 8012ce0:	2b00      	cmp	r3, #0
 8012ce2:	d0e4      	beq.n	8012cae <_scanf_float+0x36a>
 8012ce4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ce6:	9a03      	ldr	r2, [sp, #12]
 8012ce8:	1c59      	adds	r1, r3, #1
 8012cea:	9802      	ldr	r0, [sp, #8]
 8012cec:	230a      	movs	r3, #10
 8012cee:	f7ff f99b 	bl	8012028 <_strtol_r>
 8012cf2:	9b08      	ldr	r3, [sp, #32]
 8012cf4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8012cf6:	1ac2      	subs	r2, r0, r3
 8012cf8:	003b      	movs	r3, r7
 8012cfa:	3370      	adds	r3, #112	; 0x70
 8012cfc:	33ff      	adds	r3, #255	; 0xff
 8012cfe:	429d      	cmp	r5, r3
 8012d00:	d302      	bcc.n	8012d08 <_scanf_float+0x3c4>
 8012d02:	003d      	movs	r5, r7
 8012d04:	356f      	adds	r5, #111	; 0x6f
 8012d06:	35ff      	adds	r5, #255	; 0xff
 8012d08:	0028      	movs	r0, r5
 8012d0a:	4910      	ldr	r1, [pc, #64]	; (8012d4c <_scanf_float+0x408>)
 8012d0c:	f000 f91a 	bl	8012f44 <siprintf>
 8012d10:	e7cd      	b.n	8012cae <_scanf_float+0x36a>
 8012d12:	1d19      	adds	r1, r3, #4
 8012d14:	0752      	lsls	r2, r2, #29
 8012d16:	d502      	bpl.n	8012d1e <_scanf_float+0x3da>
 8012d18:	9a07      	ldr	r2, [sp, #28]
 8012d1a:	6011      	str	r1, [r2, #0]
 8012d1c:	e7d6      	b.n	8012ccc <_scanf_float+0x388>
 8012d1e:	9a07      	ldr	r2, [sp, #28]
 8012d20:	0020      	movs	r0, r4
 8012d22:	6011      	str	r1, [r2, #0]
 8012d24:	681e      	ldr	r6, [r3, #0]
 8012d26:	0022      	movs	r2, r4
 8012d28:	002b      	movs	r3, r5
 8012d2a:	0029      	movs	r1, r5
 8012d2c:	f7f0 f916 	bl	8002f5c <__aeabi_dcmpun>
 8012d30:	2800      	cmp	r0, #0
 8012d32:	d004      	beq.n	8012d3e <_scanf_float+0x3fa>
 8012d34:	4806      	ldr	r0, [pc, #24]	; (8012d50 <_scanf_float+0x40c>)
 8012d36:	f000 fb49 	bl	80133cc <nanf>
 8012d3a:	6030      	str	r0, [r6, #0]
 8012d3c:	e7c9      	b.n	8012cd2 <_scanf_float+0x38e>
 8012d3e:	0020      	movs	r0, r4
 8012d40:	0029      	movs	r1, r5
 8012d42:	f7f0 f9fd 	bl	8003140 <__aeabi_d2f>
 8012d46:	e7f8      	b.n	8012d3a <_scanf_float+0x3f6>
 8012d48:	2300      	movs	r3, #0
 8012d4a:	e63f      	b.n	80129cc <_scanf_float+0x88>
 8012d4c:	080186a5 	.word	0x080186a5
 8012d50:	0801875e 	.word	0x0801875e

08012d54 <std>:
 8012d54:	2300      	movs	r3, #0
 8012d56:	b510      	push	{r4, lr}
 8012d58:	0004      	movs	r4, r0
 8012d5a:	6003      	str	r3, [r0, #0]
 8012d5c:	6043      	str	r3, [r0, #4]
 8012d5e:	6083      	str	r3, [r0, #8]
 8012d60:	8181      	strh	r1, [r0, #12]
 8012d62:	6643      	str	r3, [r0, #100]	; 0x64
 8012d64:	81c2      	strh	r2, [r0, #14]
 8012d66:	6103      	str	r3, [r0, #16]
 8012d68:	6143      	str	r3, [r0, #20]
 8012d6a:	6183      	str	r3, [r0, #24]
 8012d6c:	0019      	movs	r1, r3
 8012d6e:	2208      	movs	r2, #8
 8012d70:	305c      	adds	r0, #92	; 0x5c
 8012d72:	f000 f953 	bl	801301c <memset>
 8012d76:	4b0b      	ldr	r3, [pc, #44]	; (8012da4 <std+0x50>)
 8012d78:	6224      	str	r4, [r4, #32]
 8012d7a:	6263      	str	r3, [r4, #36]	; 0x24
 8012d7c:	4b0a      	ldr	r3, [pc, #40]	; (8012da8 <std+0x54>)
 8012d7e:	62a3      	str	r3, [r4, #40]	; 0x28
 8012d80:	4b0a      	ldr	r3, [pc, #40]	; (8012dac <std+0x58>)
 8012d82:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012d84:	4b0a      	ldr	r3, [pc, #40]	; (8012db0 <std+0x5c>)
 8012d86:	6323      	str	r3, [r4, #48]	; 0x30
 8012d88:	4b0a      	ldr	r3, [pc, #40]	; (8012db4 <std+0x60>)
 8012d8a:	429c      	cmp	r4, r3
 8012d8c:	d005      	beq.n	8012d9a <std+0x46>
 8012d8e:	4b0a      	ldr	r3, [pc, #40]	; (8012db8 <std+0x64>)
 8012d90:	429c      	cmp	r4, r3
 8012d92:	d002      	beq.n	8012d9a <std+0x46>
 8012d94:	4b09      	ldr	r3, [pc, #36]	; (8012dbc <std+0x68>)
 8012d96:	429c      	cmp	r4, r3
 8012d98:	d103      	bne.n	8012da2 <std+0x4e>
 8012d9a:	0020      	movs	r0, r4
 8012d9c:	3058      	adds	r0, #88	; 0x58
 8012d9e:	f000 faef 	bl	8013380 <__retarget_lock_init_recursive>
 8012da2:	bd10      	pop	{r4, pc}
 8012da4:	08012f85 	.word	0x08012f85
 8012da8:	08012fad 	.word	0x08012fad
 8012dac:	08012fe5 	.word	0x08012fe5
 8012db0:	08013011 	.word	0x08013011
 8012db4:	20005954 	.word	0x20005954
 8012db8:	200059bc 	.word	0x200059bc
 8012dbc:	20005a24 	.word	0x20005a24

08012dc0 <stdio_exit_handler>:
 8012dc0:	b510      	push	{r4, lr}
 8012dc2:	4a03      	ldr	r2, [pc, #12]	; (8012dd0 <stdio_exit_handler+0x10>)
 8012dc4:	4903      	ldr	r1, [pc, #12]	; (8012dd4 <stdio_exit_handler+0x14>)
 8012dc6:	4804      	ldr	r0, [pc, #16]	; (8012dd8 <stdio_exit_handler+0x18>)
 8012dc8:	f000 f86c 	bl	8012ea4 <_fwalk_sglue>
 8012dcc:	bd10      	pop	{r4, pc}
 8012dce:	46c0      	nop			; (mov r8, r8)
 8012dd0:	200000f0 	.word	0x200000f0
 8012dd4:	08015625 	.word	0x08015625
 8012dd8:	20000268 	.word	0x20000268

08012ddc <cleanup_stdio>:
 8012ddc:	6841      	ldr	r1, [r0, #4]
 8012dde:	4b0b      	ldr	r3, [pc, #44]	; (8012e0c <cleanup_stdio+0x30>)
 8012de0:	b510      	push	{r4, lr}
 8012de2:	0004      	movs	r4, r0
 8012de4:	4299      	cmp	r1, r3
 8012de6:	d001      	beq.n	8012dec <cleanup_stdio+0x10>
 8012de8:	f002 fc1c 	bl	8015624 <_fflush_r>
 8012dec:	68a1      	ldr	r1, [r4, #8]
 8012dee:	4b08      	ldr	r3, [pc, #32]	; (8012e10 <cleanup_stdio+0x34>)
 8012df0:	4299      	cmp	r1, r3
 8012df2:	d002      	beq.n	8012dfa <cleanup_stdio+0x1e>
 8012df4:	0020      	movs	r0, r4
 8012df6:	f002 fc15 	bl	8015624 <_fflush_r>
 8012dfa:	68e1      	ldr	r1, [r4, #12]
 8012dfc:	4b05      	ldr	r3, [pc, #20]	; (8012e14 <cleanup_stdio+0x38>)
 8012dfe:	4299      	cmp	r1, r3
 8012e00:	d002      	beq.n	8012e08 <cleanup_stdio+0x2c>
 8012e02:	0020      	movs	r0, r4
 8012e04:	f002 fc0e 	bl	8015624 <_fflush_r>
 8012e08:	bd10      	pop	{r4, pc}
 8012e0a:	46c0      	nop			; (mov r8, r8)
 8012e0c:	20005954 	.word	0x20005954
 8012e10:	200059bc 	.word	0x200059bc
 8012e14:	20005a24 	.word	0x20005a24

08012e18 <global_stdio_init.part.0>:
 8012e18:	b510      	push	{r4, lr}
 8012e1a:	4b09      	ldr	r3, [pc, #36]	; (8012e40 <global_stdio_init.part.0+0x28>)
 8012e1c:	4a09      	ldr	r2, [pc, #36]	; (8012e44 <global_stdio_init.part.0+0x2c>)
 8012e1e:	2104      	movs	r1, #4
 8012e20:	601a      	str	r2, [r3, #0]
 8012e22:	4809      	ldr	r0, [pc, #36]	; (8012e48 <global_stdio_init.part.0+0x30>)
 8012e24:	2200      	movs	r2, #0
 8012e26:	f7ff ff95 	bl	8012d54 <std>
 8012e2a:	2201      	movs	r2, #1
 8012e2c:	2109      	movs	r1, #9
 8012e2e:	4807      	ldr	r0, [pc, #28]	; (8012e4c <global_stdio_init.part.0+0x34>)
 8012e30:	f7ff ff90 	bl	8012d54 <std>
 8012e34:	2202      	movs	r2, #2
 8012e36:	2112      	movs	r1, #18
 8012e38:	4805      	ldr	r0, [pc, #20]	; (8012e50 <global_stdio_init.part.0+0x38>)
 8012e3a:	f7ff ff8b 	bl	8012d54 <std>
 8012e3e:	bd10      	pop	{r4, pc}
 8012e40:	20005a8c 	.word	0x20005a8c
 8012e44:	08012dc1 	.word	0x08012dc1
 8012e48:	20005954 	.word	0x20005954
 8012e4c:	200059bc 	.word	0x200059bc
 8012e50:	20005a24 	.word	0x20005a24

08012e54 <__sfp_lock_acquire>:
 8012e54:	b510      	push	{r4, lr}
 8012e56:	4802      	ldr	r0, [pc, #8]	; (8012e60 <__sfp_lock_acquire+0xc>)
 8012e58:	f000 fa93 	bl	8013382 <__retarget_lock_acquire_recursive>
 8012e5c:	bd10      	pop	{r4, pc}
 8012e5e:	46c0      	nop			; (mov r8, r8)
 8012e60:	20005a95 	.word	0x20005a95

08012e64 <__sfp_lock_release>:
 8012e64:	b510      	push	{r4, lr}
 8012e66:	4802      	ldr	r0, [pc, #8]	; (8012e70 <__sfp_lock_release+0xc>)
 8012e68:	f000 fa8c 	bl	8013384 <__retarget_lock_release_recursive>
 8012e6c:	bd10      	pop	{r4, pc}
 8012e6e:	46c0      	nop			; (mov r8, r8)
 8012e70:	20005a95 	.word	0x20005a95

08012e74 <__sinit>:
 8012e74:	b510      	push	{r4, lr}
 8012e76:	0004      	movs	r4, r0
 8012e78:	f7ff ffec 	bl	8012e54 <__sfp_lock_acquire>
 8012e7c:	6a23      	ldr	r3, [r4, #32]
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	d002      	beq.n	8012e88 <__sinit+0x14>
 8012e82:	f7ff ffef 	bl	8012e64 <__sfp_lock_release>
 8012e86:	bd10      	pop	{r4, pc}
 8012e88:	4b04      	ldr	r3, [pc, #16]	; (8012e9c <__sinit+0x28>)
 8012e8a:	6223      	str	r3, [r4, #32]
 8012e8c:	4b04      	ldr	r3, [pc, #16]	; (8012ea0 <__sinit+0x2c>)
 8012e8e:	681b      	ldr	r3, [r3, #0]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d1f6      	bne.n	8012e82 <__sinit+0xe>
 8012e94:	f7ff ffc0 	bl	8012e18 <global_stdio_init.part.0>
 8012e98:	e7f3      	b.n	8012e82 <__sinit+0xe>
 8012e9a:	46c0      	nop			; (mov r8, r8)
 8012e9c:	08012ddd 	.word	0x08012ddd
 8012ea0:	20005a8c 	.word	0x20005a8c

08012ea4 <_fwalk_sglue>:
 8012ea4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012ea6:	0014      	movs	r4, r2
 8012ea8:	2600      	movs	r6, #0
 8012eaa:	9000      	str	r0, [sp, #0]
 8012eac:	9101      	str	r1, [sp, #4]
 8012eae:	68a5      	ldr	r5, [r4, #8]
 8012eb0:	6867      	ldr	r7, [r4, #4]
 8012eb2:	3f01      	subs	r7, #1
 8012eb4:	d504      	bpl.n	8012ec0 <_fwalk_sglue+0x1c>
 8012eb6:	6824      	ldr	r4, [r4, #0]
 8012eb8:	2c00      	cmp	r4, #0
 8012eba:	d1f8      	bne.n	8012eae <_fwalk_sglue+0xa>
 8012ebc:	0030      	movs	r0, r6
 8012ebe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8012ec0:	89ab      	ldrh	r3, [r5, #12]
 8012ec2:	2b01      	cmp	r3, #1
 8012ec4:	d908      	bls.n	8012ed8 <_fwalk_sglue+0x34>
 8012ec6:	220e      	movs	r2, #14
 8012ec8:	5eab      	ldrsh	r3, [r5, r2]
 8012eca:	3301      	adds	r3, #1
 8012ecc:	d004      	beq.n	8012ed8 <_fwalk_sglue+0x34>
 8012ece:	0029      	movs	r1, r5
 8012ed0:	9800      	ldr	r0, [sp, #0]
 8012ed2:	9b01      	ldr	r3, [sp, #4]
 8012ed4:	4798      	blx	r3
 8012ed6:	4306      	orrs	r6, r0
 8012ed8:	3568      	adds	r5, #104	; 0x68
 8012eda:	e7ea      	b.n	8012eb2 <_fwalk_sglue+0xe>

08012edc <sniprintf>:
 8012edc:	b40c      	push	{r2, r3}
 8012ede:	b530      	push	{r4, r5, lr}
 8012ee0:	4b17      	ldr	r3, [pc, #92]	; (8012f40 <sniprintf+0x64>)
 8012ee2:	000c      	movs	r4, r1
 8012ee4:	681d      	ldr	r5, [r3, #0]
 8012ee6:	b09d      	sub	sp, #116	; 0x74
 8012ee8:	2900      	cmp	r1, #0
 8012eea:	da08      	bge.n	8012efe <sniprintf+0x22>
 8012eec:	238b      	movs	r3, #139	; 0x8b
 8012eee:	2001      	movs	r0, #1
 8012ef0:	602b      	str	r3, [r5, #0]
 8012ef2:	4240      	negs	r0, r0
 8012ef4:	b01d      	add	sp, #116	; 0x74
 8012ef6:	bc30      	pop	{r4, r5}
 8012ef8:	bc08      	pop	{r3}
 8012efa:	b002      	add	sp, #8
 8012efc:	4718      	bx	r3
 8012efe:	2382      	movs	r3, #130	; 0x82
 8012f00:	466a      	mov	r2, sp
 8012f02:	009b      	lsls	r3, r3, #2
 8012f04:	8293      	strh	r3, [r2, #20]
 8012f06:	2300      	movs	r3, #0
 8012f08:	9002      	str	r0, [sp, #8]
 8012f0a:	9006      	str	r0, [sp, #24]
 8012f0c:	4299      	cmp	r1, r3
 8012f0e:	d000      	beq.n	8012f12 <sniprintf+0x36>
 8012f10:	1e4b      	subs	r3, r1, #1
 8012f12:	9304      	str	r3, [sp, #16]
 8012f14:	9307      	str	r3, [sp, #28]
 8012f16:	2301      	movs	r3, #1
 8012f18:	466a      	mov	r2, sp
 8012f1a:	425b      	negs	r3, r3
 8012f1c:	82d3      	strh	r3, [r2, #22]
 8012f1e:	0028      	movs	r0, r5
 8012f20:	ab21      	add	r3, sp, #132	; 0x84
 8012f22:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8012f24:	a902      	add	r1, sp, #8
 8012f26:	9301      	str	r3, [sp, #4]
 8012f28:	f002 f9f2 	bl	8015310 <_svfiprintf_r>
 8012f2c:	1c43      	adds	r3, r0, #1
 8012f2e:	da01      	bge.n	8012f34 <sniprintf+0x58>
 8012f30:	238b      	movs	r3, #139	; 0x8b
 8012f32:	602b      	str	r3, [r5, #0]
 8012f34:	2c00      	cmp	r4, #0
 8012f36:	d0dd      	beq.n	8012ef4 <sniprintf+0x18>
 8012f38:	2200      	movs	r2, #0
 8012f3a:	9b02      	ldr	r3, [sp, #8]
 8012f3c:	701a      	strb	r2, [r3, #0]
 8012f3e:	e7d9      	b.n	8012ef4 <sniprintf+0x18>
 8012f40:	200002b4 	.word	0x200002b4

08012f44 <siprintf>:
 8012f44:	b40e      	push	{r1, r2, r3}
 8012f46:	b500      	push	{lr}
 8012f48:	490b      	ldr	r1, [pc, #44]	; (8012f78 <siprintf+0x34>)
 8012f4a:	b09c      	sub	sp, #112	; 0x70
 8012f4c:	ab1d      	add	r3, sp, #116	; 0x74
 8012f4e:	9002      	str	r0, [sp, #8]
 8012f50:	9006      	str	r0, [sp, #24]
 8012f52:	9107      	str	r1, [sp, #28]
 8012f54:	9104      	str	r1, [sp, #16]
 8012f56:	4809      	ldr	r0, [pc, #36]	; (8012f7c <siprintf+0x38>)
 8012f58:	4909      	ldr	r1, [pc, #36]	; (8012f80 <siprintf+0x3c>)
 8012f5a:	cb04      	ldmia	r3!, {r2}
 8012f5c:	9105      	str	r1, [sp, #20]
 8012f5e:	6800      	ldr	r0, [r0, #0]
 8012f60:	a902      	add	r1, sp, #8
 8012f62:	9301      	str	r3, [sp, #4]
 8012f64:	f002 f9d4 	bl	8015310 <_svfiprintf_r>
 8012f68:	2200      	movs	r2, #0
 8012f6a:	9b02      	ldr	r3, [sp, #8]
 8012f6c:	701a      	strb	r2, [r3, #0]
 8012f6e:	b01c      	add	sp, #112	; 0x70
 8012f70:	bc08      	pop	{r3}
 8012f72:	b003      	add	sp, #12
 8012f74:	4718      	bx	r3
 8012f76:	46c0      	nop			; (mov r8, r8)
 8012f78:	7fffffff 	.word	0x7fffffff
 8012f7c:	200002b4 	.word	0x200002b4
 8012f80:	ffff0208 	.word	0xffff0208

08012f84 <__sread>:
 8012f84:	b570      	push	{r4, r5, r6, lr}
 8012f86:	000c      	movs	r4, r1
 8012f88:	250e      	movs	r5, #14
 8012f8a:	5f49      	ldrsh	r1, [r1, r5]
 8012f8c:	f000 f994 	bl	80132b8 <_read_r>
 8012f90:	2800      	cmp	r0, #0
 8012f92:	db03      	blt.n	8012f9c <__sread+0x18>
 8012f94:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8012f96:	181b      	adds	r3, r3, r0
 8012f98:	6563      	str	r3, [r4, #84]	; 0x54
 8012f9a:	bd70      	pop	{r4, r5, r6, pc}
 8012f9c:	89a3      	ldrh	r3, [r4, #12]
 8012f9e:	4a02      	ldr	r2, [pc, #8]	; (8012fa8 <__sread+0x24>)
 8012fa0:	4013      	ands	r3, r2
 8012fa2:	81a3      	strh	r3, [r4, #12]
 8012fa4:	e7f9      	b.n	8012f9a <__sread+0x16>
 8012fa6:	46c0      	nop			; (mov r8, r8)
 8012fa8:	ffffefff 	.word	0xffffefff

08012fac <__swrite>:
 8012fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fae:	001f      	movs	r7, r3
 8012fb0:	898b      	ldrh	r3, [r1, #12]
 8012fb2:	0005      	movs	r5, r0
 8012fb4:	000c      	movs	r4, r1
 8012fb6:	0016      	movs	r6, r2
 8012fb8:	05db      	lsls	r3, r3, #23
 8012fba:	d505      	bpl.n	8012fc8 <__swrite+0x1c>
 8012fbc:	230e      	movs	r3, #14
 8012fbe:	5ec9      	ldrsh	r1, [r1, r3]
 8012fc0:	2200      	movs	r2, #0
 8012fc2:	2302      	movs	r3, #2
 8012fc4:	f000 f964 	bl	8013290 <_lseek_r>
 8012fc8:	89a3      	ldrh	r3, [r4, #12]
 8012fca:	4a05      	ldr	r2, [pc, #20]	; (8012fe0 <__swrite+0x34>)
 8012fcc:	0028      	movs	r0, r5
 8012fce:	4013      	ands	r3, r2
 8012fd0:	81a3      	strh	r3, [r4, #12]
 8012fd2:	0032      	movs	r2, r6
 8012fd4:	230e      	movs	r3, #14
 8012fd6:	5ee1      	ldrsh	r1, [r4, r3]
 8012fd8:	003b      	movs	r3, r7
 8012fda:	f000 f993 	bl	8013304 <_write_r>
 8012fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012fe0:	ffffefff 	.word	0xffffefff

08012fe4 <__sseek>:
 8012fe4:	b570      	push	{r4, r5, r6, lr}
 8012fe6:	000c      	movs	r4, r1
 8012fe8:	250e      	movs	r5, #14
 8012fea:	5f49      	ldrsh	r1, [r1, r5]
 8012fec:	f000 f950 	bl	8013290 <_lseek_r>
 8012ff0:	89a3      	ldrh	r3, [r4, #12]
 8012ff2:	1c42      	adds	r2, r0, #1
 8012ff4:	d103      	bne.n	8012ffe <__sseek+0x1a>
 8012ff6:	4a05      	ldr	r2, [pc, #20]	; (801300c <__sseek+0x28>)
 8012ff8:	4013      	ands	r3, r2
 8012ffa:	81a3      	strh	r3, [r4, #12]
 8012ffc:	bd70      	pop	{r4, r5, r6, pc}
 8012ffe:	2280      	movs	r2, #128	; 0x80
 8013000:	0152      	lsls	r2, r2, #5
 8013002:	4313      	orrs	r3, r2
 8013004:	81a3      	strh	r3, [r4, #12]
 8013006:	6560      	str	r0, [r4, #84]	; 0x54
 8013008:	e7f8      	b.n	8012ffc <__sseek+0x18>
 801300a:	46c0      	nop			; (mov r8, r8)
 801300c:	ffffefff 	.word	0xffffefff

08013010 <__sclose>:
 8013010:	b510      	push	{r4, lr}
 8013012:	230e      	movs	r3, #14
 8013014:	5ec9      	ldrsh	r1, [r1, r3]
 8013016:	f000 f8cb 	bl	80131b0 <_close_r>
 801301a:	bd10      	pop	{r4, pc}

0801301c <memset>:
 801301c:	0003      	movs	r3, r0
 801301e:	1882      	adds	r2, r0, r2
 8013020:	4293      	cmp	r3, r2
 8013022:	d100      	bne.n	8013026 <memset+0xa>
 8013024:	4770      	bx	lr
 8013026:	7019      	strb	r1, [r3, #0]
 8013028:	3301      	adds	r3, #1
 801302a:	e7f9      	b.n	8013020 <memset+0x4>

0801302c <strcat>:
 801302c:	0002      	movs	r2, r0
 801302e:	b510      	push	{r4, lr}
 8013030:	7813      	ldrb	r3, [r2, #0]
 8013032:	0014      	movs	r4, r2
 8013034:	3201      	adds	r2, #1
 8013036:	2b00      	cmp	r3, #0
 8013038:	d1fa      	bne.n	8013030 <strcat+0x4>
 801303a:	5cca      	ldrb	r2, [r1, r3]
 801303c:	54e2      	strb	r2, [r4, r3]
 801303e:	3301      	adds	r3, #1
 8013040:	2a00      	cmp	r2, #0
 8013042:	d1fa      	bne.n	801303a <strcat+0xe>
 8013044:	bd10      	pop	{r4, pc}

08013046 <strchr>:
 8013046:	b2c9      	uxtb	r1, r1
 8013048:	7803      	ldrb	r3, [r0, #0]
 801304a:	2b00      	cmp	r3, #0
 801304c:	d004      	beq.n	8013058 <strchr+0x12>
 801304e:	428b      	cmp	r3, r1
 8013050:	d100      	bne.n	8013054 <strchr+0xe>
 8013052:	4770      	bx	lr
 8013054:	3001      	adds	r0, #1
 8013056:	e7f7      	b.n	8013048 <strchr+0x2>
 8013058:	424b      	negs	r3, r1
 801305a:	4159      	adcs	r1, r3
 801305c:	4249      	negs	r1, r1
 801305e:	4008      	ands	r0, r1
 8013060:	e7f7      	b.n	8013052 <strchr+0xc>

08013062 <strncmp>:
 8013062:	b530      	push	{r4, r5, lr}
 8013064:	0005      	movs	r5, r0
 8013066:	1e10      	subs	r0, r2, #0
 8013068:	d00b      	beq.n	8013082 <strncmp+0x20>
 801306a:	2400      	movs	r4, #0
 801306c:	3a01      	subs	r2, #1
 801306e:	5d2b      	ldrb	r3, [r5, r4]
 8013070:	5d08      	ldrb	r0, [r1, r4]
 8013072:	4283      	cmp	r3, r0
 8013074:	d104      	bne.n	8013080 <strncmp+0x1e>
 8013076:	42a2      	cmp	r2, r4
 8013078:	d002      	beq.n	8013080 <strncmp+0x1e>
 801307a:	3401      	adds	r4, #1
 801307c:	2b00      	cmp	r3, #0
 801307e:	d1f6      	bne.n	801306e <strncmp+0xc>
 8013080:	1a18      	subs	r0, r3, r0
 8013082:	bd30      	pop	{r4, r5, pc}

08013084 <strncpy>:
 8013084:	0003      	movs	r3, r0
 8013086:	b530      	push	{r4, r5, lr}
 8013088:	001d      	movs	r5, r3
 801308a:	2a00      	cmp	r2, #0
 801308c:	d006      	beq.n	801309c <strncpy+0x18>
 801308e:	780c      	ldrb	r4, [r1, #0]
 8013090:	3a01      	subs	r2, #1
 8013092:	3301      	adds	r3, #1
 8013094:	702c      	strb	r4, [r5, #0]
 8013096:	3101      	adds	r1, #1
 8013098:	2c00      	cmp	r4, #0
 801309a:	d1f5      	bne.n	8013088 <strncpy+0x4>
 801309c:	2100      	movs	r1, #0
 801309e:	189a      	adds	r2, r3, r2
 80130a0:	4293      	cmp	r3, r2
 80130a2:	d100      	bne.n	80130a6 <strncpy+0x22>
 80130a4:	bd30      	pop	{r4, r5, pc}
 80130a6:	7019      	strb	r1, [r3, #0]
 80130a8:	3301      	adds	r3, #1
 80130aa:	e7f9      	b.n	80130a0 <strncpy+0x1c>

080130ac <strtok>:
 80130ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80130ae:	4b16      	ldr	r3, [pc, #88]	; (8013108 <strtok+0x5c>)
 80130b0:	0005      	movs	r5, r0
 80130b2:	681f      	ldr	r7, [r3, #0]
 80130b4:	000e      	movs	r6, r1
 80130b6:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 80130b8:	2c00      	cmp	r4, #0
 80130ba:	d11d      	bne.n	80130f8 <strtok+0x4c>
 80130bc:	2050      	movs	r0, #80	; 0x50
 80130be:	f7fe f837 	bl	8011130 <malloc>
 80130c2:	1e02      	subs	r2, r0, #0
 80130c4:	6478      	str	r0, [r7, #68]	; 0x44
 80130c6:	d104      	bne.n	80130d2 <strtok+0x26>
 80130c8:	215b      	movs	r1, #91	; 0x5b
 80130ca:	4b10      	ldr	r3, [pc, #64]	; (801310c <strtok+0x60>)
 80130cc:	4810      	ldr	r0, [pc, #64]	; (8013110 <strtok+0x64>)
 80130ce:	f000 f981 	bl	80133d4 <__assert_func>
 80130d2:	6004      	str	r4, [r0, #0]
 80130d4:	6044      	str	r4, [r0, #4]
 80130d6:	6084      	str	r4, [r0, #8]
 80130d8:	60c4      	str	r4, [r0, #12]
 80130da:	6104      	str	r4, [r0, #16]
 80130dc:	6144      	str	r4, [r0, #20]
 80130de:	6184      	str	r4, [r0, #24]
 80130e0:	6284      	str	r4, [r0, #40]	; 0x28
 80130e2:	62c4      	str	r4, [r0, #44]	; 0x2c
 80130e4:	6304      	str	r4, [r0, #48]	; 0x30
 80130e6:	6344      	str	r4, [r0, #52]	; 0x34
 80130e8:	6384      	str	r4, [r0, #56]	; 0x38
 80130ea:	63c4      	str	r4, [r0, #60]	; 0x3c
 80130ec:	6404      	str	r4, [r0, #64]	; 0x40
 80130ee:	6444      	str	r4, [r0, #68]	; 0x44
 80130f0:	6484      	str	r4, [r0, #72]	; 0x48
 80130f2:	64c4      	str	r4, [r0, #76]	; 0x4c
 80130f4:	7704      	strb	r4, [r0, #28]
 80130f6:	6244      	str	r4, [r0, #36]	; 0x24
 80130f8:	0031      	movs	r1, r6
 80130fa:	0028      	movs	r0, r5
 80130fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80130fe:	2301      	movs	r3, #1
 8013100:	f000 f808 	bl	8013114 <__strtok_r>
 8013104:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013106:	46c0      	nop			; (mov r8, r8)
 8013108:	200002b4 	.word	0x200002b4
 801310c:	080186aa 	.word	0x080186aa
 8013110:	080186c1 	.word	0x080186c1

08013114 <__strtok_r>:
 8013114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013116:	2800      	cmp	r0, #0
 8013118:	d102      	bne.n	8013120 <__strtok_r+0xc>
 801311a:	6810      	ldr	r0, [r2, #0]
 801311c:	2800      	cmp	r0, #0
 801311e:	d013      	beq.n	8013148 <__strtok_r+0x34>
 8013120:	0004      	movs	r4, r0
 8013122:	0020      	movs	r0, r4
 8013124:	000e      	movs	r6, r1
 8013126:	7805      	ldrb	r5, [r0, #0]
 8013128:	3401      	adds	r4, #1
 801312a:	7837      	ldrb	r7, [r6, #0]
 801312c:	2f00      	cmp	r7, #0
 801312e:	d104      	bne.n	801313a <__strtok_r+0x26>
 8013130:	2d00      	cmp	r5, #0
 8013132:	d10f      	bne.n	8013154 <__strtok_r+0x40>
 8013134:	0028      	movs	r0, r5
 8013136:	6015      	str	r5, [r2, #0]
 8013138:	e006      	b.n	8013148 <__strtok_r+0x34>
 801313a:	3601      	adds	r6, #1
 801313c:	42bd      	cmp	r5, r7
 801313e:	d1f4      	bne.n	801312a <__strtok_r+0x16>
 8013140:	2b00      	cmp	r3, #0
 8013142:	d1ee      	bne.n	8013122 <__strtok_r+0xe>
 8013144:	6014      	str	r4, [r2, #0]
 8013146:	7003      	strb	r3, [r0, #0]
 8013148:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801314a:	002f      	movs	r7, r5
 801314c:	e00f      	b.n	801316e <__strtok_r+0x5a>
 801314e:	3301      	adds	r3, #1
 8013150:	2e00      	cmp	r6, #0
 8013152:	d104      	bne.n	801315e <__strtok_r+0x4a>
 8013154:	0023      	movs	r3, r4
 8013156:	3401      	adds	r4, #1
 8013158:	781d      	ldrb	r5, [r3, #0]
 801315a:	0027      	movs	r7, r4
 801315c:	000b      	movs	r3, r1
 801315e:	781e      	ldrb	r6, [r3, #0]
 8013160:	42b5      	cmp	r5, r6
 8013162:	d1f4      	bne.n	801314e <__strtok_r+0x3a>
 8013164:	2d00      	cmp	r5, #0
 8013166:	d0f0      	beq.n	801314a <__strtok_r+0x36>
 8013168:	2300      	movs	r3, #0
 801316a:	3c01      	subs	r4, #1
 801316c:	7023      	strb	r3, [r4, #0]
 801316e:	6017      	str	r7, [r2, #0]
 8013170:	e7ea      	b.n	8013148 <__strtok_r+0x34>

08013172 <strtok_r>:
 8013172:	b510      	push	{r4, lr}
 8013174:	2301      	movs	r3, #1
 8013176:	f7ff ffcd 	bl	8013114 <__strtok_r>
 801317a:	bd10      	pop	{r4, pc}

0801317c <strstr>:
 801317c:	780a      	ldrb	r2, [r1, #0]
 801317e:	b530      	push	{r4, r5, lr}
 8013180:	2a00      	cmp	r2, #0
 8013182:	d10c      	bne.n	801319e <strstr+0x22>
 8013184:	bd30      	pop	{r4, r5, pc}
 8013186:	429a      	cmp	r2, r3
 8013188:	d108      	bne.n	801319c <strstr+0x20>
 801318a:	2301      	movs	r3, #1
 801318c:	5ccc      	ldrb	r4, [r1, r3]
 801318e:	2c00      	cmp	r4, #0
 8013190:	d0f8      	beq.n	8013184 <strstr+0x8>
 8013192:	5cc5      	ldrb	r5, [r0, r3]
 8013194:	42a5      	cmp	r5, r4
 8013196:	d101      	bne.n	801319c <strstr+0x20>
 8013198:	3301      	adds	r3, #1
 801319a:	e7f7      	b.n	801318c <strstr+0x10>
 801319c:	3001      	adds	r0, #1
 801319e:	7803      	ldrb	r3, [r0, #0]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d1f0      	bne.n	8013186 <strstr+0xa>
 80131a4:	0018      	movs	r0, r3
 80131a6:	e7ed      	b.n	8013184 <strstr+0x8>

080131a8 <_localeconv_r>:
 80131a8:	4800      	ldr	r0, [pc, #0]	; (80131ac <_localeconv_r+0x4>)
 80131aa:	4770      	bx	lr
 80131ac:	200001ec 	.word	0x200001ec

080131b0 <_close_r>:
 80131b0:	2300      	movs	r3, #0
 80131b2:	b570      	push	{r4, r5, r6, lr}
 80131b4:	4d06      	ldr	r5, [pc, #24]	; (80131d0 <_close_r+0x20>)
 80131b6:	0004      	movs	r4, r0
 80131b8:	0008      	movs	r0, r1
 80131ba:	602b      	str	r3, [r5, #0]
 80131bc:	f7f5 fcfb 	bl	8008bb6 <_close>
 80131c0:	1c43      	adds	r3, r0, #1
 80131c2:	d103      	bne.n	80131cc <_close_r+0x1c>
 80131c4:	682b      	ldr	r3, [r5, #0]
 80131c6:	2b00      	cmp	r3, #0
 80131c8:	d000      	beq.n	80131cc <_close_r+0x1c>
 80131ca:	6023      	str	r3, [r4, #0]
 80131cc:	bd70      	pop	{r4, r5, r6, pc}
 80131ce:	46c0      	nop			; (mov r8, r8)
 80131d0:	20005a90 	.word	0x20005a90

080131d4 <_reclaim_reent>:
 80131d4:	4b2d      	ldr	r3, [pc, #180]	; (801328c <_reclaim_reent+0xb8>)
 80131d6:	b570      	push	{r4, r5, r6, lr}
 80131d8:	681b      	ldr	r3, [r3, #0]
 80131da:	0004      	movs	r4, r0
 80131dc:	4283      	cmp	r3, r0
 80131de:	d042      	beq.n	8013266 <_reclaim_reent+0x92>
 80131e0:	69c3      	ldr	r3, [r0, #28]
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	d00a      	beq.n	80131fc <_reclaim_reent+0x28>
 80131e6:	2500      	movs	r5, #0
 80131e8:	68db      	ldr	r3, [r3, #12]
 80131ea:	42ab      	cmp	r3, r5
 80131ec:	d140      	bne.n	8013270 <_reclaim_reent+0x9c>
 80131ee:	69e3      	ldr	r3, [r4, #28]
 80131f0:	6819      	ldr	r1, [r3, #0]
 80131f2:	2900      	cmp	r1, #0
 80131f4:	d002      	beq.n	80131fc <_reclaim_reent+0x28>
 80131f6:	0020      	movs	r0, r4
 80131f8:	f000 ffa8 	bl	801414c <_free_r>
 80131fc:	6961      	ldr	r1, [r4, #20]
 80131fe:	2900      	cmp	r1, #0
 8013200:	d002      	beq.n	8013208 <_reclaim_reent+0x34>
 8013202:	0020      	movs	r0, r4
 8013204:	f000 ffa2 	bl	801414c <_free_r>
 8013208:	69e1      	ldr	r1, [r4, #28]
 801320a:	2900      	cmp	r1, #0
 801320c:	d002      	beq.n	8013214 <_reclaim_reent+0x40>
 801320e:	0020      	movs	r0, r4
 8013210:	f000 ff9c 	bl	801414c <_free_r>
 8013214:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8013216:	2900      	cmp	r1, #0
 8013218:	d002      	beq.n	8013220 <_reclaim_reent+0x4c>
 801321a:	0020      	movs	r0, r4
 801321c:	f000 ff96 	bl	801414c <_free_r>
 8013220:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013222:	2900      	cmp	r1, #0
 8013224:	d002      	beq.n	801322c <_reclaim_reent+0x58>
 8013226:	0020      	movs	r0, r4
 8013228:	f000 ff90 	bl	801414c <_free_r>
 801322c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801322e:	2900      	cmp	r1, #0
 8013230:	d002      	beq.n	8013238 <_reclaim_reent+0x64>
 8013232:	0020      	movs	r0, r4
 8013234:	f000 ff8a 	bl	801414c <_free_r>
 8013238:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801323a:	2900      	cmp	r1, #0
 801323c:	d002      	beq.n	8013244 <_reclaim_reent+0x70>
 801323e:	0020      	movs	r0, r4
 8013240:	f000 ff84 	bl	801414c <_free_r>
 8013244:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8013246:	2900      	cmp	r1, #0
 8013248:	d002      	beq.n	8013250 <_reclaim_reent+0x7c>
 801324a:	0020      	movs	r0, r4
 801324c:	f000 ff7e 	bl	801414c <_free_r>
 8013250:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8013252:	2900      	cmp	r1, #0
 8013254:	d002      	beq.n	801325c <_reclaim_reent+0x88>
 8013256:	0020      	movs	r0, r4
 8013258:	f000 ff78 	bl	801414c <_free_r>
 801325c:	6a23      	ldr	r3, [r4, #32]
 801325e:	2b00      	cmp	r3, #0
 8013260:	d001      	beq.n	8013266 <_reclaim_reent+0x92>
 8013262:	0020      	movs	r0, r4
 8013264:	4798      	blx	r3
 8013266:	bd70      	pop	{r4, r5, r6, pc}
 8013268:	5949      	ldr	r1, [r1, r5]
 801326a:	2900      	cmp	r1, #0
 801326c:	d108      	bne.n	8013280 <_reclaim_reent+0xac>
 801326e:	3504      	adds	r5, #4
 8013270:	69e3      	ldr	r3, [r4, #28]
 8013272:	68d9      	ldr	r1, [r3, #12]
 8013274:	2d80      	cmp	r5, #128	; 0x80
 8013276:	d1f7      	bne.n	8013268 <_reclaim_reent+0x94>
 8013278:	0020      	movs	r0, r4
 801327a:	f000 ff67 	bl	801414c <_free_r>
 801327e:	e7b6      	b.n	80131ee <_reclaim_reent+0x1a>
 8013280:	680e      	ldr	r6, [r1, #0]
 8013282:	0020      	movs	r0, r4
 8013284:	f000 ff62 	bl	801414c <_free_r>
 8013288:	0031      	movs	r1, r6
 801328a:	e7ee      	b.n	801326a <_reclaim_reent+0x96>
 801328c:	200002b4 	.word	0x200002b4

08013290 <_lseek_r>:
 8013290:	b570      	push	{r4, r5, r6, lr}
 8013292:	0004      	movs	r4, r0
 8013294:	0008      	movs	r0, r1
 8013296:	0011      	movs	r1, r2
 8013298:	001a      	movs	r2, r3
 801329a:	2300      	movs	r3, #0
 801329c:	4d05      	ldr	r5, [pc, #20]	; (80132b4 <_lseek_r+0x24>)
 801329e:	602b      	str	r3, [r5, #0]
 80132a0:	f7f5 fcaa 	bl	8008bf8 <_lseek>
 80132a4:	1c43      	adds	r3, r0, #1
 80132a6:	d103      	bne.n	80132b0 <_lseek_r+0x20>
 80132a8:	682b      	ldr	r3, [r5, #0]
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d000      	beq.n	80132b0 <_lseek_r+0x20>
 80132ae:	6023      	str	r3, [r4, #0]
 80132b0:	bd70      	pop	{r4, r5, r6, pc}
 80132b2:	46c0      	nop			; (mov r8, r8)
 80132b4:	20005a90 	.word	0x20005a90

080132b8 <_read_r>:
 80132b8:	b570      	push	{r4, r5, r6, lr}
 80132ba:	0004      	movs	r4, r0
 80132bc:	0008      	movs	r0, r1
 80132be:	0011      	movs	r1, r2
 80132c0:	001a      	movs	r2, r3
 80132c2:	2300      	movs	r3, #0
 80132c4:	4d05      	ldr	r5, [pc, #20]	; (80132dc <_read_r+0x24>)
 80132c6:	602b      	str	r3, [r5, #0]
 80132c8:	f7f5 fc3c 	bl	8008b44 <_read>
 80132cc:	1c43      	adds	r3, r0, #1
 80132ce:	d103      	bne.n	80132d8 <_read_r+0x20>
 80132d0:	682b      	ldr	r3, [r5, #0]
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d000      	beq.n	80132d8 <_read_r+0x20>
 80132d6:	6023      	str	r3, [r4, #0]
 80132d8:	bd70      	pop	{r4, r5, r6, pc}
 80132da:	46c0      	nop			; (mov r8, r8)
 80132dc:	20005a90 	.word	0x20005a90

080132e0 <_sbrk_r>:
 80132e0:	2300      	movs	r3, #0
 80132e2:	b570      	push	{r4, r5, r6, lr}
 80132e4:	4d06      	ldr	r5, [pc, #24]	; (8013300 <_sbrk_r+0x20>)
 80132e6:	0004      	movs	r4, r0
 80132e8:	0008      	movs	r0, r1
 80132ea:	602b      	str	r3, [r5, #0]
 80132ec:	f7f5 fc90 	bl	8008c10 <_sbrk>
 80132f0:	1c43      	adds	r3, r0, #1
 80132f2:	d103      	bne.n	80132fc <_sbrk_r+0x1c>
 80132f4:	682b      	ldr	r3, [r5, #0]
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	d000      	beq.n	80132fc <_sbrk_r+0x1c>
 80132fa:	6023      	str	r3, [r4, #0]
 80132fc:	bd70      	pop	{r4, r5, r6, pc}
 80132fe:	46c0      	nop			; (mov r8, r8)
 8013300:	20005a90 	.word	0x20005a90

08013304 <_write_r>:
 8013304:	b570      	push	{r4, r5, r6, lr}
 8013306:	0004      	movs	r4, r0
 8013308:	0008      	movs	r0, r1
 801330a:	0011      	movs	r1, r2
 801330c:	001a      	movs	r2, r3
 801330e:	2300      	movs	r3, #0
 8013310:	4d05      	ldr	r5, [pc, #20]	; (8013328 <_write_r+0x24>)
 8013312:	602b      	str	r3, [r5, #0]
 8013314:	f7f5 fc33 	bl	8008b7e <_write>
 8013318:	1c43      	adds	r3, r0, #1
 801331a:	d103      	bne.n	8013324 <_write_r+0x20>
 801331c:	682b      	ldr	r3, [r5, #0]
 801331e:	2b00      	cmp	r3, #0
 8013320:	d000      	beq.n	8013324 <_write_r+0x20>
 8013322:	6023      	str	r3, [r4, #0]
 8013324:	bd70      	pop	{r4, r5, r6, pc}
 8013326:	46c0      	nop			; (mov r8, r8)
 8013328:	20005a90 	.word	0x20005a90

0801332c <__errno>:
 801332c:	4b01      	ldr	r3, [pc, #4]	; (8013334 <__errno+0x8>)
 801332e:	6818      	ldr	r0, [r3, #0]
 8013330:	4770      	bx	lr
 8013332:	46c0      	nop			; (mov r8, r8)
 8013334:	200002b4 	.word	0x200002b4

08013338 <__libc_init_array>:
 8013338:	b570      	push	{r4, r5, r6, lr}
 801333a:	2600      	movs	r6, #0
 801333c:	4c0c      	ldr	r4, [pc, #48]	; (8013370 <__libc_init_array+0x38>)
 801333e:	4d0d      	ldr	r5, [pc, #52]	; (8013374 <__libc_init_array+0x3c>)
 8013340:	1b64      	subs	r4, r4, r5
 8013342:	10a4      	asrs	r4, r4, #2
 8013344:	42a6      	cmp	r6, r4
 8013346:	d109      	bne.n	801335c <__libc_init_array+0x24>
 8013348:	2600      	movs	r6, #0
 801334a:	f003 fbef 	bl	8016b2c <_init>
 801334e:	4c0a      	ldr	r4, [pc, #40]	; (8013378 <__libc_init_array+0x40>)
 8013350:	4d0a      	ldr	r5, [pc, #40]	; (801337c <__libc_init_array+0x44>)
 8013352:	1b64      	subs	r4, r4, r5
 8013354:	10a4      	asrs	r4, r4, #2
 8013356:	42a6      	cmp	r6, r4
 8013358:	d105      	bne.n	8013366 <__libc_init_array+0x2e>
 801335a:	bd70      	pop	{r4, r5, r6, pc}
 801335c:	00b3      	lsls	r3, r6, #2
 801335e:	58eb      	ldr	r3, [r5, r3]
 8013360:	4798      	blx	r3
 8013362:	3601      	adds	r6, #1
 8013364:	e7ee      	b.n	8013344 <__libc_init_array+0xc>
 8013366:	00b3      	lsls	r3, r6, #2
 8013368:	58eb      	ldr	r3, [r5, r3]
 801336a:	4798      	blx	r3
 801336c:	3601      	adds	r6, #1
 801336e:	e7f2      	b.n	8013356 <__libc_init_array+0x1e>
 8013370:	080189d0 	.word	0x080189d0
 8013374:	080189d0 	.word	0x080189d0
 8013378:	080189d4 	.word	0x080189d4
 801337c:	080189d0 	.word	0x080189d0

08013380 <__retarget_lock_init_recursive>:
 8013380:	4770      	bx	lr

08013382 <__retarget_lock_acquire_recursive>:
 8013382:	4770      	bx	lr

08013384 <__retarget_lock_release_recursive>:
 8013384:	4770      	bx	lr

08013386 <strcpy>:
 8013386:	0003      	movs	r3, r0
 8013388:	780a      	ldrb	r2, [r1, #0]
 801338a:	3101      	adds	r1, #1
 801338c:	701a      	strb	r2, [r3, #0]
 801338e:	3301      	adds	r3, #1
 8013390:	2a00      	cmp	r2, #0
 8013392:	d1f9      	bne.n	8013388 <strcpy+0x2>
 8013394:	4770      	bx	lr

08013396 <memchr>:
 8013396:	b2c9      	uxtb	r1, r1
 8013398:	1882      	adds	r2, r0, r2
 801339a:	4290      	cmp	r0, r2
 801339c:	d101      	bne.n	80133a2 <memchr+0xc>
 801339e:	2000      	movs	r0, #0
 80133a0:	4770      	bx	lr
 80133a2:	7803      	ldrb	r3, [r0, #0]
 80133a4:	428b      	cmp	r3, r1
 80133a6:	d0fb      	beq.n	80133a0 <memchr+0xa>
 80133a8:	3001      	adds	r0, #1
 80133aa:	e7f6      	b.n	801339a <memchr+0x4>

080133ac <memcpy>:
 80133ac:	2300      	movs	r3, #0
 80133ae:	b510      	push	{r4, lr}
 80133b0:	429a      	cmp	r2, r3
 80133b2:	d100      	bne.n	80133b6 <memcpy+0xa>
 80133b4:	bd10      	pop	{r4, pc}
 80133b6:	5ccc      	ldrb	r4, [r1, r3]
 80133b8:	54c4      	strb	r4, [r0, r3]
 80133ba:	3301      	adds	r3, #1
 80133bc:	e7f8      	b.n	80133b0 <memcpy+0x4>
	...

080133c0 <nan>:
 80133c0:	2000      	movs	r0, #0
 80133c2:	4901      	ldr	r1, [pc, #4]	; (80133c8 <nan+0x8>)
 80133c4:	4770      	bx	lr
 80133c6:	46c0      	nop			; (mov r8, r8)
 80133c8:	7ff80000 	.word	0x7ff80000

080133cc <nanf>:
 80133cc:	4800      	ldr	r0, [pc, #0]	; (80133d0 <nanf+0x4>)
 80133ce:	4770      	bx	lr
 80133d0:	7fc00000 	.word	0x7fc00000

080133d4 <__assert_func>:
 80133d4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80133d6:	0014      	movs	r4, r2
 80133d8:	001a      	movs	r2, r3
 80133da:	4b09      	ldr	r3, [pc, #36]	; (8013400 <__assert_func+0x2c>)
 80133dc:	0005      	movs	r5, r0
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	000e      	movs	r6, r1
 80133e2:	68d8      	ldr	r0, [r3, #12]
 80133e4:	4b07      	ldr	r3, [pc, #28]	; (8013404 <__assert_func+0x30>)
 80133e6:	2c00      	cmp	r4, #0
 80133e8:	d101      	bne.n	80133ee <__assert_func+0x1a>
 80133ea:	4b07      	ldr	r3, [pc, #28]	; (8013408 <__assert_func+0x34>)
 80133ec:	001c      	movs	r4, r3
 80133ee:	4907      	ldr	r1, [pc, #28]	; (801340c <__assert_func+0x38>)
 80133f0:	9301      	str	r3, [sp, #4]
 80133f2:	9402      	str	r4, [sp, #8]
 80133f4:	002b      	movs	r3, r5
 80133f6:	9600      	str	r6, [sp, #0]
 80133f8:	f002 f940 	bl	801567c <fiprintf>
 80133fc:	f002 f961 	bl	80156c2 <abort>
 8013400:	200002b4 	.word	0x200002b4
 8013404:	08018723 	.word	0x08018723
 8013408:	0801875e 	.word	0x0801875e
 801340c:	08018730 	.word	0x08018730

08013410 <quorem>:
 8013410:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013412:	6902      	ldr	r2, [r0, #16]
 8013414:	690b      	ldr	r3, [r1, #16]
 8013416:	b089      	sub	sp, #36	; 0x24
 8013418:	0007      	movs	r7, r0
 801341a:	9104      	str	r1, [sp, #16]
 801341c:	2000      	movs	r0, #0
 801341e:	429a      	cmp	r2, r3
 8013420:	db69      	blt.n	80134f6 <quorem+0xe6>
 8013422:	3b01      	subs	r3, #1
 8013424:	009c      	lsls	r4, r3, #2
 8013426:	9301      	str	r3, [sp, #4]
 8013428:	000b      	movs	r3, r1
 801342a:	3314      	adds	r3, #20
 801342c:	9306      	str	r3, [sp, #24]
 801342e:	191b      	adds	r3, r3, r4
 8013430:	9305      	str	r3, [sp, #20]
 8013432:	003b      	movs	r3, r7
 8013434:	3314      	adds	r3, #20
 8013436:	9303      	str	r3, [sp, #12]
 8013438:	191c      	adds	r4, r3, r4
 801343a:	9b05      	ldr	r3, [sp, #20]
 801343c:	6826      	ldr	r6, [r4, #0]
 801343e:	681d      	ldr	r5, [r3, #0]
 8013440:	0030      	movs	r0, r6
 8013442:	3501      	adds	r5, #1
 8013444:	0029      	movs	r1, r5
 8013446:	f7ec fe7b 	bl	8000140 <__udivsi3>
 801344a:	9002      	str	r0, [sp, #8]
 801344c:	42ae      	cmp	r6, r5
 801344e:	d329      	bcc.n	80134a4 <quorem+0x94>
 8013450:	9b06      	ldr	r3, [sp, #24]
 8013452:	2600      	movs	r6, #0
 8013454:	469c      	mov	ip, r3
 8013456:	9d03      	ldr	r5, [sp, #12]
 8013458:	9606      	str	r6, [sp, #24]
 801345a:	4662      	mov	r2, ip
 801345c:	ca08      	ldmia	r2!, {r3}
 801345e:	6828      	ldr	r0, [r5, #0]
 8013460:	4694      	mov	ip, r2
 8013462:	9a02      	ldr	r2, [sp, #8]
 8013464:	b299      	uxth	r1, r3
 8013466:	4351      	muls	r1, r2
 8013468:	0c1b      	lsrs	r3, r3, #16
 801346a:	4353      	muls	r3, r2
 801346c:	1989      	adds	r1, r1, r6
 801346e:	0c0a      	lsrs	r2, r1, #16
 8013470:	189b      	adds	r3, r3, r2
 8013472:	9307      	str	r3, [sp, #28]
 8013474:	0c1e      	lsrs	r6, r3, #16
 8013476:	9b06      	ldr	r3, [sp, #24]
 8013478:	b282      	uxth	r2, r0
 801347a:	18d2      	adds	r2, r2, r3
 801347c:	466b      	mov	r3, sp
 801347e:	b289      	uxth	r1, r1
 8013480:	8b9b      	ldrh	r3, [r3, #28]
 8013482:	1a52      	subs	r2, r2, r1
 8013484:	0c01      	lsrs	r1, r0, #16
 8013486:	1ac9      	subs	r1, r1, r3
 8013488:	1413      	asrs	r3, r2, #16
 801348a:	18cb      	adds	r3, r1, r3
 801348c:	1419      	asrs	r1, r3, #16
 801348e:	b292      	uxth	r2, r2
 8013490:	041b      	lsls	r3, r3, #16
 8013492:	4313      	orrs	r3, r2
 8013494:	c508      	stmia	r5!, {r3}
 8013496:	9b05      	ldr	r3, [sp, #20]
 8013498:	9106      	str	r1, [sp, #24]
 801349a:	4563      	cmp	r3, ip
 801349c:	d2dd      	bcs.n	801345a <quorem+0x4a>
 801349e:	6823      	ldr	r3, [r4, #0]
 80134a0:	2b00      	cmp	r3, #0
 80134a2:	d030      	beq.n	8013506 <quorem+0xf6>
 80134a4:	0038      	movs	r0, r7
 80134a6:	9904      	ldr	r1, [sp, #16]
 80134a8:	f001 fcda 	bl	8014e60 <__mcmp>
 80134ac:	2800      	cmp	r0, #0
 80134ae:	db21      	blt.n	80134f4 <quorem+0xe4>
 80134b0:	0038      	movs	r0, r7
 80134b2:	2600      	movs	r6, #0
 80134b4:	9b02      	ldr	r3, [sp, #8]
 80134b6:	9c04      	ldr	r4, [sp, #16]
 80134b8:	3301      	adds	r3, #1
 80134ba:	9302      	str	r3, [sp, #8]
 80134bc:	3014      	adds	r0, #20
 80134be:	3414      	adds	r4, #20
 80134c0:	6803      	ldr	r3, [r0, #0]
 80134c2:	cc02      	ldmia	r4!, {r1}
 80134c4:	b29d      	uxth	r5, r3
 80134c6:	19ad      	adds	r5, r5, r6
 80134c8:	b28a      	uxth	r2, r1
 80134ca:	1aaa      	subs	r2, r5, r2
 80134cc:	0c09      	lsrs	r1, r1, #16
 80134ce:	0c1b      	lsrs	r3, r3, #16
 80134d0:	1a5b      	subs	r3, r3, r1
 80134d2:	1411      	asrs	r1, r2, #16
 80134d4:	185b      	adds	r3, r3, r1
 80134d6:	141e      	asrs	r6, r3, #16
 80134d8:	b292      	uxth	r2, r2
 80134da:	041b      	lsls	r3, r3, #16
 80134dc:	4313      	orrs	r3, r2
 80134de:	c008      	stmia	r0!, {r3}
 80134e0:	9b05      	ldr	r3, [sp, #20]
 80134e2:	42a3      	cmp	r3, r4
 80134e4:	d2ec      	bcs.n	80134c0 <quorem+0xb0>
 80134e6:	9b01      	ldr	r3, [sp, #4]
 80134e8:	9a03      	ldr	r2, [sp, #12]
 80134ea:	009b      	lsls	r3, r3, #2
 80134ec:	18d3      	adds	r3, r2, r3
 80134ee:	681a      	ldr	r2, [r3, #0]
 80134f0:	2a00      	cmp	r2, #0
 80134f2:	d015      	beq.n	8013520 <quorem+0x110>
 80134f4:	9802      	ldr	r0, [sp, #8]
 80134f6:	b009      	add	sp, #36	; 0x24
 80134f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80134fa:	6823      	ldr	r3, [r4, #0]
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d106      	bne.n	801350e <quorem+0xfe>
 8013500:	9b01      	ldr	r3, [sp, #4]
 8013502:	3b01      	subs	r3, #1
 8013504:	9301      	str	r3, [sp, #4]
 8013506:	9b03      	ldr	r3, [sp, #12]
 8013508:	3c04      	subs	r4, #4
 801350a:	42a3      	cmp	r3, r4
 801350c:	d3f5      	bcc.n	80134fa <quorem+0xea>
 801350e:	9b01      	ldr	r3, [sp, #4]
 8013510:	613b      	str	r3, [r7, #16]
 8013512:	e7c7      	b.n	80134a4 <quorem+0x94>
 8013514:	681a      	ldr	r2, [r3, #0]
 8013516:	2a00      	cmp	r2, #0
 8013518:	d106      	bne.n	8013528 <quorem+0x118>
 801351a:	9a01      	ldr	r2, [sp, #4]
 801351c:	3a01      	subs	r2, #1
 801351e:	9201      	str	r2, [sp, #4]
 8013520:	9a03      	ldr	r2, [sp, #12]
 8013522:	3b04      	subs	r3, #4
 8013524:	429a      	cmp	r2, r3
 8013526:	d3f5      	bcc.n	8013514 <quorem+0x104>
 8013528:	9b01      	ldr	r3, [sp, #4]
 801352a:	613b      	str	r3, [r7, #16]
 801352c:	e7e2      	b.n	80134f4 <quorem+0xe4>
	...

08013530 <_dtoa_r>:
 8013530:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013532:	0014      	movs	r4, r2
 8013534:	001d      	movs	r5, r3
 8013536:	69c6      	ldr	r6, [r0, #28]
 8013538:	b09d      	sub	sp, #116	; 0x74
 801353a:	9408      	str	r4, [sp, #32]
 801353c:	9509      	str	r5, [sp, #36]	; 0x24
 801353e:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8013540:	9004      	str	r0, [sp, #16]
 8013542:	2e00      	cmp	r6, #0
 8013544:	d10f      	bne.n	8013566 <_dtoa_r+0x36>
 8013546:	2010      	movs	r0, #16
 8013548:	f7fd fdf2 	bl	8011130 <malloc>
 801354c:	9b04      	ldr	r3, [sp, #16]
 801354e:	1e02      	subs	r2, r0, #0
 8013550:	61d8      	str	r0, [r3, #28]
 8013552:	d104      	bne.n	801355e <_dtoa_r+0x2e>
 8013554:	21ef      	movs	r1, #239	; 0xef
 8013556:	4bc6      	ldr	r3, [pc, #792]	; (8013870 <_dtoa_r+0x340>)
 8013558:	48c6      	ldr	r0, [pc, #792]	; (8013874 <_dtoa_r+0x344>)
 801355a:	f7ff ff3b 	bl	80133d4 <__assert_func>
 801355e:	6046      	str	r6, [r0, #4]
 8013560:	6086      	str	r6, [r0, #8]
 8013562:	6006      	str	r6, [r0, #0]
 8013564:	60c6      	str	r6, [r0, #12]
 8013566:	9b04      	ldr	r3, [sp, #16]
 8013568:	69db      	ldr	r3, [r3, #28]
 801356a:	6819      	ldr	r1, [r3, #0]
 801356c:	2900      	cmp	r1, #0
 801356e:	d00b      	beq.n	8013588 <_dtoa_r+0x58>
 8013570:	685a      	ldr	r2, [r3, #4]
 8013572:	2301      	movs	r3, #1
 8013574:	4093      	lsls	r3, r2
 8013576:	604a      	str	r2, [r1, #4]
 8013578:	608b      	str	r3, [r1, #8]
 801357a:	9804      	ldr	r0, [sp, #16]
 801357c:	f001 f9e2 	bl	8014944 <_Bfree>
 8013580:	2200      	movs	r2, #0
 8013582:	9b04      	ldr	r3, [sp, #16]
 8013584:	69db      	ldr	r3, [r3, #28]
 8013586:	601a      	str	r2, [r3, #0]
 8013588:	2d00      	cmp	r5, #0
 801358a:	da1e      	bge.n	80135ca <_dtoa_r+0x9a>
 801358c:	2301      	movs	r3, #1
 801358e:	603b      	str	r3, [r7, #0]
 8013590:	006b      	lsls	r3, r5, #1
 8013592:	085b      	lsrs	r3, r3, #1
 8013594:	9309      	str	r3, [sp, #36]	; 0x24
 8013596:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8013598:	4bb7      	ldr	r3, [pc, #732]	; (8013878 <_dtoa_r+0x348>)
 801359a:	4ab7      	ldr	r2, [pc, #732]	; (8013878 <_dtoa_r+0x348>)
 801359c:	403b      	ands	r3, r7
 801359e:	4293      	cmp	r3, r2
 80135a0:	d116      	bne.n	80135d0 <_dtoa_r+0xa0>
 80135a2:	4bb6      	ldr	r3, [pc, #728]	; (801387c <_dtoa_r+0x34c>)
 80135a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80135a6:	6013      	str	r3, [r2, #0]
 80135a8:	033b      	lsls	r3, r7, #12
 80135aa:	0b1b      	lsrs	r3, r3, #12
 80135ac:	4323      	orrs	r3, r4
 80135ae:	d101      	bne.n	80135b4 <_dtoa_r+0x84>
 80135b0:	f000 fdb5 	bl	801411e <_dtoa_r+0xbee>
 80135b4:	4bb2      	ldr	r3, [pc, #712]	; (8013880 <_dtoa_r+0x350>)
 80135b6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80135b8:	9306      	str	r3, [sp, #24]
 80135ba:	2a00      	cmp	r2, #0
 80135bc:	d002      	beq.n	80135c4 <_dtoa_r+0x94>
 80135be:	4bb1      	ldr	r3, [pc, #708]	; (8013884 <_dtoa_r+0x354>)
 80135c0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80135c2:	6013      	str	r3, [r2, #0]
 80135c4:	9806      	ldr	r0, [sp, #24]
 80135c6:	b01d      	add	sp, #116	; 0x74
 80135c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80135ca:	2300      	movs	r3, #0
 80135cc:	603b      	str	r3, [r7, #0]
 80135ce:	e7e2      	b.n	8013596 <_dtoa_r+0x66>
 80135d0:	9a08      	ldr	r2, [sp, #32]
 80135d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80135d4:	9210      	str	r2, [sp, #64]	; 0x40
 80135d6:	9311      	str	r3, [sp, #68]	; 0x44
 80135d8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80135da:	9911      	ldr	r1, [sp, #68]	; 0x44
 80135dc:	2200      	movs	r2, #0
 80135de:	2300      	movs	r3, #0
 80135e0:	f7ec ff34 	bl	800044c <__aeabi_dcmpeq>
 80135e4:	1e06      	subs	r6, r0, #0
 80135e6:	d009      	beq.n	80135fc <_dtoa_r+0xcc>
 80135e8:	2301      	movs	r3, #1
 80135ea:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80135ec:	6013      	str	r3, [r2, #0]
 80135ee:	4ba6      	ldr	r3, [pc, #664]	; (8013888 <_dtoa_r+0x358>)
 80135f0:	9306      	str	r3, [sp, #24]
 80135f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d0e5      	beq.n	80135c4 <_dtoa_r+0x94>
 80135f8:	4ba4      	ldr	r3, [pc, #656]	; (801388c <_dtoa_r+0x35c>)
 80135fa:	e7e1      	b.n	80135c0 <_dtoa_r+0x90>
 80135fc:	ab1a      	add	r3, sp, #104	; 0x68
 80135fe:	9301      	str	r3, [sp, #4]
 8013600:	ab1b      	add	r3, sp, #108	; 0x6c
 8013602:	9300      	str	r3, [sp, #0]
 8013604:	9804      	ldr	r0, [sp, #16]
 8013606:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8013608:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801360a:	f001 fd45 	bl	8015098 <__d2b>
 801360e:	007a      	lsls	r2, r7, #1
 8013610:	9005      	str	r0, [sp, #20]
 8013612:	0d52      	lsrs	r2, r2, #21
 8013614:	d100      	bne.n	8013618 <_dtoa_r+0xe8>
 8013616:	e07b      	b.n	8013710 <_dtoa_r+0x1e0>
 8013618:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801361a:	9617      	str	r6, [sp, #92]	; 0x5c
 801361c:	0319      	lsls	r1, r3, #12
 801361e:	4b9c      	ldr	r3, [pc, #624]	; (8013890 <_dtoa_r+0x360>)
 8013620:	0b09      	lsrs	r1, r1, #12
 8013622:	430b      	orrs	r3, r1
 8013624:	499b      	ldr	r1, [pc, #620]	; (8013894 <_dtoa_r+0x364>)
 8013626:	1857      	adds	r7, r2, r1
 8013628:	9810      	ldr	r0, [sp, #64]	; 0x40
 801362a:	9911      	ldr	r1, [sp, #68]	; 0x44
 801362c:	0019      	movs	r1, r3
 801362e:	2200      	movs	r2, #0
 8013630:	4b99      	ldr	r3, [pc, #612]	; (8013898 <_dtoa_r+0x368>)
 8013632:	f7ef f911 	bl	8002858 <__aeabi_dsub>
 8013636:	4a99      	ldr	r2, [pc, #612]	; (801389c <_dtoa_r+0x36c>)
 8013638:	4b99      	ldr	r3, [pc, #612]	; (80138a0 <_dtoa_r+0x370>)
 801363a:	f7ee fe4b 	bl	80022d4 <__aeabi_dmul>
 801363e:	4a99      	ldr	r2, [pc, #612]	; (80138a4 <_dtoa_r+0x374>)
 8013640:	4b99      	ldr	r3, [pc, #612]	; (80138a8 <_dtoa_r+0x378>)
 8013642:	f7ed feed 	bl	8001420 <__aeabi_dadd>
 8013646:	0004      	movs	r4, r0
 8013648:	0038      	movs	r0, r7
 801364a:	000d      	movs	r5, r1
 801364c:	f7ef fcda 	bl	8003004 <__aeabi_i2d>
 8013650:	4a96      	ldr	r2, [pc, #600]	; (80138ac <_dtoa_r+0x37c>)
 8013652:	4b97      	ldr	r3, [pc, #604]	; (80138b0 <_dtoa_r+0x380>)
 8013654:	f7ee fe3e 	bl	80022d4 <__aeabi_dmul>
 8013658:	0002      	movs	r2, r0
 801365a:	000b      	movs	r3, r1
 801365c:	0020      	movs	r0, r4
 801365e:	0029      	movs	r1, r5
 8013660:	f7ed fede 	bl	8001420 <__aeabi_dadd>
 8013664:	0004      	movs	r4, r0
 8013666:	000d      	movs	r5, r1
 8013668:	f7ef fc96 	bl	8002f98 <__aeabi_d2iz>
 801366c:	2200      	movs	r2, #0
 801366e:	9003      	str	r0, [sp, #12]
 8013670:	2300      	movs	r3, #0
 8013672:	0020      	movs	r0, r4
 8013674:	0029      	movs	r1, r5
 8013676:	f7ec feef 	bl	8000458 <__aeabi_dcmplt>
 801367a:	2800      	cmp	r0, #0
 801367c:	d00b      	beq.n	8013696 <_dtoa_r+0x166>
 801367e:	9803      	ldr	r0, [sp, #12]
 8013680:	f7ef fcc0 	bl	8003004 <__aeabi_i2d>
 8013684:	002b      	movs	r3, r5
 8013686:	0022      	movs	r2, r4
 8013688:	f7ec fee0 	bl	800044c <__aeabi_dcmpeq>
 801368c:	4243      	negs	r3, r0
 801368e:	4158      	adcs	r0, r3
 8013690:	9b03      	ldr	r3, [sp, #12]
 8013692:	1a1b      	subs	r3, r3, r0
 8013694:	9303      	str	r3, [sp, #12]
 8013696:	2301      	movs	r3, #1
 8013698:	9316      	str	r3, [sp, #88]	; 0x58
 801369a:	9b03      	ldr	r3, [sp, #12]
 801369c:	2b16      	cmp	r3, #22
 801369e:	d810      	bhi.n	80136c2 <_dtoa_r+0x192>
 80136a0:	9810      	ldr	r0, [sp, #64]	; 0x40
 80136a2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80136a4:	9a03      	ldr	r2, [sp, #12]
 80136a6:	4b83      	ldr	r3, [pc, #524]	; (80138b4 <_dtoa_r+0x384>)
 80136a8:	00d2      	lsls	r2, r2, #3
 80136aa:	189b      	adds	r3, r3, r2
 80136ac:	681a      	ldr	r2, [r3, #0]
 80136ae:	685b      	ldr	r3, [r3, #4]
 80136b0:	f7ec fed2 	bl	8000458 <__aeabi_dcmplt>
 80136b4:	2800      	cmp	r0, #0
 80136b6:	d047      	beq.n	8013748 <_dtoa_r+0x218>
 80136b8:	9b03      	ldr	r3, [sp, #12]
 80136ba:	3b01      	subs	r3, #1
 80136bc:	9303      	str	r3, [sp, #12]
 80136be:	2300      	movs	r3, #0
 80136c0:	9316      	str	r3, [sp, #88]	; 0x58
 80136c2:	2200      	movs	r2, #0
 80136c4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80136c6:	920a      	str	r2, [sp, #40]	; 0x28
 80136c8:	1bdb      	subs	r3, r3, r7
 80136ca:	1e5a      	subs	r2, r3, #1
 80136cc:	d53e      	bpl.n	801374c <_dtoa_r+0x21c>
 80136ce:	2201      	movs	r2, #1
 80136d0:	1ad3      	subs	r3, r2, r3
 80136d2:	930a      	str	r3, [sp, #40]	; 0x28
 80136d4:	2300      	movs	r3, #0
 80136d6:	930c      	str	r3, [sp, #48]	; 0x30
 80136d8:	9b03      	ldr	r3, [sp, #12]
 80136da:	2b00      	cmp	r3, #0
 80136dc:	db38      	blt.n	8013750 <_dtoa_r+0x220>
 80136de:	9a03      	ldr	r2, [sp, #12]
 80136e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80136e2:	4694      	mov	ip, r2
 80136e4:	4463      	add	r3, ip
 80136e6:	930c      	str	r3, [sp, #48]	; 0x30
 80136e8:	2300      	movs	r3, #0
 80136ea:	9213      	str	r2, [sp, #76]	; 0x4c
 80136ec:	930d      	str	r3, [sp, #52]	; 0x34
 80136ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80136f0:	2401      	movs	r4, #1
 80136f2:	2b09      	cmp	r3, #9
 80136f4:	d867      	bhi.n	80137c6 <_dtoa_r+0x296>
 80136f6:	2b05      	cmp	r3, #5
 80136f8:	dd02      	ble.n	8013700 <_dtoa_r+0x1d0>
 80136fa:	2400      	movs	r4, #0
 80136fc:	3b04      	subs	r3, #4
 80136fe:	9322      	str	r3, [sp, #136]	; 0x88
 8013700:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013702:	1e98      	subs	r0, r3, #2
 8013704:	2803      	cmp	r0, #3
 8013706:	d867      	bhi.n	80137d8 <_dtoa_r+0x2a8>
 8013708:	f7ec fd06 	bl	8000118 <__gnu_thumb1_case_uqi>
 801370c:	5b383a2b 	.word	0x5b383a2b
 8013710:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013712:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8013714:	18f6      	adds	r6, r6, r3
 8013716:	4b68      	ldr	r3, [pc, #416]	; (80138b8 <_dtoa_r+0x388>)
 8013718:	18f2      	adds	r2, r6, r3
 801371a:	2a20      	cmp	r2, #32
 801371c:	dd0f      	ble.n	801373e <_dtoa_r+0x20e>
 801371e:	2340      	movs	r3, #64	; 0x40
 8013720:	1a9b      	subs	r3, r3, r2
 8013722:	409f      	lsls	r7, r3
 8013724:	4b65      	ldr	r3, [pc, #404]	; (80138bc <_dtoa_r+0x38c>)
 8013726:	0038      	movs	r0, r7
 8013728:	18f3      	adds	r3, r6, r3
 801372a:	40dc      	lsrs	r4, r3
 801372c:	4320      	orrs	r0, r4
 801372e:	f7ef fc99 	bl	8003064 <__aeabi_ui2d>
 8013732:	2201      	movs	r2, #1
 8013734:	4b62      	ldr	r3, [pc, #392]	; (80138c0 <_dtoa_r+0x390>)
 8013736:	1e77      	subs	r7, r6, #1
 8013738:	18cb      	adds	r3, r1, r3
 801373a:	9217      	str	r2, [sp, #92]	; 0x5c
 801373c:	e776      	b.n	801362c <_dtoa_r+0xfc>
 801373e:	2320      	movs	r3, #32
 8013740:	0020      	movs	r0, r4
 8013742:	1a9b      	subs	r3, r3, r2
 8013744:	4098      	lsls	r0, r3
 8013746:	e7f2      	b.n	801372e <_dtoa_r+0x1fe>
 8013748:	9016      	str	r0, [sp, #88]	; 0x58
 801374a:	e7ba      	b.n	80136c2 <_dtoa_r+0x192>
 801374c:	920c      	str	r2, [sp, #48]	; 0x30
 801374e:	e7c3      	b.n	80136d8 <_dtoa_r+0x1a8>
 8013750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013752:	9a03      	ldr	r2, [sp, #12]
 8013754:	1a9b      	subs	r3, r3, r2
 8013756:	930a      	str	r3, [sp, #40]	; 0x28
 8013758:	4253      	negs	r3, r2
 801375a:	930d      	str	r3, [sp, #52]	; 0x34
 801375c:	2300      	movs	r3, #0
 801375e:	9313      	str	r3, [sp, #76]	; 0x4c
 8013760:	e7c5      	b.n	80136ee <_dtoa_r+0x1be>
 8013762:	2300      	movs	r3, #0
 8013764:	930f      	str	r3, [sp, #60]	; 0x3c
 8013766:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013768:	930b      	str	r3, [sp, #44]	; 0x2c
 801376a:	9307      	str	r3, [sp, #28]
 801376c:	2b00      	cmp	r3, #0
 801376e:	dc13      	bgt.n	8013798 <_dtoa_r+0x268>
 8013770:	2301      	movs	r3, #1
 8013772:	001a      	movs	r2, r3
 8013774:	930b      	str	r3, [sp, #44]	; 0x2c
 8013776:	9307      	str	r3, [sp, #28]
 8013778:	9223      	str	r2, [sp, #140]	; 0x8c
 801377a:	e00d      	b.n	8013798 <_dtoa_r+0x268>
 801377c:	2301      	movs	r3, #1
 801377e:	e7f1      	b.n	8013764 <_dtoa_r+0x234>
 8013780:	2300      	movs	r3, #0
 8013782:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8013784:	930f      	str	r3, [sp, #60]	; 0x3c
 8013786:	4694      	mov	ip, r2
 8013788:	9b03      	ldr	r3, [sp, #12]
 801378a:	4463      	add	r3, ip
 801378c:	930b      	str	r3, [sp, #44]	; 0x2c
 801378e:	3301      	adds	r3, #1
 8013790:	9307      	str	r3, [sp, #28]
 8013792:	2b00      	cmp	r3, #0
 8013794:	dc00      	bgt.n	8013798 <_dtoa_r+0x268>
 8013796:	2301      	movs	r3, #1
 8013798:	9a04      	ldr	r2, [sp, #16]
 801379a:	2100      	movs	r1, #0
 801379c:	69d0      	ldr	r0, [r2, #28]
 801379e:	2204      	movs	r2, #4
 80137a0:	0015      	movs	r5, r2
 80137a2:	3514      	adds	r5, #20
 80137a4:	429d      	cmp	r5, r3
 80137a6:	d91b      	bls.n	80137e0 <_dtoa_r+0x2b0>
 80137a8:	6041      	str	r1, [r0, #4]
 80137aa:	9804      	ldr	r0, [sp, #16]
 80137ac:	f001 f886 	bl	80148bc <_Balloc>
 80137b0:	9006      	str	r0, [sp, #24]
 80137b2:	2800      	cmp	r0, #0
 80137b4:	d117      	bne.n	80137e6 <_dtoa_r+0x2b6>
 80137b6:	21b0      	movs	r1, #176	; 0xb0
 80137b8:	4b42      	ldr	r3, [pc, #264]	; (80138c4 <_dtoa_r+0x394>)
 80137ba:	482e      	ldr	r0, [pc, #184]	; (8013874 <_dtoa_r+0x344>)
 80137bc:	9a06      	ldr	r2, [sp, #24]
 80137be:	31ff      	adds	r1, #255	; 0xff
 80137c0:	e6cb      	b.n	801355a <_dtoa_r+0x2a>
 80137c2:	2301      	movs	r3, #1
 80137c4:	e7dd      	b.n	8013782 <_dtoa_r+0x252>
 80137c6:	2300      	movs	r3, #0
 80137c8:	940f      	str	r4, [sp, #60]	; 0x3c
 80137ca:	9322      	str	r3, [sp, #136]	; 0x88
 80137cc:	3b01      	subs	r3, #1
 80137ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80137d0:	9307      	str	r3, [sp, #28]
 80137d2:	2200      	movs	r2, #0
 80137d4:	3313      	adds	r3, #19
 80137d6:	e7cf      	b.n	8013778 <_dtoa_r+0x248>
 80137d8:	2301      	movs	r3, #1
 80137da:	930f      	str	r3, [sp, #60]	; 0x3c
 80137dc:	3b02      	subs	r3, #2
 80137de:	e7f6      	b.n	80137ce <_dtoa_r+0x29e>
 80137e0:	3101      	adds	r1, #1
 80137e2:	0052      	lsls	r2, r2, #1
 80137e4:	e7dc      	b.n	80137a0 <_dtoa_r+0x270>
 80137e6:	9b04      	ldr	r3, [sp, #16]
 80137e8:	9a06      	ldr	r2, [sp, #24]
 80137ea:	69db      	ldr	r3, [r3, #28]
 80137ec:	601a      	str	r2, [r3, #0]
 80137ee:	9b07      	ldr	r3, [sp, #28]
 80137f0:	2b0e      	cmp	r3, #14
 80137f2:	d900      	bls.n	80137f6 <_dtoa_r+0x2c6>
 80137f4:	e0e5      	b.n	80139c2 <_dtoa_r+0x492>
 80137f6:	2c00      	cmp	r4, #0
 80137f8:	d100      	bne.n	80137fc <_dtoa_r+0x2cc>
 80137fa:	e0e2      	b.n	80139c2 <_dtoa_r+0x492>
 80137fc:	9b03      	ldr	r3, [sp, #12]
 80137fe:	2b00      	cmp	r3, #0
 8013800:	dd64      	ble.n	80138cc <_dtoa_r+0x39c>
 8013802:	210f      	movs	r1, #15
 8013804:	9a03      	ldr	r2, [sp, #12]
 8013806:	4b2b      	ldr	r3, [pc, #172]	; (80138b4 <_dtoa_r+0x384>)
 8013808:	400a      	ands	r2, r1
 801380a:	00d2      	lsls	r2, r2, #3
 801380c:	189b      	adds	r3, r3, r2
 801380e:	681e      	ldr	r6, [r3, #0]
 8013810:	685f      	ldr	r7, [r3, #4]
 8013812:	9b03      	ldr	r3, [sp, #12]
 8013814:	2402      	movs	r4, #2
 8013816:	111d      	asrs	r5, r3, #4
 8013818:	05db      	lsls	r3, r3, #23
 801381a:	d50a      	bpl.n	8013832 <_dtoa_r+0x302>
 801381c:	4b2a      	ldr	r3, [pc, #168]	; (80138c8 <_dtoa_r+0x398>)
 801381e:	400d      	ands	r5, r1
 8013820:	6a1a      	ldr	r2, [r3, #32]
 8013822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013824:	9810      	ldr	r0, [sp, #64]	; 0x40
 8013826:	9911      	ldr	r1, [sp, #68]	; 0x44
 8013828:	f7ee f95a 	bl	8001ae0 <__aeabi_ddiv>
 801382c:	9008      	str	r0, [sp, #32]
 801382e:	9109      	str	r1, [sp, #36]	; 0x24
 8013830:	3401      	adds	r4, #1
 8013832:	4b25      	ldr	r3, [pc, #148]	; (80138c8 <_dtoa_r+0x398>)
 8013834:	930e      	str	r3, [sp, #56]	; 0x38
 8013836:	2d00      	cmp	r5, #0
 8013838:	d108      	bne.n	801384c <_dtoa_r+0x31c>
 801383a:	9808      	ldr	r0, [sp, #32]
 801383c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801383e:	0032      	movs	r2, r6
 8013840:	003b      	movs	r3, r7
 8013842:	f7ee f94d 	bl	8001ae0 <__aeabi_ddiv>
 8013846:	9008      	str	r0, [sp, #32]
 8013848:	9109      	str	r1, [sp, #36]	; 0x24
 801384a:	e05a      	b.n	8013902 <_dtoa_r+0x3d2>
 801384c:	2301      	movs	r3, #1
 801384e:	421d      	tst	r5, r3
 8013850:	d009      	beq.n	8013866 <_dtoa_r+0x336>
 8013852:	18e4      	adds	r4, r4, r3
 8013854:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013856:	0030      	movs	r0, r6
 8013858:	681a      	ldr	r2, [r3, #0]
 801385a:	685b      	ldr	r3, [r3, #4]
 801385c:	0039      	movs	r1, r7
 801385e:	f7ee fd39 	bl	80022d4 <__aeabi_dmul>
 8013862:	0006      	movs	r6, r0
 8013864:	000f      	movs	r7, r1
 8013866:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013868:	106d      	asrs	r5, r5, #1
 801386a:	3308      	adds	r3, #8
 801386c:	e7e2      	b.n	8013834 <_dtoa_r+0x304>
 801386e:	46c0      	nop			; (mov r8, r8)
 8013870:	080186aa 	.word	0x080186aa
 8013874:	0801876c 	.word	0x0801876c
 8013878:	7ff00000 	.word	0x7ff00000
 801387c:	0000270f 	.word	0x0000270f
 8013880:	08018768 	.word	0x08018768
 8013884:	0801876b 	.word	0x0801876b
 8013888:	08018681 	.word	0x08018681
 801388c:	08018682 	.word	0x08018682
 8013890:	3ff00000 	.word	0x3ff00000
 8013894:	fffffc01 	.word	0xfffffc01
 8013898:	3ff80000 	.word	0x3ff80000
 801389c:	636f4361 	.word	0x636f4361
 80138a0:	3fd287a7 	.word	0x3fd287a7
 80138a4:	8b60c8b3 	.word	0x8b60c8b3
 80138a8:	3fc68a28 	.word	0x3fc68a28
 80138ac:	509f79fb 	.word	0x509f79fb
 80138b0:	3fd34413 	.word	0x3fd34413
 80138b4:	080188b8 	.word	0x080188b8
 80138b8:	00000432 	.word	0x00000432
 80138bc:	00000412 	.word	0x00000412
 80138c0:	fe100000 	.word	0xfe100000
 80138c4:	080187c4 	.word	0x080187c4
 80138c8:	08018890 	.word	0x08018890
 80138cc:	9b03      	ldr	r3, [sp, #12]
 80138ce:	2402      	movs	r4, #2
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d016      	beq.n	8013902 <_dtoa_r+0x3d2>
 80138d4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80138d6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80138d8:	220f      	movs	r2, #15
 80138da:	425d      	negs	r5, r3
 80138dc:	402a      	ands	r2, r5
 80138de:	4bdd      	ldr	r3, [pc, #884]	; (8013c54 <_dtoa_r+0x724>)
 80138e0:	00d2      	lsls	r2, r2, #3
 80138e2:	189b      	adds	r3, r3, r2
 80138e4:	681a      	ldr	r2, [r3, #0]
 80138e6:	685b      	ldr	r3, [r3, #4]
 80138e8:	f7ee fcf4 	bl	80022d4 <__aeabi_dmul>
 80138ec:	2701      	movs	r7, #1
 80138ee:	2300      	movs	r3, #0
 80138f0:	9008      	str	r0, [sp, #32]
 80138f2:	9109      	str	r1, [sp, #36]	; 0x24
 80138f4:	4ed8      	ldr	r6, [pc, #864]	; (8013c58 <_dtoa_r+0x728>)
 80138f6:	112d      	asrs	r5, r5, #4
 80138f8:	2d00      	cmp	r5, #0
 80138fa:	d000      	beq.n	80138fe <_dtoa_r+0x3ce>
 80138fc:	e091      	b.n	8013a22 <_dtoa_r+0x4f2>
 80138fe:	2b00      	cmp	r3, #0
 8013900:	d1a1      	bne.n	8013846 <_dtoa_r+0x316>
 8013902:	9e08      	ldr	r6, [sp, #32]
 8013904:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8013906:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8013908:	2b00      	cmp	r3, #0
 801390a:	d100      	bne.n	801390e <_dtoa_r+0x3de>
 801390c:	e094      	b.n	8013a38 <_dtoa_r+0x508>
 801390e:	2200      	movs	r2, #0
 8013910:	0030      	movs	r0, r6
 8013912:	0039      	movs	r1, r7
 8013914:	4bd1      	ldr	r3, [pc, #836]	; (8013c5c <_dtoa_r+0x72c>)
 8013916:	f7ec fd9f 	bl	8000458 <__aeabi_dcmplt>
 801391a:	2800      	cmp	r0, #0
 801391c:	d100      	bne.n	8013920 <_dtoa_r+0x3f0>
 801391e:	e08b      	b.n	8013a38 <_dtoa_r+0x508>
 8013920:	9b07      	ldr	r3, [sp, #28]
 8013922:	2b00      	cmp	r3, #0
 8013924:	d100      	bne.n	8013928 <_dtoa_r+0x3f8>
 8013926:	e087      	b.n	8013a38 <_dtoa_r+0x508>
 8013928:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801392a:	2b00      	cmp	r3, #0
 801392c:	dd45      	ble.n	80139ba <_dtoa_r+0x48a>
 801392e:	9b03      	ldr	r3, [sp, #12]
 8013930:	2200      	movs	r2, #0
 8013932:	3b01      	subs	r3, #1
 8013934:	930e      	str	r3, [sp, #56]	; 0x38
 8013936:	0030      	movs	r0, r6
 8013938:	4bc9      	ldr	r3, [pc, #804]	; (8013c60 <_dtoa_r+0x730>)
 801393a:	0039      	movs	r1, r7
 801393c:	f7ee fcca 	bl	80022d4 <__aeabi_dmul>
 8013940:	9008      	str	r0, [sp, #32]
 8013942:	9109      	str	r1, [sp, #36]	; 0x24
 8013944:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013946:	3401      	adds	r4, #1
 8013948:	0020      	movs	r0, r4
 801394a:	9e08      	ldr	r6, [sp, #32]
 801394c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801394e:	9312      	str	r3, [sp, #72]	; 0x48
 8013950:	f7ef fb58 	bl	8003004 <__aeabi_i2d>
 8013954:	0032      	movs	r2, r6
 8013956:	003b      	movs	r3, r7
 8013958:	f7ee fcbc 	bl	80022d4 <__aeabi_dmul>
 801395c:	2200      	movs	r2, #0
 801395e:	4bc1      	ldr	r3, [pc, #772]	; (8013c64 <_dtoa_r+0x734>)
 8013960:	f7ed fd5e 	bl	8001420 <__aeabi_dadd>
 8013964:	4ac0      	ldr	r2, [pc, #768]	; (8013c68 <_dtoa_r+0x738>)
 8013966:	9014      	str	r0, [sp, #80]	; 0x50
 8013968:	9115      	str	r1, [sp, #84]	; 0x54
 801396a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801396c:	9c15      	ldr	r4, [sp, #84]	; 0x54
 801396e:	4694      	mov	ip, r2
 8013970:	9308      	str	r3, [sp, #32]
 8013972:	9409      	str	r4, [sp, #36]	; 0x24
 8013974:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013976:	4463      	add	r3, ip
 8013978:	9318      	str	r3, [sp, #96]	; 0x60
 801397a:	9309      	str	r3, [sp, #36]	; 0x24
 801397c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801397e:	2b00      	cmp	r3, #0
 8013980:	d15e      	bne.n	8013a40 <_dtoa_r+0x510>
 8013982:	2200      	movs	r2, #0
 8013984:	4bb9      	ldr	r3, [pc, #740]	; (8013c6c <_dtoa_r+0x73c>)
 8013986:	0030      	movs	r0, r6
 8013988:	0039      	movs	r1, r7
 801398a:	f7ee ff65 	bl	8002858 <__aeabi_dsub>
 801398e:	9a08      	ldr	r2, [sp, #32]
 8013990:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8013992:	0004      	movs	r4, r0
 8013994:	000d      	movs	r5, r1
 8013996:	f7ec fd73 	bl	8000480 <__aeabi_dcmpgt>
 801399a:	2800      	cmp	r0, #0
 801399c:	d000      	beq.n	80139a0 <_dtoa_r+0x470>
 801399e:	e2b3      	b.n	8013f08 <_dtoa_r+0x9d8>
 80139a0:	48b3      	ldr	r0, [pc, #716]	; (8013c70 <_dtoa_r+0x740>)
 80139a2:	9915      	ldr	r1, [sp, #84]	; 0x54
 80139a4:	4684      	mov	ip, r0
 80139a6:	4461      	add	r1, ip
 80139a8:	000b      	movs	r3, r1
 80139aa:	0020      	movs	r0, r4
 80139ac:	0029      	movs	r1, r5
 80139ae:	9a08      	ldr	r2, [sp, #32]
 80139b0:	f7ec fd52 	bl	8000458 <__aeabi_dcmplt>
 80139b4:	2800      	cmp	r0, #0
 80139b6:	d000      	beq.n	80139ba <_dtoa_r+0x48a>
 80139b8:	e2a3      	b.n	8013f02 <_dtoa_r+0x9d2>
 80139ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80139bc:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80139be:	9308      	str	r3, [sp, #32]
 80139c0:	9409      	str	r4, [sp, #36]	; 0x24
 80139c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80139c4:	2b00      	cmp	r3, #0
 80139c6:	da00      	bge.n	80139ca <_dtoa_r+0x49a>
 80139c8:	e179      	b.n	8013cbe <_dtoa_r+0x78e>
 80139ca:	9a03      	ldr	r2, [sp, #12]
 80139cc:	2a0e      	cmp	r2, #14
 80139ce:	dd00      	ble.n	80139d2 <_dtoa_r+0x4a2>
 80139d0:	e175      	b.n	8013cbe <_dtoa_r+0x78e>
 80139d2:	4ba0      	ldr	r3, [pc, #640]	; (8013c54 <_dtoa_r+0x724>)
 80139d4:	00d2      	lsls	r2, r2, #3
 80139d6:	189b      	adds	r3, r3, r2
 80139d8:	681e      	ldr	r6, [r3, #0]
 80139da:	685f      	ldr	r7, [r3, #4]
 80139dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80139de:	2b00      	cmp	r3, #0
 80139e0:	db00      	blt.n	80139e4 <_dtoa_r+0x4b4>
 80139e2:	e0e5      	b.n	8013bb0 <_dtoa_r+0x680>
 80139e4:	9b07      	ldr	r3, [sp, #28]
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	dd00      	ble.n	80139ec <_dtoa_r+0x4bc>
 80139ea:	e0e1      	b.n	8013bb0 <_dtoa_r+0x680>
 80139ec:	d000      	beq.n	80139f0 <_dtoa_r+0x4c0>
 80139ee:	e288      	b.n	8013f02 <_dtoa_r+0x9d2>
 80139f0:	2200      	movs	r2, #0
 80139f2:	0030      	movs	r0, r6
 80139f4:	0039      	movs	r1, r7
 80139f6:	4b9d      	ldr	r3, [pc, #628]	; (8013c6c <_dtoa_r+0x73c>)
 80139f8:	f7ee fc6c 	bl	80022d4 <__aeabi_dmul>
 80139fc:	9a08      	ldr	r2, [sp, #32]
 80139fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013a00:	f7ec fd48 	bl	8000494 <__aeabi_dcmpge>
 8013a04:	9e07      	ldr	r6, [sp, #28]
 8013a06:	0037      	movs	r7, r6
 8013a08:	2800      	cmp	r0, #0
 8013a0a:	d000      	beq.n	8013a0e <_dtoa_r+0x4de>
 8013a0c:	e25f      	b.n	8013ece <_dtoa_r+0x99e>
 8013a0e:	9b06      	ldr	r3, [sp, #24]
 8013a10:	9a06      	ldr	r2, [sp, #24]
 8013a12:	3301      	adds	r3, #1
 8013a14:	9308      	str	r3, [sp, #32]
 8013a16:	2331      	movs	r3, #49	; 0x31
 8013a18:	7013      	strb	r3, [r2, #0]
 8013a1a:	9b03      	ldr	r3, [sp, #12]
 8013a1c:	3301      	adds	r3, #1
 8013a1e:	9303      	str	r3, [sp, #12]
 8013a20:	e25a      	b.n	8013ed8 <_dtoa_r+0x9a8>
 8013a22:	423d      	tst	r5, r7
 8013a24:	d005      	beq.n	8013a32 <_dtoa_r+0x502>
 8013a26:	6832      	ldr	r2, [r6, #0]
 8013a28:	6873      	ldr	r3, [r6, #4]
 8013a2a:	f7ee fc53 	bl	80022d4 <__aeabi_dmul>
 8013a2e:	003b      	movs	r3, r7
 8013a30:	3401      	adds	r4, #1
 8013a32:	106d      	asrs	r5, r5, #1
 8013a34:	3608      	adds	r6, #8
 8013a36:	e75f      	b.n	80138f8 <_dtoa_r+0x3c8>
 8013a38:	9b03      	ldr	r3, [sp, #12]
 8013a3a:	930e      	str	r3, [sp, #56]	; 0x38
 8013a3c:	9b07      	ldr	r3, [sp, #28]
 8013a3e:	e783      	b.n	8013948 <_dtoa_r+0x418>
 8013a40:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013a42:	4b84      	ldr	r3, [pc, #528]	; (8013c54 <_dtoa_r+0x724>)
 8013a44:	3a01      	subs	r2, #1
 8013a46:	00d2      	lsls	r2, r2, #3
 8013a48:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8013a4a:	189b      	adds	r3, r3, r2
 8013a4c:	9c08      	ldr	r4, [sp, #32]
 8013a4e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8013a50:	681a      	ldr	r2, [r3, #0]
 8013a52:	685b      	ldr	r3, [r3, #4]
 8013a54:	2900      	cmp	r1, #0
 8013a56:	d051      	beq.n	8013afc <_dtoa_r+0x5cc>
 8013a58:	2000      	movs	r0, #0
 8013a5a:	4986      	ldr	r1, [pc, #536]	; (8013c74 <_dtoa_r+0x744>)
 8013a5c:	f7ee f840 	bl	8001ae0 <__aeabi_ddiv>
 8013a60:	0022      	movs	r2, r4
 8013a62:	002b      	movs	r3, r5
 8013a64:	f7ee fef8 	bl	8002858 <__aeabi_dsub>
 8013a68:	9a06      	ldr	r2, [sp, #24]
 8013a6a:	0004      	movs	r4, r0
 8013a6c:	4694      	mov	ip, r2
 8013a6e:	000d      	movs	r5, r1
 8013a70:	9b06      	ldr	r3, [sp, #24]
 8013a72:	9314      	str	r3, [sp, #80]	; 0x50
 8013a74:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013a76:	4463      	add	r3, ip
 8013a78:	9318      	str	r3, [sp, #96]	; 0x60
 8013a7a:	0039      	movs	r1, r7
 8013a7c:	0030      	movs	r0, r6
 8013a7e:	f7ef fa8b 	bl	8002f98 <__aeabi_d2iz>
 8013a82:	9012      	str	r0, [sp, #72]	; 0x48
 8013a84:	f7ef fabe 	bl	8003004 <__aeabi_i2d>
 8013a88:	0002      	movs	r2, r0
 8013a8a:	000b      	movs	r3, r1
 8013a8c:	0030      	movs	r0, r6
 8013a8e:	0039      	movs	r1, r7
 8013a90:	f7ee fee2 	bl	8002858 <__aeabi_dsub>
 8013a94:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013a96:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8013a98:	3301      	adds	r3, #1
 8013a9a:	9308      	str	r3, [sp, #32]
 8013a9c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013a9e:	0006      	movs	r6, r0
 8013aa0:	3330      	adds	r3, #48	; 0x30
 8013aa2:	7013      	strb	r3, [r2, #0]
 8013aa4:	0022      	movs	r2, r4
 8013aa6:	002b      	movs	r3, r5
 8013aa8:	000f      	movs	r7, r1
 8013aaa:	f7ec fcd5 	bl	8000458 <__aeabi_dcmplt>
 8013aae:	2800      	cmp	r0, #0
 8013ab0:	d174      	bne.n	8013b9c <_dtoa_r+0x66c>
 8013ab2:	0032      	movs	r2, r6
 8013ab4:	003b      	movs	r3, r7
 8013ab6:	2000      	movs	r0, #0
 8013ab8:	4968      	ldr	r1, [pc, #416]	; (8013c5c <_dtoa_r+0x72c>)
 8013aba:	f7ee fecd 	bl	8002858 <__aeabi_dsub>
 8013abe:	0022      	movs	r2, r4
 8013ac0:	002b      	movs	r3, r5
 8013ac2:	f7ec fcc9 	bl	8000458 <__aeabi_dcmplt>
 8013ac6:	2800      	cmp	r0, #0
 8013ac8:	d000      	beq.n	8013acc <_dtoa_r+0x59c>
 8013aca:	e0d7      	b.n	8013c7c <_dtoa_r+0x74c>
 8013acc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8013ace:	9a08      	ldr	r2, [sp, #32]
 8013ad0:	4293      	cmp	r3, r2
 8013ad2:	d100      	bne.n	8013ad6 <_dtoa_r+0x5a6>
 8013ad4:	e771      	b.n	80139ba <_dtoa_r+0x48a>
 8013ad6:	2200      	movs	r2, #0
 8013ad8:	0020      	movs	r0, r4
 8013ada:	0029      	movs	r1, r5
 8013adc:	4b60      	ldr	r3, [pc, #384]	; (8013c60 <_dtoa_r+0x730>)
 8013ade:	f7ee fbf9 	bl	80022d4 <__aeabi_dmul>
 8013ae2:	4b5f      	ldr	r3, [pc, #380]	; (8013c60 <_dtoa_r+0x730>)
 8013ae4:	0004      	movs	r4, r0
 8013ae6:	000d      	movs	r5, r1
 8013ae8:	0030      	movs	r0, r6
 8013aea:	0039      	movs	r1, r7
 8013aec:	2200      	movs	r2, #0
 8013aee:	f7ee fbf1 	bl	80022d4 <__aeabi_dmul>
 8013af2:	9b08      	ldr	r3, [sp, #32]
 8013af4:	0006      	movs	r6, r0
 8013af6:	000f      	movs	r7, r1
 8013af8:	9314      	str	r3, [sp, #80]	; 0x50
 8013afa:	e7be      	b.n	8013a7a <_dtoa_r+0x54a>
 8013afc:	0020      	movs	r0, r4
 8013afe:	0029      	movs	r1, r5
 8013b00:	f7ee fbe8 	bl	80022d4 <__aeabi_dmul>
 8013b04:	9a06      	ldr	r2, [sp, #24]
 8013b06:	9b06      	ldr	r3, [sp, #24]
 8013b08:	4694      	mov	ip, r2
 8013b0a:	9308      	str	r3, [sp, #32]
 8013b0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013b0e:	9014      	str	r0, [sp, #80]	; 0x50
 8013b10:	9115      	str	r1, [sp, #84]	; 0x54
 8013b12:	4463      	add	r3, ip
 8013b14:	9319      	str	r3, [sp, #100]	; 0x64
 8013b16:	0030      	movs	r0, r6
 8013b18:	0039      	movs	r1, r7
 8013b1a:	f7ef fa3d 	bl	8002f98 <__aeabi_d2iz>
 8013b1e:	9018      	str	r0, [sp, #96]	; 0x60
 8013b20:	f7ef fa70 	bl	8003004 <__aeabi_i2d>
 8013b24:	0002      	movs	r2, r0
 8013b26:	000b      	movs	r3, r1
 8013b28:	0030      	movs	r0, r6
 8013b2a:	0039      	movs	r1, r7
 8013b2c:	f7ee fe94 	bl	8002858 <__aeabi_dsub>
 8013b30:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8013b32:	9b08      	ldr	r3, [sp, #32]
 8013b34:	3630      	adds	r6, #48	; 0x30
 8013b36:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8013b38:	701e      	strb	r6, [r3, #0]
 8013b3a:	3301      	adds	r3, #1
 8013b3c:	0004      	movs	r4, r0
 8013b3e:	000d      	movs	r5, r1
 8013b40:	9308      	str	r3, [sp, #32]
 8013b42:	4293      	cmp	r3, r2
 8013b44:	d12d      	bne.n	8013ba2 <_dtoa_r+0x672>
 8013b46:	9814      	ldr	r0, [sp, #80]	; 0x50
 8013b48:	9915      	ldr	r1, [sp, #84]	; 0x54
 8013b4a:	9a06      	ldr	r2, [sp, #24]
 8013b4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013b4e:	4694      	mov	ip, r2
 8013b50:	4463      	add	r3, ip
 8013b52:	2200      	movs	r2, #0
 8013b54:	9308      	str	r3, [sp, #32]
 8013b56:	4b47      	ldr	r3, [pc, #284]	; (8013c74 <_dtoa_r+0x744>)
 8013b58:	f7ed fc62 	bl	8001420 <__aeabi_dadd>
 8013b5c:	0002      	movs	r2, r0
 8013b5e:	000b      	movs	r3, r1
 8013b60:	0020      	movs	r0, r4
 8013b62:	0029      	movs	r1, r5
 8013b64:	f7ec fc8c 	bl	8000480 <__aeabi_dcmpgt>
 8013b68:	2800      	cmp	r0, #0
 8013b6a:	d000      	beq.n	8013b6e <_dtoa_r+0x63e>
 8013b6c:	e086      	b.n	8013c7c <_dtoa_r+0x74c>
 8013b6e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8013b70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013b72:	2000      	movs	r0, #0
 8013b74:	493f      	ldr	r1, [pc, #252]	; (8013c74 <_dtoa_r+0x744>)
 8013b76:	f7ee fe6f 	bl	8002858 <__aeabi_dsub>
 8013b7a:	0002      	movs	r2, r0
 8013b7c:	000b      	movs	r3, r1
 8013b7e:	0020      	movs	r0, r4
 8013b80:	0029      	movs	r1, r5
 8013b82:	f7ec fc69 	bl	8000458 <__aeabi_dcmplt>
 8013b86:	2800      	cmp	r0, #0
 8013b88:	d100      	bne.n	8013b8c <_dtoa_r+0x65c>
 8013b8a:	e716      	b.n	80139ba <_dtoa_r+0x48a>
 8013b8c:	9b08      	ldr	r3, [sp, #32]
 8013b8e:	001a      	movs	r2, r3
 8013b90:	3a01      	subs	r2, #1
 8013b92:	9208      	str	r2, [sp, #32]
 8013b94:	7812      	ldrb	r2, [r2, #0]
 8013b96:	2a30      	cmp	r2, #48	; 0x30
 8013b98:	d0f8      	beq.n	8013b8c <_dtoa_r+0x65c>
 8013b9a:	9308      	str	r3, [sp, #32]
 8013b9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013b9e:	9303      	str	r3, [sp, #12]
 8013ba0:	e046      	b.n	8013c30 <_dtoa_r+0x700>
 8013ba2:	2200      	movs	r2, #0
 8013ba4:	4b2e      	ldr	r3, [pc, #184]	; (8013c60 <_dtoa_r+0x730>)
 8013ba6:	f7ee fb95 	bl	80022d4 <__aeabi_dmul>
 8013baa:	0006      	movs	r6, r0
 8013bac:	000f      	movs	r7, r1
 8013bae:	e7b2      	b.n	8013b16 <_dtoa_r+0x5e6>
 8013bb0:	9b06      	ldr	r3, [sp, #24]
 8013bb2:	9a06      	ldr	r2, [sp, #24]
 8013bb4:	930a      	str	r3, [sp, #40]	; 0x28
 8013bb6:	9b07      	ldr	r3, [sp, #28]
 8013bb8:	9c08      	ldr	r4, [sp, #32]
 8013bba:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8013bbc:	3b01      	subs	r3, #1
 8013bbe:	189b      	adds	r3, r3, r2
 8013bc0:	930b      	str	r3, [sp, #44]	; 0x2c
 8013bc2:	0032      	movs	r2, r6
 8013bc4:	003b      	movs	r3, r7
 8013bc6:	0020      	movs	r0, r4
 8013bc8:	0029      	movs	r1, r5
 8013bca:	f7ed ff89 	bl	8001ae0 <__aeabi_ddiv>
 8013bce:	f7ef f9e3 	bl	8002f98 <__aeabi_d2iz>
 8013bd2:	9007      	str	r0, [sp, #28]
 8013bd4:	f7ef fa16 	bl	8003004 <__aeabi_i2d>
 8013bd8:	0032      	movs	r2, r6
 8013bda:	003b      	movs	r3, r7
 8013bdc:	f7ee fb7a 	bl	80022d4 <__aeabi_dmul>
 8013be0:	0002      	movs	r2, r0
 8013be2:	000b      	movs	r3, r1
 8013be4:	0020      	movs	r0, r4
 8013be6:	0029      	movs	r1, r5
 8013be8:	f7ee fe36 	bl	8002858 <__aeabi_dsub>
 8013bec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013bee:	001a      	movs	r2, r3
 8013bf0:	3201      	adds	r2, #1
 8013bf2:	920a      	str	r2, [sp, #40]	; 0x28
 8013bf4:	9208      	str	r2, [sp, #32]
 8013bf6:	9a07      	ldr	r2, [sp, #28]
 8013bf8:	3230      	adds	r2, #48	; 0x30
 8013bfa:	701a      	strb	r2, [r3, #0]
 8013bfc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013bfe:	429a      	cmp	r2, r3
 8013c00:	d14f      	bne.n	8013ca2 <_dtoa_r+0x772>
 8013c02:	0002      	movs	r2, r0
 8013c04:	000b      	movs	r3, r1
 8013c06:	f7ed fc0b 	bl	8001420 <__aeabi_dadd>
 8013c0a:	0032      	movs	r2, r6
 8013c0c:	003b      	movs	r3, r7
 8013c0e:	0004      	movs	r4, r0
 8013c10:	000d      	movs	r5, r1
 8013c12:	f7ec fc35 	bl	8000480 <__aeabi_dcmpgt>
 8013c16:	2800      	cmp	r0, #0
 8013c18:	d12e      	bne.n	8013c78 <_dtoa_r+0x748>
 8013c1a:	0032      	movs	r2, r6
 8013c1c:	003b      	movs	r3, r7
 8013c1e:	0020      	movs	r0, r4
 8013c20:	0029      	movs	r1, r5
 8013c22:	f7ec fc13 	bl	800044c <__aeabi_dcmpeq>
 8013c26:	2800      	cmp	r0, #0
 8013c28:	d002      	beq.n	8013c30 <_dtoa_r+0x700>
 8013c2a:	9b07      	ldr	r3, [sp, #28]
 8013c2c:	07de      	lsls	r6, r3, #31
 8013c2e:	d423      	bmi.n	8013c78 <_dtoa_r+0x748>
 8013c30:	9905      	ldr	r1, [sp, #20]
 8013c32:	9804      	ldr	r0, [sp, #16]
 8013c34:	f000 fe86 	bl	8014944 <_Bfree>
 8013c38:	2300      	movs	r3, #0
 8013c3a:	9a08      	ldr	r2, [sp, #32]
 8013c3c:	7013      	strb	r3, [r2, #0]
 8013c3e:	9b03      	ldr	r3, [sp, #12]
 8013c40:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8013c42:	3301      	adds	r3, #1
 8013c44:	6013      	str	r3, [r2, #0]
 8013c46:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8013c48:	2b00      	cmp	r3, #0
 8013c4a:	d100      	bne.n	8013c4e <_dtoa_r+0x71e>
 8013c4c:	e4ba      	b.n	80135c4 <_dtoa_r+0x94>
 8013c4e:	9a08      	ldr	r2, [sp, #32]
 8013c50:	601a      	str	r2, [r3, #0]
 8013c52:	e4b7      	b.n	80135c4 <_dtoa_r+0x94>
 8013c54:	080188b8 	.word	0x080188b8
 8013c58:	08018890 	.word	0x08018890
 8013c5c:	3ff00000 	.word	0x3ff00000
 8013c60:	40240000 	.word	0x40240000
 8013c64:	401c0000 	.word	0x401c0000
 8013c68:	fcc00000 	.word	0xfcc00000
 8013c6c:	40140000 	.word	0x40140000
 8013c70:	7cc00000 	.word	0x7cc00000
 8013c74:	3fe00000 	.word	0x3fe00000
 8013c78:	9b03      	ldr	r3, [sp, #12]
 8013c7a:	930e      	str	r3, [sp, #56]	; 0x38
 8013c7c:	9b08      	ldr	r3, [sp, #32]
 8013c7e:	9308      	str	r3, [sp, #32]
 8013c80:	3b01      	subs	r3, #1
 8013c82:	781a      	ldrb	r2, [r3, #0]
 8013c84:	2a39      	cmp	r2, #57	; 0x39
 8013c86:	d108      	bne.n	8013c9a <_dtoa_r+0x76a>
 8013c88:	9a06      	ldr	r2, [sp, #24]
 8013c8a:	429a      	cmp	r2, r3
 8013c8c:	d1f7      	bne.n	8013c7e <_dtoa_r+0x74e>
 8013c8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013c90:	9906      	ldr	r1, [sp, #24]
 8013c92:	3201      	adds	r2, #1
 8013c94:	920e      	str	r2, [sp, #56]	; 0x38
 8013c96:	2230      	movs	r2, #48	; 0x30
 8013c98:	700a      	strb	r2, [r1, #0]
 8013c9a:	781a      	ldrb	r2, [r3, #0]
 8013c9c:	3201      	adds	r2, #1
 8013c9e:	701a      	strb	r2, [r3, #0]
 8013ca0:	e77c      	b.n	8013b9c <_dtoa_r+0x66c>
 8013ca2:	2200      	movs	r2, #0
 8013ca4:	4ba9      	ldr	r3, [pc, #676]	; (8013f4c <_dtoa_r+0xa1c>)
 8013ca6:	f7ee fb15 	bl	80022d4 <__aeabi_dmul>
 8013caa:	2200      	movs	r2, #0
 8013cac:	2300      	movs	r3, #0
 8013cae:	0004      	movs	r4, r0
 8013cb0:	000d      	movs	r5, r1
 8013cb2:	f7ec fbcb 	bl	800044c <__aeabi_dcmpeq>
 8013cb6:	2800      	cmp	r0, #0
 8013cb8:	d100      	bne.n	8013cbc <_dtoa_r+0x78c>
 8013cba:	e782      	b.n	8013bc2 <_dtoa_r+0x692>
 8013cbc:	e7b8      	b.n	8013c30 <_dtoa_r+0x700>
 8013cbe:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8013cc0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8013cc2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8013cc4:	2f00      	cmp	r7, #0
 8013cc6:	d012      	beq.n	8013cee <_dtoa_r+0x7be>
 8013cc8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013cca:	2a01      	cmp	r2, #1
 8013ccc:	dc6e      	bgt.n	8013dac <_dtoa_r+0x87c>
 8013cce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8013cd0:	2a00      	cmp	r2, #0
 8013cd2:	d065      	beq.n	8013da0 <_dtoa_r+0x870>
 8013cd4:	4a9e      	ldr	r2, [pc, #632]	; (8013f50 <_dtoa_r+0xa20>)
 8013cd6:	189b      	adds	r3, r3, r2
 8013cd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013cda:	2101      	movs	r1, #1
 8013cdc:	18d2      	adds	r2, r2, r3
 8013cde:	920a      	str	r2, [sp, #40]	; 0x28
 8013ce0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013ce2:	9804      	ldr	r0, [sp, #16]
 8013ce4:	18d3      	adds	r3, r2, r3
 8013ce6:	930c      	str	r3, [sp, #48]	; 0x30
 8013ce8:	f000 ff28 	bl	8014b3c <__i2b>
 8013cec:	0007      	movs	r7, r0
 8013cee:	2c00      	cmp	r4, #0
 8013cf0:	d00e      	beq.n	8013d10 <_dtoa_r+0x7e0>
 8013cf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013cf4:	2b00      	cmp	r3, #0
 8013cf6:	dd0b      	ble.n	8013d10 <_dtoa_r+0x7e0>
 8013cf8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013cfa:	0023      	movs	r3, r4
 8013cfc:	4294      	cmp	r4, r2
 8013cfe:	dd00      	ble.n	8013d02 <_dtoa_r+0x7d2>
 8013d00:	0013      	movs	r3, r2
 8013d02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013d04:	1ae4      	subs	r4, r4, r3
 8013d06:	1ad2      	subs	r2, r2, r3
 8013d08:	920a      	str	r2, [sp, #40]	; 0x28
 8013d0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013d0c:	1ad3      	subs	r3, r2, r3
 8013d0e:	930c      	str	r3, [sp, #48]	; 0x30
 8013d10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d01e      	beq.n	8013d54 <_dtoa_r+0x824>
 8013d16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d05c      	beq.n	8013dd6 <_dtoa_r+0x8a6>
 8013d1c:	2d00      	cmp	r5, #0
 8013d1e:	dd10      	ble.n	8013d42 <_dtoa_r+0x812>
 8013d20:	0039      	movs	r1, r7
 8013d22:	002a      	movs	r2, r5
 8013d24:	9804      	ldr	r0, [sp, #16]
 8013d26:	f000 ffd1 	bl	8014ccc <__pow5mult>
 8013d2a:	9a05      	ldr	r2, [sp, #20]
 8013d2c:	0001      	movs	r1, r0
 8013d2e:	0007      	movs	r7, r0
 8013d30:	9804      	ldr	r0, [sp, #16]
 8013d32:	f000 ff1b 	bl	8014b6c <__multiply>
 8013d36:	0006      	movs	r6, r0
 8013d38:	9905      	ldr	r1, [sp, #20]
 8013d3a:	9804      	ldr	r0, [sp, #16]
 8013d3c:	f000 fe02 	bl	8014944 <_Bfree>
 8013d40:	9605      	str	r6, [sp, #20]
 8013d42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013d44:	1b5a      	subs	r2, r3, r5
 8013d46:	42ab      	cmp	r3, r5
 8013d48:	d004      	beq.n	8013d54 <_dtoa_r+0x824>
 8013d4a:	9905      	ldr	r1, [sp, #20]
 8013d4c:	9804      	ldr	r0, [sp, #16]
 8013d4e:	f000 ffbd 	bl	8014ccc <__pow5mult>
 8013d52:	9005      	str	r0, [sp, #20]
 8013d54:	2101      	movs	r1, #1
 8013d56:	9804      	ldr	r0, [sp, #16]
 8013d58:	f000 fef0 	bl	8014b3c <__i2b>
 8013d5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013d5e:	0006      	movs	r6, r0
 8013d60:	2b00      	cmp	r3, #0
 8013d62:	dd3a      	ble.n	8013dda <_dtoa_r+0x8aa>
 8013d64:	001a      	movs	r2, r3
 8013d66:	0001      	movs	r1, r0
 8013d68:	9804      	ldr	r0, [sp, #16]
 8013d6a:	f000 ffaf 	bl	8014ccc <__pow5mult>
 8013d6e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013d70:	0006      	movs	r6, r0
 8013d72:	2500      	movs	r5, #0
 8013d74:	2b01      	cmp	r3, #1
 8013d76:	dc38      	bgt.n	8013dea <_dtoa_r+0x8ba>
 8013d78:	2500      	movs	r5, #0
 8013d7a:	9b08      	ldr	r3, [sp, #32]
 8013d7c:	42ab      	cmp	r3, r5
 8013d7e:	d130      	bne.n	8013de2 <_dtoa_r+0x8b2>
 8013d80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d82:	031b      	lsls	r3, r3, #12
 8013d84:	42ab      	cmp	r3, r5
 8013d86:	d12c      	bne.n	8013de2 <_dtoa_r+0x8b2>
 8013d88:	4b72      	ldr	r3, [pc, #456]	; (8013f54 <_dtoa_r+0xa24>)
 8013d8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013d8c:	4213      	tst	r3, r2
 8013d8e:	d028      	beq.n	8013de2 <_dtoa_r+0x8b2>
 8013d90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013d92:	3501      	adds	r5, #1
 8013d94:	3301      	adds	r3, #1
 8013d96:	930a      	str	r3, [sp, #40]	; 0x28
 8013d98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013d9a:	3301      	adds	r3, #1
 8013d9c:	930c      	str	r3, [sp, #48]	; 0x30
 8013d9e:	e020      	b.n	8013de2 <_dtoa_r+0x8b2>
 8013da0:	2336      	movs	r3, #54	; 0x36
 8013da2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8013da4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8013da6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8013da8:	1a9b      	subs	r3, r3, r2
 8013daa:	e795      	b.n	8013cd8 <_dtoa_r+0x7a8>
 8013dac:	9b07      	ldr	r3, [sp, #28]
 8013dae:	1e5d      	subs	r5, r3, #1
 8013db0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013db2:	42ab      	cmp	r3, r5
 8013db4:	db07      	blt.n	8013dc6 <_dtoa_r+0x896>
 8013db6:	1b5d      	subs	r5, r3, r5
 8013db8:	9b07      	ldr	r3, [sp, #28]
 8013dba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8013dbc:	2b00      	cmp	r3, #0
 8013dbe:	da8b      	bge.n	8013cd8 <_dtoa_r+0x7a8>
 8013dc0:	1ae4      	subs	r4, r4, r3
 8013dc2:	2300      	movs	r3, #0
 8013dc4:	e788      	b.n	8013cd8 <_dtoa_r+0x7a8>
 8013dc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013dc8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8013dca:	1aeb      	subs	r3, r5, r3
 8013dcc:	18d3      	adds	r3, r2, r3
 8013dce:	950d      	str	r5, [sp, #52]	; 0x34
 8013dd0:	9313      	str	r3, [sp, #76]	; 0x4c
 8013dd2:	2500      	movs	r5, #0
 8013dd4:	e7f0      	b.n	8013db8 <_dtoa_r+0x888>
 8013dd6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013dd8:	e7b7      	b.n	8013d4a <_dtoa_r+0x81a>
 8013dda:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013ddc:	2500      	movs	r5, #0
 8013dde:	2b01      	cmp	r3, #1
 8013de0:	ddca      	ble.n	8013d78 <_dtoa_r+0x848>
 8013de2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013de4:	2001      	movs	r0, #1
 8013de6:	2b00      	cmp	r3, #0
 8013de8:	d008      	beq.n	8013dfc <_dtoa_r+0x8cc>
 8013dea:	6933      	ldr	r3, [r6, #16]
 8013dec:	3303      	adds	r3, #3
 8013dee:	009b      	lsls	r3, r3, #2
 8013df0:	18f3      	adds	r3, r6, r3
 8013df2:	6858      	ldr	r0, [r3, #4]
 8013df4:	f000 fe5a 	bl	8014aac <__hi0bits>
 8013df8:	2320      	movs	r3, #32
 8013dfa:	1a18      	subs	r0, r3, r0
 8013dfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013dfe:	1818      	adds	r0, r3, r0
 8013e00:	0002      	movs	r2, r0
 8013e02:	231f      	movs	r3, #31
 8013e04:	401a      	ands	r2, r3
 8013e06:	4218      	tst	r0, r3
 8013e08:	d047      	beq.n	8013e9a <_dtoa_r+0x96a>
 8013e0a:	3301      	adds	r3, #1
 8013e0c:	1a9b      	subs	r3, r3, r2
 8013e0e:	2b04      	cmp	r3, #4
 8013e10:	dd3f      	ble.n	8013e92 <_dtoa_r+0x962>
 8013e12:	231c      	movs	r3, #28
 8013e14:	1a9b      	subs	r3, r3, r2
 8013e16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013e18:	18e4      	adds	r4, r4, r3
 8013e1a:	18d2      	adds	r2, r2, r3
 8013e1c:	920a      	str	r2, [sp, #40]	; 0x28
 8013e1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013e20:	18d3      	adds	r3, r2, r3
 8013e22:	930c      	str	r3, [sp, #48]	; 0x30
 8013e24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	dd05      	ble.n	8013e36 <_dtoa_r+0x906>
 8013e2a:	001a      	movs	r2, r3
 8013e2c:	9905      	ldr	r1, [sp, #20]
 8013e2e:	9804      	ldr	r0, [sp, #16]
 8013e30:	f000 ffa8 	bl	8014d84 <__lshift>
 8013e34:	9005      	str	r0, [sp, #20]
 8013e36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	dd05      	ble.n	8013e48 <_dtoa_r+0x918>
 8013e3c:	0031      	movs	r1, r6
 8013e3e:	001a      	movs	r2, r3
 8013e40:	9804      	ldr	r0, [sp, #16]
 8013e42:	f000 ff9f 	bl	8014d84 <__lshift>
 8013e46:	0006      	movs	r6, r0
 8013e48:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	d027      	beq.n	8013e9e <_dtoa_r+0x96e>
 8013e4e:	0031      	movs	r1, r6
 8013e50:	9805      	ldr	r0, [sp, #20]
 8013e52:	f001 f805 	bl	8014e60 <__mcmp>
 8013e56:	2800      	cmp	r0, #0
 8013e58:	da21      	bge.n	8013e9e <_dtoa_r+0x96e>
 8013e5a:	9b03      	ldr	r3, [sp, #12]
 8013e5c:	220a      	movs	r2, #10
 8013e5e:	3b01      	subs	r3, #1
 8013e60:	9303      	str	r3, [sp, #12]
 8013e62:	9905      	ldr	r1, [sp, #20]
 8013e64:	2300      	movs	r3, #0
 8013e66:	9804      	ldr	r0, [sp, #16]
 8013e68:	f000 fd90 	bl	801498c <__multadd>
 8013e6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013e6e:	9005      	str	r0, [sp, #20]
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	d100      	bne.n	8013e76 <_dtoa_r+0x946>
 8013e74:	e15d      	b.n	8014132 <_dtoa_r+0xc02>
 8013e76:	2300      	movs	r3, #0
 8013e78:	0039      	movs	r1, r7
 8013e7a:	220a      	movs	r2, #10
 8013e7c:	9804      	ldr	r0, [sp, #16]
 8013e7e:	f000 fd85 	bl	801498c <__multadd>
 8013e82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013e84:	0007      	movs	r7, r0
 8013e86:	2b00      	cmp	r3, #0
 8013e88:	dc49      	bgt.n	8013f1e <_dtoa_r+0x9ee>
 8013e8a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013e8c:	2b02      	cmp	r3, #2
 8013e8e:	dc0e      	bgt.n	8013eae <_dtoa_r+0x97e>
 8013e90:	e045      	b.n	8013f1e <_dtoa_r+0x9ee>
 8013e92:	2b04      	cmp	r3, #4
 8013e94:	d0c6      	beq.n	8013e24 <_dtoa_r+0x8f4>
 8013e96:	331c      	adds	r3, #28
 8013e98:	e7bd      	b.n	8013e16 <_dtoa_r+0x8e6>
 8013e9a:	0013      	movs	r3, r2
 8013e9c:	e7fb      	b.n	8013e96 <_dtoa_r+0x966>
 8013e9e:	9b07      	ldr	r3, [sp, #28]
 8013ea0:	2b00      	cmp	r3, #0
 8013ea2:	dc36      	bgt.n	8013f12 <_dtoa_r+0x9e2>
 8013ea4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013ea6:	2b02      	cmp	r3, #2
 8013ea8:	dd33      	ble.n	8013f12 <_dtoa_r+0x9e2>
 8013eaa:	9b07      	ldr	r3, [sp, #28]
 8013eac:	930b      	str	r3, [sp, #44]	; 0x2c
 8013eae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d10c      	bne.n	8013ece <_dtoa_r+0x99e>
 8013eb4:	0031      	movs	r1, r6
 8013eb6:	2205      	movs	r2, #5
 8013eb8:	9804      	ldr	r0, [sp, #16]
 8013eba:	f000 fd67 	bl	801498c <__multadd>
 8013ebe:	0006      	movs	r6, r0
 8013ec0:	0001      	movs	r1, r0
 8013ec2:	9805      	ldr	r0, [sp, #20]
 8013ec4:	f000 ffcc 	bl	8014e60 <__mcmp>
 8013ec8:	2800      	cmp	r0, #0
 8013eca:	dd00      	ble.n	8013ece <_dtoa_r+0x99e>
 8013ecc:	e59f      	b.n	8013a0e <_dtoa_r+0x4de>
 8013ece:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013ed0:	43db      	mvns	r3, r3
 8013ed2:	9303      	str	r3, [sp, #12]
 8013ed4:	9b06      	ldr	r3, [sp, #24]
 8013ed6:	9308      	str	r3, [sp, #32]
 8013ed8:	2500      	movs	r5, #0
 8013eda:	0031      	movs	r1, r6
 8013edc:	9804      	ldr	r0, [sp, #16]
 8013ede:	f000 fd31 	bl	8014944 <_Bfree>
 8013ee2:	2f00      	cmp	r7, #0
 8013ee4:	d100      	bne.n	8013ee8 <_dtoa_r+0x9b8>
 8013ee6:	e6a3      	b.n	8013c30 <_dtoa_r+0x700>
 8013ee8:	2d00      	cmp	r5, #0
 8013eea:	d005      	beq.n	8013ef8 <_dtoa_r+0x9c8>
 8013eec:	42bd      	cmp	r5, r7
 8013eee:	d003      	beq.n	8013ef8 <_dtoa_r+0x9c8>
 8013ef0:	0029      	movs	r1, r5
 8013ef2:	9804      	ldr	r0, [sp, #16]
 8013ef4:	f000 fd26 	bl	8014944 <_Bfree>
 8013ef8:	0039      	movs	r1, r7
 8013efa:	9804      	ldr	r0, [sp, #16]
 8013efc:	f000 fd22 	bl	8014944 <_Bfree>
 8013f00:	e696      	b.n	8013c30 <_dtoa_r+0x700>
 8013f02:	2600      	movs	r6, #0
 8013f04:	0037      	movs	r7, r6
 8013f06:	e7e2      	b.n	8013ece <_dtoa_r+0x99e>
 8013f08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013f0a:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8013f0c:	9303      	str	r3, [sp, #12]
 8013f0e:	0037      	movs	r7, r6
 8013f10:	e57d      	b.n	8013a0e <_dtoa_r+0x4de>
 8013f12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d100      	bne.n	8013f1a <_dtoa_r+0x9ea>
 8013f18:	e0c3      	b.n	80140a2 <_dtoa_r+0xb72>
 8013f1a:	9b07      	ldr	r3, [sp, #28]
 8013f1c:	930b      	str	r3, [sp, #44]	; 0x2c
 8013f1e:	2c00      	cmp	r4, #0
 8013f20:	dd05      	ble.n	8013f2e <_dtoa_r+0x9fe>
 8013f22:	0039      	movs	r1, r7
 8013f24:	0022      	movs	r2, r4
 8013f26:	9804      	ldr	r0, [sp, #16]
 8013f28:	f000 ff2c 	bl	8014d84 <__lshift>
 8013f2c:	0007      	movs	r7, r0
 8013f2e:	0038      	movs	r0, r7
 8013f30:	2d00      	cmp	r5, #0
 8013f32:	d024      	beq.n	8013f7e <_dtoa_r+0xa4e>
 8013f34:	6879      	ldr	r1, [r7, #4]
 8013f36:	9804      	ldr	r0, [sp, #16]
 8013f38:	f000 fcc0 	bl	80148bc <_Balloc>
 8013f3c:	1e04      	subs	r4, r0, #0
 8013f3e:	d111      	bne.n	8013f64 <_dtoa_r+0xa34>
 8013f40:	0022      	movs	r2, r4
 8013f42:	4b05      	ldr	r3, [pc, #20]	; (8013f58 <_dtoa_r+0xa28>)
 8013f44:	4805      	ldr	r0, [pc, #20]	; (8013f5c <_dtoa_r+0xa2c>)
 8013f46:	4906      	ldr	r1, [pc, #24]	; (8013f60 <_dtoa_r+0xa30>)
 8013f48:	f7ff fb07 	bl	801355a <_dtoa_r+0x2a>
 8013f4c:	40240000 	.word	0x40240000
 8013f50:	00000433 	.word	0x00000433
 8013f54:	7ff00000 	.word	0x7ff00000
 8013f58:	080187c4 	.word	0x080187c4
 8013f5c:	0801876c 	.word	0x0801876c
 8013f60:	000002ef 	.word	0x000002ef
 8013f64:	0039      	movs	r1, r7
 8013f66:	693a      	ldr	r2, [r7, #16]
 8013f68:	310c      	adds	r1, #12
 8013f6a:	3202      	adds	r2, #2
 8013f6c:	0092      	lsls	r2, r2, #2
 8013f6e:	300c      	adds	r0, #12
 8013f70:	f7ff fa1c 	bl	80133ac <memcpy>
 8013f74:	2201      	movs	r2, #1
 8013f76:	0021      	movs	r1, r4
 8013f78:	9804      	ldr	r0, [sp, #16]
 8013f7a:	f000 ff03 	bl	8014d84 <__lshift>
 8013f7e:	9b06      	ldr	r3, [sp, #24]
 8013f80:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013f82:	9307      	str	r3, [sp, #28]
 8013f84:	3b01      	subs	r3, #1
 8013f86:	189b      	adds	r3, r3, r2
 8013f88:	2201      	movs	r2, #1
 8013f8a:	003d      	movs	r5, r7
 8013f8c:	0007      	movs	r7, r0
 8013f8e:	930e      	str	r3, [sp, #56]	; 0x38
 8013f90:	9b08      	ldr	r3, [sp, #32]
 8013f92:	4013      	ands	r3, r2
 8013f94:	930d      	str	r3, [sp, #52]	; 0x34
 8013f96:	0031      	movs	r1, r6
 8013f98:	9805      	ldr	r0, [sp, #20]
 8013f9a:	f7ff fa39 	bl	8013410 <quorem>
 8013f9e:	0029      	movs	r1, r5
 8013fa0:	0004      	movs	r4, r0
 8013fa2:	900b      	str	r0, [sp, #44]	; 0x2c
 8013fa4:	9805      	ldr	r0, [sp, #20]
 8013fa6:	f000 ff5b 	bl	8014e60 <__mcmp>
 8013faa:	003a      	movs	r2, r7
 8013fac:	900c      	str	r0, [sp, #48]	; 0x30
 8013fae:	0031      	movs	r1, r6
 8013fb0:	9804      	ldr	r0, [sp, #16]
 8013fb2:	f000 ff71 	bl	8014e98 <__mdiff>
 8013fb6:	2201      	movs	r2, #1
 8013fb8:	68c3      	ldr	r3, [r0, #12]
 8013fba:	3430      	adds	r4, #48	; 0x30
 8013fbc:	9008      	str	r0, [sp, #32]
 8013fbe:	920a      	str	r2, [sp, #40]	; 0x28
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d104      	bne.n	8013fce <_dtoa_r+0xa9e>
 8013fc4:	0001      	movs	r1, r0
 8013fc6:	9805      	ldr	r0, [sp, #20]
 8013fc8:	f000 ff4a 	bl	8014e60 <__mcmp>
 8013fcc:	900a      	str	r0, [sp, #40]	; 0x28
 8013fce:	9908      	ldr	r1, [sp, #32]
 8013fd0:	9804      	ldr	r0, [sp, #16]
 8013fd2:	f000 fcb7 	bl	8014944 <_Bfree>
 8013fd6:	9b07      	ldr	r3, [sp, #28]
 8013fd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013fda:	3301      	adds	r3, #1
 8013fdc:	9308      	str	r3, [sp, #32]
 8013fde:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013fe0:	4313      	orrs	r3, r2
 8013fe2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013fe4:	4313      	orrs	r3, r2
 8013fe6:	d109      	bne.n	8013ffc <_dtoa_r+0xacc>
 8013fe8:	2c39      	cmp	r4, #57	; 0x39
 8013fea:	d022      	beq.n	8014032 <_dtoa_r+0xb02>
 8013fec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	dd01      	ble.n	8013ff6 <_dtoa_r+0xac6>
 8013ff2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8013ff4:	3431      	adds	r4, #49	; 0x31
 8013ff6:	9b07      	ldr	r3, [sp, #28]
 8013ff8:	701c      	strb	r4, [r3, #0]
 8013ffa:	e76e      	b.n	8013eda <_dtoa_r+0x9aa>
 8013ffc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013ffe:	2b00      	cmp	r3, #0
 8014000:	db04      	blt.n	801400c <_dtoa_r+0xadc>
 8014002:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8014004:	4313      	orrs	r3, r2
 8014006:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014008:	4313      	orrs	r3, r2
 801400a:	d11e      	bne.n	801404a <_dtoa_r+0xb1a>
 801400c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801400e:	2b00      	cmp	r3, #0
 8014010:	ddf1      	ble.n	8013ff6 <_dtoa_r+0xac6>
 8014012:	9905      	ldr	r1, [sp, #20]
 8014014:	2201      	movs	r2, #1
 8014016:	9804      	ldr	r0, [sp, #16]
 8014018:	f000 feb4 	bl	8014d84 <__lshift>
 801401c:	0031      	movs	r1, r6
 801401e:	9005      	str	r0, [sp, #20]
 8014020:	f000 ff1e 	bl	8014e60 <__mcmp>
 8014024:	2800      	cmp	r0, #0
 8014026:	dc02      	bgt.n	801402e <_dtoa_r+0xafe>
 8014028:	d1e5      	bne.n	8013ff6 <_dtoa_r+0xac6>
 801402a:	07e3      	lsls	r3, r4, #31
 801402c:	d5e3      	bpl.n	8013ff6 <_dtoa_r+0xac6>
 801402e:	2c39      	cmp	r4, #57	; 0x39
 8014030:	d1df      	bne.n	8013ff2 <_dtoa_r+0xac2>
 8014032:	2339      	movs	r3, #57	; 0x39
 8014034:	9a07      	ldr	r2, [sp, #28]
 8014036:	7013      	strb	r3, [r2, #0]
 8014038:	9b08      	ldr	r3, [sp, #32]
 801403a:	9308      	str	r3, [sp, #32]
 801403c:	3b01      	subs	r3, #1
 801403e:	781a      	ldrb	r2, [r3, #0]
 8014040:	2a39      	cmp	r2, #57	; 0x39
 8014042:	d063      	beq.n	801410c <_dtoa_r+0xbdc>
 8014044:	3201      	adds	r2, #1
 8014046:	701a      	strb	r2, [r3, #0]
 8014048:	e747      	b.n	8013eda <_dtoa_r+0x9aa>
 801404a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801404c:	2b00      	cmp	r3, #0
 801404e:	dd03      	ble.n	8014058 <_dtoa_r+0xb28>
 8014050:	2c39      	cmp	r4, #57	; 0x39
 8014052:	d0ee      	beq.n	8014032 <_dtoa_r+0xb02>
 8014054:	3401      	adds	r4, #1
 8014056:	e7ce      	b.n	8013ff6 <_dtoa_r+0xac6>
 8014058:	9b07      	ldr	r3, [sp, #28]
 801405a:	9a07      	ldr	r2, [sp, #28]
 801405c:	701c      	strb	r4, [r3, #0]
 801405e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014060:	4293      	cmp	r3, r2
 8014062:	d03e      	beq.n	80140e2 <_dtoa_r+0xbb2>
 8014064:	2300      	movs	r3, #0
 8014066:	220a      	movs	r2, #10
 8014068:	9905      	ldr	r1, [sp, #20]
 801406a:	9804      	ldr	r0, [sp, #16]
 801406c:	f000 fc8e 	bl	801498c <__multadd>
 8014070:	2300      	movs	r3, #0
 8014072:	9005      	str	r0, [sp, #20]
 8014074:	220a      	movs	r2, #10
 8014076:	0029      	movs	r1, r5
 8014078:	9804      	ldr	r0, [sp, #16]
 801407a:	42bd      	cmp	r5, r7
 801407c:	d106      	bne.n	801408c <_dtoa_r+0xb5c>
 801407e:	f000 fc85 	bl	801498c <__multadd>
 8014082:	0005      	movs	r5, r0
 8014084:	0007      	movs	r7, r0
 8014086:	9b08      	ldr	r3, [sp, #32]
 8014088:	9307      	str	r3, [sp, #28]
 801408a:	e784      	b.n	8013f96 <_dtoa_r+0xa66>
 801408c:	f000 fc7e 	bl	801498c <__multadd>
 8014090:	0039      	movs	r1, r7
 8014092:	0005      	movs	r5, r0
 8014094:	2300      	movs	r3, #0
 8014096:	220a      	movs	r2, #10
 8014098:	9804      	ldr	r0, [sp, #16]
 801409a:	f000 fc77 	bl	801498c <__multadd>
 801409e:	0007      	movs	r7, r0
 80140a0:	e7f1      	b.n	8014086 <_dtoa_r+0xb56>
 80140a2:	9b07      	ldr	r3, [sp, #28]
 80140a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80140a6:	2500      	movs	r5, #0
 80140a8:	0031      	movs	r1, r6
 80140aa:	9805      	ldr	r0, [sp, #20]
 80140ac:	f7ff f9b0 	bl	8013410 <quorem>
 80140b0:	9b06      	ldr	r3, [sp, #24]
 80140b2:	3030      	adds	r0, #48	; 0x30
 80140b4:	5558      	strb	r0, [r3, r5]
 80140b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80140b8:	3501      	adds	r5, #1
 80140ba:	0004      	movs	r4, r0
 80140bc:	42ab      	cmp	r3, r5
 80140be:	dd07      	ble.n	80140d0 <_dtoa_r+0xba0>
 80140c0:	2300      	movs	r3, #0
 80140c2:	220a      	movs	r2, #10
 80140c4:	9905      	ldr	r1, [sp, #20]
 80140c6:	9804      	ldr	r0, [sp, #16]
 80140c8:	f000 fc60 	bl	801498c <__multadd>
 80140cc:	9005      	str	r0, [sp, #20]
 80140ce:	e7eb      	b.n	80140a8 <_dtoa_r+0xb78>
 80140d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80140d2:	2301      	movs	r3, #1
 80140d4:	2a00      	cmp	r2, #0
 80140d6:	dd00      	ble.n	80140da <_dtoa_r+0xbaa>
 80140d8:	0013      	movs	r3, r2
 80140da:	2500      	movs	r5, #0
 80140dc:	9a06      	ldr	r2, [sp, #24]
 80140de:	18d3      	adds	r3, r2, r3
 80140e0:	9308      	str	r3, [sp, #32]
 80140e2:	9905      	ldr	r1, [sp, #20]
 80140e4:	2201      	movs	r2, #1
 80140e6:	9804      	ldr	r0, [sp, #16]
 80140e8:	f000 fe4c 	bl	8014d84 <__lshift>
 80140ec:	0031      	movs	r1, r6
 80140ee:	9005      	str	r0, [sp, #20]
 80140f0:	f000 feb6 	bl	8014e60 <__mcmp>
 80140f4:	2800      	cmp	r0, #0
 80140f6:	dc9f      	bgt.n	8014038 <_dtoa_r+0xb08>
 80140f8:	d101      	bne.n	80140fe <_dtoa_r+0xbce>
 80140fa:	07e4      	lsls	r4, r4, #31
 80140fc:	d49c      	bmi.n	8014038 <_dtoa_r+0xb08>
 80140fe:	9b08      	ldr	r3, [sp, #32]
 8014100:	9308      	str	r3, [sp, #32]
 8014102:	3b01      	subs	r3, #1
 8014104:	781a      	ldrb	r2, [r3, #0]
 8014106:	2a30      	cmp	r2, #48	; 0x30
 8014108:	d0fa      	beq.n	8014100 <_dtoa_r+0xbd0>
 801410a:	e6e6      	b.n	8013eda <_dtoa_r+0x9aa>
 801410c:	9a06      	ldr	r2, [sp, #24]
 801410e:	429a      	cmp	r2, r3
 8014110:	d193      	bne.n	801403a <_dtoa_r+0xb0a>
 8014112:	9b03      	ldr	r3, [sp, #12]
 8014114:	3301      	adds	r3, #1
 8014116:	9303      	str	r3, [sp, #12]
 8014118:	2331      	movs	r3, #49	; 0x31
 801411a:	7013      	strb	r3, [r2, #0]
 801411c:	e6dd      	b.n	8013eda <_dtoa_r+0x9aa>
 801411e:	4b09      	ldr	r3, [pc, #36]	; (8014144 <_dtoa_r+0xc14>)
 8014120:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8014122:	9306      	str	r3, [sp, #24]
 8014124:	4b08      	ldr	r3, [pc, #32]	; (8014148 <_dtoa_r+0xc18>)
 8014126:	2a00      	cmp	r2, #0
 8014128:	d001      	beq.n	801412e <_dtoa_r+0xbfe>
 801412a:	f7ff fa49 	bl	80135c0 <_dtoa_r+0x90>
 801412e:	f7ff fa49 	bl	80135c4 <_dtoa_r+0x94>
 8014132:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014134:	2b00      	cmp	r3, #0
 8014136:	dcb6      	bgt.n	80140a6 <_dtoa_r+0xb76>
 8014138:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801413a:	2b02      	cmp	r3, #2
 801413c:	dd00      	ble.n	8014140 <_dtoa_r+0xc10>
 801413e:	e6b6      	b.n	8013eae <_dtoa_r+0x97e>
 8014140:	e7b1      	b.n	80140a6 <_dtoa_r+0xb76>
 8014142:	46c0      	nop			; (mov r8, r8)
 8014144:	0801875f 	.word	0x0801875f
 8014148:	08018767 	.word	0x08018767

0801414c <_free_r>:
 801414c:	b570      	push	{r4, r5, r6, lr}
 801414e:	0005      	movs	r5, r0
 8014150:	2900      	cmp	r1, #0
 8014152:	d010      	beq.n	8014176 <_free_r+0x2a>
 8014154:	1f0c      	subs	r4, r1, #4
 8014156:	6823      	ldr	r3, [r4, #0]
 8014158:	2b00      	cmp	r3, #0
 801415a:	da00      	bge.n	801415e <_free_r+0x12>
 801415c:	18e4      	adds	r4, r4, r3
 801415e:	0028      	movs	r0, r5
 8014160:	f7fd f894 	bl	801128c <__malloc_lock>
 8014164:	4a1d      	ldr	r2, [pc, #116]	; (80141dc <_free_r+0x90>)
 8014166:	6813      	ldr	r3, [r2, #0]
 8014168:	2b00      	cmp	r3, #0
 801416a:	d105      	bne.n	8014178 <_free_r+0x2c>
 801416c:	6063      	str	r3, [r4, #4]
 801416e:	6014      	str	r4, [r2, #0]
 8014170:	0028      	movs	r0, r5
 8014172:	f7fd f893 	bl	801129c <__malloc_unlock>
 8014176:	bd70      	pop	{r4, r5, r6, pc}
 8014178:	42a3      	cmp	r3, r4
 801417a:	d908      	bls.n	801418e <_free_r+0x42>
 801417c:	6820      	ldr	r0, [r4, #0]
 801417e:	1821      	adds	r1, r4, r0
 8014180:	428b      	cmp	r3, r1
 8014182:	d1f3      	bne.n	801416c <_free_r+0x20>
 8014184:	6819      	ldr	r1, [r3, #0]
 8014186:	685b      	ldr	r3, [r3, #4]
 8014188:	1809      	adds	r1, r1, r0
 801418a:	6021      	str	r1, [r4, #0]
 801418c:	e7ee      	b.n	801416c <_free_r+0x20>
 801418e:	001a      	movs	r2, r3
 8014190:	685b      	ldr	r3, [r3, #4]
 8014192:	2b00      	cmp	r3, #0
 8014194:	d001      	beq.n	801419a <_free_r+0x4e>
 8014196:	42a3      	cmp	r3, r4
 8014198:	d9f9      	bls.n	801418e <_free_r+0x42>
 801419a:	6811      	ldr	r1, [r2, #0]
 801419c:	1850      	adds	r0, r2, r1
 801419e:	42a0      	cmp	r0, r4
 80141a0:	d10b      	bne.n	80141ba <_free_r+0x6e>
 80141a2:	6820      	ldr	r0, [r4, #0]
 80141a4:	1809      	adds	r1, r1, r0
 80141a6:	1850      	adds	r0, r2, r1
 80141a8:	6011      	str	r1, [r2, #0]
 80141aa:	4283      	cmp	r3, r0
 80141ac:	d1e0      	bne.n	8014170 <_free_r+0x24>
 80141ae:	6818      	ldr	r0, [r3, #0]
 80141b0:	685b      	ldr	r3, [r3, #4]
 80141b2:	1841      	adds	r1, r0, r1
 80141b4:	6011      	str	r1, [r2, #0]
 80141b6:	6053      	str	r3, [r2, #4]
 80141b8:	e7da      	b.n	8014170 <_free_r+0x24>
 80141ba:	42a0      	cmp	r0, r4
 80141bc:	d902      	bls.n	80141c4 <_free_r+0x78>
 80141be:	230c      	movs	r3, #12
 80141c0:	602b      	str	r3, [r5, #0]
 80141c2:	e7d5      	b.n	8014170 <_free_r+0x24>
 80141c4:	6820      	ldr	r0, [r4, #0]
 80141c6:	1821      	adds	r1, r4, r0
 80141c8:	428b      	cmp	r3, r1
 80141ca:	d103      	bne.n	80141d4 <_free_r+0x88>
 80141cc:	6819      	ldr	r1, [r3, #0]
 80141ce:	685b      	ldr	r3, [r3, #4]
 80141d0:	1809      	adds	r1, r1, r0
 80141d2:	6021      	str	r1, [r4, #0]
 80141d4:	6063      	str	r3, [r4, #4]
 80141d6:	6054      	str	r4, [r2, #4]
 80141d8:	e7ca      	b.n	8014170 <_free_r+0x24>
 80141da:	46c0      	nop			; (mov r8, r8)
 80141dc:	2000594c 	.word	0x2000594c

080141e0 <rshift>:
 80141e0:	0002      	movs	r2, r0
 80141e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80141e4:	6904      	ldr	r4, [r0, #16]
 80141e6:	114b      	asrs	r3, r1, #5
 80141e8:	b085      	sub	sp, #20
 80141ea:	3214      	adds	r2, #20
 80141ec:	9302      	str	r3, [sp, #8]
 80141ee:	114d      	asrs	r5, r1, #5
 80141f0:	0013      	movs	r3, r2
 80141f2:	42ac      	cmp	r4, r5
 80141f4:	dd32      	ble.n	801425c <rshift+0x7c>
 80141f6:	261f      	movs	r6, #31
 80141f8:	000f      	movs	r7, r1
 80141fa:	114b      	asrs	r3, r1, #5
 80141fc:	009b      	lsls	r3, r3, #2
 80141fe:	00a5      	lsls	r5, r4, #2
 8014200:	18d3      	adds	r3, r2, r3
 8014202:	4037      	ands	r7, r6
 8014204:	1955      	adds	r5, r2, r5
 8014206:	9300      	str	r3, [sp, #0]
 8014208:	9701      	str	r7, [sp, #4]
 801420a:	4231      	tst	r1, r6
 801420c:	d10d      	bne.n	801422a <rshift+0x4a>
 801420e:	0016      	movs	r6, r2
 8014210:	0019      	movs	r1, r3
 8014212:	428d      	cmp	r5, r1
 8014214:	d836      	bhi.n	8014284 <rshift+0xa4>
 8014216:	9900      	ldr	r1, [sp, #0]
 8014218:	2300      	movs	r3, #0
 801421a:	3903      	subs	r1, #3
 801421c:	428d      	cmp	r5, r1
 801421e:	d302      	bcc.n	8014226 <rshift+0x46>
 8014220:	9b02      	ldr	r3, [sp, #8]
 8014222:	1ae4      	subs	r4, r4, r3
 8014224:	00a3      	lsls	r3, r4, #2
 8014226:	18d3      	adds	r3, r2, r3
 8014228:	e018      	b.n	801425c <rshift+0x7c>
 801422a:	2120      	movs	r1, #32
 801422c:	9e01      	ldr	r6, [sp, #4]
 801422e:	9f01      	ldr	r7, [sp, #4]
 8014230:	1b89      	subs	r1, r1, r6
 8014232:	9e00      	ldr	r6, [sp, #0]
 8014234:	9103      	str	r1, [sp, #12]
 8014236:	ce02      	ldmia	r6!, {r1}
 8014238:	4694      	mov	ip, r2
 801423a:	40f9      	lsrs	r1, r7
 801423c:	42b5      	cmp	r5, r6
 801423e:	d816      	bhi.n	801426e <rshift+0x8e>
 8014240:	9e00      	ldr	r6, [sp, #0]
 8014242:	2300      	movs	r3, #0
 8014244:	3601      	adds	r6, #1
 8014246:	42b5      	cmp	r5, r6
 8014248:	d303      	bcc.n	8014252 <rshift+0x72>
 801424a:	9b02      	ldr	r3, [sp, #8]
 801424c:	1ae3      	subs	r3, r4, r3
 801424e:	009b      	lsls	r3, r3, #2
 8014250:	3b04      	subs	r3, #4
 8014252:	18d3      	adds	r3, r2, r3
 8014254:	6019      	str	r1, [r3, #0]
 8014256:	2900      	cmp	r1, #0
 8014258:	d000      	beq.n	801425c <rshift+0x7c>
 801425a:	3304      	adds	r3, #4
 801425c:	1a99      	subs	r1, r3, r2
 801425e:	1089      	asrs	r1, r1, #2
 8014260:	6101      	str	r1, [r0, #16]
 8014262:	4293      	cmp	r3, r2
 8014264:	d101      	bne.n	801426a <rshift+0x8a>
 8014266:	2300      	movs	r3, #0
 8014268:	6143      	str	r3, [r0, #20]
 801426a:	b005      	add	sp, #20
 801426c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801426e:	6837      	ldr	r7, [r6, #0]
 8014270:	9b03      	ldr	r3, [sp, #12]
 8014272:	409f      	lsls	r7, r3
 8014274:	430f      	orrs	r7, r1
 8014276:	4661      	mov	r1, ip
 8014278:	c180      	stmia	r1!, {r7}
 801427a:	468c      	mov	ip, r1
 801427c:	9b01      	ldr	r3, [sp, #4]
 801427e:	ce02      	ldmia	r6!, {r1}
 8014280:	40d9      	lsrs	r1, r3
 8014282:	e7db      	b.n	801423c <rshift+0x5c>
 8014284:	c980      	ldmia	r1!, {r7}
 8014286:	c680      	stmia	r6!, {r7}
 8014288:	e7c3      	b.n	8014212 <rshift+0x32>

0801428a <__hexdig_fun>:
 801428a:	0002      	movs	r2, r0
 801428c:	3a30      	subs	r2, #48	; 0x30
 801428e:	0003      	movs	r3, r0
 8014290:	2a09      	cmp	r2, #9
 8014292:	d802      	bhi.n	801429a <__hexdig_fun+0x10>
 8014294:	3b20      	subs	r3, #32
 8014296:	b2d8      	uxtb	r0, r3
 8014298:	4770      	bx	lr
 801429a:	0002      	movs	r2, r0
 801429c:	3a61      	subs	r2, #97	; 0x61
 801429e:	2a05      	cmp	r2, #5
 80142a0:	d801      	bhi.n	80142a6 <__hexdig_fun+0x1c>
 80142a2:	3b47      	subs	r3, #71	; 0x47
 80142a4:	e7f7      	b.n	8014296 <__hexdig_fun+0xc>
 80142a6:	001a      	movs	r2, r3
 80142a8:	3a41      	subs	r2, #65	; 0x41
 80142aa:	2000      	movs	r0, #0
 80142ac:	2a05      	cmp	r2, #5
 80142ae:	d8f3      	bhi.n	8014298 <__hexdig_fun+0xe>
 80142b0:	3b27      	subs	r3, #39	; 0x27
 80142b2:	e7f0      	b.n	8014296 <__hexdig_fun+0xc>

080142b4 <__gethex>:
 80142b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80142b6:	b089      	sub	sp, #36	; 0x24
 80142b8:	9307      	str	r3, [sp, #28]
 80142ba:	2302      	movs	r3, #2
 80142bc:	9201      	str	r2, [sp, #4]
 80142be:	680a      	ldr	r2, [r1, #0]
 80142c0:	425b      	negs	r3, r3
 80142c2:	9003      	str	r0, [sp, #12]
 80142c4:	9106      	str	r1, [sp, #24]
 80142c6:	1c96      	adds	r6, r2, #2
 80142c8:	1a9b      	subs	r3, r3, r2
 80142ca:	199a      	adds	r2, r3, r6
 80142cc:	9600      	str	r6, [sp, #0]
 80142ce:	9205      	str	r2, [sp, #20]
 80142d0:	9a00      	ldr	r2, [sp, #0]
 80142d2:	3601      	adds	r6, #1
 80142d4:	7810      	ldrb	r0, [r2, #0]
 80142d6:	2830      	cmp	r0, #48	; 0x30
 80142d8:	d0f7      	beq.n	80142ca <__gethex+0x16>
 80142da:	f7ff ffd6 	bl	801428a <__hexdig_fun>
 80142de:	2300      	movs	r3, #0
 80142e0:	001d      	movs	r5, r3
 80142e2:	9302      	str	r3, [sp, #8]
 80142e4:	4298      	cmp	r0, r3
 80142e6:	d11d      	bne.n	8014324 <__gethex+0x70>
 80142e8:	2201      	movs	r2, #1
 80142ea:	49a6      	ldr	r1, [pc, #664]	; (8014584 <__gethex+0x2d0>)
 80142ec:	9800      	ldr	r0, [sp, #0]
 80142ee:	f7fe feb8 	bl	8013062 <strncmp>
 80142f2:	0007      	movs	r7, r0
 80142f4:	42a8      	cmp	r0, r5
 80142f6:	d169      	bne.n	80143cc <__gethex+0x118>
 80142f8:	9b00      	ldr	r3, [sp, #0]
 80142fa:	0034      	movs	r4, r6
 80142fc:	7858      	ldrb	r0, [r3, #1]
 80142fe:	f7ff ffc4 	bl	801428a <__hexdig_fun>
 8014302:	2301      	movs	r3, #1
 8014304:	9302      	str	r3, [sp, #8]
 8014306:	42a8      	cmp	r0, r5
 8014308:	d02f      	beq.n	801436a <__gethex+0xb6>
 801430a:	9600      	str	r6, [sp, #0]
 801430c:	9b00      	ldr	r3, [sp, #0]
 801430e:	7818      	ldrb	r0, [r3, #0]
 8014310:	2830      	cmp	r0, #48	; 0x30
 8014312:	d009      	beq.n	8014328 <__gethex+0x74>
 8014314:	f7ff ffb9 	bl	801428a <__hexdig_fun>
 8014318:	4242      	negs	r2, r0
 801431a:	4142      	adcs	r2, r0
 801431c:	2301      	movs	r3, #1
 801431e:	0035      	movs	r5, r6
 8014320:	9202      	str	r2, [sp, #8]
 8014322:	9305      	str	r3, [sp, #20]
 8014324:	9c00      	ldr	r4, [sp, #0]
 8014326:	e004      	b.n	8014332 <__gethex+0x7e>
 8014328:	9b00      	ldr	r3, [sp, #0]
 801432a:	3301      	adds	r3, #1
 801432c:	9300      	str	r3, [sp, #0]
 801432e:	e7ed      	b.n	801430c <__gethex+0x58>
 8014330:	3401      	adds	r4, #1
 8014332:	7820      	ldrb	r0, [r4, #0]
 8014334:	f7ff ffa9 	bl	801428a <__hexdig_fun>
 8014338:	1e07      	subs	r7, r0, #0
 801433a:	d1f9      	bne.n	8014330 <__gethex+0x7c>
 801433c:	2201      	movs	r2, #1
 801433e:	0020      	movs	r0, r4
 8014340:	4990      	ldr	r1, [pc, #576]	; (8014584 <__gethex+0x2d0>)
 8014342:	f7fe fe8e 	bl	8013062 <strncmp>
 8014346:	2800      	cmp	r0, #0
 8014348:	d10d      	bne.n	8014366 <__gethex+0xb2>
 801434a:	2d00      	cmp	r5, #0
 801434c:	d106      	bne.n	801435c <__gethex+0xa8>
 801434e:	3401      	adds	r4, #1
 8014350:	0025      	movs	r5, r4
 8014352:	7820      	ldrb	r0, [r4, #0]
 8014354:	f7ff ff99 	bl	801428a <__hexdig_fun>
 8014358:	2800      	cmp	r0, #0
 801435a:	d102      	bne.n	8014362 <__gethex+0xae>
 801435c:	1b2d      	subs	r5, r5, r4
 801435e:	00af      	lsls	r7, r5, #2
 8014360:	e003      	b.n	801436a <__gethex+0xb6>
 8014362:	3401      	adds	r4, #1
 8014364:	e7f5      	b.n	8014352 <__gethex+0x9e>
 8014366:	2d00      	cmp	r5, #0
 8014368:	d1f8      	bne.n	801435c <__gethex+0xa8>
 801436a:	2220      	movs	r2, #32
 801436c:	7823      	ldrb	r3, [r4, #0]
 801436e:	0026      	movs	r6, r4
 8014370:	4393      	bics	r3, r2
 8014372:	2b50      	cmp	r3, #80	; 0x50
 8014374:	d11d      	bne.n	80143b2 <__gethex+0xfe>
 8014376:	7863      	ldrb	r3, [r4, #1]
 8014378:	2b2b      	cmp	r3, #43	; 0x2b
 801437a:	d02c      	beq.n	80143d6 <__gethex+0x122>
 801437c:	2b2d      	cmp	r3, #45	; 0x2d
 801437e:	d02e      	beq.n	80143de <__gethex+0x12a>
 8014380:	2300      	movs	r3, #0
 8014382:	1c66      	adds	r6, r4, #1
 8014384:	9304      	str	r3, [sp, #16]
 8014386:	7830      	ldrb	r0, [r6, #0]
 8014388:	f7ff ff7f 	bl	801428a <__hexdig_fun>
 801438c:	1e43      	subs	r3, r0, #1
 801438e:	b2db      	uxtb	r3, r3
 8014390:	2b18      	cmp	r3, #24
 8014392:	d82b      	bhi.n	80143ec <__gethex+0x138>
 8014394:	3810      	subs	r0, #16
 8014396:	0005      	movs	r5, r0
 8014398:	7870      	ldrb	r0, [r6, #1]
 801439a:	f7ff ff76 	bl	801428a <__hexdig_fun>
 801439e:	1e43      	subs	r3, r0, #1
 80143a0:	b2db      	uxtb	r3, r3
 80143a2:	3601      	adds	r6, #1
 80143a4:	2b18      	cmp	r3, #24
 80143a6:	d91c      	bls.n	80143e2 <__gethex+0x12e>
 80143a8:	9b04      	ldr	r3, [sp, #16]
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	d000      	beq.n	80143b0 <__gethex+0xfc>
 80143ae:	426d      	negs	r5, r5
 80143b0:	197f      	adds	r7, r7, r5
 80143b2:	9b06      	ldr	r3, [sp, #24]
 80143b4:	601e      	str	r6, [r3, #0]
 80143b6:	9b02      	ldr	r3, [sp, #8]
 80143b8:	2b00      	cmp	r3, #0
 80143ba:	d019      	beq.n	80143f0 <__gethex+0x13c>
 80143bc:	2600      	movs	r6, #0
 80143be:	9b05      	ldr	r3, [sp, #20]
 80143c0:	42b3      	cmp	r3, r6
 80143c2:	d100      	bne.n	80143c6 <__gethex+0x112>
 80143c4:	3606      	adds	r6, #6
 80143c6:	0030      	movs	r0, r6
 80143c8:	b009      	add	sp, #36	; 0x24
 80143ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80143cc:	2301      	movs	r3, #1
 80143ce:	2700      	movs	r7, #0
 80143d0:	9c00      	ldr	r4, [sp, #0]
 80143d2:	9302      	str	r3, [sp, #8]
 80143d4:	e7c9      	b.n	801436a <__gethex+0xb6>
 80143d6:	2300      	movs	r3, #0
 80143d8:	9304      	str	r3, [sp, #16]
 80143da:	1ca6      	adds	r6, r4, #2
 80143dc:	e7d3      	b.n	8014386 <__gethex+0xd2>
 80143de:	2301      	movs	r3, #1
 80143e0:	e7fa      	b.n	80143d8 <__gethex+0x124>
 80143e2:	230a      	movs	r3, #10
 80143e4:	435d      	muls	r5, r3
 80143e6:	182d      	adds	r5, r5, r0
 80143e8:	3d10      	subs	r5, #16
 80143ea:	e7d5      	b.n	8014398 <__gethex+0xe4>
 80143ec:	0026      	movs	r6, r4
 80143ee:	e7e0      	b.n	80143b2 <__gethex+0xfe>
 80143f0:	9b00      	ldr	r3, [sp, #0]
 80143f2:	9902      	ldr	r1, [sp, #8]
 80143f4:	1ae3      	subs	r3, r4, r3
 80143f6:	3b01      	subs	r3, #1
 80143f8:	2b07      	cmp	r3, #7
 80143fa:	dc0a      	bgt.n	8014412 <__gethex+0x15e>
 80143fc:	9803      	ldr	r0, [sp, #12]
 80143fe:	f000 fa5d 	bl	80148bc <_Balloc>
 8014402:	1e05      	subs	r5, r0, #0
 8014404:	d108      	bne.n	8014418 <__gethex+0x164>
 8014406:	002a      	movs	r2, r5
 8014408:	21e4      	movs	r1, #228	; 0xe4
 801440a:	4b5f      	ldr	r3, [pc, #380]	; (8014588 <__gethex+0x2d4>)
 801440c:	485f      	ldr	r0, [pc, #380]	; (801458c <__gethex+0x2d8>)
 801440e:	f7fe ffe1 	bl	80133d4 <__assert_func>
 8014412:	3101      	adds	r1, #1
 8014414:	105b      	asrs	r3, r3, #1
 8014416:	e7ef      	b.n	80143f8 <__gethex+0x144>
 8014418:	0003      	movs	r3, r0
 801441a:	3314      	adds	r3, #20
 801441c:	9302      	str	r3, [sp, #8]
 801441e:	9305      	str	r3, [sp, #20]
 8014420:	2300      	movs	r3, #0
 8014422:	001e      	movs	r6, r3
 8014424:	9304      	str	r3, [sp, #16]
 8014426:	9b00      	ldr	r3, [sp, #0]
 8014428:	42a3      	cmp	r3, r4
 801442a:	d33f      	bcc.n	80144ac <__gethex+0x1f8>
 801442c:	9c05      	ldr	r4, [sp, #20]
 801442e:	9b02      	ldr	r3, [sp, #8]
 8014430:	c440      	stmia	r4!, {r6}
 8014432:	1ae4      	subs	r4, r4, r3
 8014434:	10a4      	asrs	r4, r4, #2
 8014436:	0030      	movs	r0, r6
 8014438:	612c      	str	r4, [r5, #16]
 801443a:	f000 fb37 	bl	8014aac <__hi0bits>
 801443e:	9b01      	ldr	r3, [sp, #4]
 8014440:	0164      	lsls	r4, r4, #5
 8014442:	681b      	ldr	r3, [r3, #0]
 8014444:	1a26      	subs	r6, r4, r0
 8014446:	9300      	str	r3, [sp, #0]
 8014448:	429e      	cmp	r6, r3
 801444a:	dd51      	ble.n	80144f0 <__gethex+0x23c>
 801444c:	1af6      	subs	r6, r6, r3
 801444e:	0031      	movs	r1, r6
 8014450:	0028      	movs	r0, r5
 8014452:	f000 fecb 	bl	80151ec <__any_on>
 8014456:	1e04      	subs	r4, r0, #0
 8014458:	d016      	beq.n	8014488 <__gethex+0x1d4>
 801445a:	2401      	movs	r4, #1
 801445c:	231f      	movs	r3, #31
 801445e:	0020      	movs	r0, r4
 8014460:	1e72      	subs	r2, r6, #1
 8014462:	4013      	ands	r3, r2
 8014464:	4098      	lsls	r0, r3
 8014466:	0003      	movs	r3, r0
 8014468:	1151      	asrs	r1, r2, #5
 801446a:	9802      	ldr	r0, [sp, #8]
 801446c:	0089      	lsls	r1, r1, #2
 801446e:	5809      	ldr	r1, [r1, r0]
 8014470:	4219      	tst	r1, r3
 8014472:	d009      	beq.n	8014488 <__gethex+0x1d4>
 8014474:	42a2      	cmp	r2, r4
 8014476:	dd06      	ble.n	8014486 <__gethex+0x1d2>
 8014478:	0028      	movs	r0, r5
 801447a:	1eb1      	subs	r1, r6, #2
 801447c:	f000 feb6 	bl	80151ec <__any_on>
 8014480:	3402      	adds	r4, #2
 8014482:	2800      	cmp	r0, #0
 8014484:	d100      	bne.n	8014488 <__gethex+0x1d4>
 8014486:	2402      	movs	r4, #2
 8014488:	0031      	movs	r1, r6
 801448a:	0028      	movs	r0, r5
 801448c:	f7ff fea8 	bl	80141e0 <rshift>
 8014490:	19bf      	adds	r7, r7, r6
 8014492:	9b01      	ldr	r3, [sp, #4]
 8014494:	689b      	ldr	r3, [r3, #8]
 8014496:	42bb      	cmp	r3, r7
 8014498:	da3a      	bge.n	8014510 <__gethex+0x25c>
 801449a:	0029      	movs	r1, r5
 801449c:	9803      	ldr	r0, [sp, #12]
 801449e:	f000 fa51 	bl	8014944 <_Bfree>
 80144a2:	2300      	movs	r3, #0
 80144a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80144a6:	26a3      	movs	r6, #163	; 0xa3
 80144a8:	6013      	str	r3, [r2, #0]
 80144aa:	e78c      	b.n	80143c6 <__gethex+0x112>
 80144ac:	3c01      	subs	r4, #1
 80144ae:	7823      	ldrb	r3, [r4, #0]
 80144b0:	2b2e      	cmp	r3, #46	; 0x2e
 80144b2:	d012      	beq.n	80144da <__gethex+0x226>
 80144b4:	9b04      	ldr	r3, [sp, #16]
 80144b6:	2b20      	cmp	r3, #32
 80144b8:	d104      	bne.n	80144c4 <__gethex+0x210>
 80144ba:	9b05      	ldr	r3, [sp, #20]
 80144bc:	c340      	stmia	r3!, {r6}
 80144be:	2600      	movs	r6, #0
 80144c0:	9305      	str	r3, [sp, #20]
 80144c2:	9604      	str	r6, [sp, #16]
 80144c4:	7820      	ldrb	r0, [r4, #0]
 80144c6:	f7ff fee0 	bl	801428a <__hexdig_fun>
 80144ca:	230f      	movs	r3, #15
 80144cc:	4018      	ands	r0, r3
 80144ce:	9b04      	ldr	r3, [sp, #16]
 80144d0:	4098      	lsls	r0, r3
 80144d2:	3304      	adds	r3, #4
 80144d4:	4306      	orrs	r6, r0
 80144d6:	9304      	str	r3, [sp, #16]
 80144d8:	e7a5      	b.n	8014426 <__gethex+0x172>
 80144da:	9b00      	ldr	r3, [sp, #0]
 80144dc:	42a3      	cmp	r3, r4
 80144de:	d8e9      	bhi.n	80144b4 <__gethex+0x200>
 80144e0:	2201      	movs	r2, #1
 80144e2:	0020      	movs	r0, r4
 80144e4:	4927      	ldr	r1, [pc, #156]	; (8014584 <__gethex+0x2d0>)
 80144e6:	f7fe fdbc 	bl	8013062 <strncmp>
 80144ea:	2800      	cmp	r0, #0
 80144ec:	d1e2      	bne.n	80144b4 <__gethex+0x200>
 80144ee:	e79a      	b.n	8014426 <__gethex+0x172>
 80144f0:	9b00      	ldr	r3, [sp, #0]
 80144f2:	2400      	movs	r4, #0
 80144f4:	429e      	cmp	r6, r3
 80144f6:	dacc      	bge.n	8014492 <__gethex+0x1de>
 80144f8:	1b9e      	subs	r6, r3, r6
 80144fa:	0029      	movs	r1, r5
 80144fc:	0032      	movs	r2, r6
 80144fe:	9803      	ldr	r0, [sp, #12]
 8014500:	f000 fc40 	bl	8014d84 <__lshift>
 8014504:	0003      	movs	r3, r0
 8014506:	3314      	adds	r3, #20
 8014508:	0005      	movs	r5, r0
 801450a:	1bbf      	subs	r7, r7, r6
 801450c:	9302      	str	r3, [sp, #8]
 801450e:	e7c0      	b.n	8014492 <__gethex+0x1de>
 8014510:	9b01      	ldr	r3, [sp, #4]
 8014512:	685e      	ldr	r6, [r3, #4]
 8014514:	42be      	cmp	r6, r7
 8014516:	dd70      	ble.n	80145fa <__gethex+0x346>
 8014518:	9b00      	ldr	r3, [sp, #0]
 801451a:	1bf6      	subs	r6, r6, r7
 801451c:	42b3      	cmp	r3, r6
 801451e:	dc37      	bgt.n	8014590 <__gethex+0x2dc>
 8014520:	9b01      	ldr	r3, [sp, #4]
 8014522:	68db      	ldr	r3, [r3, #12]
 8014524:	2b02      	cmp	r3, #2
 8014526:	d024      	beq.n	8014572 <__gethex+0x2be>
 8014528:	2b03      	cmp	r3, #3
 801452a:	d026      	beq.n	801457a <__gethex+0x2c6>
 801452c:	2b01      	cmp	r3, #1
 801452e:	d117      	bne.n	8014560 <__gethex+0x2ac>
 8014530:	9b00      	ldr	r3, [sp, #0]
 8014532:	42b3      	cmp	r3, r6
 8014534:	d114      	bne.n	8014560 <__gethex+0x2ac>
 8014536:	2b01      	cmp	r3, #1
 8014538:	d10b      	bne.n	8014552 <__gethex+0x29e>
 801453a:	9b01      	ldr	r3, [sp, #4]
 801453c:	9a07      	ldr	r2, [sp, #28]
 801453e:	685b      	ldr	r3, [r3, #4]
 8014540:	2662      	movs	r6, #98	; 0x62
 8014542:	6013      	str	r3, [r2, #0]
 8014544:	2301      	movs	r3, #1
 8014546:	9a02      	ldr	r2, [sp, #8]
 8014548:	612b      	str	r3, [r5, #16]
 801454a:	6013      	str	r3, [r2, #0]
 801454c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801454e:	601d      	str	r5, [r3, #0]
 8014550:	e739      	b.n	80143c6 <__gethex+0x112>
 8014552:	9900      	ldr	r1, [sp, #0]
 8014554:	0028      	movs	r0, r5
 8014556:	3901      	subs	r1, #1
 8014558:	f000 fe48 	bl	80151ec <__any_on>
 801455c:	2800      	cmp	r0, #0
 801455e:	d1ec      	bne.n	801453a <__gethex+0x286>
 8014560:	0029      	movs	r1, r5
 8014562:	9803      	ldr	r0, [sp, #12]
 8014564:	f000 f9ee 	bl	8014944 <_Bfree>
 8014568:	2300      	movs	r3, #0
 801456a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801456c:	2650      	movs	r6, #80	; 0x50
 801456e:	6013      	str	r3, [r2, #0]
 8014570:	e729      	b.n	80143c6 <__gethex+0x112>
 8014572:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014574:	2b00      	cmp	r3, #0
 8014576:	d1f3      	bne.n	8014560 <__gethex+0x2ac>
 8014578:	e7df      	b.n	801453a <__gethex+0x286>
 801457a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801457c:	2b00      	cmp	r3, #0
 801457e:	d1dc      	bne.n	801453a <__gethex+0x286>
 8014580:	e7ee      	b.n	8014560 <__gethex+0x2ac>
 8014582:	46c0      	nop			; (mov r8, r8)
 8014584:	08018518 	.word	0x08018518
 8014588:	080187c4 	.word	0x080187c4
 801458c:	080187d5 	.word	0x080187d5
 8014590:	1e77      	subs	r7, r6, #1
 8014592:	2c00      	cmp	r4, #0
 8014594:	d12f      	bne.n	80145f6 <__gethex+0x342>
 8014596:	2f00      	cmp	r7, #0
 8014598:	d004      	beq.n	80145a4 <__gethex+0x2f0>
 801459a:	0039      	movs	r1, r7
 801459c:	0028      	movs	r0, r5
 801459e:	f000 fe25 	bl	80151ec <__any_on>
 80145a2:	0004      	movs	r4, r0
 80145a4:	231f      	movs	r3, #31
 80145a6:	117a      	asrs	r2, r7, #5
 80145a8:	401f      	ands	r7, r3
 80145aa:	3b1e      	subs	r3, #30
 80145ac:	40bb      	lsls	r3, r7
 80145ae:	9902      	ldr	r1, [sp, #8]
 80145b0:	0092      	lsls	r2, r2, #2
 80145b2:	5852      	ldr	r2, [r2, r1]
 80145b4:	421a      	tst	r2, r3
 80145b6:	d001      	beq.n	80145bc <__gethex+0x308>
 80145b8:	2302      	movs	r3, #2
 80145ba:	431c      	orrs	r4, r3
 80145bc:	9b00      	ldr	r3, [sp, #0]
 80145be:	0031      	movs	r1, r6
 80145c0:	1b9b      	subs	r3, r3, r6
 80145c2:	2602      	movs	r6, #2
 80145c4:	0028      	movs	r0, r5
 80145c6:	9300      	str	r3, [sp, #0]
 80145c8:	f7ff fe0a 	bl	80141e0 <rshift>
 80145cc:	9b01      	ldr	r3, [sp, #4]
 80145ce:	685f      	ldr	r7, [r3, #4]
 80145d0:	2c00      	cmp	r4, #0
 80145d2:	d041      	beq.n	8014658 <__gethex+0x3a4>
 80145d4:	9b01      	ldr	r3, [sp, #4]
 80145d6:	68db      	ldr	r3, [r3, #12]
 80145d8:	2b02      	cmp	r3, #2
 80145da:	d010      	beq.n	80145fe <__gethex+0x34a>
 80145dc:	2b03      	cmp	r3, #3
 80145de:	d012      	beq.n	8014606 <__gethex+0x352>
 80145e0:	2b01      	cmp	r3, #1
 80145e2:	d106      	bne.n	80145f2 <__gethex+0x33e>
 80145e4:	07a2      	lsls	r2, r4, #30
 80145e6:	d504      	bpl.n	80145f2 <__gethex+0x33e>
 80145e8:	9a02      	ldr	r2, [sp, #8]
 80145ea:	6812      	ldr	r2, [r2, #0]
 80145ec:	4314      	orrs	r4, r2
 80145ee:	421c      	tst	r4, r3
 80145f0:	d10c      	bne.n	801460c <__gethex+0x358>
 80145f2:	2310      	movs	r3, #16
 80145f4:	e02f      	b.n	8014656 <__gethex+0x3a2>
 80145f6:	2401      	movs	r4, #1
 80145f8:	e7d4      	b.n	80145a4 <__gethex+0x2f0>
 80145fa:	2601      	movs	r6, #1
 80145fc:	e7e8      	b.n	80145d0 <__gethex+0x31c>
 80145fe:	2301      	movs	r3, #1
 8014600:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014602:	1a9b      	subs	r3, r3, r2
 8014604:	930f      	str	r3, [sp, #60]	; 0x3c
 8014606:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014608:	2b00      	cmp	r3, #0
 801460a:	d0f2      	beq.n	80145f2 <__gethex+0x33e>
 801460c:	692b      	ldr	r3, [r5, #16]
 801460e:	2000      	movs	r0, #0
 8014610:	9302      	str	r3, [sp, #8]
 8014612:	009b      	lsls	r3, r3, #2
 8014614:	9304      	str	r3, [sp, #16]
 8014616:	002b      	movs	r3, r5
 8014618:	9a04      	ldr	r2, [sp, #16]
 801461a:	3314      	adds	r3, #20
 801461c:	1899      	adds	r1, r3, r2
 801461e:	681a      	ldr	r2, [r3, #0]
 8014620:	1c54      	adds	r4, r2, #1
 8014622:	d01e      	beq.n	8014662 <__gethex+0x3ae>
 8014624:	3201      	adds	r2, #1
 8014626:	601a      	str	r2, [r3, #0]
 8014628:	002b      	movs	r3, r5
 801462a:	3314      	adds	r3, #20
 801462c:	2e02      	cmp	r6, #2
 801462e:	d141      	bne.n	80146b4 <__gethex+0x400>
 8014630:	9a01      	ldr	r2, [sp, #4]
 8014632:	9900      	ldr	r1, [sp, #0]
 8014634:	6812      	ldr	r2, [r2, #0]
 8014636:	3a01      	subs	r2, #1
 8014638:	428a      	cmp	r2, r1
 801463a:	d10b      	bne.n	8014654 <__gethex+0x3a0>
 801463c:	221f      	movs	r2, #31
 801463e:	9800      	ldr	r0, [sp, #0]
 8014640:	1149      	asrs	r1, r1, #5
 8014642:	4002      	ands	r2, r0
 8014644:	2001      	movs	r0, #1
 8014646:	0004      	movs	r4, r0
 8014648:	4094      	lsls	r4, r2
 801464a:	0089      	lsls	r1, r1, #2
 801464c:	58cb      	ldr	r3, [r1, r3]
 801464e:	4223      	tst	r3, r4
 8014650:	d000      	beq.n	8014654 <__gethex+0x3a0>
 8014652:	2601      	movs	r6, #1
 8014654:	2320      	movs	r3, #32
 8014656:	431e      	orrs	r6, r3
 8014658:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801465a:	601d      	str	r5, [r3, #0]
 801465c:	9b07      	ldr	r3, [sp, #28]
 801465e:	601f      	str	r7, [r3, #0]
 8014660:	e6b1      	b.n	80143c6 <__gethex+0x112>
 8014662:	c301      	stmia	r3!, {r0}
 8014664:	4299      	cmp	r1, r3
 8014666:	d8da      	bhi.n	801461e <__gethex+0x36a>
 8014668:	68ab      	ldr	r3, [r5, #8]
 801466a:	9a02      	ldr	r2, [sp, #8]
 801466c:	429a      	cmp	r2, r3
 801466e:	db18      	blt.n	80146a2 <__gethex+0x3ee>
 8014670:	6869      	ldr	r1, [r5, #4]
 8014672:	9803      	ldr	r0, [sp, #12]
 8014674:	3101      	adds	r1, #1
 8014676:	f000 f921 	bl	80148bc <_Balloc>
 801467a:	1e04      	subs	r4, r0, #0
 801467c:	d104      	bne.n	8014688 <__gethex+0x3d4>
 801467e:	0022      	movs	r2, r4
 8014680:	2184      	movs	r1, #132	; 0x84
 8014682:	4b1c      	ldr	r3, [pc, #112]	; (80146f4 <__gethex+0x440>)
 8014684:	481c      	ldr	r0, [pc, #112]	; (80146f8 <__gethex+0x444>)
 8014686:	e6c2      	b.n	801440e <__gethex+0x15a>
 8014688:	0029      	movs	r1, r5
 801468a:	692a      	ldr	r2, [r5, #16]
 801468c:	310c      	adds	r1, #12
 801468e:	3202      	adds	r2, #2
 8014690:	0092      	lsls	r2, r2, #2
 8014692:	300c      	adds	r0, #12
 8014694:	f7fe fe8a 	bl	80133ac <memcpy>
 8014698:	0029      	movs	r1, r5
 801469a:	9803      	ldr	r0, [sp, #12]
 801469c:	f000 f952 	bl	8014944 <_Bfree>
 80146a0:	0025      	movs	r5, r4
 80146a2:	692b      	ldr	r3, [r5, #16]
 80146a4:	1c5a      	adds	r2, r3, #1
 80146a6:	612a      	str	r2, [r5, #16]
 80146a8:	2201      	movs	r2, #1
 80146aa:	3304      	adds	r3, #4
 80146ac:	009b      	lsls	r3, r3, #2
 80146ae:	18eb      	adds	r3, r5, r3
 80146b0:	605a      	str	r2, [r3, #4]
 80146b2:	e7b9      	b.n	8014628 <__gethex+0x374>
 80146b4:	692a      	ldr	r2, [r5, #16]
 80146b6:	9902      	ldr	r1, [sp, #8]
 80146b8:	428a      	cmp	r2, r1
 80146ba:	dd09      	ble.n	80146d0 <__gethex+0x41c>
 80146bc:	2101      	movs	r1, #1
 80146be:	0028      	movs	r0, r5
 80146c0:	f7ff fd8e 	bl	80141e0 <rshift>
 80146c4:	9b01      	ldr	r3, [sp, #4]
 80146c6:	3701      	adds	r7, #1
 80146c8:	689b      	ldr	r3, [r3, #8]
 80146ca:	42bb      	cmp	r3, r7
 80146cc:	dac1      	bge.n	8014652 <__gethex+0x39e>
 80146ce:	e6e4      	b.n	801449a <__gethex+0x1e6>
 80146d0:	221f      	movs	r2, #31
 80146d2:	9c00      	ldr	r4, [sp, #0]
 80146d4:	9900      	ldr	r1, [sp, #0]
 80146d6:	2601      	movs	r6, #1
 80146d8:	4014      	ands	r4, r2
 80146da:	4211      	tst	r1, r2
 80146dc:	d0ba      	beq.n	8014654 <__gethex+0x3a0>
 80146de:	9a04      	ldr	r2, [sp, #16]
 80146e0:	189b      	adds	r3, r3, r2
 80146e2:	3b04      	subs	r3, #4
 80146e4:	6818      	ldr	r0, [r3, #0]
 80146e6:	f000 f9e1 	bl	8014aac <__hi0bits>
 80146ea:	2320      	movs	r3, #32
 80146ec:	1b1b      	subs	r3, r3, r4
 80146ee:	4298      	cmp	r0, r3
 80146f0:	dbe4      	blt.n	80146bc <__gethex+0x408>
 80146f2:	e7af      	b.n	8014654 <__gethex+0x3a0>
 80146f4:	080187c4 	.word	0x080187c4
 80146f8:	080187d5 	.word	0x080187d5

080146fc <L_shift>:
 80146fc:	2308      	movs	r3, #8
 80146fe:	b570      	push	{r4, r5, r6, lr}
 8014700:	2520      	movs	r5, #32
 8014702:	1a9a      	subs	r2, r3, r2
 8014704:	0092      	lsls	r2, r2, #2
 8014706:	1aad      	subs	r5, r5, r2
 8014708:	6843      	ldr	r3, [r0, #4]
 801470a:	6804      	ldr	r4, [r0, #0]
 801470c:	001e      	movs	r6, r3
 801470e:	40ae      	lsls	r6, r5
 8014710:	40d3      	lsrs	r3, r2
 8014712:	4334      	orrs	r4, r6
 8014714:	6004      	str	r4, [r0, #0]
 8014716:	6043      	str	r3, [r0, #4]
 8014718:	3004      	adds	r0, #4
 801471a:	4288      	cmp	r0, r1
 801471c:	d3f4      	bcc.n	8014708 <L_shift+0xc>
 801471e:	bd70      	pop	{r4, r5, r6, pc}

08014720 <__match>:
 8014720:	b530      	push	{r4, r5, lr}
 8014722:	6803      	ldr	r3, [r0, #0]
 8014724:	780c      	ldrb	r4, [r1, #0]
 8014726:	3301      	adds	r3, #1
 8014728:	2c00      	cmp	r4, #0
 801472a:	d102      	bne.n	8014732 <__match+0x12>
 801472c:	6003      	str	r3, [r0, #0]
 801472e:	2001      	movs	r0, #1
 8014730:	bd30      	pop	{r4, r5, pc}
 8014732:	781a      	ldrb	r2, [r3, #0]
 8014734:	0015      	movs	r5, r2
 8014736:	3d41      	subs	r5, #65	; 0x41
 8014738:	2d19      	cmp	r5, #25
 801473a:	d800      	bhi.n	801473e <__match+0x1e>
 801473c:	3220      	adds	r2, #32
 801473e:	3101      	adds	r1, #1
 8014740:	42a2      	cmp	r2, r4
 8014742:	d0ef      	beq.n	8014724 <__match+0x4>
 8014744:	2000      	movs	r0, #0
 8014746:	e7f3      	b.n	8014730 <__match+0x10>

08014748 <__hexnan>:
 8014748:	b5f0      	push	{r4, r5, r6, r7, lr}
 801474a:	680b      	ldr	r3, [r1, #0]
 801474c:	b08b      	sub	sp, #44	; 0x2c
 801474e:	9201      	str	r2, [sp, #4]
 8014750:	9901      	ldr	r1, [sp, #4]
 8014752:	115a      	asrs	r2, r3, #5
 8014754:	0092      	lsls	r2, r2, #2
 8014756:	188a      	adds	r2, r1, r2
 8014758:	9202      	str	r2, [sp, #8]
 801475a:	0019      	movs	r1, r3
 801475c:	221f      	movs	r2, #31
 801475e:	4011      	ands	r1, r2
 8014760:	9008      	str	r0, [sp, #32]
 8014762:	9106      	str	r1, [sp, #24]
 8014764:	4213      	tst	r3, r2
 8014766:	d002      	beq.n	801476e <__hexnan+0x26>
 8014768:	9b02      	ldr	r3, [sp, #8]
 801476a:	3304      	adds	r3, #4
 801476c:	9302      	str	r3, [sp, #8]
 801476e:	9b02      	ldr	r3, [sp, #8]
 8014770:	2500      	movs	r5, #0
 8014772:	1f1f      	subs	r7, r3, #4
 8014774:	003e      	movs	r6, r7
 8014776:	003c      	movs	r4, r7
 8014778:	9b08      	ldr	r3, [sp, #32]
 801477a:	603d      	str	r5, [r7, #0]
 801477c:	681b      	ldr	r3, [r3, #0]
 801477e:	9507      	str	r5, [sp, #28]
 8014780:	9305      	str	r3, [sp, #20]
 8014782:	9503      	str	r5, [sp, #12]
 8014784:	9b05      	ldr	r3, [sp, #20]
 8014786:	3301      	adds	r3, #1
 8014788:	9309      	str	r3, [sp, #36]	; 0x24
 801478a:	9b05      	ldr	r3, [sp, #20]
 801478c:	785b      	ldrb	r3, [r3, #1]
 801478e:	9304      	str	r3, [sp, #16]
 8014790:	2b00      	cmp	r3, #0
 8014792:	d028      	beq.n	80147e6 <__hexnan+0x9e>
 8014794:	9804      	ldr	r0, [sp, #16]
 8014796:	f7ff fd78 	bl	801428a <__hexdig_fun>
 801479a:	2800      	cmp	r0, #0
 801479c:	d154      	bne.n	8014848 <__hexnan+0x100>
 801479e:	9b04      	ldr	r3, [sp, #16]
 80147a0:	2b20      	cmp	r3, #32
 80147a2:	d819      	bhi.n	80147d8 <__hexnan+0x90>
 80147a4:	9b03      	ldr	r3, [sp, #12]
 80147a6:	9a07      	ldr	r2, [sp, #28]
 80147a8:	4293      	cmp	r3, r2
 80147aa:	dd12      	ble.n	80147d2 <__hexnan+0x8a>
 80147ac:	42b4      	cmp	r4, r6
 80147ae:	d206      	bcs.n	80147be <__hexnan+0x76>
 80147b0:	2d07      	cmp	r5, #7
 80147b2:	dc04      	bgt.n	80147be <__hexnan+0x76>
 80147b4:	002a      	movs	r2, r5
 80147b6:	0031      	movs	r1, r6
 80147b8:	0020      	movs	r0, r4
 80147ba:	f7ff ff9f 	bl	80146fc <L_shift>
 80147be:	9b01      	ldr	r3, [sp, #4]
 80147c0:	2508      	movs	r5, #8
 80147c2:	429c      	cmp	r4, r3
 80147c4:	d905      	bls.n	80147d2 <__hexnan+0x8a>
 80147c6:	1f26      	subs	r6, r4, #4
 80147c8:	2500      	movs	r5, #0
 80147ca:	0034      	movs	r4, r6
 80147cc:	9b03      	ldr	r3, [sp, #12]
 80147ce:	6035      	str	r5, [r6, #0]
 80147d0:	9307      	str	r3, [sp, #28]
 80147d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80147d4:	9305      	str	r3, [sp, #20]
 80147d6:	e7d5      	b.n	8014784 <__hexnan+0x3c>
 80147d8:	9b04      	ldr	r3, [sp, #16]
 80147da:	2b29      	cmp	r3, #41	; 0x29
 80147dc:	d159      	bne.n	8014892 <__hexnan+0x14a>
 80147de:	9b05      	ldr	r3, [sp, #20]
 80147e0:	9a08      	ldr	r2, [sp, #32]
 80147e2:	3302      	adds	r3, #2
 80147e4:	6013      	str	r3, [r2, #0]
 80147e6:	9b03      	ldr	r3, [sp, #12]
 80147e8:	2b00      	cmp	r3, #0
 80147ea:	d052      	beq.n	8014892 <__hexnan+0x14a>
 80147ec:	42b4      	cmp	r4, r6
 80147ee:	d206      	bcs.n	80147fe <__hexnan+0xb6>
 80147f0:	2d07      	cmp	r5, #7
 80147f2:	dc04      	bgt.n	80147fe <__hexnan+0xb6>
 80147f4:	002a      	movs	r2, r5
 80147f6:	0031      	movs	r1, r6
 80147f8:	0020      	movs	r0, r4
 80147fa:	f7ff ff7f 	bl	80146fc <L_shift>
 80147fe:	9b01      	ldr	r3, [sp, #4]
 8014800:	429c      	cmp	r4, r3
 8014802:	d935      	bls.n	8014870 <__hexnan+0x128>
 8014804:	001a      	movs	r2, r3
 8014806:	0023      	movs	r3, r4
 8014808:	cb02      	ldmia	r3!, {r1}
 801480a:	c202      	stmia	r2!, {r1}
 801480c:	429f      	cmp	r7, r3
 801480e:	d2fb      	bcs.n	8014808 <__hexnan+0xc0>
 8014810:	9b02      	ldr	r3, [sp, #8]
 8014812:	1c62      	adds	r2, r4, #1
 8014814:	1ed9      	subs	r1, r3, #3
 8014816:	2304      	movs	r3, #4
 8014818:	4291      	cmp	r1, r2
 801481a:	d305      	bcc.n	8014828 <__hexnan+0xe0>
 801481c:	9b02      	ldr	r3, [sp, #8]
 801481e:	3b04      	subs	r3, #4
 8014820:	1b1b      	subs	r3, r3, r4
 8014822:	089b      	lsrs	r3, r3, #2
 8014824:	3301      	adds	r3, #1
 8014826:	009b      	lsls	r3, r3, #2
 8014828:	9a01      	ldr	r2, [sp, #4]
 801482a:	18d3      	adds	r3, r2, r3
 801482c:	2200      	movs	r2, #0
 801482e:	c304      	stmia	r3!, {r2}
 8014830:	429f      	cmp	r7, r3
 8014832:	d2fc      	bcs.n	801482e <__hexnan+0xe6>
 8014834:	683b      	ldr	r3, [r7, #0]
 8014836:	2b00      	cmp	r3, #0
 8014838:	d104      	bne.n	8014844 <__hexnan+0xfc>
 801483a:	9b01      	ldr	r3, [sp, #4]
 801483c:	429f      	cmp	r7, r3
 801483e:	d126      	bne.n	801488e <__hexnan+0x146>
 8014840:	2301      	movs	r3, #1
 8014842:	603b      	str	r3, [r7, #0]
 8014844:	2005      	movs	r0, #5
 8014846:	e025      	b.n	8014894 <__hexnan+0x14c>
 8014848:	9b03      	ldr	r3, [sp, #12]
 801484a:	3501      	adds	r5, #1
 801484c:	3301      	adds	r3, #1
 801484e:	9303      	str	r3, [sp, #12]
 8014850:	2d08      	cmp	r5, #8
 8014852:	dd06      	ble.n	8014862 <__hexnan+0x11a>
 8014854:	9b01      	ldr	r3, [sp, #4]
 8014856:	429c      	cmp	r4, r3
 8014858:	d9bb      	bls.n	80147d2 <__hexnan+0x8a>
 801485a:	2300      	movs	r3, #0
 801485c:	2501      	movs	r5, #1
 801485e:	3c04      	subs	r4, #4
 8014860:	6023      	str	r3, [r4, #0]
 8014862:	220f      	movs	r2, #15
 8014864:	6823      	ldr	r3, [r4, #0]
 8014866:	4010      	ands	r0, r2
 8014868:	011b      	lsls	r3, r3, #4
 801486a:	4303      	orrs	r3, r0
 801486c:	6023      	str	r3, [r4, #0]
 801486e:	e7b0      	b.n	80147d2 <__hexnan+0x8a>
 8014870:	9b06      	ldr	r3, [sp, #24]
 8014872:	2b00      	cmp	r3, #0
 8014874:	d0de      	beq.n	8014834 <__hexnan+0xec>
 8014876:	2320      	movs	r3, #32
 8014878:	9a06      	ldr	r2, [sp, #24]
 801487a:	9902      	ldr	r1, [sp, #8]
 801487c:	1a9b      	subs	r3, r3, r2
 801487e:	2201      	movs	r2, #1
 8014880:	4252      	negs	r2, r2
 8014882:	40da      	lsrs	r2, r3
 8014884:	3904      	subs	r1, #4
 8014886:	680b      	ldr	r3, [r1, #0]
 8014888:	4013      	ands	r3, r2
 801488a:	600b      	str	r3, [r1, #0]
 801488c:	e7d2      	b.n	8014834 <__hexnan+0xec>
 801488e:	3f04      	subs	r7, #4
 8014890:	e7d0      	b.n	8014834 <__hexnan+0xec>
 8014892:	2004      	movs	r0, #4
 8014894:	b00b      	add	sp, #44	; 0x2c
 8014896:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014898 <__ascii_mbtowc>:
 8014898:	b082      	sub	sp, #8
 801489a:	2900      	cmp	r1, #0
 801489c:	d100      	bne.n	80148a0 <__ascii_mbtowc+0x8>
 801489e:	a901      	add	r1, sp, #4
 80148a0:	1e10      	subs	r0, r2, #0
 80148a2:	d006      	beq.n	80148b2 <__ascii_mbtowc+0x1a>
 80148a4:	2b00      	cmp	r3, #0
 80148a6:	d006      	beq.n	80148b6 <__ascii_mbtowc+0x1e>
 80148a8:	7813      	ldrb	r3, [r2, #0]
 80148aa:	600b      	str	r3, [r1, #0]
 80148ac:	7810      	ldrb	r0, [r2, #0]
 80148ae:	1e43      	subs	r3, r0, #1
 80148b0:	4198      	sbcs	r0, r3
 80148b2:	b002      	add	sp, #8
 80148b4:	4770      	bx	lr
 80148b6:	2002      	movs	r0, #2
 80148b8:	4240      	negs	r0, r0
 80148ba:	e7fa      	b.n	80148b2 <__ascii_mbtowc+0x1a>

080148bc <_Balloc>:
 80148bc:	b570      	push	{r4, r5, r6, lr}
 80148be:	69c5      	ldr	r5, [r0, #28]
 80148c0:	0006      	movs	r6, r0
 80148c2:	000c      	movs	r4, r1
 80148c4:	2d00      	cmp	r5, #0
 80148c6:	d10e      	bne.n	80148e6 <_Balloc+0x2a>
 80148c8:	2010      	movs	r0, #16
 80148ca:	f7fc fc31 	bl	8011130 <malloc>
 80148ce:	1e02      	subs	r2, r0, #0
 80148d0:	61f0      	str	r0, [r6, #28]
 80148d2:	d104      	bne.n	80148de <_Balloc+0x22>
 80148d4:	216b      	movs	r1, #107	; 0x6b
 80148d6:	4b19      	ldr	r3, [pc, #100]	; (801493c <_Balloc+0x80>)
 80148d8:	4819      	ldr	r0, [pc, #100]	; (8014940 <_Balloc+0x84>)
 80148da:	f7fe fd7b 	bl	80133d4 <__assert_func>
 80148de:	6045      	str	r5, [r0, #4]
 80148e0:	6085      	str	r5, [r0, #8]
 80148e2:	6005      	str	r5, [r0, #0]
 80148e4:	60c5      	str	r5, [r0, #12]
 80148e6:	69f5      	ldr	r5, [r6, #28]
 80148e8:	68eb      	ldr	r3, [r5, #12]
 80148ea:	2b00      	cmp	r3, #0
 80148ec:	d013      	beq.n	8014916 <_Balloc+0x5a>
 80148ee:	69f3      	ldr	r3, [r6, #28]
 80148f0:	00a2      	lsls	r2, r4, #2
 80148f2:	68db      	ldr	r3, [r3, #12]
 80148f4:	189b      	adds	r3, r3, r2
 80148f6:	6818      	ldr	r0, [r3, #0]
 80148f8:	2800      	cmp	r0, #0
 80148fa:	d118      	bne.n	801492e <_Balloc+0x72>
 80148fc:	2101      	movs	r1, #1
 80148fe:	000d      	movs	r5, r1
 8014900:	40a5      	lsls	r5, r4
 8014902:	1d6a      	adds	r2, r5, #5
 8014904:	0030      	movs	r0, r6
 8014906:	0092      	lsls	r2, r2, #2
 8014908:	f000 fee2 	bl	80156d0 <_calloc_r>
 801490c:	2800      	cmp	r0, #0
 801490e:	d00c      	beq.n	801492a <_Balloc+0x6e>
 8014910:	6044      	str	r4, [r0, #4]
 8014912:	6085      	str	r5, [r0, #8]
 8014914:	e00d      	b.n	8014932 <_Balloc+0x76>
 8014916:	2221      	movs	r2, #33	; 0x21
 8014918:	2104      	movs	r1, #4
 801491a:	0030      	movs	r0, r6
 801491c:	f000 fed8 	bl	80156d0 <_calloc_r>
 8014920:	69f3      	ldr	r3, [r6, #28]
 8014922:	60e8      	str	r0, [r5, #12]
 8014924:	68db      	ldr	r3, [r3, #12]
 8014926:	2b00      	cmp	r3, #0
 8014928:	d1e1      	bne.n	80148ee <_Balloc+0x32>
 801492a:	2000      	movs	r0, #0
 801492c:	bd70      	pop	{r4, r5, r6, pc}
 801492e:	6802      	ldr	r2, [r0, #0]
 8014930:	601a      	str	r2, [r3, #0]
 8014932:	2300      	movs	r3, #0
 8014934:	6103      	str	r3, [r0, #16]
 8014936:	60c3      	str	r3, [r0, #12]
 8014938:	e7f8      	b.n	801492c <_Balloc+0x70>
 801493a:	46c0      	nop			; (mov r8, r8)
 801493c:	080186aa 	.word	0x080186aa
 8014940:	08018835 	.word	0x08018835

08014944 <_Bfree>:
 8014944:	b570      	push	{r4, r5, r6, lr}
 8014946:	69c6      	ldr	r6, [r0, #28]
 8014948:	0005      	movs	r5, r0
 801494a:	000c      	movs	r4, r1
 801494c:	2e00      	cmp	r6, #0
 801494e:	d10e      	bne.n	801496e <_Bfree+0x2a>
 8014950:	2010      	movs	r0, #16
 8014952:	f7fc fbed 	bl	8011130 <malloc>
 8014956:	1e02      	subs	r2, r0, #0
 8014958:	61e8      	str	r0, [r5, #28]
 801495a:	d104      	bne.n	8014966 <_Bfree+0x22>
 801495c:	218f      	movs	r1, #143	; 0x8f
 801495e:	4b09      	ldr	r3, [pc, #36]	; (8014984 <_Bfree+0x40>)
 8014960:	4809      	ldr	r0, [pc, #36]	; (8014988 <_Bfree+0x44>)
 8014962:	f7fe fd37 	bl	80133d4 <__assert_func>
 8014966:	6046      	str	r6, [r0, #4]
 8014968:	6086      	str	r6, [r0, #8]
 801496a:	6006      	str	r6, [r0, #0]
 801496c:	60c6      	str	r6, [r0, #12]
 801496e:	2c00      	cmp	r4, #0
 8014970:	d007      	beq.n	8014982 <_Bfree+0x3e>
 8014972:	69eb      	ldr	r3, [r5, #28]
 8014974:	6862      	ldr	r2, [r4, #4]
 8014976:	68db      	ldr	r3, [r3, #12]
 8014978:	0092      	lsls	r2, r2, #2
 801497a:	189b      	adds	r3, r3, r2
 801497c:	681a      	ldr	r2, [r3, #0]
 801497e:	6022      	str	r2, [r4, #0]
 8014980:	601c      	str	r4, [r3, #0]
 8014982:	bd70      	pop	{r4, r5, r6, pc}
 8014984:	080186aa 	.word	0x080186aa
 8014988:	08018835 	.word	0x08018835

0801498c <__multadd>:
 801498c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801498e:	000e      	movs	r6, r1
 8014990:	9001      	str	r0, [sp, #4]
 8014992:	000c      	movs	r4, r1
 8014994:	001d      	movs	r5, r3
 8014996:	2000      	movs	r0, #0
 8014998:	690f      	ldr	r7, [r1, #16]
 801499a:	3614      	adds	r6, #20
 801499c:	6833      	ldr	r3, [r6, #0]
 801499e:	3001      	adds	r0, #1
 80149a0:	b299      	uxth	r1, r3
 80149a2:	4351      	muls	r1, r2
 80149a4:	0c1b      	lsrs	r3, r3, #16
 80149a6:	4353      	muls	r3, r2
 80149a8:	1949      	adds	r1, r1, r5
 80149aa:	0c0d      	lsrs	r5, r1, #16
 80149ac:	195b      	adds	r3, r3, r5
 80149ae:	0c1d      	lsrs	r5, r3, #16
 80149b0:	b289      	uxth	r1, r1
 80149b2:	041b      	lsls	r3, r3, #16
 80149b4:	185b      	adds	r3, r3, r1
 80149b6:	c608      	stmia	r6!, {r3}
 80149b8:	4287      	cmp	r7, r0
 80149ba:	dcef      	bgt.n	801499c <__multadd+0x10>
 80149bc:	2d00      	cmp	r5, #0
 80149be:	d022      	beq.n	8014a06 <__multadd+0x7a>
 80149c0:	68a3      	ldr	r3, [r4, #8]
 80149c2:	42bb      	cmp	r3, r7
 80149c4:	dc19      	bgt.n	80149fa <__multadd+0x6e>
 80149c6:	6861      	ldr	r1, [r4, #4]
 80149c8:	9801      	ldr	r0, [sp, #4]
 80149ca:	3101      	adds	r1, #1
 80149cc:	f7ff ff76 	bl	80148bc <_Balloc>
 80149d0:	1e06      	subs	r6, r0, #0
 80149d2:	d105      	bne.n	80149e0 <__multadd+0x54>
 80149d4:	0032      	movs	r2, r6
 80149d6:	21ba      	movs	r1, #186	; 0xba
 80149d8:	4b0c      	ldr	r3, [pc, #48]	; (8014a0c <__multadd+0x80>)
 80149da:	480d      	ldr	r0, [pc, #52]	; (8014a10 <__multadd+0x84>)
 80149dc:	f7fe fcfa 	bl	80133d4 <__assert_func>
 80149e0:	0021      	movs	r1, r4
 80149e2:	6922      	ldr	r2, [r4, #16]
 80149e4:	310c      	adds	r1, #12
 80149e6:	3202      	adds	r2, #2
 80149e8:	0092      	lsls	r2, r2, #2
 80149ea:	300c      	adds	r0, #12
 80149ec:	f7fe fcde 	bl	80133ac <memcpy>
 80149f0:	0021      	movs	r1, r4
 80149f2:	9801      	ldr	r0, [sp, #4]
 80149f4:	f7ff ffa6 	bl	8014944 <_Bfree>
 80149f8:	0034      	movs	r4, r6
 80149fa:	1d3b      	adds	r3, r7, #4
 80149fc:	009b      	lsls	r3, r3, #2
 80149fe:	18e3      	adds	r3, r4, r3
 8014a00:	605d      	str	r5, [r3, #4]
 8014a02:	1c7b      	adds	r3, r7, #1
 8014a04:	6123      	str	r3, [r4, #16]
 8014a06:	0020      	movs	r0, r4
 8014a08:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8014a0a:	46c0      	nop			; (mov r8, r8)
 8014a0c:	080187c4 	.word	0x080187c4
 8014a10:	08018835 	.word	0x08018835

08014a14 <__s2b>:
 8014a14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014a16:	0006      	movs	r6, r0
 8014a18:	0018      	movs	r0, r3
 8014a1a:	000c      	movs	r4, r1
 8014a1c:	3008      	adds	r0, #8
 8014a1e:	2109      	movs	r1, #9
 8014a20:	9301      	str	r3, [sp, #4]
 8014a22:	0015      	movs	r5, r2
 8014a24:	f7eb fc16 	bl	8000254 <__divsi3>
 8014a28:	2301      	movs	r3, #1
 8014a2a:	2100      	movs	r1, #0
 8014a2c:	4283      	cmp	r3, r0
 8014a2e:	db0a      	blt.n	8014a46 <__s2b+0x32>
 8014a30:	0030      	movs	r0, r6
 8014a32:	f7ff ff43 	bl	80148bc <_Balloc>
 8014a36:	1e01      	subs	r1, r0, #0
 8014a38:	d108      	bne.n	8014a4c <__s2b+0x38>
 8014a3a:	000a      	movs	r2, r1
 8014a3c:	4b19      	ldr	r3, [pc, #100]	; (8014aa4 <__s2b+0x90>)
 8014a3e:	481a      	ldr	r0, [pc, #104]	; (8014aa8 <__s2b+0x94>)
 8014a40:	31d3      	adds	r1, #211	; 0xd3
 8014a42:	f7fe fcc7 	bl	80133d4 <__assert_func>
 8014a46:	005b      	lsls	r3, r3, #1
 8014a48:	3101      	adds	r1, #1
 8014a4a:	e7ef      	b.n	8014a2c <__s2b+0x18>
 8014a4c:	9b08      	ldr	r3, [sp, #32]
 8014a4e:	6143      	str	r3, [r0, #20]
 8014a50:	2301      	movs	r3, #1
 8014a52:	6103      	str	r3, [r0, #16]
 8014a54:	2d09      	cmp	r5, #9
 8014a56:	dd18      	ble.n	8014a8a <__s2b+0x76>
 8014a58:	0023      	movs	r3, r4
 8014a5a:	3309      	adds	r3, #9
 8014a5c:	001f      	movs	r7, r3
 8014a5e:	9300      	str	r3, [sp, #0]
 8014a60:	1964      	adds	r4, r4, r5
 8014a62:	783b      	ldrb	r3, [r7, #0]
 8014a64:	220a      	movs	r2, #10
 8014a66:	0030      	movs	r0, r6
 8014a68:	3b30      	subs	r3, #48	; 0x30
 8014a6a:	f7ff ff8f 	bl	801498c <__multadd>
 8014a6e:	3701      	adds	r7, #1
 8014a70:	0001      	movs	r1, r0
 8014a72:	42a7      	cmp	r7, r4
 8014a74:	d1f5      	bne.n	8014a62 <__s2b+0x4e>
 8014a76:	002c      	movs	r4, r5
 8014a78:	9b00      	ldr	r3, [sp, #0]
 8014a7a:	3c08      	subs	r4, #8
 8014a7c:	191c      	adds	r4, r3, r4
 8014a7e:	002f      	movs	r7, r5
 8014a80:	9b01      	ldr	r3, [sp, #4]
 8014a82:	429f      	cmp	r7, r3
 8014a84:	db04      	blt.n	8014a90 <__s2b+0x7c>
 8014a86:	0008      	movs	r0, r1
 8014a88:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8014a8a:	2509      	movs	r5, #9
 8014a8c:	340a      	adds	r4, #10
 8014a8e:	e7f6      	b.n	8014a7e <__s2b+0x6a>
 8014a90:	1b63      	subs	r3, r4, r5
 8014a92:	5ddb      	ldrb	r3, [r3, r7]
 8014a94:	220a      	movs	r2, #10
 8014a96:	0030      	movs	r0, r6
 8014a98:	3b30      	subs	r3, #48	; 0x30
 8014a9a:	f7ff ff77 	bl	801498c <__multadd>
 8014a9e:	3701      	adds	r7, #1
 8014aa0:	0001      	movs	r1, r0
 8014aa2:	e7ed      	b.n	8014a80 <__s2b+0x6c>
 8014aa4:	080187c4 	.word	0x080187c4
 8014aa8:	08018835 	.word	0x08018835

08014aac <__hi0bits>:
 8014aac:	0003      	movs	r3, r0
 8014aae:	0c02      	lsrs	r2, r0, #16
 8014ab0:	2000      	movs	r0, #0
 8014ab2:	4282      	cmp	r2, r0
 8014ab4:	d101      	bne.n	8014aba <__hi0bits+0xe>
 8014ab6:	041b      	lsls	r3, r3, #16
 8014ab8:	3010      	adds	r0, #16
 8014aba:	0e1a      	lsrs	r2, r3, #24
 8014abc:	d101      	bne.n	8014ac2 <__hi0bits+0x16>
 8014abe:	3008      	adds	r0, #8
 8014ac0:	021b      	lsls	r3, r3, #8
 8014ac2:	0f1a      	lsrs	r2, r3, #28
 8014ac4:	d101      	bne.n	8014aca <__hi0bits+0x1e>
 8014ac6:	3004      	adds	r0, #4
 8014ac8:	011b      	lsls	r3, r3, #4
 8014aca:	0f9a      	lsrs	r2, r3, #30
 8014acc:	d101      	bne.n	8014ad2 <__hi0bits+0x26>
 8014ace:	3002      	adds	r0, #2
 8014ad0:	009b      	lsls	r3, r3, #2
 8014ad2:	2b00      	cmp	r3, #0
 8014ad4:	db03      	blt.n	8014ade <__hi0bits+0x32>
 8014ad6:	3001      	adds	r0, #1
 8014ad8:	005b      	lsls	r3, r3, #1
 8014ada:	d400      	bmi.n	8014ade <__hi0bits+0x32>
 8014adc:	2020      	movs	r0, #32
 8014ade:	4770      	bx	lr

08014ae0 <__lo0bits>:
 8014ae0:	6803      	ldr	r3, [r0, #0]
 8014ae2:	0001      	movs	r1, r0
 8014ae4:	2207      	movs	r2, #7
 8014ae6:	0018      	movs	r0, r3
 8014ae8:	4010      	ands	r0, r2
 8014aea:	4213      	tst	r3, r2
 8014aec:	d00d      	beq.n	8014b0a <__lo0bits+0x2a>
 8014aee:	3a06      	subs	r2, #6
 8014af0:	2000      	movs	r0, #0
 8014af2:	4213      	tst	r3, r2
 8014af4:	d105      	bne.n	8014b02 <__lo0bits+0x22>
 8014af6:	3002      	adds	r0, #2
 8014af8:	4203      	tst	r3, r0
 8014afa:	d003      	beq.n	8014b04 <__lo0bits+0x24>
 8014afc:	40d3      	lsrs	r3, r2
 8014afe:	0010      	movs	r0, r2
 8014b00:	600b      	str	r3, [r1, #0]
 8014b02:	4770      	bx	lr
 8014b04:	089b      	lsrs	r3, r3, #2
 8014b06:	600b      	str	r3, [r1, #0]
 8014b08:	e7fb      	b.n	8014b02 <__lo0bits+0x22>
 8014b0a:	b29a      	uxth	r2, r3
 8014b0c:	2a00      	cmp	r2, #0
 8014b0e:	d101      	bne.n	8014b14 <__lo0bits+0x34>
 8014b10:	2010      	movs	r0, #16
 8014b12:	0c1b      	lsrs	r3, r3, #16
 8014b14:	b2da      	uxtb	r2, r3
 8014b16:	2a00      	cmp	r2, #0
 8014b18:	d101      	bne.n	8014b1e <__lo0bits+0x3e>
 8014b1a:	3008      	adds	r0, #8
 8014b1c:	0a1b      	lsrs	r3, r3, #8
 8014b1e:	071a      	lsls	r2, r3, #28
 8014b20:	d101      	bne.n	8014b26 <__lo0bits+0x46>
 8014b22:	3004      	adds	r0, #4
 8014b24:	091b      	lsrs	r3, r3, #4
 8014b26:	079a      	lsls	r2, r3, #30
 8014b28:	d101      	bne.n	8014b2e <__lo0bits+0x4e>
 8014b2a:	3002      	adds	r0, #2
 8014b2c:	089b      	lsrs	r3, r3, #2
 8014b2e:	07da      	lsls	r2, r3, #31
 8014b30:	d4e9      	bmi.n	8014b06 <__lo0bits+0x26>
 8014b32:	3001      	adds	r0, #1
 8014b34:	085b      	lsrs	r3, r3, #1
 8014b36:	d1e6      	bne.n	8014b06 <__lo0bits+0x26>
 8014b38:	2020      	movs	r0, #32
 8014b3a:	e7e2      	b.n	8014b02 <__lo0bits+0x22>

08014b3c <__i2b>:
 8014b3c:	b510      	push	{r4, lr}
 8014b3e:	000c      	movs	r4, r1
 8014b40:	2101      	movs	r1, #1
 8014b42:	f7ff febb 	bl	80148bc <_Balloc>
 8014b46:	2800      	cmp	r0, #0
 8014b48:	d107      	bne.n	8014b5a <__i2b+0x1e>
 8014b4a:	2146      	movs	r1, #70	; 0x46
 8014b4c:	4c05      	ldr	r4, [pc, #20]	; (8014b64 <__i2b+0x28>)
 8014b4e:	0002      	movs	r2, r0
 8014b50:	4b05      	ldr	r3, [pc, #20]	; (8014b68 <__i2b+0x2c>)
 8014b52:	0020      	movs	r0, r4
 8014b54:	31ff      	adds	r1, #255	; 0xff
 8014b56:	f7fe fc3d 	bl	80133d4 <__assert_func>
 8014b5a:	2301      	movs	r3, #1
 8014b5c:	6144      	str	r4, [r0, #20]
 8014b5e:	6103      	str	r3, [r0, #16]
 8014b60:	bd10      	pop	{r4, pc}
 8014b62:	46c0      	nop			; (mov r8, r8)
 8014b64:	08018835 	.word	0x08018835
 8014b68:	080187c4 	.word	0x080187c4

08014b6c <__multiply>:
 8014b6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014b6e:	0015      	movs	r5, r2
 8014b70:	690a      	ldr	r2, [r1, #16]
 8014b72:	692b      	ldr	r3, [r5, #16]
 8014b74:	000c      	movs	r4, r1
 8014b76:	b08b      	sub	sp, #44	; 0x2c
 8014b78:	429a      	cmp	r2, r3
 8014b7a:	da01      	bge.n	8014b80 <__multiply+0x14>
 8014b7c:	002c      	movs	r4, r5
 8014b7e:	000d      	movs	r5, r1
 8014b80:	6927      	ldr	r7, [r4, #16]
 8014b82:	692e      	ldr	r6, [r5, #16]
 8014b84:	6861      	ldr	r1, [r4, #4]
 8014b86:	19bb      	adds	r3, r7, r6
 8014b88:	9303      	str	r3, [sp, #12]
 8014b8a:	68a3      	ldr	r3, [r4, #8]
 8014b8c:	19ba      	adds	r2, r7, r6
 8014b8e:	4293      	cmp	r3, r2
 8014b90:	da00      	bge.n	8014b94 <__multiply+0x28>
 8014b92:	3101      	adds	r1, #1
 8014b94:	f7ff fe92 	bl	80148bc <_Balloc>
 8014b98:	9002      	str	r0, [sp, #8]
 8014b9a:	2800      	cmp	r0, #0
 8014b9c:	d106      	bne.n	8014bac <__multiply+0x40>
 8014b9e:	21b1      	movs	r1, #177	; 0xb1
 8014ba0:	4b48      	ldr	r3, [pc, #288]	; (8014cc4 <__multiply+0x158>)
 8014ba2:	4849      	ldr	r0, [pc, #292]	; (8014cc8 <__multiply+0x15c>)
 8014ba4:	9a02      	ldr	r2, [sp, #8]
 8014ba6:	0049      	lsls	r1, r1, #1
 8014ba8:	f7fe fc14 	bl	80133d4 <__assert_func>
 8014bac:	9b02      	ldr	r3, [sp, #8]
 8014bae:	2200      	movs	r2, #0
 8014bb0:	3314      	adds	r3, #20
 8014bb2:	469c      	mov	ip, r3
 8014bb4:	19bb      	adds	r3, r7, r6
 8014bb6:	009b      	lsls	r3, r3, #2
 8014bb8:	4463      	add	r3, ip
 8014bba:	9304      	str	r3, [sp, #16]
 8014bbc:	4663      	mov	r3, ip
 8014bbe:	9904      	ldr	r1, [sp, #16]
 8014bc0:	428b      	cmp	r3, r1
 8014bc2:	d32a      	bcc.n	8014c1a <__multiply+0xae>
 8014bc4:	0023      	movs	r3, r4
 8014bc6:	00bf      	lsls	r7, r7, #2
 8014bc8:	3314      	adds	r3, #20
 8014bca:	3514      	adds	r5, #20
 8014bcc:	9308      	str	r3, [sp, #32]
 8014bce:	00b6      	lsls	r6, r6, #2
 8014bd0:	19db      	adds	r3, r3, r7
 8014bd2:	9305      	str	r3, [sp, #20]
 8014bd4:	19ab      	adds	r3, r5, r6
 8014bd6:	9309      	str	r3, [sp, #36]	; 0x24
 8014bd8:	2304      	movs	r3, #4
 8014bda:	9306      	str	r3, [sp, #24]
 8014bdc:	0023      	movs	r3, r4
 8014bde:	9a05      	ldr	r2, [sp, #20]
 8014be0:	3315      	adds	r3, #21
 8014be2:	9501      	str	r5, [sp, #4]
 8014be4:	429a      	cmp	r2, r3
 8014be6:	d305      	bcc.n	8014bf4 <__multiply+0x88>
 8014be8:	1b13      	subs	r3, r2, r4
 8014bea:	3b15      	subs	r3, #21
 8014bec:	089b      	lsrs	r3, r3, #2
 8014bee:	3301      	adds	r3, #1
 8014bf0:	009b      	lsls	r3, r3, #2
 8014bf2:	9306      	str	r3, [sp, #24]
 8014bf4:	9b01      	ldr	r3, [sp, #4]
 8014bf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014bf8:	4293      	cmp	r3, r2
 8014bfa:	d310      	bcc.n	8014c1e <__multiply+0xb2>
 8014bfc:	9b03      	ldr	r3, [sp, #12]
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	dd05      	ble.n	8014c0e <__multiply+0xa2>
 8014c02:	9b04      	ldr	r3, [sp, #16]
 8014c04:	3b04      	subs	r3, #4
 8014c06:	9304      	str	r3, [sp, #16]
 8014c08:	681b      	ldr	r3, [r3, #0]
 8014c0a:	2b00      	cmp	r3, #0
 8014c0c:	d056      	beq.n	8014cbc <__multiply+0x150>
 8014c0e:	9b02      	ldr	r3, [sp, #8]
 8014c10:	9a03      	ldr	r2, [sp, #12]
 8014c12:	0018      	movs	r0, r3
 8014c14:	611a      	str	r2, [r3, #16]
 8014c16:	b00b      	add	sp, #44	; 0x2c
 8014c18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014c1a:	c304      	stmia	r3!, {r2}
 8014c1c:	e7cf      	b.n	8014bbe <__multiply+0x52>
 8014c1e:	9b01      	ldr	r3, [sp, #4]
 8014c20:	6818      	ldr	r0, [r3, #0]
 8014c22:	b280      	uxth	r0, r0
 8014c24:	2800      	cmp	r0, #0
 8014c26:	d01e      	beq.n	8014c66 <__multiply+0xfa>
 8014c28:	4667      	mov	r7, ip
 8014c2a:	2500      	movs	r5, #0
 8014c2c:	9e08      	ldr	r6, [sp, #32]
 8014c2e:	ce02      	ldmia	r6!, {r1}
 8014c30:	683b      	ldr	r3, [r7, #0]
 8014c32:	9307      	str	r3, [sp, #28]
 8014c34:	b28b      	uxth	r3, r1
 8014c36:	4343      	muls	r3, r0
 8014c38:	001a      	movs	r2, r3
 8014c3a:	466b      	mov	r3, sp
 8014c3c:	8b9b      	ldrh	r3, [r3, #28]
 8014c3e:	18d3      	adds	r3, r2, r3
 8014c40:	195b      	adds	r3, r3, r5
 8014c42:	0c0d      	lsrs	r5, r1, #16
 8014c44:	4345      	muls	r5, r0
 8014c46:	9a07      	ldr	r2, [sp, #28]
 8014c48:	0c11      	lsrs	r1, r2, #16
 8014c4a:	1869      	adds	r1, r5, r1
 8014c4c:	0c1a      	lsrs	r2, r3, #16
 8014c4e:	188a      	adds	r2, r1, r2
 8014c50:	b29b      	uxth	r3, r3
 8014c52:	0c15      	lsrs	r5, r2, #16
 8014c54:	0412      	lsls	r2, r2, #16
 8014c56:	431a      	orrs	r2, r3
 8014c58:	9b05      	ldr	r3, [sp, #20]
 8014c5a:	c704      	stmia	r7!, {r2}
 8014c5c:	42b3      	cmp	r3, r6
 8014c5e:	d8e6      	bhi.n	8014c2e <__multiply+0xc2>
 8014c60:	4663      	mov	r3, ip
 8014c62:	9a06      	ldr	r2, [sp, #24]
 8014c64:	509d      	str	r5, [r3, r2]
 8014c66:	9b01      	ldr	r3, [sp, #4]
 8014c68:	6818      	ldr	r0, [r3, #0]
 8014c6a:	0c00      	lsrs	r0, r0, #16
 8014c6c:	d020      	beq.n	8014cb0 <__multiply+0x144>
 8014c6e:	4663      	mov	r3, ip
 8014c70:	0025      	movs	r5, r4
 8014c72:	4661      	mov	r1, ip
 8014c74:	2700      	movs	r7, #0
 8014c76:	681b      	ldr	r3, [r3, #0]
 8014c78:	3514      	adds	r5, #20
 8014c7a:	682a      	ldr	r2, [r5, #0]
 8014c7c:	680e      	ldr	r6, [r1, #0]
 8014c7e:	b292      	uxth	r2, r2
 8014c80:	4342      	muls	r2, r0
 8014c82:	0c36      	lsrs	r6, r6, #16
 8014c84:	1992      	adds	r2, r2, r6
 8014c86:	19d2      	adds	r2, r2, r7
 8014c88:	0416      	lsls	r6, r2, #16
 8014c8a:	b29b      	uxth	r3, r3
 8014c8c:	431e      	orrs	r6, r3
 8014c8e:	600e      	str	r6, [r1, #0]
 8014c90:	cd40      	ldmia	r5!, {r6}
 8014c92:	684b      	ldr	r3, [r1, #4]
 8014c94:	0c36      	lsrs	r6, r6, #16
 8014c96:	4346      	muls	r6, r0
 8014c98:	b29b      	uxth	r3, r3
 8014c9a:	0c12      	lsrs	r2, r2, #16
 8014c9c:	18f3      	adds	r3, r6, r3
 8014c9e:	189b      	adds	r3, r3, r2
 8014ca0:	9a05      	ldr	r2, [sp, #20]
 8014ca2:	0c1f      	lsrs	r7, r3, #16
 8014ca4:	3104      	adds	r1, #4
 8014ca6:	42aa      	cmp	r2, r5
 8014ca8:	d8e7      	bhi.n	8014c7a <__multiply+0x10e>
 8014caa:	4662      	mov	r2, ip
 8014cac:	9906      	ldr	r1, [sp, #24]
 8014cae:	5053      	str	r3, [r2, r1]
 8014cb0:	9b01      	ldr	r3, [sp, #4]
 8014cb2:	3304      	adds	r3, #4
 8014cb4:	9301      	str	r3, [sp, #4]
 8014cb6:	2304      	movs	r3, #4
 8014cb8:	449c      	add	ip, r3
 8014cba:	e79b      	b.n	8014bf4 <__multiply+0x88>
 8014cbc:	9b03      	ldr	r3, [sp, #12]
 8014cbe:	3b01      	subs	r3, #1
 8014cc0:	9303      	str	r3, [sp, #12]
 8014cc2:	e79b      	b.n	8014bfc <__multiply+0x90>
 8014cc4:	080187c4 	.word	0x080187c4
 8014cc8:	08018835 	.word	0x08018835

08014ccc <__pow5mult>:
 8014ccc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014cce:	2303      	movs	r3, #3
 8014cd0:	0015      	movs	r5, r2
 8014cd2:	0007      	movs	r7, r0
 8014cd4:	000e      	movs	r6, r1
 8014cd6:	401a      	ands	r2, r3
 8014cd8:	421d      	tst	r5, r3
 8014cda:	d008      	beq.n	8014cee <__pow5mult+0x22>
 8014cdc:	4925      	ldr	r1, [pc, #148]	; (8014d74 <__pow5mult+0xa8>)
 8014cde:	3a01      	subs	r2, #1
 8014ce0:	0092      	lsls	r2, r2, #2
 8014ce2:	5852      	ldr	r2, [r2, r1]
 8014ce4:	2300      	movs	r3, #0
 8014ce6:	0031      	movs	r1, r6
 8014ce8:	f7ff fe50 	bl	801498c <__multadd>
 8014cec:	0006      	movs	r6, r0
 8014cee:	10ad      	asrs	r5, r5, #2
 8014cf0:	d03d      	beq.n	8014d6e <__pow5mult+0xa2>
 8014cf2:	69fc      	ldr	r4, [r7, #28]
 8014cf4:	2c00      	cmp	r4, #0
 8014cf6:	d10f      	bne.n	8014d18 <__pow5mult+0x4c>
 8014cf8:	2010      	movs	r0, #16
 8014cfa:	f7fc fa19 	bl	8011130 <malloc>
 8014cfe:	1e02      	subs	r2, r0, #0
 8014d00:	61f8      	str	r0, [r7, #28]
 8014d02:	d105      	bne.n	8014d10 <__pow5mult+0x44>
 8014d04:	21b4      	movs	r1, #180	; 0xb4
 8014d06:	4b1c      	ldr	r3, [pc, #112]	; (8014d78 <__pow5mult+0xac>)
 8014d08:	481c      	ldr	r0, [pc, #112]	; (8014d7c <__pow5mult+0xb0>)
 8014d0a:	31ff      	adds	r1, #255	; 0xff
 8014d0c:	f7fe fb62 	bl	80133d4 <__assert_func>
 8014d10:	6044      	str	r4, [r0, #4]
 8014d12:	6084      	str	r4, [r0, #8]
 8014d14:	6004      	str	r4, [r0, #0]
 8014d16:	60c4      	str	r4, [r0, #12]
 8014d18:	69fb      	ldr	r3, [r7, #28]
 8014d1a:	689c      	ldr	r4, [r3, #8]
 8014d1c:	9301      	str	r3, [sp, #4]
 8014d1e:	2c00      	cmp	r4, #0
 8014d20:	d108      	bne.n	8014d34 <__pow5mult+0x68>
 8014d22:	0038      	movs	r0, r7
 8014d24:	4916      	ldr	r1, [pc, #88]	; (8014d80 <__pow5mult+0xb4>)
 8014d26:	f7ff ff09 	bl	8014b3c <__i2b>
 8014d2a:	9b01      	ldr	r3, [sp, #4]
 8014d2c:	0004      	movs	r4, r0
 8014d2e:	6098      	str	r0, [r3, #8]
 8014d30:	2300      	movs	r3, #0
 8014d32:	6003      	str	r3, [r0, #0]
 8014d34:	2301      	movs	r3, #1
 8014d36:	421d      	tst	r5, r3
 8014d38:	d00a      	beq.n	8014d50 <__pow5mult+0x84>
 8014d3a:	0031      	movs	r1, r6
 8014d3c:	0022      	movs	r2, r4
 8014d3e:	0038      	movs	r0, r7
 8014d40:	f7ff ff14 	bl	8014b6c <__multiply>
 8014d44:	0031      	movs	r1, r6
 8014d46:	9001      	str	r0, [sp, #4]
 8014d48:	0038      	movs	r0, r7
 8014d4a:	f7ff fdfb 	bl	8014944 <_Bfree>
 8014d4e:	9e01      	ldr	r6, [sp, #4]
 8014d50:	106d      	asrs	r5, r5, #1
 8014d52:	d00c      	beq.n	8014d6e <__pow5mult+0xa2>
 8014d54:	6820      	ldr	r0, [r4, #0]
 8014d56:	2800      	cmp	r0, #0
 8014d58:	d107      	bne.n	8014d6a <__pow5mult+0x9e>
 8014d5a:	0022      	movs	r2, r4
 8014d5c:	0021      	movs	r1, r4
 8014d5e:	0038      	movs	r0, r7
 8014d60:	f7ff ff04 	bl	8014b6c <__multiply>
 8014d64:	2300      	movs	r3, #0
 8014d66:	6020      	str	r0, [r4, #0]
 8014d68:	6003      	str	r3, [r0, #0]
 8014d6a:	0004      	movs	r4, r0
 8014d6c:	e7e2      	b.n	8014d34 <__pow5mult+0x68>
 8014d6e:	0030      	movs	r0, r6
 8014d70:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8014d72:	46c0      	nop			; (mov r8, r8)
 8014d74:	08018980 	.word	0x08018980
 8014d78:	080186aa 	.word	0x080186aa
 8014d7c:	08018835 	.word	0x08018835
 8014d80:	00000271 	.word	0x00000271

08014d84 <__lshift>:
 8014d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014d86:	000c      	movs	r4, r1
 8014d88:	0017      	movs	r7, r2
 8014d8a:	6923      	ldr	r3, [r4, #16]
 8014d8c:	1155      	asrs	r5, r2, #5
 8014d8e:	b087      	sub	sp, #28
 8014d90:	18eb      	adds	r3, r5, r3
 8014d92:	9302      	str	r3, [sp, #8]
 8014d94:	3301      	adds	r3, #1
 8014d96:	9301      	str	r3, [sp, #4]
 8014d98:	6849      	ldr	r1, [r1, #4]
 8014d9a:	68a3      	ldr	r3, [r4, #8]
 8014d9c:	9004      	str	r0, [sp, #16]
 8014d9e:	9a01      	ldr	r2, [sp, #4]
 8014da0:	4293      	cmp	r3, r2
 8014da2:	db10      	blt.n	8014dc6 <__lshift+0x42>
 8014da4:	9804      	ldr	r0, [sp, #16]
 8014da6:	f7ff fd89 	bl	80148bc <_Balloc>
 8014daa:	2300      	movs	r3, #0
 8014dac:	0002      	movs	r2, r0
 8014dae:	0006      	movs	r6, r0
 8014db0:	0019      	movs	r1, r3
 8014db2:	3214      	adds	r2, #20
 8014db4:	4298      	cmp	r0, r3
 8014db6:	d10c      	bne.n	8014dd2 <__lshift+0x4e>
 8014db8:	31df      	adds	r1, #223	; 0xdf
 8014dba:	0032      	movs	r2, r6
 8014dbc:	4b26      	ldr	r3, [pc, #152]	; (8014e58 <__lshift+0xd4>)
 8014dbe:	4827      	ldr	r0, [pc, #156]	; (8014e5c <__lshift+0xd8>)
 8014dc0:	31ff      	adds	r1, #255	; 0xff
 8014dc2:	f7fe fb07 	bl	80133d4 <__assert_func>
 8014dc6:	3101      	adds	r1, #1
 8014dc8:	005b      	lsls	r3, r3, #1
 8014dca:	e7e8      	b.n	8014d9e <__lshift+0x1a>
 8014dcc:	0098      	lsls	r0, r3, #2
 8014dce:	5011      	str	r1, [r2, r0]
 8014dd0:	3301      	adds	r3, #1
 8014dd2:	42ab      	cmp	r3, r5
 8014dd4:	dbfa      	blt.n	8014dcc <__lshift+0x48>
 8014dd6:	43eb      	mvns	r3, r5
 8014dd8:	17db      	asrs	r3, r3, #31
 8014dda:	401d      	ands	r5, r3
 8014ddc:	211f      	movs	r1, #31
 8014dde:	0023      	movs	r3, r4
 8014de0:	0038      	movs	r0, r7
 8014de2:	00ad      	lsls	r5, r5, #2
 8014de4:	1955      	adds	r5, r2, r5
 8014de6:	6922      	ldr	r2, [r4, #16]
 8014de8:	3314      	adds	r3, #20
 8014dea:	0092      	lsls	r2, r2, #2
 8014dec:	4008      	ands	r0, r1
 8014dee:	4684      	mov	ip, r0
 8014df0:	189a      	adds	r2, r3, r2
 8014df2:	420f      	tst	r7, r1
 8014df4:	d02a      	beq.n	8014e4c <__lshift+0xc8>
 8014df6:	3101      	adds	r1, #1
 8014df8:	1a09      	subs	r1, r1, r0
 8014dfa:	9105      	str	r1, [sp, #20]
 8014dfc:	2100      	movs	r1, #0
 8014dfe:	9503      	str	r5, [sp, #12]
 8014e00:	4667      	mov	r7, ip
 8014e02:	6818      	ldr	r0, [r3, #0]
 8014e04:	40b8      	lsls	r0, r7
 8014e06:	4308      	orrs	r0, r1
 8014e08:	9903      	ldr	r1, [sp, #12]
 8014e0a:	c101      	stmia	r1!, {r0}
 8014e0c:	9103      	str	r1, [sp, #12]
 8014e0e:	9805      	ldr	r0, [sp, #20]
 8014e10:	cb02      	ldmia	r3!, {r1}
 8014e12:	40c1      	lsrs	r1, r0
 8014e14:	429a      	cmp	r2, r3
 8014e16:	d8f3      	bhi.n	8014e00 <__lshift+0x7c>
 8014e18:	0020      	movs	r0, r4
 8014e1a:	3015      	adds	r0, #21
 8014e1c:	2304      	movs	r3, #4
 8014e1e:	4282      	cmp	r2, r0
 8014e20:	d304      	bcc.n	8014e2c <__lshift+0xa8>
 8014e22:	1b13      	subs	r3, r2, r4
 8014e24:	3b15      	subs	r3, #21
 8014e26:	089b      	lsrs	r3, r3, #2
 8014e28:	3301      	adds	r3, #1
 8014e2a:	009b      	lsls	r3, r3, #2
 8014e2c:	50e9      	str	r1, [r5, r3]
 8014e2e:	2900      	cmp	r1, #0
 8014e30:	d002      	beq.n	8014e38 <__lshift+0xb4>
 8014e32:	9b02      	ldr	r3, [sp, #8]
 8014e34:	3302      	adds	r3, #2
 8014e36:	9301      	str	r3, [sp, #4]
 8014e38:	9b01      	ldr	r3, [sp, #4]
 8014e3a:	9804      	ldr	r0, [sp, #16]
 8014e3c:	3b01      	subs	r3, #1
 8014e3e:	0021      	movs	r1, r4
 8014e40:	6133      	str	r3, [r6, #16]
 8014e42:	f7ff fd7f 	bl	8014944 <_Bfree>
 8014e46:	0030      	movs	r0, r6
 8014e48:	b007      	add	sp, #28
 8014e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014e4c:	cb02      	ldmia	r3!, {r1}
 8014e4e:	c502      	stmia	r5!, {r1}
 8014e50:	429a      	cmp	r2, r3
 8014e52:	d8fb      	bhi.n	8014e4c <__lshift+0xc8>
 8014e54:	e7f0      	b.n	8014e38 <__lshift+0xb4>
 8014e56:	46c0      	nop			; (mov r8, r8)
 8014e58:	080187c4 	.word	0x080187c4
 8014e5c:	08018835 	.word	0x08018835

08014e60 <__mcmp>:
 8014e60:	b530      	push	{r4, r5, lr}
 8014e62:	690b      	ldr	r3, [r1, #16]
 8014e64:	6904      	ldr	r4, [r0, #16]
 8014e66:	0002      	movs	r2, r0
 8014e68:	1ae0      	subs	r0, r4, r3
 8014e6a:	429c      	cmp	r4, r3
 8014e6c:	d10e      	bne.n	8014e8c <__mcmp+0x2c>
 8014e6e:	3214      	adds	r2, #20
 8014e70:	009b      	lsls	r3, r3, #2
 8014e72:	3114      	adds	r1, #20
 8014e74:	0014      	movs	r4, r2
 8014e76:	18c9      	adds	r1, r1, r3
 8014e78:	18d2      	adds	r2, r2, r3
 8014e7a:	3a04      	subs	r2, #4
 8014e7c:	3904      	subs	r1, #4
 8014e7e:	6815      	ldr	r5, [r2, #0]
 8014e80:	680b      	ldr	r3, [r1, #0]
 8014e82:	429d      	cmp	r5, r3
 8014e84:	d003      	beq.n	8014e8e <__mcmp+0x2e>
 8014e86:	2001      	movs	r0, #1
 8014e88:	429d      	cmp	r5, r3
 8014e8a:	d303      	bcc.n	8014e94 <__mcmp+0x34>
 8014e8c:	bd30      	pop	{r4, r5, pc}
 8014e8e:	4294      	cmp	r4, r2
 8014e90:	d3f3      	bcc.n	8014e7a <__mcmp+0x1a>
 8014e92:	e7fb      	b.n	8014e8c <__mcmp+0x2c>
 8014e94:	4240      	negs	r0, r0
 8014e96:	e7f9      	b.n	8014e8c <__mcmp+0x2c>

08014e98 <__mdiff>:
 8014e98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014e9a:	000e      	movs	r6, r1
 8014e9c:	0007      	movs	r7, r0
 8014e9e:	0011      	movs	r1, r2
 8014ea0:	0030      	movs	r0, r6
 8014ea2:	b087      	sub	sp, #28
 8014ea4:	0014      	movs	r4, r2
 8014ea6:	f7ff ffdb 	bl	8014e60 <__mcmp>
 8014eaa:	1e05      	subs	r5, r0, #0
 8014eac:	d110      	bne.n	8014ed0 <__mdiff+0x38>
 8014eae:	0001      	movs	r1, r0
 8014eb0:	0038      	movs	r0, r7
 8014eb2:	f7ff fd03 	bl	80148bc <_Balloc>
 8014eb6:	1e02      	subs	r2, r0, #0
 8014eb8:	d104      	bne.n	8014ec4 <__mdiff+0x2c>
 8014eba:	4b3f      	ldr	r3, [pc, #252]	; (8014fb8 <__mdiff+0x120>)
 8014ebc:	483f      	ldr	r0, [pc, #252]	; (8014fbc <__mdiff+0x124>)
 8014ebe:	4940      	ldr	r1, [pc, #256]	; (8014fc0 <__mdiff+0x128>)
 8014ec0:	f7fe fa88 	bl	80133d4 <__assert_func>
 8014ec4:	2301      	movs	r3, #1
 8014ec6:	6145      	str	r5, [r0, #20]
 8014ec8:	6103      	str	r3, [r0, #16]
 8014eca:	0010      	movs	r0, r2
 8014ecc:	b007      	add	sp, #28
 8014ece:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014ed0:	2301      	movs	r3, #1
 8014ed2:	9301      	str	r3, [sp, #4]
 8014ed4:	2800      	cmp	r0, #0
 8014ed6:	db04      	blt.n	8014ee2 <__mdiff+0x4a>
 8014ed8:	0023      	movs	r3, r4
 8014eda:	0034      	movs	r4, r6
 8014edc:	001e      	movs	r6, r3
 8014ede:	2300      	movs	r3, #0
 8014ee0:	9301      	str	r3, [sp, #4]
 8014ee2:	0038      	movs	r0, r7
 8014ee4:	6861      	ldr	r1, [r4, #4]
 8014ee6:	f7ff fce9 	bl	80148bc <_Balloc>
 8014eea:	1e02      	subs	r2, r0, #0
 8014eec:	d103      	bne.n	8014ef6 <__mdiff+0x5e>
 8014eee:	4b32      	ldr	r3, [pc, #200]	; (8014fb8 <__mdiff+0x120>)
 8014ef0:	4832      	ldr	r0, [pc, #200]	; (8014fbc <__mdiff+0x124>)
 8014ef2:	4934      	ldr	r1, [pc, #208]	; (8014fc4 <__mdiff+0x12c>)
 8014ef4:	e7e4      	b.n	8014ec0 <__mdiff+0x28>
 8014ef6:	9b01      	ldr	r3, [sp, #4]
 8014ef8:	2700      	movs	r7, #0
 8014efa:	60c3      	str	r3, [r0, #12]
 8014efc:	6920      	ldr	r0, [r4, #16]
 8014efe:	3414      	adds	r4, #20
 8014f00:	0083      	lsls	r3, r0, #2
 8014f02:	18e3      	adds	r3, r4, r3
 8014f04:	0021      	movs	r1, r4
 8014f06:	9401      	str	r4, [sp, #4]
 8014f08:	0034      	movs	r4, r6
 8014f0a:	9302      	str	r3, [sp, #8]
 8014f0c:	6933      	ldr	r3, [r6, #16]
 8014f0e:	3414      	adds	r4, #20
 8014f10:	009b      	lsls	r3, r3, #2
 8014f12:	18e3      	adds	r3, r4, r3
 8014f14:	9303      	str	r3, [sp, #12]
 8014f16:	0013      	movs	r3, r2
 8014f18:	3314      	adds	r3, #20
 8014f1a:	469c      	mov	ip, r3
 8014f1c:	9305      	str	r3, [sp, #20]
 8014f1e:	9104      	str	r1, [sp, #16]
 8014f20:	9b04      	ldr	r3, [sp, #16]
 8014f22:	cc02      	ldmia	r4!, {r1}
 8014f24:	cb20      	ldmia	r3!, {r5}
 8014f26:	9304      	str	r3, [sp, #16]
 8014f28:	b2ab      	uxth	r3, r5
 8014f2a:	19df      	adds	r7, r3, r7
 8014f2c:	b28b      	uxth	r3, r1
 8014f2e:	1afb      	subs	r3, r7, r3
 8014f30:	0c09      	lsrs	r1, r1, #16
 8014f32:	0c2d      	lsrs	r5, r5, #16
 8014f34:	1a6d      	subs	r5, r5, r1
 8014f36:	1419      	asrs	r1, r3, #16
 8014f38:	1869      	adds	r1, r5, r1
 8014f3a:	b29b      	uxth	r3, r3
 8014f3c:	140f      	asrs	r7, r1, #16
 8014f3e:	0409      	lsls	r1, r1, #16
 8014f40:	4319      	orrs	r1, r3
 8014f42:	4663      	mov	r3, ip
 8014f44:	c302      	stmia	r3!, {r1}
 8014f46:	469c      	mov	ip, r3
 8014f48:	9b03      	ldr	r3, [sp, #12]
 8014f4a:	42a3      	cmp	r3, r4
 8014f4c:	d8e8      	bhi.n	8014f20 <__mdiff+0x88>
 8014f4e:	0031      	movs	r1, r6
 8014f50:	9c03      	ldr	r4, [sp, #12]
 8014f52:	3115      	adds	r1, #21
 8014f54:	2304      	movs	r3, #4
 8014f56:	428c      	cmp	r4, r1
 8014f58:	d304      	bcc.n	8014f64 <__mdiff+0xcc>
 8014f5a:	1ba3      	subs	r3, r4, r6
 8014f5c:	3b15      	subs	r3, #21
 8014f5e:	089b      	lsrs	r3, r3, #2
 8014f60:	3301      	adds	r3, #1
 8014f62:	009b      	lsls	r3, r3, #2
 8014f64:	9901      	ldr	r1, [sp, #4]
 8014f66:	18cd      	adds	r5, r1, r3
 8014f68:	9905      	ldr	r1, [sp, #20]
 8014f6a:	002e      	movs	r6, r5
 8014f6c:	18cb      	adds	r3, r1, r3
 8014f6e:	469c      	mov	ip, r3
 8014f70:	9902      	ldr	r1, [sp, #8]
 8014f72:	428e      	cmp	r6, r1
 8014f74:	d310      	bcc.n	8014f98 <__mdiff+0x100>
 8014f76:	9e02      	ldr	r6, [sp, #8]
 8014f78:	1ee9      	subs	r1, r5, #3
 8014f7a:	2400      	movs	r4, #0
 8014f7c:	428e      	cmp	r6, r1
 8014f7e:	d304      	bcc.n	8014f8a <__mdiff+0xf2>
 8014f80:	0031      	movs	r1, r6
 8014f82:	3103      	adds	r1, #3
 8014f84:	1b49      	subs	r1, r1, r5
 8014f86:	0889      	lsrs	r1, r1, #2
 8014f88:	008c      	lsls	r4, r1, #2
 8014f8a:	191b      	adds	r3, r3, r4
 8014f8c:	3b04      	subs	r3, #4
 8014f8e:	6819      	ldr	r1, [r3, #0]
 8014f90:	2900      	cmp	r1, #0
 8014f92:	d00f      	beq.n	8014fb4 <__mdiff+0x11c>
 8014f94:	6110      	str	r0, [r2, #16]
 8014f96:	e798      	b.n	8014eca <__mdiff+0x32>
 8014f98:	ce02      	ldmia	r6!, {r1}
 8014f9a:	b28c      	uxth	r4, r1
 8014f9c:	19e4      	adds	r4, r4, r7
 8014f9e:	0c0f      	lsrs	r7, r1, #16
 8014fa0:	1421      	asrs	r1, r4, #16
 8014fa2:	1879      	adds	r1, r7, r1
 8014fa4:	b2a4      	uxth	r4, r4
 8014fa6:	140f      	asrs	r7, r1, #16
 8014fa8:	0409      	lsls	r1, r1, #16
 8014faa:	4321      	orrs	r1, r4
 8014fac:	4664      	mov	r4, ip
 8014fae:	c402      	stmia	r4!, {r1}
 8014fb0:	46a4      	mov	ip, r4
 8014fb2:	e7dd      	b.n	8014f70 <__mdiff+0xd8>
 8014fb4:	3801      	subs	r0, #1
 8014fb6:	e7e9      	b.n	8014f8c <__mdiff+0xf4>
 8014fb8:	080187c4 	.word	0x080187c4
 8014fbc:	08018835 	.word	0x08018835
 8014fc0:	00000237 	.word	0x00000237
 8014fc4:	00000245 	.word	0x00000245

08014fc8 <__ulp>:
 8014fc8:	2000      	movs	r0, #0
 8014fca:	4b0b      	ldr	r3, [pc, #44]	; (8014ff8 <__ulp+0x30>)
 8014fcc:	4019      	ands	r1, r3
 8014fce:	4b0b      	ldr	r3, [pc, #44]	; (8014ffc <__ulp+0x34>)
 8014fd0:	18c9      	adds	r1, r1, r3
 8014fd2:	4281      	cmp	r1, r0
 8014fd4:	dc06      	bgt.n	8014fe4 <__ulp+0x1c>
 8014fd6:	4249      	negs	r1, r1
 8014fd8:	150b      	asrs	r3, r1, #20
 8014fda:	2b13      	cmp	r3, #19
 8014fdc:	dc03      	bgt.n	8014fe6 <__ulp+0x1e>
 8014fde:	2180      	movs	r1, #128	; 0x80
 8014fe0:	0309      	lsls	r1, r1, #12
 8014fe2:	4119      	asrs	r1, r3
 8014fe4:	4770      	bx	lr
 8014fe6:	3b14      	subs	r3, #20
 8014fe8:	2001      	movs	r0, #1
 8014fea:	2b1e      	cmp	r3, #30
 8014fec:	dc02      	bgt.n	8014ff4 <__ulp+0x2c>
 8014fee:	2080      	movs	r0, #128	; 0x80
 8014ff0:	0600      	lsls	r0, r0, #24
 8014ff2:	40d8      	lsrs	r0, r3
 8014ff4:	2100      	movs	r1, #0
 8014ff6:	e7f5      	b.n	8014fe4 <__ulp+0x1c>
 8014ff8:	7ff00000 	.word	0x7ff00000
 8014ffc:	fcc00000 	.word	0xfcc00000

08015000 <__b2d>:
 8015000:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015002:	0006      	movs	r6, r0
 8015004:	6903      	ldr	r3, [r0, #16]
 8015006:	3614      	adds	r6, #20
 8015008:	009b      	lsls	r3, r3, #2
 801500a:	18f3      	adds	r3, r6, r3
 801500c:	1f1d      	subs	r5, r3, #4
 801500e:	682c      	ldr	r4, [r5, #0]
 8015010:	000f      	movs	r7, r1
 8015012:	0020      	movs	r0, r4
 8015014:	9301      	str	r3, [sp, #4]
 8015016:	f7ff fd49 	bl	8014aac <__hi0bits>
 801501a:	2220      	movs	r2, #32
 801501c:	1a12      	subs	r2, r2, r0
 801501e:	603a      	str	r2, [r7, #0]
 8015020:	0003      	movs	r3, r0
 8015022:	4a1c      	ldr	r2, [pc, #112]	; (8015094 <__b2d+0x94>)
 8015024:	280a      	cmp	r0, #10
 8015026:	dc15      	bgt.n	8015054 <__b2d+0x54>
 8015028:	210b      	movs	r1, #11
 801502a:	0027      	movs	r7, r4
 801502c:	1a09      	subs	r1, r1, r0
 801502e:	40cf      	lsrs	r7, r1
 8015030:	433a      	orrs	r2, r7
 8015032:	468c      	mov	ip, r1
 8015034:	0011      	movs	r1, r2
 8015036:	2200      	movs	r2, #0
 8015038:	42ae      	cmp	r6, r5
 801503a:	d202      	bcs.n	8015042 <__b2d+0x42>
 801503c:	9a01      	ldr	r2, [sp, #4]
 801503e:	3a08      	subs	r2, #8
 8015040:	6812      	ldr	r2, [r2, #0]
 8015042:	3315      	adds	r3, #21
 8015044:	409c      	lsls	r4, r3
 8015046:	4663      	mov	r3, ip
 8015048:	0027      	movs	r7, r4
 801504a:	40da      	lsrs	r2, r3
 801504c:	4317      	orrs	r7, r2
 801504e:	0038      	movs	r0, r7
 8015050:	b003      	add	sp, #12
 8015052:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015054:	2700      	movs	r7, #0
 8015056:	42ae      	cmp	r6, r5
 8015058:	d202      	bcs.n	8015060 <__b2d+0x60>
 801505a:	9d01      	ldr	r5, [sp, #4]
 801505c:	3d08      	subs	r5, #8
 801505e:	682f      	ldr	r7, [r5, #0]
 8015060:	210b      	movs	r1, #11
 8015062:	4249      	negs	r1, r1
 8015064:	468c      	mov	ip, r1
 8015066:	449c      	add	ip, r3
 8015068:	2b0b      	cmp	r3, #11
 801506a:	d010      	beq.n	801508e <__b2d+0x8e>
 801506c:	4661      	mov	r1, ip
 801506e:	2320      	movs	r3, #32
 8015070:	408c      	lsls	r4, r1
 8015072:	1a5b      	subs	r3, r3, r1
 8015074:	0039      	movs	r1, r7
 8015076:	40d9      	lsrs	r1, r3
 8015078:	430c      	orrs	r4, r1
 801507a:	4322      	orrs	r2, r4
 801507c:	0011      	movs	r1, r2
 801507e:	2200      	movs	r2, #0
 8015080:	42b5      	cmp	r5, r6
 8015082:	d901      	bls.n	8015088 <__b2d+0x88>
 8015084:	3d04      	subs	r5, #4
 8015086:	682a      	ldr	r2, [r5, #0]
 8015088:	4664      	mov	r4, ip
 801508a:	40a7      	lsls	r7, r4
 801508c:	e7dd      	b.n	801504a <__b2d+0x4a>
 801508e:	4322      	orrs	r2, r4
 8015090:	0011      	movs	r1, r2
 8015092:	e7dc      	b.n	801504e <__b2d+0x4e>
 8015094:	3ff00000 	.word	0x3ff00000

08015098 <__d2b>:
 8015098:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801509a:	2101      	movs	r1, #1
 801509c:	0014      	movs	r4, r2
 801509e:	001d      	movs	r5, r3
 80150a0:	9f08      	ldr	r7, [sp, #32]
 80150a2:	f7ff fc0b 	bl	80148bc <_Balloc>
 80150a6:	1e06      	subs	r6, r0, #0
 80150a8:	d105      	bne.n	80150b6 <__d2b+0x1e>
 80150aa:	0032      	movs	r2, r6
 80150ac:	4b24      	ldr	r3, [pc, #144]	; (8015140 <__d2b+0xa8>)
 80150ae:	4825      	ldr	r0, [pc, #148]	; (8015144 <__d2b+0xac>)
 80150b0:	4925      	ldr	r1, [pc, #148]	; (8015148 <__d2b+0xb0>)
 80150b2:	f7fe f98f 	bl	80133d4 <__assert_func>
 80150b6:	032b      	lsls	r3, r5, #12
 80150b8:	006d      	lsls	r5, r5, #1
 80150ba:	0b1b      	lsrs	r3, r3, #12
 80150bc:	0d6d      	lsrs	r5, r5, #21
 80150be:	d125      	bne.n	801510c <__d2b+0x74>
 80150c0:	9301      	str	r3, [sp, #4]
 80150c2:	2c00      	cmp	r4, #0
 80150c4:	d028      	beq.n	8015118 <__d2b+0x80>
 80150c6:	4668      	mov	r0, sp
 80150c8:	9400      	str	r4, [sp, #0]
 80150ca:	f7ff fd09 	bl	8014ae0 <__lo0bits>
 80150ce:	9b01      	ldr	r3, [sp, #4]
 80150d0:	9900      	ldr	r1, [sp, #0]
 80150d2:	2800      	cmp	r0, #0
 80150d4:	d01e      	beq.n	8015114 <__d2b+0x7c>
 80150d6:	2220      	movs	r2, #32
 80150d8:	001c      	movs	r4, r3
 80150da:	1a12      	subs	r2, r2, r0
 80150dc:	4094      	lsls	r4, r2
 80150de:	0022      	movs	r2, r4
 80150e0:	40c3      	lsrs	r3, r0
 80150e2:	430a      	orrs	r2, r1
 80150e4:	6172      	str	r2, [r6, #20]
 80150e6:	9301      	str	r3, [sp, #4]
 80150e8:	9c01      	ldr	r4, [sp, #4]
 80150ea:	61b4      	str	r4, [r6, #24]
 80150ec:	1e63      	subs	r3, r4, #1
 80150ee:	419c      	sbcs	r4, r3
 80150f0:	3401      	adds	r4, #1
 80150f2:	6134      	str	r4, [r6, #16]
 80150f4:	2d00      	cmp	r5, #0
 80150f6:	d017      	beq.n	8015128 <__d2b+0x90>
 80150f8:	2435      	movs	r4, #53	; 0x35
 80150fa:	4b14      	ldr	r3, [pc, #80]	; (801514c <__d2b+0xb4>)
 80150fc:	18ed      	adds	r5, r5, r3
 80150fe:	182d      	adds	r5, r5, r0
 8015100:	603d      	str	r5, [r7, #0]
 8015102:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015104:	1a24      	subs	r4, r4, r0
 8015106:	601c      	str	r4, [r3, #0]
 8015108:	0030      	movs	r0, r6
 801510a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801510c:	2280      	movs	r2, #128	; 0x80
 801510e:	0352      	lsls	r2, r2, #13
 8015110:	4313      	orrs	r3, r2
 8015112:	e7d5      	b.n	80150c0 <__d2b+0x28>
 8015114:	6171      	str	r1, [r6, #20]
 8015116:	e7e7      	b.n	80150e8 <__d2b+0x50>
 8015118:	a801      	add	r0, sp, #4
 801511a:	f7ff fce1 	bl	8014ae0 <__lo0bits>
 801511e:	9b01      	ldr	r3, [sp, #4]
 8015120:	2401      	movs	r4, #1
 8015122:	6173      	str	r3, [r6, #20]
 8015124:	3020      	adds	r0, #32
 8015126:	e7e4      	b.n	80150f2 <__d2b+0x5a>
 8015128:	4b09      	ldr	r3, [pc, #36]	; (8015150 <__d2b+0xb8>)
 801512a:	18c0      	adds	r0, r0, r3
 801512c:	4b09      	ldr	r3, [pc, #36]	; (8015154 <__d2b+0xbc>)
 801512e:	6038      	str	r0, [r7, #0]
 8015130:	18e3      	adds	r3, r4, r3
 8015132:	009b      	lsls	r3, r3, #2
 8015134:	18f3      	adds	r3, r6, r3
 8015136:	6958      	ldr	r0, [r3, #20]
 8015138:	f7ff fcb8 	bl	8014aac <__hi0bits>
 801513c:	0164      	lsls	r4, r4, #5
 801513e:	e7e0      	b.n	8015102 <__d2b+0x6a>
 8015140:	080187c4 	.word	0x080187c4
 8015144:	08018835 	.word	0x08018835
 8015148:	0000030f 	.word	0x0000030f
 801514c:	fffffbcd 	.word	0xfffffbcd
 8015150:	fffffbce 	.word	0xfffffbce
 8015154:	3fffffff 	.word	0x3fffffff

08015158 <__ratio>:
 8015158:	b5f0      	push	{r4, r5, r6, r7, lr}
 801515a:	b087      	sub	sp, #28
 801515c:	000f      	movs	r7, r1
 801515e:	a904      	add	r1, sp, #16
 8015160:	0006      	movs	r6, r0
 8015162:	f7ff ff4d 	bl	8015000 <__b2d>
 8015166:	9000      	str	r0, [sp, #0]
 8015168:	9101      	str	r1, [sp, #4]
 801516a:	9c00      	ldr	r4, [sp, #0]
 801516c:	9d01      	ldr	r5, [sp, #4]
 801516e:	0038      	movs	r0, r7
 8015170:	a905      	add	r1, sp, #20
 8015172:	f7ff ff45 	bl	8015000 <__b2d>
 8015176:	9002      	str	r0, [sp, #8]
 8015178:	9103      	str	r1, [sp, #12]
 801517a:	9a02      	ldr	r2, [sp, #8]
 801517c:	9b03      	ldr	r3, [sp, #12]
 801517e:	6930      	ldr	r0, [r6, #16]
 8015180:	6939      	ldr	r1, [r7, #16]
 8015182:	9e04      	ldr	r6, [sp, #16]
 8015184:	1a40      	subs	r0, r0, r1
 8015186:	9905      	ldr	r1, [sp, #20]
 8015188:	0140      	lsls	r0, r0, #5
 801518a:	1a71      	subs	r1, r6, r1
 801518c:	1841      	adds	r1, r0, r1
 801518e:	0508      	lsls	r0, r1, #20
 8015190:	2900      	cmp	r1, #0
 8015192:	dd07      	ble.n	80151a4 <__ratio+0x4c>
 8015194:	9901      	ldr	r1, [sp, #4]
 8015196:	1845      	adds	r5, r0, r1
 8015198:	0020      	movs	r0, r4
 801519a:	0029      	movs	r1, r5
 801519c:	f7ec fca0 	bl	8001ae0 <__aeabi_ddiv>
 80151a0:	b007      	add	sp, #28
 80151a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80151a4:	9903      	ldr	r1, [sp, #12]
 80151a6:	1a0b      	subs	r3, r1, r0
 80151a8:	e7f6      	b.n	8015198 <__ratio+0x40>

080151aa <__copybits>:
 80151aa:	b570      	push	{r4, r5, r6, lr}
 80151ac:	0014      	movs	r4, r2
 80151ae:	0005      	movs	r5, r0
 80151b0:	3901      	subs	r1, #1
 80151b2:	6913      	ldr	r3, [r2, #16]
 80151b4:	1149      	asrs	r1, r1, #5
 80151b6:	3101      	adds	r1, #1
 80151b8:	0089      	lsls	r1, r1, #2
 80151ba:	3414      	adds	r4, #20
 80151bc:	009b      	lsls	r3, r3, #2
 80151be:	1841      	adds	r1, r0, r1
 80151c0:	18e3      	adds	r3, r4, r3
 80151c2:	42a3      	cmp	r3, r4
 80151c4:	d80d      	bhi.n	80151e2 <__copybits+0x38>
 80151c6:	0014      	movs	r4, r2
 80151c8:	3411      	adds	r4, #17
 80151ca:	2500      	movs	r5, #0
 80151cc:	429c      	cmp	r4, r3
 80151ce:	d803      	bhi.n	80151d8 <__copybits+0x2e>
 80151d0:	1a9b      	subs	r3, r3, r2
 80151d2:	3b11      	subs	r3, #17
 80151d4:	089b      	lsrs	r3, r3, #2
 80151d6:	009d      	lsls	r5, r3, #2
 80151d8:	2300      	movs	r3, #0
 80151da:	1940      	adds	r0, r0, r5
 80151dc:	4281      	cmp	r1, r0
 80151de:	d803      	bhi.n	80151e8 <__copybits+0x3e>
 80151e0:	bd70      	pop	{r4, r5, r6, pc}
 80151e2:	cc40      	ldmia	r4!, {r6}
 80151e4:	c540      	stmia	r5!, {r6}
 80151e6:	e7ec      	b.n	80151c2 <__copybits+0x18>
 80151e8:	c008      	stmia	r0!, {r3}
 80151ea:	e7f7      	b.n	80151dc <__copybits+0x32>

080151ec <__any_on>:
 80151ec:	0002      	movs	r2, r0
 80151ee:	6900      	ldr	r0, [r0, #16]
 80151f0:	b510      	push	{r4, lr}
 80151f2:	3214      	adds	r2, #20
 80151f4:	114b      	asrs	r3, r1, #5
 80151f6:	4298      	cmp	r0, r3
 80151f8:	db13      	blt.n	8015222 <__any_on+0x36>
 80151fa:	dd0c      	ble.n	8015216 <__any_on+0x2a>
 80151fc:	241f      	movs	r4, #31
 80151fe:	0008      	movs	r0, r1
 8015200:	4020      	ands	r0, r4
 8015202:	4221      	tst	r1, r4
 8015204:	d007      	beq.n	8015216 <__any_on+0x2a>
 8015206:	0099      	lsls	r1, r3, #2
 8015208:	588c      	ldr	r4, [r1, r2]
 801520a:	0021      	movs	r1, r4
 801520c:	40c1      	lsrs	r1, r0
 801520e:	4081      	lsls	r1, r0
 8015210:	2001      	movs	r0, #1
 8015212:	428c      	cmp	r4, r1
 8015214:	d104      	bne.n	8015220 <__any_on+0x34>
 8015216:	009b      	lsls	r3, r3, #2
 8015218:	18d3      	adds	r3, r2, r3
 801521a:	4293      	cmp	r3, r2
 801521c:	d803      	bhi.n	8015226 <__any_on+0x3a>
 801521e:	2000      	movs	r0, #0
 8015220:	bd10      	pop	{r4, pc}
 8015222:	0003      	movs	r3, r0
 8015224:	e7f7      	b.n	8015216 <__any_on+0x2a>
 8015226:	3b04      	subs	r3, #4
 8015228:	6819      	ldr	r1, [r3, #0]
 801522a:	2900      	cmp	r1, #0
 801522c:	d0f5      	beq.n	801521a <__any_on+0x2e>
 801522e:	2001      	movs	r0, #1
 8015230:	e7f6      	b.n	8015220 <__any_on+0x34>

08015232 <__ascii_wctomb>:
 8015232:	0003      	movs	r3, r0
 8015234:	1e08      	subs	r0, r1, #0
 8015236:	d005      	beq.n	8015244 <__ascii_wctomb+0x12>
 8015238:	2aff      	cmp	r2, #255	; 0xff
 801523a:	d904      	bls.n	8015246 <__ascii_wctomb+0x14>
 801523c:	228a      	movs	r2, #138	; 0x8a
 801523e:	2001      	movs	r0, #1
 8015240:	601a      	str	r2, [r3, #0]
 8015242:	4240      	negs	r0, r0
 8015244:	4770      	bx	lr
 8015246:	2001      	movs	r0, #1
 8015248:	700a      	strb	r2, [r1, #0]
 801524a:	e7fb      	b.n	8015244 <__ascii_wctomb+0x12>

0801524c <__ssputs_r>:
 801524c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801524e:	b085      	sub	sp, #20
 8015250:	9301      	str	r3, [sp, #4]
 8015252:	9203      	str	r2, [sp, #12]
 8015254:	688e      	ldr	r6, [r1, #8]
 8015256:	9a01      	ldr	r2, [sp, #4]
 8015258:	0007      	movs	r7, r0
 801525a:	000c      	movs	r4, r1
 801525c:	680b      	ldr	r3, [r1, #0]
 801525e:	4296      	cmp	r6, r2
 8015260:	d831      	bhi.n	80152c6 <__ssputs_r+0x7a>
 8015262:	898a      	ldrh	r2, [r1, #12]
 8015264:	2190      	movs	r1, #144	; 0x90
 8015266:	00c9      	lsls	r1, r1, #3
 8015268:	420a      	tst	r2, r1
 801526a:	d029      	beq.n	80152c0 <__ssputs_r+0x74>
 801526c:	2003      	movs	r0, #3
 801526e:	6921      	ldr	r1, [r4, #16]
 8015270:	1a5b      	subs	r3, r3, r1
 8015272:	9302      	str	r3, [sp, #8]
 8015274:	6963      	ldr	r3, [r4, #20]
 8015276:	4343      	muls	r3, r0
 8015278:	0fdd      	lsrs	r5, r3, #31
 801527a:	18ed      	adds	r5, r5, r3
 801527c:	9b01      	ldr	r3, [sp, #4]
 801527e:	9802      	ldr	r0, [sp, #8]
 8015280:	3301      	adds	r3, #1
 8015282:	181b      	adds	r3, r3, r0
 8015284:	106d      	asrs	r5, r5, #1
 8015286:	42ab      	cmp	r3, r5
 8015288:	d900      	bls.n	801528c <__ssputs_r+0x40>
 801528a:	001d      	movs	r5, r3
 801528c:	0552      	lsls	r2, r2, #21
 801528e:	d529      	bpl.n	80152e4 <__ssputs_r+0x98>
 8015290:	0029      	movs	r1, r5
 8015292:	0038      	movs	r0, r7
 8015294:	f7fb ff78 	bl	8011188 <_malloc_r>
 8015298:	1e06      	subs	r6, r0, #0
 801529a:	d02d      	beq.n	80152f8 <__ssputs_r+0xac>
 801529c:	9a02      	ldr	r2, [sp, #8]
 801529e:	6921      	ldr	r1, [r4, #16]
 80152a0:	f7fe f884 	bl	80133ac <memcpy>
 80152a4:	89a2      	ldrh	r2, [r4, #12]
 80152a6:	4b19      	ldr	r3, [pc, #100]	; (801530c <__ssputs_r+0xc0>)
 80152a8:	401a      	ands	r2, r3
 80152aa:	2380      	movs	r3, #128	; 0x80
 80152ac:	4313      	orrs	r3, r2
 80152ae:	81a3      	strh	r3, [r4, #12]
 80152b0:	9b02      	ldr	r3, [sp, #8]
 80152b2:	6126      	str	r6, [r4, #16]
 80152b4:	18f6      	adds	r6, r6, r3
 80152b6:	6026      	str	r6, [r4, #0]
 80152b8:	6165      	str	r5, [r4, #20]
 80152ba:	9e01      	ldr	r6, [sp, #4]
 80152bc:	1aed      	subs	r5, r5, r3
 80152be:	60a5      	str	r5, [r4, #8]
 80152c0:	9b01      	ldr	r3, [sp, #4]
 80152c2:	429e      	cmp	r6, r3
 80152c4:	d900      	bls.n	80152c8 <__ssputs_r+0x7c>
 80152c6:	9e01      	ldr	r6, [sp, #4]
 80152c8:	0032      	movs	r2, r6
 80152ca:	9903      	ldr	r1, [sp, #12]
 80152cc:	6820      	ldr	r0, [r4, #0]
 80152ce:	f000 f9e5 	bl	801569c <memmove>
 80152d2:	2000      	movs	r0, #0
 80152d4:	68a3      	ldr	r3, [r4, #8]
 80152d6:	1b9b      	subs	r3, r3, r6
 80152d8:	60a3      	str	r3, [r4, #8]
 80152da:	6823      	ldr	r3, [r4, #0]
 80152dc:	199b      	adds	r3, r3, r6
 80152de:	6023      	str	r3, [r4, #0]
 80152e0:	b005      	add	sp, #20
 80152e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80152e4:	002a      	movs	r2, r5
 80152e6:	0038      	movs	r0, r7
 80152e8:	f000 fa1f 	bl	801572a <_realloc_r>
 80152ec:	1e06      	subs	r6, r0, #0
 80152ee:	d1df      	bne.n	80152b0 <__ssputs_r+0x64>
 80152f0:	0038      	movs	r0, r7
 80152f2:	6921      	ldr	r1, [r4, #16]
 80152f4:	f7fe ff2a 	bl	801414c <_free_r>
 80152f8:	230c      	movs	r3, #12
 80152fa:	2001      	movs	r0, #1
 80152fc:	603b      	str	r3, [r7, #0]
 80152fe:	89a2      	ldrh	r2, [r4, #12]
 8015300:	3334      	adds	r3, #52	; 0x34
 8015302:	4313      	orrs	r3, r2
 8015304:	81a3      	strh	r3, [r4, #12]
 8015306:	4240      	negs	r0, r0
 8015308:	e7ea      	b.n	80152e0 <__ssputs_r+0x94>
 801530a:	46c0      	nop			; (mov r8, r8)
 801530c:	fffffb7f 	.word	0xfffffb7f

08015310 <_svfiprintf_r>:
 8015310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015312:	b0a1      	sub	sp, #132	; 0x84
 8015314:	9003      	str	r0, [sp, #12]
 8015316:	001d      	movs	r5, r3
 8015318:	898b      	ldrh	r3, [r1, #12]
 801531a:	000f      	movs	r7, r1
 801531c:	0016      	movs	r6, r2
 801531e:	061b      	lsls	r3, r3, #24
 8015320:	d511      	bpl.n	8015346 <_svfiprintf_r+0x36>
 8015322:	690b      	ldr	r3, [r1, #16]
 8015324:	2b00      	cmp	r3, #0
 8015326:	d10e      	bne.n	8015346 <_svfiprintf_r+0x36>
 8015328:	2140      	movs	r1, #64	; 0x40
 801532a:	f7fb ff2d 	bl	8011188 <_malloc_r>
 801532e:	6038      	str	r0, [r7, #0]
 8015330:	6138      	str	r0, [r7, #16]
 8015332:	2800      	cmp	r0, #0
 8015334:	d105      	bne.n	8015342 <_svfiprintf_r+0x32>
 8015336:	230c      	movs	r3, #12
 8015338:	9a03      	ldr	r2, [sp, #12]
 801533a:	3801      	subs	r0, #1
 801533c:	6013      	str	r3, [r2, #0]
 801533e:	b021      	add	sp, #132	; 0x84
 8015340:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015342:	2340      	movs	r3, #64	; 0x40
 8015344:	617b      	str	r3, [r7, #20]
 8015346:	2300      	movs	r3, #0
 8015348:	ac08      	add	r4, sp, #32
 801534a:	6163      	str	r3, [r4, #20]
 801534c:	3320      	adds	r3, #32
 801534e:	7663      	strb	r3, [r4, #25]
 8015350:	3310      	adds	r3, #16
 8015352:	76a3      	strb	r3, [r4, #26]
 8015354:	9507      	str	r5, [sp, #28]
 8015356:	0035      	movs	r5, r6
 8015358:	782b      	ldrb	r3, [r5, #0]
 801535a:	2b00      	cmp	r3, #0
 801535c:	d001      	beq.n	8015362 <_svfiprintf_r+0x52>
 801535e:	2b25      	cmp	r3, #37	; 0x25
 8015360:	d148      	bne.n	80153f4 <_svfiprintf_r+0xe4>
 8015362:	1bab      	subs	r3, r5, r6
 8015364:	9305      	str	r3, [sp, #20]
 8015366:	42b5      	cmp	r5, r6
 8015368:	d00b      	beq.n	8015382 <_svfiprintf_r+0x72>
 801536a:	0032      	movs	r2, r6
 801536c:	0039      	movs	r1, r7
 801536e:	9803      	ldr	r0, [sp, #12]
 8015370:	f7ff ff6c 	bl	801524c <__ssputs_r>
 8015374:	3001      	adds	r0, #1
 8015376:	d100      	bne.n	801537a <_svfiprintf_r+0x6a>
 8015378:	e0af      	b.n	80154da <_svfiprintf_r+0x1ca>
 801537a:	6963      	ldr	r3, [r4, #20]
 801537c:	9a05      	ldr	r2, [sp, #20]
 801537e:	189b      	adds	r3, r3, r2
 8015380:	6163      	str	r3, [r4, #20]
 8015382:	782b      	ldrb	r3, [r5, #0]
 8015384:	2b00      	cmp	r3, #0
 8015386:	d100      	bne.n	801538a <_svfiprintf_r+0x7a>
 8015388:	e0a7      	b.n	80154da <_svfiprintf_r+0x1ca>
 801538a:	2201      	movs	r2, #1
 801538c:	2300      	movs	r3, #0
 801538e:	4252      	negs	r2, r2
 8015390:	6062      	str	r2, [r4, #4]
 8015392:	a904      	add	r1, sp, #16
 8015394:	3254      	adds	r2, #84	; 0x54
 8015396:	1852      	adds	r2, r2, r1
 8015398:	1c6e      	adds	r6, r5, #1
 801539a:	6023      	str	r3, [r4, #0]
 801539c:	60e3      	str	r3, [r4, #12]
 801539e:	60a3      	str	r3, [r4, #8]
 80153a0:	7013      	strb	r3, [r2, #0]
 80153a2:	65a3      	str	r3, [r4, #88]	; 0x58
 80153a4:	4b55      	ldr	r3, [pc, #340]	; (80154fc <_svfiprintf_r+0x1ec>)
 80153a6:	2205      	movs	r2, #5
 80153a8:	0018      	movs	r0, r3
 80153aa:	7831      	ldrb	r1, [r6, #0]
 80153ac:	9305      	str	r3, [sp, #20]
 80153ae:	f7fd fff2 	bl	8013396 <memchr>
 80153b2:	1c75      	adds	r5, r6, #1
 80153b4:	2800      	cmp	r0, #0
 80153b6:	d11f      	bne.n	80153f8 <_svfiprintf_r+0xe8>
 80153b8:	6822      	ldr	r2, [r4, #0]
 80153ba:	06d3      	lsls	r3, r2, #27
 80153bc:	d504      	bpl.n	80153c8 <_svfiprintf_r+0xb8>
 80153be:	2353      	movs	r3, #83	; 0x53
 80153c0:	a904      	add	r1, sp, #16
 80153c2:	185b      	adds	r3, r3, r1
 80153c4:	2120      	movs	r1, #32
 80153c6:	7019      	strb	r1, [r3, #0]
 80153c8:	0713      	lsls	r3, r2, #28
 80153ca:	d504      	bpl.n	80153d6 <_svfiprintf_r+0xc6>
 80153cc:	2353      	movs	r3, #83	; 0x53
 80153ce:	a904      	add	r1, sp, #16
 80153d0:	185b      	adds	r3, r3, r1
 80153d2:	212b      	movs	r1, #43	; 0x2b
 80153d4:	7019      	strb	r1, [r3, #0]
 80153d6:	7833      	ldrb	r3, [r6, #0]
 80153d8:	2b2a      	cmp	r3, #42	; 0x2a
 80153da:	d016      	beq.n	801540a <_svfiprintf_r+0xfa>
 80153dc:	0035      	movs	r5, r6
 80153de:	2100      	movs	r1, #0
 80153e0:	200a      	movs	r0, #10
 80153e2:	68e3      	ldr	r3, [r4, #12]
 80153e4:	782a      	ldrb	r2, [r5, #0]
 80153e6:	1c6e      	adds	r6, r5, #1
 80153e8:	3a30      	subs	r2, #48	; 0x30
 80153ea:	2a09      	cmp	r2, #9
 80153ec:	d94e      	bls.n	801548c <_svfiprintf_r+0x17c>
 80153ee:	2900      	cmp	r1, #0
 80153f0:	d111      	bne.n	8015416 <_svfiprintf_r+0x106>
 80153f2:	e017      	b.n	8015424 <_svfiprintf_r+0x114>
 80153f4:	3501      	adds	r5, #1
 80153f6:	e7af      	b.n	8015358 <_svfiprintf_r+0x48>
 80153f8:	9b05      	ldr	r3, [sp, #20]
 80153fa:	6822      	ldr	r2, [r4, #0]
 80153fc:	1ac0      	subs	r0, r0, r3
 80153fe:	2301      	movs	r3, #1
 8015400:	4083      	lsls	r3, r0
 8015402:	4313      	orrs	r3, r2
 8015404:	002e      	movs	r6, r5
 8015406:	6023      	str	r3, [r4, #0]
 8015408:	e7cc      	b.n	80153a4 <_svfiprintf_r+0x94>
 801540a:	9b07      	ldr	r3, [sp, #28]
 801540c:	1d19      	adds	r1, r3, #4
 801540e:	681b      	ldr	r3, [r3, #0]
 8015410:	9107      	str	r1, [sp, #28]
 8015412:	2b00      	cmp	r3, #0
 8015414:	db01      	blt.n	801541a <_svfiprintf_r+0x10a>
 8015416:	930b      	str	r3, [sp, #44]	; 0x2c
 8015418:	e004      	b.n	8015424 <_svfiprintf_r+0x114>
 801541a:	425b      	negs	r3, r3
 801541c:	60e3      	str	r3, [r4, #12]
 801541e:	2302      	movs	r3, #2
 8015420:	4313      	orrs	r3, r2
 8015422:	6023      	str	r3, [r4, #0]
 8015424:	782b      	ldrb	r3, [r5, #0]
 8015426:	2b2e      	cmp	r3, #46	; 0x2e
 8015428:	d10a      	bne.n	8015440 <_svfiprintf_r+0x130>
 801542a:	786b      	ldrb	r3, [r5, #1]
 801542c:	2b2a      	cmp	r3, #42	; 0x2a
 801542e:	d135      	bne.n	801549c <_svfiprintf_r+0x18c>
 8015430:	9b07      	ldr	r3, [sp, #28]
 8015432:	3502      	adds	r5, #2
 8015434:	1d1a      	adds	r2, r3, #4
 8015436:	681b      	ldr	r3, [r3, #0]
 8015438:	9207      	str	r2, [sp, #28]
 801543a:	2b00      	cmp	r3, #0
 801543c:	db2b      	blt.n	8015496 <_svfiprintf_r+0x186>
 801543e:	9309      	str	r3, [sp, #36]	; 0x24
 8015440:	4e2f      	ldr	r6, [pc, #188]	; (8015500 <_svfiprintf_r+0x1f0>)
 8015442:	2203      	movs	r2, #3
 8015444:	0030      	movs	r0, r6
 8015446:	7829      	ldrb	r1, [r5, #0]
 8015448:	f7fd ffa5 	bl	8013396 <memchr>
 801544c:	2800      	cmp	r0, #0
 801544e:	d006      	beq.n	801545e <_svfiprintf_r+0x14e>
 8015450:	2340      	movs	r3, #64	; 0x40
 8015452:	1b80      	subs	r0, r0, r6
 8015454:	4083      	lsls	r3, r0
 8015456:	6822      	ldr	r2, [r4, #0]
 8015458:	3501      	adds	r5, #1
 801545a:	4313      	orrs	r3, r2
 801545c:	6023      	str	r3, [r4, #0]
 801545e:	7829      	ldrb	r1, [r5, #0]
 8015460:	2206      	movs	r2, #6
 8015462:	4828      	ldr	r0, [pc, #160]	; (8015504 <_svfiprintf_r+0x1f4>)
 8015464:	1c6e      	adds	r6, r5, #1
 8015466:	7621      	strb	r1, [r4, #24]
 8015468:	f7fd ff95 	bl	8013396 <memchr>
 801546c:	2800      	cmp	r0, #0
 801546e:	d03c      	beq.n	80154ea <_svfiprintf_r+0x1da>
 8015470:	4b25      	ldr	r3, [pc, #148]	; (8015508 <_svfiprintf_r+0x1f8>)
 8015472:	2b00      	cmp	r3, #0
 8015474:	d125      	bne.n	80154c2 <_svfiprintf_r+0x1b2>
 8015476:	2207      	movs	r2, #7
 8015478:	9b07      	ldr	r3, [sp, #28]
 801547a:	3307      	adds	r3, #7
 801547c:	4393      	bics	r3, r2
 801547e:	3308      	adds	r3, #8
 8015480:	9307      	str	r3, [sp, #28]
 8015482:	6963      	ldr	r3, [r4, #20]
 8015484:	9a04      	ldr	r2, [sp, #16]
 8015486:	189b      	adds	r3, r3, r2
 8015488:	6163      	str	r3, [r4, #20]
 801548a:	e764      	b.n	8015356 <_svfiprintf_r+0x46>
 801548c:	4343      	muls	r3, r0
 801548e:	0035      	movs	r5, r6
 8015490:	2101      	movs	r1, #1
 8015492:	189b      	adds	r3, r3, r2
 8015494:	e7a6      	b.n	80153e4 <_svfiprintf_r+0xd4>
 8015496:	2301      	movs	r3, #1
 8015498:	425b      	negs	r3, r3
 801549a:	e7d0      	b.n	801543e <_svfiprintf_r+0x12e>
 801549c:	2300      	movs	r3, #0
 801549e:	200a      	movs	r0, #10
 80154a0:	001a      	movs	r2, r3
 80154a2:	3501      	adds	r5, #1
 80154a4:	6063      	str	r3, [r4, #4]
 80154a6:	7829      	ldrb	r1, [r5, #0]
 80154a8:	1c6e      	adds	r6, r5, #1
 80154aa:	3930      	subs	r1, #48	; 0x30
 80154ac:	2909      	cmp	r1, #9
 80154ae:	d903      	bls.n	80154b8 <_svfiprintf_r+0x1a8>
 80154b0:	2b00      	cmp	r3, #0
 80154b2:	d0c5      	beq.n	8015440 <_svfiprintf_r+0x130>
 80154b4:	9209      	str	r2, [sp, #36]	; 0x24
 80154b6:	e7c3      	b.n	8015440 <_svfiprintf_r+0x130>
 80154b8:	4342      	muls	r2, r0
 80154ba:	0035      	movs	r5, r6
 80154bc:	2301      	movs	r3, #1
 80154be:	1852      	adds	r2, r2, r1
 80154c0:	e7f1      	b.n	80154a6 <_svfiprintf_r+0x196>
 80154c2:	aa07      	add	r2, sp, #28
 80154c4:	9200      	str	r2, [sp, #0]
 80154c6:	0021      	movs	r1, r4
 80154c8:	003a      	movs	r2, r7
 80154ca:	4b10      	ldr	r3, [pc, #64]	; (801550c <_svfiprintf_r+0x1fc>)
 80154cc:	9803      	ldr	r0, [sp, #12]
 80154ce:	f7fc fe63 	bl	8012198 <_printf_float>
 80154d2:	9004      	str	r0, [sp, #16]
 80154d4:	9b04      	ldr	r3, [sp, #16]
 80154d6:	3301      	adds	r3, #1
 80154d8:	d1d3      	bne.n	8015482 <_svfiprintf_r+0x172>
 80154da:	89bb      	ldrh	r3, [r7, #12]
 80154dc:	980d      	ldr	r0, [sp, #52]	; 0x34
 80154de:	065b      	lsls	r3, r3, #25
 80154e0:	d400      	bmi.n	80154e4 <_svfiprintf_r+0x1d4>
 80154e2:	e72c      	b.n	801533e <_svfiprintf_r+0x2e>
 80154e4:	2001      	movs	r0, #1
 80154e6:	4240      	negs	r0, r0
 80154e8:	e729      	b.n	801533e <_svfiprintf_r+0x2e>
 80154ea:	aa07      	add	r2, sp, #28
 80154ec:	9200      	str	r2, [sp, #0]
 80154ee:	0021      	movs	r1, r4
 80154f0:	003a      	movs	r2, r7
 80154f2:	4b06      	ldr	r3, [pc, #24]	; (801550c <_svfiprintf_r+0x1fc>)
 80154f4:	9803      	ldr	r0, [sp, #12]
 80154f6:	f7fd f915 	bl	8012724 <_printf_i>
 80154fa:	e7ea      	b.n	80154d2 <_svfiprintf_r+0x1c2>
 80154fc:	0801898c 	.word	0x0801898c
 8015500:	08018992 	.word	0x08018992
 8015504:	08018996 	.word	0x08018996
 8015508:	08012199 	.word	0x08012199
 801550c:	0801524d 	.word	0x0801524d

08015510 <__sflush_r>:
 8015510:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015512:	898b      	ldrh	r3, [r1, #12]
 8015514:	0005      	movs	r5, r0
 8015516:	000c      	movs	r4, r1
 8015518:	071a      	lsls	r2, r3, #28
 801551a:	d45c      	bmi.n	80155d6 <__sflush_r+0xc6>
 801551c:	684a      	ldr	r2, [r1, #4]
 801551e:	2a00      	cmp	r2, #0
 8015520:	dc04      	bgt.n	801552c <__sflush_r+0x1c>
 8015522:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8015524:	2a00      	cmp	r2, #0
 8015526:	dc01      	bgt.n	801552c <__sflush_r+0x1c>
 8015528:	2000      	movs	r0, #0
 801552a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801552c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 801552e:	2f00      	cmp	r7, #0
 8015530:	d0fa      	beq.n	8015528 <__sflush_r+0x18>
 8015532:	2200      	movs	r2, #0
 8015534:	2080      	movs	r0, #128	; 0x80
 8015536:	682e      	ldr	r6, [r5, #0]
 8015538:	602a      	str	r2, [r5, #0]
 801553a:	001a      	movs	r2, r3
 801553c:	0140      	lsls	r0, r0, #5
 801553e:	6a21      	ldr	r1, [r4, #32]
 8015540:	4002      	ands	r2, r0
 8015542:	4203      	tst	r3, r0
 8015544:	d034      	beq.n	80155b0 <__sflush_r+0xa0>
 8015546:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015548:	89a3      	ldrh	r3, [r4, #12]
 801554a:	075b      	lsls	r3, r3, #29
 801554c:	d506      	bpl.n	801555c <__sflush_r+0x4c>
 801554e:	6863      	ldr	r3, [r4, #4]
 8015550:	1ac0      	subs	r0, r0, r3
 8015552:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015554:	2b00      	cmp	r3, #0
 8015556:	d001      	beq.n	801555c <__sflush_r+0x4c>
 8015558:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801555a:	1ac0      	subs	r0, r0, r3
 801555c:	0002      	movs	r2, r0
 801555e:	2300      	movs	r3, #0
 8015560:	0028      	movs	r0, r5
 8015562:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8015564:	6a21      	ldr	r1, [r4, #32]
 8015566:	47b8      	blx	r7
 8015568:	89a2      	ldrh	r2, [r4, #12]
 801556a:	1c43      	adds	r3, r0, #1
 801556c:	d106      	bne.n	801557c <__sflush_r+0x6c>
 801556e:	6829      	ldr	r1, [r5, #0]
 8015570:	291d      	cmp	r1, #29
 8015572:	d82c      	bhi.n	80155ce <__sflush_r+0xbe>
 8015574:	4b2a      	ldr	r3, [pc, #168]	; (8015620 <__sflush_r+0x110>)
 8015576:	410b      	asrs	r3, r1
 8015578:	07db      	lsls	r3, r3, #31
 801557a:	d428      	bmi.n	80155ce <__sflush_r+0xbe>
 801557c:	2300      	movs	r3, #0
 801557e:	6063      	str	r3, [r4, #4]
 8015580:	6923      	ldr	r3, [r4, #16]
 8015582:	6023      	str	r3, [r4, #0]
 8015584:	04d2      	lsls	r2, r2, #19
 8015586:	d505      	bpl.n	8015594 <__sflush_r+0x84>
 8015588:	1c43      	adds	r3, r0, #1
 801558a:	d102      	bne.n	8015592 <__sflush_r+0x82>
 801558c:	682b      	ldr	r3, [r5, #0]
 801558e:	2b00      	cmp	r3, #0
 8015590:	d100      	bne.n	8015594 <__sflush_r+0x84>
 8015592:	6560      	str	r0, [r4, #84]	; 0x54
 8015594:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015596:	602e      	str	r6, [r5, #0]
 8015598:	2900      	cmp	r1, #0
 801559a:	d0c5      	beq.n	8015528 <__sflush_r+0x18>
 801559c:	0023      	movs	r3, r4
 801559e:	3344      	adds	r3, #68	; 0x44
 80155a0:	4299      	cmp	r1, r3
 80155a2:	d002      	beq.n	80155aa <__sflush_r+0x9a>
 80155a4:	0028      	movs	r0, r5
 80155a6:	f7fe fdd1 	bl	801414c <_free_r>
 80155aa:	2000      	movs	r0, #0
 80155ac:	6360      	str	r0, [r4, #52]	; 0x34
 80155ae:	e7bc      	b.n	801552a <__sflush_r+0x1a>
 80155b0:	2301      	movs	r3, #1
 80155b2:	0028      	movs	r0, r5
 80155b4:	47b8      	blx	r7
 80155b6:	1c43      	adds	r3, r0, #1
 80155b8:	d1c6      	bne.n	8015548 <__sflush_r+0x38>
 80155ba:	682b      	ldr	r3, [r5, #0]
 80155bc:	2b00      	cmp	r3, #0
 80155be:	d0c3      	beq.n	8015548 <__sflush_r+0x38>
 80155c0:	2b1d      	cmp	r3, #29
 80155c2:	d001      	beq.n	80155c8 <__sflush_r+0xb8>
 80155c4:	2b16      	cmp	r3, #22
 80155c6:	d101      	bne.n	80155cc <__sflush_r+0xbc>
 80155c8:	602e      	str	r6, [r5, #0]
 80155ca:	e7ad      	b.n	8015528 <__sflush_r+0x18>
 80155cc:	89a2      	ldrh	r2, [r4, #12]
 80155ce:	2340      	movs	r3, #64	; 0x40
 80155d0:	4313      	orrs	r3, r2
 80155d2:	81a3      	strh	r3, [r4, #12]
 80155d4:	e7a9      	b.n	801552a <__sflush_r+0x1a>
 80155d6:	690e      	ldr	r6, [r1, #16]
 80155d8:	2e00      	cmp	r6, #0
 80155da:	d0a5      	beq.n	8015528 <__sflush_r+0x18>
 80155dc:	680f      	ldr	r7, [r1, #0]
 80155de:	600e      	str	r6, [r1, #0]
 80155e0:	1bba      	subs	r2, r7, r6
 80155e2:	9201      	str	r2, [sp, #4]
 80155e4:	2200      	movs	r2, #0
 80155e6:	079b      	lsls	r3, r3, #30
 80155e8:	d100      	bne.n	80155ec <__sflush_r+0xdc>
 80155ea:	694a      	ldr	r2, [r1, #20]
 80155ec:	60a2      	str	r2, [r4, #8]
 80155ee:	9b01      	ldr	r3, [sp, #4]
 80155f0:	2b00      	cmp	r3, #0
 80155f2:	dd99      	ble.n	8015528 <__sflush_r+0x18>
 80155f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80155f6:	0032      	movs	r2, r6
 80155f8:	001f      	movs	r7, r3
 80155fa:	0028      	movs	r0, r5
 80155fc:	9b01      	ldr	r3, [sp, #4]
 80155fe:	6a21      	ldr	r1, [r4, #32]
 8015600:	47b8      	blx	r7
 8015602:	2800      	cmp	r0, #0
 8015604:	dc06      	bgt.n	8015614 <__sflush_r+0x104>
 8015606:	2340      	movs	r3, #64	; 0x40
 8015608:	2001      	movs	r0, #1
 801560a:	89a2      	ldrh	r2, [r4, #12]
 801560c:	4240      	negs	r0, r0
 801560e:	4313      	orrs	r3, r2
 8015610:	81a3      	strh	r3, [r4, #12]
 8015612:	e78a      	b.n	801552a <__sflush_r+0x1a>
 8015614:	9b01      	ldr	r3, [sp, #4]
 8015616:	1836      	adds	r6, r6, r0
 8015618:	1a1b      	subs	r3, r3, r0
 801561a:	9301      	str	r3, [sp, #4]
 801561c:	e7e7      	b.n	80155ee <__sflush_r+0xde>
 801561e:	46c0      	nop			; (mov r8, r8)
 8015620:	dfbffffe 	.word	0xdfbffffe

08015624 <_fflush_r>:
 8015624:	690b      	ldr	r3, [r1, #16]
 8015626:	b570      	push	{r4, r5, r6, lr}
 8015628:	0005      	movs	r5, r0
 801562a:	000c      	movs	r4, r1
 801562c:	2b00      	cmp	r3, #0
 801562e:	d102      	bne.n	8015636 <_fflush_r+0x12>
 8015630:	2500      	movs	r5, #0
 8015632:	0028      	movs	r0, r5
 8015634:	bd70      	pop	{r4, r5, r6, pc}
 8015636:	2800      	cmp	r0, #0
 8015638:	d004      	beq.n	8015644 <_fflush_r+0x20>
 801563a:	6a03      	ldr	r3, [r0, #32]
 801563c:	2b00      	cmp	r3, #0
 801563e:	d101      	bne.n	8015644 <_fflush_r+0x20>
 8015640:	f7fd fc18 	bl	8012e74 <__sinit>
 8015644:	220c      	movs	r2, #12
 8015646:	5ea3      	ldrsh	r3, [r4, r2]
 8015648:	2b00      	cmp	r3, #0
 801564a:	d0f1      	beq.n	8015630 <_fflush_r+0xc>
 801564c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801564e:	07d2      	lsls	r2, r2, #31
 8015650:	d404      	bmi.n	801565c <_fflush_r+0x38>
 8015652:	059b      	lsls	r3, r3, #22
 8015654:	d402      	bmi.n	801565c <_fflush_r+0x38>
 8015656:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015658:	f7fd fe93 	bl	8013382 <__retarget_lock_acquire_recursive>
 801565c:	0028      	movs	r0, r5
 801565e:	0021      	movs	r1, r4
 8015660:	f7ff ff56 	bl	8015510 <__sflush_r>
 8015664:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015666:	0005      	movs	r5, r0
 8015668:	07db      	lsls	r3, r3, #31
 801566a:	d4e2      	bmi.n	8015632 <_fflush_r+0xe>
 801566c:	89a3      	ldrh	r3, [r4, #12]
 801566e:	059b      	lsls	r3, r3, #22
 8015670:	d4df      	bmi.n	8015632 <_fflush_r+0xe>
 8015672:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015674:	f7fd fe86 	bl	8013384 <__retarget_lock_release_recursive>
 8015678:	e7db      	b.n	8015632 <_fflush_r+0xe>
	...

0801567c <fiprintf>:
 801567c:	b40e      	push	{r1, r2, r3}
 801567e:	b517      	push	{r0, r1, r2, r4, lr}
 8015680:	4c05      	ldr	r4, [pc, #20]	; (8015698 <fiprintf+0x1c>)
 8015682:	ab05      	add	r3, sp, #20
 8015684:	cb04      	ldmia	r3!, {r2}
 8015686:	0001      	movs	r1, r0
 8015688:	6820      	ldr	r0, [r4, #0]
 801568a:	9301      	str	r3, [sp, #4]
 801568c:	f000 f8a4 	bl	80157d8 <_vfiprintf_r>
 8015690:	bc1e      	pop	{r1, r2, r3, r4}
 8015692:	bc08      	pop	{r3}
 8015694:	b003      	add	sp, #12
 8015696:	4718      	bx	r3
 8015698:	200002b4 	.word	0x200002b4

0801569c <memmove>:
 801569c:	b510      	push	{r4, lr}
 801569e:	4288      	cmp	r0, r1
 80156a0:	d902      	bls.n	80156a8 <memmove+0xc>
 80156a2:	188b      	adds	r3, r1, r2
 80156a4:	4298      	cmp	r0, r3
 80156a6:	d303      	bcc.n	80156b0 <memmove+0x14>
 80156a8:	2300      	movs	r3, #0
 80156aa:	e007      	b.n	80156bc <memmove+0x20>
 80156ac:	5c8b      	ldrb	r3, [r1, r2]
 80156ae:	5483      	strb	r3, [r0, r2]
 80156b0:	3a01      	subs	r2, #1
 80156b2:	d2fb      	bcs.n	80156ac <memmove+0x10>
 80156b4:	bd10      	pop	{r4, pc}
 80156b6:	5ccc      	ldrb	r4, [r1, r3]
 80156b8:	54c4      	strb	r4, [r0, r3]
 80156ba:	3301      	adds	r3, #1
 80156bc:	429a      	cmp	r2, r3
 80156be:	d1fa      	bne.n	80156b6 <memmove+0x1a>
 80156c0:	e7f8      	b.n	80156b4 <memmove+0x18>

080156c2 <abort>:
 80156c2:	2006      	movs	r0, #6
 80156c4:	b510      	push	{r4, lr}
 80156c6:	f000 fa73 	bl	8015bb0 <raise>
 80156ca:	2001      	movs	r0, #1
 80156cc:	f7f3 fa2e 	bl	8008b2c <_exit>

080156d0 <_calloc_r>:
 80156d0:	b570      	push	{r4, r5, r6, lr}
 80156d2:	0c0b      	lsrs	r3, r1, #16
 80156d4:	0c15      	lsrs	r5, r2, #16
 80156d6:	2b00      	cmp	r3, #0
 80156d8:	d11e      	bne.n	8015718 <_calloc_r+0x48>
 80156da:	2d00      	cmp	r5, #0
 80156dc:	d10c      	bne.n	80156f8 <_calloc_r+0x28>
 80156de:	b289      	uxth	r1, r1
 80156e0:	b294      	uxth	r4, r2
 80156e2:	434c      	muls	r4, r1
 80156e4:	0021      	movs	r1, r4
 80156e6:	f7fb fd4f 	bl	8011188 <_malloc_r>
 80156ea:	1e05      	subs	r5, r0, #0
 80156ec:	d01b      	beq.n	8015726 <_calloc_r+0x56>
 80156ee:	0022      	movs	r2, r4
 80156f0:	2100      	movs	r1, #0
 80156f2:	f7fd fc93 	bl	801301c <memset>
 80156f6:	e016      	b.n	8015726 <_calloc_r+0x56>
 80156f8:	1c2b      	adds	r3, r5, #0
 80156fa:	1c0c      	adds	r4, r1, #0
 80156fc:	b289      	uxth	r1, r1
 80156fe:	b292      	uxth	r2, r2
 8015700:	434a      	muls	r2, r1
 8015702:	b2a1      	uxth	r1, r4
 8015704:	b29c      	uxth	r4, r3
 8015706:	434c      	muls	r4, r1
 8015708:	0c13      	lsrs	r3, r2, #16
 801570a:	18e4      	adds	r4, r4, r3
 801570c:	0c23      	lsrs	r3, r4, #16
 801570e:	d107      	bne.n	8015720 <_calloc_r+0x50>
 8015710:	0424      	lsls	r4, r4, #16
 8015712:	b292      	uxth	r2, r2
 8015714:	4314      	orrs	r4, r2
 8015716:	e7e5      	b.n	80156e4 <_calloc_r+0x14>
 8015718:	2d00      	cmp	r5, #0
 801571a:	d101      	bne.n	8015720 <_calloc_r+0x50>
 801571c:	1c14      	adds	r4, r2, #0
 801571e:	e7ed      	b.n	80156fc <_calloc_r+0x2c>
 8015720:	230c      	movs	r3, #12
 8015722:	2500      	movs	r5, #0
 8015724:	6003      	str	r3, [r0, #0]
 8015726:	0028      	movs	r0, r5
 8015728:	bd70      	pop	{r4, r5, r6, pc}

0801572a <_realloc_r>:
 801572a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801572c:	0007      	movs	r7, r0
 801572e:	000e      	movs	r6, r1
 8015730:	0014      	movs	r4, r2
 8015732:	2900      	cmp	r1, #0
 8015734:	d105      	bne.n	8015742 <_realloc_r+0x18>
 8015736:	0011      	movs	r1, r2
 8015738:	f7fb fd26 	bl	8011188 <_malloc_r>
 801573c:	0005      	movs	r5, r0
 801573e:	0028      	movs	r0, r5
 8015740:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8015742:	2a00      	cmp	r2, #0
 8015744:	d103      	bne.n	801574e <_realloc_r+0x24>
 8015746:	f7fe fd01 	bl	801414c <_free_r>
 801574a:	0025      	movs	r5, r4
 801574c:	e7f7      	b.n	801573e <_realloc_r+0x14>
 801574e:	f000 fa4f 	bl	8015bf0 <_malloc_usable_size_r>
 8015752:	9001      	str	r0, [sp, #4]
 8015754:	4284      	cmp	r4, r0
 8015756:	d803      	bhi.n	8015760 <_realloc_r+0x36>
 8015758:	0035      	movs	r5, r6
 801575a:	0843      	lsrs	r3, r0, #1
 801575c:	42a3      	cmp	r3, r4
 801575e:	d3ee      	bcc.n	801573e <_realloc_r+0x14>
 8015760:	0021      	movs	r1, r4
 8015762:	0038      	movs	r0, r7
 8015764:	f7fb fd10 	bl	8011188 <_malloc_r>
 8015768:	1e05      	subs	r5, r0, #0
 801576a:	d0e8      	beq.n	801573e <_realloc_r+0x14>
 801576c:	9b01      	ldr	r3, [sp, #4]
 801576e:	0022      	movs	r2, r4
 8015770:	429c      	cmp	r4, r3
 8015772:	d900      	bls.n	8015776 <_realloc_r+0x4c>
 8015774:	001a      	movs	r2, r3
 8015776:	0031      	movs	r1, r6
 8015778:	0028      	movs	r0, r5
 801577a:	f7fd fe17 	bl	80133ac <memcpy>
 801577e:	0031      	movs	r1, r6
 8015780:	0038      	movs	r0, r7
 8015782:	f7fe fce3 	bl	801414c <_free_r>
 8015786:	e7da      	b.n	801573e <_realloc_r+0x14>

08015788 <__sfputc_r>:
 8015788:	6893      	ldr	r3, [r2, #8]
 801578a:	b510      	push	{r4, lr}
 801578c:	3b01      	subs	r3, #1
 801578e:	6093      	str	r3, [r2, #8]
 8015790:	2b00      	cmp	r3, #0
 8015792:	da04      	bge.n	801579e <__sfputc_r+0x16>
 8015794:	6994      	ldr	r4, [r2, #24]
 8015796:	42a3      	cmp	r3, r4
 8015798:	db07      	blt.n	80157aa <__sfputc_r+0x22>
 801579a:	290a      	cmp	r1, #10
 801579c:	d005      	beq.n	80157aa <__sfputc_r+0x22>
 801579e:	6813      	ldr	r3, [r2, #0]
 80157a0:	1c58      	adds	r0, r3, #1
 80157a2:	6010      	str	r0, [r2, #0]
 80157a4:	7019      	strb	r1, [r3, #0]
 80157a6:	0008      	movs	r0, r1
 80157a8:	bd10      	pop	{r4, pc}
 80157aa:	f000 f931 	bl	8015a10 <__swbuf_r>
 80157ae:	0001      	movs	r1, r0
 80157b0:	e7f9      	b.n	80157a6 <__sfputc_r+0x1e>

080157b2 <__sfputs_r>:
 80157b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80157b4:	0006      	movs	r6, r0
 80157b6:	000f      	movs	r7, r1
 80157b8:	0014      	movs	r4, r2
 80157ba:	18d5      	adds	r5, r2, r3
 80157bc:	42ac      	cmp	r4, r5
 80157be:	d101      	bne.n	80157c4 <__sfputs_r+0x12>
 80157c0:	2000      	movs	r0, #0
 80157c2:	e007      	b.n	80157d4 <__sfputs_r+0x22>
 80157c4:	7821      	ldrb	r1, [r4, #0]
 80157c6:	003a      	movs	r2, r7
 80157c8:	0030      	movs	r0, r6
 80157ca:	f7ff ffdd 	bl	8015788 <__sfputc_r>
 80157ce:	3401      	adds	r4, #1
 80157d0:	1c43      	adds	r3, r0, #1
 80157d2:	d1f3      	bne.n	80157bc <__sfputs_r+0xa>
 80157d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080157d8 <_vfiprintf_r>:
 80157d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80157da:	b0a1      	sub	sp, #132	; 0x84
 80157dc:	000f      	movs	r7, r1
 80157de:	0015      	movs	r5, r2
 80157e0:	001e      	movs	r6, r3
 80157e2:	9003      	str	r0, [sp, #12]
 80157e4:	2800      	cmp	r0, #0
 80157e6:	d004      	beq.n	80157f2 <_vfiprintf_r+0x1a>
 80157e8:	6a03      	ldr	r3, [r0, #32]
 80157ea:	2b00      	cmp	r3, #0
 80157ec:	d101      	bne.n	80157f2 <_vfiprintf_r+0x1a>
 80157ee:	f7fd fb41 	bl	8012e74 <__sinit>
 80157f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80157f4:	07db      	lsls	r3, r3, #31
 80157f6:	d405      	bmi.n	8015804 <_vfiprintf_r+0x2c>
 80157f8:	89bb      	ldrh	r3, [r7, #12]
 80157fa:	059b      	lsls	r3, r3, #22
 80157fc:	d402      	bmi.n	8015804 <_vfiprintf_r+0x2c>
 80157fe:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8015800:	f7fd fdbf 	bl	8013382 <__retarget_lock_acquire_recursive>
 8015804:	89bb      	ldrh	r3, [r7, #12]
 8015806:	071b      	lsls	r3, r3, #28
 8015808:	d502      	bpl.n	8015810 <_vfiprintf_r+0x38>
 801580a:	693b      	ldr	r3, [r7, #16]
 801580c:	2b00      	cmp	r3, #0
 801580e:	d113      	bne.n	8015838 <_vfiprintf_r+0x60>
 8015810:	0039      	movs	r1, r7
 8015812:	9803      	ldr	r0, [sp, #12]
 8015814:	f000 f93e 	bl	8015a94 <__swsetup_r>
 8015818:	2800      	cmp	r0, #0
 801581a:	d00d      	beq.n	8015838 <_vfiprintf_r+0x60>
 801581c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801581e:	07db      	lsls	r3, r3, #31
 8015820:	d503      	bpl.n	801582a <_vfiprintf_r+0x52>
 8015822:	2001      	movs	r0, #1
 8015824:	4240      	negs	r0, r0
 8015826:	b021      	add	sp, #132	; 0x84
 8015828:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801582a:	89bb      	ldrh	r3, [r7, #12]
 801582c:	059b      	lsls	r3, r3, #22
 801582e:	d4f8      	bmi.n	8015822 <_vfiprintf_r+0x4a>
 8015830:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8015832:	f7fd fda7 	bl	8013384 <__retarget_lock_release_recursive>
 8015836:	e7f4      	b.n	8015822 <_vfiprintf_r+0x4a>
 8015838:	2300      	movs	r3, #0
 801583a:	ac08      	add	r4, sp, #32
 801583c:	6163      	str	r3, [r4, #20]
 801583e:	3320      	adds	r3, #32
 8015840:	7663      	strb	r3, [r4, #25]
 8015842:	3310      	adds	r3, #16
 8015844:	76a3      	strb	r3, [r4, #26]
 8015846:	9607      	str	r6, [sp, #28]
 8015848:	002e      	movs	r6, r5
 801584a:	7833      	ldrb	r3, [r6, #0]
 801584c:	2b00      	cmp	r3, #0
 801584e:	d001      	beq.n	8015854 <_vfiprintf_r+0x7c>
 8015850:	2b25      	cmp	r3, #37	; 0x25
 8015852:	d148      	bne.n	80158e6 <_vfiprintf_r+0x10e>
 8015854:	1b73      	subs	r3, r6, r5
 8015856:	9305      	str	r3, [sp, #20]
 8015858:	42ae      	cmp	r6, r5
 801585a:	d00b      	beq.n	8015874 <_vfiprintf_r+0x9c>
 801585c:	002a      	movs	r2, r5
 801585e:	0039      	movs	r1, r7
 8015860:	9803      	ldr	r0, [sp, #12]
 8015862:	f7ff ffa6 	bl	80157b2 <__sfputs_r>
 8015866:	3001      	adds	r0, #1
 8015868:	d100      	bne.n	801586c <_vfiprintf_r+0x94>
 801586a:	e0af      	b.n	80159cc <_vfiprintf_r+0x1f4>
 801586c:	6963      	ldr	r3, [r4, #20]
 801586e:	9a05      	ldr	r2, [sp, #20]
 8015870:	189b      	adds	r3, r3, r2
 8015872:	6163      	str	r3, [r4, #20]
 8015874:	7833      	ldrb	r3, [r6, #0]
 8015876:	2b00      	cmp	r3, #0
 8015878:	d100      	bne.n	801587c <_vfiprintf_r+0xa4>
 801587a:	e0a7      	b.n	80159cc <_vfiprintf_r+0x1f4>
 801587c:	2201      	movs	r2, #1
 801587e:	2300      	movs	r3, #0
 8015880:	4252      	negs	r2, r2
 8015882:	6062      	str	r2, [r4, #4]
 8015884:	a904      	add	r1, sp, #16
 8015886:	3254      	adds	r2, #84	; 0x54
 8015888:	1852      	adds	r2, r2, r1
 801588a:	1c75      	adds	r5, r6, #1
 801588c:	6023      	str	r3, [r4, #0]
 801588e:	60e3      	str	r3, [r4, #12]
 8015890:	60a3      	str	r3, [r4, #8]
 8015892:	7013      	strb	r3, [r2, #0]
 8015894:	65a3      	str	r3, [r4, #88]	; 0x58
 8015896:	4b59      	ldr	r3, [pc, #356]	; (80159fc <_vfiprintf_r+0x224>)
 8015898:	2205      	movs	r2, #5
 801589a:	0018      	movs	r0, r3
 801589c:	7829      	ldrb	r1, [r5, #0]
 801589e:	9305      	str	r3, [sp, #20]
 80158a0:	f7fd fd79 	bl	8013396 <memchr>
 80158a4:	1c6e      	adds	r6, r5, #1
 80158a6:	2800      	cmp	r0, #0
 80158a8:	d11f      	bne.n	80158ea <_vfiprintf_r+0x112>
 80158aa:	6822      	ldr	r2, [r4, #0]
 80158ac:	06d3      	lsls	r3, r2, #27
 80158ae:	d504      	bpl.n	80158ba <_vfiprintf_r+0xe2>
 80158b0:	2353      	movs	r3, #83	; 0x53
 80158b2:	a904      	add	r1, sp, #16
 80158b4:	185b      	adds	r3, r3, r1
 80158b6:	2120      	movs	r1, #32
 80158b8:	7019      	strb	r1, [r3, #0]
 80158ba:	0713      	lsls	r3, r2, #28
 80158bc:	d504      	bpl.n	80158c8 <_vfiprintf_r+0xf0>
 80158be:	2353      	movs	r3, #83	; 0x53
 80158c0:	a904      	add	r1, sp, #16
 80158c2:	185b      	adds	r3, r3, r1
 80158c4:	212b      	movs	r1, #43	; 0x2b
 80158c6:	7019      	strb	r1, [r3, #0]
 80158c8:	782b      	ldrb	r3, [r5, #0]
 80158ca:	2b2a      	cmp	r3, #42	; 0x2a
 80158cc:	d016      	beq.n	80158fc <_vfiprintf_r+0x124>
 80158ce:	002e      	movs	r6, r5
 80158d0:	2100      	movs	r1, #0
 80158d2:	200a      	movs	r0, #10
 80158d4:	68e3      	ldr	r3, [r4, #12]
 80158d6:	7832      	ldrb	r2, [r6, #0]
 80158d8:	1c75      	adds	r5, r6, #1
 80158da:	3a30      	subs	r2, #48	; 0x30
 80158dc:	2a09      	cmp	r2, #9
 80158de:	d94e      	bls.n	801597e <_vfiprintf_r+0x1a6>
 80158e0:	2900      	cmp	r1, #0
 80158e2:	d111      	bne.n	8015908 <_vfiprintf_r+0x130>
 80158e4:	e017      	b.n	8015916 <_vfiprintf_r+0x13e>
 80158e6:	3601      	adds	r6, #1
 80158e8:	e7af      	b.n	801584a <_vfiprintf_r+0x72>
 80158ea:	9b05      	ldr	r3, [sp, #20]
 80158ec:	6822      	ldr	r2, [r4, #0]
 80158ee:	1ac0      	subs	r0, r0, r3
 80158f0:	2301      	movs	r3, #1
 80158f2:	4083      	lsls	r3, r0
 80158f4:	4313      	orrs	r3, r2
 80158f6:	0035      	movs	r5, r6
 80158f8:	6023      	str	r3, [r4, #0]
 80158fa:	e7cc      	b.n	8015896 <_vfiprintf_r+0xbe>
 80158fc:	9b07      	ldr	r3, [sp, #28]
 80158fe:	1d19      	adds	r1, r3, #4
 8015900:	681b      	ldr	r3, [r3, #0]
 8015902:	9107      	str	r1, [sp, #28]
 8015904:	2b00      	cmp	r3, #0
 8015906:	db01      	blt.n	801590c <_vfiprintf_r+0x134>
 8015908:	930b      	str	r3, [sp, #44]	; 0x2c
 801590a:	e004      	b.n	8015916 <_vfiprintf_r+0x13e>
 801590c:	425b      	negs	r3, r3
 801590e:	60e3      	str	r3, [r4, #12]
 8015910:	2302      	movs	r3, #2
 8015912:	4313      	orrs	r3, r2
 8015914:	6023      	str	r3, [r4, #0]
 8015916:	7833      	ldrb	r3, [r6, #0]
 8015918:	2b2e      	cmp	r3, #46	; 0x2e
 801591a:	d10a      	bne.n	8015932 <_vfiprintf_r+0x15a>
 801591c:	7873      	ldrb	r3, [r6, #1]
 801591e:	2b2a      	cmp	r3, #42	; 0x2a
 8015920:	d135      	bne.n	801598e <_vfiprintf_r+0x1b6>
 8015922:	9b07      	ldr	r3, [sp, #28]
 8015924:	3602      	adds	r6, #2
 8015926:	1d1a      	adds	r2, r3, #4
 8015928:	681b      	ldr	r3, [r3, #0]
 801592a:	9207      	str	r2, [sp, #28]
 801592c:	2b00      	cmp	r3, #0
 801592e:	db2b      	blt.n	8015988 <_vfiprintf_r+0x1b0>
 8015930:	9309      	str	r3, [sp, #36]	; 0x24
 8015932:	4d33      	ldr	r5, [pc, #204]	; (8015a00 <_vfiprintf_r+0x228>)
 8015934:	2203      	movs	r2, #3
 8015936:	0028      	movs	r0, r5
 8015938:	7831      	ldrb	r1, [r6, #0]
 801593a:	f7fd fd2c 	bl	8013396 <memchr>
 801593e:	2800      	cmp	r0, #0
 8015940:	d006      	beq.n	8015950 <_vfiprintf_r+0x178>
 8015942:	2340      	movs	r3, #64	; 0x40
 8015944:	1b40      	subs	r0, r0, r5
 8015946:	4083      	lsls	r3, r0
 8015948:	6822      	ldr	r2, [r4, #0]
 801594a:	3601      	adds	r6, #1
 801594c:	4313      	orrs	r3, r2
 801594e:	6023      	str	r3, [r4, #0]
 8015950:	7831      	ldrb	r1, [r6, #0]
 8015952:	2206      	movs	r2, #6
 8015954:	482b      	ldr	r0, [pc, #172]	; (8015a04 <_vfiprintf_r+0x22c>)
 8015956:	1c75      	adds	r5, r6, #1
 8015958:	7621      	strb	r1, [r4, #24]
 801595a:	f7fd fd1c 	bl	8013396 <memchr>
 801595e:	2800      	cmp	r0, #0
 8015960:	d043      	beq.n	80159ea <_vfiprintf_r+0x212>
 8015962:	4b29      	ldr	r3, [pc, #164]	; (8015a08 <_vfiprintf_r+0x230>)
 8015964:	2b00      	cmp	r3, #0
 8015966:	d125      	bne.n	80159b4 <_vfiprintf_r+0x1dc>
 8015968:	2207      	movs	r2, #7
 801596a:	9b07      	ldr	r3, [sp, #28]
 801596c:	3307      	adds	r3, #7
 801596e:	4393      	bics	r3, r2
 8015970:	3308      	adds	r3, #8
 8015972:	9307      	str	r3, [sp, #28]
 8015974:	6963      	ldr	r3, [r4, #20]
 8015976:	9a04      	ldr	r2, [sp, #16]
 8015978:	189b      	adds	r3, r3, r2
 801597a:	6163      	str	r3, [r4, #20]
 801597c:	e764      	b.n	8015848 <_vfiprintf_r+0x70>
 801597e:	4343      	muls	r3, r0
 8015980:	002e      	movs	r6, r5
 8015982:	2101      	movs	r1, #1
 8015984:	189b      	adds	r3, r3, r2
 8015986:	e7a6      	b.n	80158d6 <_vfiprintf_r+0xfe>
 8015988:	2301      	movs	r3, #1
 801598a:	425b      	negs	r3, r3
 801598c:	e7d0      	b.n	8015930 <_vfiprintf_r+0x158>
 801598e:	2300      	movs	r3, #0
 8015990:	200a      	movs	r0, #10
 8015992:	001a      	movs	r2, r3
 8015994:	3601      	adds	r6, #1
 8015996:	6063      	str	r3, [r4, #4]
 8015998:	7831      	ldrb	r1, [r6, #0]
 801599a:	1c75      	adds	r5, r6, #1
 801599c:	3930      	subs	r1, #48	; 0x30
 801599e:	2909      	cmp	r1, #9
 80159a0:	d903      	bls.n	80159aa <_vfiprintf_r+0x1d2>
 80159a2:	2b00      	cmp	r3, #0
 80159a4:	d0c5      	beq.n	8015932 <_vfiprintf_r+0x15a>
 80159a6:	9209      	str	r2, [sp, #36]	; 0x24
 80159a8:	e7c3      	b.n	8015932 <_vfiprintf_r+0x15a>
 80159aa:	4342      	muls	r2, r0
 80159ac:	002e      	movs	r6, r5
 80159ae:	2301      	movs	r3, #1
 80159b0:	1852      	adds	r2, r2, r1
 80159b2:	e7f1      	b.n	8015998 <_vfiprintf_r+0x1c0>
 80159b4:	aa07      	add	r2, sp, #28
 80159b6:	9200      	str	r2, [sp, #0]
 80159b8:	0021      	movs	r1, r4
 80159ba:	003a      	movs	r2, r7
 80159bc:	4b13      	ldr	r3, [pc, #76]	; (8015a0c <_vfiprintf_r+0x234>)
 80159be:	9803      	ldr	r0, [sp, #12]
 80159c0:	f7fc fbea 	bl	8012198 <_printf_float>
 80159c4:	9004      	str	r0, [sp, #16]
 80159c6:	9b04      	ldr	r3, [sp, #16]
 80159c8:	3301      	adds	r3, #1
 80159ca:	d1d3      	bne.n	8015974 <_vfiprintf_r+0x19c>
 80159cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80159ce:	07db      	lsls	r3, r3, #31
 80159d0:	d405      	bmi.n	80159de <_vfiprintf_r+0x206>
 80159d2:	89bb      	ldrh	r3, [r7, #12]
 80159d4:	059b      	lsls	r3, r3, #22
 80159d6:	d402      	bmi.n	80159de <_vfiprintf_r+0x206>
 80159d8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80159da:	f7fd fcd3 	bl	8013384 <__retarget_lock_release_recursive>
 80159de:	89bb      	ldrh	r3, [r7, #12]
 80159e0:	065b      	lsls	r3, r3, #25
 80159e2:	d500      	bpl.n	80159e6 <_vfiprintf_r+0x20e>
 80159e4:	e71d      	b.n	8015822 <_vfiprintf_r+0x4a>
 80159e6:	980d      	ldr	r0, [sp, #52]	; 0x34
 80159e8:	e71d      	b.n	8015826 <_vfiprintf_r+0x4e>
 80159ea:	aa07      	add	r2, sp, #28
 80159ec:	9200      	str	r2, [sp, #0]
 80159ee:	0021      	movs	r1, r4
 80159f0:	003a      	movs	r2, r7
 80159f2:	4b06      	ldr	r3, [pc, #24]	; (8015a0c <_vfiprintf_r+0x234>)
 80159f4:	9803      	ldr	r0, [sp, #12]
 80159f6:	f7fc fe95 	bl	8012724 <_printf_i>
 80159fa:	e7e3      	b.n	80159c4 <_vfiprintf_r+0x1ec>
 80159fc:	0801898c 	.word	0x0801898c
 8015a00:	08018992 	.word	0x08018992
 8015a04:	08018996 	.word	0x08018996
 8015a08:	08012199 	.word	0x08012199
 8015a0c:	080157b3 	.word	0x080157b3

08015a10 <__swbuf_r>:
 8015a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a12:	0006      	movs	r6, r0
 8015a14:	000d      	movs	r5, r1
 8015a16:	0014      	movs	r4, r2
 8015a18:	2800      	cmp	r0, #0
 8015a1a:	d004      	beq.n	8015a26 <__swbuf_r+0x16>
 8015a1c:	6a03      	ldr	r3, [r0, #32]
 8015a1e:	2b00      	cmp	r3, #0
 8015a20:	d101      	bne.n	8015a26 <__swbuf_r+0x16>
 8015a22:	f7fd fa27 	bl	8012e74 <__sinit>
 8015a26:	69a3      	ldr	r3, [r4, #24]
 8015a28:	60a3      	str	r3, [r4, #8]
 8015a2a:	89a3      	ldrh	r3, [r4, #12]
 8015a2c:	071b      	lsls	r3, r3, #28
 8015a2e:	d528      	bpl.n	8015a82 <__swbuf_r+0x72>
 8015a30:	6923      	ldr	r3, [r4, #16]
 8015a32:	2b00      	cmp	r3, #0
 8015a34:	d025      	beq.n	8015a82 <__swbuf_r+0x72>
 8015a36:	6923      	ldr	r3, [r4, #16]
 8015a38:	6820      	ldr	r0, [r4, #0]
 8015a3a:	b2ef      	uxtb	r7, r5
 8015a3c:	1ac0      	subs	r0, r0, r3
 8015a3e:	6963      	ldr	r3, [r4, #20]
 8015a40:	b2ed      	uxtb	r5, r5
 8015a42:	4283      	cmp	r3, r0
 8015a44:	dc05      	bgt.n	8015a52 <__swbuf_r+0x42>
 8015a46:	0021      	movs	r1, r4
 8015a48:	0030      	movs	r0, r6
 8015a4a:	f7ff fdeb 	bl	8015624 <_fflush_r>
 8015a4e:	2800      	cmp	r0, #0
 8015a50:	d11d      	bne.n	8015a8e <__swbuf_r+0x7e>
 8015a52:	68a3      	ldr	r3, [r4, #8]
 8015a54:	3001      	adds	r0, #1
 8015a56:	3b01      	subs	r3, #1
 8015a58:	60a3      	str	r3, [r4, #8]
 8015a5a:	6823      	ldr	r3, [r4, #0]
 8015a5c:	1c5a      	adds	r2, r3, #1
 8015a5e:	6022      	str	r2, [r4, #0]
 8015a60:	701f      	strb	r7, [r3, #0]
 8015a62:	6963      	ldr	r3, [r4, #20]
 8015a64:	4283      	cmp	r3, r0
 8015a66:	d004      	beq.n	8015a72 <__swbuf_r+0x62>
 8015a68:	89a3      	ldrh	r3, [r4, #12]
 8015a6a:	07db      	lsls	r3, r3, #31
 8015a6c:	d507      	bpl.n	8015a7e <__swbuf_r+0x6e>
 8015a6e:	2d0a      	cmp	r5, #10
 8015a70:	d105      	bne.n	8015a7e <__swbuf_r+0x6e>
 8015a72:	0021      	movs	r1, r4
 8015a74:	0030      	movs	r0, r6
 8015a76:	f7ff fdd5 	bl	8015624 <_fflush_r>
 8015a7a:	2800      	cmp	r0, #0
 8015a7c:	d107      	bne.n	8015a8e <__swbuf_r+0x7e>
 8015a7e:	0028      	movs	r0, r5
 8015a80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015a82:	0021      	movs	r1, r4
 8015a84:	0030      	movs	r0, r6
 8015a86:	f000 f805 	bl	8015a94 <__swsetup_r>
 8015a8a:	2800      	cmp	r0, #0
 8015a8c:	d0d3      	beq.n	8015a36 <__swbuf_r+0x26>
 8015a8e:	2501      	movs	r5, #1
 8015a90:	426d      	negs	r5, r5
 8015a92:	e7f4      	b.n	8015a7e <__swbuf_r+0x6e>

08015a94 <__swsetup_r>:
 8015a94:	4b30      	ldr	r3, [pc, #192]	; (8015b58 <__swsetup_r+0xc4>)
 8015a96:	b570      	push	{r4, r5, r6, lr}
 8015a98:	0005      	movs	r5, r0
 8015a9a:	6818      	ldr	r0, [r3, #0]
 8015a9c:	000c      	movs	r4, r1
 8015a9e:	2800      	cmp	r0, #0
 8015aa0:	d004      	beq.n	8015aac <__swsetup_r+0x18>
 8015aa2:	6a03      	ldr	r3, [r0, #32]
 8015aa4:	2b00      	cmp	r3, #0
 8015aa6:	d101      	bne.n	8015aac <__swsetup_r+0x18>
 8015aa8:	f7fd f9e4 	bl	8012e74 <__sinit>
 8015aac:	230c      	movs	r3, #12
 8015aae:	5ee2      	ldrsh	r2, [r4, r3]
 8015ab0:	b293      	uxth	r3, r2
 8015ab2:	0711      	lsls	r1, r2, #28
 8015ab4:	d423      	bmi.n	8015afe <__swsetup_r+0x6a>
 8015ab6:	06d9      	lsls	r1, r3, #27
 8015ab8:	d407      	bmi.n	8015aca <__swsetup_r+0x36>
 8015aba:	2309      	movs	r3, #9
 8015abc:	2001      	movs	r0, #1
 8015abe:	602b      	str	r3, [r5, #0]
 8015ac0:	3337      	adds	r3, #55	; 0x37
 8015ac2:	4313      	orrs	r3, r2
 8015ac4:	81a3      	strh	r3, [r4, #12]
 8015ac6:	4240      	negs	r0, r0
 8015ac8:	bd70      	pop	{r4, r5, r6, pc}
 8015aca:	075b      	lsls	r3, r3, #29
 8015acc:	d513      	bpl.n	8015af6 <__swsetup_r+0x62>
 8015ace:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015ad0:	2900      	cmp	r1, #0
 8015ad2:	d008      	beq.n	8015ae6 <__swsetup_r+0x52>
 8015ad4:	0023      	movs	r3, r4
 8015ad6:	3344      	adds	r3, #68	; 0x44
 8015ad8:	4299      	cmp	r1, r3
 8015ada:	d002      	beq.n	8015ae2 <__swsetup_r+0x4e>
 8015adc:	0028      	movs	r0, r5
 8015ade:	f7fe fb35 	bl	801414c <_free_r>
 8015ae2:	2300      	movs	r3, #0
 8015ae4:	6363      	str	r3, [r4, #52]	; 0x34
 8015ae6:	2224      	movs	r2, #36	; 0x24
 8015ae8:	89a3      	ldrh	r3, [r4, #12]
 8015aea:	4393      	bics	r3, r2
 8015aec:	81a3      	strh	r3, [r4, #12]
 8015aee:	2300      	movs	r3, #0
 8015af0:	6063      	str	r3, [r4, #4]
 8015af2:	6923      	ldr	r3, [r4, #16]
 8015af4:	6023      	str	r3, [r4, #0]
 8015af6:	2308      	movs	r3, #8
 8015af8:	89a2      	ldrh	r2, [r4, #12]
 8015afa:	4313      	orrs	r3, r2
 8015afc:	81a3      	strh	r3, [r4, #12]
 8015afe:	6923      	ldr	r3, [r4, #16]
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	d10b      	bne.n	8015b1c <__swsetup_r+0x88>
 8015b04:	21a0      	movs	r1, #160	; 0xa0
 8015b06:	2280      	movs	r2, #128	; 0x80
 8015b08:	89a3      	ldrh	r3, [r4, #12]
 8015b0a:	0089      	lsls	r1, r1, #2
 8015b0c:	0092      	lsls	r2, r2, #2
 8015b0e:	400b      	ands	r3, r1
 8015b10:	4293      	cmp	r3, r2
 8015b12:	d003      	beq.n	8015b1c <__swsetup_r+0x88>
 8015b14:	0021      	movs	r1, r4
 8015b16:	0028      	movs	r0, r5
 8015b18:	f000 f89a 	bl	8015c50 <__smakebuf_r>
 8015b1c:	220c      	movs	r2, #12
 8015b1e:	5ea3      	ldrsh	r3, [r4, r2]
 8015b20:	2001      	movs	r0, #1
 8015b22:	001a      	movs	r2, r3
 8015b24:	b299      	uxth	r1, r3
 8015b26:	4002      	ands	r2, r0
 8015b28:	4203      	tst	r3, r0
 8015b2a:	d00f      	beq.n	8015b4c <__swsetup_r+0xb8>
 8015b2c:	2200      	movs	r2, #0
 8015b2e:	60a2      	str	r2, [r4, #8]
 8015b30:	6962      	ldr	r2, [r4, #20]
 8015b32:	4252      	negs	r2, r2
 8015b34:	61a2      	str	r2, [r4, #24]
 8015b36:	2000      	movs	r0, #0
 8015b38:	6922      	ldr	r2, [r4, #16]
 8015b3a:	4282      	cmp	r2, r0
 8015b3c:	d1c4      	bne.n	8015ac8 <__swsetup_r+0x34>
 8015b3e:	0609      	lsls	r1, r1, #24
 8015b40:	d5c2      	bpl.n	8015ac8 <__swsetup_r+0x34>
 8015b42:	2240      	movs	r2, #64	; 0x40
 8015b44:	4313      	orrs	r3, r2
 8015b46:	81a3      	strh	r3, [r4, #12]
 8015b48:	3801      	subs	r0, #1
 8015b4a:	e7bd      	b.n	8015ac8 <__swsetup_r+0x34>
 8015b4c:	0788      	lsls	r0, r1, #30
 8015b4e:	d400      	bmi.n	8015b52 <__swsetup_r+0xbe>
 8015b50:	6962      	ldr	r2, [r4, #20]
 8015b52:	60a2      	str	r2, [r4, #8]
 8015b54:	e7ef      	b.n	8015b36 <__swsetup_r+0xa2>
 8015b56:	46c0      	nop			; (mov r8, r8)
 8015b58:	200002b4 	.word	0x200002b4

08015b5c <_raise_r>:
 8015b5c:	b570      	push	{r4, r5, r6, lr}
 8015b5e:	0004      	movs	r4, r0
 8015b60:	000d      	movs	r5, r1
 8015b62:	291f      	cmp	r1, #31
 8015b64:	d904      	bls.n	8015b70 <_raise_r+0x14>
 8015b66:	2316      	movs	r3, #22
 8015b68:	6003      	str	r3, [r0, #0]
 8015b6a:	2001      	movs	r0, #1
 8015b6c:	4240      	negs	r0, r0
 8015b6e:	bd70      	pop	{r4, r5, r6, pc}
 8015b70:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8015b72:	2b00      	cmp	r3, #0
 8015b74:	d004      	beq.n	8015b80 <_raise_r+0x24>
 8015b76:	008a      	lsls	r2, r1, #2
 8015b78:	189b      	adds	r3, r3, r2
 8015b7a:	681a      	ldr	r2, [r3, #0]
 8015b7c:	2a00      	cmp	r2, #0
 8015b7e:	d108      	bne.n	8015b92 <_raise_r+0x36>
 8015b80:	0020      	movs	r0, r4
 8015b82:	f000 f831 	bl	8015be8 <_getpid_r>
 8015b86:	002a      	movs	r2, r5
 8015b88:	0001      	movs	r1, r0
 8015b8a:	0020      	movs	r0, r4
 8015b8c:	f000 f81a 	bl	8015bc4 <_kill_r>
 8015b90:	e7ed      	b.n	8015b6e <_raise_r+0x12>
 8015b92:	2000      	movs	r0, #0
 8015b94:	2a01      	cmp	r2, #1
 8015b96:	d0ea      	beq.n	8015b6e <_raise_r+0x12>
 8015b98:	1c51      	adds	r1, r2, #1
 8015b9a:	d103      	bne.n	8015ba4 <_raise_r+0x48>
 8015b9c:	2316      	movs	r3, #22
 8015b9e:	3001      	adds	r0, #1
 8015ba0:	6023      	str	r3, [r4, #0]
 8015ba2:	e7e4      	b.n	8015b6e <_raise_r+0x12>
 8015ba4:	2400      	movs	r4, #0
 8015ba6:	0028      	movs	r0, r5
 8015ba8:	601c      	str	r4, [r3, #0]
 8015baa:	4790      	blx	r2
 8015bac:	0020      	movs	r0, r4
 8015bae:	e7de      	b.n	8015b6e <_raise_r+0x12>

08015bb0 <raise>:
 8015bb0:	b510      	push	{r4, lr}
 8015bb2:	4b03      	ldr	r3, [pc, #12]	; (8015bc0 <raise+0x10>)
 8015bb4:	0001      	movs	r1, r0
 8015bb6:	6818      	ldr	r0, [r3, #0]
 8015bb8:	f7ff ffd0 	bl	8015b5c <_raise_r>
 8015bbc:	bd10      	pop	{r4, pc}
 8015bbe:	46c0      	nop			; (mov r8, r8)
 8015bc0:	200002b4 	.word	0x200002b4

08015bc4 <_kill_r>:
 8015bc4:	2300      	movs	r3, #0
 8015bc6:	b570      	push	{r4, r5, r6, lr}
 8015bc8:	4d06      	ldr	r5, [pc, #24]	; (8015be4 <_kill_r+0x20>)
 8015bca:	0004      	movs	r4, r0
 8015bcc:	0008      	movs	r0, r1
 8015bce:	0011      	movs	r1, r2
 8015bd0:	602b      	str	r3, [r5, #0]
 8015bd2:	f7f2 ff9b 	bl	8008b0c <_kill>
 8015bd6:	1c43      	adds	r3, r0, #1
 8015bd8:	d103      	bne.n	8015be2 <_kill_r+0x1e>
 8015bda:	682b      	ldr	r3, [r5, #0]
 8015bdc:	2b00      	cmp	r3, #0
 8015bde:	d000      	beq.n	8015be2 <_kill_r+0x1e>
 8015be0:	6023      	str	r3, [r4, #0]
 8015be2:	bd70      	pop	{r4, r5, r6, pc}
 8015be4:	20005a90 	.word	0x20005a90

08015be8 <_getpid_r>:
 8015be8:	b510      	push	{r4, lr}
 8015bea:	f7f2 ff89 	bl	8008b00 <_getpid>
 8015bee:	bd10      	pop	{r4, pc}

08015bf0 <_malloc_usable_size_r>:
 8015bf0:	1f0b      	subs	r3, r1, #4
 8015bf2:	681b      	ldr	r3, [r3, #0]
 8015bf4:	1f18      	subs	r0, r3, #4
 8015bf6:	2b00      	cmp	r3, #0
 8015bf8:	da01      	bge.n	8015bfe <_malloc_usable_size_r+0xe>
 8015bfa:	580b      	ldr	r3, [r1, r0]
 8015bfc:	18c0      	adds	r0, r0, r3
 8015bfe:	4770      	bx	lr

08015c00 <__swhatbuf_r>:
 8015c00:	b570      	push	{r4, r5, r6, lr}
 8015c02:	000e      	movs	r6, r1
 8015c04:	001d      	movs	r5, r3
 8015c06:	230e      	movs	r3, #14
 8015c08:	5ec9      	ldrsh	r1, [r1, r3]
 8015c0a:	0014      	movs	r4, r2
 8015c0c:	b096      	sub	sp, #88	; 0x58
 8015c0e:	2900      	cmp	r1, #0
 8015c10:	da0c      	bge.n	8015c2c <__swhatbuf_r+0x2c>
 8015c12:	89b2      	ldrh	r2, [r6, #12]
 8015c14:	2380      	movs	r3, #128	; 0x80
 8015c16:	0011      	movs	r1, r2
 8015c18:	4019      	ands	r1, r3
 8015c1a:	421a      	tst	r2, r3
 8015c1c:	d013      	beq.n	8015c46 <__swhatbuf_r+0x46>
 8015c1e:	2100      	movs	r1, #0
 8015c20:	3b40      	subs	r3, #64	; 0x40
 8015c22:	2000      	movs	r0, #0
 8015c24:	6029      	str	r1, [r5, #0]
 8015c26:	6023      	str	r3, [r4, #0]
 8015c28:	b016      	add	sp, #88	; 0x58
 8015c2a:	bd70      	pop	{r4, r5, r6, pc}
 8015c2c:	466a      	mov	r2, sp
 8015c2e:	f000 f84d 	bl	8015ccc <_fstat_r>
 8015c32:	2800      	cmp	r0, #0
 8015c34:	dbed      	blt.n	8015c12 <__swhatbuf_r+0x12>
 8015c36:	23f0      	movs	r3, #240	; 0xf0
 8015c38:	9901      	ldr	r1, [sp, #4]
 8015c3a:	021b      	lsls	r3, r3, #8
 8015c3c:	4019      	ands	r1, r3
 8015c3e:	4b03      	ldr	r3, [pc, #12]	; (8015c4c <__swhatbuf_r+0x4c>)
 8015c40:	18c9      	adds	r1, r1, r3
 8015c42:	424b      	negs	r3, r1
 8015c44:	4159      	adcs	r1, r3
 8015c46:	2380      	movs	r3, #128	; 0x80
 8015c48:	00db      	lsls	r3, r3, #3
 8015c4a:	e7ea      	b.n	8015c22 <__swhatbuf_r+0x22>
 8015c4c:	ffffe000 	.word	0xffffe000

08015c50 <__smakebuf_r>:
 8015c50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015c52:	2602      	movs	r6, #2
 8015c54:	898b      	ldrh	r3, [r1, #12]
 8015c56:	0005      	movs	r5, r0
 8015c58:	000c      	movs	r4, r1
 8015c5a:	4233      	tst	r3, r6
 8015c5c:	d006      	beq.n	8015c6c <__smakebuf_r+0x1c>
 8015c5e:	0023      	movs	r3, r4
 8015c60:	3347      	adds	r3, #71	; 0x47
 8015c62:	6023      	str	r3, [r4, #0]
 8015c64:	6123      	str	r3, [r4, #16]
 8015c66:	2301      	movs	r3, #1
 8015c68:	6163      	str	r3, [r4, #20]
 8015c6a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8015c6c:	466a      	mov	r2, sp
 8015c6e:	ab01      	add	r3, sp, #4
 8015c70:	f7ff ffc6 	bl	8015c00 <__swhatbuf_r>
 8015c74:	9900      	ldr	r1, [sp, #0]
 8015c76:	0007      	movs	r7, r0
 8015c78:	0028      	movs	r0, r5
 8015c7a:	f7fb fa85 	bl	8011188 <_malloc_r>
 8015c7e:	2800      	cmp	r0, #0
 8015c80:	d108      	bne.n	8015c94 <__smakebuf_r+0x44>
 8015c82:	220c      	movs	r2, #12
 8015c84:	5ea3      	ldrsh	r3, [r4, r2]
 8015c86:	059a      	lsls	r2, r3, #22
 8015c88:	d4ef      	bmi.n	8015c6a <__smakebuf_r+0x1a>
 8015c8a:	2203      	movs	r2, #3
 8015c8c:	4393      	bics	r3, r2
 8015c8e:	431e      	orrs	r6, r3
 8015c90:	81a6      	strh	r6, [r4, #12]
 8015c92:	e7e4      	b.n	8015c5e <__smakebuf_r+0xe>
 8015c94:	2380      	movs	r3, #128	; 0x80
 8015c96:	89a2      	ldrh	r2, [r4, #12]
 8015c98:	6020      	str	r0, [r4, #0]
 8015c9a:	4313      	orrs	r3, r2
 8015c9c:	81a3      	strh	r3, [r4, #12]
 8015c9e:	9b00      	ldr	r3, [sp, #0]
 8015ca0:	6120      	str	r0, [r4, #16]
 8015ca2:	6163      	str	r3, [r4, #20]
 8015ca4:	9b01      	ldr	r3, [sp, #4]
 8015ca6:	2b00      	cmp	r3, #0
 8015ca8:	d00c      	beq.n	8015cc4 <__smakebuf_r+0x74>
 8015caa:	0028      	movs	r0, r5
 8015cac:	230e      	movs	r3, #14
 8015cae:	5ee1      	ldrsh	r1, [r4, r3]
 8015cb0:	f000 f81e 	bl	8015cf0 <_isatty_r>
 8015cb4:	2800      	cmp	r0, #0
 8015cb6:	d005      	beq.n	8015cc4 <__smakebuf_r+0x74>
 8015cb8:	2303      	movs	r3, #3
 8015cba:	89a2      	ldrh	r2, [r4, #12]
 8015cbc:	439a      	bics	r2, r3
 8015cbe:	3b02      	subs	r3, #2
 8015cc0:	4313      	orrs	r3, r2
 8015cc2:	81a3      	strh	r3, [r4, #12]
 8015cc4:	89a3      	ldrh	r3, [r4, #12]
 8015cc6:	433b      	orrs	r3, r7
 8015cc8:	81a3      	strh	r3, [r4, #12]
 8015cca:	e7ce      	b.n	8015c6a <__smakebuf_r+0x1a>

08015ccc <_fstat_r>:
 8015ccc:	2300      	movs	r3, #0
 8015cce:	b570      	push	{r4, r5, r6, lr}
 8015cd0:	4d06      	ldr	r5, [pc, #24]	; (8015cec <_fstat_r+0x20>)
 8015cd2:	0004      	movs	r4, r0
 8015cd4:	0008      	movs	r0, r1
 8015cd6:	0011      	movs	r1, r2
 8015cd8:	602b      	str	r3, [r5, #0]
 8015cda:	f7f2 ff76 	bl	8008bca <_fstat>
 8015cde:	1c43      	adds	r3, r0, #1
 8015ce0:	d103      	bne.n	8015cea <_fstat_r+0x1e>
 8015ce2:	682b      	ldr	r3, [r5, #0]
 8015ce4:	2b00      	cmp	r3, #0
 8015ce6:	d000      	beq.n	8015cea <_fstat_r+0x1e>
 8015ce8:	6023      	str	r3, [r4, #0]
 8015cea:	bd70      	pop	{r4, r5, r6, pc}
 8015cec:	20005a90 	.word	0x20005a90

08015cf0 <_isatty_r>:
 8015cf0:	2300      	movs	r3, #0
 8015cf2:	b570      	push	{r4, r5, r6, lr}
 8015cf4:	4d06      	ldr	r5, [pc, #24]	; (8015d10 <_isatty_r+0x20>)
 8015cf6:	0004      	movs	r4, r0
 8015cf8:	0008      	movs	r0, r1
 8015cfa:	602b      	str	r3, [r5, #0]
 8015cfc:	f7f2 ff73 	bl	8008be6 <_isatty>
 8015d00:	1c43      	adds	r3, r0, #1
 8015d02:	d103      	bne.n	8015d0c <_isatty_r+0x1c>
 8015d04:	682b      	ldr	r3, [r5, #0]
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	d000      	beq.n	8015d0c <_isatty_r+0x1c>
 8015d0a:	6023      	str	r3, [r4, #0]
 8015d0c:	bd70      	pop	{r4, r5, r6, pc}
 8015d0e:	46c0      	nop			; (mov r8, r8)
 8015d10:	20005a90 	.word	0x20005a90

08015d14 <pow>:
 8015d14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015d16:	0014      	movs	r4, r2
 8015d18:	001d      	movs	r5, r3
 8015d1a:	9000      	str	r0, [sp, #0]
 8015d1c:	9101      	str	r1, [sp, #4]
 8015d1e:	f000 f86f 	bl	8015e00 <__ieee754_pow>
 8015d22:	0022      	movs	r2, r4
 8015d24:	0006      	movs	r6, r0
 8015d26:	000f      	movs	r7, r1
 8015d28:	002b      	movs	r3, r5
 8015d2a:	0020      	movs	r0, r4
 8015d2c:	0029      	movs	r1, r5
 8015d2e:	f7ed f915 	bl	8002f5c <__aeabi_dcmpun>
 8015d32:	2800      	cmp	r0, #0
 8015d34:	d13f      	bne.n	8015db6 <pow+0xa2>
 8015d36:	9800      	ldr	r0, [sp, #0]
 8015d38:	9901      	ldr	r1, [sp, #4]
 8015d3a:	2200      	movs	r2, #0
 8015d3c:	2300      	movs	r3, #0
 8015d3e:	f7ea fb85 	bl	800044c <__aeabi_dcmpeq>
 8015d42:	2800      	cmp	r0, #0
 8015d44:	d019      	beq.n	8015d7a <pow+0x66>
 8015d46:	2200      	movs	r2, #0
 8015d48:	2300      	movs	r3, #0
 8015d4a:	0020      	movs	r0, r4
 8015d4c:	0029      	movs	r1, r5
 8015d4e:	f7ea fb7d 	bl	800044c <__aeabi_dcmpeq>
 8015d52:	2800      	cmp	r0, #0
 8015d54:	d146      	bne.n	8015de4 <pow+0xd0>
 8015d56:	0020      	movs	r0, r4
 8015d58:	0029      	movs	r1, r5
 8015d5a:	f000 f849 	bl	8015df0 <finite>
 8015d5e:	2800      	cmp	r0, #0
 8015d60:	d029      	beq.n	8015db6 <pow+0xa2>
 8015d62:	2200      	movs	r2, #0
 8015d64:	2300      	movs	r3, #0
 8015d66:	0020      	movs	r0, r4
 8015d68:	0029      	movs	r1, r5
 8015d6a:	f7ea fb75 	bl	8000458 <__aeabi_dcmplt>
 8015d6e:	2800      	cmp	r0, #0
 8015d70:	d021      	beq.n	8015db6 <pow+0xa2>
 8015d72:	f7fd fadb 	bl	801332c <__errno>
 8015d76:	2322      	movs	r3, #34	; 0x22
 8015d78:	e01c      	b.n	8015db4 <pow+0xa0>
 8015d7a:	0030      	movs	r0, r6
 8015d7c:	0039      	movs	r1, r7
 8015d7e:	f000 f837 	bl	8015df0 <finite>
 8015d82:	2800      	cmp	r0, #0
 8015d84:	d11b      	bne.n	8015dbe <pow+0xaa>
 8015d86:	9800      	ldr	r0, [sp, #0]
 8015d88:	9901      	ldr	r1, [sp, #4]
 8015d8a:	f000 f831 	bl	8015df0 <finite>
 8015d8e:	2800      	cmp	r0, #0
 8015d90:	d015      	beq.n	8015dbe <pow+0xaa>
 8015d92:	0020      	movs	r0, r4
 8015d94:	0029      	movs	r1, r5
 8015d96:	f000 f82b 	bl	8015df0 <finite>
 8015d9a:	2800      	cmp	r0, #0
 8015d9c:	d00f      	beq.n	8015dbe <pow+0xaa>
 8015d9e:	0032      	movs	r2, r6
 8015da0:	003b      	movs	r3, r7
 8015da2:	0030      	movs	r0, r6
 8015da4:	0039      	movs	r1, r7
 8015da6:	f7ed f8d9 	bl	8002f5c <__aeabi_dcmpun>
 8015daa:	2800      	cmp	r0, #0
 8015dac:	d0e1      	beq.n	8015d72 <pow+0x5e>
 8015dae:	f7fd fabd 	bl	801332c <__errno>
 8015db2:	2321      	movs	r3, #33	; 0x21
 8015db4:	6003      	str	r3, [r0, #0]
 8015db6:	0030      	movs	r0, r6
 8015db8:	0039      	movs	r1, r7
 8015dba:	b003      	add	sp, #12
 8015dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015dbe:	2200      	movs	r2, #0
 8015dc0:	2300      	movs	r3, #0
 8015dc2:	0030      	movs	r0, r6
 8015dc4:	0039      	movs	r1, r7
 8015dc6:	f7ea fb41 	bl	800044c <__aeabi_dcmpeq>
 8015dca:	2800      	cmp	r0, #0
 8015dcc:	d0f3      	beq.n	8015db6 <pow+0xa2>
 8015dce:	9800      	ldr	r0, [sp, #0]
 8015dd0:	9901      	ldr	r1, [sp, #4]
 8015dd2:	f000 f80d 	bl	8015df0 <finite>
 8015dd6:	2800      	cmp	r0, #0
 8015dd8:	d0ed      	beq.n	8015db6 <pow+0xa2>
 8015dda:	0020      	movs	r0, r4
 8015ddc:	0029      	movs	r1, r5
 8015dde:	f000 f807 	bl	8015df0 <finite>
 8015de2:	e7c4      	b.n	8015d6e <pow+0x5a>
 8015de4:	2600      	movs	r6, #0
 8015de6:	4f01      	ldr	r7, [pc, #4]	; (8015dec <pow+0xd8>)
 8015de8:	e7e5      	b.n	8015db6 <pow+0xa2>
 8015dea:	46c0      	nop			; (mov r8, r8)
 8015dec:	3ff00000 	.word	0x3ff00000

08015df0 <finite>:
 8015df0:	4b02      	ldr	r3, [pc, #8]	; (8015dfc <finite+0xc>)
 8015df2:	0048      	lsls	r0, r1, #1
 8015df4:	0840      	lsrs	r0, r0, #1
 8015df6:	18c0      	adds	r0, r0, r3
 8015df8:	0fc0      	lsrs	r0, r0, #31
 8015dfa:	4770      	bx	lr
 8015dfc:	80100000 	.word	0x80100000

08015e00 <__ieee754_pow>:
 8015e00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015e02:	b095      	sub	sp, #84	; 0x54
 8015e04:	9202      	str	r2, [sp, #8]
 8015e06:	9303      	str	r3, [sp, #12]
 8015e08:	9b03      	ldr	r3, [sp, #12]
 8015e0a:	9a03      	ldr	r2, [sp, #12]
 8015e0c:	9304      	str	r3, [sp, #16]
 8015e0e:	9b02      	ldr	r3, [sp, #8]
 8015e10:	0056      	lsls	r6, r2, #1
 8015e12:	001a      	movs	r2, r3
 8015e14:	0876      	lsrs	r6, r6, #1
 8015e16:	0007      	movs	r7, r0
 8015e18:	000d      	movs	r5, r1
 8015e1a:	4332      	orrs	r2, r6
 8015e1c:	d119      	bne.n	8015e52 <__ieee754_pow+0x52>
 8015e1e:	2180      	movs	r1, #128	; 0x80
 8015e20:	0309      	lsls	r1, r1, #12
 8015e22:	4069      	eors	r1, r5
 8015e24:	0002      	movs	r2, r0
 8015e26:	000b      	movs	r3, r1
 8015e28:	1892      	adds	r2, r2, r2
 8015e2a:	415b      	adcs	r3, r3
 8015e2c:	4989      	ldr	r1, [pc, #548]	; (8016054 <__ieee754_pow+0x254>)
 8015e2e:	428b      	cmp	r3, r1
 8015e30:	d806      	bhi.n	8015e40 <__ieee754_pow+0x40>
 8015e32:	d001      	beq.n	8015e38 <__ieee754_pow+0x38>
 8015e34:	f000 fcb6 	bl	80167a4 <__ieee754_pow+0x9a4>
 8015e38:	2a00      	cmp	r2, #0
 8015e3a:	d101      	bne.n	8015e40 <__ieee754_pow+0x40>
 8015e3c:	f000 fcb2 	bl	80167a4 <__ieee754_pow+0x9a4>
 8015e40:	9a02      	ldr	r2, [sp, #8]
 8015e42:	9b03      	ldr	r3, [sp, #12]
 8015e44:	0038      	movs	r0, r7
 8015e46:	0029      	movs	r1, r5
 8015e48:	f7eb faea 	bl	8001420 <__aeabi_dadd>
 8015e4c:	9000      	str	r0, [sp, #0]
 8015e4e:	9101      	str	r1, [sp, #4]
 8015e50:	e0ad      	b.n	8015fae <__ieee754_pow+0x1ae>
 8015e52:	4a81      	ldr	r2, [pc, #516]	; (8016058 <__ieee754_pow+0x258>)
 8015e54:	004c      	lsls	r4, r1, #1
 8015e56:	9108      	str	r1, [sp, #32]
 8015e58:	9000      	str	r0, [sp, #0]
 8015e5a:	0864      	lsrs	r4, r4, #1
 8015e5c:	4294      	cmp	r4, r2
 8015e5e:	dc08      	bgt.n	8015e72 <__ieee754_pow+0x72>
 8015e60:	d101      	bne.n	8015e66 <__ieee754_pow+0x66>
 8015e62:	2800      	cmp	r0, #0
 8015e64:	d1ec      	bne.n	8015e40 <__ieee754_pow+0x40>
 8015e66:	4a7c      	ldr	r2, [pc, #496]	; (8016058 <__ieee754_pow+0x258>)
 8015e68:	4296      	cmp	r6, r2
 8015e6a:	dc02      	bgt.n	8015e72 <__ieee754_pow+0x72>
 8015e6c:	d10c      	bne.n	8015e88 <__ieee754_pow+0x88>
 8015e6e:	2b00      	cmp	r3, #0
 8015e70:	d00a      	beq.n	8015e88 <__ieee754_pow+0x88>
 8015e72:	4b7a      	ldr	r3, [pc, #488]	; (801605c <__ieee754_pow+0x25c>)
 8015e74:	18eb      	adds	r3, r5, r3
 8015e76:	433b      	orrs	r3, r7
 8015e78:	d1e2      	bne.n	8015e40 <__ieee754_pow+0x40>
 8015e7a:	2180      	movs	r1, #128	; 0x80
 8015e7c:	9803      	ldr	r0, [sp, #12]
 8015e7e:	0309      	lsls	r1, r1, #12
 8015e80:	4048      	eors	r0, r1
 8015e82:	0003      	movs	r3, r0
 8015e84:	9a02      	ldr	r2, [sp, #8]
 8015e86:	e7cf      	b.n	8015e28 <__ieee754_pow+0x28>
 8015e88:	2200      	movs	r2, #0
 8015e8a:	9206      	str	r2, [sp, #24]
 8015e8c:	2d00      	cmp	r5, #0
 8015e8e:	da69      	bge.n	8015f64 <__ieee754_pow+0x164>
 8015e90:	4a73      	ldr	r2, [pc, #460]	; (8016060 <__ieee754_pow+0x260>)
 8015e92:	4296      	cmp	r6, r2
 8015e94:	dc64      	bgt.n	8015f60 <__ieee754_pow+0x160>
 8015e96:	4a73      	ldr	r2, [pc, #460]	; (8016064 <__ieee754_pow+0x264>)
 8015e98:	4296      	cmp	r6, r2
 8015e9a:	dd11      	ble.n	8015ec0 <__ieee754_pow+0xc0>
 8015e9c:	4972      	ldr	r1, [pc, #456]	; (8016068 <__ieee754_pow+0x268>)
 8015e9e:	1532      	asrs	r2, r6, #20
 8015ea0:	1852      	adds	r2, r2, r1
 8015ea2:	2a14      	cmp	r2, #20
 8015ea4:	dd3c      	ble.n	8015f20 <__ieee754_pow+0x120>
 8015ea6:	2134      	movs	r1, #52	; 0x34
 8015ea8:	1a89      	subs	r1, r1, r2
 8015eaa:	9a02      	ldr	r2, [sp, #8]
 8015eac:	40ca      	lsrs	r2, r1
 8015eae:	0010      	movs	r0, r2
 8015eb0:	4088      	lsls	r0, r1
 8015eb2:	4298      	cmp	r0, r3
 8015eb4:	d104      	bne.n	8015ec0 <__ieee754_pow+0xc0>
 8015eb6:	2101      	movs	r1, #1
 8015eb8:	400a      	ands	r2, r1
 8015eba:	1849      	adds	r1, r1, r1
 8015ebc:	1a8a      	subs	r2, r1, r2
 8015ebe:	9206      	str	r2, [sp, #24]
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	d03c      	beq.n	8015f3e <__ieee754_pow+0x13e>
 8015ec4:	0038      	movs	r0, r7
 8015ec6:	0029      	movs	r1, r5
 8015ec8:	f000 fca4 	bl	8016814 <fabs>
 8015ecc:	9000      	str	r0, [sp, #0]
 8015ece:	9101      	str	r1, [sp, #4]
 8015ed0:	2f00      	cmp	r7, #0
 8015ed2:	d000      	beq.n	8015ed6 <__ieee754_pow+0xd6>
 8015ed4:	e094      	b.n	8016000 <__ieee754_pow+0x200>
 8015ed6:	2c00      	cmp	r4, #0
 8015ed8:	d005      	beq.n	8015ee6 <__ieee754_pow+0xe6>
 8015eda:	4a64      	ldr	r2, [pc, #400]	; (801606c <__ieee754_pow+0x26c>)
 8015edc:	00ab      	lsls	r3, r5, #2
 8015ede:	089b      	lsrs	r3, r3, #2
 8015ee0:	4293      	cmp	r3, r2
 8015ee2:	d000      	beq.n	8015ee6 <__ieee754_pow+0xe6>
 8015ee4:	e08c      	b.n	8016000 <__ieee754_pow+0x200>
 8015ee6:	9b04      	ldr	r3, [sp, #16]
 8015ee8:	2b00      	cmp	r3, #0
 8015eea:	da07      	bge.n	8015efc <__ieee754_pow+0xfc>
 8015eec:	9a00      	ldr	r2, [sp, #0]
 8015eee:	9b01      	ldr	r3, [sp, #4]
 8015ef0:	2000      	movs	r0, #0
 8015ef2:	495e      	ldr	r1, [pc, #376]	; (801606c <__ieee754_pow+0x26c>)
 8015ef4:	f7eb fdf4 	bl	8001ae0 <__aeabi_ddiv>
 8015ef8:	9000      	str	r0, [sp, #0]
 8015efa:	9101      	str	r1, [sp, #4]
 8015efc:	9b08      	ldr	r3, [sp, #32]
 8015efe:	2b00      	cmp	r3, #0
 8015f00:	da55      	bge.n	8015fae <__ieee754_pow+0x1ae>
 8015f02:	4b56      	ldr	r3, [pc, #344]	; (801605c <__ieee754_pow+0x25c>)
 8015f04:	18e4      	adds	r4, r4, r3
 8015f06:	9b06      	ldr	r3, [sp, #24]
 8015f08:	431c      	orrs	r4, r3
 8015f0a:	d000      	beq.n	8015f0e <__ieee754_pow+0x10e>
 8015f0c:	e06c      	b.n	8015fe8 <__ieee754_pow+0x1e8>
 8015f0e:	9a00      	ldr	r2, [sp, #0]
 8015f10:	9b01      	ldr	r3, [sp, #4]
 8015f12:	0010      	movs	r0, r2
 8015f14:	0019      	movs	r1, r3
 8015f16:	f7ec fc9f 	bl	8002858 <__aeabi_dsub>
 8015f1a:	0002      	movs	r2, r0
 8015f1c:	000b      	movs	r3, r1
 8015f1e:	e01c      	b.n	8015f5a <__ieee754_pow+0x15a>
 8015f20:	2b00      	cmp	r3, #0
 8015f22:	d1cf      	bne.n	8015ec4 <__ieee754_pow+0xc4>
 8015f24:	3314      	adds	r3, #20
 8015f26:	1a9a      	subs	r2, r3, r2
 8015f28:	0033      	movs	r3, r6
 8015f2a:	4113      	asrs	r3, r2
 8015f2c:	0019      	movs	r1, r3
 8015f2e:	4091      	lsls	r1, r2
 8015f30:	42b1      	cmp	r1, r6
 8015f32:	d104      	bne.n	8015f3e <__ieee754_pow+0x13e>
 8015f34:	2201      	movs	r2, #1
 8015f36:	4013      	ands	r3, r2
 8015f38:	1892      	adds	r2, r2, r2
 8015f3a:	1ad3      	subs	r3, r2, r3
 8015f3c:	9306      	str	r3, [sp, #24]
 8015f3e:	4b4b      	ldr	r3, [pc, #300]	; (801606c <__ieee754_pow+0x26c>)
 8015f40:	429e      	cmp	r6, r3
 8015f42:	d138      	bne.n	8015fb6 <__ieee754_pow+0x1b6>
 8015f44:	0038      	movs	r0, r7
 8015f46:	0029      	movs	r1, r5
 8015f48:	9b04      	ldr	r3, [sp, #16]
 8015f4a:	9000      	str	r0, [sp, #0]
 8015f4c:	9101      	str	r1, [sp, #4]
 8015f4e:	2b00      	cmp	r3, #0
 8015f50:	da2d      	bge.n	8015fae <__ieee754_pow+0x1ae>
 8015f52:	003a      	movs	r2, r7
 8015f54:	002b      	movs	r3, r5
 8015f56:	2000      	movs	r0, #0
 8015f58:	4944      	ldr	r1, [pc, #272]	; (801606c <__ieee754_pow+0x26c>)
 8015f5a:	f7eb fdc1 	bl	8001ae0 <__aeabi_ddiv>
 8015f5e:	e775      	b.n	8015e4c <__ieee754_pow+0x4c>
 8015f60:	2202      	movs	r2, #2
 8015f62:	9206      	str	r2, [sp, #24]
 8015f64:	2b00      	cmp	r3, #0
 8015f66:	d1ad      	bne.n	8015ec4 <__ieee754_pow+0xc4>
 8015f68:	4b3b      	ldr	r3, [pc, #236]	; (8016058 <__ieee754_pow+0x258>)
 8015f6a:	429e      	cmp	r6, r3
 8015f6c:	d1e7      	bne.n	8015f3e <__ieee754_pow+0x13e>
 8015f6e:	4b3b      	ldr	r3, [pc, #236]	; (801605c <__ieee754_pow+0x25c>)
 8015f70:	18e3      	adds	r3, r4, r3
 8015f72:	433b      	orrs	r3, r7
 8015f74:	d101      	bne.n	8015f7a <__ieee754_pow+0x17a>
 8015f76:	f000 fc15 	bl	80167a4 <__ieee754_pow+0x9a4>
 8015f7a:	4b3a      	ldr	r3, [pc, #232]	; (8016064 <__ieee754_pow+0x264>)
 8015f7c:	429c      	cmp	r4, r3
 8015f7e:	dd09      	ble.n	8015f94 <__ieee754_pow+0x194>
 8015f80:	9b04      	ldr	r3, [sp, #16]
 8015f82:	2b00      	cmp	r3, #0
 8015f84:	da01      	bge.n	8015f8a <__ieee754_pow+0x18a>
 8015f86:	f000 fc11 	bl	80167ac <__ieee754_pow+0x9ac>
 8015f8a:	9b02      	ldr	r3, [sp, #8]
 8015f8c:	9c03      	ldr	r4, [sp, #12]
 8015f8e:	9300      	str	r3, [sp, #0]
 8015f90:	9401      	str	r4, [sp, #4]
 8015f92:	e00c      	b.n	8015fae <__ieee754_pow+0x1ae>
 8015f94:	9b04      	ldr	r3, [sp, #16]
 8015f96:	2b00      	cmp	r3, #0
 8015f98:	db01      	blt.n	8015f9e <__ieee754_pow+0x19e>
 8015f9a:	f000 fc07 	bl	80167ac <__ieee754_pow+0x9ac>
 8015f9e:	2280      	movs	r2, #128	; 0x80
 8015fa0:	0612      	lsls	r2, r2, #24
 8015fa2:	4694      	mov	ip, r2
 8015fa4:	9b02      	ldr	r3, [sp, #8]
 8015fa6:	9300      	str	r3, [sp, #0]
 8015fa8:	9b03      	ldr	r3, [sp, #12]
 8015faa:	4463      	add	r3, ip
 8015fac:	9301      	str	r3, [sp, #4]
 8015fae:	9800      	ldr	r0, [sp, #0]
 8015fb0:	9901      	ldr	r1, [sp, #4]
 8015fb2:	b015      	add	sp, #84	; 0x54
 8015fb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015fb6:	2380      	movs	r3, #128	; 0x80
 8015fb8:	9a04      	ldr	r2, [sp, #16]
 8015fba:	05db      	lsls	r3, r3, #23
 8015fbc:	429a      	cmp	r2, r3
 8015fbe:	d106      	bne.n	8015fce <__ieee754_pow+0x1ce>
 8015fc0:	003a      	movs	r2, r7
 8015fc2:	002b      	movs	r3, r5
 8015fc4:	0038      	movs	r0, r7
 8015fc6:	0029      	movs	r1, r5
 8015fc8:	f7ec f984 	bl	80022d4 <__aeabi_dmul>
 8015fcc:	e73e      	b.n	8015e4c <__ieee754_pow+0x4c>
 8015fce:	4b28      	ldr	r3, [pc, #160]	; (8016070 <__ieee754_pow+0x270>)
 8015fd0:	9a04      	ldr	r2, [sp, #16]
 8015fd2:	429a      	cmp	r2, r3
 8015fd4:	d000      	beq.n	8015fd8 <__ieee754_pow+0x1d8>
 8015fd6:	e775      	b.n	8015ec4 <__ieee754_pow+0xc4>
 8015fd8:	2d00      	cmp	r5, #0
 8015fda:	da00      	bge.n	8015fde <__ieee754_pow+0x1de>
 8015fdc:	e772      	b.n	8015ec4 <__ieee754_pow+0xc4>
 8015fde:	0038      	movs	r0, r7
 8015fe0:	0029      	movs	r1, r5
 8015fe2:	f000 fcb7 	bl	8016954 <__ieee754_sqrt>
 8015fe6:	e731      	b.n	8015e4c <__ieee754_pow+0x4c>
 8015fe8:	9b06      	ldr	r3, [sp, #24]
 8015fea:	2b01      	cmp	r3, #1
 8015fec:	d1df      	bne.n	8015fae <__ieee754_pow+0x1ae>
 8015fee:	9800      	ldr	r0, [sp, #0]
 8015ff0:	2180      	movs	r1, #128	; 0x80
 8015ff2:	0002      	movs	r2, r0
 8015ff4:	9801      	ldr	r0, [sp, #4]
 8015ff6:	0609      	lsls	r1, r1, #24
 8015ff8:	1843      	adds	r3, r0, r1
 8015ffa:	9200      	str	r2, [sp, #0]
 8015ffc:	9301      	str	r3, [sp, #4]
 8015ffe:	e7d6      	b.n	8015fae <__ieee754_pow+0x1ae>
 8016000:	0feb      	lsrs	r3, r5, #31
 8016002:	3b01      	subs	r3, #1
 8016004:	930e      	str	r3, [sp, #56]	; 0x38
 8016006:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016008:	9b06      	ldr	r3, [sp, #24]
 801600a:	4313      	orrs	r3, r2
 801600c:	d104      	bne.n	8016018 <__ieee754_pow+0x218>
 801600e:	003a      	movs	r2, r7
 8016010:	002b      	movs	r3, r5
 8016012:	0038      	movs	r0, r7
 8016014:	0029      	movs	r1, r5
 8016016:	e77e      	b.n	8015f16 <__ieee754_pow+0x116>
 8016018:	4b16      	ldr	r3, [pc, #88]	; (8016074 <__ieee754_pow+0x274>)
 801601a:	429e      	cmp	r6, r3
 801601c:	dc00      	bgt.n	8016020 <__ieee754_pow+0x220>
 801601e:	e0f1      	b.n	8016204 <__ieee754_pow+0x404>
 8016020:	4b15      	ldr	r3, [pc, #84]	; (8016078 <__ieee754_pow+0x278>)
 8016022:	429e      	cmp	r6, r3
 8016024:	dd09      	ble.n	801603a <__ieee754_pow+0x23a>
 8016026:	4b0f      	ldr	r3, [pc, #60]	; (8016064 <__ieee754_pow+0x264>)
 8016028:	429c      	cmp	r4, r3
 801602a:	dc0c      	bgt.n	8016046 <__ieee754_pow+0x246>
 801602c:	9b04      	ldr	r3, [sp, #16]
 801602e:	2b00      	cmp	r3, #0
 8016030:	da0c      	bge.n	801604c <__ieee754_pow+0x24c>
 8016032:	2000      	movs	r0, #0
 8016034:	f000 fc86 	bl	8016944 <__math_oflow>
 8016038:	e708      	b.n	8015e4c <__ieee754_pow+0x4c>
 801603a:	4b10      	ldr	r3, [pc, #64]	; (801607c <__ieee754_pow+0x27c>)
 801603c:	429c      	cmp	r4, r3
 801603e:	ddf5      	ble.n	801602c <__ieee754_pow+0x22c>
 8016040:	4b0a      	ldr	r3, [pc, #40]	; (801606c <__ieee754_pow+0x26c>)
 8016042:	429c      	cmp	r4, r3
 8016044:	dd1c      	ble.n	8016080 <__ieee754_pow+0x280>
 8016046:	9b04      	ldr	r3, [sp, #16]
 8016048:	2b00      	cmp	r3, #0
 801604a:	dcf2      	bgt.n	8016032 <__ieee754_pow+0x232>
 801604c:	2000      	movs	r0, #0
 801604e:	f000 fc72 	bl	8016936 <__math_uflow>
 8016052:	e6fb      	b.n	8015e4c <__ieee754_pow+0x4c>
 8016054:	fff00000 	.word	0xfff00000
 8016058:	7ff00000 	.word	0x7ff00000
 801605c:	c0100000 	.word	0xc0100000
 8016060:	433fffff 	.word	0x433fffff
 8016064:	3fefffff 	.word	0x3fefffff
 8016068:	fffffc01 	.word	0xfffffc01
 801606c:	3ff00000 	.word	0x3ff00000
 8016070:	3fe00000 	.word	0x3fe00000
 8016074:	41e00000 	.word	0x41e00000
 8016078:	43f00000 	.word	0x43f00000
 801607c:	3feffffe 	.word	0x3feffffe
 8016080:	2200      	movs	r2, #0
 8016082:	9800      	ldr	r0, [sp, #0]
 8016084:	9901      	ldr	r1, [sp, #4]
 8016086:	4b53      	ldr	r3, [pc, #332]	; (80161d4 <__ieee754_pow+0x3d4>)
 8016088:	f7ec fbe6 	bl	8002858 <__aeabi_dsub>
 801608c:	22c0      	movs	r2, #192	; 0xc0
 801608e:	4b52      	ldr	r3, [pc, #328]	; (80161d8 <__ieee754_pow+0x3d8>)
 8016090:	05d2      	lsls	r2, r2, #23
 8016092:	0004      	movs	r4, r0
 8016094:	000d      	movs	r5, r1
 8016096:	f7ec f91d 	bl	80022d4 <__aeabi_dmul>
 801609a:	4a50      	ldr	r2, [pc, #320]	; (80161dc <__ieee754_pow+0x3dc>)
 801609c:	0006      	movs	r6, r0
 801609e:	000f      	movs	r7, r1
 80160a0:	0020      	movs	r0, r4
 80160a2:	0029      	movs	r1, r5
 80160a4:	4b4e      	ldr	r3, [pc, #312]	; (80161e0 <__ieee754_pow+0x3e0>)
 80160a6:	f7ec f915 	bl	80022d4 <__aeabi_dmul>
 80160aa:	2200      	movs	r2, #0
 80160ac:	9000      	str	r0, [sp, #0]
 80160ae:	9101      	str	r1, [sp, #4]
 80160b0:	4b4c      	ldr	r3, [pc, #304]	; (80161e4 <__ieee754_pow+0x3e4>)
 80160b2:	0020      	movs	r0, r4
 80160b4:	0029      	movs	r1, r5
 80160b6:	f7ec f90d 	bl	80022d4 <__aeabi_dmul>
 80160ba:	0002      	movs	r2, r0
 80160bc:	000b      	movs	r3, r1
 80160be:	484a      	ldr	r0, [pc, #296]	; (80161e8 <__ieee754_pow+0x3e8>)
 80160c0:	494a      	ldr	r1, [pc, #296]	; (80161ec <__ieee754_pow+0x3ec>)
 80160c2:	f7ec fbc9 	bl	8002858 <__aeabi_dsub>
 80160c6:	0022      	movs	r2, r4
 80160c8:	002b      	movs	r3, r5
 80160ca:	f7ec f903 	bl	80022d4 <__aeabi_dmul>
 80160ce:	0002      	movs	r2, r0
 80160d0:	000b      	movs	r3, r1
 80160d2:	2000      	movs	r0, #0
 80160d4:	4946      	ldr	r1, [pc, #280]	; (80161f0 <__ieee754_pow+0x3f0>)
 80160d6:	f7ec fbbf 	bl	8002858 <__aeabi_dsub>
 80160da:	0022      	movs	r2, r4
 80160dc:	002b      	movs	r3, r5
 80160de:	9004      	str	r0, [sp, #16]
 80160e0:	9105      	str	r1, [sp, #20]
 80160e2:	0020      	movs	r0, r4
 80160e4:	0029      	movs	r1, r5
 80160e6:	f7ec f8f5 	bl	80022d4 <__aeabi_dmul>
 80160ea:	0002      	movs	r2, r0
 80160ec:	000b      	movs	r3, r1
 80160ee:	9804      	ldr	r0, [sp, #16]
 80160f0:	9905      	ldr	r1, [sp, #20]
 80160f2:	f7ec f8ef 	bl	80022d4 <__aeabi_dmul>
 80160f6:	4a3f      	ldr	r2, [pc, #252]	; (80161f4 <__ieee754_pow+0x3f4>)
 80160f8:	4b37      	ldr	r3, [pc, #220]	; (80161d8 <__ieee754_pow+0x3d8>)
 80160fa:	f7ec f8eb 	bl	80022d4 <__aeabi_dmul>
 80160fe:	0002      	movs	r2, r0
 8016100:	000b      	movs	r3, r1
 8016102:	9800      	ldr	r0, [sp, #0]
 8016104:	9901      	ldr	r1, [sp, #4]
 8016106:	f7ec fba7 	bl	8002858 <__aeabi_dsub>
 801610a:	0002      	movs	r2, r0
 801610c:	000b      	movs	r3, r1
 801610e:	0004      	movs	r4, r0
 8016110:	000d      	movs	r5, r1
 8016112:	0030      	movs	r0, r6
 8016114:	0039      	movs	r1, r7
 8016116:	f7eb f983 	bl	8001420 <__aeabi_dadd>
 801611a:	2000      	movs	r0, #0
 801611c:	0032      	movs	r2, r6
 801611e:	003b      	movs	r3, r7
 8016120:	9004      	str	r0, [sp, #16]
 8016122:	9105      	str	r1, [sp, #20]
 8016124:	f7ec fb98 	bl	8002858 <__aeabi_dsub>
 8016128:	0002      	movs	r2, r0
 801612a:	000b      	movs	r3, r1
 801612c:	0020      	movs	r0, r4
 801612e:	0029      	movs	r1, r5
 8016130:	f7ec fb92 	bl	8002858 <__aeabi_dsub>
 8016134:	9b06      	ldr	r3, [sp, #24]
 8016136:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016138:	3b01      	subs	r3, #1
 801613a:	0006      	movs	r6, r0
 801613c:	000f      	movs	r7, r1
 801613e:	4313      	orrs	r3, r2
 8016140:	d000      	beq.n	8016144 <__ieee754_pow+0x344>
 8016142:	e1dc      	b.n	80164fe <__ieee754_pow+0x6fe>
 8016144:	2300      	movs	r3, #0
 8016146:	4c2c      	ldr	r4, [pc, #176]	; (80161f8 <__ieee754_pow+0x3f8>)
 8016148:	9300      	str	r3, [sp, #0]
 801614a:	9401      	str	r4, [sp, #4]
 801614c:	9c02      	ldr	r4, [sp, #8]
 801614e:	9d03      	ldr	r5, [sp, #12]
 8016150:	9802      	ldr	r0, [sp, #8]
 8016152:	9903      	ldr	r1, [sp, #12]
 8016154:	2400      	movs	r4, #0
 8016156:	002b      	movs	r3, r5
 8016158:	0022      	movs	r2, r4
 801615a:	f7ec fb7d 	bl	8002858 <__aeabi_dsub>
 801615e:	9a04      	ldr	r2, [sp, #16]
 8016160:	9b05      	ldr	r3, [sp, #20]
 8016162:	f7ec f8b7 	bl	80022d4 <__aeabi_dmul>
 8016166:	9a02      	ldr	r2, [sp, #8]
 8016168:	9b03      	ldr	r3, [sp, #12]
 801616a:	9006      	str	r0, [sp, #24]
 801616c:	9107      	str	r1, [sp, #28]
 801616e:	0030      	movs	r0, r6
 8016170:	0039      	movs	r1, r7
 8016172:	f7ec f8af 	bl	80022d4 <__aeabi_dmul>
 8016176:	0002      	movs	r2, r0
 8016178:	000b      	movs	r3, r1
 801617a:	9806      	ldr	r0, [sp, #24]
 801617c:	9907      	ldr	r1, [sp, #28]
 801617e:	f7eb f94f 	bl	8001420 <__aeabi_dadd>
 8016182:	0022      	movs	r2, r4
 8016184:	002b      	movs	r3, r5
 8016186:	0006      	movs	r6, r0
 8016188:	000f      	movs	r7, r1
 801618a:	9804      	ldr	r0, [sp, #16]
 801618c:	9905      	ldr	r1, [sp, #20]
 801618e:	f7ec f8a1 	bl	80022d4 <__aeabi_dmul>
 8016192:	0003      	movs	r3, r0
 8016194:	000c      	movs	r4, r1
 8016196:	9004      	str	r0, [sp, #16]
 8016198:	9105      	str	r1, [sp, #20]
 801619a:	9306      	str	r3, [sp, #24]
 801619c:	9407      	str	r4, [sp, #28]
 801619e:	0002      	movs	r2, r0
 80161a0:	000b      	movs	r3, r1
 80161a2:	0030      	movs	r0, r6
 80161a4:	0039      	movs	r1, r7
 80161a6:	f7eb f93b 	bl	8001420 <__aeabi_dadd>
 80161aa:	4b14      	ldr	r3, [pc, #80]	; (80161fc <__ieee754_pow+0x3fc>)
 80161ac:	0005      	movs	r5, r0
 80161ae:	000c      	movs	r4, r1
 80161b0:	9108      	str	r1, [sp, #32]
 80161b2:	4299      	cmp	r1, r3
 80161b4:	dc00      	bgt.n	80161b8 <__ieee754_pow+0x3b8>
 80161b6:	e2d4      	b.n	8016762 <__ieee754_pow+0x962>
 80161b8:	4b11      	ldr	r3, [pc, #68]	; (8016200 <__ieee754_pow+0x400>)
 80161ba:	18cb      	adds	r3, r1, r3
 80161bc:	4303      	orrs	r3, r0
 80161be:	d100      	bne.n	80161c2 <__ieee754_pow+0x3c2>
 80161c0:	e1d6      	b.n	8016570 <__ieee754_pow+0x770>
 80161c2:	9800      	ldr	r0, [sp, #0]
 80161c4:	9901      	ldr	r1, [sp, #4]
 80161c6:	2300      	movs	r3, #0
 80161c8:	2200      	movs	r2, #0
 80161ca:	f7ea f945 	bl	8000458 <__aeabi_dcmplt>
 80161ce:	1e43      	subs	r3, r0, #1
 80161d0:	4198      	sbcs	r0, r3
 80161d2:	e72f      	b.n	8016034 <__ieee754_pow+0x234>
 80161d4:	3ff00000 	.word	0x3ff00000
 80161d8:	3ff71547 	.word	0x3ff71547
 80161dc:	f85ddf44 	.word	0xf85ddf44
 80161e0:	3e54ae0b 	.word	0x3e54ae0b
 80161e4:	3fd00000 	.word	0x3fd00000
 80161e8:	55555555 	.word	0x55555555
 80161ec:	3fd55555 	.word	0x3fd55555
 80161f0:	3fe00000 	.word	0x3fe00000
 80161f4:	652b82fe 	.word	0x652b82fe
 80161f8:	bff00000 	.word	0xbff00000
 80161fc:	408fffff 	.word	0x408fffff
 8016200:	bf700000 	.word	0xbf700000
 8016204:	4bbf      	ldr	r3, [pc, #764]	; (8016504 <__ieee754_pow+0x704>)
 8016206:	2200      	movs	r2, #0
 8016208:	422b      	tst	r3, r5
 801620a:	d10a      	bne.n	8016222 <__ieee754_pow+0x422>
 801620c:	9800      	ldr	r0, [sp, #0]
 801620e:	9901      	ldr	r1, [sp, #4]
 8016210:	2200      	movs	r2, #0
 8016212:	4bbd      	ldr	r3, [pc, #756]	; (8016508 <__ieee754_pow+0x708>)
 8016214:	f7ec f85e 	bl	80022d4 <__aeabi_dmul>
 8016218:	2235      	movs	r2, #53	; 0x35
 801621a:	9000      	str	r0, [sp, #0]
 801621c:	9101      	str	r1, [sp, #4]
 801621e:	9c01      	ldr	r4, [sp, #4]
 8016220:	4252      	negs	r2, r2
 8016222:	49ba      	ldr	r1, [pc, #744]	; (801650c <__ieee754_pow+0x70c>)
 8016224:	1523      	asrs	r3, r4, #20
 8016226:	185b      	adds	r3, r3, r1
 8016228:	189b      	adds	r3, r3, r2
 801622a:	0324      	lsls	r4, r4, #12
 801622c:	4db8      	ldr	r5, [pc, #736]	; (8016510 <__ieee754_pow+0x710>)
 801622e:	930d      	str	r3, [sp, #52]	; 0x34
 8016230:	4bb8      	ldr	r3, [pc, #736]	; (8016514 <__ieee754_pow+0x714>)
 8016232:	0b22      	lsrs	r2, r4, #12
 8016234:	4315      	orrs	r5, r2
 8016236:	2400      	movs	r4, #0
 8016238:	429a      	cmp	r2, r3
 801623a:	dd09      	ble.n	8016250 <__ieee754_pow+0x450>
 801623c:	4bb6      	ldr	r3, [pc, #728]	; (8016518 <__ieee754_pow+0x718>)
 801623e:	3401      	adds	r4, #1
 8016240:	429a      	cmp	r2, r3
 8016242:	dd05      	ble.n	8016250 <__ieee754_pow+0x450>
 8016244:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016246:	191b      	adds	r3, r3, r4
 8016248:	2400      	movs	r4, #0
 801624a:	930d      	str	r3, [sp, #52]	; 0x34
 801624c:	4bb3      	ldr	r3, [pc, #716]	; (801651c <__ieee754_pow+0x71c>)
 801624e:	18ed      	adds	r5, r5, r3
 8016250:	4bb3      	ldr	r3, [pc, #716]	; (8016520 <__ieee754_pow+0x720>)
 8016252:	00e2      	lsls	r2, r4, #3
 8016254:	189b      	adds	r3, r3, r2
 8016256:	9800      	ldr	r0, [sp, #0]
 8016258:	9901      	ldr	r1, [sp, #4]
 801625a:	920f      	str	r2, [sp, #60]	; 0x3c
 801625c:	0029      	movs	r1, r5
 801625e:	681a      	ldr	r2, [r3, #0]
 8016260:	685b      	ldr	r3, [r3, #4]
 8016262:	0006      	movs	r6, r0
 8016264:	920a      	str	r2, [sp, #40]	; 0x28
 8016266:	930b      	str	r3, [sp, #44]	; 0x2c
 8016268:	f7ec faf6 	bl	8002858 <__aeabi_dsub>
 801626c:	0032      	movs	r2, r6
 801626e:	002b      	movs	r3, r5
 8016270:	9010      	str	r0, [sp, #64]	; 0x40
 8016272:	9111      	str	r1, [sp, #68]	; 0x44
 8016274:	980a      	ldr	r0, [sp, #40]	; 0x28
 8016276:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8016278:	f7eb f8d2 	bl	8001420 <__aeabi_dadd>
 801627c:	0002      	movs	r2, r0
 801627e:	000b      	movs	r3, r1
 8016280:	2000      	movs	r0, #0
 8016282:	49a3      	ldr	r1, [pc, #652]	; (8016510 <__ieee754_pow+0x710>)
 8016284:	f7eb fc2c 	bl	8001ae0 <__aeabi_ddiv>
 8016288:	0002      	movs	r2, r0
 801628a:	000b      	movs	r3, r1
 801628c:	9012      	str	r0, [sp, #72]	; 0x48
 801628e:	9113      	str	r1, [sp, #76]	; 0x4c
 8016290:	9810      	ldr	r0, [sp, #64]	; 0x40
 8016292:	9911      	ldr	r1, [sp, #68]	; 0x44
 8016294:	f7ec f81e 	bl	80022d4 <__aeabi_dmul>
 8016298:	9008      	str	r0, [sp, #32]
 801629a:	9109      	str	r1, [sp, #36]	; 0x24
 801629c:	9a08      	ldr	r2, [sp, #32]
 801629e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80162a0:	9204      	str	r2, [sp, #16]
 80162a2:	9305      	str	r3, [sp, #20]
 80162a4:	2300      	movs	r3, #0
 80162a6:	2180      	movs	r1, #128	; 0x80
 80162a8:	2080      	movs	r0, #128	; 0x80
 80162aa:	9304      	str	r3, [sp, #16]
 80162ac:	9a04      	ldr	r2, [sp, #16]
 80162ae:	9b05      	ldr	r3, [sp, #20]
 80162b0:	9200      	str	r2, [sp, #0]
 80162b2:	9301      	str	r3, [sp, #4]
 80162b4:	2200      	movs	r2, #0
 80162b6:	002f      	movs	r7, r5
 80162b8:	0589      	lsls	r1, r1, #22
 80162ba:	106d      	asrs	r5, r5, #1
 80162bc:	4329      	orrs	r1, r5
 80162be:	0300      	lsls	r0, r0, #12
 80162c0:	1809      	adds	r1, r1, r0
 80162c2:	04a0      	lsls	r0, r4, #18
 80162c4:	180b      	adds	r3, r1, r0
 80162c6:	9800      	ldr	r0, [sp, #0]
 80162c8:	9901      	ldr	r1, [sp, #4]
 80162ca:	0014      	movs	r4, r2
 80162cc:	001d      	movs	r5, r3
 80162ce:	f7ec f801 	bl	80022d4 <__aeabi_dmul>
 80162d2:	0002      	movs	r2, r0
 80162d4:	000b      	movs	r3, r1
 80162d6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80162d8:	9911      	ldr	r1, [sp, #68]	; 0x44
 80162da:	f7ec fabd 	bl	8002858 <__aeabi_dsub>
 80162de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80162e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80162e2:	9010      	str	r0, [sp, #64]	; 0x40
 80162e4:	9111      	str	r1, [sp, #68]	; 0x44
 80162e6:	0020      	movs	r0, r4
 80162e8:	0029      	movs	r1, r5
 80162ea:	f7ec fab5 	bl	8002858 <__aeabi_dsub>
 80162ee:	0002      	movs	r2, r0
 80162f0:	000b      	movs	r3, r1
 80162f2:	0030      	movs	r0, r6
 80162f4:	0039      	movs	r1, r7
 80162f6:	f7ec faaf 	bl	8002858 <__aeabi_dsub>
 80162fa:	9a00      	ldr	r2, [sp, #0]
 80162fc:	9b01      	ldr	r3, [sp, #4]
 80162fe:	f7eb ffe9 	bl	80022d4 <__aeabi_dmul>
 8016302:	0002      	movs	r2, r0
 8016304:	000b      	movs	r3, r1
 8016306:	9810      	ldr	r0, [sp, #64]	; 0x40
 8016308:	9911      	ldr	r1, [sp, #68]	; 0x44
 801630a:	f7ec faa5 	bl	8002858 <__aeabi_dsub>
 801630e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016310:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8016312:	f7eb ffdf 	bl	80022d4 <__aeabi_dmul>
 8016316:	9a08      	ldr	r2, [sp, #32]
 8016318:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801631a:	900a      	str	r0, [sp, #40]	; 0x28
 801631c:	910b      	str	r1, [sp, #44]	; 0x2c
 801631e:	0010      	movs	r0, r2
 8016320:	0019      	movs	r1, r3
 8016322:	f7eb ffd7 	bl	80022d4 <__aeabi_dmul>
 8016326:	0006      	movs	r6, r0
 8016328:	000f      	movs	r7, r1
 801632a:	4a7e      	ldr	r2, [pc, #504]	; (8016524 <__ieee754_pow+0x724>)
 801632c:	4b7e      	ldr	r3, [pc, #504]	; (8016528 <__ieee754_pow+0x728>)
 801632e:	f7eb ffd1 	bl	80022d4 <__aeabi_dmul>
 8016332:	4a7e      	ldr	r2, [pc, #504]	; (801652c <__ieee754_pow+0x72c>)
 8016334:	4b7e      	ldr	r3, [pc, #504]	; (8016530 <__ieee754_pow+0x730>)
 8016336:	f7eb f873 	bl	8001420 <__aeabi_dadd>
 801633a:	0032      	movs	r2, r6
 801633c:	003b      	movs	r3, r7
 801633e:	f7eb ffc9 	bl	80022d4 <__aeabi_dmul>
 8016342:	4a7c      	ldr	r2, [pc, #496]	; (8016534 <__ieee754_pow+0x734>)
 8016344:	4b7c      	ldr	r3, [pc, #496]	; (8016538 <__ieee754_pow+0x738>)
 8016346:	f7eb f86b 	bl	8001420 <__aeabi_dadd>
 801634a:	0032      	movs	r2, r6
 801634c:	003b      	movs	r3, r7
 801634e:	f7eb ffc1 	bl	80022d4 <__aeabi_dmul>
 8016352:	4a7a      	ldr	r2, [pc, #488]	; (801653c <__ieee754_pow+0x73c>)
 8016354:	4b7a      	ldr	r3, [pc, #488]	; (8016540 <__ieee754_pow+0x740>)
 8016356:	f7eb f863 	bl	8001420 <__aeabi_dadd>
 801635a:	0032      	movs	r2, r6
 801635c:	003b      	movs	r3, r7
 801635e:	f7eb ffb9 	bl	80022d4 <__aeabi_dmul>
 8016362:	4a78      	ldr	r2, [pc, #480]	; (8016544 <__ieee754_pow+0x744>)
 8016364:	4b78      	ldr	r3, [pc, #480]	; (8016548 <__ieee754_pow+0x748>)
 8016366:	f7eb f85b 	bl	8001420 <__aeabi_dadd>
 801636a:	0032      	movs	r2, r6
 801636c:	003b      	movs	r3, r7
 801636e:	f7eb ffb1 	bl	80022d4 <__aeabi_dmul>
 8016372:	4a76      	ldr	r2, [pc, #472]	; (801654c <__ieee754_pow+0x74c>)
 8016374:	4b76      	ldr	r3, [pc, #472]	; (8016550 <__ieee754_pow+0x750>)
 8016376:	f7eb f853 	bl	8001420 <__aeabi_dadd>
 801637a:	0032      	movs	r2, r6
 801637c:	0004      	movs	r4, r0
 801637e:	000d      	movs	r5, r1
 8016380:	003b      	movs	r3, r7
 8016382:	0030      	movs	r0, r6
 8016384:	0039      	movs	r1, r7
 8016386:	f7eb ffa5 	bl	80022d4 <__aeabi_dmul>
 801638a:	0002      	movs	r2, r0
 801638c:	000b      	movs	r3, r1
 801638e:	0020      	movs	r0, r4
 8016390:	0029      	movs	r1, r5
 8016392:	f7eb ff9f 	bl	80022d4 <__aeabi_dmul>
 8016396:	9a00      	ldr	r2, [sp, #0]
 8016398:	9b01      	ldr	r3, [sp, #4]
 801639a:	0004      	movs	r4, r0
 801639c:	000d      	movs	r5, r1
 801639e:	9808      	ldr	r0, [sp, #32]
 80163a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80163a2:	f7eb f83d 	bl	8001420 <__aeabi_dadd>
 80163a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80163a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80163aa:	f7eb ff93 	bl	80022d4 <__aeabi_dmul>
 80163ae:	0022      	movs	r2, r4
 80163b0:	002b      	movs	r3, r5
 80163b2:	f7eb f835 	bl	8001420 <__aeabi_dadd>
 80163b6:	9a00      	ldr	r2, [sp, #0]
 80163b8:	9b01      	ldr	r3, [sp, #4]
 80163ba:	9010      	str	r0, [sp, #64]	; 0x40
 80163bc:	9111      	str	r1, [sp, #68]	; 0x44
 80163be:	0010      	movs	r0, r2
 80163c0:	0019      	movs	r1, r3
 80163c2:	f7eb ff87 	bl	80022d4 <__aeabi_dmul>
 80163c6:	2200      	movs	r2, #0
 80163c8:	4b62      	ldr	r3, [pc, #392]	; (8016554 <__ieee754_pow+0x754>)
 80163ca:	0004      	movs	r4, r0
 80163cc:	000d      	movs	r5, r1
 80163ce:	f7eb f827 	bl	8001420 <__aeabi_dadd>
 80163d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80163d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80163d6:	f7eb f823 	bl	8001420 <__aeabi_dadd>
 80163da:	2000      	movs	r0, #0
 80163dc:	000f      	movs	r7, r1
 80163de:	0006      	movs	r6, r0
 80163e0:	0002      	movs	r2, r0
 80163e2:	000b      	movs	r3, r1
 80163e4:	9800      	ldr	r0, [sp, #0]
 80163e6:	9901      	ldr	r1, [sp, #4]
 80163e8:	f7eb ff74 	bl	80022d4 <__aeabi_dmul>
 80163ec:	2200      	movs	r2, #0
 80163ee:	9000      	str	r0, [sp, #0]
 80163f0:	9101      	str	r1, [sp, #4]
 80163f2:	4b58      	ldr	r3, [pc, #352]	; (8016554 <__ieee754_pow+0x754>)
 80163f4:	0030      	movs	r0, r6
 80163f6:	0039      	movs	r1, r7
 80163f8:	f7ec fa2e 	bl	8002858 <__aeabi_dsub>
 80163fc:	0022      	movs	r2, r4
 80163fe:	002b      	movs	r3, r5
 8016400:	f7ec fa2a 	bl	8002858 <__aeabi_dsub>
 8016404:	0002      	movs	r2, r0
 8016406:	000b      	movs	r3, r1
 8016408:	9810      	ldr	r0, [sp, #64]	; 0x40
 801640a:	9911      	ldr	r1, [sp, #68]	; 0x44
 801640c:	f7ec fa24 	bl	8002858 <__aeabi_dsub>
 8016410:	9a08      	ldr	r2, [sp, #32]
 8016412:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016414:	f7eb ff5e 	bl	80022d4 <__aeabi_dmul>
 8016418:	0032      	movs	r2, r6
 801641a:	0004      	movs	r4, r0
 801641c:	000d      	movs	r5, r1
 801641e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8016420:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8016422:	003b      	movs	r3, r7
 8016424:	f7eb ff56 	bl	80022d4 <__aeabi_dmul>
 8016428:	0002      	movs	r2, r0
 801642a:	000b      	movs	r3, r1
 801642c:	0020      	movs	r0, r4
 801642e:	0029      	movs	r1, r5
 8016430:	f7ea fff6 	bl	8001420 <__aeabi_dadd>
 8016434:	0004      	movs	r4, r0
 8016436:	000d      	movs	r5, r1
 8016438:	0002      	movs	r2, r0
 801643a:	000b      	movs	r3, r1
 801643c:	9800      	ldr	r0, [sp, #0]
 801643e:	9901      	ldr	r1, [sp, #4]
 8016440:	f7ea ffee 	bl	8001420 <__aeabi_dadd>
 8016444:	22e0      	movs	r2, #224	; 0xe0
 8016446:	2000      	movs	r0, #0
 8016448:	4b43      	ldr	r3, [pc, #268]	; (8016558 <__ieee754_pow+0x758>)
 801644a:	0612      	lsls	r2, r2, #24
 801644c:	0006      	movs	r6, r0
 801644e:	000f      	movs	r7, r1
 8016450:	f7eb ff40 	bl	80022d4 <__aeabi_dmul>
 8016454:	9008      	str	r0, [sp, #32]
 8016456:	9109      	str	r1, [sp, #36]	; 0x24
 8016458:	9a00      	ldr	r2, [sp, #0]
 801645a:	9b01      	ldr	r3, [sp, #4]
 801645c:	0030      	movs	r0, r6
 801645e:	0039      	movs	r1, r7
 8016460:	f7ec f9fa 	bl	8002858 <__aeabi_dsub>
 8016464:	0002      	movs	r2, r0
 8016466:	000b      	movs	r3, r1
 8016468:	0020      	movs	r0, r4
 801646a:	0029      	movs	r1, r5
 801646c:	f7ec f9f4 	bl	8002858 <__aeabi_dsub>
 8016470:	4a3a      	ldr	r2, [pc, #232]	; (801655c <__ieee754_pow+0x75c>)
 8016472:	4b39      	ldr	r3, [pc, #228]	; (8016558 <__ieee754_pow+0x758>)
 8016474:	f7eb ff2e 	bl	80022d4 <__aeabi_dmul>
 8016478:	4a39      	ldr	r2, [pc, #228]	; (8016560 <__ieee754_pow+0x760>)
 801647a:	0004      	movs	r4, r0
 801647c:	000d      	movs	r5, r1
 801647e:	0030      	movs	r0, r6
 8016480:	0039      	movs	r1, r7
 8016482:	4b38      	ldr	r3, [pc, #224]	; (8016564 <__ieee754_pow+0x764>)
 8016484:	f7eb ff26 	bl	80022d4 <__aeabi_dmul>
 8016488:	0002      	movs	r2, r0
 801648a:	000b      	movs	r3, r1
 801648c:	0020      	movs	r0, r4
 801648e:	0029      	movs	r1, r5
 8016490:	f7ea ffc6 	bl	8001420 <__aeabi_dadd>
 8016494:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016496:	4b34      	ldr	r3, [pc, #208]	; (8016568 <__ieee754_pow+0x768>)
 8016498:	189b      	adds	r3, r3, r2
 801649a:	681a      	ldr	r2, [r3, #0]
 801649c:	685b      	ldr	r3, [r3, #4]
 801649e:	f7ea ffbf 	bl	8001420 <__aeabi_dadd>
 80164a2:	9000      	str	r0, [sp, #0]
 80164a4:	9101      	str	r1, [sp, #4]
 80164a6:	980d      	ldr	r0, [sp, #52]	; 0x34
 80164a8:	f7ec fdac 	bl	8003004 <__aeabi_i2d>
 80164ac:	0004      	movs	r4, r0
 80164ae:	000d      	movs	r5, r1
 80164b0:	9808      	ldr	r0, [sp, #32]
 80164b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80164b4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80164b6:	4b2d      	ldr	r3, [pc, #180]	; (801656c <__ieee754_pow+0x76c>)
 80164b8:	189b      	adds	r3, r3, r2
 80164ba:	681e      	ldr	r6, [r3, #0]
 80164bc:	685f      	ldr	r7, [r3, #4]
 80164be:	9a00      	ldr	r2, [sp, #0]
 80164c0:	9b01      	ldr	r3, [sp, #4]
 80164c2:	f7ea ffad 	bl	8001420 <__aeabi_dadd>
 80164c6:	0032      	movs	r2, r6
 80164c8:	003b      	movs	r3, r7
 80164ca:	f7ea ffa9 	bl	8001420 <__aeabi_dadd>
 80164ce:	0022      	movs	r2, r4
 80164d0:	002b      	movs	r3, r5
 80164d2:	f7ea ffa5 	bl	8001420 <__aeabi_dadd>
 80164d6:	2000      	movs	r0, #0
 80164d8:	0022      	movs	r2, r4
 80164da:	002b      	movs	r3, r5
 80164dc:	9004      	str	r0, [sp, #16]
 80164de:	9105      	str	r1, [sp, #20]
 80164e0:	f7ec f9ba 	bl	8002858 <__aeabi_dsub>
 80164e4:	0032      	movs	r2, r6
 80164e6:	003b      	movs	r3, r7
 80164e8:	f7ec f9b6 	bl	8002858 <__aeabi_dsub>
 80164ec:	9a08      	ldr	r2, [sp, #32]
 80164ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80164f0:	f7ec f9b2 	bl	8002858 <__aeabi_dsub>
 80164f4:	0002      	movs	r2, r0
 80164f6:	000b      	movs	r3, r1
 80164f8:	9800      	ldr	r0, [sp, #0]
 80164fa:	9901      	ldr	r1, [sp, #4]
 80164fc:	e618      	b.n	8016130 <__ieee754_pow+0x330>
 80164fe:	2300      	movs	r3, #0
 8016500:	4c03      	ldr	r4, [pc, #12]	; (8016510 <__ieee754_pow+0x710>)
 8016502:	e621      	b.n	8016148 <__ieee754_pow+0x348>
 8016504:	7ff00000 	.word	0x7ff00000
 8016508:	43400000 	.word	0x43400000
 801650c:	fffffc01 	.word	0xfffffc01
 8016510:	3ff00000 	.word	0x3ff00000
 8016514:	0003988e 	.word	0x0003988e
 8016518:	000bb679 	.word	0x000bb679
 801651c:	fff00000 	.word	0xfff00000
 8016520:	080189a0 	.word	0x080189a0
 8016524:	4a454eef 	.word	0x4a454eef
 8016528:	3fca7e28 	.word	0x3fca7e28
 801652c:	93c9db65 	.word	0x93c9db65
 8016530:	3fcd864a 	.word	0x3fcd864a
 8016534:	a91d4101 	.word	0xa91d4101
 8016538:	3fd17460 	.word	0x3fd17460
 801653c:	518f264d 	.word	0x518f264d
 8016540:	3fd55555 	.word	0x3fd55555
 8016544:	db6fabff 	.word	0xdb6fabff
 8016548:	3fdb6db6 	.word	0x3fdb6db6
 801654c:	33333303 	.word	0x33333303
 8016550:	3fe33333 	.word	0x3fe33333
 8016554:	40080000 	.word	0x40080000
 8016558:	3feec709 	.word	0x3feec709
 801655c:	dc3a03fd 	.word	0xdc3a03fd
 8016560:	145b01f5 	.word	0x145b01f5
 8016564:	be3e2fe0 	.word	0xbe3e2fe0
 8016568:	080189c0 	.word	0x080189c0
 801656c:	080189b0 	.word	0x080189b0
 8016570:	4a90      	ldr	r2, [pc, #576]	; (80167b4 <__ieee754_pow+0x9b4>)
 8016572:	4b91      	ldr	r3, [pc, #580]	; (80167b8 <__ieee754_pow+0x9b8>)
 8016574:	0030      	movs	r0, r6
 8016576:	0039      	movs	r1, r7
 8016578:	f7ea ff52 	bl	8001420 <__aeabi_dadd>
 801657c:	9a04      	ldr	r2, [sp, #16]
 801657e:	9b05      	ldr	r3, [sp, #20]
 8016580:	9002      	str	r0, [sp, #8]
 8016582:	9103      	str	r1, [sp, #12]
 8016584:	0028      	movs	r0, r5
 8016586:	0021      	movs	r1, r4
 8016588:	f7ec f966 	bl	8002858 <__aeabi_dsub>
 801658c:	0002      	movs	r2, r0
 801658e:	000b      	movs	r3, r1
 8016590:	9802      	ldr	r0, [sp, #8]
 8016592:	9903      	ldr	r1, [sp, #12]
 8016594:	f7e9 ff74 	bl	8000480 <__aeabi_dcmpgt>
 8016598:	2800      	cmp	r0, #0
 801659a:	d000      	beq.n	801659e <__ieee754_pow+0x79e>
 801659c:	e611      	b.n	80161c2 <__ieee754_pow+0x3c2>
 801659e:	2100      	movs	r1, #0
 80165a0:	4a86      	ldr	r2, [pc, #536]	; (80167bc <__ieee754_pow+0x9bc>)
 80165a2:	0063      	lsls	r3, r4, #1
 80165a4:	085b      	lsrs	r3, r3, #1
 80165a6:	9102      	str	r1, [sp, #8]
 80165a8:	4293      	cmp	r3, r2
 80165aa:	dd25      	ble.n	80165f8 <__ieee754_pow+0x7f8>
 80165ac:	4a84      	ldr	r2, [pc, #528]	; (80167c0 <__ieee754_pow+0x9c0>)
 80165ae:	151b      	asrs	r3, r3, #20
 80165b0:	189b      	adds	r3, r3, r2
 80165b2:	2280      	movs	r2, #128	; 0x80
 80165b4:	0352      	lsls	r2, r2, #13
 80165b6:	0011      	movs	r1, r2
 80165b8:	4119      	asrs	r1, r3
 80165ba:	190b      	adds	r3, r1, r4
 80165bc:	005c      	lsls	r4, r3, #1
 80165be:	4981      	ldr	r1, [pc, #516]	; (80167c4 <__ieee754_pow+0x9c4>)
 80165c0:	4d81      	ldr	r5, [pc, #516]	; (80167c8 <__ieee754_pow+0x9c8>)
 80165c2:	0d64      	lsrs	r4, r4, #21
 80165c4:	1864      	adds	r4, r4, r1
 80165c6:	4125      	asrs	r5, r4
 80165c8:	401d      	ands	r5, r3
 80165ca:	031b      	lsls	r3, r3, #12
 80165cc:	0b1b      	lsrs	r3, r3, #12
 80165ce:	4313      	orrs	r3, r2
 80165d0:	2214      	movs	r2, #20
 80165d2:	1b12      	subs	r2, r2, r4
 80165d4:	4113      	asrs	r3, r2
 80165d6:	9302      	str	r3, [sp, #8]
 80165d8:	9b08      	ldr	r3, [sp, #32]
 80165da:	2000      	movs	r0, #0
 80165dc:	0029      	movs	r1, r5
 80165de:	2b00      	cmp	r3, #0
 80165e0:	da02      	bge.n	80165e8 <__ieee754_pow+0x7e8>
 80165e2:	9b02      	ldr	r3, [sp, #8]
 80165e4:	425b      	negs	r3, r3
 80165e6:	9302      	str	r3, [sp, #8]
 80165e8:	0002      	movs	r2, r0
 80165ea:	000b      	movs	r3, r1
 80165ec:	9804      	ldr	r0, [sp, #16]
 80165ee:	9905      	ldr	r1, [sp, #20]
 80165f0:	f7ec f932 	bl	8002858 <__aeabi_dsub>
 80165f4:	9006      	str	r0, [sp, #24]
 80165f6:	9107      	str	r1, [sp, #28]
 80165f8:	9806      	ldr	r0, [sp, #24]
 80165fa:	9907      	ldr	r1, [sp, #28]
 80165fc:	0032      	movs	r2, r6
 80165fe:	003b      	movs	r3, r7
 8016600:	f7ea ff0e 	bl	8001420 <__aeabi_dadd>
 8016604:	2000      	movs	r0, #0
 8016606:	2200      	movs	r2, #0
 8016608:	4b70      	ldr	r3, [pc, #448]	; (80167cc <__ieee754_pow+0x9cc>)
 801660a:	9004      	str	r0, [sp, #16]
 801660c:	9105      	str	r1, [sp, #20]
 801660e:	f7eb fe61 	bl	80022d4 <__aeabi_dmul>
 8016612:	9a06      	ldr	r2, [sp, #24]
 8016614:	9b07      	ldr	r3, [sp, #28]
 8016616:	9008      	str	r0, [sp, #32]
 8016618:	9109      	str	r1, [sp, #36]	; 0x24
 801661a:	9804      	ldr	r0, [sp, #16]
 801661c:	9905      	ldr	r1, [sp, #20]
 801661e:	f7ec f91b 	bl	8002858 <__aeabi_dsub>
 8016622:	0002      	movs	r2, r0
 8016624:	000b      	movs	r3, r1
 8016626:	0030      	movs	r0, r6
 8016628:	0039      	movs	r1, r7
 801662a:	f7ec f915 	bl	8002858 <__aeabi_dsub>
 801662e:	4a68      	ldr	r2, [pc, #416]	; (80167d0 <__ieee754_pow+0x9d0>)
 8016630:	4b68      	ldr	r3, [pc, #416]	; (80167d4 <__ieee754_pow+0x9d4>)
 8016632:	f7eb fe4f 	bl	80022d4 <__aeabi_dmul>
 8016636:	4a68      	ldr	r2, [pc, #416]	; (80167d8 <__ieee754_pow+0x9d8>)
 8016638:	0004      	movs	r4, r0
 801663a:	000d      	movs	r5, r1
 801663c:	9804      	ldr	r0, [sp, #16]
 801663e:	9905      	ldr	r1, [sp, #20]
 8016640:	4b66      	ldr	r3, [pc, #408]	; (80167dc <__ieee754_pow+0x9dc>)
 8016642:	f7eb fe47 	bl	80022d4 <__aeabi_dmul>
 8016646:	0002      	movs	r2, r0
 8016648:	000b      	movs	r3, r1
 801664a:	0020      	movs	r0, r4
 801664c:	0029      	movs	r1, r5
 801664e:	f7ea fee7 	bl	8001420 <__aeabi_dadd>
 8016652:	0004      	movs	r4, r0
 8016654:	000d      	movs	r5, r1
 8016656:	0002      	movs	r2, r0
 8016658:	000b      	movs	r3, r1
 801665a:	9808      	ldr	r0, [sp, #32]
 801665c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801665e:	f7ea fedf 	bl	8001420 <__aeabi_dadd>
 8016662:	9a08      	ldr	r2, [sp, #32]
 8016664:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016666:	0006      	movs	r6, r0
 8016668:	000f      	movs	r7, r1
 801666a:	f7ec f8f5 	bl	8002858 <__aeabi_dsub>
 801666e:	0002      	movs	r2, r0
 8016670:	000b      	movs	r3, r1
 8016672:	0020      	movs	r0, r4
 8016674:	0029      	movs	r1, r5
 8016676:	f7ec f8ef 	bl	8002858 <__aeabi_dsub>
 801667a:	0032      	movs	r2, r6
 801667c:	9004      	str	r0, [sp, #16]
 801667e:	9105      	str	r1, [sp, #20]
 8016680:	003b      	movs	r3, r7
 8016682:	0030      	movs	r0, r6
 8016684:	0039      	movs	r1, r7
 8016686:	f7eb fe25 	bl	80022d4 <__aeabi_dmul>
 801668a:	0004      	movs	r4, r0
 801668c:	000d      	movs	r5, r1
 801668e:	4a54      	ldr	r2, [pc, #336]	; (80167e0 <__ieee754_pow+0x9e0>)
 8016690:	4b54      	ldr	r3, [pc, #336]	; (80167e4 <__ieee754_pow+0x9e4>)
 8016692:	f7eb fe1f 	bl	80022d4 <__aeabi_dmul>
 8016696:	4a54      	ldr	r2, [pc, #336]	; (80167e8 <__ieee754_pow+0x9e8>)
 8016698:	4b54      	ldr	r3, [pc, #336]	; (80167ec <__ieee754_pow+0x9ec>)
 801669a:	f7ec f8dd 	bl	8002858 <__aeabi_dsub>
 801669e:	0022      	movs	r2, r4
 80166a0:	002b      	movs	r3, r5
 80166a2:	f7eb fe17 	bl	80022d4 <__aeabi_dmul>
 80166a6:	4a52      	ldr	r2, [pc, #328]	; (80167f0 <__ieee754_pow+0x9f0>)
 80166a8:	4b52      	ldr	r3, [pc, #328]	; (80167f4 <__ieee754_pow+0x9f4>)
 80166aa:	f7ea feb9 	bl	8001420 <__aeabi_dadd>
 80166ae:	0022      	movs	r2, r4
 80166b0:	002b      	movs	r3, r5
 80166b2:	f7eb fe0f 	bl	80022d4 <__aeabi_dmul>
 80166b6:	4a50      	ldr	r2, [pc, #320]	; (80167f8 <__ieee754_pow+0x9f8>)
 80166b8:	4b50      	ldr	r3, [pc, #320]	; (80167fc <__ieee754_pow+0x9fc>)
 80166ba:	f7ec f8cd 	bl	8002858 <__aeabi_dsub>
 80166be:	0022      	movs	r2, r4
 80166c0:	002b      	movs	r3, r5
 80166c2:	f7eb fe07 	bl	80022d4 <__aeabi_dmul>
 80166c6:	4a4e      	ldr	r2, [pc, #312]	; (8016800 <__ieee754_pow+0xa00>)
 80166c8:	4b4e      	ldr	r3, [pc, #312]	; (8016804 <__ieee754_pow+0xa04>)
 80166ca:	f7ea fea9 	bl	8001420 <__aeabi_dadd>
 80166ce:	0022      	movs	r2, r4
 80166d0:	002b      	movs	r3, r5
 80166d2:	f7eb fdff 	bl	80022d4 <__aeabi_dmul>
 80166d6:	0002      	movs	r2, r0
 80166d8:	000b      	movs	r3, r1
 80166da:	0030      	movs	r0, r6
 80166dc:	0039      	movs	r1, r7
 80166de:	f7ec f8bb 	bl	8002858 <__aeabi_dsub>
 80166e2:	0004      	movs	r4, r0
 80166e4:	000d      	movs	r5, r1
 80166e6:	0002      	movs	r2, r0
 80166e8:	000b      	movs	r3, r1
 80166ea:	0030      	movs	r0, r6
 80166ec:	0039      	movs	r1, r7
 80166ee:	f7eb fdf1 	bl	80022d4 <__aeabi_dmul>
 80166f2:	2380      	movs	r3, #128	; 0x80
 80166f4:	9006      	str	r0, [sp, #24]
 80166f6:	9107      	str	r1, [sp, #28]
 80166f8:	2200      	movs	r2, #0
 80166fa:	0020      	movs	r0, r4
 80166fc:	0029      	movs	r1, r5
 80166fe:	05db      	lsls	r3, r3, #23
 8016700:	f7ec f8aa 	bl	8002858 <__aeabi_dsub>
 8016704:	0002      	movs	r2, r0
 8016706:	000b      	movs	r3, r1
 8016708:	9806      	ldr	r0, [sp, #24]
 801670a:	9907      	ldr	r1, [sp, #28]
 801670c:	f7eb f9e8 	bl	8001ae0 <__aeabi_ddiv>
 8016710:	9a04      	ldr	r2, [sp, #16]
 8016712:	9b05      	ldr	r3, [sp, #20]
 8016714:	0004      	movs	r4, r0
 8016716:	000d      	movs	r5, r1
 8016718:	0030      	movs	r0, r6
 801671a:	0039      	movs	r1, r7
 801671c:	f7eb fdda 	bl	80022d4 <__aeabi_dmul>
 8016720:	9a04      	ldr	r2, [sp, #16]
 8016722:	9b05      	ldr	r3, [sp, #20]
 8016724:	f7ea fe7c 	bl	8001420 <__aeabi_dadd>
 8016728:	0002      	movs	r2, r0
 801672a:	000b      	movs	r3, r1
 801672c:	0020      	movs	r0, r4
 801672e:	0029      	movs	r1, r5
 8016730:	f7ec f892 	bl	8002858 <__aeabi_dsub>
 8016734:	0032      	movs	r2, r6
 8016736:	003b      	movs	r3, r7
 8016738:	f7ec f88e 	bl	8002858 <__aeabi_dsub>
 801673c:	0002      	movs	r2, r0
 801673e:	000b      	movs	r3, r1
 8016740:	2000      	movs	r0, #0
 8016742:	4931      	ldr	r1, [pc, #196]	; (8016808 <__ieee754_pow+0xa08>)
 8016744:	f7ec f888 	bl	8002858 <__aeabi_dsub>
 8016748:	9b02      	ldr	r3, [sp, #8]
 801674a:	051b      	lsls	r3, r3, #20
 801674c:	185b      	adds	r3, r3, r1
 801674e:	151a      	asrs	r2, r3, #20
 8016750:	2a00      	cmp	r2, #0
 8016752:	dc25      	bgt.n	80167a0 <__ieee754_pow+0x9a0>
 8016754:	9a02      	ldr	r2, [sp, #8]
 8016756:	f000 f861 	bl	801681c <scalbn>
 801675a:	9a00      	ldr	r2, [sp, #0]
 801675c:	9b01      	ldr	r3, [sp, #4]
 801675e:	f7ff fc33 	bl	8015fc8 <__ieee754_pow+0x1c8>
 8016762:	4a2a      	ldr	r2, [pc, #168]	; (801680c <__ieee754_pow+0xa0c>)
 8016764:	004b      	lsls	r3, r1, #1
 8016766:	085b      	lsrs	r3, r3, #1
 8016768:	4293      	cmp	r3, r2
 801676a:	dc00      	bgt.n	801676e <__ieee754_pow+0x96e>
 801676c:	e717      	b.n	801659e <__ieee754_pow+0x79e>
 801676e:	4b28      	ldr	r3, [pc, #160]	; (8016810 <__ieee754_pow+0xa10>)
 8016770:	18cb      	adds	r3, r1, r3
 8016772:	4303      	orrs	r3, r0
 8016774:	d008      	beq.n	8016788 <__ieee754_pow+0x988>
 8016776:	9800      	ldr	r0, [sp, #0]
 8016778:	9901      	ldr	r1, [sp, #4]
 801677a:	2300      	movs	r3, #0
 801677c:	2200      	movs	r2, #0
 801677e:	f7e9 fe6b 	bl	8000458 <__aeabi_dcmplt>
 8016782:	1e43      	subs	r3, r0, #1
 8016784:	4198      	sbcs	r0, r3
 8016786:	e462      	b.n	801604e <__ieee754_pow+0x24e>
 8016788:	9a04      	ldr	r2, [sp, #16]
 801678a:	9b05      	ldr	r3, [sp, #20]
 801678c:	f7ec f864 	bl	8002858 <__aeabi_dsub>
 8016790:	0032      	movs	r2, r6
 8016792:	003b      	movs	r3, r7
 8016794:	f7e9 fe7e 	bl	8000494 <__aeabi_dcmpge>
 8016798:	2800      	cmp	r0, #0
 801679a:	d100      	bne.n	801679e <__ieee754_pow+0x99e>
 801679c:	e6ff      	b.n	801659e <__ieee754_pow+0x79e>
 801679e:	e7ea      	b.n	8016776 <__ieee754_pow+0x976>
 80167a0:	0019      	movs	r1, r3
 80167a2:	e7da      	b.n	801675a <__ieee754_pow+0x95a>
 80167a4:	2300      	movs	r3, #0
 80167a6:	4c18      	ldr	r4, [pc, #96]	; (8016808 <__ieee754_pow+0xa08>)
 80167a8:	f7ff fbf1 	bl	8015f8e <__ieee754_pow+0x18e>
 80167ac:	2300      	movs	r3, #0
 80167ae:	2400      	movs	r4, #0
 80167b0:	f7ff fbed 	bl	8015f8e <__ieee754_pow+0x18e>
 80167b4:	652b82fe 	.word	0x652b82fe
 80167b8:	3c971547 	.word	0x3c971547
 80167bc:	3fe00000 	.word	0x3fe00000
 80167c0:	fffffc02 	.word	0xfffffc02
 80167c4:	fffffc01 	.word	0xfffffc01
 80167c8:	fff00000 	.word	0xfff00000
 80167cc:	3fe62e43 	.word	0x3fe62e43
 80167d0:	fefa39ef 	.word	0xfefa39ef
 80167d4:	3fe62e42 	.word	0x3fe62e42
 80167d8:	0ca86c39 	.word	0x0ca86c39
 80167dc:	be205c61 	.word	0xbe205c61
 80167e0:	72bea4d0 	.word	0x72bea4d0
 80167e4:	3e663769 	.word	0x3e663769
 80167e8:	c5d26bf1 	.word	0xc5d26bf1
 80167ec:	3ebbbd41 	.word	0x3ebbbd41
 80167f0:	af25de2c 	.word	0xaf25de2c
 80167f4:	3f11566a 	.word	0x3f11566a
 80167f8:	16bebd93 	.word	0x16bebd93
 80167fc:	3f66c16c 	.word	0x3f66c16c
 8016800:	5555553e 	.word	0x5555553e
 8016804:	3fc55555 	.word	0x3fc55555
 8016808:	3ff00000 	.word	0x3ff00000
 801680c:	4090cbff 	.word	0x4090cbff
 8016810:	3f6f3400 	.word	0x3f6f3400

08016814 <fabs>:
 8016814:	0049      	lsls	r1, r1, #1
 8016816:	084b      	lsrs	r3, r1, #1
 8016818:	0019      	movs	r1, r3
 801681a:	4770      	bx	lr

0801681c <scalbn>:
 801681c:	b570      	push	{r4, r5, r6, lr}
 801681e:	0014      	movs	r4, r2
 8016820:	004a      	lsls	r2, r1, #1
 8016822:	000b      	movs	r3, r1
 8016824:	0d52      	lsrs	r2, r2, #21
 8016826:	d10f      	bne.n	8016848 <scalbn+0x2c>
 8016828:	004b      	lsls	r3, r1, #1
 801682a:	085b      	lsrs	r3, r3, #1
 801682c:	4303      	orrs	r3, r0
 801682e:	d011      	beq.n	8016854 <scalbn+0x38>
 8016830:	4b22      	ldr	r3, [pc, #136]	; (80168bc <scalbn+0xa0>)
 8016832:	2200      	movs	r2, #0
 8016834:	f7eb fd4e 	bl	80022d4 <__aeabi_dmul>
 8016838:	4b21      	ldr	r3, [pc, #132]	; (80168c0 <scalbn+0xa4>)
 801683a:	429c      	cmp	r4, r3
 801683c:	da0b      	bge.n	8016856 <scalbn+0x3a>
 801683e:	4a21      	ldr	r2, [pc, #132]	; (80168c4 <scalbn+0xa8>)
 8016840:	4b21      	ldr	r3, [pc, #132]	; (80168c8 <scalbn+0xac>)
 8016842:	f7eb fd47 	bl	80022d4 <__aeabi_dmul>
 8016846:	e005      	b.n	8016854 <scalbn+0x38>
 8016848:	4d20      	ldr	r5, [pc, #128]	; (80168cc <scalbn+0xb0>)
 801684a:	42aa      	cmp	r2, r5
 801684c:	d107      	bne.n	801685e <scalbn+0x42>
 801684e:	0002      	movs	r2, r0
 8016850:	f7ea fde6 	bl	8001420 <__aeabi_dadd>
 8016854:	bd70      	pop	{r4, r5, r6, pc}
 8016856:	000b      	movs	r3, r1
 8016858:	004a      	lsls	r2, r1, #1
 801685a:	0d52      	lsrs	r2, r2, #21
 801685c:	3a36      	subs	r2, #54	; 0x36
 801685e:	4d1c      	ldr	r5, [pc, #112]	; (80168d0 <scalbn+0xb4>)
 8016860:	42ac      	cmp	r4, r5
 8016862:	dd0a      	ble.n	801687a <scalbn+0x5e>
 8016864:	4c1b      	ldr	r4, [pc, #108]	; (80168d4 <scalbn+0xb8>)
 8016866:	4d1c      	ldr	r5, [pc, #112]	; (80168d8 <scalbn+0xbc>)
 8016868:	2900      	cmp	r1, #0
 801686a:	da01      	bge.n	8016870 <scalbn+0x54>
 801686c:	4c19      	ldr	r4, [pc, #100]	; (80168d4 <scalbn+0xb8>)
 801686e:	4d1b      	ldr	r5, [pc, #108]	; (80168dc <scalbn+0xc0>)
 8016870:	4a18      	ldr	r2, [pc, #96]	; (80168d4 <scalbn+0xb8>)
 8016872:	4b19      	ldr	r3, [pc, #100]	; (80168d8 <scalbn+0xbc>)
 8016874:	0020      	movs	r0, r4
 8016876:	0029      	movs	r1, r5
 8016878:	e7e3      	b.n	8016842 <scalbn+0x26>
 801687a:	18a2      	adds	r2, r4, r2
 801687c:	4c18      	ldr	r4, [pc, #96]	; (80168e0 <scalbn+0xc4>)
 801687e:	42a2      	cmp	r2, r4
 8016880:	dcf0      	bgt.n	8016864 <scalbn+0x48>
 8016882:	2a00      	cmp	r2, #0
 8016884:	dd05      	ble.n	8016892 <scalbn+0x76>
 8016886:	4c17      	ldr	r4, [pc, #92]	; (80168e4 <scalbn+0xc8>)
 8016888:	0512      	lsls	r2, r2, #20
 801688a:	4023      	ands	r3, r4
 801688c:	4313      	orrs	r3, r2
 801688e:	0019      	movs	r1, r3
 8016890:	e7e0      	b.n	8016854 <scalbn+0x38>
 8016892:	0014      	movs	r4, r2
 8016894:	3435      	adds	r4, #53	; 0x35
 8016896:	da08      	bge.n	80168aa <scalbn+0x8e>
 8016898:	4c0a      	ldr	r4, [pc, #40]	; (80168c4 <scalbn+0xa8>)
 801689a:	4d0b      	ldr	r5, [pc, #44]	; (80168c8 <scalbn+0xac>)
 801689c:	2900      	cmp	r1, #0
 801689e:	da01      	bge.n	80168a4 <scalbn+0x88>
 80168a0:	4c08      	ldr	r4, [pc, #32]	; (80168c4 <scalbn+0xa8>)
 80168a2:	4d11      	ldr	r5, [pc, #68]	; (80168e8 <scalbn+0xcc>)
 80168a4:	4a07      	ldr	r2, [pc, #28]	; (80168c4 <scalbn+0xa8>)
 80168a6:	4b08      	ldr	r3, [pc, #32]	; (80168c8 <scalbn+0xac>)
 80168a8:	e7e4      	b.n	8016874 <scalbn+0x58>
 80168aa:	4c0e      	ldr	r4, [pc, #56]	; (80168e4 <scalbn+0xc8>)
 80168ac:	3236      	adds	r2, #54	; 0x36
 80168ae:	4023      	ands	r3, r4
 80168b0:	0512      	lsls	r2, r2, #20
 80168b2:	431a      	orrs	r2, r3
 80168b4:	0011      	movs	r1, r2
 80168b6:	4b0d      	ldr	r3, [pc, #52]	; (80168ec <scalbn+0xd0>)
 80168b8:	2200      	movs	r2, #0
 80168ba:	e7c2      	b.n	8016842 <scalbn+0x26>
 80168bc:	43500000 	.word	0x43500000
 80168c0:	ffff3cb0 	.word	0xffff3cb0
 80168c4:	c2f8f359 	.word	0xc2f8f359
 80168c8:	01a56e1f 	.word	0x01a56e1f
 80168cc:	000007ff 	.word	0x000007ff
 80168d0:	0000c350 	.word	0x0000c350
 80168d4:	8800759c 	.word	0x8800759c
 80168d8:	7e37e43c 	.word	0x7e37e43c
 80168dc:	fe37e43c 	.word	0xfe37e43c
 80168e0:	000007fe 	.word	0x000007fe
 80168e4:	800fffff 	.word	0x800fffff
 80168e8:	81a56e1f 	.word	0x81a56e1f
 80168ec:	3c900000 	.word	0x3c900000

080168f0 <with_errno>:
 80168f0:	b570      	push	{r4, r5, r6, lr}
 80168f2:	000d      	movs	r5, r1
 80168f4:	0016      	movs	r6, r2
 80168f6:	0004      	movs	r4, r0
 80168f8:	f7fc fd18 	bl	801332c <__errno>
 80168fc:	0029      	movs	r1, r5
 80168fe:	6006      	str	r6, [r0, #0]
 8016900:	0020      	movs	r0, r4
 8016902:	bd70      	pop	{r4, r5, r6, pc}

08016904 <xflow>:
 8016904:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016906:	0015      	movs	r5, r2
 8016908:	001c      	movs	r4, r3
 801690a:	2800      	cmp	r0, #0
 801690c:	d010      	beq.n	8016930 <xflow+0x2c>
 801690e:	2380      	movs	r3, #128	; 0x80
 8016910:	0010      	movs	r0, r2
 8016912:	061b      	lsls	r3, r3, #24
 8016914:	18e1      	adds	r1, r4, r3
 8016916:	9000      	str	r0, [sp, #0]
 8016918:	9101      	str	r1, [sp, #4]
 801691a:	9a00      	ldr	r2, [sp, #0]
 801691c:	9b01      	ldr	r3, [sp, #4]
 801691e:	0028      	movs	r0, r5
 8016920:	0021      	movs	r1, r4
 8016922:	f7eb fcd7 	bl	80022d4 <__aeabi_dmul>
 8016926:	2222      	movs	r2, #34	; 0x22
 8016928:	f7ff ffe2 	bl	80168f0 <with_errno>
 801692c:	b003      	add	sp, #12
 801692e:	bd30      	pop	{r4, r5, pc}
 8016930:	0010      	movs	r0, r2
 8016932:	0019      	movs	r1, r3
 8016934:	e7ef      	b.n	8016916 <xflow+0x12>

08016936 <__math_uflow>:
 8016936:	2380      	movs	r3, #128	; 0x80
 8016938:	b510      	push	{r4, lr}
 801693a:	2200      	movs	r2, #0
 801693c:	055b      	lsls	r3, r3, #21
 801693e:	f7ff ffe1 	bl	8016904 <xflow>
 8016942:	bd10      	pop	{r4, pc}

08016944 <__math_oflow>:
 8016944:	23e0      	movs	r3, #224	; 0xe0
 8016946:	b510      	push	{r4, lr}
 8016948:	2200      	movs	r2, #0
 801694a:	05db      	lsls	r3, r3, #23
 801694c:	f7ff ffda 	bl	8016904 <xflow>
 8016950:	bd10      	pop	{r4, pc}
	...

08016954 <__ieee754_sqrt>:
 8016954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016956:	000a      	movs	r2, r1
 8016958:	000c      	movs	r4, r1
 801695a:	496f      	ldr	r1, [pc, #444]	; (8016b18 <__ieee754_sqrt+0x1c4>)
 801695c:	0005      	movs	r5, r0
 801695e:	0003      	movs	r3, r0
 8016960:	0008      	movs	r0, r1
 8016962:	b087      	sub	sp, #28
 8016964:	4020      	ands	r0, r4
 8016966:	4288      	cmp	r0, r1
 8016968:	d111      	bne.n	801698e <__ieee754_sqrt+0x3a>
 801696a:	002a      	movs	r2, r5
 801696c:	0023      	movs	r3, r4
 801696e:	0028      	movs	r0, r5
 8016970:	0021      	movs	r1, r4
 8016972:	f7eb fcaf 	bl	80022d4 <__aeabi_dmul>
 8016976:	0002      	movs	r2, r0
 8016978:	000b      	movs	r3, r1
 801697a:	0028      	movs	r0, r5
 801697c:	0021      	movs	r1, r4
 801697e:	f7ea fd4f 	bl	8001420 <__aeabi_dadd>
 8016982:	0005      	movs	r5, r0
 8016984:	000c      	movs	r4, r1
 8016986:	0028      	movs	r0, r5
 8016988:	0021      	movs	r1, r4
 801698a:	b007      	add	sp, #28
 801698c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801698e:	2c00      	cmp	r4, #0
 8016990:	dc12      	bgt.n	80169b8 <__ieee754_sqrt+0x64>
 8016992:	0061      	lsls	r1, r4, #1
 8016994:	0849      	lsrs	r1, r1, #1
 8016996:	4329      	orrs	r1, r5
 8016998:	d0f5      	beq.n	8016986 <__ieee754_sqrt+0x32>
 801699a:	2100      	movs	r1, #0
 801699c:	428c      	cmp	r4, r1
 801699e:	d100      	bne.n	80169a2 <__ieee754_sqrt+0x4e>
 80169a0:	e09f      	b.n	8016ae2 <__ieee754_sqrt+0x18e>
 80169a2:	002a      	movs	r2, r5
 80169a4:	0023      	movs	r3, r4
 80169a6:	0028      	movs	r0, r5
 80169a8:	0021      	movs	r1, r4
 80169aa:	f7eb ff55 	bl	8002858 <__aeabi_dsub>
 80169ae:	0002      	movs	r2, r0
 80169b0:	000b      	movs	r3, r1
 80169b2:	f7eb f895 	bl	8001ae0 <__aeabi_ddiv>
 80169b6:	e7e4      	b.n	8016982 <__ieee754_sqrt+0x2e>
 80169b8:	1521      	asrs	r1, r4, #20
 80169ba:	d100      	bne.n	80169be <__ieee754_sqrt+0x6a>
 80169bc:	e091      	b.n	8016ae2 <__ieee754_sqrt+0x18e>
 80169be:	4857      	ldr	r0, [pc, #348]	; (8016b1c <__ieee754_sqrt+0x1c8>)
 80169c0:	0312      	lsls	r2, r2, #12
 80169c2:	180c      	adds	r4, r1, r0
 80169c4:	2080      	movs	r0, #128	; 0x80
 80169c6:	0b12      	lsrs	r2, r2, #12
 80169c8:	0340      	lsls	r0, r0, #13
 80169ca:	4310      	orrs	r0, r2
 80169cc:	07c9      	lsls	r1, r1, #31
 80169ce:	d403      	bmi.n	80169d8 <__ieee754_sqrt+0x84>
 80169d0:	0fda      	lsrs	r2, r3, #31
 80169d2:	0040      	lsls	r0, r0, #1
 80169d4:	1810      	adds	r0, r2, r0
 80169d6:	005b      	lsls	r3, r3, #1
 80169d8:	2500      	movs	r5, #0
 80169da:	1062      	asrs	r2, r4, #1
 80169dc:	0040      	lsls	r0, r0, #1
 80169de:	2480      	movs	r4, #128	; 0x80
 80169e0:	9205      	str	r2, [sp, #20]
 80169e2:	0fda      	lsrs	r2, r3, #31
 80169e4:	1812      	adds	r2, r2, r0
 80169e6:	0029      	movs	r1, r5
 80169e8:	2016      	movs	r0, #22
 80169ea:	005b      	lsls	r3, r3, #1
 80169ec:	03a4      	lsls	r4, r4, #14
 80169ee:	190e      	adds	r6, r1, r4
 80169f0:	4296      	cmp	r6, r2
 80169f2:	dc02      	bgt.n	80169fa <__ieee754_sqrt+0xa6>
 80169f4:	1931      	adds	r1, r6, r4
 80169f6:	1b92      	subs	r2, r2, r6
 80169f8:	192d      	adds	r5, r5, r4
 80169fa:	0fde      	lsrs	r6, r3, #31
 80169fc:	0052      	lsls	r2, r2, #1
 80169fe:	3801      	subs	r0, #1
 8016a00:	18b2      	adds	r2, r6, r2
 8016a02:	005b      	lsls	r3, r3, #1
 8016a04:	0864      	lsrs	r4, r4, #1
 8016a06:	2800      	cmp	r0, #0
 8016a08:	d1f1      	bne.n	80169ee <__ieee754_sqrt+0x9a>
 8016a0a:	2620      	movs	r6, #32
 8016a0c:	2780      	movs	r7, #128	; 0x80
 8016a0e:	0004      	movs	r4, r0
 8016a10:	9604      	str	r6, [sp, #16]
 8016a12:	063f      	lsls	r7, r7, #24
 8016a14:	183e      	adds	r6, r7, r0
 8016a16:	46b4      	mov	ip, r6
 8016a18:	428a      	cmp	r2, r1
 8016a1a:	dc02      	bgt.n	8016a22 <__ieee754_sqrt+0xce>
 8016a1c:	d114      	bne.n	8016a48 <__ieee754_sqrt+0xf4>
 8016a1e:	429e      	cmp	r6, r3
 8016a20:	d812      	bhi.n	8016a48 <__ieee754_sqrt+0xf4>
 8016a22:	4660      	mov	r0, ip
 8016a24:	4666      	mov	r6, ip
 8016a26:	19c0      	adds	r0, r0, r7
 8016a28:	9100      	str	r1, [sp, #0]
 8016a2a:	2e00      	cmp	r6, #0
 8016a2c:	da03      	bge.n	8016a36 <__ieee754_sqrt+0xe2>
 8016a2e:	43c6      	mvns	r6, r0
 8016a30:	0ff6      	lsrs	r6, r6, #31
 8016a32:	198e      	adds	r6, r1, r6
 8016a34:	9600      	str	r6, [sp, #0]
 8016a36:	1a52      	subs	r2, r2, r1
 8016a38:	4563      	cmp	r3, ip
 8016a3a:	4189      	sbcs	r1, r1
 8016a3c:	4249      	negs	r1, r1
 8016a3e:	1a52      	subs	r2, r2, r1
 8016a40:	4661      	mov	r1, ip
 8016a42:	1a5b      	subs	r3, r3, r1
 8016a44:	9900      	ldr	r1, [sp, #0]
 8016a46:	19e4      	adds	r4, r4, r7
 8016a48:	0fde      	lsrs	r6, r3, #31
 8016a4a:	0052      	lsls	r2, r2, #1
 8016a4c:	18b2      	adds	r2, r6, r2
 8016a4e:	9e04      	ldr	r6, [sp, #16]
 8016a50:	005b      	lsls	r3, r3, #1
 8016a52:	3e01      	subs	r6, #1
 8016a54:	087f      	lsrs	r7, r7, #1
 8016a56:	9604      	str	r6, [sp, #16]
 8016a58:	2e00      	cmp	r6, #0
 8016a5a:	d1db      	bne.n	8016a14 <__ieee754_sqrt+0xc0>
 8016a5c:	431a      	orrs	r2, r3
 8016a5e:	d01f      	beq.n	8016aa0 <__ieee754_sqrt+0x14c>
 8016a60:	4e2f      	ldr	r6, [pc, #188]	; (8016b20 <__ieee754_sqrt+0x1cc>)
 8016a62:	4f30      	ldr	r7, [pc, #192]	; (8016b24 <__ieee754_sqrt+0x1d0>)
 8016a64:	6830      	ldr	r0, [r6, #0]
 8016a66:	6871      	ldr	r1, [r6, #4]
 8016a68:	683a      	ldr	r2, [r7, #0]
 8016a6a:	687b      	ldr	r3, [r7, #4]
 8016a6c:	9200      	str	r2, [sp, #0]
 8016a6e:	9301      	str	r3, [sp, #4]
 8016a70:	6832      	ldr	r2, [r6, #0]
 8016a72:	6873      	ldr	r3, [r6, #4]
 8016a74:	9202      	str	r2, [sp, #8]
 8016a76:	9303      	str	r3, [sp, #12]
 8016a78:	9a00      	ldr	r2, [sp, #0]
 8016a7a:	9b01      	ldr	r3, [sp, #4]
 8016a7c:	f7eb feec 	bl	8002858 <__aeabi_dsub>
 8016a80:	0002      	movs	r2, r0
 8016a82:	000b      	movs	r3, r1
 8016a84:	9802      	ldr	r0, [sp, #8]
 8016a86:	9903      	ldr	r1, [sp, #12]
 8016a88:	f7e9 fcf0 	bl	800046c <__aeabi_dcmple>
 8016a8c:	2800      	cmp	r0, #0
 8016a8e:	d007      	beq.n	8016aa0 <__ieee754_sqrt+0x14c>
 8016a90:	6830      	ldr	r0, [r6, #0]
 8016a92:	6871      	ldr	r1, [r6, #4]
 8016a94:	683a      	ldr	r2, [r7, #0]
 8016a96:	687b      	ldr	r3, [r7, #4]
 8016a98:	1c67      	adds	r7, r4, #1
 8016a9a:	d127      	bne.n	8016aec <__ieee754_sqrt+0x198>
 8016a9c:	9c04      	ldr	r4, [sp, #16]
 8016a9e:	3501      	adds	r5, #1
 8016aa0:	4b21      	ldr	r3, [pc, #132]	; (8016b28 <__ieee754_sqrt+0x1d4>)
 8016aa2:	1069      	asrs	r1, r5, #1
 8016aa4:	18c9      	adds	r1, r1, r3
 8016aa6:	0864      	lsrs	r4, r4, #1
 8016aa8:	07ed      	lsls	r5, r5, #31
 8016aaa:	d502      	bpl.n	8016ab2 <__ieee754_sqrt+0x15e>
 8016aac:	2380      	movs	r3, #128	; 0x80
 8016aae:	061b      	lsls	r3, r3, #24
 8016ab0:	431c      	orrs	r4, r3
 8016ab2:	9b05      	ldr	r3, [sp, #20]
 8016ab4:	0025      	movs	r5, r4
 8016ab6:	0518      	lsls	r0, r3, #20
 8016ab8:	1843      	adds	r3, r0, r1
 8016aba:	001c      	movs	r4, r3
 8016abc:	e763      	b.n	8016986 <__ieee754_sqrt+0x32>
 8016abe:	0ada      	lsrs	r2, r3, #11
 8016ac0:	3815      	subs	r0, #21
 8016ac2:	055b      	lsls	r3, r3, #21
 8016ac4:	2a00      	cmp	r2, #0
 8016ac6:	d0fa      	beq.n	8016abe <__ieee754_sqrt+0x16a>
 8016ac8:	2480      	movs	r4, #128	; 0x80
 8016aca:	0364      	lsls	r4, r4, #13
 8016acc:	4222      	tst	r2, r4
 8016ace:	d00a      	beq.n	8016ae6 <__ieee754_sqrt+0x192>
 8016ad0:	2420      	movs	r4, #32
 8016ad2:	001e      	movs	r6, r3
 8016ad4:	1a64      	subs	r4, r4, r1
 8016ad6:	40e6      	lsrs	r6, r4
 8016ad8:	1e4d      	subs	r5, r1, #1
 8016ada:	408b      	lsls	r3, r1
 8016adc:	4332      	orrs	r2, r6
 8016ade:	1b41      	subs	r1, r0, r5
 8016ae0:	e76d      	b.n	80169be <__ieee754_sqrt+0x6a>
 8016ae2:	2000      	movs	r0, #0
 8016ae4:	e7ee      	b.n	8016ac4 <__ieee754_sqrt+0x170>
 8016ae6:	0052      	lsls	r2, r2, #1
 8016ae8:	3101      	adds	r1, #1
 8016aea:	e7ef      	b.n	8016acc <__ieee754_sqrt+0x178>
 8016aec:	f7ea fc98 	bl	8001420 <__aeabi_dadd>
 8016af0:	6877      	ldr	r7, [r6, #4]
 8016af2:	6836      	ldr	r6, [r6, #0]
 8016af4:	0002      	movs	r2, r0
 8016af6:	000b      	movs	r3, r1
 8016af8:	0030      	movs	r0, r6
 8016afa:	0039      	movs	r1, r7
 8016afc:	f7e9 fcac 	bl	8000458 <__aeabi_dcmplt>
 8016b00:	2800      	cmp	r0, #0
 8016b02:	d004      	beq.n	8016b0e <__ieee754_sqrt+0x1ba>
 8016b04:	3402      	adds	r4, #2
 8016b06:	4263      	negs	r3, r4
 8016b08:	4163      	adcs	r3, r4
 8016b0a:	18ed      	adds	r5, r5, r3
 8016b0c:	e7c8      	b.n	8016aa0 <__ieee754_sqrt+0x14c>
 8016b0e:	2301      	movs	r3, #1
 8016b10:	3401      	adds	r4, #1
 8016b12:	439c      	bics	r4, r3
 8016b14:	e7c4      	b.n	8016aa0 <__ieee754_sqrt+0x14c>
 8016b16:	46c0      	nop			; (mov r8, r8)
 8016b18:	7ff00000 	.word	0x7ff00000
 8016b1c:	fffffc01 	.word	0xfffffc01
 8016b20:	200002b8 	.word	0x200002b8
 8016b24:	200002c0 	.word	0x200002c0
 8016b28:	3fe00000 	.word	0x3fe00000

08016b2c <_init>:
 8016b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b2e:	46c0      	nop			; (mov r8, r8)
 8016b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016b32:	bc08      	pop	{r3}
 8016b34:	469e      	mov	lr, r3
 8016b36:	4770      	bx	lr

08016b38 <_fini>:
 8016b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b3a:	46c0      	nop			; (mov r8, r8)
 8016b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016b3e:	bc08      	pop	{r3}
 8016b40:	469e      	mov	lr, r3
 8016b42:	4770      	bx	lr
