/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 376 176)
	(text "ChannelFeedbackFast4B5BChannels" (rect 5 0 220 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "CoilDriver_RX[4..0]" (rect 0 0 113 19)(font "Intel Clear" (font_size 8)))
		(text "CoilDriver_RX[4..0]" (rect 21 27 134 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "BaudCLKx4" (rect 0 0 68 19)(font "Intel Clear" (font_size 8)))
		(text "BaudCLKx4" (rect 21 43 89 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "clk_100M" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "clk_100M" (rect 21 59 80 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "SysCLK" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "SysCLK" (rect 21 75 65 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 360 32)
		(output)
		(text "Latched_OutputData[4..0][71..0]" (rect 0 0 193 19)(font "Intel Clear" (font_size 8)))
		(text "Latched_OutputData[4..0][71..0]" (rect 146 27 339 46)(font "Intel Clear" (font_size 8)))
		(line (pt 360 32)(pt 344 32)(line_width 3))
	)
	(port
		(pt 360 48)
		(output)
		(text "CRC_Success_Flag[4..0]" (rect 0 0 140 19)(font "Intel Clear" (font_size 8)))
		(text "CRC_Success_Flag[4..0]" (rect 199 43 339 62)(font "Intel Clear" (font_size 8)))
		(line (pt 360 48)(pt 344 48)(line_width 3))
	)
	(port
		(pt 360 64)
		(output)
		(text "BitPatternFlags[4..0][4..0]" (rect 0 0 152 19)(font "Intel Clear" (font_size 8)))
		(text "BitPatternFlags[4..0][4..0]" (rect 187 59 339 78)(font "Intel Clear" (font_size 8)))
		(line (pt 360 64)(pt 344 64)(line_width 3))
	)
	(port
		(pt 360 80)
		(output)
		(text "DebugFlag[4..0]" (rect 0 0 94 19)(font "Intel Clear" (font_size 8)))
		(text "DebugFlag[4..0]" (rect 245 75 339 94)(font "Intel Clear" (font_size 8)))
		(line (pt 360 80)(pt 344 80)(line_width 3))
	)
	(port
		(pt 360 96)
		(output)
		(text "LatchedDataByte[4..0][7..0]" (rect 0 0 164 19)(font "Intel Clear" (font_size 8)))
		(text "LatchedDataByte[4..0][7..0]" (rect 175 91 339 110)(font "Intel Clear" (font_size 8)))
		(line (pt 360 96)(pt 344 96)(line_width 3))
	)
	(port
		(pt 360 112)
		(output)
		(text "CRC_DecodeState[4..0][3..0]" (rect 0 0 169 19)(font "Intel Clear" (font_size 8)))
		(text "CRC_DecodeState[4..0][3..0]" (rect 170 107 339 126)(font "Intel Clear" (font_size 8)))
		(line (pt 360 112)(pt 344 112)(line_width 3))
	)
	(port
		(pt 360 128)
		(output)
		(text "Capture_DecodeState[4..0][3..0]" (rect 0 0 192 19)(font "Intel Clear" (font_size 8)))
		(text "Capture_DecodeState[4..0][3..0]" (rect 147 123 339 142)(font "Intel Clear" (font_size 8)))
		(line (pt 360 128)(pt 344 128)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 344 144))
	)
)
