; Assura generated file -- DO NOT EDIT --
; Do NOT rely on the content of this file, it may change.
;
2 statistics extraction device net pin parameter rewire total
stat extr dev net pin param rewire total 
none matched expanded errors param_err pin_err empty_sch empty_lay not_run 
00000007
30 FULL_ADDER layout RAD_HARD_ALU 1 0 0 0 1 135 1 157 1 183 1 209 1 238 1 260 1 289 1 311 1 337 1 359 1 384 1 409 1 436 1 463 1 488 1 513 1 540 1 567 1 588 1 615 1 636 1 659 1 686 1 715 1 736 1 763 1 784 1 807 1 834 1 863 1 887 1 910 1 930 1 950 1 970 1 990 1 1010 1 1030 1 1050 1 1070 1 1090 1 1109 1 1128 1 1148 1 1168 1 1189 1 1207 1 1225
28 INVERTER layout RAD_HARD_ALU 2 31 INVERTER schematic RAD_HARD_ALU 1 0
23 NOR layout RAD_HARD_ALU 3 26 NOR schematic RAD_HARD_ALU 2 0
22 OR layout RAD_HARD_ALU 4 25 OR schematic RAD_HARD_ALU 2 0
24 NAND layout RAD_HARD_ALU 5 27 NAND schematic RAD_HARD_ALU 2 0
23 AND layout RAD_HARD_ALU 6 26 AND schematic RAD_HARD_ALU 2 0
23 XOR layout RAD_HARD_ALU 7 26 XOR schematic RAD_HARD_ALU 2 0
30 FULL_ADDER layout RAD_HARD_ALU 1 0 0 0 0 129 3 138 3 319 3 537 3 761 3 992 3 1325 3 1593 3 1972 3 2131 3 2327 3 2697 3 2915 3 3197 3 3516 3 3798 3 4154 3 4372 3 4691 3 4973 3 5237 3 5501 3 5632 6 126 6 169 6 216 6 263 6 310 6 354 6 402 6 446 6 494 6 542 6 588 6 633 6 680 6 725 6 770 6 815 6 860 6 905 6 963 6 1021 2 126 2 211 2 296 2 412 2 524 2 605 2 708 2 786 2 895 2 973 2 1049 2 1122 2 1234 2 1315 2 1418 2 1496 2 1607 2 1687 2 1763 2 1836 2 1947 2 2027 2 2130 2 2210 2 2285 2 2359 2 2483 2 2582 2 2667 2 2766 2 2854 2 2939 2 3038 2 3145 2 3258 2 3369 2 3505 2 3635 2 3768 2 3901 2 4037 2 4161 2 4291 2 4421 2 4549 2 4637 2 4719 2 4812 2 4900 2 4988 2 5076 2 5164 2 5252 2 5332 2 5420 2 5522 2 5610 2 5698 2 5786 2 5890 2 5981 2 6071 2 6164 2 6250 2 6343 2 6439 2 6562 2 6681 2 6798 2 6915 2 7038 2 7161 2 7281 2 7401 2 7524 5 121 7 142
30 FULL_ADDER layout RAD_HARD_ALU 1 33 FULL_ADDER schematic RAD_HARD_ALU 3 0
