#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: DESKTOP-C9S5NJE
Generated by Fabric Compiler (version 2020.3 build 62942) at Fri Jun  4 17:30:37 2021
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : create_clock -name clk_in_50m [get_ports ex_clk_50m] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk_in_50m [get_ports ex_clk_50m] -period 20 -waveform {0.000 10.000} successfully.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : get_pins u_DDR3.u_pll_50_400.clkout1
Executing : get_pins u_DDR3.u_pll_50_400.clkout1 successfully.
Executing : get_clocks clk_in_50m
Executing : get_clocks clk_in_50m successfully.
Executing : create_generated_clock -name pclk -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout1] -master_clock [get_clocks clk_in_50m] -multiply_by 1
Executing : create_generated_clock -name pclk -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout1] -master_clock [get_clocks clk_in_50m] -multiply_by 1 successfully.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : get_pins u_DDR3.u_pll_50_400.clkout2
Executing : get_pins u_DDR3.u_pll_50_400.clkout2 successfully.
Executing : get_clocks clk_in_50m
Executing : get_clocks clk_in_50m successfully.
Executing : create_generated_clock -name axi_clk0 -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout2] -master_clock [get_clocks clk_in_50m] -multiply_by 2
Executing : create_generated_clock -name axi_clk0 -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout2] -master_clock [get_clocks clk_in_50m] -multiply_by 2 successfully.
Executing : define_attribute i:u_DDR3.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_DDR3.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71 successfully.
E: UserConstraintEditor-0046: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 859)] | finish_flag is not port, attribute PAP_IO_DIRECTION must be set to port.
E: UserConstraintEditor-0046: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 860)] | finish_flag is not port, attribute PAP_IO_LOC must be set to port.
E: UserConstraintEditor-0046: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 861)] | finish_flag is not port, attribute PAP_IO_VCCIO must be set to port.
E: UserConstraintEditor-0046: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 862)] | finish_flag is not port, attribute PAP_IO_STANDARD must be set to port.
E: UserConstraintEditor-0046: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 863)] | finish_flag is not port, attribute PAP_IO_DRIVE must be set to port.
E: UserConstraintEditor-0046: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 864)] | finish_flag is not port, attribute PAP_IO_SLEW must be set to port.
E: UserConstraintEditor-0046: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 865)] | req_flag is not port, attribute PAP_IO_DIRECTION must be set to port.
E: UserConstraintEditor-0046: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 866)] | req_flag is not port, attribute PAP_IO_LOC must be set to port.
E: UserConstraintEditor-0046: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 867)] | req_flag is not port, attribute PAP_IO_VCCIO must be set to port.
E: UserConstraintEditor-0046: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 868)] | req_flag is not port, attribute PAP_IO_STANDARD must be set to port.
E: UserConstraintEditor-0046: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 869)] | req_flag is not port, attribute PAP_IO_DRIVE must be set to port.
E: UserConstraintEditor-0046: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 870)] | req_flag is not port, attribute PAP_IO_SLEW must be set to port.
E: UserConstraintEditor-0046: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 871)] | finish_flag is not port, attribute PAP_IO_PULLUP must be set to port.
E: UserConstraintEditor-0046: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 872)] | req_flag is not port, attribute PAP_IO_PULLUP must be set to port.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 576)] | Port RX has been placed at location A12, whose type is share pin.
C: ConstraintEditor-2006: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc] Port TX lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 632)] | Port cmos_db[0] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 639)] | Port cmos_db[1] has been placed at location D18, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 646)] | Port cmos_db[2] has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 660)] | Port cmos_db[4] has been placed at location E17, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 667)] | Port cmos_db[5] has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 674)] | Port cmos_db[6] has been placed at location G14, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 681)] | Port cmos_db[7] has been placed at location G13, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 688)] | Port cmos_href has been placed at location H14, whose type is share pin.
C: ConstraintEditor-2007: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc] Port spi0_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc] Port spi0_cs lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc(line number: 626)] | Port spi0_miso has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2007: [C:/Users/1/Desktop/jc/SD_Int_5_23/pnr/source/M1_SoC_TOP.fdc] Port spi0_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Constraint check end.
