\hypertarget{struct_gclk}{}\doxysection{Gclk Struct Reference}
\label{struct_gclk}\index{Gclk@{Gclk}}


GCLK hardware registers.  




{\ttfamily \#include $<$gclk.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_gclk_aea7e55fe882ea5f062f456ba7a19494a}\label{struct_gclk_aea7e55fe882ea5f062f456ba7a19494a}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_g_c_l_k___c_t_r_l___type}{GCLK\+\_\+\+CTRL\+\_\+\+Type}} {\bfseries CTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0 (R/W 8) Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_gclk_ab1d4efbb00f9e0d70b4c9408823661b9}\label{struct_gclk_ab1d4efbb00f9e0d70b4c9408823661b9}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_g_c_l_k___s_t_a_t_u_s___type}{GCLK\+\_\+\+STATUS\+\_\+\+Type}} {\bfseries STATUS}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1 (R/ 8) Status. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_gclk_a11c37bfc1e0afbd1e223ddcf680e83c3}\label{struct_gclk_a11c37bfc1e0afbd1e223ddcf680e83c3}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_g_c_l_k___c_l_k_c_t_r_l___type}{GCLK\+\_\+\+CLKCTRL\+\_\+\+Type}} {\bfseries CLKCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x2 (R/W 16) Generic Clock Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_gclk_a75d3c3004e8e8cfd954c5511dea59628}\label{struct_gclk_a75d3c3004e8e8cfd954c5511dea59628}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type}{GCLK\+\_\+\+GENCTRL\+\_\+\+Type}} {\bfseries GENCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x4 (R/W 32) Generic Clock Generator Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_gclk_a04bb17e3e75c7590a0f1a2a011f23475}\label{struct_gclk_a04bb17e3e75c7590a0f1a2a011f23475}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type}{GCLK\+\_\+\+GENDIV\+\_\+\+Type}} {\bfseries GENDIV}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x8 (R/W 32) Generic Clock Generator Division. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
GCLK hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2gclk_8h}{gclk.\+h}}\end{DoxyCompactItemize}
