-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

-- DATE "02/27/2024 23:39:31"

-- 
-- Device: Altera 10M50DAF484C6GES Package FBGA484
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Basic_FQ IS
    PORT (
	UART_TXD : OUT std_logic;
	Clock1 : IN std_logic;
	Tx : IN std_logic;
	To_Oscilator : IN std_logic;
	Btn : IN std_logic;
	rst : IN std_logic;
	DIN_RDY : OUT std_logic;
	DOUT_VLD : OUT std_logic;
	FRAME_ERROR : OUT std_logic;
	PARITY_ERROR : OUT std_logic;
	ReadBuff : IN std_logic
	);
END Basic_FQ;

-- Design Ports Information
-- UART_TXD	=>  Location: PIN_W18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DIN_RDY	=>  Location: PIN_AA21,	 I/O Standard: 1.5 V,	 Current Strength: Default
-- DOUT_VLD	=>  Location: PIN_T20,	 I/O Standard: 1.5 V,	 Current Strength: Default
-- FRAME_ERROR	=>  Location: PIN_U22,	 I/O Standard: 1.5 V,	 Current Strength: Default
-- PARITY_ERROR	=>  Location: PIN_U21,	 I/O Standard: 1.5 V,	 Current Strength: Default
-- ReadBuff	=>  Location: PIN_N21,	 I/O Standard: 1.5 V,	 Current Strength: Default
-- Clock1	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_M21,	 I/O Standard: 1.5 V,	 Current Strength: Default
-- Btn	=>  Location: PIN_L22,	 I/O Standard: 1.5 V,	 Current Strength: Default
-- Tx	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- To_Oscilator	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Basic_FQ IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_UART_TXD : std_logic;
SIGNAL ww_Clock1 : std_logic;
SIGNAL ww_Tx : std_logic;
SIGNAL ww_To_Oscilator : std_logic;
SIGNAL ww_Btn : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_DIN_RDY : std_logic;
SIGNAL ww_DOUT_VLD : std_logic;
SIGNAL ww_FRAME_ERROR : std_logic;
SIGNAL ww_PARITY_ERROR : std_logic;
SIGNAL ww_ReadBuff : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \To_Oscilator~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Clock1~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Tx~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|uart_tx_i|DIN_RDY~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ReadBuff~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \UART_TXD~output_o\ : std_logic;
SIGNAL \DIN_RDY~output_o\ : std_logic;
SIGNAL \DOUT_VLD~output_o\ : std_logic;
SIGNAL \FRAME_ERROR~output_o\ : std_logic;
SIGNAL \PARITY_ERROR~output_o\ : std_logic;
SIGNAL \Clock1~input_o\ : std_logic;
SIGNAL \Clock1~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst1|uart_tx_i|Selector4~0_combout\ : std_logic;
SIGNAL \To_Oscilator~input_o\ : std_logic;
SIGNAL \Tx~input_o\ : std_logic;
SIGNAL \inst~combout\ : std_logic;
SIGNAL \inst~clkctrl_outclk\ : std_logic;
SIGNAL \Btn~input_o\ : std_logic;
SIGNAL \inst16~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \inst1|uart_tx_i|DIN_RDY~combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[8]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~14_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~15_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[0]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a0~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~16_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[0]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[2]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~11_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[12]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[14]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[14]~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[16]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[13]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[17]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[15]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~11_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~16_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~14_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~15_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a0~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[4]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[7]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~11_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[11]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[17]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~11_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|int_wrfull~combout\ : std_logic;
SIGNAL \inst18~q\ : std_logic;
SIGNAL \inst1|uart_tx_i|Selector1~1_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_pstate.txsync~q\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_pstate.startbit~0_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_pstate.startbit~q\ : std_logic;
SIGNAL \inst1|uart_tx_i|Selector3~0_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_pstate.databits~q\ : std_logic;
SIGNAL \inst1|uart_tx_i|Selector4~1_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|Selector4~2_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_pstate.stopbit~q\ : std_logic;
SIGNAL \inst1|uart_tx_i|Selector0~0_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_pstate.idle~q\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|Add0~0_combout\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|clk_div_cnt~3_combout\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|Add0~1\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|Add0~2_combout\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|clk_div_cnt~1_combout\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|Add0~3\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|Add0~4_combout\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|Add0~5\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|Add0~6_combout\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|clk_div_cnt~2_combout\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|Add0~7\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|Add0~8_combout\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|clk_div_cnt~0_combout\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|Equal0~1_combout\ : std_logic;
SIGNAL \inst1|os_clk_divider_i|DIV_MARK~q\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~1_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_clk_divider_i|Add0~0_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~5_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~0_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~1_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_bit_count[0]~1_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_bit_count[1]~0_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_bit_count[2]~2_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|tx_bit_count[2]~3_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|_~2_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|_~0_combout\ : std_logic;
SIGNAL \To_Oscilator~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst3|count[0]~4_combout\ : std_logic;
SIGNAL \inst3|count[0]~feeder_combout\ : std_logic;
SIGNAL \inst3|count[1]~1_combout\ : std_logic;
SIGNAL \inst3|count[1]~feeder_combout\ : std_logic;
SIGNAL \inst3|count[2]~0_combout\ : std_logic;
SIGNAL \inst3|count[2]~feeder_combout\ : std_logic;
SIGNAL \inst3|count[3]~2_combout\ : std_logic;
SIGNAL \inst3|count[3]~3_combout\ : std_logic;
SIGNAL \inst3|count[3]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|_~1_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~29_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~31_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~51_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|_~3_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~54_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~53_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~52_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~55_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~57_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|Selector1~0_combout\ : std_logic;
SIGNAL \inst6|Q[2]~feeder_combout\ : std_logic;
SIGNAL \inst8|Q[6]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~17_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~19_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~29_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~30_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~32_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~31_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~33_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~35_combout\ : std_logic;
SIGNAL \inst6|Q[1]~feeder_combout\ : std_logic;
SIGNAL \inst8|Q[5]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~23_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~21_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~36_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~39_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~37_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~38_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~40_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~42_combout\ : std_logic;
SIGNAL \inst6|Q[0]~feeder_combout\ : std_logic;
SIGNAL \inst8|Q[4]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~47_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~48_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~49_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~45_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~44_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~46_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~27_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~25_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~43_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~50_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|Mux0~2_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|Mux0~3_combout\ : std_logic;
SIGNAL \Tx~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst2|count[0]~4_combout\ : std_logic;
SIGNAL \inst2|count[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|count[1]~1_combout\ : std_logic;
SIGNAL \inst2|count[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|count[2]~0_combout\ : std_logic;
SIGNAL \inst2|count[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|count[3]~2_combout\ : std_logic;
SIGNAL \inst2|count[3]~3_combout\ : std_logic;
SIGNAL \inst2|count[3]~feeder_combout\ : std_logic;
SIGNAL \inst17|Q[3]~feeder_combout\ : std_logic;
SIGNAL \inst8|Q[3]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~22_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~23_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~24_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~26_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~25_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~27_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~13_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~15_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~21_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~28_combout\ : std_logic;
SIGNAL \inst17|Q[2]~feeder_combout\ : std_logic;
SIGNAL \inst8|Q[2]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~1_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~3_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~0_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~1_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~2_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~3_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~4_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~6_combout\ : std_logic;
SIGNAL \inst17|Q[0]~feeder_combout\ : std_logic;
SIGNAL \inst8|Q[0]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~11_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~9_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~14_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~16_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~17_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~15_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~18_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~20_combout\ : std_logic;
SIGNAL \inst17|Q[1]~feeder_combout\ : std_logic;
SIGNAL \inst8|Q[1]~feeder_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~7_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~5_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~7_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~8_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~10_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73~portbdataout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~9_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~11_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12_combout\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~13_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|Mux0~0_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|Mux0~1_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|Mux1~0_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|Mux1~1_combout\ : std_logic;
SIGNAL \inst1|uart_tx_i|UART_TXD~q\ : std_logic;
SIGNAL \inst1|uart_rx_i|fsm_pstate.idle~0_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|fsm_pstate.idle~q\ : std_logic;
SIGNAL \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~5_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~1_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\ : std_logic;
SIGNAL \inst1|uart_rx_i|Selector1~0_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|fsm_pstate.startbit~q\ : std_logic;
SIGNAL \inst1|uart_rx_i|rx_bit_count[0]~0_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|rx_bit_count[1]~1_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|rx_bit_count[2]~2_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|rx_bit_count[2]~3_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|Selector3~0_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|Selector2~0_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|fsm_pstate.databits~q\ : std_logic;
SIGNAL \inst1|uart_rx_i|Selector3~1_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|fsm_pstate.stopbit~q\ : std_logic;
SIGNAL \inst1|uart_rx_i|Selector0~0_combout\ : std_logic;
SIGNAL \inst1|uart_rx_i|FRAME_ERROR~q\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|uart_rx_i|rx_bit_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|uart_tx_i|tx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst6|Q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|uart_tx_i|tx_bit_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|os_clk_divider_i|clk_div_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst17|Q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst3|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_Btn~input_o\ : std_logic;
SIGNAL \ALT_INV_rst~input_o\ : std_logic;
SIGNAL \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

UART_TXD <= ww_UART_TXD;
ww_Clock1 <= Clock1;
ww_Tx <= Tx;
ww_To_Oscilator <= To_Oscilator;
ww_Btn <= Btn;
ww_rst <= rst;
DIN_RDY <= ww_DIN_RDY;
DOUT_VLD <= ww_DOUT_VLD;
FRAME_ERROR <= ww_FRAME_ERROR;
PARITY_ERROR <= ww_PARITY_ERROR;
ww_ReadBuff <= ReadBuff;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTADATAIN_bus\(0) <= \inst8|Q\(2);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTADATAIN_bus\(0) <= \inst8|Q\(1);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTADATAIN_bus\(0) <= \inst8|Q\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTADATAIN_bus\(0) <= \inst8|Q\(3);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTADATAIN_bus\(0) <= \inst8|Q\(6);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTADATAIN_bus\(0) <= \inst8|Q\(5);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTADATAIN_bus\(0) <= \inst8|Q\(4);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTBDATAOUT_bus\(0);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTADATAIN_bus\(0) <= \inst8|Q\(7);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTAADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) & \inst15|dcfifo_component|auto_generated|wrptr_g\(11) & \inst15|dcfifo_component|auto_generated|wrptr_g\(10) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & \inst15|dcfifo_component|auto_generated|wrptr_g\(8) & \inst15|dcfifo_component|auto_generated|wrptr_g\(7) & \inst15|dcfifo_component|auto_generated|wrptr_g\(6) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(5) & \inst15|dcfifo_component|auto_generated|wrptr_g\(4) & \inst15|dcfifo_component|auto_generated|wrptr_g\(3) & \inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
\inst15|dcfifo_component|auto_generated|wrptr_g\(1) & \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTBADDR_bus\ <= (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111~portbdataout\ <= \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTBDATAOUT_bus\(0);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\To_Oscilator~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \To_Oscilator~input_o\);

\inst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst~combout\);

\Clock1~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Clock1~input_o\);

\Tx~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Tx~input_o\);

\inst1|uart_tx_i|DIN_RDY~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|uart_tx_i|DIN_RDY~combout\);
\ALT_INV_Btn~input_o\ <= NOT \Btn~input_o\;
\ALT_INV_rst~input_o\ <= NOT \rst~input_o\;
\inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\ <= NOT \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X44_Y47_N20
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X62_Y0_N9
\UART_TXD~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|uart_tx_i|UART_TXD~q\,
	devoe => ww_devoe,
	o => \UART_TXD~output_o\);

-- Location: IOOBUF_X78_Y3_N9
\DIN_RDY~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|uart_tx_i|DIN_RDY~combout\,
	devoe => ww_devoe,
	o => \DIN_RDY~output_o\);

-- Location: IOOBUF_X78_Y20_N9
\DOUT_VLD~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DOUT_VLD~output_o\);

-- Location: IOOBUF_X78_Y21_N16
\FRAME_ERROR~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|uart_rx_i|FRAME_ERROR~q\,
	devoe => ww_devoe,
	o => \FRAME_ERROR~output_o\);

-- Location: IOOBUF_X78_Y21_N23
\PARITY_ERROR~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \PARITY_ERROR~output_o\);

-- Location: IOIBUF_X0_Y18_N22
\Clock1~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Clock1,
	o => \Clock1~input_o\);

-- Location: CLKCTRL_G4
\Clock1~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Clock1~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Clock1~inputclkctrl_outclk\);

-- Location: LCCOMB_X51_Y18_N8
\inst1|uart_tx_i|Selector4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|Selector4~0_combout\ = (\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\ & (\inst1|uart_tx_i|tx_bit_count\(1) & (\inst1|uart_tx_i|tx_bit_count\(2) & \inst1|uart_tx_i|tx_bit_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\,
	datab => \inst1|uart_tx_i|tx_bit_count\(1),
	datac => \inst1|uart_tx_i|tx_bit_count\(2),
	datad => \inst1|uart_tx_i|tx_bit_count\(0),
	combout => \inst1|uart_tx_i|Selector4~0_combout\);

-- Location: IOIBUF_X0_Y23_N22
\To_Oscilator~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_To_Oscilator,
	o => \To_Oscilator~input_o\);

-- Location: IOIBUF_X0_Y18_N15
\Tx~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Tx,
	o => \Tx~input_o\);

-- Location: LCCOMB_X51_Y22_N30
inst : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst~combout\ = LCELL((\To_Oscilator~input_o\ & \Tx~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \To_Oscilator~input_o\,
	datad => \Tx~input_o\,
	combout => \inst~combout\);

-- Location: CLKCTRL_G15
\inst~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst~clkctrl_outclk\);

-- Location: IOIBUF_X78_Y25_N15
\Btn~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Btn,
	o => \Btn~input_o\);

-- Location: FF_X51_Y22_N1
inst16 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	asdata => \inst~combout\,
	sload => VCC,
	ena => \ALT_INV_Btn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16~q\);

-- Location: LCCOMB_X54_Y22_N10
\inst15|dcfifo_component|auto_generated|wrptr_g[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\);

-- Location: IOIBUF_X78_Y25_N22
\rst~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: FF_X54_Y22_N11
\inst15|dcfifo_component|auto_generated|wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(8));

-- Location: LCCOMB_X51_Y18_N20
\inst1|uart_tx_i|DIN_RDY\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|DIN_RDY~combout\ = LCELL((\inst1|uart_tx_i|tx_pstate.stopbit~q\) # (!\inst1|uart_tx_i|tx_pstate.idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|uart_tx_i|tx_pstate.idle~q\,
	datad => \inst1|uart_tx_i|tx_pstate.stopbit~q\,
	combout => \inst1|uart_tx_i|DIN_RDY~combout\);

-- Location: CLKCTRL_G16
\inst1|uart_tx_i|DIN_RDY~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|uart_tx_i|DIN_RDY~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\);

-- Location: LCCOMB_X56_Y23_N26
\inst15|dcfifo_component|auto_generated|rdptr_g[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\);

-- Location: FF_X56_Y23_N27
\inst15|dcfifo_component|auto_generated|rdptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X54_Y23_N24
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(8),
	combout => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\);

-- Location: FF_X54_Y23_N25
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCCOMB_X55_Y23_N24
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8]~feeder_combout\);

-- Location: FF_X55_Y23_N25
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(8));

-- Location: LCCOMB_X55_Y23_N4
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[8]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(8),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[8]~feeder_combout\);

-- Location: FF_X55_Y23_N5
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[8]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(8));

-- Location: LCCOMB_X54_Y22_N24
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\ $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\ & \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~0_combout\);

-- Location: FF_X54_Y22_N25
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\);

-- Location: LCCOMB_X54_Y22_N30
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~14_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\ $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\ $ 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q\ $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~14_combout\);

-- Location: FF_X54_Y22_N31
\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~14_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(1));

-- Location: LCCOMB_X51_Y22_N18
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout\ & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\ & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: LCCOMB_X57_Y22_N10
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\ $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\ & 
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~0_combout\);

-- Location: FF_X57_Y22_N11
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\);

-- Location: LCCOMB_X57_Y22_N20
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q\ $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\ & \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~0_combout\);

-- Location: FF_X57_Y22_N21
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q\);

-- Location: LCCOMB_X51_Y22_N26
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\ & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X55_Y22_N20
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q\ $ (((!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\ & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\ & \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~0_combout\);

-- Location: FF_X55_Y22_N21
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q\);

-- Location: LCCOMB_X51_Y22_N14
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ = (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\ & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\ & \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\);

-- Location: LCCOMB_X51_Y22_N16
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~0_combout\);

-- Location: FF_X51_Y22_N17
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\);

-- Location: LCCOMB_X51_Y22_N20
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q\ $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ & 
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~0_combout\);

-- Location: FF_X51_Y22_N21
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q\);

-- Location: LCCOMB_X50_Y22_N0
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\ $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q\ $ 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q\ $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout\);

-- Location: FF_X50_Y22_N1
\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(3));

-- Location: LCCOMB_X56_Y22_N30
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\ $ (((!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q\ & \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\,
	datad => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~0_combout\);

-- Location: FF_X56_Y22_N31
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\);

-- Location: LCCOMB_X57_Y22_N24
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~15_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\ $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\ $ 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\ $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~15_combout\);

-- Location: LCCOMB_X58_Y22_N20
\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[0]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~15_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[0]~feeder_combout\);

-- Location: FF_X58_Y22_N21
\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(0));

-- Location: LCCOMB_X57_Y22_N30
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\ $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\ $ 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\ $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout\);

-- Location: FF_X57_Y22_N31
\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(2));

-- Location: LCCOMB_X57_Y22_N4
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(1) $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(3) $ 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(0) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(1),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(3),
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(0),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(2),
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout\);

-- Location: FF_X57_Y22_N5
\inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a0~q\);

-- Location: LCCOMB_X51_Y22_N28
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q\ $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q\ & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~0_combout\);

-- Location: FF_X51_Y22_N29
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q\);

-- Location: LCCOMB_X56_Y22_N26
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~16_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q\ $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~16_combout\);

-- Location: FF_X56_Y22_N27
\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~16_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(4));

-- Location: LCCOMB_X56_Y22_N2
\inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a\(4),
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~feeder_combout\);

-- Location: FF_X56_Y22_N3
\inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~q\);

-- Location: LCCOMB_X56_Y22_N24
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a0~q\ $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a0~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\);

-- Location: FF_X56_Y22_N25
\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q\);

-- Location: LCCOMB_X56_Y22_N14
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\ $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\);

-- Location: FF_X56_Y22_N15
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\);

-- Location: LCCOMB_X56_Y22_N22
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = (\inst16~q\ & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q\ & ((!\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\) # 
-- (!\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: LCCOMB_X57_Y22_N18
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\ $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\ & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\ & \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~0_combout\);

-- Location: FF_X57_Y22_N19
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\);

-- Location: LCCOMB_X56_Y22_N28
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\ $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ & 
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~0_combout\);

-- Location: FF_X56_Y22_N29
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\);

-- Location: LCCOMB_X57_Y22_N22
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ = (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\ & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\ & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\ & \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\);

-- Location: LCCOMB_X58_Y22_N0
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\ $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\ & \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~0_combout\);

-- Location: FF_X58_Y22_N1
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\);

-- Location: LCCOMB_X54_Y22_N28
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\ $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\ & 
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~0_combout\);

-- Location: FF_X54_Y22_N29
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\);

-- Location: LCCOMB_X54_Y22_N16
\inst15|dcfifo_component|auto_generated|wrptr_g[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\);

-- Location: FF_X54_Y22_N17
\inst15|dcfifo_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(6));

-- Location: LCCOMB_X49_Y23_N18
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\);

-- Location: FF_X49_Y23_N19
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCCOMB_X49_Y23_N24
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout\);

-- Location: FF_X49_Y23_N25
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(6));

-- Location: FF_X52_Y22_N23
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(6),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(6));

-- Location: LCCOMB_X55_Y23_N6
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ = (\inst15|dcfifo_component|auto_generated|rdptr_g\(8) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(8) & 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g\(6) $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(6))))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(8) & (\inst15|dcfifo_component|auto_generated|rdptr_g\(6) $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g\(6),
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(8),
	datad => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(6),
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X55_Y21_N30
\inst15|dcfifo_component|auto_generated|rdptr_g[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\);

-- Location: FF_X55_Y21_N31
\inst15|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X57_Y22_N28
\inst15|dcfifo_component|auto_generated|wrptr_g[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X57_Y22_N29
\inst15|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: LCCOMB_X54_Y21_N18
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(0),
	combout => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\);

-- Location: FF_X54_Y21_N19
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X55_Y21_N10
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout\);

-- Location: FF_X55_Y21_N11
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(0));

-- Location: LCCOMB_X55_Y21_N20
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[0]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(0),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[0]~feeder_combout\);

-- Location: FF_X55_Y21_N21
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[0]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(0));

-- Location: FF_X57_Y22_N25
\inst15|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: LCCOMB_X54_Y21_N24
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(3),
	combout => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\);

-- Location: FF_X54_Y21_N25
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCCOMB_X55_Y21_N24
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout\);

-- Location: FF_X55_Y21_N25
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(3));

-- Location: LCCOMB_X55_Y21_N8
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(3),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder_combout\);

-- Location: FF_X55_Y21_N9
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(3));

-- Location: LCCOMB_X55_Y21_N16
\inst15|dcfifo_component|auto_generated|rdptr_g[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X55_Y21_N17
\inst15|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X55_Y21_N22
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout\ = (\inst15|dcfifo_component|auto_generated|rdptr_g\(3) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(3) & 
-- (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(0) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g\(0))))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(3) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(0) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(0),
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(3),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout\);

-- Location: LCCOMB_X55_Y23_N12
\inst15|dcfifo_component|auto_generated|rdptr_g[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\);

-- Location: FF_X55_Y23_N13
\inst15|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X57_Y22_N26
\inst15|dcfifo_component|auto_generated|wrptr_g[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\);

-- Location: FF_X57_Y22_N27
\inst15|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: LCCOMB_X54_Y21_N14
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(2),
	combout => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: FF_X54_Y21_N15
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X55_Y21_N4
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout\);

-- Location: FF_X55_Y21_N5
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(2));

-- Location: LCCOMB_X55_Y23_N0
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[2]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(2),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[2]~feeder_combout\);

-- Location: FF_X55_Y23_N1
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[2]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(2));

-- Location: LCCOMB_X58_Y22_N14
\inst15|dcfifo_component|auto_generated|wrptr_g[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\);

-- Location: FF_X58_Y22_N15
\inst15|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: FF_X54_Y23_N15
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|wrptr_g\(5),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X55_Y23_N22
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout\);

-- Location: FF_X55_Y23_N23
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(5));

-- Location: LCCOMB_X55_Y23_N26
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(5),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5]~feeder_combout\);

-- Location: FF_X55_Y23_N27
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(5));

-- Location: LCCOMB_X55_Y23_N18
\inst15|dcfifo_component|auto_generated|rdptr_g[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\);

-- Location: FF_X55_Y23_N19
\inst15|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X55_Y23_N8
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\ = (\inst15|dcfifo_component|auto_generated|rdptr_g\(2) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(2) & 
-- (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(5) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g\(5))))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(2) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(5) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(2),
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(5),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\);

-- Location: FF_X54_Y22_N5
\inst15|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: FF_X54_Y22_N23
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|wrptr_g\(4),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X55_Y21_N12
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder_combout\);

-- Location: FF_X55_Y21_N13
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(4));

-- Location: LCCOMB_X55_Y21_N6
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(4),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4]~feeder_combout\);

-- Location: FF_X55_Y21_N7
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(4));

-- Location: LCCOMB_X54_Y22_N8
\inst15|dcfifo_component|auto_generated|wrptr_g[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\);

-- Location: FF_X54_Y22_N9
\inst15|dcfifo_component|auto_generated|wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(7));

-- Location: LCCOMB_X54_Y21_N20
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(7),
	combout => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\);

-- Location: FF_X54_Y21_N21
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCCOMB_X55_Y21_N26
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7]~feeder_combout\);

-- Location: FF_X55_Y21_N27
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(7));

-- Location: FF_X55_Y21_N3
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(7),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(7));

-- Location: LCCOMB_X55_Y21_N14
\inst15|dcfifo_component|auto_generated|rdptr_g[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\);

-- Location: FF_X55_Y21_N15
\inst15|dcfifo_component|auto_generated|rdptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCCOMB_X55_Y21_N28
\inst15|dcfifo_component|auto_generated|rdptr_g[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\);

-- Location: FF_X55_Y21_N29
\inst15|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X55_Y21_N18
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ = (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(4) & (\inst15|dcfifo_component|auto_generated|rdptr_g\(4) & 
-- (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(7) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g\(7))))) # (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(4) & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g\(4) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(7) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(4),
	datab => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(7),
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g\(7),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: LCCOMB_X55_Y23_N30
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout\ = (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout\ & (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\ & 
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\,
	datab => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout\,
	datac => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\,
	datad => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout\);

-- Location: FF_X56_Y22_N1
\inst15|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: FF_X51_Y22_N3
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|wrptr_g\(1),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: FF_X52_Y22_N15
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(1));

-- Location: FF_X52_Y22_N19
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(1),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(1));

-- Location: LCCOMB_X52_Y22_N22
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(8) & 
-- (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(6) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\)))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(8) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(6) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datab => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(8),
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(6),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X55_Y23_N10
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ = (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(5) & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
-- (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(2) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\)))) # (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(5) & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(2) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(5),
	datab => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(2),
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X55_Y21_N0
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(3) & 
-- (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(0) $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\)))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(3) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(0) $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datab => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(0),
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(3),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X55_Y21_N2
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(4) & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(7))))) # (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(4) & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(4),
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(7),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X52_Y22_N10
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ & (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ & 
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\,
	datab => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\,
	datac => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datad => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X52_Y22_N18
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout\ = (\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(1))))) # (!\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (((!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datab => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(1),
	datad => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout\);

-- Location: LCCOMB_X52_Y22_N2
\inst15|dcfifo_component|auto_generated|rdptr_g[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\);

-- Location: FF_X52_Y22_N3
\inst15|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X52_Y22_N6
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~11_combout\ = (\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & (((!\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & ((\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout\ $ (!\inst15|dcfifo_component|auto_generated|rdptr_g\(1))) # 
-- (!\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout\,
	datab => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout\,
	datac => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~11_combout\);

-- Location: FF_X52_Y22_N7
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~11_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\);

-- Location: LCCOMB_X56_Y21_N12
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCCOMB_X56_Y21_N14
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\);

-- Location: FF_X56_Y21_N15
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\);

-- Location: LCCOMB_X56_Y21_N0
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\);

-- Location: FF_X56_Y21_N1
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\);

-- Location: LCCOMB_X52_Y22_N12
\inst15|dcfifo_component|auto_generated|rdptr_g[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\);

-- Location: FF_X52_Y22_N13
\inst15|dcfifo_component|auto_generated|rdptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(10));

-- Location: LCCOMB_X54_Y21_N22
\inst15|dcfifo_component|auto_generated|rdptr_g[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\);

-- Location: FF_X54_Y21_N23
\inst15|dcfifo_component|auto_generated|rdptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X57_Y22_N2
\inst15|dcfifo_component|auto_generated|wrptr_g[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\);

-- Location: FF_X57_Y22_N3
\inst15|dcfifo_component|auto_generated|wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(9));

-- Location: LCCOMB_X52_Y21_N10
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\);

-- Location: FF_X52_Y21_N11
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCCOMB_X52_Y21_N2
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9]~feeder_combout\);

-- Location: FF_X52_Y21_N3
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(9));

-- Location: LCCOMB_X52_Y21_N18
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(9),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9]~feeder_combout\);

-- Location: FF_X52_Y21_N19
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(9));

-- Location: LCCOMB_X57_Y22_N16
\inst15|dcfifo_component|auto_generated|wrptr_g[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout\);

-- Location: FF_X57_Y22_N17
\inst15|dcfifo_component|auto_generated|wrptr_g[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(12));

-- Location: LCCOMB_X52_Y21_N12
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(12),
	combout => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder_combout\);

-- Location: FF_X52_Y21_N13
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(12));

-- Location: LCCOMB_X52_Y21_N20
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(12),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12]~feeder_combout\);

-- Location: FF_X52_Y21_N21
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(12));

-- Location: LCCOMB_X52_Y21_N4
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[12]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(12),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[12]~feeder_combout\);

-- Location: FF_X52_Y21_N5
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[12]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(12));

-- Location: LCCOMB_X56_Y21_N6
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\);

-- Location: LCCOMB_X57_Y21_N20
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout\);

-- Location: FF_X57_Y21_N21
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\);

-- Location: LCCOMB_X54_Y21_N16
\inst15|dcfifo_component|auto_generated|rdptr_g[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout\);

-- Location: FF_X54_Y21_N17
\inst15|dcfifo_component|auto_generated|rdptr_g[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(12));

-- Location: LCCOMB_X52_Y21_N22
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout\ = (\inst15|dcfifo_component|auto_generated|rdptr_g\(9) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(9) & 
-- (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(12) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g\(12))))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g\(9) & 
-- (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(9) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(12) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g\(9),
	datab => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(9),
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(12),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(12),
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout\);

-- Location: LCCOMB_X56_Y22_N6
\inst15|dcfifo_component|auto_generated|wrptr_g[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout\);

-- Location: FF_X56_Y22_N7
\inst15|dcfifo_component|auto_generated|wrptr_g[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(11));

-- Location: LCCOMB_X49_Y22_N24
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(11),
	combout => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout\);

-- Location: FF_X49_Y22_N25
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(11));

-- Location: LCCOMB_X49_Y22_N28
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(11),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11]~feeder_combout\);

-- Location: FF_X49_Y22_N29
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(11));

-- Location: FF_X52_Y22_N31
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(11),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(11));

-- Location: LCCOMB_X52_Y22_N4
\inst15|dcfifo_component|auto_generated|rdptr_g[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[14]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[14]~feeder_combout\);

-- Location: FF_X52_Y22_N5
\inst15|dcfifo_component|auto_generated|rdptr_g[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(14));

-- Location: FF_X50_Y22_N17
\inst15|dcfifo_component|auto_generated|wrptr_g[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(14));

-- Location: LCCOMB_X49_Y22_N10
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	combout => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder_combout\);

-- Location: FF_X49_Y22_N11
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(14));

-- Location: LCCOMB_X49_Y22_N14
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(14),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14]~feeder_combout\);

-- Location: FF_X49_Y22_N15
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(14));

-- Location: FF_X52_Y22_N17
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(14),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(14));

-- Location: LCCOMB_X54_Y21_N8
\inst15|dcfifo_component|auto_generated|rdptr_g[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout\);

-- Location: FF_X54_Y21_N9
\inst15|dcfifo_component|auto_generated|rdptr_g[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(11));

-- Location: LCCOMB_X52_Y22_N16
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout\ = (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(11) & (\inst15|dcfifo_component|auto_generated|rdptr_g\(11) & 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g\(14) $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(14))))) # (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(11) & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g\(11) & (\inst15|dcfifo_component|auto_generated|rdptr_g\(14) $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(11),
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g\(14),
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(14),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(11),
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout\);

-- Location: FF_X50_Y22_N19
\inst15|dcfifo_component|auto_generated|wrptr_g[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(16));

-- Location: FF_X50_Y22_N21
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|wrptr_g\(16),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(16));

-- Location: LCCOMB_X57_Y21_N24
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(16),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16]~feeder_combout\);

-- Location: FF_X57_Y21_N25
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(16));

-- Location: FF_X56_Y21_N17
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(16),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(16));

-- Location: LCCOMB_X57_Y21_N22
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\ $ (((!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0_combout\);

-- Location: FF_X57_Y21_N23
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\);

-- Location: LCCOMB_X56_Y21_N20
\inst15|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[14]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[14]~0_combout\ = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[14]~0_combout\);

-- Location: LCCOMB_X56_Y21_N30
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q\ $ (((!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\ & 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[14]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[14]~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~0_combout\);

-- Location: FF_X56_Y21_N31
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q\);

-- Location: LCCOMB_X57_Y21_N8
\inst15|dcfifo_component|auto_generated|rdptr_g[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[16]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[16]~feeder_combout\);

-- Location: FF_X57_Y21_N9
\inst15|dcfifo_component|auto_generated|rdptr_g[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(16));

-- Location: FF_X50_Y22_N15
\inst15|dcfifo_component|auto_generated|wrptr_g[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(13));

-- Location: LCCOMB_X49_Y22_N0
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(13),
	combout => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder_combout\);

-- Location: FF_X49_Y22_N1
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(13));

-- Location: LCCOMB_X49_Y22_N16
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(13),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13]~feeder_combout\);

-- Location: FF_X49_Y22_N17
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(13));

-- Location: FF_X57_Y21_N1
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(13),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(13));

-- Location: LCCOMB_X57_Y21_N6
\inst15|dcfifo_component|auto_generated|rdptr_g[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[13]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[13]~feeder_combout\);

-- Location: FF_X57_Y21_N7
\inst15|dcfifo_component|auto_generated|rdptr_g[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(13));

-- Location: LCCOMB_X57_Y21_N0
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ = (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(16) & (\inst15|dcfifo_component|auto_generated|rdptr_g\(16) & 
-- (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(13) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g\(13))))) # (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(16) & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g\(16) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(13) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(16),
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g\(16),
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(13),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(13),
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\);

-- Location: LCCOMB_X56_Y21_N22
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q\ $ (((!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[14]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[14]~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~0_combout\);

-- Location: FF_X56_Y21_N23
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q\);

-- Location: LCCOMB_X54_Y21_N2
\inst15|dcfifo_component|auto_generated|rdptr_g[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[17]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[17]~feeder_combout\);

-- Location: FF_X54_Y21_N3
\inst15|dcfifo_component|auto_generated|rdptr_g[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(17));

-- Location: FF_X50_Y22_N29
\inst15|dcfifo_component|auto_generated|wrptr_g[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(17));

-- Location: LCCOMB_X49_Y22_N22
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(17),
	combout => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17]~feeder_combout\);

-- Location: FF_X49_Y22_N23
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(17));

-- Location: LCCOMB_X49_Y22_N2
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(17),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17]~feeder_combout\);

-- Location: FF_X49_Y22_N3
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(17));

-- Location: FF_X52_Y22_N27
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(17),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(17));

-- Location: FF_X50_Y22_N5
\inst15|dcfifo_component|auto_generated|wrptr_g[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(15));

-- Location: FF_X55_Y22_N31
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(15));

-- Location: LCCOMB_X55_Y22_N4
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(15),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15]~feeder_combout\);

-- Location: FF_X55_Y22_N5
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(15));

-- Location: FF_X52_Y22_N29
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(15),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(15));

-- Location: LCCOMB_X54_Y21_N0
\inst15|dcfifo_component|auto_generated|rdptr_g[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[15]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[15]~feeder_combout\);

-- Location: FF_X54_Y21_N1
\inst15|dcfifo_component|auto_generated|rdptr_g[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(15));

-- Location: LCCOMB_X52_Y22_N28
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ = (\inst15|dcfifo_component|auto_generated|rdptr_g\(17) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(17) & 
-- (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(15) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g\(15))))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g\(17) & 
-- (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(17) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(15) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g\(17),
	datab => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(17),
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(15),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(15),
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X52_Y22_N8
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout\ = (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout\ & (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ & 
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout\,
	datab => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout\,
	datac => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\,
	datad => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout\);

-- Location: LCCOMB_X54_Y22_N26
\inst15|dcfifo_component|auto_generated|wrptr_g[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\);

-- Location: FF_X54_Y22_N27
\inst15|dcfifo_component|auto_generated|wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g\(10));

-- Location: LCCOMB_X54_Y22_N2
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(10),
	combout => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\);

-- Location: FF_X54_Y22_N3
\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(10));

-- Location: LCCOMB_X55_Y22_N12
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	combout => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10]~feeder_combout\);

-- Location: FF_X55_Y22_N13
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(10));

-- Location: FF_X52_Y22_N1
\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a\(10),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(10));

-- Location: LCCOMB_X52_Y22_N26
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ = (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(15) & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\ & 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q\ $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(17))))) # (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(15) & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\ & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q\ $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(15),
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q\,
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(17),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X52_Y21_N0
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ = (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(9) & 
-- (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(12) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\)))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(9) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(12) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	datab => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(9),
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(12),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X56_Y21_N16
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ = (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q\ & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(16) & 
-- (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(13) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\)))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(16) & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(13) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q\,
	datab => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(13),
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(16),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X52_Y22_N30
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ = (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(14) & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\ & 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(11))))) # (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(14) & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\ & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(14),
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\,
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(11),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X52_Y22_N20
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ = (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ & (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ & 
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\,
	datab => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\,
	datac => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\,
	datad => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X52_Y22_N0
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10_combout\ = (\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(10))))) # (!\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (((!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	datab => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a\(10),
	datad => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10_combout\);

-- Location: LCCOMB_X52_Y22_N24
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~11_combout\ = (\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & (((!\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10_combout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & ((\inst15|dcfifo_component|auto_generated|rdptr_g\(10) $ (!\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10_combout\)) # 
-- (!\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g\(10),
	datab => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout\,
	datad => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~11_combout\);

-- Location: FF_X52_Y22_N25
\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~11_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\);

-- Location: LCCOMB_X52_Y22_N14
\inst15|dcfifo_component|auto_generated|valid_rdreq~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\inst18~q\ & ((\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\) # (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	datab => \inst18~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	combout => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: LCCOMB_X56_Y23_N18
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & 
-- (\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datac => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X56_Y21_N26
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\);

-- Location: FF_X56_Y21_N27
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\);

-- Location: LCCOMB_X56_Y21_N28
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X56_Y21_N10
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & 
-- (\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	datac => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X56_Y21_N8
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\);

-- Location: FF_X56_Y21_N9
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\);

-- Location: LCCOMB_X56_Y23_N6
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & !\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCCOMB_X56_Y23_N20
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\);

-- Location: FF_X56_Y23_N21
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\);

-- Location: LCCOMB_X57_Y21_N28
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: LCCOMB_X57_Y21_N10
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout\);

-- Location: FF_X57_Y21_N11
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\);

-- Location: LCCOMB_X56_Y21_N18
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\);

-- Location: LCCOMB_X56_Y21_N2
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\ $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~0_combout\);

-- Location: FF_X56_Y21_N3
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\);

-- Location: LCCOMB_X56_Y21_N24
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\ $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\ & 
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[14]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[14]~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~0_combout\);

-- Location: FF_X56_Y21_N25
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\);

-- Location: LCCOMB_X57_Y21_N12
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\ $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\ $ 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\ $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout\);

-- Location: FF_X57_Y21_N13
\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(3));

-- Location: LCCOMB_X56_Y23_N10
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~16_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ $ 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~16_combout\);

-- Location: FF_X56_Y23_N11
\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~16_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0));

-- Location: LCCOMB_X57_Y21_N26
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~14_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~14_combout\);

-- Location: FF_X57_Y21_N27
\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~14_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2));

-- Location: LCCOMB_X56_Y23_N12
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~15_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ $ 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~15_combout\);

-- Location: FF_X56_Y23_N13
\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~15_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1));

-- Location: LCCOMB_X57_Y21_N14
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(3) $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0) $ 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2) $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(3),
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0),
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2),
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1),
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout\);

-- Location: FF_X57_Y21_N15
\inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a0~q\);

-- Location: LCCOMB_X57_Y21_N2
\inst15|dcfifo_component|auto_generated|ram_address_b[16]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ram_address_b\(16) = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q\ $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q\,
	combout => \inst15|dcfifo_component|auto_generated|ram_address_b\(16));

-- Location: FF_X57_Y21_N3
\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ram_address_b\(16),
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(4));

-- Location: LCCOMB_X57_Y21_N16
\inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(4),
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1~feeder_combout\);

-- Location: FF_X57_Y21_N17
\inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1~q\);

-- Location: LCCOMB_X57_Y21_N18
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a0~q\ $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a0~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\);

-- Location: FF_X57_Y21_N19
\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\);

-- Location: LCCOMB_X56_Y23_N24
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: FF_X56_Y23_N25
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\);

-- Location: LCCOMB_X56_Y21_N4
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (((!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & 
-- (\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & !\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datab => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\);

-- Location: FF_X56_Y21_N5
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\);

-- Location: LCCOMB_X56_Y23_N8
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & (\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & !\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	datab => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X56_Y23_N22
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\);

-- Location: FF_X56_Y23_N23
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\);

-- Location: LCCOMB_X56_Y23_N0
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (((!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\);

-- Location: FF_X56_Y23_N1
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\);

-- Location: LCCOMB_X56_Y23_N28
\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X56_Y23_N30
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\);

-- Location: FF_X56_Y23_N31
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\);

-- Location: LCCOMB_X57_Y21_N4
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\);

-- Location: FF_X57_Y21_N5
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\);

-- Location: LCCOMB_X55_Y23_N28
\inst15|dcfifo_component|auto_generated|rdptr_g[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\);

-- Location: FF_X55_Y23_N29
\inst15|dcfifo_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X58_Y22_N8
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder_combout\);

-- Location: FF_X58_Y22_N9
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(6));

-- Location: FF_X58_Y22_N25
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(6),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(6));

-- Location: LCCOMB_X58_Y22_N30
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8]~feeder_combout\);

-- Location: FF_X58_Y22_N31
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(8));

-- Location: FF_X58_Y22_N13
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(8),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(8));

-- Location: LCCOMB_X58_Y22_N12
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g\(8) & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(8) & 
-- (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(6) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g\(6))))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g\(8) & 
-- (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(8) & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(6) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(8),
	datab => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(6),
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(8),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X54_Y21_N26
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout\);

-- Location: FF_X54_Y21_N27
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(4));

-- Location: LCCOMB_X54_Y22_N6
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[4]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(4),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[4]~feeder_combout\);

-- Location: FF_X54_Y22_N7
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[4]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(4));

-- Location: LCCOMB_X55_Y22_N22
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7]~feeder_combout\);

-- Location: FF_X55_Y22_N23
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(7));

-- Location: LCCOMB_X54_Y22_N18
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[7]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(7),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[7]~feeder_combout\);

-- Location: FF_X54_Y22_N19
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[7]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(7));

-- Location: LCCOMB_X54_Y22_N22
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ = (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(4) & (\inst15|dcfifo_component|auto_generated|wrptr_g\(4) & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g\(7) $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(7))))) # (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(4) & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g\(4) & (\inst15|dcfifo_component|auto_generated|wrptr_g\(7) $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(4),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(7),
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(4),
	datad => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(7),
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: LCCOMB_X55_Y22_N18
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder_combout\);

-- Location: FF_X55_Y22_N19
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(0));

-- Location: FF_X58_Y22_N3
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(0),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(0));

-- Location: LCCOMB_X58_Y22_N26
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder_combout\);

-- Location: FF_X58_Y22_N27
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(3));

-- Location: FF_X58_Y22_N19
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(3),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(3));

-- Location: LCCOMB_X58_Y22_N18
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g\(3) & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(3) & 
-- (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(0) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g\(0))))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g\(3) & 
-- (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(3) & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(0) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(3),
	datab => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(0),
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(3),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(0),
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout\);

-- Location: LCCOMB_X57_Y22_N8
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout\);

-- Location: FF_X57_Y22_N9
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(2));

-- Location: FF_X58_Y22_N7
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(2),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(2));

-- Location: LCCOMB_X58_Y22_N22
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout\);

-- Location: FF_X58_Y22_N23
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(5));

-- Location: FF_X58_Y22_N11
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(5),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(5));

-- Location: LCCOMB_X58_Y22_N6
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g\(2) & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(2) & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g\(5) $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(5))))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g\(2) & 
-- (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(2) & (\inst15|dcfifo_component|auto_generated|wrptr_g\(5) $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(2),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(5),
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(2),
	datad => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(5),
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\);

-- Location: LCCOMB_X58_Y22_N4
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout\ = (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout\ & 
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\,
	datab => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\,
	datac => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout\,
	datad => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout\);

-- Location: LCCOMB_X55_Y22_N6
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout\);

-- Location: FF_X55_Y22_N7
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(1));

-- Location: FF_X58_Y22_N17
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(1),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(1));

-- Location: LCCOMB_X54_Y22_N4
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\ & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(7) & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q\ $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(4))))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(7) & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q\ $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\,
	datab => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(7),
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q\,
	datad => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(4),
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X58_Y22_N2
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\ & (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(0) & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\ $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(3))))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\ & 
-- (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(0) & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\ $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\,
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(0),
	datad => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(3),
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X58_Y22_N10
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ = (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(2) & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\ & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\ $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(5))))) # (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(2) & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\ & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\ $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(2),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\,
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(5),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X58_Y22_N24
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\ & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(6) & 
-- (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(8) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\)))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(6) & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(8) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\,
	datab => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(8),
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(6),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X58_Y22_N28
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ & 
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\,
	datab => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datac => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\,
	datad => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X58_Y22_N16
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout\ = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\ $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(1))))) # (!\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (((!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\,
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(1),
	datad => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout\);

-- Location: LCCOMB_X51_Y22_N10
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~11_combout\ = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (((\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout\)))) 
-- # (!\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout\ & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout\ $ 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout\,
	datab => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(1),
	datad => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~11_combout\);

-- Location: FF_X51_Y22_N11
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~11_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\);

-- Location: LCCOMB_X51_Y22_N2
\inst15|dcfifo_component|auto_generated|valid_wrreq~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\inst16~q\ & ((!\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\) # (!\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\,
	combout => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X56_Y22_N0
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\ & \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: LCCOMB_X54_Y22_N14
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q\ $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\ & \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~0_combout\);

-- Location: FF_X54_Y22_N15
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q\);

-- Location: LCCOMB_X56_Y22_N12
\inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\ = (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\ & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\ & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\ & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\);

-- Location: LCCOMB_X51_Y22_N24
\inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout\ = (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q\ & (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\ & \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q\,
	datab => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout\);

-- Location: LCCOMB_X54_Y22_N12
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout\ & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\ & \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: LCCOMB_X54_Y22_N0
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\ $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~0_combout\);

-- Location: FF_X54_Y22_N1
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\);

-- Location: LCCOMB_X57_Y22_N6
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ = (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\ & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q\ & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\);

-- Location: LCCOMB_X57_Y22_N0
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~0_combout\);

-- Location: FF_X57_Y22_N1
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\);

-- Location: LCCOMB_X55_Y22_N0
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\ $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\ & 
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~0_combout\);

-- Location: FF_X55_Y22_N1
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\);

-- Location: LCCOMB_X51_Y22_N12
\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\ & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\ & \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LCCOMB_X51_Y22_N8
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~0_combout\ = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q\ $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q\ & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~0_combout\);

-- Location: FF_X51_Y22_N9
\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~0_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q\);

-- Location: LCCOMB_X54_Y21_N12
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(16),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16]~feeder_combout\);

-- Location: FF_X54_Y21_N13
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(16));

-- Location: FF_X55_Y22_N17
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(16),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(16));

-- Location: LCCOMB_X55_Y22_N26
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(13),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13]~feeder_combout\);

-- Location: FF_X55_Y22_N27
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(13));

-- Location: FF_X55_Y22_N29
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(13),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(13));

-- Location: LCCOMB_X55_Y22_N28
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q\ & (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(16) & 
-- (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(13) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q\)))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q\ & 
-- (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(16) & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(13) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q\,
	datab => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(16),
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(13),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X56_Y22_N4
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g\(14),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14]~feeder_combout\);

-- Location: FF_X56_Y22_N5
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(14));

-- Location: FF_X56_Y22_N21
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(14),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(14));

-- Location: LCCOMB_X55_Y22_N8
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[11]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g\(11),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[11]~feeder_combout\);

-- Location: FF_X55_Y22_N9
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[11]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(11));

-- Location: FF_X55_Y22_N11
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(11),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(11));

-- Location: LCCOMB_X55_Y22_N10
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ = (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(14) & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\ & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\ $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(11))))) # (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(14) & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\ & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\ $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(14),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q\,
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(11),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X54_Y22_N20
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g\(17),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17]~feeder_combout\);

-- Location: FF_X54_Y22_N21
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(17));

-- Location: LCCOMB_X55_Y22_N2
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[17]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(17),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[17]~feeder_combout\);

-- Location: FF_X55_Y22_N3
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[17]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(17));

-- Location: LCCOMB_X55_Y22_N14
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(15),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15]~feeder_combout\);

-- Location: FF_X55_Y22_N15
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(15));

-- Location: FF_X55_Y22_N25
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(15),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(15));

-- Location: LCCOMB_X55_Y22_N24
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q\ & (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(17) & 
-- (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(15) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q\)))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q\ & 
-- (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(17) & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(15) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q\,
	datab => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(17),
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(15),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X54_Y21_N10
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(12),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12]~feeder_combout\);

-- Location: FF_X54_Y21_N11
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(12));

-- Location: FF_X57_Y22_N15
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(12),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(12));

-- Location: LCCOMB_X56_Y22_N10
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9]~feeder_combout\);

-- Location: FF_X56_Y22_N11
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(9));

-- Location: FF_X57_Y22_N13
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(9),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(9));

-- Location: LCCOMB_X57_Y22_N12
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\ & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(9) & 
-- (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(12) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\)))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\ & 
-- (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(9) & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(12) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q\,
	datab => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(12),
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(9),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q\,
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X51_Y22_N22
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ = (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ & 
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\,
	datab => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\,
	datac => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\,
	datad => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X56_Y22_N8
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g\(10),
	combout => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10]~feeder_combout\);

-- Location: FF_X56_Y22_N9
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(10));

-- Location: FF_X56_Y22_N19
\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a\(10),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(10));

-- Location: LCCOMB_X57_Y22_N14
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout\ = (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(9) & (\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(12))))) # (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(9) & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g\(9) & (\inst15|dcfifo_component|auto_generated|wrptr_g\(12) $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(9),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(12),
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(12),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout\);

-- Location: LCCOMB_X56_Y22_N20
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g\(11) & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(11) & 
-- (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(14) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g\(14))))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g\(11) & 
-- (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(11) & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(14) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(11),
	datab => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(11),
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(14),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout\);

-- Location: LCCOMB_X55_Y22_N16
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g\(13) & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(13) & 
-- (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(16) $ (\inst15|dcfifo_component|auto_generated|wrptr_g\(16))))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g\(13) & 
-- (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(13) & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(16) $ (\inst15|dcfifo_component|auto_generated|wrptr_g\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(13),
	datab => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(13),
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(16),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(16),
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\);

-- Location: LCCOMB_X55_Y22_N30
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ = (\inst15|dcfifo_component|auto_generated|wrptr_g\(17) & (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(17) & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g\(15) $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(15))))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g\(17) & 
-- (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(17) & (\inst15|dcfifo_component|auto_generated|wrptr_g\(15) $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(17),
	datab => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(17),
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	datad => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(15),
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X56_Y22_N16
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout\ = (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout\ & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ & 
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout\,
	datab => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout\,
	datac => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\,
	datad => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout\);

-- Location: LCCOMB_X56_Y22_N18
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10_combout\ = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (((!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(10))))) # 
-- (!\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout\ & (\inst15|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(10),
	datab => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a\(10),
	datad => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10_combout\);

-- Location: LCCOMB_X51_Y22_N4
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~11_combout\ = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10_combout\ $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q\)))) # (!\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (((\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\,
	datab => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10_combout\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q\,
	datad => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~11_combout\);

-- Location: FF_X51_Y22_N5
\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~11_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\);

-- Location: LCCOMB_X51_Y22_N6
\inst15|dcfifo_component|auto_generated|int_wrfull\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|int_wrfull~combout\ = (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ & \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\,
	datad => \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\,
	combout => \inst15|dcfifo_component|auto_generated|int_wrfull~combout\);

-- Location: FF_X51_Y22_N7
inst18 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|int_wrfull~combout\,
	ena => \ALT_INV_Btn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18~q\);

-- Location: LCCOMB_X51_Y18_N14
\inst1|uart_tx_i|Selector1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|Selector1~1_combout\ = (\inst18~q\ & ((\inst1|uart_tx_i|DIN_RDY~combout\) # ((\inst1|uart_tx_i|tx_pstate.txsync~q\ & !\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\)))) # (!\inst18~q\ & (\inst1|uart_tx_i|tx_pstate.txsync~q\ & 
-- ((!\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18~q\,
	datab => \inst1|uart_tx_i|tx_pstate.txsync~q\,
	datac => \inst1|uart_tx_i|DIN_RDY~combout\,
	datad => \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\,
	combout => \inst1|uart_tx_i|Selector1~1_combout\);

-- Location: FF_X51_Y18_N11
\inst1|uart_tx_i|tx_pstate.txsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	asdata => \inst1|uart_tx_i|Selector1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_pstate.txsync~q\);

-- Location: LCCOMB_X50_Y18_N2
\inst1|uart_tx_i|tx_pstate.startbit~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|tx_pstate.startbit~0_combout\ = (\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\ & (\inst1|uart_tx_i|tx_pstate.txsync~q\)) # (!\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\ & ((\inst1|uart_tx_i|tx_pstate.startbit~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|uart_tx_i|tx_pstate.txsync~q\,
	datac => \inst1|uart_tx_i|tx_pstate.startbit~q\,
	datad => \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\,
	combout => \inst1|uart_tx_i|tx_pstate.startbit~0_combout\);

-- Location: FF_X50_Y18_N3
\inst1|uart_tx_i|tx_pstate.startbit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_tx_i|tx_pstate.startbit~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_pstate.startbit~q\);

-- Location: LCCOMB_X50_Y18_N24
\inst1|uart_tx_i|Selector3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|Selector3~0_combout\ = (\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\ & ((\inst1|uart_tx_i|tx_pstate.startbit~q\) # ((!\inst1|uart_tx_i|Selector4~0_combout\ & \inst1|uart_tx_i|tx_pstate.databits~q\)))) # 
-- (!\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\ & (!\inst1|uart_tx_i|Selector4~0_combout\ & (\inst1|uart_tx_i|tx_pstate.databits~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\,
	datab => \inst1|uart_tx_i|Selector4~0_combout\,
	datac => \inst1|uart_tx_i|tx_pstate.databits~q\,
	datad => \inst1|uart_tx_i|tx_pstate.startbit~q\,
	combout => \inst1|uart_tx_i|Selector3~0_combout\);

-- Location: FF_X50_Y18_N25
\inst1|uart_tx_i|tx_pstate.databits\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_tx_i|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_pstate.databits~q\);

-- Location: LCCOMB_X51_Y18_N10
\inst1|uart_tx_i|Selector4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|Selector4~1_combout\ = (!\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\ & (\inst1|uart_tx_i|tx_pstate.stopbit~q\ & !\inst18~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\,
	datab => \inst1|uart_tx_i|tx_pstate.stopbit~q\,
	datad => \inst18~q\,
	combout => \inst1|uart_tx_i|Selector4~1_combout\);

-- Location: LCCOMB_X51_Y18_N28
\inst1|uart_tx_i|Selector4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|Selector4~2_combout\ = (\inst1|uart_tx_i|Selector4~1_combout\) # ((\inst1|uart_tx_i|tx_pstate.databits~q\ & \inst1|uart_tx_i|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|uart_tx_i|tx_pstate.databits~q\,
	datac => \inst1|uart_tx_i|Selector4~0_combout\,
	datad => \inst1|uart_tx_i|Selector4~1_combout\,
	combout => \inst1|uart_tx_i|Selector4~2_combout\);

-- Location: FF_X51_Y18_N29
\inst1|uart_tx_i|tx_pstate.stopbit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~input_o\,
	d => \inst1|uart_tx_i|Selector4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_pstate.stopbit~q\);

-- Location: LCCOMB_X51_Y18_N24
\inst1|uart_tx_i|Selector0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|Selector0~0_combout\ = (\inst18~q\) # ((\inst1|uart_tx_i|tx_pstate.idle~q\ & ((!\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\) # (!\inst1|uart_tx_i|tx_pstate.stopbit~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_pstate.stopbit~q\,
	datab => \inst1|uart_tx_i|tx_pstate.idle~q\,
	datac => \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\,
	datad => \inst18~q\,
	combout => \inst1|uart_tx_i|Selector0~0_combout\);

-- Location: FF_X51_Y18_N21
\inst1|uart_tx_i|tx_pstate.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	asdata => \inst1|uart_tx_i|Selector0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_pstate.idle~q\);

-- Location: LCCOMB_X51_Y21_N26
\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout\ = (!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(0) & \inst1|uart_tx_i|tx_pstate.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(0),
	datad => \inst1|uart_tx_i|tx_pstate.idle~q\,
	combout => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout\);

-- Location: LCCOMB_X60_Y21_N20
\inst1|os_clk_divider_i|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|os_clk_divider_i|Add0~0_combout\ = \inst1|os_clk_divider_i|clk_div_cnt\(0) $ (VCC)
-- \inst1|os_clk_divider_i|Add0~1\ = CARRY(\inst1|os_clk_divider_i|clk_div_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|os_clk_divider_i|clk_div_cnt\(0),
	datad => VCC,
	combout => \inst1|os_clk_divider_i|Add0~0_combout\,
	cout => \inst1|os_clk_divider_i|Add0~1\);

-- Location: LCCOMB_X60_Y21_N12
\inst1|os_clk_divider_i|clk_div_cnt~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|os_clk_divider_i|clk_div_cnt~3_combout\ = (\inst1|os_clk_divider_i|Add0~0_combout\ & ((!\inst1|os_clk_divider_i|Equal0~0_combout\) # (!\inst1|os_clk_divider_i|clk_div_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|os_clk_divider_i|clk_div_cnt\(4),
	datab => \inst1|os_clk_divider_i|Add0~0_combout\,
	datad => \inst1|os_clk_divider_i|Equal0~0_combout\,
	combout => \inst1|os_clk_divider_i|clk_div_cnt~3_combout\);

-- Location: FF_X60_Y21_N13
\inst1|os_clk_divider_i|clk_div_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|os_clk_divider_i|clk_div_cnt~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|os_clk_divider_i|clk_div_cnt\(0));

-- Location: LCCOMB_X60_Y21_N22
\inst1|os_clk_divider_i|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|os_clk_divider_i|Add0~2_combout\ = (\inst1|os_clk_divider_i|clk_div_cnt\(1) & (!\inst1|os_clk_divider_i|Add0~1\)) # (!\inst1|os_clk_divider_i|clk_div_cnt\(1) & ((\inst1|os_clk_divider_i|Add0~1\) # (GND)))
-- \inst1|os_clk_divider_i|Add0~3\ = CARRY((!\inst1|os_clk_divider_i|Add0~1\) # (!\inst1|os_clk_divider_i|clk_div_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|os_clk_divider_i|clk_div_cnt\(1),
	datad => VCC,
	cin => \inst1|os_clk_divider_i|Add0~1\,
	combout => \inst1|os_clk_divider_i|Add0~2_combout\,
	cout => \inst1|os_clk_divider_i|Add0~3\);

-- Location: LCCOMB_X60_Y21_N4
\inst1|os_clk_divider_i|clk_div_cnt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|os_clk_divider_i|clk_div_cnt~1_combout\ = (\inst1|os_clk_divider_i|Add0~2_combout\ & ((!\inst1|os_clk_divider_i|Equal0~0_combout\) # (!\inst1|os_clk_divider_i|clk_div_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|os_clk_divider_i|clk_div_cnt\(4),
	datac => \inst1|os_clk_divider_i|Add0~2_combout\,
	datad => \inst1|os_clk_divider_i|Equal0~0_combout\,
	combout => \inst1|os_clk_divider_i|clk_div_cnt~1_combout\);

-- Location: FF_X60_Y21_N5
\inst1|os_clk_divider_i|clk_div_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|os_clk_divider_i|clk_div_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|os_clk_divider_i|clk_div_cnt\(1));

-- Location: LCCOMB_X60_Y21_N24
\inst1|os_clk_divider_i|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|os_clk_divider_i|Add0~4_combout\ = (\inst1|os_clk_divider_i|clk_div_cnt\(2) & (\inst1|os_clk_divider_i|Add0~3\ $ (GND))) # (!\inst1|os_clk_divider_i|clk_div_cnt\(2) & (!\inst1|os_clk_divider_i|Add0~3\ & VCC))
-- \inst1|os_clk_divider_i|Add0~5\ = CARRY((\inst1|os_clk_divider_i|clk_div_cnt\(2) & !\inst1|os_clk_divider_i|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|os_clk_divider_i|clk_div_cnt\(2),
	datad => VCC,
	cin => \inst1|os_clk_divider_i|Add0~3\,
	combout => \inst1|os_clk_divider_i|Add0~4_combout\,
	cout => \inst1|os_clk_divider_i|Add0~5\);

-- Location: FF_X60_Y21_N25
\inst1|os_clk_divider_i|clk_div_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|os_clk_divider_i|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|os_clk_divider_i|clk_div_cnt\(2));

-- Location: LCCOMB_X60_Y21_N26
\inst1|os_clk_divider_i|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|os_clk_divider_i|Add0~6_combout\ = (\inst1|os_clk_divider_i|clk_div_cnt\(3) & (!\inst1|os_clk_divider_i|Add0~5\)) # (!\inst1|os_clk_divider_i|clk_div_cnt\(3) & ((\inst1|os_clk_divider_i|Add0~5\) # (GND)))
-- \inst1|os_clk_divider_i|Add0~7\ = CARRY((!\inst1|os_clk_divider_i|Add0~5\) # (!\inst1|os_clk_divider_i|clk_div_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|os_clk_divider_i|clk_div_cnt\(3),
	datad => VCC,
	cin => \inst1|os_clk_divider_i|Add0~5\,
	combout => \inst1|os_clk_divider_i|Add0~6_combout\,
	cout => \inst1|os_clk_divider_i|Add0~7\);

-- Location: LCCOMB_X60_Y21_N6
\inst1|os_clk_divider_i|clk_div_cnt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|os_clk_divider_i|clk_div_cnt~2_combout\ = (\inst1|os_clk_divider_i|Add0~6_combout\ & ((!\inst1|os_clk_divider_i|Equal0~0_combout\) # (!\inst1|os_clk_divider_i|clk_div_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|os_clk_divider_i|clk_div_cnt\(4),
	datac => \inst1|os_clk_divider_i|Add0~6_combout\,
	datad => \inst1|os_clk_divider_i|Equal0~0_combout\,
	combout => \inst1|os_clk_divider_i|clk_div_cnt~2_combout\);

-- Location: FF_X60_Y21_N7
\inst1|os_clk_divider_i|clk_div_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|os_clk_divider_i|clk_div_cnt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|os_clk_divider_i|clk_div_cnt\(3));

-- Location: LCCOMB_X60_Y21_N2
\inst1|os_clk_divider_i|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|os_clk_divider_i|Equal0~0_combout\ = (!\inst1|os_clk_divider_i|clk_div_cnt\(0) & (!\inst1|os_clk_divider_i|clk_div_cnt\(2) & (\inst1|os_clk_divider_i|clk_div_cnt\(1) & \inst1|os_clk_divider_i|clk_div_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|os_clk_divider_i|clk_div_cnt\(0),
	datab => \inst1|os_clk_divider_i|clk_div_cnt\(2),
	datac => \inst1|os_clk_divider_i|clk_div_cnt\(1),
	datad => \inst1|os_clk_divider_i|clk_div_cnt\(3),
	combout => \inst1|os_clk_divider_i|Equal0~0_combout\);

-- Location: LCCOMB_X60_Y21_N28
\inst1|os_clk_divider_i|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|os_clk_divider_i|Add0~8_combout\ = \inst1|os_clk_divider_i|Add0~7\ $ (!\inst1|os_clk_divider_i|clk_div_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|os_clk_divider_i|clk_div_cnt\(4),
	cin => \inst1|os_clk_divider_i|Add0~7\,
	combout => \inst1|os_clk_divider_i|Add0~8_combout\);

-- Location: LCCOMB_X60_Y21_N10
\inst1|os_clk_divider_i|clk_div_cnt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|os_clk_divider_i|clk_div_cnt~0_combout\ = (\inst1|os_clk_divider_i|Add0~8_combout\ & ((!\inst1|os_clk_divider_i|clk_div_cnt\(4)) # (!\inst1|os_clk_divider_i|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|os_clk_divider_i|Equal0~0_combout\,
	datac => \inst1|os_clk_divider_i|clk_div_cnt\(4),
	datad => \inst1|os_clk_divider_i|Add0~8_combout\,
	combout => \inst1|os_clk_divider_i|clk_div_cnt~0_combout\);

-- Location: FF_X60_Y21_N11
\inst1|os_clk_divider_i|clk_div_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|os_clk_divider_i|clk_div_cnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|os_clk_divider_i|clk_div_cnt\(4));

-- Location: LCCOMB_X60_Y21_N0
\inst1|os_clk_divider_i|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|os_clk_divider_i|Equal0~1_combout\ = (\inst1|os_clk_divider_i|clk_div_cnt\(4) & \inst1|os_clk_divider_i|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|os_clk_divider_i|clk_div_cnt\(4),
	datad => \inst1|os_clk_divider_i|Equal0~0_combout\,
	combout => \inst1|os_clk_divider_i|Equal0~1_combout\);

-- Location: FF_X60_Y21_N1
\inst1|os_clk_divider_i|DIV_MARK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|os_clk_divider_i|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|os_clk_divider_i|DIV_MARK~q\);

-- Location: LCCOMB_X51_Y21_N8
\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~1_combout\ = (\inst1|os_clk_divider_i|DIV_MARK~q\) # (!\inst1|uart_tx_i|tx_pstate.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|uart_tx_i|tx_pstate.idle~q\,
	datad => \inst1|os_clk_divider_i|DIV_MARK~q\,
	combout => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~1_combout\);

-- Location: FF_X51_Y21_N5
\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	asdata => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout\,
	sload => VCC,
	ena => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(0));

-- Location: LCCOMB_X51_Y21_N28
\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout\ = (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2_combout\ & (\inst1|uart_tx_i|tx_pstate.idle~q\ & (\inst1|uart_tx_i|tx_clk_divider_i|Add0~0_combout\ $ 
-- (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2_combout\,
	datab => \inst1|uart_tx_i|tx_clk_divider_i|Add0~0_combout\,
	datac => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(2),
	datad => \inst1|uart_tx_i|tx_pstate.idle~q\,
	combout => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout\);

-- Location: FF_X51_Y21_N29
\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout\,
	ena => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(2));

-- Location: LCCOMB_X51_Y21_N10
\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2_combout\ = (((!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(2)) # (!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(0))) # (!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(3))) # 
-- (!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(1),
	datab => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(3),
	datac => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(0),
	datad => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(2),
	combout => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2_combout\);

-- Location: LCCOMB_X51_Y21_N22
\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout\ = (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2_combout\ & (\inst1|uart_tx_i|tx_pstate.idle~q\ & (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(0) $ 
-- (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2_combout\,
	datab => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(0),
	datac => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(1),
	datad => \inst1|uart_tx_i|tx_pstate.idle~q\,
	combout => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout\);

-- Location: FF_X51_Y21_N23
\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout\,
	ena => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(1));

-- Location: LCCOMB_X51_Y21_N4
\inst1|uart_tx_i|tx_clk_divider_i|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|tx_clk_divider_i|Add0~0_combout\ = (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(1) & \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(1),
	datac => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(0),
	combout => \inst1|uart_tx_i|tx_clk_divider_i|Add0~0_combout\);

-- Location: LCCOMB_X51_Y21_N12
\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~5_combout\ = (\inst1|uart_tx_i|tx_pstate.idle~q\ & (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(3) $ (((\inst1|uart_tx_i|tx_clk_divider_i|Add0~0_combout\ & 
-- \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_clk_divider_i|Add0~0_combout\,
	datab => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(2),
	datac => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(3),
	datad => \inst1|uart_tx_i|tx_pstate.idle~q\,
	combout => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~5_combout\);

-- Location: FF_X51_Y21_N13
\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~5_combout\,
	ena => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(3));

-- Location: LCCOMB_X51_Y21_N6
\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~0_combout\ = (!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(1) & (!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(2) & (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(0) & \inst1|os_clk_divider_i|DIV_MARK~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(1),
	datab => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(2),
	datac => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(0),
	datad => \inst1|os_clk_divider_i|DIV_MARK~q\,
	combout => \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~0_combout\);

-- Location: LCCOMB_X51_Y18_N26
\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~1_combout\ = (!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(3) & \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt\(3),
	datad => \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~0_combout\,
	combout => \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~1_combout\);

-- Location: FF_X51_Y18_N27
\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\);

-- Location: LCCOMB_X51_Y18_N6
\inst1|uart_tx_i|tx_bit_count[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|tx_bit_count[0]~1_combout\ = \inst1|uart_tx_i|tx_bit_count\(0) $ (((\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\ & \inst1|uart_tx_i|tx_pstate.databits~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\,
	datac => \inst1|uart_tx_i|tx_bit_count\(0),
	datad => \inst1|uart_tx_i|tx_pstate.databits~q\,
	combout => \inst1|uart_tx_i|tx_bit_count[0]~1_combout\);

-- Location: FF_X51_Y18_N7
\inst1|uart_tx_i|tx_bit_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_tx_i|tx_bit_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_bit_count\(0));

-- Location: LCCOMB_X51_Y18_N4
\inst1|uart_tx_i|tx_bit_count[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|tx_bit_count[1]~0_combout\ = \inst1|uart_tx_i|tx_bit_count\(1) $ (((\inst1|uart_tx_i|tx_bit_count\(0) & (\inst1|uart_tx_i|tx_pstate.databits~q\ & \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_bit_count\(0),
	datab => \inst1|uart_tx_i|tx_pstate.databits~q\,
	datac => \inst1|uart_tx_i|tx_bit_count\(1),
	datad => \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\,
	combout => \inst1|uart_tx_i|tx_bit_count[1]~0_combout\);

-- Location: FF_X51_Y18_N5
\inst1|uart_tx_i|tx_bit_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_tx_i|tx_bit_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_bit_count\(1));

-- Location: LCCOMB_X50_Y18_N28
\inst1|uart_tx_i|tx_bit_count[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|tx_bit_count[2]~2_combout\ = (\inst1|uart_tx_i|tx_bit_count\(1) & (\inst1|uart_tx_i|tx_bit_count\(0) & (\inst1|uart_tx_i|tx_pstate.databits~q\ & \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_bit_count\(1),
	datab => \inst1|uart_tx_i|tx_bit_count\(0),
	datac => \inst1|uart_tx_i|tx_pstate.databits~q\,
	datad => \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q\,
	combout => \inst1|uart_tx_i|tx_bit_count[2]~2_combout\);

-- Location: LCCOMB_X51_Y18_N30
\inst1|uart_tx_i|tx_bit_count[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|tx_bit_count[2]~3_combout\ = \inst1|uart_tx_i|tx_bit_count\(2) $ (\inst1|uart_tx_i|tx_bit_count[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|uart_tx_i|tx_bit_count\(2),
	datad => \inst1|uart_tx_i|tx_bit_count[2]~2_combout\,
	combout => \inst1|uart_tx_i|tx_bit_count[2]~3_combout\);

-- Location: FF_X51_Y18_N31
\inst1|uart_tx_i|tx_bit_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_tx_i|tx_bit_count[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_bit_count\(2));

-- Location: LCCOMB_X57_Y21_N30
\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|ram_address_b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|ram_address_b\(16),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3]~feeder_combout\);

-- Location: FF_X57_Y21_N31
\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b\(3));

-- Location: LCCOMB_X58_Y21_N16
\inst15|dcfifo_component|auto_generated|fifo_ram|_~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|_~2_combout\ = (\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & ((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q\ $ 
-- (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q\)))) # (!\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b\(3),
	datac => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|_~2_combout\);

-- Location: FF_X58_Y21_N17
\inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|_~2_combout\,
	sclr => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b\(3));

-- Location: LCCOMB_X52_Y18_N26
\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b\(3),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3]~feeder_combout\);

-- Location: FF_X52_Y18_N27
\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3]~feeder_combout\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3));

-- Location: LCCOMB_X58_Y21_N8
\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0]~feeder_combout\);

-- Location: FF_X58_Y21_N9
\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b\(0));

-- Location: LCCOMB_X58_Y21_N24
\inst15|dcfifo_component|auto_generated|fifo_ram|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|_~0_combout\ = (\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\)) # 
-- (!\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b\(0),
	datad => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|_~0_combout\);

-- Location: FF_X58_Y21_N25
\inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|_~0_combout\,
	sclr => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b\(0));

-- Location: FF_X51_Y20_N9
\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b\(0),
	sload => VCC,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0));

-- Location: LCCOMB_X49_Y22_N4
\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w\(1) = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (\inst15|dcfifo_component|auto_generated|wrptr_g\(17) $ 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(17),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(16),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w\(1));

-- Location: LCCOMB_X49_Y22_N6
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3) = (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w\(1) & (!\inst15|dcfifo_component|auto_generated|wrptr_g\(14) & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g\(13) & \inst15|dcfifo_component|auto_generated|wrptr_g\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w\(1),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(13),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3));

-- Location: CLKCTRL_G2
\To_Oscilator~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \To_Oscilator~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \To_Oscilator~inputclkctrl_outclk\);

-- Location: LCCOMB_X51_Y23_N20
\inst3|count[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst3|count[0]~4_combout\ = !\inst3|count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|count\(0),
	combout => \inst3|count[0]~4_combout\);

-- Location: LCCOMB_X51_Y23_N26
\inst3|count[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst3|count[0]~feeder_combout\ = \inst3|count[0]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|count[0]~4_combout\,
	combout => \inst3|count[0]~feeder_combout\);

-- Location: FF_X51_Y23_N27
\inst3|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \To_Oscilator~inputclkctrl_outclk\,
	d => \inst3|count[0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(0));

-- Location: LCCOMB_X50_Y23_N2
\inst3|count[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst3|count[1]~1_combout\ = \inst3|count\(1) $ (((\inst3|count\(0) & \inst16~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(0),
	datac => \inst3|count\(1),
	datad => \inst16~q\,
	combout => \inst3|count[1]~1_combout\);

-- Location: LCCOMB_X50_Y23_N28
\inst3|count[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst3|count[1]~feeder_combout\ = \inst3|count[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|count[1]~1_combout\,
	combout => \inst3|count[1]~feeder_combout\);

-- Location: FF_X50_Y23_N29
\inst3|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \To_Oscilator~inputclkctrl_outclk\,
	d => \inst3|count[1]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(1));

-- Location: LCCOMB_X51_Y23_N18
\inst3|count[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst3|count[2]~0_combout\ = \inst3|count\(2) $ (((\inst3|count\(1) & (\inst3|count\(0) & \inst16~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(1),
	datab => \inst3|count\(2),
	datac => \inst3|count\(0),
	datad => \inst16~q\,
	combout => \inst3|count[2]~0_combout\);

-- Location: LCCOMB_X51_Y23_N0
\inst3|count[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst3|count[2]~feeder_combout\ = \inst3|count[2]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|count[2]~0_combout\,
	combout => \inst3|count[2]~feeder_combout\);

-- Location: FF_X51_Y23_N1
\inst3|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \To_Oscilator~inputclkctrl_outclk\,
	d => \inst3|count[2]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(2));

-- Location: LCCOMB_X51_Y23_N24
\inst3|count[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst3|count[3]~2_combout\ = (\inst3|count\(1) & (\inst3|count\(2) & (\inst3|count\(0) & \inst16~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(1),
	datab => \inst3|count\(2),
	datac => \inst3|count\(0),
	datad => \inst16~q\,
	combout => \inst3|count[3]~2_combout\);

-- Location: LCCOMB_X51_Y23_N6
\inst3|count[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst3|count[3]~3_combout\ = \inst3|count\(3) $ (\inst3|count[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|count\(3),
	datad => \inst3|count[3]~2_combout\,
	combout => \inst3|count[3]~3_combout\);

-- Location: LCCOMB_X51_Y23_N4
\inst3|count[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst3|count[3]~feeder_combout\ = \inst3|count[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|count[3]~3_combout\,
	combout => \inst3|count[3]~feeder_combout\);

-- Location: FF_X51_Y23_N5
\inst3|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \To_Oscilator~inputclkctrl_outclk\,
	d => \inst3|count[3]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(3));

-- Location: FF_X50_Y22_N11
\inst6|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst3|count\(3),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Q\(3));

-- Location: FF_X50_Y22_N23
\inst8|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	asdata => \inst6|Q\(3),
	clrn => \rst~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|Q\(7));

-- Location: LCCOMB_X56_Y23_N16
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ = !\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\,
	combout => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

-- Location: M9K_X33_Y23_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y22_N20
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3) = (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w\(1) & (\inst15|dcfifo_component|auto_generated|wrptr_g\(14) & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g\(13) & \inst15|dcfifo_component|auto_generated|wrptr_g\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w\(1),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(13),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3));

-- Location: M9K_X53_Y39_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y21_N10
\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1]~feeder_combout\);

-- Location: FF_X58_Y21_N11
\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b\(1));

-- Location: LCCOMB_X58_Y21_N30
\inst15|dcfifo_component|auto_generated|fifo_ram|_~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|_~1_combout\ = (\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & ((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\))) # 
-- (!\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|_~1_combout\);

-- Location: FF_X58_Y21_N31
\inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|_~1_combout\,
	sclr => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b\(1));

-- Location: FF_X51_Y20_N23
\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b\(1),
	sload => VCC,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1));

-- Location: LCCOMB_X50_Y22_N6
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout\ = (!\inst15|dcfifo_component|auto_generated|wrptr_g\(13) & (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g\(16) $ (!\inst15|dcfifo_component|auto_generated|wrptr_g\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(13),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(16),
	datac => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(17),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout\);

-- Location: LCCOMB_X50_Y22_N30
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3) = (\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout\ & (\inst15|dcfifo_component|auto_generated|wrptr_g\(15) & 
-- !\inst15|dcfifo_component|auto_generated|wrptr_g\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout\,
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3));

-- Location: M9K_X33_Y3_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y22_N10
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3) = (\inst15|dcfifo_component|auto_generated|wrptr_g\(15) & (\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout\ & 
-- \inst15|dcfifo_component|auto_generated|wrptr_g\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3));

-- Location: M9K_X73_Y17_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y20_N12
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55~portbdataout\))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28_combout\);

-- Location: LCCOMB_X52_Y20_N22
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~29_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28_combout\ & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47~portbdataout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~29_combout\);

-- Location: LCCOMB_X49_Y22_N26
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3) = (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w\(1) & (!\inst15|dcfifo_component|auto_generated|wrptr_g\(14) & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g\(13) & !\inst15|dcfifo_component|auto_generated|wrptr_g\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w\(1),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(13),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3));

-- Location: M9K_X73_Y23_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y22_N12
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3) = (\inst15|dcfifo_component|auto_generated|wrptr_g\(14) & (\inst15|dcfifo_component|auto_generated|wrptr_g\(13) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w\(1) & !\inst15|dcfifo_component|auto_generated|wrptr_g\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(13),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w\(1),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3));

-- Location: M9K_X33_Y9_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y22_N28
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3) = (\inst15|dcfifo_component|auto_generated|wrptr_g\(14) & (!\inst15|dcfifo_component|auto_generated|wrptr_g\(15) & 
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3));

-- Location: M9K_X53_Y16_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y22_N22
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3) = (!\inst15|dcfifo_component|auto_generated|wrptr_g\(15) & (\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout\ & 
-- !\inst15|dcfifo_component|auto_generated|wrptr_g\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3));

-- Location: M9K_X5_Y22_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y20_N16
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23~portbdataout\)) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30_combout\);

-- Location: LCCOMB_X52_Y20_N30
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~31_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30_combout\ & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15~portbdataout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~31_combout\);

-- Location: LCCOMB_X50_Y22_N24
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout\ = (!\inst15|dcfifo_component|auto_generated|wrptr_g\(13) & (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g\(16) $ (\inst15|dcfifo_component|auto_generated|wrptr_g\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(13),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(16),
	datac => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(17),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout\);

-- Location: LCCOMB_X50_Y22_N20
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3) = (\inst15|dcfifo_component|auto_generated|wrptr_g\(14) & (\inst15|dcfifo_component|auto_generated|wrptr_g\(15) & 
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3));

-- Location: M9K_X33_Y6_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y22_N4
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3) = (!\inst15|dcfifo_component|auto_generated|wrptr_g\(14) & (\inst15|dcfifo_component|auto_generated|wrptr_g\(15) & 
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3));

-- Location: M9K_X33_Y12_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y20_N18
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~51_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~51_combout\);

-- Location: LCCOMB_X58_Y21_N12
\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2]~feeder_combout\ = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2]~feeder_combout\);

-- Location: FF_X58_Y21_N13
\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b\(2));

-- Location: LCCOMB_X58_Y21_N18
\inst15|dcfifo_component|auto_generated|fifo_ram|_~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|_~3_combout\ = (\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & ((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\))) # 
-- (!\inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b\(2),
	datab => \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q\,
	datad => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|_~3_combout\);

-- Location: FF_X58_Y21_N19
\inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|_~3_combout\,
	sclr => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b\(2));

-- Location: FF_X51_Y20_N17
\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	asdata => \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b\(2),
	sload => VCC,
	ena => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2));

-- Location: LCCOMB_X50_Y22_N8
\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w\(1) = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (\inst15|dcfifo_component|auto_generated|wrptr_g\(16) $ 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(16),
	datac => \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(17),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w\(1));

-- Location: LCCOMB_X50_Y22_N26
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3) = (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w\(1) & (\inst15|dcfifo_component|auto_generated|wrptr_g\(13) & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g\(15) & \inst15|dcfifo_component|auto_generated|wrptr_g\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w\(1),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(13),
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3));

-- Location: M9K_X73_Y14_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y22_N12
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3) = (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w\(1) & (\inst15|dcfifo_component|auto_generated|wrptr_g\(13) & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g\(15) & !\inst15|dcfifo_component|auto_generated|wrptr_g\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w\(1),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(13),
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3));

-- Location: M9K_X33_Y13_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y20_N22
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~54_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~54_combout\);

-- Location: LCCOMB_X50_Y22_N16
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3) = (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w\(1) & (!\inst15|dcfifo_component|auto_generated|wrptr_g\(15) & 
-- (!\inst15|dcfifo_component|auto_generated|wrptr_g\(14) & \inst15|dcfifo_component|auto_generated|wrptr_g\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w\(1),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(13),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3));

-- Location: M9K_X73_Y39_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y22_N18
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3) = (!\inst15|dcfifo_component|auto_generated|wrptr_g\(14) & (!\inst15|dcfifo_component|auto_generated|wrptr_g\(15) & 
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3));

-- Location: M9K_X33_Y16_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y20_N8
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~53_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~53_combout\);

-- Location: LCCOMB_X50_Y22_N2
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3) = (\inst15|dcfifo_component|auto_generated|wrptr_g\(14) & (!\inst15|dcfifo_component|auto_generated|wrptr_g\(15) & 
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3));

-- Location: M9K_X73_Y13_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y22_N14
\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3) = (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w\(1) & (!\inst15|dcfifo_component|auto_generated|wrptr_g\(15) & 
-- (\inst15|dcfifo_component|auto_generated|wrptr_g\(13) & \inst15|dcfifo_component|auto_generated|wrptr_g\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w\(1),
	datab => \inst15|dcfifo_component|auto_generated|wrptr_g\(15),
	datac => \inst15|dcfifo_component|auto_generated|wrptr_g\(13),
	datad => \inst15|dcfifo_component|auto_generated|wrptr_g\(14),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3));

-- Location: M9K_X73_Y38_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y20_N28
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~52_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~52_combout\);

-- Location: LCCOMB_X51_Y20_N16
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~55_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~54_combout\)) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~53_combout\) # (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~54_combout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~53_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~52_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~55_combout\);

-- Location: LCCOMB_X51_Y20_N2
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~55_combout\) # 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~51_combout\ & \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2))))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & 
-- (((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~51_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~55_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56_combout\);

-- Location: LCCOMB_X51_Y20_N30
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~57_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56_combout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~29_combout\)) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~29_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~31_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~57_combout\);

-- Location: LCCOMB_X51_Y22_N0
\inst1|uart_tx_i|Selector1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|Selector1~0_combout\ = (\inst1|uart_tx_i|DIN_RDY~combout\ & \inst18~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|uart_tx_i|DIN_RDY~combout\,
	datad => \inst18~q\,
	combout => \inst1|uart_tx_i|Selector1~0_combout\);

-- Location: FF_X51_Y20_N31
\inst1|uart_tx_i|tx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~57_combout\,
	ena => \inst1|uart_tx_i|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_data\(7));

-- Location: LCCOMB_X50_Y23_N6
\inst6|Q[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|Q[2]~feeder_combout\ = \inst3|count\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(2),
	combout => \inst6|Q[2]~feeder_combout\);

-- Location: FF_X50_Y23_N7
\inst6|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst6|Q[2]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Q\(2));

-- Location: LCCOMB_X50_Y23_N20
\inst8|Q[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|Q[6]~feeder_combout\ = \inst6|Q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Q\(2),
	combout => \inst8|Q[6]~feeder_combout\);

-- Location: FF_X50_Y23_N21
\inst8|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst8|Q[6]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|Q\(6));

-- Location: M9K_X53_Y30_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y6_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y30_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y35_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y24_N20
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54~portbdataout\) # 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0))))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (((!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16_combout\);

-- Location: LCCOMB_X52_Y24_N14
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~17_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16_combout\ & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46~portbdataout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~17_combout\);

-- Location: M9K_X73_Y21_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y12_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y33_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y34_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y20_N20
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22~portbdataout\)) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18_combout\);

-- Location: LCCOMB_X52_Y20_N6
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~19_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14~portbdataout\))))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~19_combout\);

-- Location: M9K_X33_Y29_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y5_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y24_N4
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~29_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~29_combout\);

-- Location: M9K_X53_Y9_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y27_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y24_N14
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~30_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~30_combout\);

-- Location: M9K_X53_Y26_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y8_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y24_N30
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~32_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~32_combout\);

-- Location: M9K_X73_Y8_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y28_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y24_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~31_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~31_combout\);

-- Location: LCCOMB_X51_Y24_N28
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~33_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~32_combout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~30_combout\) # ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~30_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~32_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~31_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~33_combout\);

-- Location: LCCOMB_X52_Y24_N6
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~33_combout\) # 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~29_combout\)))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~29_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~33_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34_combout\);

-- Location: LCCOMB_X52_Y24_N26
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~35_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34_combout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~17_combout\)) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~17_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~19_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~35_combout\);

-- Location: FF_X52_Y24_N27
\inst1|uart_tx_i|tx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~35_combout\,
	ena => \inst1|uart_tx_i|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_data\(6));

-- Location: LCCOMB_X50_Y23_N12
\inst6|Q[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|Q[1]~feeder_combout\ = \inst3|count\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|count\(1),
	combout => \inst6|Q[1]~feeder_combout\);

-- Location: FF_X50_Y23_N13
\inst6|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst6|Q[1]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Q\(1));

-- Location: LCCOMB_X50_Y23_N18
\inst8|Q[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|Q[5]~feeder_combout\ = \inst6|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Q\(1),
	combout => \inst8|Q[5]~feeder_combout\);

-- Location: FF_X50_Y23_N19
\inst8|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst8|Q[5]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|Q\(5));

-- Location: M9K_X53_Y33_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTBDATAOUT_bus\);

-- Location: M9K_X5_Y20_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y20_N14
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1))))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21~portbdataout\)) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22_combout\);

-- Location: M9K_X33_Y22_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y25_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y20_N24
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~23_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13~portbdataout\))))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~23_combout\);

-- Location: M9K_X53_Y13_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y28_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y20_N8
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53~portbdataout\))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20_combout\);

-- Location: M9K_X53_Y37_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y9_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y20_N10
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~21_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20_combout\ & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45~portbdataout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~21_combout\);

-- Location: M9K_X53_Y17_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y17_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y20_N26
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~36_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~36_combout\);

-- Location: M9K_X33_Y21_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y36_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y20_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~39_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~39_combout\);

-- Location: M9K_X73_Y16_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y3_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y20_N4
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~37_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~37_combout\);

-- Location: M9K_X53_Y4_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y37_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y20_N10
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~38_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~38_combout\);

-- Location: LCCOMB_X51_Y20_N6
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~40_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~39_combout\)) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~37_combout\) # (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~39_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~37_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~38_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~40_combout\);

-- Location: LCCOMB_X51_Y20_N12
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~40_combout\) # 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~36_combout\)))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~36_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~40_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41_combout\);

-- Location: LCCOMB_X51_Y20_N20
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~42_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41_combout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~21_combout\))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~23_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~21_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~42_combout\);

-- Location: FF_X51_Y20_N21
\inst1|uart_tx_i|tx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~42_combout\,
	ena => \inst1|uart_tx_i|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_data\(5));

-- Location: LCCOMB_X50_Y23_N22
\inst6|Q[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|Q[0]~feeder_combout\ = \inst3|count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|count\(0),
	combout => \inst6|Q[0]~feeder_combout\);

-- Location: FF_X50_Y23_N23
\inst6|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst6|Q[0]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Q\(0));

-- Location: LCCOMB_X50_Y23_N24
\inst8|Q[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|Q[4]~feeder_combout\ = \inst6|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Q\(0),
	combout => \inst8|Q[4]~feeder_combout\);

-- Location: FF_X50_Y23_N25
\inst8|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst8|Q[4]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|Q\(4));

-- Location: M9K_X33_Y34_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y25_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y24_N2
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~47_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~47_combout\);

-- Location: M9K_X73_Y32_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y33_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y24_N20
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~48_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116~portbdataout\))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~48_combout\);

-- Location: LCCOMB_X51_Y24_N26
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~49_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~47_combout\) # 
-- ((!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~47_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~48_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~49_combout\);

-- Location: M9K_X53_Y44_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y40_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y24_N22
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~45_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~45_combout\);

-- Location: M9K_X73_Y41_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y37_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y24_N12
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~44_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~44_combout\);

-- Location: LCCOMB_X51_Y24_N8
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~46_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~45_combout\) # 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~45_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~44_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~46_combout\);

-- Location: M9K_X53_Y41_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y35_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y28_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y24_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y24_N18
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1))))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20~portbdataout\))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26_combout\);

-- Location: LCCOMB_X51_Y24_N4
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~27_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12~portbdataout\))))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~27_combout\);

-- Location: M9K_X33_Y38_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y8_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y40_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y35_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X51_Y24_N6
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0)) # 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52~portbdataout\)))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24_combout\);

-- Location: LCCOMB_X51_Y24_N24
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~25_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44~portbdataout\))))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~25_combout\);

-- Location: LCCOMB_X51_Y24_N10
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~43_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~25_combout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~27_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~25_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~43_combout\);

-- Location: LCCOMB_X51_Y24_N16
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~50_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~43_combout\) # ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~49_combout\) # (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~49_combout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~46_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~43_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~50_combout\);

-- Location: FF_X51_Y24_N17
\inst1|uart_tx_i|tx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~50_combout\,
	ena => \inst1|uart_tx_i|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_data\(4));

-- Location: LCCOMB_X51_Y18_N0
\inst1|uart_tx_i|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|Mux0~2_combout\ = (\inst1|uart_tx_i|tx_bit_count\(0) & ((\inst1|uart_tx_i|tx_bit_count\(1)) # ((\inst1|uart_tx_i|tx_data\(5))))) # (!\inst1|uart_tx_i|tx_bit_count\(0) & (!\inst1|uart_tx_i|tx_bit_count\(1) & 
-- ((\inst1|uart_tx_i|tx_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_bit_count\(0),
	datab => \inst1|uart_tx_i|tx_bit_count\(1),
	datac => \inst1|uart_tx_i|tx_data\(5),
	datad => \inst1|uart_tx_i|tx_data\(4),
	combout => \inst1|uart_tx_i|Mux0~2_combout\);

-- Location: LCCOMB_X51_Y18_N22
\inst1|uart_tx_i|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|Mux0~3_combout\ = (\inst1|uart_tx_i|tx_bit_count\(1) & ((\inst1|uart_tx_i|Mux0~2_combout\ & (\inst1|uart_tx_i|tx_data\(7))) # (!\inst1|uart_tx_i|Mux0~2_combout\ & ((\inst1|uart_tx_i|tx_data\(6)))))) # (!\inst1|uart_tx_i|tx_bit_count\(1) & 
-- (((\inst1|uart_tx_i|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_data\(7),
	datab => \inst1|uart_tx_i|tx_bit_count\(1),
	datac => \inst1|uart_tx_i|tx_data\(6),
	datad => \inst1|uart_tx_i|Mux0~2_combout\,
	combout => \inst1|uart_tx_i|Mux0~3_combout\);

-- Location: CLKCTRL_G3
\Tx~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Tx~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Tx~inputclkctrl_outclk\);

-- Location: LCCOMB_X47_Y22_N28
\inst2|count[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst2|count[0]~4_combout\ = !\inst2|count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|count\(0),
	combout => \inst2|count[0]~4_combout\);

-- Location: LCCOMB_X47_Y22_N4
\inst2|count[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst2|count[0]~feeder_combout\ = \inst2|count[0]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|count[0]~4_combout\,
	combout => \inst2|count[0]~feeder_combout\);

-- Location: FF_X47_Y22_N5
\inst2|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Tx~inputclkctrl_outclk\,
	d => \inst2|count[0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \inst16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(0));

-- Location: LCCOMB_X47_Y22_N18
\inst2|count[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst2|count[1]~1_combout\ = \inst2|count\(1) $ (((\inst2|count\(0) & \inst16~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|count\(0),
	datac => \inst2|count\(1),
	datad => \inst16~q\,
	combout => \inst2|count[1]~1_combout\);

-- Location: LCCOMB_X47_Y22_N30
\inst2|count[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst2|count[1]~feeder_combout\ = \inst2|count[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|count[1]~1_combout\,
	combout => \inst2|count[1]~feeder_combout\);

-- Location: FF_X47_Y22_N31
\inst2|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Tx~inputclkctrl_outclk\,
	d => \inst2|count[1]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(1));

-- Location: LCCOMB_X47_Y22_N24
\inst2|count[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst2|count[2]~0_combout\ = \inst2|count\(2) $ (((\inst2|count\(0) & (\inst2|count\(1) & \inst16~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|count\(2),
	datab => \inst2|count\(0),
	datac => \inst2|count\(1),
	datad => \inst16~q\,
	combout => \inst2|count[2]~0_combout\);

-- Location: LCCOMB_X47_Y22_N20
\inst2|count[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst2|count[2]~feeder_combout\ = \inst2|count[2]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|count[2]~0_combout\,
	combout => \inst2|count[2]~feeder_combout\);

-- Location: FF_X47_Y22_N21
\inst2|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Tx~inputclkctrl_outclk\,
	d => \inst2|count[2]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(2));

-- Location: LCCOMB_X47_Y22_N16
\inst2|count[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst2|count[3]~2_combout\ = (\inst2|count\(2) & (\inst2|count\(0) & (\inst2|count\(1) & \inst16~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|count\(2),
	datab => \inst2|count\(0),
	datac => \inst2|count\(1),
	datad => \inst16~q\,
	combout => \inst2|count[3]~2_combout\);

-- Location: LCCOMB_X47_Y22_N6
\inst2|count[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst2|count[3]~3_combout\ = \inst2|count\(3) $ (\inst2|count[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|count\(3),
	datad => \inst2|count[3]~2_combout\,
	combout => \inst2|count[3]~3_combout\);

-- Location: LCCOMB_X47_Y22_N26
\inst2|count[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst2|count[3]~feeder_combout\ = \inst2|count[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|count[3]~3_combout\,
	combout => \inst2|count[3]~feeder_combout\);

-- Location: FF_X47_Y22_N27
\inst2|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Tx~inputclkctrl_outclk\,
	d => \inst2|count[3]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(3));

-- Location: LCCOMB_X50_Y23_N4
\inst17|Q[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst17|Q[3]~feeder_combout\ = \inst2|count\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|count\(3),
	combout => \inst17|Q[3]~feeder_combout\);

-- Location: FF_X50_Y23_N5
\inst17|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst17|Q[3]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|Q\(3));

-- Location: LCCOMB_X50_Y23_N14
\inst8|Q[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|Q[3]~feeder_combout\ = \inst17|Q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|Q\(3),
	combout => \inst8|Q[3]~feeder_combout\);

-- Location: FF_X50_Y23_N15
\inst8|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst8|Q[3]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|Q\(3));

-- Location: M9K_X33_Y10_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y2_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y18_N14
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~22_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~22_combout\);

-- Location: M9K_X73_Y10_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y2_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y18_N20
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~23_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~23_combout\);

-- Location: LCCOMB_X52_Y18_N18
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~24_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~22_combout\) # 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~22_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~23_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~24_combout\);

-- Location: M9K_X53_Y2_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y26_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y18_N10
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~26_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115~portbdataout\))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~26_combout\);

-- Location: M9K_X53_Y18_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y10_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y18_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~25_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~25_combout\);

-- Location: LCCOMB_X52_Y18_N8
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~27_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~25_combout\) # 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~26_combout\ & !\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~26_combout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~25_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~27_combout\);

-- Location: M9K_X33_Y18_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y29_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y34_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y18_N4
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0)) # 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51~portbdataout\)))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12_combout\);

-- Location: M9K_X53_Y38_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y18_N30
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~13_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12_combout\ & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43~portbdataout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~13_combout\);

-- Location: M9K_X53_Y11_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y47_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y18_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y7_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y18_N16
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19~portbdataout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14_combout\);

-- Location: LCCOMB_X52_Y18_N6
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~15_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14_combout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11~portbdataout\)) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~15_combout\);

-- Location: LCCOMB_X52_Y18_N24
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~21_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~13_combout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~13_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~15_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~21_combout\);

-- Location: LCCOMB_X52_Y18_N28
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~28_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~21_combout\) # ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~24_combout\) # (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~24_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~27_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~21_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~28_combout\);

-- Location: FF_X52_Y18_N29
\inst1|uart_tx_i|tx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~28_combout\,
	ena => \inst1|uart_tx_i|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_data\(3));

-- Location: LCCOMB_X50_Y23_N10
\inst17|Q[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst17|Q[2]~feeder_combout\ = \inst2|count\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|count\(2),
	combout => \inst17|Q[2]~feeder_combout\);

-- Location: FF_X50_Y23_N11
\inst17|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst17|Q[2]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|Q\(2));

-- Location: LCCOMB_X50_Y23_N8
\inst8|Q[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|Q[2]~feeder_combout\ = \inst17|Q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|Q\(2),
	combout => \inst8|Q[2]~feeder_combout\);

-- Location: FF_X50_Y23_N9
\inst8|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst8|Q[2]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|Q\(2));

-- Location: M9K_X53_Y24_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y30_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y32_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y42_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y24_N28
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50~portbdataout\) # 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0))))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (((!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0_combout\);

-- Location: LCCOMB_X52_Y24_N30
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~1_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42~portbdataout\))))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~1_combout\);

-- Location: M9K_X73_Y29_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y46_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y31_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y26_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y24_N16
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1))))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18~portbdataout\))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2_combout\);

-- Location: LCCOMB_X52_Y24_N22
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~3_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2_combout\ & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10~portbdataout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~3_combout\);

-- Location: M9K_X33_Y32_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y7_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y24_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~0_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~0_combout\);

-- Location: M9K_X33_Y24_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y43_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y24_N2
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~1_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~1_combout\);

-- Location: M9K_X53_Y45_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y31_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y24_N8
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~2_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~2_combout\);

-- Location: M9K_X53_Y25_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y7_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y24_N10
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~3_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~3_combout\);

-- Location: LCCOMB_X52_Y24_N24
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~4_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~3_combout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~1_combout\) # ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~1_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~2_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~3_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~4_combout\);

-- Location: LCCOMB_X52_Y24_N18
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~4_combout\) # 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~0_combout\)))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~0_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~4_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5_combout\);

-- Location: LCCOMB_X52_Y24_N12
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~6_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5_combout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~1_combout\)) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~1_combout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~3_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~6_combout\);

-- Location: FF_X52_Y24_N13
\inst1|uart_tx_i|tx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~6_combout\,
	ena => \inst1|uart_tx_i|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_data\(2));

-- Location: LCCOMB_X50_Y23_N26
\inst17|Q[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst17|Q[0]~feeder_combout\ = \inst2|count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|count\(0),
	combout => \inst17|Q[0]~feeder_combout\);

-- Location: FF_X50_Y23_N27
\inst17|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst17|Q[0]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|Q\(0));

-- Location: LCCOMB_X50_Y23_N0
\inst8|Q[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|Q[0]~feeder_combout\ = \inst17|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst17|Q\(0),
	combout => \inst8|Q[0]~feeder_combout\);

-- Location: FF_X50_Y23_N1
\inst8|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst8|Q[0]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|Q\(0));

-- Location: M9K_X53_Y23_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y19_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y15_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y14_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y19_N28
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16~portbdataout\)) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10_combout\);

-- Location: LCCOMB_X52_Y19_N26
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~11_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8~portbdataout\))))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~11_combout\);

-- Location: M9K_X33_Y4_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y4_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y1_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y31_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y18_N12
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1))))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48~portbdataout\)) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8_combout\);

-- Location: LCCOMB_X52_Y18_N22
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~9_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8_combout\ & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40~portbdataout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~9_combout\);

-- Location: M9K_X33_Y27_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y1_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y19_N8
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~14_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~14_combout\);

-- Location: M9K_X33_Y15_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y5_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y19_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~16_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~16_combout\);

-- Location: M9K_X53_Y19_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y11_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y19_N14
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~17_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~17_combout\);

-- Location: M9K_X53_Y21_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y11_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y19_N18
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~15_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88~portbdataout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~15_combout\);

-- Location: LCCOMB_X52_Y19_N20
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~18_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~17_combout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~16_combout\) # ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~16_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~17_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~15_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~18_combout\);

-- Location: LCCOMB_X52_Y19_N6
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~18_combout\) # 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~14_combout\)))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~14_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~18_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19_combout\);

-- Location: LCCOMB_X52_Y19_N30
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~20_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19_combout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~9_combout\))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~11_combout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~9_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~20_combout\);

-- Location: FF_X52_Y19_N31
\inst1|uart_tx_i|tx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~20_combout\,
	ena => \inst1|uart_tx_i|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_data\(0));

-- Location: LCCOMB_X50_Y23_N16
\inst17|Q[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst17|Q[1]~feeder_combout\ = \inst2|count\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|count\(1),
	combout => \inst17|Q[1]~feeder_combout\);

-- Location: FF_X50_Y23_N17
\inst17|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst17|Q[1]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|Q\(1));

-- Location: LCCOMB_X50_Y23_N30
\inst8|Q[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|Q[1]~feeder_combout\ = \inst17|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Q\(1),
	combout => \inst8|Q[1]~feeder_combout\);

-- Location: FF_X50_Y23_N31
\inst8|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst~clkctrl_outclk\,
	d => \inst8|Q[1]~feeder_combout\,
	clrn => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|Q\(1));

-- Location: M9K_X53_Y22_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y36_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y14_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y20_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y20_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17~portbdataout\)) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6_combout\);

-- Location: LCCOMB_X52_Y20_N18
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~7_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9~portbdataout\))))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~7_combout\);

-- Location: M9K_X53_Y5_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y36_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y6_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y20_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y20_N24
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49~portbdataout\)) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4_combout\);

-- Location: LCCOMB_X52_Y20_N26
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~5_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4_combout\ & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41~portbdataout\))))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~5_combout\);

-- Location: M9K_X73_Y12_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y3_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y19_N4
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~7_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~7_combout\);

-- Location: M9K_X53_Y27_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y15_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y19_N2
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~8_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~8_combout\);

-- Location: M9K_X33_Y19_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y22_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y19_N22
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~10_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121~portbdataout\)) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121~portbdataout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~10_combout\);

-- Location: M9K_X53_Y20_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTBDATAOUT_bus\);

-- Location: M9K_X73_Y1_N0
\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	portbre => VCC,
	portbaddrstall => \inst15|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \inst~clkctrl_outclk\,
	clk1 => \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk\,
	ena0 => \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w\(3),
	ena1 => \inst15|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \ALT_INV_rst~input_o\,
	portadatain => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTADATAIN_bus\,
	portaaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTAADDR_bus\,
	portbaddr => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y19_N16
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~9_combout\ = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73~portbdataout\))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0) & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(0),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(1),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65~portbdataout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73~portbdataout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~9_combout\);

-- Location: LCCOMB_X52_Y19_N12
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~11_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~10_combout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~8_combout\) # ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~8_combout\,
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~10_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~9_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~11_combout\);

-- Location: LCCOMB_X52_Y19_N10
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~11_combout\) # 
-- ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2) & \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~7_combout\)))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & 
-- (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(2),
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~7_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~11_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12_combout\);

-- Location: LCCOMB_X52_Y19_N24
\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~13_combout\ = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12_combout\)))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3) & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12_combout\ & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~5_combout\))) # 
-- (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12_combout\ & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~7_combout\,
	datab => \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b\(3),
	datac => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~5_combout\,
	datad => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12_combout\,
	combout => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~13_combout\);

-- Location: FF_X52_Y19_N25
\inst1|uart_tx_i|tx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~13_combout\,
	ena => \inst1|uart_tx_i|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|tx_data\(1));

-- Location: LCCOMB_X51_Y18_N2
\inst1|uart_tx_i|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|Mux0~0_combout\ = (\inst1|uart_tx_i|tx_bit_count\(0) & ((\inst1|uart_tx_i|tx_bit_count\(1)) # ((\inst1|uart_tx_i|tx_data\(1))))) # (!\inst1|uart_tx_i|tx_bit_count\(0) & (!\inst1|uart_tx_i|tx_bit_count\(1) & 
-- (\inst1|uart_tx_i|tx_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_bit_count\(0),
	datab => \inst1|uart_tx_i|tx_bit_count\(1),
	datac => \inst1|uart_tx_i|tx_data\(0),
	datad => \inst1|uart_tx_i|tx_data\(1),
	combout => \inst1|uart_tx_i|Mux0~0_combout\);

-- Location: LCCOMB_X51_Y18_N18
\inst1|uart_tx_i|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|Mux0~1_combout\ = (\inst1|uart_tx_i|tx_bit_count\(1) & ((\inst1|uart_tx_i|Mux0~0_combout\ & (\inst1|uart_tx_i|tx_data\(3))) # (!\inst1|uart_tx_i|Mux0~0_combout\ & ((\inst1|uart_tx_i|tx_data\(2)))))) # (!\inst1|uart_tx_i|tx_bit_count\(1) & 
-- (((\inst1|uart_tx_i|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_bit_count\(1),
	datab => \inst1|uart_tx_i|tx_data\(3),
	datac => \inst1|uart_tx_i|tx_data\(2),
	datad => \inst1|uart_tx_i|Mux0~0_combout\,
	combout => \inst1|uart_tx_i|Mux0~1_combout\);

-- Location: LCCOMB_X51_Y18_N12
\inst1|uart_tx_i|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|Mux1~0_combout\ = (!\inst1|uart_tx_i|tx_pstate.startbit~q\ & (((!\inst1|uart_tx_i|tx_bit_count\(2) & \inst1|uart_tx_i|Mux0~1_combout\)) # (!\inst1|uart_tx_i|tx_pstate.databits~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_pstate.startbit~q\,
	datab => \inst1|uart_tx_i|tx_pstate.databits~q\,
	datac => \inst1|uart_tx_i|tx_bit_count\(2),
	datad => \inst1|uart_tx_i|Mux0~1_combout\,
	combout => \inst1|uart_tx_i|Mux1~0_combout\);

-- Location: LCCOMB_X51_Y18_N16
\inst1|uart_tx_i|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_tx_i|Mux1~1_combout\ = (\inst1|uart_tx_i|Mux1~0_combout\) # ((\inst1|uart_tx_i|tx_bit_count\(2) & (!\inst1|uart_tx_i|tx_pstate.startbit~q\ & \inst1|uart_tx_i|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_tx_i|tx_bit_count\(2),
	datab => \inst1|uart_tx_i|tx_pstate.startbit~q\,
	datac => \inst1|uart_tx_i|Mux0~3_combout\,
	datad => \inst1|uart_tx_i|Mux1~0_combout\,
	combout => \inst1|uart_tx_i|Mux1~1_combout\);

-- Location: FF_X51_Y18_N17
\inst1|uart_tx_i|UART_TXD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_tx_i|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_tx_i|UART_TXD~q\);

-- Location: LCCOMB_X65_Y21_N18
\inst1|uart_rx_i|fsm_pstate.idle~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|fsm_pstate.idle~0_combout\ = !\inst1|uart_rx_i|Selector0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|uart_rx_i|Selector0~0_combout\,
	combout => \inst1|uart_rx_i|fsm_pstate.idle~0_combout\);

-- Location: FF_X65_Y21_N19
\inst1|uart_rx_i|fsm_pstate.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_rx_i|fsm_pstate.idle~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_rx_i|fsm_pstate.idle~q\);

-- Location: LCCOMB_X64_Y21_N4
\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout\ = (!\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(0) & \inst1|uart_rx_i|fsm_pstate.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(0),
	datad => \inst1|uart_rx_i|fsm_pstate.idle~q\,
	combout => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout\);

-- Location: LCCOMB_X64_Y21_N14
\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2_combout\ = (\inst1|os_clk_divider_i|DIV_MARK~q\) # (!\inst1|uart_rx_i|fsm_pstate.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|os_clk_divider_i|DIV_MARK~q\,
	datad => \inst1|uart_rx_i|fsm_pstate.idle~q\,
	combout => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2_combout\);

-- Location: FF_X64_Y21_N5
\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout\,
	ena => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(0));

-- Location: LCCOMB_X64_Y21_N2
\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout\ = (\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0_combout\ & (\inst1|uart_rx_i|fsm_pstate.idle~q\ & (\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(0) $ 
-- (\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0_combout\,
	datab => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(0),
	datac => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(1),
	datad => \inst1|uart_rx_i|fsm_pstate.idle~q\,
	combout => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout\);

-- Location: FF_X64_Y21_N3
\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout\,
	ena => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(1));

-- Location: LCCOMB_X64_Y21_N18
\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout\ = (\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(0) & \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(0),
	datad => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(1),
	combout => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout\);

-- Location: LCCOMB_X64_Y21_N28
\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout\ = (\inst1|uart_rx_i|fsm_pstate.idle~q\ & (\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(3) $ (((\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(2) & 
-- \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(2),
	datab => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout\,
	datac => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(3),
	datad => \inst1|uart_rx_i|fsm_pstate.idle~q\,
	combout => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout\);

-- Location: FF_X64_Y21_N29
\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout\,
	ena => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(3));

-- Location: LCCOMB_X64_Y21_N12
\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0_combout\ = (((!\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(1)) # (!\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(0))) # (!\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(3))) # 
-- (!\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(2),
	datab => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(3),
	datac => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(0),
	datad => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(1),
	combout => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0_combout\);

-- Location: LCCOMB_X64_Y21_N22
\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~5_combout\ = (\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0_combout\ & (\inst1|uart_rx_i|fsm_pstate.idle~q\ & (\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout\ $ 
-- (\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0_combout\,
	datab => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout\,
	datac => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(2),
	datad => \inst1|uart_rx_i|fsm_pstate.idle~q\,
	combout => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~5_combout\);

-- Location: FF_X64_Y21_N23
\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~5_combout\,
	ena => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(2));

-- Location: LCCOMB_X64_Y21_N24
\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~1_combout\ = (!\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(2) & (!\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(3) & (\inst1|os_clk_divider_i|DIV_MARK~q\ & 
-- \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(2),
	datab => \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt\(3),
	datac => \inst1|os_clk_divider_i|DIV_MARK~q\,
	datad => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout\,
	combout => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~1_combout\);

-- Location: FF_X64_Y21_N25
\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\);

-- Location: LCCOMB_X65_Y21_N12
\inst1|uart_rx_i|Selector1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|Selector1~0_combout\ = ((\inst1|uart_rx_i|fsm_pstate.startbit~q\ & !\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\)) # (!\inst1|uart_rx_i|fsm_pstate.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|uart_rx_i|fsm_pstate.idle~q\,
	datac => \inst1|uart_rx_i|fsm_pstate.startbit~q\,
	datad => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\,
	combout => \inst1|uart_rx_i|Selector1~0_combout\);

-- Location: FF_X65_Y21_N13
\inst1|uart_rx_i|fsm_pstate.startbit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_rx_i|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_rx_i|fsm_pstate.startbit~q\);

-- Location: LCCOMB_X65_Y21_N26
\inst1|uart_rx_i|rx_bit_count[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|rx_bit_count[0]~0_combout\ = \inst1|uart_rx_i|rx_bit_count\(0) $ (((\inst1|uart_rx_i|fsm_pstate.databits~q\ & \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|uart_rx_i|fsm_pstate.databits~q\,
	datac => \inst1|uart_rx_i|rx_bit_count\(0),
	datad => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\,
	combout => \inst1|uart_rx_i|rx_bit_count[0]~0_combout\);

-- Location: FF_X65_Y21_N27
\inst1|uart_rx_i|rx_bit_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_rx_i|rx_bit_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_rx_i|rx_bit_count\(0));

-- Location: LCCOMB_X65_Y21_N24
\inst1|uart_rx_i|rx_bit_count[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|rx_bit_count[1]~1_combout\ = \inst1|uart_rx_i|rx_bit_count\(1) $ (((\inst1|uart_rx_i|rx_bit_count\(0) & (\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\ & \inst1|uart_rx_i|fsm_pstate.databits~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_rx_i|rx_bit_count\(0),
	datab => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\,
	datac => \inst1|uart_rx_i|rx_bit_count\(1),
	datad => \inst1|uart_rx_i|fsm_pstate.databits~q\,
	combout => \inst1|uart_rx_i|rx_bit_count[1]~1_combout\);

-- Location: FF_X65_Y21_N25
\inst1|uart_rx_i|rx_bit_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_rx_i|rx_bit_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_rx_i|rx_bit_count\(1));

-- Location: LCCOMB_X65_Y21_N10
\inst1|uart_rx_i|rx_bit_count[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|rx_bit_count[2]~2_combout\ = (\inst1|uart_rx_i|fsm_pstate.databits~q\ & (\inst1|uart_rx_i|rx_bit_count\(1) & (\inst1|uart_rx_i|rx_bit_count\(0) & \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_rx_i|fsm_pstate.databits~q\,
	datab => \inst1|uart_rx_i|rx_bit_count\(1),
	datac => \inst1|uart_rx_i|rx_bit_count\(0),
	datad => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\,
	combout => \inst1|uart_rx_i|rx_bit_count[2]~2_combout\);

-- Location: LCCOMB_X65_Y21_N22
\inst1|uart_rx_i|rx_bit_count[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|rx_bit_count[2]~3_combout\ = \inst1|uart_rx_i|rx_bit_count\(2) $ (\inst1|uart_rx_i|rx_bit_count[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|uart_rx_i|rx_bit_count\(2),
	datad => \inst1|uart_rx_i|rx_bit_count[2]~2_combout\,
	combout => \inst1|uart_rx_i|rx_bit_count[2]~3_combout\);

-- Location: FF_X65_Y21_N23
\inst1|uart_rx_i|rx_bit_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_rx_i|rx_bit_count[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_rx_i|rx_bit_count\(2));

-- Location: LCCOMB_X65_Y21_N16
\inst1|uart_rx_i|Selector3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|Selector3~0_combout\ = (\inst1|uart_rx_i|rx_bit_count\(0) & (\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\ & (\inst1|uart_rx_i|rx_bit_count\(2) & \inst1|uart_rx_i|rx_bit_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_rx_i|rx_bit_count\(0),
	datab => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\,
	datac => \inst1|uart_rx_i|rx_bit_count\(2),
	datad => \inst1|uart_rx_i|rx_bit_count\(1),
	combout => \inst1|uart_rx_i|Selector3~0_combout\);

-- Location: LCCOMB_X65_Y21_N28
\inst1|uart_rx_i|Selector2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|Selector2~0_combout\ = (\inst1|uart_rx_i|fsm_pstate.startbit~q\ & ((\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\) # ((\inst1|uart_rx_i|fsm_pstate.databits~q\ & !\inst1|uart_rx_i|Selector3~0_combout\)))) # 
-- (!\inst1|uart_rx_i|fsm_pstate.startbit~q\ & (((\inst1|uart_rx_i|fsm_pstate.databits~q\ & !\inst1|uart_rx_i|Selector3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_rx_i|fsm_pstate.startbit~q\,
	datab => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\,
	datac => \inst1|uart_rx_i|fsm_pstate.databits~q\,
	datad => \inst1|uart_rx_i|Selector3~0_combout\,
	combout => \inst1|uart_rx_i|Selector2~0_combout\);

-- Location: FF_X65_Y21_N29
\inst1|uart_rx_i|fsm_pstate.databits\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_rx_i|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_rx_i|fsm_pstate.databits~q\);

-- Location: LCCOMB_X65_Y21_N30
\inst1|uart_rx_i|Selector3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|Selector3~1_combout\ = (\inst1|uart_rx_i|fsm_pstate.databits~q\ & ((\inst1|uart_rx_i|Selector3~0_combout\) # ((!\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\ & \inst1|uart_rx_i|fsm_pstate.stopbit~q\)))) # 
-- (!\inst1|uart_rx_i|fsm_pstate.databits~q\ & (!\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\ & (\inst1|uart_rx_i|fsm_pstate.stopbit~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|uart_rx_i|fsm_pstate.databits~q\,
	datab => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\,
	datac => \inst1|uart_rx_i|fsm_pstate.stopbit~q\,
	datad => \inst1|uart_rx_i|Selector3~0_combout\,
	combout => \inst1|uart_rx_i|Selector3~1_combout\);

-- Location: FF_X65_Y21_N31
\inst1|uart_rx_i|fsm_pstate.stopbit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_rx_i|Selector3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_rx_i|fsm_pstate.stopbit~q\);

-- Location: LCCOMB_X65_Y21_N0
\inst1|uart_rx_i|Selector0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|uart_rx_i|Selector0~0_combout\ = (\inst1|uart_rx_i|fsm_pstate.stopbit~q\ & \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|uart_rx_i|fsm_pstate.stopbit~q\,
	datad => \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q\,
	combout => \inst1|uart_rx_i|Selector0~0_combout\);

-- Location: FF_X65_Y21_N1
\inst1|uart_rx_i|FRAME_ERROR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock1~inputclkctrl_outclk\,
	d => \inst1|uart_rx_i|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|uart_rx_i|FRAME_ERROR~q\);

-- Location: IOIBUF_X78_Y25_N8
\ReadBuff~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ReadBuff,
	o => \ReadBuff~input_o\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_UART_TXD <= \UART_TXD~output_o\;

ww_DIN_RDY <= \DIN_RDY~output_o\;

ww_DOUT_VLD <= \DOUT_VLD~output_o\;

ww_FRAME_ERROR <= \FRAME_ERROR~output_o\;

ww_PARITY_ERROR <= \PARITY_ERROR~output_o\;
END structure;


