
====================================================================
Clock Cycle #: 1
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0000 set R0, #46      	| IF   (P2): 0004 set R1, #1       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
|
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 0 | REG[ 1] = 0 | REG[ 2] = 0 | REG[ 3] = 0 | REG[ 4] = 0 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 2
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0000 set P0 #46       	| ID   (P2): 0004 set P1 #1        
| Issued:  |0000 set P0 #46 => EXa	|0004 set P1 #1 => EXa	|
| IF   (P1): 0008 set R4, #0       	| IF   (P2): 0012 set R5, #1       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0000 set P0 #46	|0004 set P1 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 0 | REG[ 1] = 0 | REG[ 2] = 0 | REG[ 3] = 0 | REG[ 4] = 0 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 3
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0000 set P0 #46       	| EXa  (P2): 0004 set P1 #1        	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0008 set P2 #0        	| ID   (P2): 0012 set P3 #1        
| Issued:  |0008 set P2 #0 => EXa	|0012 set P3 #1 => EXa	|
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R4 | P3 = R5 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0008 set P2 #0	|0012 set P3 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 0 | REG[ 1] = 0 | REG[ 2] = 0 | REG[ 3] = 0 | REG[ 4] = 0 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 4
| WB   (P1): 0000 set P0 #46       	| WB   (P2): 0004 set P1 #1        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0008 set P2 #0        	| EXa  (P2): 0012 set P3 #1        	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P4, P0, P1   	| ID   (P2): 0020 bgez P4 #28      
| Issued:  |0016 sub P4, P0, P1 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R4 | P3 = R5 | P4 = R2 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P4 #28	

------------ Reorder Buffer----------
|0016 sub P4, P0, P1	|0020 bgez P4 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 1 | REG[ 2] = 0 | REG[ 3] = 0 | REG[ 4] = 0 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 5
| WB   (P1): 0008 set P2 #0        	| WB   (P2): 0012 set P3 #1        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P4, P0, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P2, P3   
| Issued:  |0020 bgez P4 #28 => Cond	|0028 add P5, P2, P3 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R4 | P3 = R5 | P4 = R2 | P5 = R3 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P4 #28	|0024 ret	|0028 add P5, P2, P3	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 1 | REG[ 2] = 0 | REG[ 3] = 0 | REG[ 4] = 0 | REG[ 5] = 1 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 6
| WB   (P1): 0016 sub P4, P0, P1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P4 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R4 | P3 = R5 | P4 = R2 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 1 | REG[ 2] = 45 | REG[ 3] = 0 | REG[ 4] = 0 | REG[ 5] = 1 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 7
| WB   (P1): 0020 bgez P4 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P5, P2, P3   	| ID   (P2): 0032 add P6, P3 #0    
| Issued:  |0028 add P5, P2, P3 => EXa	|0032 add P6, P3 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R4 | P3 = R5 | P4 = R2 | P5 = R3 | P6 = R4 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P5, P2, P3	|0032 add P6, P3 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 1 | REG[ 2] = 45 | REG[ 3] = 0 | REG[ 4] = 0 | REG[ 5] = 1 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 8
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P5, P2, P3   	| EXa  (P2): 0032 add P6, P3 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P5 #0    	| ID   (P2): 0040 add P8, P1 #1    
| Issued:  |0036 add P7, P5 #0 => EXa	|0040 add P8, P1 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R4 | P3 = R5 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P5 #0	|0040 add P8, P1 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 1 | REG[ 2] = 45 | REG[ 3] = 0 | REG[ 4] = 0 | REG[ 5] = 1 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 9
| WB   (P1): 0028 add P5, P2, P3   	| WB   (P2): 0032 add P6, P3 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P5 #0    	| EXa  (P2): 0040 add P8, P1 #1    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P2 #0        	| ID   (P2): 0048 blez P2 #16      
| Issued:  |0044 set P2 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R6 | P3 = R5 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P2 #16	

------------ Reorder Buffer----------
|0044 set P2 #0	|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 1 | REG[ 2] = 45 | REG[ 3] = 1 | REG[ 4] = 1 | REG[ 5] = 1 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 10
| WB   (P1): 0036 add P7, P5 #0    	| WB   (P2): 0040 add P8, P1 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P2 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P2 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R6 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 2 | REG[ 2] = 45 | REG[ 3] = 1 | REG[ 4] = 1 | REG[ 5] = 1 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 11
| WB   (P1): 0044 set P2 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P2 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R6 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 2 | REG[ 2] = 45 | REG[ 3] = 1 | REG[ 4] = 1 | REG[ 5] = 1 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 12
| WB   (P1): 0048 blez P2 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P1, P0, P8   	| ID   (P2): 0020 bgez P1 #28      
| Issued:  |0016 sub P1, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P1 #28	

------------ Reorder Buffer----------
|0016 sub P1, P0, P8	|0020 bgez P1 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 2 | REG[ 2] = 45 | REG[ 3] = 1 | REG[ 4] = 1 | REG[ 5] = 1 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 13
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P1, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P3, P6, P7   
| Issued:  |0020 bgez P1 #28 => Cond	|0028 add P3, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P1 #28	|0024 ret	|0028 add P3, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 2 | REG[ 2] = 45 | REG[ 3] = 1 | REG[ 4] = 1 | REG[ 5] = 1 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 14
| WB   (P1): 0016 sub P1, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P1 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 2 | REG[ 2] = 44 | REG[ 3] = 1 | REG[ 4] = 1 | REG[ 5] = 1 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 15
| WB   (P1): 0020 bgez P1 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P3, P6, P7   	| ID   (P2): 0032 add P4, P7 #0    
| Issued:  |0028 add P3, P6, P7 => EXa	|0032 add P4, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R4 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P3, P6, P7	|0032 add P4, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 2 | REG[ 2] = 44 | REG[ 3] = 1 | REG[ 4] = 1 | REG[ 5] = 1 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 16
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P3, P6, P7   	| EXa  (P2): 0032 add P4, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P3 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P3 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R4 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P3 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 2 | REG[ 2] = 44 | REG[ 3] = 1 | REG[ 4] = 1 | REG[ 5] = 1 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 17
| WB   (P1): 0028 add P3, P6, P7   	| WB   (P2): 0032 add P4, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P3 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P5 #0        	| ID   (P2): 0048 blez P5 #16      
| Issued:  |0044 set P5 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R4 | P5 = R6 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P5 #16	

------------ Reorder Buffer----------
|0044 set P5 #0	|0048 blez P5 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 2 | REG[ 2] = 44 | REG[ 3] = 2 | REG[ 4] = 1 | REG[ 5] = 1 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 18
| WB   (P1): 0036 add P9, P3 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P5 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P5 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R4 | P5 = R6 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P5 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 3 | REG[ 2] = 44 | REG[ 3] = 2 | REG[ 4] = 1 | REG[ 5] = 2 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 19
| WB   (P1): 0044 set P5 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P5 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P3 = R3 | P4 = R4 | P5 = R6 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 3 | REG[ 2] = 44 | REG[ 3] = 2 | REG[ 4] = 1 | REG[ 5] = 2 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 20
| WB   (P1): 0048 blez P5 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P2, P0, P10  	| ID   (P2): 0020 bgez P2 #28      
| Issued:  |0016 sub P2, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R6 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P2 #28	

------------ Reorder Buffer----------
|0016 sub P2, P0, P10	|0020 bgez P2 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 3 | REG[ 2] = 44 | REG[ 3] = 2 | REG[ 4] = 1 | REG[ 5] = 2 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 21
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P2, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P4, P9   
| Issued:  |0020 bgez P2 #28 => Cond	|0028 add P6, P4, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R6 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P2 #28	|0024 ret	|0028 add P6, P4, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 3 | REG[ 2] = 44 | REG[ 3] = 2 | REG[ 4] = 1 | REG[ 5] = 2 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 22
| WB   (P1): 0016 sub P2, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P2 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R6 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 3 | REG[ 2] = 43 | REG[ 3] = 2 | REG[ 4] = 1 | REG[ 5] = 2 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 23
| WB   (P1): 0020 bgez P2 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P1, P4, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P1, P4, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R6 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P1, P4, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 3 | REG[ 2] = 43 | REG[ 3] = 2 | REG[ 4] = 1 | REG[ 5] = 2 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 24
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P1, P4, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P1 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P1 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R6 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P1 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 3 | REG[ 2] = 43 | REG[ 3] = 2 | REG[ 4] = 1 | REG[ 5] = 2 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 25
| WB   (P1): 0028 add P1, P4, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P1 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P3 #0        	| ID   (P2): 0048 blez P3 #16      
| Issued:  |0044 set P3 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P5 = R6 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P3 #16	

------------ Reorder Buffer----------
|0044 set P3 #0	|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 3 | REG[ 2] = 43 | REG[ 3] = 3 | REG[ 4] = 2 | REG[ 5] = 2 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 26
| WB   (P1): 0036 add P7, P1 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P3 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P3 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P5 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 4 | REG[ 2] = 43 | REG[ 3] = 3 | REG[ 4] = 2 | REG[ 5] = 3 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 27
| WB   (P1): 0044 set P3 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P3 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 4 | REG[ 2] = 43 | REG[ 3] = 3 | REG[ 4] = 2 | REG[ 5] = 3 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 28
| WB   (P1): 0048 blez P3 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P4, P0, P8   	| ID   (P2): 0020 bgez P4 #28      
| Issued:  |0016 sub P4, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P4 #28	

------------ Reorder Buffer----------
|0016 sub P4, P0, P8	|0020 bgez P4 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 4 | REG[ 2] = 43 | REG[ 3] = 3 | REG[ 4] = 2 | REG[ 5] = 3 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 29
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P4, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P4 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P4 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 4 | REG[ 2] = 43 | REG[ 3] = 3 | REG[ 4] = 2 | REG[ 5] = 3 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 30
| WB   (P1): 0016 sub P4, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P4 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 4 | REG[ 2] = 42 | REG[ 3] = 3 | REG[ 4] = 2 | REG[ 5] = 3 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 31
| WB   (P1): 0020 bgez P4 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P2, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P2, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P2, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 4 | REG[ 2] = 42 | REG[ 3] = 3 | REG[ 4] = 2 | REG[ 5] = 3 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 32
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P2, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P2 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P2 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P2 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 4 | REG[ 2] = 42 | REG[ 3] = 3 | REG[ 4] = 2 | REG[ 5] = 3 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 33
| WB   (P1): 0028 add P2, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P2 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P1 #0        	| ID   (P2): 0048 blez P1 #16      
| Issued:  |0044 set P1 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P1 #16	

------------ Reorder Buffer----------
|0044 set P1 #0	|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 4 | REG[ 2] = 42 | REG[ 3] = 5 | REG[ 4] = 3 | REG[ 5] = 3 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 34
| WB   (P1): 0036 add P9, P2 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P1 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P1 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 5 | REG[ 2] = 42 | REG[ 3] = 5 | REG[ 4] = 3 | REG[ 5] = 5 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 35
| WB   (P1): 0044 set P1 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P1 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 5 | REG[ 2] = 42 | REG[ 3] = 5 | REG[ 4] = 3 | REG[ 5] = 5 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 36
| WB   (P1): 0048 blez P1 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P3, P0, P10  	| ID   (P2): 0020 bgez P3 #28      
| Issued:  |0016 sub P3, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P3 #28	

------------ Reorder Buffer----------
|0016 sub P3, P0, P10	|0020 bgez P3 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 5 | REG[ 2] = 42 | REG[ 3] = 5 | REG[ 4] = 3 | REG[ 5] = 5 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 37
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P3, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P3 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P3 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 5 | REG[ 2] = 42 | REG[ 3] = 5 | REG[ 4] = 3 | REG[ 5] = 5 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 38
| WB   (P1): 0016 sub P3, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P3 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 5 | REG[ 2] = 41 | REG[ 3] = 5 | REG[ 4] = 3 | REG[ 5] = 5 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 39
| WB   (P1): 0020 bgez P3 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P4, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P4, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P4, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 5 | REG[ 2] = 41 | REG[ 3] = 5 | REG[ 4] = 3 | REG[ 5] = 5 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 40
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P4, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P4 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P4 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P4 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 5 | REG[ 2] = 41 | REG[ 3] = 5 | REG[ 4] = 3 | REG[ 5] = 5 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 41
| WB   (P1): 0028 add P4, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P4 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P2 #0        	| ID   (P2): 0048 blez P2 #16      
| Issued:  |0044 set P2 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P2 #16	

------------ Reorder Buffer----------
|0044 set P2 #0	|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 5 | REG[ 2] = 41 | REG[ 3] = 8 | REG[ 4] = 5 | REG[ 5] = 5 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 42
| WB   (P1): 0036 add P7, P4 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P2 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P2 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 6 | REG[ 2] = 41 | REG[ 3] = 8 | REG[ 4] = 5 | REG[ 5] = 8 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 43
| WB   (P1): 0044 set P2 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P2 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 6 | REG[ 2] = 41 | REG[ 3] = 8 | REG[ 4] = 5 | REG[ 5] = 8 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 44
| WB   (P1): 0048 blez P2 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P1, P0, P8   	| ID   (P2): 0020 bgez P1 #28      
| Issued:  |0016 sub P1, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P1 #28	

------------ Reorder Buffer----------
|0016 sub P1, P0, P8	|0020 bgez P1 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 6 | REG[ 2] = 41 | REG[ 3] = 8 | REG[ 4] = 5 | REG[ 5] = 8 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 45
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P1, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P1 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P1 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 6 | REG[ 2] = 41 | REG[ 3] = 8 | REG[ 4] = 5 | REG[ 5] = 8 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 46
| WB   (P1): 0016 sub P1, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P1 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 6 | REG[ 2] = 40 | REG[ 3] = 8 | REG[ 4] = 5 | REG[ 5] = 8 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 47
| WB   (P1): 0020 bgez P1 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P3, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P3, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P3, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 6 | REG[ 2] = 40 | REG[ 3] = 8 | REG[ 4] = 5 | REG[ 5] = 8 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 48
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P3, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P3 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P3 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P3 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 6 | REG[ 2] = 40 | REG[ 3] = 8 | REG[ 4] = 5 | REG[ 5] = 8 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 49
| WB   (P1): 0028 add P3, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P3 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P4 #0        	| ID   (P2): 0048 blez P4 #16      
| Issued:  |0044 set P4 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P4 #16	

------------ Reorder Buffer----------
|0044 set P4 #0	|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 6 | REG[ 2] = 40 | REG[ 3] = 13 | REG[ 4] = 8 | REG[ 5] = 8 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 50
| WB   (P1): 0036 add P9, P3 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P4 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P4 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 7 | REG[ 2] = 40 | REG[ 3] = 13 | REG[ 4] = 8 | REG[ 5] = 13 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 51
| WB   (P1): 0044 set P4 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P4 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 7 | REG[ 2] = 40 | REG[ 3] = 13 | REG[ 4] = 8 | REG[ 5] = 13 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 52
| WB   (P1): 0048 blez P4 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P2, P0, P10  	| ID   (P2): 0020 bgez P2 #28      
| Issued:  |0016 sub P2, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P2 #28	

------------ Reorder Buffer----------
|0016 sub P2, P0, P10	|0020 bgez P2 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 7 | REG[ 2] = 40 | REG[ 3] = 13 | REG[ 4] = 8 | REG[ 5] = 13 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 53
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P2, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P2 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P2 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 7 | REG[ 2] = 40 | REG[ 3] = 13 | REG[ 4] = 8 | REG[ 5] = 13 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 54
| WB   (P1): 0016 sub P2, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P2 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 7 | REG[ 2] = 39 | REG[ 3] = 13 | REG[ 4] = 8 | REG[ 5] = 13 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 55
| WB   (P1): 0020 bgez P2 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P1, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P1, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P1, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 7 | REG[ 2] = 39 | REG[ 3] = 13 | REG[ 4] = 8 | REG[ 5] = 13 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 56
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P1, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P1 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P1 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P1 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 7 | REG[ 2] = 39 | REG[ 3] = 13 | REG[ 4] = 8 | REG[ 5] = 13 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 57
| WB   (P1): 0028 add P1, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P1 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P3 #0        	| ID   (P2): 0048 blez P3 #16      
| Issued:  |0044 set P3 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P3 #16	

------------ Reorder Buffer----------
|0044 set P3 #0	|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 7 | REG[ 2] = 39 | REG[ 3] = 21 | REG[ 4] = 13 | REG[ 5] = 13 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 58
| WB   (P1): 0036 add P7, P1 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P3 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P3 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 8 | REG[ 2] = 39 | REG[ 3] = 21 | REG[ 4] = 13 | REG[ 5] = 21 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 59
| WB   (P1): 0044 set P3 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P3 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 8 | REG[ 2] = 39 | REG[ 3] = 21 | REG[ 4] = 13 | REG[ 5] = 21 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 60
| WB   (P1): 0048 blez P3 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P4, P0, P8   	| ID   (P2): 0020 bgez P4 #28      
| Issued:  |0016 sub P4, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P4 #28	

------------ Reorder Buffer----------
|0016 sub P4, P0, P8	|0020 bgez P4 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 8 | REG[ 2] = 39 | REG[ 3] = 21 | REG[ 4] = 13 | REG[ 5] = 21 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 61
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P4, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P4 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P4 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 8 | REG[ 2] = 39 | REG[ 3] = 21 | REG[ 4] = 13 | REG[ 5] = 21 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 62
| WB   (P1): 0016 sub P4, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P4 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 8 | REG[ 2] = 38 | REG[ 3] = 21 | REG[ 4] = 13 | REG[ 5] = 21 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 63
| WB   (P1): 0020 bgez P4 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P2, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P2, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P2, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 8 | REG[ 2] = 38 | REG[ 3] = 21 | REG[ 4] = 13 | REG[ 5] = 21 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 64
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P2, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P2 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P2 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P2 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 8 | REG[ 2] = 38 | REG[ 3] = 21 | REG[ 4] = 13 | REG[ 5] = 21 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 65
| WB   (P1): 0028 add P2, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P2 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P1 #0        	| ID   (P2): 0048 blez P1 #16      
| Issued:  |0044 set P1 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P1 #16	

------------ Reorder Buffer----------
|0044 set P1 #0	|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 8 | REG[ 2] = 38 | REG[ 3] = 34 | REG[ 4] = 21 | REG[ 5] = 21 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 66
| WB   (P1): 0036 add P9, P2 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P1 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P1 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 9 | REG[ 2] = 38 | REG[ 3] = 34 | REG[ 4] = 21 | REG[ 5] = 34 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 67
| WB   (P1): 0044 set P1 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P1 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 9 | REG[ 2] = 38 | REG[ 3] = 34 | REG[ 4] = 21 | REG[ 5] = 34 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 68
| WB   (P1): 0048 blez P1 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P3, P0, P10  	| ID   (P2): 0020 bgez P3 #28      
| Issued:  |0016 sub P3, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P3 #28	

------------ Reorder Buffer----------
|0016 sub P3, P0, P10	|0020 bgez P3 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 9 | REG[ 2] = 38 | REG[ 3] = 34 | REG[ 4] = 21 | REG[ 5] = 34 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 69
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P3, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P3 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P3 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 9 | REG[ 2] = 38 | REG[ 3] = 34 | REG[ 4] = 21 | REG[ 5] = 34 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 70
| WB   (P1): 0016 sub P3, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P3 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 9 | REG[ 2] = 37 | REG[ 3] = 34 | REG[ 4] = 21 | REG[ 5] = 34 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 71
| WB   (P1): 0020 bgez P3 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P4, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P4, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P4, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 9 | REG[ 2] = 37 | REG[ 3] = 34 | REG[ 4] = 21 | REG[ 5] = 34 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 72
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P4, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P4 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P4 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P4 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 9 | REG[ 2] = 37 | REG[ 3] = 34 | REG[ 4] = 21 | REG[ 5] = 34 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 73
| WB   (P1): 0028 add P4, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P4 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P2 #0        	| ID   (P2): 0048 blez P2 #16      
| Issued:  |0044 set P2 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P2 #16	

------------ Reorder Buffer----------
|0044 set P2 #0	|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 9 | REG[ 2] = 37 | REG[ 3] = 55 | REG[ 4] = 34 | REG[ 5] = 34 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 74
| WB   (P1): 0036 add P7, P4 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P2 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P2 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 10 | REG[ 2] = 37 | REG[ 3] = 55 | REG[ 4] = 34 | REG[ 5] = 55 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 75
| WB   (P1): 0044 set P2 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P2 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 10 | REG[ 2] = 37 | REG[ 3] = 55 | REG[ 4] = 34 | REG[ 5] = 55 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 76
| WB   (P1): 0048 blez P2 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P1, P0, P8   	| ID   (P2): 0020 bgez P1 #28      
| Issued:  |0016 sub P1, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P1 #28	

------------ Reorder Buffer----------
|0016 sub P1, P0, P8	|0020 bgez P1 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 10 | REG[ 2] = 37 | REG[ 3] = 55 | REG[ 4] = 34 | REG[ 5] = 55 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 77
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P1, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P1 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P1 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 10 | REG[ 2] = 37 | REG[ 3] = 55 | REG[ 4] = 34 | REG[ 5] = 55 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 78
| WB   (P1): 0016 sub P1, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P1 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 10 | REG[ 2] = 36 | REG[ 3] = 55 | REG[ 4] = 34 | REG[ 5] = 55 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 79
| WB   (P1): 0020 bgez P1 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P3, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P3, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P3, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 10 | REG[ 2] = 36 | REG[ 3] = 55 | REG[ 4] = 34 | REG[ 5] = 55 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 80
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P3, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P3 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P3 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P3 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 10 | REG[ 2] = 36 | REG[ 3] = 55 | REG[ 4] = 34 | REG[ 5] = 55 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 81
| WB   (P1): 0028 add P3, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P3 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P4 #0        	| ID   (P2): 0048 blez P4 #16      
| Issued:  |0044 set P4 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P4 #16	

------------ Reorder Buffer----------
|0044 set P4 #0	|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 10 | REG[ 2] = 36 | REG[ 3] = 89 | REG[ 4] = 55 | REG[ 5] = 55 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 82
| WB   (P1): 0036 add P9, P3 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P4 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P4 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 11 | REG[ 2] = 36 | REG[ 3] = 89 | REG[ 4] = 55 | REG[ 5] = 89 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 83
| WB   (P1): 0044 set P4 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P4 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 11 | REG[ 2] = 36 | REG[ 3] = 89 | REG[ 4] = 55 | REG[ 5] = 89 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 84
| WB   (P1): 0048 blez P4 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P2, P0, P10  	| ID   (P2): 0020 bgez P2 #28      
| Issued:  |0016 sub P2, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P2 #28	

------------ Reorder Buffer----------
|0016 sub P2, P0, P10	|0020 bgez P2 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 11 | REG[ 2] = 36 | REG[ 3] = 89 | REG[ 4] = 55 | REG[ 5] = 89 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 85
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P2, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P2 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P2 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 11 | REG[ 2] = 36 | REG[ 3] = 89 | REG[ 4] = 55 | REG[ 5] = 89 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 86
| WB   (P1): 0016 sub P2, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P2 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 11 | REG[ 2] = 35 | REG[ 3] = 89 | REG[ 4] = 55 | REG[ 5] = 89 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 87
| WB   (P1): 0020 bgez P2 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P1, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P1, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P1, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 11 | REG[ 2] = 35 | REG[ 3] = 89 | REG[ 4] = 55 | REG[ 5] = 89 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 88
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P1, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P1 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P1 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P1 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 11 | REG[ 2] = 35 | REG[ 3] = 89 | REG[ 4] = 55 | REG[ 5] = 89 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 89
| WB   (P1): 0028 add P1, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P1 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P3 #0        	| ID   (P2): 0048 blez P3 #16      
| Issued:  |0044 set P3 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P3 #16	

------------ Reorder Buffer----------
|0044 set P3 #0	|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 11 | REG[ 2] = 35 | REG[ 3] = 144 | REG[ 4] = 89 | REG[ 5] = 89 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 90
| WB   (P1): 0036 add P7, P1 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P3 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P3 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 12 | REG[ 2] = 35 | REG[ 3] = 144 | REG[ 4] = 89 | REG[ 5] = 144 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 91
| WB   (P1): 0044 set P3 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P3 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 12 | REG[ 2] = 35 | REG[ 3] = 144 | REG[ 4] = 89 | REG[ 5] = 144 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 92
| WB   (P1): 0048 blez P3 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P4, P0, P8   	| ID   (P2): 0020 bgez P4 #28      
| Issued:  |0016 sub P4, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P4 #28	

------------ Reorder Buffer----------
|0016 sub P4, P0, P8	|0020 bgez P4 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 12 | REG[ 2] = 35 | REG[ 3] = 144 | REG[ 4] = 89 | REG[ 5] = 144 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 93
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P4, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P4 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P4 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 12 | REG[ 2] = 35 | REG[ 3] = 144 | REG[ 4] = 89 | REG[ 5] = 144 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 94
| WB   (P1): 0016 sub P4, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P4 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 12 | REG[ 2] = 34 | REG[ 3] = 144 | REG[ 4] = 89 | REG[ 5] = 144 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 95
| WB   (P1): 0020 bgez P4 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P2, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P2, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P2, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 12 | REG[ 2] = 34 | REG[ 3] = 144 | REG[ 4] = 89 | REG[ 5] = 144 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 96
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P2, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P2 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P2 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P2 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 12 | REG[ 2] = 34 | REG[ 3] = 144 | REG[ 4] = 89 | REG[ 5] = 144 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 97
| WB   (P1): 0028 add P2, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P2 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P1 #0        	| ID   (P2): 0048 blez P1 #16      
| Issued:  |0044 set P1 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P1 #16	

------------ Reorder Buffer----------
|0044 set P1 #0	|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 12 | REG[ 2] = 34 | REG[ 3] = 233 | REG[ 4] = 144 | REG[ 5] = 144 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 98
| WB   (P1): 0036 add P9, P2 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P1 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P1 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 13 | REG[ 2] = 34 | REG[ 3] = 233 | REG[ 4] = 144 | REG[ 5] = 233 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 99
| WB   (P1): 0044 set P1 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P1 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 13 | REG[ 2] = 34 | REG[ 3] = 233 | REG[ 4] = 144 | REG[ 5] = 233 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 100
| WB   (P1): 0048 blez P1 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P3, P0, P10  	| ID   (P2): 0020 bgez P3 #28      
| Issued:  |0016 sub P3, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P3 #28	

------------ Reorder Buffer----------
|0016 sub P3, P0, P10	|0020 bgez P3 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 13 | REG[ 2] = 34 | REG[ 3] = 233 | REG[ 4] = 144 | REG[ 5] = 233 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 101
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P3, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P3 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P3 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 13 | REG[ 2] = 34 | REG[ 3] = 233 | REG[ 4] = 144 | REG[ 5] = 233 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 102
| WB   (P1): 0016 sub P3, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P3 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 13 | REG[ 2] = 33 | REG[ 3] = 233 | REG[ 4] = 144 | REG[ 5] = 233 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 103
| WB   (P1): 0020 bgez P3 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P4, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P4, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P4, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 13 | REG[ 2] = 33 | REG[ 3] = 233 | REG[ 4] = 144 | REG[ 5] = 233 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 104
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P4, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P4 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P4 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P4 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 13 | REG[ 2] = 33 | REG[ 3] = 233 | REG[ 4] = 144 | REG[ 5] = 233 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 105
| WB   (P1): 0028 add P4, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P4 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P2 #0        	| ID   (P2): 0048 blez P2 #16      
| Issued:  |0044 set P2 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P2 #16	

------------ Reorder Buffer----------
|0044 set P2 #0	|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 13 | REG[ 2] = 33 | REG[ 3] = 377 | REG[ 4] = 233 | REG[ 5] = 233 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 106
| WB   (P1): 0036 add P7, P4 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P2 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P2 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 14 | REG[ 2] = 33 | REG[ 3] = 377 | REG[ 4] = 233 | REG[ 5] = 377 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 107
| WB   (P1): 0044 set P2 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P2 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 14 | REG[ 2] = 33 | REG[ 3] = 377 | REG[ 4] = 233 | REG[ 5] = 377 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 108
| WB   (P1): 0048 blez P2 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P1, P0, P8   	| ID   (P2): 0020 bgez P1 #28      
| Issued:  |0016 sub P1, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P1 #28	

------------ Reorder Buffer----------
|0016 sub P1, P0, P8	|0020 bgez P1 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 14 | REG[ 2] = 33 | REG[ 3] = 377 | REG[ 4] = 233 | REG[ 5] = 377 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 109
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P1, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P1 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P1 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 14 | REG[ 2] = 33 | REG[ 3] = 377 | REG[ 4] = 233 | REG[ 5] = 377 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 110
| WB   (P1): 0016 sub P1, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P1 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 14 | REG[ 2] = 32 | REG[ 3] = 377 | REG[ 4] = 233 | REG[ 5] = 377 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 111
| WB   (P1): 0020 bgez P1 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P3, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P3, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P3, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 14 | REG[ 2] = 32 | REG[ 3] = 377 | REG[ 4] = 233 | REG[ 5] = 377 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 112
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P3, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P3 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P3 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P3 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 14 | REG[ 2] = 32 | REG[ 3] = 377 | REG[ 4] = 233 | REG[ 5] = 377 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 113
| WB   (P1): 0028 add P3, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P3 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P4 #0        	| ID   (P2): 0048 blez P4 #16      
| Issued:  |0044 set P4 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P4 #16	

------------ Reorder Buffer----------
|0044 set P4 #0	|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 14 | REG[ 2] = 32 | REG[ 3] = 610 | REG[ 4] = 377 | REG[ 5] = 377 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 114
| WB   (P1): 0036 add P9, P3 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P4 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P4 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 15 | REG[ 2] = 32 | REG[ 3] = 610 | REG[ 4] = 377 | REG[ 5] = 610 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 115
| WB   (P1): 0044 set P4 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P4 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 15 | REG[ 2] = 32 | REG[ 3] = 610 | REG[ 4] = 377 | REG[ 5] = 610 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 116
| WB   (P1): 0048 blez P4 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P2, P0, P10  	| ID   (P2): 0020 bgez P2 #28      
| Issued:  |0016 sub P2, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P2 #28	

------------ Reorder Buffer----------
|0016 sub P2, P0, P10	|0020 bgez P2 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 15 | REG[ 2] = 32 | REG[ 3] = 610 | REG[ 4] = 377 | REG[ 5] = 610 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 117
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P2, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P2 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P2 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 15 | REG[ 2] = 32 | REG[ 3] = 610 | REG[ 4] = 377 | REG[ 5] = 610 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 118
| WB   (P1): 0016 sub P2, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P2 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 15 | REG[ 2] = 31 | REG[ 3] = 610 | REG[ 4] = 377 | REG[ 5] = 610 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 119
| WB   (P1): 0020 bgez P2 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P1, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P1, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P1, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 15 | REG[ 2] = 31 | REG[ 3] = 610 | REG[ 4] = 377 | REG[ 5] = 610 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 120
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P1, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P1 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P1 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P1 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 15 | REG[ 2] = 31 | REG[ 3] = 610 | REG[ 4] = 377 | REG[ 5] = 610 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 121
| WB   (P1): 0028 add P1, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P1 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P3 #0        	| ID   (P2): 0048 blez P3 #16      
| Issued:  |0044 set P3 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P3 #16	

------------ Reorder Buffer----------
|0044 set P3 #0	|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 15 | REG[ 2] = 31 | REG[ 3] = 987 | REG[ 4] = 610 | REG[ 5] = 610 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 122
| WB   (P1): 0036 add P7, P1 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P3 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P3 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 16 | REG[ 2] = 31 | REG[ 3] = 987 | REG[ 4] = 610 | REG[ 5] = 987 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 123
| WB   (P1): 0044 set P3 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P3 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 16 | REG[ 2] = 31 | REG[ 3] = 987 | REG[ 4] = 610 | REG[ 5] = 987 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 124
| WB   (P1): 0048 blez P3 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P4, P0, P8   	| ID   (P2): 0020 bgez P4 #28      
| Issued:  |0016 sub P4, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P4 #28	

------------ Reorder Buffer----------
|0016 sub P4, P0, P8	|0020 bgez P4 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 16 | REG[ 2] = 31 | REG[ 3] = 987 | REG[ 4] = 610 | REG[ 5] = 987 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 125
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P4, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P4 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P4 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 16 | REG[ 2] = 31 | REG[ 3] = 987 | REG[ 4] = 610 | REG[ 5] = 987 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 126
| WB   (P1): 0016 sub P4, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P4 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 16 | REG[ 2] = 30 | REG[ 3] = 987 | REG[ 4] = 610 | REG[ 5] = 987 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 127
| WB   (P1): 0020 bgez P4 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P2, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P2, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P2, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 16 | REG[ 2] = 30 | REG[ 3] = 987 | REG[ 4] = 610 | REG[ 5] = 987 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 128
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P2, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P2 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P2 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P2 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 16 | REG[ 2] = 30 | REG[ 3] = 987 | REG[ 4] = 610 | REG[ 5] = 987 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 129
| WB   (P1): 0028 add P2, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P2 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P1 #0        	| ID   (P2): 0048 blez P1 #16      
| Issued:  |0044 set P1 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P1 #16	

------------ Reorder Buffer----------
|0044 set P1 #0	|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 16 | REG[ 2] = 30 | REG[ 3] = 1597 | REG[ 4] = 987 | REG[ 5] = 987 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 130
| WB   (P1): 0036 add P9, P2 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P1 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P1 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 17 | REG[ 2] = 30 | REG[ 3] = 1597 | REG[ 4] = 987 | REG[ 5] = 1597 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 131
| WB   (P1): 0044 set P1 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P1 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 17 | REG[ 2] = 30 | REG[ 3] = 1597 | REG[ 4] = 987 | REG[ 5] = 1597 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 132
| WB   (P1): 0048 blez P1 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P3, P0, P10  	| ID   (P2): 0020 bgez P3 #28      
| Issued:  |0016 sub P3, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P3 #28	

------------ Reorder Buffer----------
|0016 sub P3, P0, P10	|0020 bgez P3 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 17 | REG[ 2] = 30 | REG[ 3] = 1597 | REG[ 4] = 987 | REG[ 5] = 1597 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 133
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P3, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P3 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P3 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 17 | REG[ 2] = 30 | REG[ 3] = 1597 | REG[ 4] = 987 | REG[ 5] = 1597 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 134
| WB   (P1): 0016 sub P3, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P3 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 17 | REG[ 2] = 29 | REG[ 3] = 1597 | REG[ 4] = 987 | REG[ 5] = 1597 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 135
| WB   (P1): 0020 bgez P3 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P4, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P4, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P4, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 17 | REG[ 2] = 29 | REG[ 3] = 1597 | REG[ 4] = 987 | REG[ 5] = 1597 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 136
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P4, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P4 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P4 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P4 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 17 | REG[ 2] = 29 | REG[ 3] = 1597 | REG[ 4] = 987 | REG[ 5] = 1597 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 137
| WB   (P1): 0028 add P4, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P4 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P2 #0        	| ID   (P2): 0048 blez P2 #16      
| Issued:  |0044 set P2 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P2 #16	

------------ Reorder Buffer----------
|0044 set P2 #0	|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 17 | REG[ 2] = 29 | REG[ 3] = 2584 | REG[ 4] = 1597 | REG[ 5] = 1597 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 138
| WB   (P1): 0036 add P7, P4 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P2 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P2 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 18 | REG[ 2] = 29 | REG[ 3] = 2584 | REG[ 4] = 1597 | REG[ 5] = 2584 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 139
| WB   (P1): 0044 set P2 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P2 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 18 | REG[ 2] = 29 | REG[ 3] = 2584 | REG[ 4] = 1597 | REG[ 5] = 2584 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 140
| WB   (P1): 0048 blez P2 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P1, P0, P8   	| ID   (P2): 0020 bgez P1 #28      
| Issued:  |0016 sub P1, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P1 #28	

------------ Reorder Buffer----------
|0016 sub P1, P0, P8	|0020 bgez P1 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 18 | REG[ 2] = 29 | REG[ 3] = 2584 | REG[ 4] = 1597 | REG[ 5] = 2584 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 141
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P1, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P1 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P1 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 18 | REG[ 2] = 29 | REG[ 3] = 2584 | REG[ 4] = 1597 | REG[ 5] = 2584 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 142
| WB   (P1): 0016 sub P1, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P1 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 18 | REG[ 2] = 28 | REG[ 3] = 2584 | REG[ 4] = 1597 | REG[ 5] = 2584 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 143
| WB   (P1): 0020 bgez P1 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P3, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P3, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P3, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 18 | REG[ 2] = 28 | REG[ 3] = 2584 | REG[ 4] = 1597 | REG[ 5] = 2584 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 144
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P3, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P3 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P3 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P3 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 18 | REG[ 2] = 28 | REG[ 3] = 2584 | REG[ 4] = 1597 | REG[ 5] = 2584 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 145
| WB   (P1): 0028 add P3, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P3 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P4 #0        	| ID   (P2): 0048 blez P4 #16      
| Issued:  |0044 set P4 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P4 #16	

------------ Reorder Buffer----------
|0044 set P4 #0	|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 18 | REG[ 2] = 28 | REG[ 3] = 4181 | REG[ 4] = 2584 | REG[ 5] = 2584 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 146
| WB   (P1): 0036 add P9, P3 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P4 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P4 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 19 | REG[ 2] = 28 | REG[ 3] = 4181 | REG[ 4] = 2584 | REG[ 5] = 4181 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 147
| WB   (P1): 0044 set P4 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P4 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 19 | REG[ 2] = 28 | REG[ 3] = 4181 | REG[ 4] = 2584 | REG[ 5] = 4181 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 148
| WB   (P1): 0048 blez P4 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P2, P0, P10  	| ID   (P2): 0020 bgez P2 #28      
| Issued:  |0016 sub P2, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P2 #28	

------------ Reorder Buffer----------
|0016 sub P2, P0, P10	|0020 bgez P2 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 19 | REG[ 2] = 28 | REG[ 3] = 4181 | REG[ 4] = 2584 | REG[ 5] = 4181 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 149
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P2, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P2 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P2 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 19 | REG[ 2] = 28 | REG[ 3] = 4181 | REG[ 4] = 2584 | REG[ 5] = 4181 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 150
| WB   (P1): 0016 sub P2, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P2 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 19 | REG[ 2] = 27 | REG[ 3] = 4181 | REG[ 4] = 2584 | REG[ 5] = 4181 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 151
| WB   (P1): 0020 bgez P2 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P1, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P1, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P1, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 19 | REG[ 2] = 27 | REG[ 3] = 4181 | REG[ 4] = 2584 | REG[ 5] = 4181 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 152
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P1, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P1 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P1 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P1 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 19 | REG[ 2] = 27 | REG[ 3] = 4181 | REG[ 4] = 2584 | REG[ 5] = 4181 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 153
| WB   (P1): 0028 add P1, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P1 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P3 #0        	| ID   (P2): 0048 blez P3 #16      
| Issued:  |0044 set P3 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P3 #16	

------------ Reorder Buffer----------
|0044 set P3 #0	|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 19 | REG[ 2] = 27 | REG[ 3] = 6765 | REG[ 4] = 4181 | REG[ 5] = 4181 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 154
| WB   (P1): 0036 add P7, P1 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P3 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P3 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 20 | REG[ 2] = 27 | REG[ 3] = 6765 | REG[ 4] = 4181 | REG[ 5] = 6765 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 155
| WB   (P1): 0044 set P3 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P3 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 20 | REG[ 2] = 27 | REG[ 3] = 6765 | REG[ 4] = 4181 | REG[ 5] = 6765 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 156
| WB   (P1): 0048 blez P3 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P4, P0, P8   	| ID   (P2): 0020 bgez P4 #28      
| Issued:  |0016 sub P4, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P4 #28	

------------ Reorder Buffer----------
|0016 sub P4, P0, P8	|0020 bgez P4 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 20 | REG[ 2] = 27 | REG[ 3] = 6765 | REG[ 4] = 4181 | REG[ 5] = 6765 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 157
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P4, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P4 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P4 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 20 | REG[ 2] = 27 | REG[ 3] = 6765 | REG[ 4] = 4181 | REG[ 5] = 6765 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 158
| WB   (P1): 0016 sub P4, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P4 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 20 | REG[ 2] = 26 | REG[ 3] = 6765 | REG[ 4] = 4181 | REG[ 5] = 6765 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 159
| WB   (P1): 0020 bgez P4 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P2, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P2, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P2, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 20 | REG[ 2] = 26 | REG[ 3] = 6765 | REG[ 4] = 4181 | REG[ 5] = 6765 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 160
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P2, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P2 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P2 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P2 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 20 | REG[ 2] = 26 | REG[ 3] = 6765 | REG[ 4] = 4181 | REG[ 5] = 6765 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 161
| WB   (P1): 0028 add P2, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P2 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P1 #0        	| ID   (P2): 0048 blez P1 #16      
| Issued:  |0044 set P1 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P1 #16	

------------ Reorder Buffer----------
|0044 set P1 #0	|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 20 | REG[ 2] = 26 | REG[ 3] = 10946 | REG[ 4] = 6765 | REG[ 5] = 6765 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 162
| WB   (P1): 0036 add P9, P2 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P1 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P1 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 21 | REG[ 2] = 26 | REG[ 3] = 10946 | REG[ 4] = 6765 | REG[ 5] = 10946 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 163
| WB   (P1): 0044 set P1 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P1 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 21 | REG[ 2] = 26 | REG[ 3] = 10946 | REG[ 4] = 6765 | REG[ 5] = 10946 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 164
| WB   (P1): 0048 blez P1 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P3, P0, P10  	| ID   (P2): 0020 bgez P3 #28      
| Issued:  |0016 sub P3, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P3 #28	

------------ Reorder Buffer----------
|0016 sub P3, P0, P10	|0020 bgez P3 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 21 | REG[ 2] = 26 | REG[ 3] = 10946 | REG[ 4] = 6765 | REG[ 5] = 10946 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 165
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P3, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P3 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P3 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 21 | REG[ 2] = 26 | REG[ 3] = 10946 | REG[ 4] = 6765 | REG[ 5] = 10946 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 166
| WB   (P1): 0016 sub P3, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P3 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 21 | REG[ 2] = 25 | REG[ 3] = 10946 | REG[ 4] = 6765 | REG[ 5] = 10946 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 167
| WB   (P1): 0020 bgez P3 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P4, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P4, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P4, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 21 | REG[ 2] = 25 | REG[ 3] = 10946 | REG[ 4] = 6765 | REG[ 5] = 10946 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 168
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P4, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P4 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P4 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P4 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 21 | REG[ 2] = 25 | REG[ 3] = 10946 | REG[ 4] = 6765 | REG[ 5] = 10946 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 169
| WB   (P1): 0028 add P4, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P4 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P2 #0        	| ID   (P2): 0048 blez P2 #16      
| Issued:  |0044 set P2 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P2 #16	

------------ Reorder Buffer----------
|0044 set P2 #0	|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 21 | REG[ 2] = 25 | REG[ 3] = 17711 | REG[ 4] = 10946 | REG[ 5] = 10946 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 170
| WB   (P1): 0036 add P7, P4 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P2 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P2 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 22 | REG[ 2] = 25 | REG[ 3] = 17711 | REG[ 4] = 10946 | REG[ 5] = 17711 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 171
| WB   (P1): 0044 set P2 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P2 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 22 | REG[ 2] = 25 | REG[ 3] = 17711 | REG[ 4] = 10946 | REG[ 5] = 17711 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 172
| WB   (P1): 0048 blez P2 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P1, P0, P8   	| ID   (P2): 0020 bgez P1 #28      
| Issued:  |0016 sub P1, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P1 #28	

------------ Reorder Buffer----------
|0016 sub P1, P0, P8	|0020 bgez P1 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 22 | REG[ 2] = 25 | REG[ 3] = 17711 | REG[ 4] = 10946 | REG[ 5] = 17711 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 173
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P1, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P1 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P1 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 22 | REG[ 2] = 25 | REG[ 3] = 17711 | REG[ 4] = 10946 | REG[ 5] = 17711 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 174
| WB   (P1): 0016 sub P1, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P1 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 22 | REG[ 2] = 24 | REG[ 3] = 17711 | REG[ 4] = 10946 | REG[ 5] = 17711 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 175
| WB   (P1): 0020 bgez P1 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P3, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P3, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P3, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 22 | REG[ 2] = 24 | REG[ 3] = 17711 | REG[ 4] = 10946 | REG[ 5] = 17711 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 176
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P3, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P3 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P3 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P3 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 22 | REG[ 2] = 24 | REG[ 3] = 17711 | REG[ 4] = 10946 | REG[ 5] = 17711 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 177
| WB   (P1): 0028 add P3, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P3 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P4 #0        	| ID   (P2): 0048 blez P4 #16      
| Issued:  |0044 set P4 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P4 #16	

------------ Reorder Buffer----------
|0044 set P4 #0	|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 22 | REG[ 2] = 24 | REG[ 3] = 28657 | REG[ 4] = 17711 | REG[ 5] = 17711 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 178
| WB   (P1): 0036 add P9, P3 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P4 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P4 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 23 | REG[ 2] = 24 | REG[ 3] = 28657 | REG[ 4] = 17711 | REG[ 5] = 28657 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 179
| WB   (P1): 0044 set P4 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P4 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 23 | REG[ 2] = 24 | REG[ 3] = 28657 | REG[ 4] = 17711 | REG[ 5] = 28657 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 180
| WB   (P1): 0048 blez P4 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P2, P0, P10  	| ID   (P2): 0020 bgez P2 #28      
| Issued:  |0016 sub P2, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P2 #28	

------------ Reorder Buffer----------
|0016 sub P2, P0, P10	|0020 bgez P2 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 23 | REG[ 2] = 24 | REG[ 3] = 28657 | REG[ 4] = 17711 | REG[ 5] = 28657 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 181
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P2, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P2 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P2 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 23 | REG[ 2] = 24 | REG[ 3] = 28657 | REG[ 4] = 17711 | REG[ 5] = 28657 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 182
| WB   (P1): 0016 sub P2, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P2 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 23 | REG[ 2] = 23 | REG[ 3] = 28657 | REG[ 4] = 17711 | REG[ 5] = 28657 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 183
| WB   (P1): 0020 bgez P2 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P1, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P1, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P1, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 23 | REG[ 2] = 23 | REG[ 3] = 28657 | REG[ 4] = 17711 | REG[ 5] = 28657 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 184
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P1, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P1 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P1 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P1 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 23 | REG[ 2] = 23 | REG[ 3] = 28657 | REG[ 4] = 17711 | REG[ 5] = 28657 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 185
| WB   (P1): 0028 add P1, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P1 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P3 #0        	| ID   (P2): 0048 blez P3 #16      
| Issued:  |0044 set P3 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P3 #16	

------------ Reorder Buffer----------
|0044 set P3 #0	|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 23 | REG[ 2] = 23 | REG[ 3] = 46368 | REG[ 4] = 28657 | REG[ 5] = 28657 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 186
| WB   (P1): 0036 add P7, P1 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P3 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P3 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 24 | REG[ 2] = 23 | REG[ 3] = 46368 | REG[ 4] = 28657 | REG[ 5] = 46368 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 187
| WB   (P1): 0044 set P3 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P3 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 24 | REG[ 2] = 23 | REG[ 3] = 46368 | REG[ 4] = 28657 | REG[ 5] = 46368 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 188
| WB   (P1): 0048 blez P3 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P4, P0, P8   	| ID   (P2): 0020 bgez P4 #28      
| Issued:  |0016 sub P4, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P4 #28	

------------ Reorder Buffer----------
|0016 sub P4, P0, P8	|0020 bgez P4 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 24 | REG[ 2] = 23 | REG[ 3] = 46368 | REG[ 4] = 28657 | REG[ 5] = 46368 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 189
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P4, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P4 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P4 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 24 | REG[ 2] = 23 | REG[ 3] = 46368 | REG[ 4] = 28657 | REG[ 5] = 46368 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 190
| WB   (P1): 0016 sub P4, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P4 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 24 | REG[ 2] = 22 | REG[ 3] = 46368 | REG[ 4] = 28657 | REG[ 5] = 46368 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 191
| WB   (P1): 0020 bgez P4 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P2, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P2, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P2, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 24 | REG[ 2] = 22 | REG[ 3] = 46368 | REG[ 4] = 28657 | REG[ 5] = 46368 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 192
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P2, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P2 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P2 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P2 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 24 | REG[ 2] = 22 | REG[ 3] = 46368 | REG[ 4] = 28657 | REG[ 5] = 46368 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 193
| WB   (P1): 0028 add P2, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P2 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P1 #0        	| ID   (P2): 0048 blez P1 #16      
| Issued:  |0044 set P1 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P1 #16	

------------ Reorder Buffer----------
|0044 set P1 #0	|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 24 | REG[ 2] = 22 | REG[ 3] = 75025 | REG[ 4] = 46368 | REG[ 5] = 46368 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 194
| WB   (P1): 0036 add P9, P2 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P1 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P1 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 25 | REG[ 2] = 22 | REG[ 3] = 75025 | REG[ 4] = 46368 | REG[ 5] = 75025 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 195
| WB   (P1): 0044 set P1 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P1 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 25 | REG[ 2] = 22 | REG[ 3] = 75025 | REG[ 4] = 46368 | REG[ 5] = 75025 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 196
| WB   (P1): 0048 blez P1 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P3, P0, P10  	| ID   (P2): 0020 bgez P3 #28      
| Issued:  |0016 sub P3, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P3 #28	

------------ Reorder Buffer----------
|0016 sub P3, P0, P10	|0020 bgez P3 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 25 | REG[ 2] = 22 | REG[ 3] = 75025 | REG[ 4] = 46368 | REG[ 5] = 75025 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 197
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P3, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P3 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P3 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 25 | REG[ 2] = 22 | REG[ 3] = 75025 | REG[ 4] = 46368 | REG[ 5] = 75025 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 198
| WB   (P1): 0016 sub P3, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P3 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 25 | REG[ 2] = 21 | REG[ 3] = 75025 | REG[ 4] = 46368 | REG[ 5] = 75025 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 199
| WB   (P1): 0020 bgez P3 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P4, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P4, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P4, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 25 | REG[ 2] = 21 | REG[ 3] = 75025 | REG[ 4] = 46368 | REG[ 5] = 75025 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 200
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P4, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P4 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P4 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P4 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 25 | REG[ 2] = 21 | REG[ 3] = 75025 | REG[ 4] = 46368 | REG[ 5] = 75025 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 201
| WB   (P1): 0028 add P4, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P4 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P2 #0        	| ID   (P2): 0048 blez P2 #16      
| Issued:  |0044 set P2 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P2 #16	

------------ Reorder Buffer----------
|0044 set P2 #0	|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 25 | REG[ 2] = 21 | REG[ 3] = 121393 | REG[ 4] = 75025 | REG[ 5] = 75025 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 202
| WB   (P1): 0036 add P7, P4 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P2 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P2 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 26 | REG[ 2] = 21 | REG[ 3] = 121393 | REG[ 4] = 75025 | REG[ 5] = 121393 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 203
| WB   (P1): 0044 set P2 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P2 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 26 | REG[ 2] = 21 | REG[ 3] = 121393 | REG[ 4] = 75025 | REG[ 5] = 121393 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 204
| WB   (P1): 0048 blez P2 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P1, P0, P8   	| ID   (P2): 0020 bgez P1 #28      
| Issued:  |0016 sub P1, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P1 #28	

------------ Reorder Buffer----------
|0016 sub P1, P0, P8	|0020 bgez P1 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 26 | REG[ 2] = 21 | REG[ 3] = 121393 | REG[ 4] = 75025 | REG[ 5] = 121393 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 205
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P1, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P1 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P1 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 26 | REG[ 2] = 21 | REG[ 3] = 121393 | REG[ 4] = 75025 | REG[ 5] = 121393 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 206
| WB   (P1): 0016 sub P1, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P1 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 26 | REG[ 2] = 20 | REG[ 3] = 121393 | REG[ 4] = 75025 | REG[ 5] = 121393 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 207
| WB   (P1): 0020 bgez P1 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P3, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P3, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P3, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 26 | REG[ 2] = 20 | REG[ 3] = 121393 | REG[ 4] = 75025 | REG[ 5] = 121393 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 208
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P3, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P3 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P3 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P3 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 26 | REG[ 2] = 20 | REG[ 3] = 121393 | REG[ 4] = 75025 | REG[ 5] = 121393 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 209
| WB   (P1): 0028 add P3, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P3 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P4 #0        	| ID   (P2): 0048 blez P4 #16      
| Issued:  |0044 set P4 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P4 #16	

------------ Reorder Buffer----------
|0044 set P4 #0	|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 26 | REG[ 2] = 20 | REG[ 3] = 196418 | REG[ 4] = 121393 | REG[ 5] = 121393 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 210
| WB   (P1): 0036 add P9, P3 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P4 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P4 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 27 | REG[ 2] = 20 | REG[ 3] = 196418 | REG[ 4] = 121393 | REG[ 5] = 196418 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 211
| WB   (P1): 0044 set P4 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P4 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 27 | REG[ 2] = 20 | REG[ 3] = 196418 | REG[ 4] = 121393 | REG[ 5] = 196418 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 212
| WB   (P1): 0048 blez P4 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P2, P0, P10  	| ID   (P2): 0020 bgez P2 #28      
| Issued:  |0016 sub P2, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P2 #28	

------------ Reorder Buffer----------
|0016 sub P2, P0, P10	|0020 bgez P2 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 27 | REG[ 2] = 20 | REG[ 3] = 196418 | REG[ 4] = 121393 | REG[ 5] = 196418 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 213
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P2, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P2 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P2 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 27 | REG[ 2] = 20 | REG[ 3] = 196418 | REG[ 4] = 121393 | REG[ 5] = 196418 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 214
| WB   (P1): 0016 sub P2, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P2 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 27 | REG[ 2] = 19 | REG[ 3] = 196418 | REG[ 4] = 121393 | REG[ 5] = 196418 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 215
| WB   (P1): 0020 bgez P2 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P1, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P1, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P1, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 27 | REG[ 2] = 19 | REG[ 3] = 196418 | REG[ 4] = 121393 | REG[ 5] = 196418 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 216
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P1, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P1 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P1 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P1 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 27 | REG[ 2] = 19 | REG[ 3] = 196418 | REG[ 4] = 121393 | REG[ 5] = 196418 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 217
| WB   (P1): 0028 add P1, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P1 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P3 #0        	| ID   (P2): 0048 blez P3 #16      
| Issued:  |0044 set P3 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P3 #16	

------------ Reorder Buffer----------
|0044 set P3 #0	|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 27 | REG[ 2] = 19 | REG[ 3] = 317811 | REG[ 4] = 196418 | REG[ 5] = 196418 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 218
| WB   (P1): 0036 add P7, P1 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P3 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P3 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 28 | REG[ 2] = 19 | REG[ 3] = 317811 | REG[ 4] = 196418 | REG[ 5] = 317811 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 219
| WB   (P1): 0044 set P3 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P3 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 28 | REG[ 2] = 19 | REG[ 3] = 317811 | REG[ 4] = 196418 | REG[ 5] = 317811 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 220
| WB   (P1): 0048 blez P3 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P4, P0, P8   	| ID   (P2): 0020 bgez P4 #28      
| Issued:  |0016 sub P4, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P4 #28	

------------ Reorder Buffer----------
|0016 sub P4, P0, P8	|0020 bgez P4 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 28 | REG[ 2] = 19 | REG[ 3] = 317811 | REG[ 4] = 196418 | REG[ 5] = 317811 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 221
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P4, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P4 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P4 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 28 | REG[ 2] = 19 | REG[ 3] = 317811 | REG[ 4] = 196418 | REG[ 5] = 317811 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 222
| WB   (P1): 0016 sub P4, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P4 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 28 | REG[ 2] = 18 | REG[ 3] = 317811 | REG[ 4] = 196418 | REG[ 5] = 317811 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 223
| WB   (P1): 0020 bgez P4 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P2, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P2, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P2, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 28 | REG[ 2] = 18 | REG[ 3] = 317811 | REG[ 4] = 196418 | REG[ 5] = 317811 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 224
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P2, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P2 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P2 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P2 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 28 | REG[ 2] = 18 | REG[ 3] = 317811 | REG[ 4] = 196418 | REG[ 5] = 317811 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 225
| WB   (P1): 0028 add P2, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P2 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P1 #0        	| ID   (P2): 0048 blez P1 #16      
| Issued:  |0044 set P1 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P1 #16	

------------ Reorder Buffer----------
|0044 set P1 #0	|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 28 | REG[ 2] = 18 | REG[ 3] = 514229 | REG[ 4] = 317811 | REG[ 5] = 317811 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 226
| WB   (P1): 0036 add P9, P2 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P1 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P1 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 29 | REG[ 2] = 18 | REG[ 3] = 514229 | REG[ 4] = 317811 | REG[ 5] = 514229 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 227
| WB   (P1): 0044 set P1 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P1 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 29 | REG[ 2] = 18 | REG[ 3] = 514229 | REG[ 4] = 317811 | REG[ 5] = 514229 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 228
| WB   (P1): 0048 blez P1 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P3, P0, P10  	| ID   (P2): 0020 bgez P3 #28      
| Issued:  |0016 sub P3, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P3 #28	

------------ Reorder Buffer----------
|0016 sub P3, P0, P10	|0020 bgez P3 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 29 | REG[ 2] = 18 | REG[ 3] = 514229 | REG[ 4] = 317811 | REG[ 5] = 514229 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 229
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P3, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P3 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P3 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 29 | REG[ 2] = 18 | REG[ 3] = 514229 | REG[ 4] = 317811 | REG[ 5] = 514229 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 230
| WB   (P1): 0016 sub P3, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P3 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 29 | REG[ 2] = 17 | REG[ 3] = 514229 | REG[ 4] = 317811 | REG[ 5] = 514229 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 231
| WB   (P1): 0020 bgez P3 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P4, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P4, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P4, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 29 | REG[ 2] = 17 | REG[ 3] = 514229 | REG[ 4] = 317811 | REG[ 5] = 514229 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 232
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P4, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P4 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P4 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P4 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 29 | REG[ 2] = 17 | REG[ 3] = 514229 | REG[ 4] = 317811 | REG[ 5] = 514229 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 233
| WB   (P1): 0028 add P4, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P4 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P2 #0        	| ID   (P2): 0048 blez P2 #16      
| Issued:  |0044 set P2 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P2 #16	

------------ Reorder Buffer----------
|0044 set P2 #0	|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 29 | REG[ 2] = 17 | REG[ 3] = 832040 | REG[ 4] = 514229 | REG[ 5] = 514229 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 234
| WB   (P1): 0036 add P7, P4 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P2 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P2 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 30 | REG[ 2] = 17 | REG[ 3] = 832040 | REG[ 4] = 514229 | REG[ 5] = 832040 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 235
| WB   (P1): 0044 set P2 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P2 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 30 | REG[ 2] = 17 | REG[ 3] = 832040 | REG[ 4] = 514229 | REG[ 5] = 832040 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 236
| WB   (P1): 0048 blez P2 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P1, P0, P8   	| ID   (P2): 0020 bgez P1 #28      
| Issued:  |0016 sub P1, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P1 #28	

------------ Reorder Buffer----------
|0016 sub P1, P0, P8	|0020 bgez P1 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 30 | REG[ 2] = 17 | REG[ 3] = 832040 | REG[ 4] = 514229 | REG[ 5] = 832040 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 237
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P1, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P1 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P1 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 30 | REG[ 2] = 17 | REG[ 3] = 832040 | REG[ 4] = 514229 | REG[ 5] = 832040 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 238
| WB   (P1): 0016 sub P1, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P1 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 30 | REG[ 2] = 16 | REG[ 3] = 832040 | REG[ 4] = 514229 | REG[ 5] = 832040 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 239
| WB   (P1): 0020 bgez P1 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P3, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P3, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P3, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 30 | REG[ 2] = 16 | REG[ 3] = 832040 | REG[ 4] = 514229 | REG[ 5] = 832040 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 240
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P3, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P3 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P3 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P3 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 30 | REG[ 2] = 16 | REG[ 3] = 832040 | REG[ 4] = 514229 | REG[ 5] = 832040 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 241
| WB   (P1): 0028 add P3, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P3 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P4 #0        	| ID   (P2): 0048 blez P4 #16      
| Issued:  |0044 set P4 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P4 #16	

------------ Reorder Buffer----------
|0044 set P4 #0	|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 30 | REG[ 2] = 16 | REG[ 3] = 1346269 | REG[ 4] = 832040 | REG[ 5] = 832040 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 242
| WB   (P1): 0036 add P9, P3 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P4 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P4 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 31 | REG[ 2] = 16 | REG[ 3] = 1346269 | REG[ 4] = 832040 | REG[ 5] = 1346269 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 243
| WB   (P1): 0044 set P4 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P4 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 31 | REG[ 2] = 16 | REG[ 3] = 1346269 | REG[ 4] = 832040 | REG[ 5] = 1346269 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 244
| WB   (P1): 0048 blez P4 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P2, P0, P10  	| ID   (P2): 0020 bgez P2 #28      
| Issued:  |0016 sub P2, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P2 #28	

------------ Reorder Buffer----------
|0016 sub P2, P0, P10	|0020 bgez P2 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 31 | REG[ 2] = 16 | REG[ 3] = 1346269 | REG[ 4] = 832040 | REG[ 5] = 1346269 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 245
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P2, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P2 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P2 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 31 | REG[ 2] = 16 | REG[ 3] = 1346269 | REG[ 4] = 832040 | REG[ 5] = 1346269 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 246
| WB   (P1): 0016 sub P2, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P2 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 31 | REG[ 2] = 15 | REG[ 3] = 1346269 | REG[ 4] = 832040 | REG[ 5] = 1346269 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 247
| WB   (P1): 0020 bgez P2 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P1, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P1, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P1, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 31 | REG[ 2] = 15 | REG[ 3] = 1346269 | REG[ 4] = 832040 | REG[ 5] = 1346269 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 248
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P1, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P1 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P1 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P1 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 31 | REG[ 2] = 15 | REG[ 3] = 1346269 | REG[ 4] = 832040 | REG[ 5] = 1346269 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 249
| WB   (P1): 0028 add P1, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P1 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P3 #0        	| ID   (P2): 0048 blez P3 #16      
| Issued:  |0044 set P3 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P3 #16	

------------ Reorder Buffer----------
|0044 set P3 #0	|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 31 | REG[ 2] = 15 | REG[ 3] = 2178309 | REG[ 4] = 1346269 | REG[ 5] = 1346269 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 250
| WB   (P1): 0036 add P7, P1 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P3 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P3 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 32 | REG[ 2] = 15 | REG[ 3] = 2178309 | REG[ 4] = 1346269 | REG[ 5] = 2178309 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 251
| WB   (P1): 0044 set P3 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P3 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 32 | REG[ 2] = 15 | REG[ 3] = 2178309 | REG[ 4] = 1346269 | REG[ 5] = 2178309 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 252
| WB   (P1): 0048 blez P3 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P4, P0, P8   	| ID   (P2): 0020 bgez P4 #28      
| Issued:  |0016 sub P4, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P4 #28	

------------ Reorder Buffer----------
|0016 sub P4, P0, P8	|0020 bgez P4 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 32 | REG[ 2] = 15 | REG[ 3] = 2178309 | REG[ 4] = 1346269 | REG[ 5] = 2178309 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 253
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P4, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P4 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P4 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 32 | REG[ 2] = 15 | REG[ 3] = 2178309 | REG[ 4] = 1346269 | REG[ 5] = 2178309 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 254
| WB   (P1): 0016 sub P4, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P4 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 32 | REG[ 2] = 14 | REG[ 3] = 2178309 | REG[ 4] = 1346269 | REG[ 5] = 2178309 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 255
| WB   (P1): 0020 bgez P4 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P2, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P2, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P2, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 32 | REG[ 2] = 14 | REG[ 3] = 2178309 | REG[ 4] = 1346269 | REG[ 5] = 2178309 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 256
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P2, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P2 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P2 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P2 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 32 | REG[ 2] = 14 | REG[ 3] = 2178309 | REG[ 4] = 1346269 | REG[ 5] = 2178309 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 257
| WB   (P1): 0028 add P2, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P2 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P1 #0        	| ID   (P2): 0048 blez P1 #16      
| Issued:  |0044 set P1 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P1 #16	

------------ Reorder Buffer----------
|0044 set P1 #0	|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 32 | REG[ 2] = 14 | REG[ 3] = 3524578 | REG[ 4] = 2178309 | REG[ 5] = 2178309 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 258
| WB   (P1): 0036 add P9, P2 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P1 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P1 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 33 | REG[ 2] = 14 | REG[ 3] = 3524578 | REG[ 4] = 2178309 | REG[ 5] = 3524578 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 259
| WB   (P1): 0044 set P1 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P1 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 33 | REG[ 2] = 14 | REG[ 3] = 3524578 | REG[ 4] = 2178309 | REG[ 5] = 3524578 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 260
| WB   (P1): 0048 blez P1 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P3, P0, P10  	| ID   (P2): 0020 bgez P3 #28      
| Issued:  |0016 sub P3, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P3 #28	

------------ Reorder Buffer----------
|0016 sub P3, P0, P10	|0020 bgez P3 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 33 | REG[ 2] = 14 | REG[ 3] = 3524578 | REG[ 4] = 2178309 | REG[ 5] = 3524578 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 261
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P3, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P3 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P3 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 33 | REG[ 2] = 14 | REG[ 3] = 3524578 | REG[ 4] = 2178309 | REG[ 5] = 3524578 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 262
| WB   (P1): 0016 sub P3, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P3 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 33 | REG[ 2] = 13 | REG[ 3] = 3524578 | REG[ 4] = 2178309 | REG[ 5] = 3524578 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 263
| WB   (P1): 0020 bgez P3 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P4, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P4, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P4, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 33 | REG[ 2] = 13 | REG[ 3] = 3524578 | REG[ 4] = 2178309 | REG[ 5] = 3524578 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 264
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P4, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P4 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P4 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P4 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 33 | REG[ 2] = 13 | REG[ 3] = 3524578 | REG[ 4] = 2178309 | REG[ 5] = 3524578 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 265
| WB   (P1): 0028 add P4, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P4 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P2 #0        	| ID   (P2): 0048 blez P2 #16      
| Issued:  |0044 set P2 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P2 #16	

------------ Reorder Buffer----------
|0044 set P2 #0	|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 33 | REG[ 2] = 13 | REG[ 3] = 5702887 | REG[ 4] = 3524578 | REG[ 5] = 3524578 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 266
| WB   (P1): 0036 add P7, P4 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P2 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P2 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 34 | REG[ 2] = 13 | REG[ 3] = 5702887 | REG[ 4] = 3524578 | REG[ 5] = 5702887 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 267
| WB   (P1): 0044 set P2 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P2 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 34 | REG[ 2] = 13 | REG[ 3] = 5702887 | REG[ 4] = 3524578 | REG[ 5] = 5702887 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 268
| WB   (P1): 0048 blez P2 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P1, P0, P8   	| ID   (P2): 0020 bgez P1 #28      
| Issued:  |0016 sub P1, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P1 #28	

------------ Reorder Buffer----------
|0016 sub P1, P0, P8	|0020 bgez P1 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 34 | REG[ 2] = 13 | REG[ 3] = 5702887 | REG[ 4] = 3524578 | REG[ 5] = 5702887 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 269
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P1, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P1 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P1 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 34 | REG[ 2] = 13 | REG[ 3] = 5702887 | REG[ 4] = 3524578 | REG[ 5] = 5702887 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 270
| WB   (P1): 0016 sub P1, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P1 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 34 | REG[ 2] = 12 | REG[ 3] = 5702887 | REG[ 4] = 3524578 | REG[ 5] = 5702887 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 271
| WB   (P1): 0020 bgez P1 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P3, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P3, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P3, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 34 | REG[ 2] = 12 | REG[ 3] = 5702887 | REG[ 4] = 3524578 | REG[ 5] = 5702887 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 272
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P3, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P3 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P3 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P3 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 34 | REG[ 2] = 12 | REG[ 3] = 5702887 | REG[ 4] = 3524578 | REG[ 5] = 5702887 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 273
| WB   (P1): 0028 add P3, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P3 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P4 #0        	| ID   (P2): 0048 blez P4 #16      
| Issued:  |0044 set P4 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P4 #16	

------------ Reorder Buffer----------
|0044 set P4 #0	|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 34 | REG[ 2] = 12 | REG[ 3] = 9227465 | REG[ 4] = 5702887 | REG[ 5] = 5702887 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 274
| WB   (P1): 0036 add P9, P3 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P4 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P4 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 35 | REG[ 2] = 12 | REG[ 3] = 9227465 | REG[ 4] = 5702887 | REG[ 5] = 9227465 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 275
| WB   (P1): 0044 set P4 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P4 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 35 | REG[ 2] = 12 | REG[ 3] = 9227465 | REG[ 4] = 5702887 | REG[ 5] = 9227465 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 276
| WB   (P1): 0048 blez P4 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P2, P0, P10  	| ID   (P2): 0020 bgez P2 #28      
| Issued:  |0016 sub P2, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P2 #28	

------------ Reorder Buffer----------
|0016 sub P2, P0, P10	|0020 bgez P2 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 35 | REG[ 2] = 12 | REG[ 3] = 9227465 | REG[ 4] = 5702887 | REG[ 5] = 9227465 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 277
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P2, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P2 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P2 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 35 | REG[ 2] = 12 | REG[ 3] = 9227465 | REG[ 4] = 5702887 | REG[ 5] = 9227465 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 278
| WB   (P1): 0016 sub P2, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P2 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 35 | REG[ 2] = 11 | REG[ 3] = 9227465 | REG[ 4] = 5702887 | REG[ 5] = 9227465 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 279
| WB   (P1): 0020 bgez P2 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P1, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P1, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P1, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 35 | REG[ 2] = 11 | REG[ 3] = 9227465 | REG[ 4] = 5702887 | REG[ 5] = 9227465 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 280
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P1, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P1 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P1 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P1 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 35 | REG[ 2] = 11 | REG[ 3] = 9227465 | REG[ 4] = 5702887 | REG[ 5] = 9227465 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 281
| WB   (P1): 0028 add P1, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P1 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P3 #0        	| ID   (P2): 0048 blez P3 #16      
| Issued:  |0044 set P3 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P3 #16	

------------ Reorder Buffer----------
|0044 set P3 #0	|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 35 | REG[ 2] = 11 | REG[ 3] = 14930352 | REG[ 4] = 9227465 | REG[ 5] = 9227465 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 282
| WB   (P1): 0036 add P7, P1 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P3 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P3 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 36 | REG[ 2] = 11 | REG[ 3] = 14930352 | REG[ 4] = 9227465 | REG[ 5] = 14930352 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 283
| WB   (P1): 0044 set P3 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P3 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 36 | REG[ 2] = 11 | REG[ 3] = 14930352 | REG[ 4] = 9227465 | REG[ 5] = 14930352 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 284
| WB   (P1): 0048 blez P3 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P4, P0, P8   	| ID   (P2): 0020 bgez P4 #28      
| Issued:  |0016 sub P4, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P4 #28	

------------ Reorder Buffer----------
|0016 sub P4, P0, P8	|0020 bgez P4 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 36 | REG[ 2] = 11 | REG[ 3] = 14930352 | REG[ 4] = 9227465 | REG[ 5] = 14930352 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 285
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P4, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P4 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P4 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 36 | REG[ 2] = 11 | REG[ 3] = 14930352 | REG[ 4] = 9227465 | REG[ 5] = 14930352 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 286
| WB   (P1): 0016 sub P4, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P4 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 36 | REG[ 2] = 10 | REG[ 3] = 14930352 | REG[ 4] = 9227465 | REG[ 5] = 14930352 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 287
| WB   (P1): 0020 bgez P4 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P2, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P2, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P2, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 36 | REG[ 2] = 10 | REG[ 3] = 14930352 | REG[ 4] = 9227465 | REG[ 5] = 14930352 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 288
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P2, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P2 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P2 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P2 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 36 | REG[ 2] = 10 | REG[ 3] = 14930352 | REG[ 4] = 9227465 | REG[ 5] = 14930352 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 289
| WB   (P1): 0028 add P2, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P2 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P1 #0        	| ID   (P2): 0048 blez P1 #16      
| Issued:  |0044 set P1 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P1 #16	

------------ Reorder Buffer----------
|0044 set P1 #0	|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 36 | REG[ 2] = 10 | REG[ 3] = 24157817 | REG[ 4] = 14930352 | REG[ 5] = 14930352 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 290
| WB   (P1): 0036 add P9, P2 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P1 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P1 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 37 | REG[ 2] = 10 | REG[ 3] = 24157817 | REG[ 4] = 14930352 | REG[ 5] = 24157817 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 291
| WB   (P1): 0044 set P1 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P1 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 37 | REG[ 2] = 10 | REG[ 3] = 24157817 | REG[ 4] = 14930352 | REG[ 5] = 24157817 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 292
| WB   (P1): 0048 blez P1 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P3, P0, P10  	| ID   (P2): 0020 bgez P3 #28      
| Issued:  |0016 sub P3, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P3 #28	

------------ Reorder Buffer----------
|0016 sub P3, P0, P10	|0020 bgez P3 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 37 | REG[ 2] = 10 | REG[ 3] = 24157817 | REG[ 4] = 14930352 | REG[ 5] = 24157817 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 293
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P3, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P3 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P3 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 37 | REG[ 2] = 10 | REG[ 3] = 24157817 | REG[ 4] = 14930352 | REG[ 5] = 24157817 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 294
| WB   (P1): 0016 sub P3, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P3 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 37 | REG[ 2] = 9 | REG[ 3] = 24157817 | REG[ 4] = 14930352 | REG[ 5] = 24157817 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 295
| WB   (P1): 0020 bgez P3 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P4, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P4, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P4, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 37 | REG[ 2] = 9 | REG[ 3] = 24157817 | REG[ 4] = 14930352 | REG[ 5] = 24157817 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 296
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P4, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P4 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P4 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P4 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 37 | REG[ 2] = 9 | REG[ 3] = 24157817 | REG[ 4] = 14930352 | REG[ 5] = 24157817 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 297
| WB   (P1): 0028 add P4, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P4 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P2 #0        	| ID   (P2): 0048 blez P2 #16      
| Issued:  |0044 set P2 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P2 #16	

------------ Reorder Buffer----------
|0044 set P2 #0	|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 37 | REG[ 2] = 9 | REG[ 3] = 39088169 | REG[ 4] = 24157817 | REG[ 5] = 24157817 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 298
| WB   (P1): 0036 add P7, P4 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P2 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P2 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 38 | REG[ 2] = 9 | REG[ 3] = 39088169 | REG[ 4] = 24157817 | REG[ 5] = 39088169 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 299
| WB   (P1): 0044 set P2 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P2 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 38 | REG[ 2] = 9 | REG[ 3] = 39088169 | REG[ 4] = 24157817 | REG[ 5] = 39088169 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 300
| WB   (P1): 0048 blez P2 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P1, P0, P8   	| ID   (P2): 0020 bgez P1 #28      
| Issued:  |0016 sub P1, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P1 #28	

------------ Reorder Buffer----------
|0016 sub P1, P0, P8	|0020 bgez P1 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 38 | REG[ 2] = 9 | REG[ 3] = 39088169 | REG[ 4] = 24157817 | REG[ 5] = 39088169 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 301
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P1, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P1 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P1 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 38 | REG[ 2] = 9 | REG[ 3] = 39088169 | REG[ 4] = 24157817 | REG[ 5] = 39088169 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 302
| WB   (P1): 0016 sub P1, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P1 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 38 | REG[ 2] = 8 | REG[ 3] = 39088169 | REG[ 4] = 24157817 | REG[ 5] = 39088169 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 303
| WB   (P1): 0020 bgez P1 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P3, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P3, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P3, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 38 | REG[ 2] = 8 | REG[ 3] = 39088169 | REG[ 4] = 24157817 | REG[ 5] = 39088169 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 304
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P3, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P3 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P3 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P3 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 38 | REG[ 2] = 8 | REG[ 3] = 39088169 | REG[ 4] = 24157817 | REG[ 5] = 39088169 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 305
| WB   (P1): 0028 add P3, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P3 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P4 #0        	| ID   (P2): 0048 blez P4 #16      
| Issued:  |0044 set P4 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P4 #16	

------------ Reorder Buffer----------
|0044 set P4 #0	|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 38 | REG[ 2] = 8 | REG[ 3] = 63245986 | REG[ 4] = 39088169 | REG[ 5] = 39088169 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 306
| WB   (P1): 0036 add P9, P3 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P4 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P4 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 39 | REG[ 2] = 8 | REG[ 3] = 63245986 | REG[ 4] = 39088169 | REG[ 5] = 63245986 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 307
| WB   (P1): 0044 set P4 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P4 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 39 | REG[ 2] = 8 | REG[ 3] = 63245986 | REG[ 4] = 39088169 | REG[ 5] = 63245986 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 308
| WB   (P1): 0048 blez P4 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P2, P0, P10  	| ID   (P2): 0020 bgez P2 #28      
| Issued:  |0016 sub P2, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P2 #28	

------------ Reorder Buffer----------
|0016 sub P2, P0, P10	|0020 bgez P2 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 39 | REG[ 2] = 8 | REG[ 3] = 63245986 | REG[ 4] = 39088169 | REG[ 5] = 63245986 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 309
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P2, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P2 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P2 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 39 | REG[ 2] = 8 | REG[ 3] = 63245986 | REG[ 4] = 39088169 | REG[ 5] = 63245986 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 310
| WB   (P1): 0016 sub P2, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P2 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 39 | REG[ 2] = 7 | REG[ 3] = 63245986 | REG[ 4] = 39088169 | REG[ 5] = 63245986 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 311
| WB   (P1): 0020 bgez P2 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P1, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P1, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P1, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 39 | REG[ 2] = 7 | REG[ 3] = 63245986 | REG[ 4] = 39088169 | REG[ 5] = 63245986 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 312
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P1, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P1 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P1 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P1 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 39 | REG[ 2] = 7 | REG[ 3] = 63245986 | REG[ 4] = 39088169 | REG[ 5] = 63245986 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 313
| WB   (P1): 0028 add P1, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P1 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P3 #0        	| ID   (P2): 0048 blez P3 #16      
| Issued:  |0044 set P3 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P3 #16	

------------ Reorder Buffer----------
|0044 set P3 #0	|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 39 | REG[ 2] = 7 | REG[ 3] = 102334155 | REG[ 4] = 63245986 | REG[ 5] = 63245986 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 314
| WB   (P1): 0036 add P7, P1 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P3 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P3 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 40 | REG[ 2] = 7 | REG[ 3] = 102334155 | REG[ 4] = 63245986 | REG[ 5] = 102334155 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 315
| WB   (P1): 0044 set P3 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P3 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 40 | REG[ 2] = 7 | REG[ 3] = 102334155 | REG[ 4] = 63245986 | REG[ 5] = 102334155 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 316
| WB   (P1): 0048 blez P3 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P4, P0, P8   	| ID   (P2): 0020 bgez P4 #28      
| Issued:  |0016 sub P4, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P4 #28	

------------ Reorder Buffer----------
|0016 sub P4, P0, P8	|0020 bgez P4 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 40 | REG[ 2] = 7 | REG[ 3] = 102334155 | REG[ 4] = 63245986 | REG[ 5] = 102334155 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 317
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P4, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P4 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P4 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 40 | REG[ 2] = 7 | REG[ 3] = 102334155 | REG[ 4] = 63245986 | REG[ 5] = 102334155 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 318
| WB   (P1): 0016 sub P4, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P4 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 40 | REG[ 2] = 6 | REG[ 3] = 102334155 | REG[ 4] = 63245986 | REG[ 5] = 102334155 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 319
| WB   (P1): 0020 bgez P4 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P2, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P2, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P2, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 40 | REG[ 2] = 6 | REG[ 3] = 102334155 | REG[ 4] = 63245986 | REG[ 5] = 102334155 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 320
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P2, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P2 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P2 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P2 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 40 | REG[ 2] = 6 | REG[ 3] = 102334155 | REG[ 4] = 63245986 | REG[ 5] = 102334155 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 321
| WB   (P1): 0028 add P2, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P2 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P1 #0        	| ID   (P2): 0048 blez P1 #16      
| Issued:  |0044 set P1 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P1 #16	

------------ Reorder Buffer----------
|0044 set P1 #0	|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 40 | REG[ 2] = 6 | REG[ 3] = 165580141 | REG[ 4] = 102334155 | REG[ 5] = 102334155 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 322
| WB   (P1): 0036 add P9, P2 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P1 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P1 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 41 | REG[ 2] = 6 | REG[ 3] = 165580141 | REG[ 4] = 102334155 | REG[ 5] = 165580141 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 323
| WB   (P1): 0044 set P1 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P1 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 41 | REG[ 2] = 6 | REG[ 3] = 165580141 | REG[ 4] = 102334155 | REG[ 5] = 165580141 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 324
| WB   (P1): 0048 blez P1 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P3, P0, P10  	| ID   (P2): 0020 bgez P3 #28      
| Issued:  |0016 sub P3, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P3 #28	

------------ Reorder Buffer----------
|0016 sub P3, P0, P10	|0020 bgez P3 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 41 | REG[ 2] = 6 | REG[ 3] = 165580141 | REG[ 4] = 102334155 | REG[ 5] = 165580141 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 325
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P3, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P3 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P3 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 41 | REG[ 2] = 6 | REG[ 3] = 165580141 | REG[ 4] = 102334155 | REG[ 5] = 165580141 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 326
| WB   (P1): 0016 sub P3, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P3 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 41 | REG[ 2] = 5 | REG[ 3] = 165580141 | REG[ 4] = 102334155 | REG[ 5] = 165580141 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 327
| WB   (P1): 0020 bgez P3 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P4, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P4, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P4, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 41 | REG[ 2] = 5 | REG[ 3] = 165580141 | REG[ 4] = 102334155 | REG[ 5] = 165580141 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 328
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P4, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P4 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P4 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P4 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 41 | REG[ 2] = 5 | REG[ 3] = 165580141 | REG[ 4] = 102334155 | REG[ 5] = 165580141 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 329
| WB   (P1): 0028 add P4, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P4 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P2 #0        	| ID   (P2): 0048 blez P2 #16      
| Issued:  |0044 set P2 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P2 #16	

------------ Reorder Buffer----------
|0044 set P2 #0	|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 41 | REG[ 2] = 5 | REG[ 3] = 267914296 | REG[ 4] = 165580141 | REG[ 5] = 165580141 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 330
| WB   (P1): 0036 add P7, P4 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P2 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P2 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 42 | REG[ 2] = 5 | REG[ 3] = 267914296 | REG[ 4] = 165580141 | REG[ 5] = 267914296 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 331
| WB   (P1): 0044 set P2 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P2 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 42 | REG[ 2] = 5 | REG[ 3] = 267914296 | REG[ 4] = 165580141 | REG[ 5] = 267914296 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 332
| WB   (P1): 0048 blez P2 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P1, P0, P8   	| ID   (P2): 0020 bgez P1 #28      
| Issued:  |0016 sub P1, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P1 #28	

------------ Reorder Buffer----------
|0016 sub P1, P0, P8	|0020 bgez P1 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 42 | REG[ 2] = 5 | REG[ 3] = 267914296 | REG[ 4] = 165580141 | REG[ 5] = 267914296 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 333
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P1, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P1 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P1 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 42 | REG[ 2] = 5 | REG[ 3] = 267914296 | REG[ 4] = 165580141 | REG[ 5] = 267914296 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 334
| WB   (P1): 0016 sub P1, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P1 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 42 | REG[ 2] = 4 | REG[ 3] = 267914296 | REG[ 4] = 165580141 | REG[ 5] = 267914296 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 335
| WB   (P1): 0020 bgez P1 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P3, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P3, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P3, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 42 | REG[ 2] = 4 | REG[ 3] = 267914296 | REG[ 4] = 165580141 | REG[ 5] = 267914296 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 336
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P3, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P3 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P3 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P3 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 42 | REG[ 2] = 4 | REG[ 3] = 267914296 | REG[ 4] = 165580141 | REG[ 5] = 267914296 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 337
| WB   (P1): 0028 add P3, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P3 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P4 #0        	| ID   (P2): 0048 blez P4 #16      
| Issued:  |0044 set P4 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P4 #16	

------------ Reorder Buffer----------
|0044 set P4 #0	|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 42 | REG[ 2] = 4 | REG[ 3] = 433494437 | REG[ 4] = 267914296 | REG[ 5] = 267914296 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 338
| WB   (P1): 0036 add P9, P3 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P4 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P4 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 43 | REG[ 2] = 4 | REG[ 3] = 433494437 | REG[ 4] = 267914296 | REG[ 5] = 433494437 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 339
| WB   (P1): 0044 set P4 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P4 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 43 | REG[ 2] = 4 | REG[ 3] = 433494437 | REG[ 4] = 267914296 | REG[ 5] = 433494437 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 340
| WB   (P1): 0048 blez P4 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P2, P0, P10  	| ID   (P2): 0020 bgez P2 #28      
| Issued:  |0016 sub P2, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P2 #28	

------------ Reorder Buffer----------
|0016 sub P2, P0, P10	|0020 bgez P2 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 43 | REG[ 2] = 4 | REG[ 3] = 433494437 | REG[ 4] = 267914296 | REG[ 5] = 433494437 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 341
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P2, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P2 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P2 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 43 | REG[ 2] = 4 | REG[ 3] = 433494437 | REG[ 4] = 267914296 | REG[ 5] = 433494437 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 342
| WB   (P1): 0016 sub P2, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P2 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 43 | REG[ 2] = 3 | REG[ 3] = 433494437 | REG[ 4] = 267914296 | REG[ 5] = 433494437 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 343
| WB   (P1): 0020 bgez P2 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P1, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P1, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P1, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 43 | REG[ 2] = 3 | REG[ 3] = 433494437 | REG[ 4] = 267914296 | REG[ 5] = 433494437 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 344
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P1, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P1 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P1 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P1 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 43 | REG[ 2] = 3 | REG[ 3] = 433494437 | REG[ 4] = 267914296 | REG[ 5] = 433494437 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 345
| WB   (P1): 0028 add P1, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P1 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P3 #0        	| ID   (P2): 0048 blez P3 #16      
| Issued:  |0044 set P3 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P3 #16	

------------ Reorder Buffer----------
|0044 set P3 #0	|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 43 | REG[ 2] = 3 | REG[ 3] = 701408733 | REG[ 4] = 433494437 | REG[ 5] = 433494437 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 346
| WB   (P1): 0036 add P7, P1 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P3 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P3 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P3 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 44 | REG[ 2] = 3 | REG[ 3] = 701408733 | REG[ 4] = 433494437 | REG[ 5] = 701408733 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 347
| WB   (P1): 0044 set P3 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P3 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 44 | REG[ 2] = 3 | REG[ 3] = 701408733 | REG[ 4] = 433494437 | REG[ 5] = 701408733 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 348
| WB   (P1): 0048 blez P3 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P4, P0, P8   	| ID   (P2): 0020 bgez P4 #28      
| Issued:  |0016 sub P4, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P4 #28	

------------ Reorder Buffer----------
|0016 sub P4, P0, P8	|0020 bgez P4 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 44 | REG[ 2] = 3 | REG[ 3] = 701408733 | REG[ 4] = 433494437 | REG[ 5] = 701408733 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 349
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P4, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P4 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R2 | P3 = R6 | P4 = R2 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P4 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 44 | REG[ 2] = 3 | REG[ 3] = 701408733 | REG[ 4] = 433494437 | REG[ 5] = 701408733 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 350
| WB   (P1): 0016 sub P4, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P4 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P3 = R6 | P4 = R2 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 44 | REG[ 2] = 2 | REG[ 3] = 701408733 | REG[ 4] = 433494437 | REG[ 5] = 701408733 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 351
| WB   (P1): 0020 bgez P4 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P2, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P2, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P2, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 44 | REG[ 2] = 2 | REG[ 3] = 701408733 | REG[ 4] = 433494437 | REG[ 5] = 701408733 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 352
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P2, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P2 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P2 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R3 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P2 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 44 | REG[ 2] = 2 | REG[ 3] = 701408733 | REG[ 4] = 433494437 | REG[ 5] = 701408733 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 353
| WB   (P1): 0028 add P2, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P2 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P1 #0        	| ID   (P2): 0048 blez P1 #16      
| Issued:  |0044 set P1 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P1 #16	

------------ Reorder Buffer----------
|0044 set P1 #0	|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 44 | REG[ 2] = 2 | REG[ 3] = 1134903170 | REG[ 4] = 701408733 | REG[ 5] = 701408733 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 354
| WB   (P1): 0036 add P9, P2 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P1 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P1 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R6 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P1 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 45 | REG[ 2] = 2 | REG[ 3] = 1134903170 | REG[ 4] = 701408733 | REG[ 5] = 1134903170 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 355
| WB   (P1): 0044 set P1 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P1 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 45 | REG[ 2] = 2 | REG[ 3] = 1134903170 | REG[ 4] = 701408733 | REG[ 5] = 1134903170 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 356
| WB   (P1): 0048 blez P1 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P3, P0, P10  	| ID   (P2): 0020 bgez P3 #28      
| Issued:  |0016 sub P3, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P3 #28	

------------ Reorder Buffer----------
|0016 sub P3, P0, P10	|0020 bgez P3 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 45 | REG[ 2] = 2 | REG[ 3] = 1134903170 | REG[ 4] = 701408733 | REG[ 5] = 1134903170 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 357
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P3, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P3 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R2 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P3 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 45 | REG[ 2] = 2 | REG[ 3] = 1134903170 | REG[ 4] = 701408733 | REG[ 5] = 1134903170 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 358
| WB   (P1): 0016 sub P3, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P3 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 45 | REG[ 2] = 1 | REG[ 3] = 1134903170 | REG[ 4] = 701408733 | REG[ 5] = 1134903170 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 359
| WB   (P1): 0020 bgez P3 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P4, P5, P9   	| ID   (P2): 0032 add P6, P9 #0    
| Issued:  |0028 add P4, P5, P9 => EXa	|0032 add P6, P9 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P4, P5, P9	|0032 add P6, P9 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 45 | REG[ 2] = 1 | REG[ 3] = 1134903170 | REG[ 4] = 701408733 | REG[ 5] = 1134903170 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 360
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P4, P5, P9   	| EXa  (P2): 0032 add P6, P9 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P7, P4 #0    	| ID   (P2): 0040 add P8, P10 #1   
| Issued:  |0036 add P7, P4 #0 => EXa	|0040 add P8, P10 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R3 | P3 = R2 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P7, P4 #0	|0040 add P8, P10 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 45 | REG[ 2] = 1 | REG[ 3] = 1134903170 | REG[ 4] = 701408733 | REG[ 5] = 1134903170 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 361
| WB   (P1): 0028 add P4, P5, P9   	| WB   (P2): 0032 add P6, P9 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P7, P4 #0    	| EXa  (P2): 0040 add P8, P10 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P2 #0        	| ID   (P2): 0048 blez P2 #16      
| Issued:  |0044 set P2 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P2 #16	

------------ Reorder Buffer----------
|0044 set P2 #0	|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 45 | REG[ 2] = 1 | REG[ 3] = 1836311903 | REG[ 4] = 1134903170 | REG[ 5] = 1134903170 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 362
| WB   (P1): 0036 add P7, P4 #0    	| WB   (P2): 0040 add P8, P10 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P2 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P2 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R6 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P2 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 46 | REG[ 2] = 1 | REG[ 3] = 1836311903 | REG[ 4] = 1134903170 | REG[ 5] = 1836311903 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 363
| WB   (P1): 0044 set P2 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P2 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 46 | REG[ 2] = 1 | REG[ 3] = 1836311903 | REG[ 4] = 1134903170 | REG[ 5] = 1836311903 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 364
| WB   (P1): 0048 blez P2 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P1, P0, P8   	| ID   (P2): 0020 bgez P1 #28      
| Issued:  |0016 sub P1, P0, P8 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P1 #28	

------------ Reorder Buffer----------
|0016 sub P1, P0, P8	|0020 bgez P1 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 46 | REG[ 2] = 1 | REG[ 3] = 1836311903 | REG[ 4] = 1134903170 | REG[ 5] = 1836311903 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 365
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P1, P0, P8   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P5, P6, P7   
| Issued:  |0020 bgez P1 #28 => Cond	|0028 add P5, P6, P7 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R2 | P4 = R3 | P5 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P1 #28	|0024 ret	|0028 add P5, P6, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 46 | REG[ 2] = 1 | REG[ 3] = 1836311903 | REG[ 4] = 1134903170 | REG[ 5] = 1836311903 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 366
| WB   (P1): 0016 sub P1, P0, P8   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P1 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0028 add R3, R4, R5   	| IF   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P4 = R3 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 46 | REG[ 2] = 0 | REG[ 3] = 1836311903 | REG[ 4] = 1134903170 | REG[ 5] = 1836311903 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 367
| WB   (P1): 0020 bgez P1 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0028 add P3, P6, P7   	| ID   (P2): 0032 add P5, P7 #0    
| Issued:  |0028 add P3, P6, P7 => EXa	|0032 add P5, P7 #0 => EXa	|
| IF   (P1): 0036 add R5, R3, #0   	| IF   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0028 add P3, P6, P7	|0032 add P5, P7 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 46 | REG[ 2] = 0 | REG[ 3] = 1836311903 | REG[ 4] = 1134903170 | REG[ 5] = 1836311903 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 368
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add P3, P6, P7   	| EXa  (P2): 0032 add P5, P7 #0    	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0036 add P9, P3 #0    	| ID   (P2): 0040 add P10, P8 #1   
| Issued:  |0036 add P9, P3 #0 => EXa	|0040 add P10, P8 #1 => EXa	|
| IF   (P1): 0044 set R6, #0       	| IF   (P2): 0048 blez R6, #0016   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R3 | P5 = R4 | P6 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0036 add P9, P3 #0	|0040 add P10, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 46 | REG[ 2] = 0 | REG[ 3] = 1836311903 | REG[ 4] = 1134903170 | REG[ 5] = 1836311903 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 369
| WB   (P1): 0028 add P3, P6, P7   	| WB   (P2): 0032 add P5, P7 #0    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add P9, P3 #0    	| EXa  (P2): 0040 add P10, P8 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0044 set P4 #0        	| ID   (P2): 0048 blez P4 #16      
| Issued:  |0044 set P4 #0 => EXa	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P7 = R5 | P8 = R1 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 blez P4 #16	

------------ Reorder Buffer----------
|0044 set P4 #0	|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 46 | REG[ 2] = 0 | REG[ 3] = -1323752223 | REG[ 4] = 1836311903 | REG[ 5] = 1836311903 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 370
| WB   (P1): 0036 add P9, P3 #0    	| WB   (P2): 0040 add P10, P8 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set P4 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |0048 blez P4 #16 => Cond	|
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R6 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0048 blez P4 #16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 47 | REG[ 2] = 0 | REG[ 3] = -1323752223 | REG[ 4] = 1836311903 | REG[ 5] = -1323752223 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 371
| WB   (P1): 0044 set P4 #0        	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez P4 #16      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0016 sub R2, R0, R1   	| IF   (P2): 0020 bgez R2, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 47 | REG[ 2] = 0 | REG[ 3] = -1323752223 | REG[ 4] = 1836311903 | REG[ 5] = -1323752223 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 372
| WB   (P1): 0048 blez P4 #16      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0016 sub P2, P0, P10  	| ID   (P2): 0020 bgez P2 #28      
| Issued:  |0016 sub P2, P0, P10 => EXa	|
| IF   (P1): 0024 ret              	| IF   (P2): 0028 add R3, R4, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0020 bgez P2 #28	

------------ Reorder Buffer----------
|0016 sub P2, P0, P10	|0020 bgez P2 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 47 | REG[ 2] = 0 | REG[ 3] = -1323752223 | REG[ 4] = 1836311903 | REG[ 5] = -1323752223 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 373
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub P2, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0024 ret              	| ID   (P2): 0028 add P6, P5, P9   
| Issued:  |0020 bgez P2 #28 => Cond	|0028 add P6, P5, P9 => EXa	|
| IF   (P1): 0032 add R4, R5, #0   	| IF   (P2): 0036 add R5, R3, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R2 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R3 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 ret	

------------ Reorder Buffer----------
|0020 bgez P2 #28	|0024 ret	|0028 add P6, P5, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 47 | REG[ 2] = 0 | REG[ 3] = -1323752223 | REG[ 4] = 1836311903 | REG[ 5] = -1323752223 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 374
| WB   (P1): 0016 sub P2, P0, P10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez P2 #28      	| EXa  (P1): 0028 add P6, P5, P9   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1): 0032 add P1, P9 #0    	| ID   (P2): 0036 add P7, P6 #0    
| Issued:  |0024 ret => Cond	|0032 add P1, P9 #0 => EXa	|0036 add P7, P6 #0 => EXa	|
| IF   (P1): 0040 add R1, R1, #1   	| IF   (P2): 0044 set R6, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R4 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R3 | P7 = R5 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0024 ret	|0028 add P6, P5, P9	|0032 add P1, P9 #0	|0036 add P7, P6 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 47 | REG[ 2] = -1 | REG[ 3] = -1323752223 | REG[ 4] = 1836311903 | REG[ 5] = -1323752223 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 375
| WB   (P1): 0020 bgez P2 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0024 ret              	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| ID   (P1):                       	| ID   (P2):                       
| Issued:  |
| IF   (P1): 0048 blez R6, #0016   	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R4 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R3 | P7 = R5 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 47 | REG[ 2] = -1 | REG[ 3] = -1323752223 | REG[ 4] = 1836311903 | REG[ 5] = -1323752223 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 376
| WB   (P1): 0024 ret              	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R4 | P2 = R2 | P3 = R3 | P4 = R6 | P5 = R4 | P6 = R3 | P7 = R5 | P9 = R5 | P10 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 46 | REG[ 1] = 47 | REG[ 2] = -1 | REG[ 3] = -1323752223 | REG[ 4] = 1836311903 | REG[ 5] = -1323752223 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------
(CPU) >> Simulation Complete
Number of pipeline stalls due to the full fetch queue: 0 
Number of ID stage stalls due to the full reservation station: 0 
Number of ID stage stalls due to the full reorder buffer: 0 
