{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573760618207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573760618219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 16:43:38 2019 " "Processing started: Thu Nov 14 16:43:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573760618219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760618219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760618219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573760618971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573760618971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-a " "Found design unit 1: Adder-a" {  } { { "Adder.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639764 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-count " "Found design unit 1: ProgramCounter-count" {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/ProgramCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639773 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/ProgramCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-InstMemory " "Found design unit 1: instructionMemory-InstMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/instructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639783 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/instructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triStateBuffer-Behavior " "Found design unit 1: triStateBuffer-Behavior" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/triStateBuffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639793 ""} { "Info" "ISGN_ENTITY_NAME" "1 triStateBuffer " "Found entity 1: triStateBuffer" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/triStateBuffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regwithtristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regwithtristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regWithTriState-Behavior " "Found design unit 1: regWithTriState-Behavior" {  } { { "regWithTriState.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/regWithTriState.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639802 ""} { "Info" "ISGN_ENTITY_NAME" "1 regWithTriState " "Found entity 1: regWithTriState" {  } { { "regWithTriState.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/regWithTriState.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-Behavior " "Found design unit 1: registrador-Behavior" {  } { { "registrador.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/registrador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639812 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regBank-Behavior " "Found design unit 1: regBank-Behavior" {  } { { "regBank.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/regBank.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639821 ""} { "Info" "ISGN_ENTITY_NAME" "1 regBank " "Found entity 1: regBank" {  } { { "regBank.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/regBank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelinecpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineCPU-Behavior " "Found design unit 1: PipelineCPU-Behavior" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639832 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Found entity 1: PipelineCPU" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentsforregbank.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentsforregbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentsForRegBank " "Found design unit 1: componentsForRegBank" {  } { { "componentsForRegBank.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/componentsForRegBank.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-Behavior " "Found design unit 1: bancoRegistradores-Behavior" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/bancoRegistradores.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639860 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxData-Behavior " "Found design unit 1: muxData-Behavior" {  } { { "muxData.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/muxData.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639870 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxData " "Found entity 1: muxData" {  } { { "muxData.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/muxData.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavior " "Found design unit 1: ControlUnit-Behavior" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/ControlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639879 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIFID-a " "Found design unit 1: RegIFID-a" {  } { { "RegIFID.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/RegIFID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639888 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIFID " "Found entity 1: RegIFID" {  } { { "RegIFID.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/RegIFID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regidex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regidex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIDEX-a " "Found design unit 1: RegIDEX-a" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/RegIDEX.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639897 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIDEX " "Found entity 1: RegIDEX" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/RegIDEX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573760639897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760639897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineCPU " "Elaborating entity \"PipelineCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573760639963 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "branchadd PipelineCPU.vhd(28) " "VHDL Signal Declaration warning at PipelineCPU.vhd(28): used implicit default value for signal \"branchadd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573760639964 "|PipelineCPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCSRC PipelineCPU.vhd(29) " "VHDL Signal Declaration warning at PipelineCPU.vhd(29): used implicit default value for signal \"PCSRC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573760639964 "|PipelineCPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regwritefinal PipelineCPU.vhd(31) " "VHDL Signal Declaration warning at PipelineCPU.vhd(31): used implicit default value for signal \"regwritefinal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573760639964 "|PipelineCPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Imedid PipelineCPU.vhd(37) " "VHDL Signal Declaration warning at PipelineCPU.vhd(37): used implicit default value for signal \"Imedid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573760639964 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IMEDEX PipelineCPU.vhd(37) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(37): object \"IMEDEX\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573760639964 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXWB PipelineCPU.vhd(38) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(38): object \"EXWB\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573760639964 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXM PipelineCPU.vhd(39) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(39): object \"EXM\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573760639964 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REGA PipelineCPU.vhd(40) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(40): object \"REGA\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573760639964 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REGB PipelineCPU.vhd(41) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(41): object \"REGB\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573760639964 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCEX PipelineCPU.vhd(42) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(42): object \"PCEX\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573760639964 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUSRCEX PipelineCPU.vhd(43) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(43): object \"ALUSRCEX\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573760639965 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REGDSTEX PipelineCPU.vhd(43) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(43): object \"REGDSTEX\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573760639965 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOPEX PipelineCPU.vhd(44) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(44): object \"ALUOPEX\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573760639965 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rtex PipelineCPU.vhd(45) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(45): object \"rtex\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573760639965 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdex PipelineCPU.vhd(45) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(45): object \"rdex\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573760639965 "|PipelineCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pcounter " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pcounter\"" {  } { { "PipelineCPU.vhd" "pcounter" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573760639992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:adderParaPC " "Elaborating entity \"Adder\" for hierarchy \"Adder:adderParaPC\"" {  } { { "PipelineCPU.vhd" "adderParaPC" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573760639996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:regBd " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:regBd\"" {  } { { "PipelineCPU.vhd" "regBd" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573760640000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regWithTriState bancoRegistradores:regBd\|regWithTriState:reg0 " "Elaborating entity \"regWithTriState\" for hierarchy \"bancoRegistradores:regBd\|regWithTriState:reg0\"" {  } { { "bancoRegistradores.vhd" "reg0" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/bancoRegistradores.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573760640010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bancoRegistradores:regBd\|regWithTriState:reg0\|registrador:reg " "Elaborating entity \"registrador\" for hierarchy \"bancoRegistradores:regBd\|regWithTriState:reg0\|registrador:reg\"" {  } { { "regWithTriState.vhd" "reg" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/regWithTriState.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573760640015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateBuffer bancoRegistradores:regBd\|regWithTriState:reg0\|triStateBuffer:tri1 " "Elaborating entity \"triStateBuffer\" for hierarchy \"bancoRegistradores:regBd\|regWithTriState:reg0\|triStateBuffer:tri1\"" {  } { { "regWithTriState.vhd" "tri1" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/regWithTriState.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573760640019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:memoriaInstrucoes " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:memoriaInstrucoes\"" {  } { { "PipelineCPU.vhd" "memoriaInstrucoes" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573760640127 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memoria instructionMemory.vhd(15) " "VHDL Signal Declaration warning at instructionMemory.vhd(15): used implicit default value for signal \"memoria\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "instructionMemory.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/instructionMemory.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573760640129 "|PipelineCPU|instructionMemory:memoriaInstrucoes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria instructionMemory.vhd(22) " "VHDL Process Statement warning at instructionMemory.vhd(22): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/instructionMemory.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573760640129 "|PipelineCPU|instructionMemory:memoriaInstrucoes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxData muxData:muxpc " "Elaborating entity \"muxData\" for hierarchy \"muxData:muxpc\"" {  } { { "PipelineCPU.vhd" "muxpc" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573760640132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegIFID RegIFID:RIFIF " "Elaborating entity \"RegIFID\" for hierarchy \"RegIFID:RIFIF\"" {  } { { "PipelineCPU.vhd" "RIFIF" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573760640137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ContUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ContUnit\"" {  } { { "PipelineCPU.vhd" "ContUnit" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573760640141 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst ControlUnit.vhd(15) " "VHDL Process Statement warning at ControlUnit.vhd(15): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/ControlUnit.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573760640143 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Memread ControlUnit.vhd(15) " "VHDL Process Statement warning at ControlUnit.vhd(15): inferring latch(es) for signal or variable \"Memread\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/ControlUnit.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573760640144 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Memtoreg ControlUnit.vhd(15) " "VHDL Process Statement warning at ControlUnit.vhd(15): inferring latch(es) for signal or variable \"Memtoreg\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/ControlUnit.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573760640144 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memtoreg ControlUnit.vhd(15) " "Inferred latch for \"Memtoreg\" at ControlUnit.vhd(15)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/ControlUnit.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760640144 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memread ControlUnit.vhd(15) " "Inferred latch for \"Memread\" at ControlUnit.vhd(15)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/ControlUnit.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760640144 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst ControlUnit.vhd(15) " "Inferred latch for \"RegDst\" at ControlUnit.vhd(15)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/ControlUnit.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760640144 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegIDEX RegIDEX:RIDEX " "Elaborating entity \"RegIDEX\" for hierarchy \"RegIDEX:RIDEX\"" {  } { { "PipelineCPU.vhd" "RIDEX" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573760640147 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573760641004 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573760641004 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "80 " "Design contains 80 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister1\[0\] " "No output dependent on input pin \"readRegister1\[0\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|readRegister1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister1\[1\] " "No output dependent on input pin \"readRegister1\[1\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|readRegister1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister1\[2\] " "No output dependent on input pin \"readRegister1\[2\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|readRegister1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister1\[3\] " "No output dependent on input pin \"readRegister1\[3\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|readRegister1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister1\[4\] " "No output dependent on input pin \"readRegister1\[4\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|readRegister1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister2\[0\] " "No output dependent on input pin \"readRegister2\[0\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|readRegister2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister2\[1\] " "No output dependent on input pin \"readRegister2\[1\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|readRegister2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister2\[2\] " "No output dependent on input pin \"readRegister2\[2\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|readRegister2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister2\[3\] " "No output dependent on input pin \"readRegister2\[3\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|readRegister2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister2\[4\] " "No output dependent on input pin \"readRegister2\[4\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|readRegister2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeRegister\[0\] " "No output dependent on input pin \"writeRegister\[0\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeRegister[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeRegister\[1\] " "No output dependent on input pin \"writeRegister\[1\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeRegister[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeRegister\[2\] " "No output dependent on input pin \"writeRegister\[2\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeRegister[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeRegister\[3\] " "No output dependent on input pin \"writeRegister\[3\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeRegister[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeRegister\[4\] " "No output dependent on input pin \"writeRegister\[4\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeRegister[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[0\] " "No output dependent on input pin \"writeData\[0\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[1\] " "No output dependent on input pin \"writeData\[1\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[2\] " "No output dependent on input pin \"writeData\[2\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[3\] " "No output dependent on input pin \"writeData\[3\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[4\] " "No output dependent on input pin \"writeData\[4\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[5\] " "No output dependent on input pin \"writeData\[5\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[6\] " "No output dependent on input pin \"writeData\[6\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[7\] " "No output dependent on input pin \"writeData\[7\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[8\] " "No output dependent on input pin \"writeData\[8\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[9\] " "No output dependent on input pin \"writeData\[9\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[10\] " "No output dependent on input pin \"writeData\[10\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[11\] " "No output dependent on input pin \"writeData\[11\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[12\] " "No output dependent on input pin \"writeData\[12\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[13\] " "No output dependent on input pin \"writeData\[13\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[14\] " "No output dependent on input pin \"writeData\[14\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[15\] " "No output dependent on input pin \"writeData\[15\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[16\] " "No output dependent on input pin \"writeData\[16\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[17\] " "No output dependent on input pin \"writeData\[17\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[18\] " "No output dependent on input pin \"writeData\[18\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[19\] " "No output dependent on input pin \"writeData\[19\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[20\] " "No output dependent on input pin \"writeData\[20\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[21\] " "No output dependent on input pin \"writeData\[21\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[22\] " "No output dependent on input pin \"writeData\[22\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[23\] " "No output dependent on input pin \"writeData\[23\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[24\] " "No output dependent on input pin \"writeData\[24\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[25\] " "No output dependent on input pin \"writeData\[25\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[26\] " "No output dependent on input pin \"writeData\[26\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[27\] " "No output dependent on input pin \"writeData\[27\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[28\] " "No output dependent on input pin \"writeData\[28\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[29\] " "No output dependent on input pin \"writeData\[29\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[30\] " "No output dependent on input pin \"writeData\[30\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[31\] " "No output dependent on input pin \"writeData\[31\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|writeData[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[31\] " "No output dependent on input pin \"pc_upd\[31\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[30\] " "No output dependent on input pin \"pc_upd\[30\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[29\] " "No output dependent on input pin \"pc_upd\[29\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[28\] " "No output dependent on input pin \"pc_upd\[28\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[27\] " "No output dependent on input pin \"pc_upd\[27\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[26\] " "No output dependent on input pin \"pc_upd\[26\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[25\] " "No output dependent on input pin \"pc_upd\[25\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[24\] " "No output dependent on input pin \"pc_upd\[24\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[23\] " "No output dependent on input pin \"pc_upd\[23\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[22\] " "No output dependent on input pin \"pc_upd\[22\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[21\] " "No output dependent on input pin \"pc_upd\[21\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[20\] " "No output dependent on input pin \"pc_upd\[20\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[19\] " "No output dependent on input pin \"pc_upd\[19\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[18\] " "No output dependent on input pin \"pc_upd\[18\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[17\] " "No output dependent on input pin \"pc_upd\[17\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[16\] " "No output dependent on input pin \"pc_upd\[16\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[15\] " "No output dependent on input pin \"pc_upd\[15\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[14\] " "No output dependent on input pin \"pc_upd\[14\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[13\] " "No output dependent on input pin \"pc_upd\[13\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[12\] " "No output dependent on input pin \"pc_upd\[12\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[11\] " "No output dependent on input pin \"pc_upd\[11\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[10\] " "No output dependent on input pin \"pc_upd\[10\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[9\] " "No output dependent on input pin \"pc_upd\[9\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[8\] " "No output dependent on input pin \"pc_upd\[8\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[7\] " "No output dependent on input pin \"pc_upd\[7\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[6\] " "No output dependent on input pin \"pc_upd\[6\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[5\] " "No output dependent on input pin \"pc_upd\[5\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[4\] " "No output dependent on input pin \"pc_upd\[4\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[3\] " "No output dependent on input pin \"pc_upd\[3\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[2\] " "No output dependent on input pin \"pc_upd\[2\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[1\] " "No output dependent on input pin \"pc_upd\[1\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[0\] " "No output dependent on input pin \"pc_upd\[0\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084/Downloads/Pipeline-VHDL-feature-implementation/PipelineCPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573760641107 "|PipelineCPU|pc_upd[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573760641107 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "80 " "Implemented 80 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573760641109 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573760641109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573760641109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573760641157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 16:44:01 2019 " "Processing ended: Thu Nov 14 16:44:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573760641157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573760641157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573760641157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573760641157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573760646411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573760646421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 16:44:06 2019 " "Processing started: Thu Nov 14 16:44:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573760646421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1573760646421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp PipelineCPU -c PipelineCPU --netlist_type=sgate " "Command: quartus_npp PipelineCPU -c PipelineCPU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1573760646421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1573760646836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573760647055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 16:44:07 2019 " "Processing ended: Thu Nov 14 16:44:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573760647055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573760647055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573760647055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1573760647055 ""}
