// Seed: 744261452
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd64
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wand id_9;
  inout wire id_8;
  output wire id_7;
  module_0 modCall_1 (
      id_9,
      id_2
  );
  input logic [7:0] id_6;
  inout wire id_5;
  output reg id_4;
  input logic [7:0] id_3;
  input wire id_2;
  input wire _id_1;
  assign id_4 = id_6[""] !=? id_2 || -1;
  always @((id_3[id_1]) or negedge id_9) if (1) id_4 <= id_1 < ~1;
  assign id_4 = id_9++;
  logic id_10;
endmodule
