ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.delay,"ax",%progbits
  21              		.align	1
  22              		.global	delay
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	delay:
  28              	.LVL0:
  29              	.LFB130:
   1:Core/Src/main.c **** #include "init.h"
   2:Core/Src/main.c **** 
   3:Core/Src/main.c **** void delay(volatile uint32_t s) {
  30              		.loc 1 3 33 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 3 33 is_stmt 0 view .LVU1
  36 0000 82B0     		sub	sp, sp, #8
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
  39 0002 0190     		str	r0, [sp, #4]
   4:Core/Src/main.c ****     while (s--);
  40              		.loc 1 4 5 is_stmt 1 view .LVU2
  41              	.L2:
  42              		.loc 1 4 12 discriminator 1 view .LVU3
  43              		.loc 1 4 13 is_stmt 0 discriminator 1 view .LVU4
  44 0004 019B     		ldr	r3, [sp, #4]
  45 0006 5A1E     		subs	r2, r3, #1
  46 0008 0192     		str	r2, [sp, #4]
  47              		.loc 1 4 12 discriminator 1 view .LVU5
  48 000a 002B     		cmp	r3, #0
  49 000c FAD1     		bne	.L2
   5:Core/Src/main.c **** }
  50              		.loc 1 5 1 view .LVU6
  51 000e 02B0     		add	sp, sp, #8
  52              	.LCFI1:
  53              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 2


  54              		@ sp needed
  55 0010 7047     		bx	lr
  56              		.cfi_endproc
  57              	.LFE130:
  59              		.section	.text.GPIO_Init,"ax",%progbits
  60              		.align	1
  61              		.global	GPIO_Init
  62              		.syntax unified
  63              		.thumb
  64              		.thumb_func
  66              	GPIO_Init:
  67              	.LFB131:
   6:Core/Src/main.c **** 
   7:Core/Src/main.c **** //lp1
   8:Core/Src/main.c **** // uint8_t current_led = 0;        // ÂΩìÂâçÁÇπ‰∫ÆÁöÑ LED Ëµ∑ÂßãÁºñÂè∑Ôºà0=LED1Ôºå1=LED2Ôºå2=LED3Ôº
   9:Core/Src/main.c **** // uint8_t led_count = 1;          // ÊØèÊ¨°ÁÇπ‰∫ÆÁöÑ LED Êï∞ÈáèÔºà1-3Ôºâ
  10:Core/Src/main.c **** // uint8_t button1_last_state = 1; // ÊåâÈíÆ1‰∏äÊ¨°Áä∂ÊÄÅ
  11:Core/Src/main.c **** // uint8_t button2_last_state = 1; // ÊåâÈíÆ2‰∏äÊ¨°Áä∂ÊÄÅ
  12:Core/Src/main.c **** 
  13:Core/Src/main.c **** // // Êõ¥Êñ∞ LED Áä∂ÊÄÅÂáΩÊï∞
  14:Core/Src/main.c **** // void update_led_state(void) {
  15:Core/Src/main.c **** //     // ÂÖ≥Èó≠ÊâÄÊúâ LED
  16:Core/Src/main.c **** //     GPIOB->BSRR = LED1_OFF | LED2_OFF | LED3_OFF;
  17:Core/Src/main.c **** 
  18:Core/Src/main.c **** //     // Ê†πÊçÆ led_count Âíå current_led ÁÇπ‰∫Æ LED
  19:Core/Src/main.c **** //     for (uint8_t i = 0; i < led_count; i++) {
  20:Core/Src/main.c **** //         uint8_t led_to_light = (current_led + i) % 3; // Âæ™ÁéØÁÇπ‰∫Æ LED
  21:Core/Src/main.c **** //         if (led_to_light == 0) GPIOB->BSRR = LED1_ON;
  22:Core/Src/main.c **** //         if (led_to_light == 1) GPIOB->BSRR = LED2_ON;
  23:Core/Src/main.c **** //         if (led_to_light == 2) GPIOB->BSRR = LED3_ON;
  24:Core/Src/main.c **** //     }
  25:Core/Src/main.c **** // }
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** // int main(void) {
  28:Core/Src/main.c **** //     // ÂàùÂßãÂåñ GPIO
  29:Core/Src/main.c **** //     GPIO_Ini_Self_Def();
  30:Core/Src/main.c **** //     GPIO_Ini_CMSIS();
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** //     while (1) {
  33:Core/Src/main.c **** //         // ËØªÂèñÊåâÈíÆÁä∂ÊÄÅ
  34:Core/Src/main.c **** //         uint8_t button1_current_state = !(READ_BIT_SELF(GPIOC_IDR, GPIO_PIN_13) != 0);
  35:Core/Src/main.c **** //         uint8_t button2_current_state = !(READ_BIT(GPIOC->IDR, GPIO_IDR_ID6) != 0);
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** //         // ÊåâÈíÆ1Êåâ‰∏ãÔºöÂàáÊç¢ÂΩìÂâçÁÇπ‰∫ÆÁöÑ LED
  38:Core/Src/main.c **** //         if (button1_last_state == 1 && button1_current_state == 0) {
  39:Core/Src/main.c **** //             current_led = (current_led + led_count) % 3; // Âæ™ÁéØÂàáÊç¢ LED
  40:Core/Src/main.c **** //             update_led_state();                         // Êõ¥Êñ∞ LED Áä∂ÊÄÅ
  41:Core/Src/main.c **** //         }
  42:Core/Src/main.c **** //         button1_last_state = button1_current_state;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** //         // ÊåâÈíÆ2Êåâ‰∏ãÔºöË∞ÉÊï¥ÊØèÊ¨°ÁÇπ‰∫ÆÁöÑ LED Êï∞Èáè
  45:Core/Src/main.c **** //         if (button2_last_state == 1 && button2_current_state == 0) {
  46:Core/Src/main.c **** //             led_count = (led_count % 3) + 1; // Âæ™ÁéØËÆæÁΩÆ LED Êï∞ÈáèÔºà1-3Ôºâ
  47:Core/Src/main.c **** //             update_led_state();             // Êõ¥Êñ∞ LED Áä∂ÊÄÅ
  48:Core/Src/main.c **** //         }
  49:Core/Src/main.c **** //         button2_last_state = button2_current_state;
  50:Core/Src/main.c **** 
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 3


  51:Core/Src/main.c **** //         // ÁÆÄÂçïÈò≤ÊäñÂª∂Ëøü
  52:Core/Src/main.c **** //         delay(100000);
  53:Core/Src/main.c **** //     }
  54:Core/Src/main.c **** // }
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** // LED Áä∂ÊÄÅ
  58:Core/Src/main.c **** uint8_t current_led = 0;          // ÂΩìÂâçÁÇπ‰∫ÆÁöÑ LED ÁºñÂè∑Ôºà0-5Ôºâ
  59:Core/Src/main.c **** uint8_t blink_frequency = 0;      // Èó™ÁÉÅÈ¢ëÁéáÁ¥¢ÂºïÔºà0=0.2Hz, 1=0.8Hz, 2=1.3HzÔºâ
  60:Core/Src/main.c **** uint8_t work_mode = 0;            // Â∑•‰ΩúÊ®°ÂºèÔºà0=Èó™ÁÉÅÔºå1=ÁÆÄÂçïÂèëÂÖâÔºâ
  61:Core/Src/main.c **** volatile uint8_t button2_pressed = 0; // ÊåâÈíÆ2Êåâ‰ΩèÊ†áÂøó
  62:Core/Src/main.c **** volatile uint32_t button2_timer = 0;  // ÊåâÈíÆ2Êåâ‰ΩèËÆ°Êó∂
  63:Core/Src/main.c **** volatile uint32_t systick_counter = 0; // SysTickËÆ°Êï∞Âô®
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** // ÂÆö‰πâÈ¢ëÁéáÂë®Êúü
  66:Core/Src/main.c **** const uint32_t blink_periods[] = {500, 125, 77}; // ÊØ´Áßí (0.2Hz, 0.8Hz, 1.3Hz)
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** // ÂàùÂßãÂåñ GPIO
  71:Core/Src/main.c **** void GPIO_Init(void) {
  68              		.loc 1 71 22 is_stmt 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 0
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72              		@ link register save eliminated.
  72:Core/Src/main.c ****     // ÂºÄÂêØ GPIOB Âíå GPIOC Êó∂Èíü
  73:Core/Src/main.c ****     RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN;
  73              		.loc 1 73 5 view .LVU8
  74              		.loc 1 73 8 is_stmt 0 view .LVU9
  75 0000 0D4A     		ldr	r2, .L5
  76 0002 136B     		ldr	r3, [r2, #48]
  77              		.loc 1 73 18 view .LVU10
  78 0004 43F00603 		orr	r3, r3, #6
  79 0008 1363     		str	r3, [r2, #48]
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****     // ÈÖçÁΩÆ GPIOB ËæìÂá∫Ê®°ÂºèÔºåÁî®‰∫éÊéßÂà∂ LED
  76:Core/Src/main.c ****     GPIOB->MODER |= (1U << (2 * 2)) | (1U << (6 * 2)) | (1U << (1 * 2)) |
  80              		.loc 1 76 5 is_stmt 1 view .LVU11
  81              		.loc 1 76 10 is_stmt 0 view .LVU12
  82 000a A2F55052 		sub	r2, r2, #13312
  83 000e 1368     		ldr	r3, [r2]
  84              		.loc 1 76 18 view .LVU13
  85 0010 43F4AA53 		orr	r3, r3, #5440
  86 0014 43F01403 		orr	r3, r3, #20
  87 0018 1360     		str	r3, [r2]
  77:Core/Src/main.c ****                     (1U << (4 * 2)) | (1U << (3 * 2)) | (1U << (5 * 2));
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****     // ÈÖçÁΩÆ GPIOC ËæìÂÖ•Ê®°ÂºèÔºåÁî®‰∫éÊ£ÄÊµãÊåâÈíÆ
  80:Core/Src/main.c ****     GPIOC->MODER &= ~((3U << (13 * 2)) | (3U << (6 * 2))); // ËÆæÁΩÆ PC13 Âíå PC6 ‰∏∫ËæìÂÖ•
  88              		.loc 1 80 5 is_stmt 1 view .LVU14
  89              		.loc 1 80 10 is_stmt 0 view .LVU15
  90 001a 02F58062 		add	r2, r2, #1024
  91 001e 1368     		ldr	r3, [r2]
  92              		.loc 1 80 18 view .LVU16
  93 0020 23F04063 		bic	r3, r3, #201326592
  94 0024 23F44053 		bic	r3, r3, #12288
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 4


  95 0028 1360     		str	r3, [r2]
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****     // ËÆæÁΩÆÊåâÈíÆÂºïËÑö‰∏∫‰∏äÊãâÊ®°Âºè
  83:Core/Src/main.c ****     GPIOC->PUPDR |= (1U << (13 * 2)) | (1U << (6 * 2));
  96              		.loc 1 83 5 is_stmt 1 view .LVU17
  97              		.loc 1 83 10 is_stmt 0 view .LVU18
  98 002a D368     		ldr	r3, [r2, #12]
  99              		.loc 1 83 18 view .LVU19
 100 002c 43F08063 		orr	r3, r3, #67108864
 101 0030 43F48053 		orr	r3, r3, #4096
 102 0034 D360     		str	r3, [r2, #12]
  84:Core/Src/main.c **** }
 103              		.loc 1 84 1 view .LVU20
 104 0036 7047     		bx	lr
 105              	.L6:
 106              		.align	2
 107              	.L5:
 108 0038 00380240 		.word	1073887232
 109              		.cfi_endproc
 110              	.LFE131:
 112              		.section	.text.SysTick_Init,"ax",%progbits
 113              		.align	1
 114              		.global	SysTick_Init
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 119              	SysTick_Init:
 120              	.LFB132:
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** // ÂàùÂßãÂåñ SysTick ÂÆöÊó∂Âô®
  87:Core/Src/main.c **** void SysTick_Init(void) {
 121              		.loc 1 87 25 is_stmt 1 view -0
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 0
 124              		@ frame_needed = 0, uses_anonymous_args = 0
 125              		@ link register save eliminated.
  88:Core/Src/main.c ****     SysTick->LOAD = 16000 - 1; // 1ms Èó¥Èöî (16MHz Êó∂Èíü)
 126              		.loc 1 88 5 view .LVU22
 127              		.loc 1 88 19 is_stmt 0 view .LVU23
 128 0000 4FF0E023 		mov	r3, #-536813568
 129 0004 43F67F62 		movw	r2, #15999
 130 0008 5A61     		str	r2, [r3, #20]
  89:Core/Src/main.c ****     SysTick->VAL = 0;         // Ê∏ÖÈõ∂ËÆ°Êï∞Âô®
 131              		.loc 1 89 5 is_stmt 1 view .LVU24
 132              		.loc 1 89 18 is_stmt 0 view .LVU25
 133 000a 0022     		movs	r2, #0
 134 000c 9A61     		str	r2, [r3, #24]
  90:Core/Src/main.c ****     SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk
 135              		.loc 1 90 5 is_stmt 1 view .LVU26
 136              		.loc 1 90 19 is_stmt 0 view .LVU27
 137 000e 0722     		movs	r2, #7
 138 0010 1A61     		str	r2, [r3, #16]
  91:Core/Src/main.c **** }
 139              		.loc 1 91 1 view .LVU28
 140 0012 7047     		bx	lr
 141              		.cfi_endproc
 142              	.LFE132:
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 5


 144              		.section	.text.EXTI_Init,"ax",%progbits
 145              		.align	1
 146              		.global	EXTI_Init
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 151              	EXTI_Init:
 152              	.LFB133:
  92:Core/Src/main.c **** 
  93:Core/Src/main.c **** // ÂàùÂßãÂåñ EXTI Âíå NVIC ‰∏≠Êñ≠
  94:Core/Src/main.c **** void EXTI_Init(void) {
 153              		.loc 1 94 22 is_stmt 1 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 0
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157              		@ link register save eliminated.
  95:Core/Src/main.c ****     // ÂºÄÂêØÁ≥ªÁªüÈÖçÁΩÆÊéßÂà∂Âô®Êó∂Èíü
  96:Core/Src/main.c ****     RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 158              		.loc 1 96 5 view .LVU30
 159              		.loc 1 96 8 is_stmt 0 view .LVU31
 160 0000 124A     		ldr	r2, .L9
 161 0002 536C     		ldr	r3, [r2, #68]
 162              		.loc 1 96 18 view .LVU32
 163 0004 43F48043 		orr	r3, r3, #16384
 164 0008 5364     		str	r3, [r2, #68]
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****     // ÈÖçÁΩÆ EXTI13 (ÊåâÈíÆ1) Âíå EXTI6 (ÊåâÈíÆ2)
  99:Core/Src/main.c ****     SYSCFG->EXTICR[3] |= SYSCFG_EXTICR4_EXTI13_PC; // ÊåâÈíÆ1ËøûÊé•Âà∞ PC13
 165              		.loc 1 99 5 is_stmt 1 view .LVU33
 166              		.loc 1 99 19 is_stmt 0 view .LVU34
 167 000a 114B     		ldr	r3, .L9+4
 168 000c 5A69     		ldr	r2, [r3, #20]
 169              		.loc 1 99 23 view .LVU35
 170 000e 42F02002 		orr	r2, r2, #32
 171 0012 5A61     		str	r2, [r3, #20]
 100:Core/Src/main.c ****     SYSCFG->EXTICR[1] |= SYSCFG_EXTICR2_EXTI6_PC;  // ÊåâÈíÆ2ËøûÊé•Âà∞ PC6
 172              		.loc 1 100 5 is_stmt 1 view .LVU36
 173              		.loc 1 100 19 is_stmt 0 view .LVU37
 174 0014 DA68     		ldr	r2, [r3, #12]
 175              		.loc 1 100 23 view .LVU38
 176 0016 42F40072 		orr	r2, r2, #512
 177 001a DA60     		str	r2, [r3, #12]
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****     // ‰ΩøËÉΩ EXTI13 Âíå EXTI6 ‰∏≠Êñ≠
 103:Core/Src/main.c ****     EXTI->IMR |= (1U << 13) | (1U << 6);
 178              		.loc 1 103 5 is_stmt 1 view .LVU39
 179              		.loc 1 103 9 is_stmt 0 view .LVU40
 180 001c 03F58063 		add	r3, r3, #1024
 181 0020 1A68     		ldr	r2, [r3]
 182              		.loc 1 103 15 view .LVU41
 183 0022 42F40152 		orr	r2, r2, #8256
 184 0026 1A60     		str	r2, [r3]
 104:Core/Src/main.c ****     EXTI->FTSR |= (1U << 13) | (1U << 6); // ‰∏ãÈôçÊ≤øËß¶Âèë
 185              		.loc 1 104 5 is_stmt 1 view .LVU42
 186              		.loc 1 104 9 is_stmt 0 view .LVU43
 187 0028 DA68     		ldr	r2, [r3, #12]
 188              		.loc 1 104 16 view .LVU44
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 6


 189 002a 42F40152 		orr	r2, r2, #8256
 190 002e DA60     		str	r2, [r3, #12]
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****     // ÈÖçÁΩÆ NVIC ‰ºòÂÖàÁ∫ßÂíå‰ΩøËÉΩ‰∏≠Êñ≠
 107:Core/Src/main.c ****     NVIC_SetPriority(EXTI15_10_IRQn, 2);
 191              		.loc 1 107 5 is_stmt 1 view .LVU45
 192              	.LVL1:
 193              	.LBB10:
 194              	.LBI10:
 195              		.file 2 "Core/Inc/../../CMSIS/Devices/../include/core_cm4.h"
   1:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**************************************************************************//**
   2:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * @file     core_cm4.h
   3:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * @version  V5.0.8
   5:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * @date     04. June 2018
   6:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  ******************************************************************************/
   7:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*
   8:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  *
  10:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  *
  12:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  *
  16:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  *
  18:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * limitations under the License.
  23:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
  24:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  25:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #elif defined (__clang__)
  28:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
  30:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  31:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  34:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #include <stdint.h>
  35:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  36:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifdef __cplusplus
  37:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  extern "C" {
  38:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
  39:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  40:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
  41:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  44:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  47:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 7


  48:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  50:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
  53:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  54:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  55:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*******************************************************************************
  56:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  *                 CMSIS definitions
  57:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  ******************************************************************************/
  58:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
  59:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup Cortex_M4
  60:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
  61:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
  62:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  63:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #include "cmsis_version.h"
  64:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  65:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  71:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  73:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** */
  76:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       1U
  80:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #else
  81:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       0U
  83:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #endif
  84:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #else
  85:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_USED         0U
  86:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
  87:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  88:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       1U
  92:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #else
  93:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       0U
  95:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #endif
  96:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #else
  97:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_USED         0U
  98:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
  99:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 100:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       1U
 104:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #else
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 8


 105:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       0U
 107:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #endif
 108:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #else
 109:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_USED         0U
 110:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 111:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 112:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #if defined __ARMVFP__
 114:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       1U
 116:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #else
 117:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       0U
 119:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #endif
 120:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #else
 121:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_USED         0U
 122:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 123:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 124:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       1U
 128:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #else
 129:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       0U
 131:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #endif
 132:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #else
 133:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_USED         0U
 134:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 135:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 136:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       1U
 140:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #else
 141:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       0U
 143:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #endif
 144:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #else
 145:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_USED         0U
 146:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 147:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 148:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       1U
 152:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #else
 153:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       0U
 155:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #endif
 156:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #else
 157:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_USED         0U
 158:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 159:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 160:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
 161:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 9


 162:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 164:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 165:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifdef __cplusplus
 166:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
 167:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
 168:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 169:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 171:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 173:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 176:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifdef __cplusplus
 177:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  extern "C" {
 178:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
 179:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 180:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* check device defines and use defaults */
 181:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #ifndef __CM4_REV
 183:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 186:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 187:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 191:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 192:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 196:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 197:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 201:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 202:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 206:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
 207:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 208:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 210:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 212:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** */
 216:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifdef __cplusplus
 217:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #else
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 10


 219:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
 221:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 224:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* following defines should be used for structure members */
 225:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 229:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 231:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 232:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 233:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*******************************************************************************
 234:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  *                 Register Abstraction
 235:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   Core Register contain:
 236:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core Register
 237:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core NVIC Register
 238:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core SCB Register
 239:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core SysTick Register
 240:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core Debug Register
 241:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core MPU Register
 242:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core FPU Register
 243:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  ******************************************************************************/
 244:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 245:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** */
 248:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 249:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 250:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
 254:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 255:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 256:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 257:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 259:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef union
 260:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 261:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   struct
 262:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 263:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** } APSR_Type;
 274:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 275:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* APSR Register Definitions */
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 11


 276:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 279:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 282:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 285:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 288:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 291:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 294:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 295:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 296:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 298:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef union
 299:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 300:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   struct
 301:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 302:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** } IPSR_Type;
 307:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 308:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* IPSR Register Definitions */
 309:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 312:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 313:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 314:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 316:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef union
 317:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 318:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   struct
 319:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 320:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 12


 333:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** } xPSR_Type;
 335:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 336:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* xPSR Register Definitions */
 337:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 340:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 343:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 346:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 349:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 352:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 355:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 358:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 361:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 364:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 367:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 368:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 369:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 371:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef union
 372:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 373:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   struct
 374:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 375:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** } CONTROL_Type;
 382:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 383:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 387:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 13


 390:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 393:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 395:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 396:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 397:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
 401:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 402:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 403:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 404:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 406:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
 407:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 408:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** }  NVIC_Type;
 422:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 423:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 427:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 429:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 430:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 431:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
 435:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 436:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 437:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 438:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 440:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
 441:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 442:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 14


 447:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** } SCB_Type;
 464:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 465:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 469:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 472:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 475:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 478:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 481:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 485:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 488:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 491:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 494:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 497:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 500:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 503:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 15


 504:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 506:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 509:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 512:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 516:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 520:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 523:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 526:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 529:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 532:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 535:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 538:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 542:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 545:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 548:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 552:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 555:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 558:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 16


 561:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 564:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 567:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 571:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 574:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 577:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 580:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 583:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 586:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 589:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 592:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 595:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 598:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 601:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 604:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 607:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 610:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 614:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 617:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 17


 618:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 620:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 624:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 627:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 630:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 633:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 636:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 639:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 643:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 646:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 649:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 652:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 655:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 658:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 661:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 665:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 668:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 671:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 674:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 18


 675:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 677:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 680:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 684:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 687:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 690:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 694:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 697:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 700:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 703:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 706:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 708:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 709:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 710:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
 714:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 715:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 716:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 717:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 719:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
 720:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 721:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** } SCnSCB_Type;
 725:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 726:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 730:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 19


 732:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 734:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 737:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 740:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 743:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 746:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 748:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 749:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 750:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
 754:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 755:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 756:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 757:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 759:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
 760:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 761:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** } SysTick_Type;
 766:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 767:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 771:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 774:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 777:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 780:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 784:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 788:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SysTick Calibration Register Definitions */
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 20


 789:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 792:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 795:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 798:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 800:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 801:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 802:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
 806:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 807:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 808:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 809:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 811:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
 812:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 813:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __OM  union
 814:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 815:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** } ITM_Type;
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 21


 846:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 847:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 851:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 855:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 858:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 861:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 864:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 867:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 870:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 873:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 876:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 879:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 883:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 887:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 891:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 895:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 898:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 901:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 22


 903:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 904:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 905:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
 909:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 910:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 911:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 912:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 914:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
 915:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 916:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** } DWT_Type;
 940:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 941:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 945:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 948:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 951:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 954:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 957:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 23


 960:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 963:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 966:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 969:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 972:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 975:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 978:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 981:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 984:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 987:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 990:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 993:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 996:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1000:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1004:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1008:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1012:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1016:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 24


1017:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1020:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1024:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1027:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1030:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1033:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1036:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1039:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1042:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1045:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1048:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1050:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1051:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1052:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
1056:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1057:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1058:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1059:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1061:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
1062:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1063:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED3[759U];
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 25


1074:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** } TPI_Type;
1088:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1089:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1093:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1097:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1101:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1104:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1107:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1110:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1114:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1117:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1121:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1125:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1128:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 26


1131:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1134:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1137:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1140:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1143:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1147:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1150:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1154:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1157:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1160:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1163:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1166:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1169:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1172:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1176:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1179:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1183:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1187:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 27


1188:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1190:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1193:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1196:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1199:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1202:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1206:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1209:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1211:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1212:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1214:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
1218:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1219:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1220:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1221:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1223:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
1224:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1225:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** } MPU_Type;
1237:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1238:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1240:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1244:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 28


1245:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1247:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1250:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1254:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1257:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1260:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1264:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1268:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1271:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1274:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1278:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1281:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1284:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1287:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1290:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1293:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1296:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1299:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 29


1302:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1305:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1308:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1309:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1310:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
1314:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1315:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1316:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1317:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1319:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
1320:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1321:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** } FPU_Type;
1328:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1329:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1333:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1336:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1339:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1342:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1345:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1348:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1351:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1354:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1357:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 30


1359:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1361:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1365:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1368:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1371:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1374:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1378:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1381:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1384:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1387:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1390:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1393:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1396:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1399:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1403:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1406:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1409:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1412:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1414:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1415:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 31


1416:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
1420:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1421:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1422:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1423:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1425:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
1426:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1427:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** } CoreDebug_Type;
1432:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1433:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1437:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1440:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1443:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1446:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1449:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1452:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1455:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1458:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1461:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1464:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1467:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1470:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 32


1473:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1474:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1477:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1481:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1484:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1487:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1490:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1493:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1496:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1499:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1502:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1505:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1508:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1511:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1514:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1517:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1519:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1520:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1521:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
1525:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1526:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1527:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1528:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param[in] field  Name of the register bit field.
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 33


1530:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return           Masked and shifted value.
1532:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** */
1533:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1535:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1536:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** */
1541:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1543:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1545:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1546:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1547:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
1551:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1552:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1553:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1563:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1572:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
1576:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1577:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1580:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} */
1581:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1582:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1583:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1584:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*******************************************************************************
1585:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   Core Function Interface contains:
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 34


1587:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core NVIC Functions
1588:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core SysTick Functions
1589:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core Debug Functions
1590:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core Register Access Functions
1591:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  ******************************************************************************/
1592:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1593:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** */
1595:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1596:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1597:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1598:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1600:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
1604:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1605:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1606:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
1610:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #else
1612:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1626:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
1630:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #else
1632:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1636:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1638:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1639:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 35


1644:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1647:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1648:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1649:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****            Only values from 0..7 are used.
1653:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1657:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1659:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t reg_value;
1660:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1662:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1669:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1670:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1671:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1672:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1676:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1678:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1680:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1681:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1682:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1683:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Enable Interrupt
1684:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1688:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1690:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1692:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1694:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1695:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1696:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1697:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1698:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 36


1701:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1705:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1707:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1709:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1711:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   else
1712:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1713:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     return(0U);
1714:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1715:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1716:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1717:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1718:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1719:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Disable Interrupt
1720:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1724:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1726:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1728:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     __DSB();
1730:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     __ISB();
1731:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1732:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1733:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1734:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1735:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1736:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1743:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1745:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1747:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1749:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   else
1750:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1751:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     return(0U);
1752:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1753:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1754:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1755:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1756:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1757:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Set Pending Interrupt
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 37


1758:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1762:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1764:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1766:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1768:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1769:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1770:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1771:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1772:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1777:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1779:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1781:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1783:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1784:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1785:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1786:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1787:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1794:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1796:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1798:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1800:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   else
1801:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1802:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     return(0U);
1803:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1804:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1805:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1806:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1807:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1808:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****            or negative to specify a processor exception.
1812:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 38


1815:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1816:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 196              		.loc 2 1816 22 view .LVU46
 197              	.LBB11:
1817:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1818:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 198              		.loc 2 1818 3 view .LVU47
1819:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1820:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 199              		.loc 2 1820 5 view .LVU48
 200              		.loc 2 1820 46 is_stmt 0 view .LVU49
 201 0030 084B     		ldr	r3, .L9+8
 202 0032 2022     		movs	r2, #32
 203 0034 83F82823 		strb	r2, [r3, #808]
 204              	.LVL2:
 205              		.loc 2 1820 46 view .LVU50
 206              	.LBE11:
 207              	.LBE10:
 108:Core/Src/main.c ****     NVIC_EnableIRQ(EXTI15_10_IRQn);
 208              		.loc 1 108 5 is_stmt 1 view .LVU51
 209              	.LBB12:
 210              	.LBI12:
1688:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 211              		.loc 2 1688 22 view .LVU52
 212              	.LBB13:
1690:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 213              		.loc 2 1690 3 view .LVU53
1692:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 214              		.loc 2 1692 5 view .LVU54
1692:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 215              		.loc 2 1692 43 is_stmt 0 view .LVU55
 216 0038 4FF48071 		mov	r1, #256
 217 003c 5960     		str	r1, [r3, #4]
 218              	.LVL3:
1692:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 219              		.loc 2 1692 43 view .LVU56
 220              	.LBE13:
 221              	.LBE12:
 109:Core/Src/main.c ****     NVIC_SetPriority(EXTI9_5_IRQn, 2);
 222              		.loc 1 109 5 is_stmt 1 view .LVU57
 223              	.LBB14:
 224              	.LBI14:
1816:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 225              		.loc 2 1816 22 view .LVU58
 226              	.LBB15:
1818:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 227              		.loc 2 1818 3 view .LVU59
 228              		.loc 2 1820 5 view .LVU60
 229              		.loc 2 1820 46 is_stmt 0 view .LVU61
 230 003e 83F81723 		strb	r2, [r3, #791]
 231              	.LVL4:
 232              		.loc 2 1820 46 view .LVU62
 233              	.LBE15:
 234              	.LBE14:
 110:Core/Src/main.c ****     NVIC_EnableIRQ(EXTI9_5_IRQn);
 235              		.loc 1 110 5 is_stmt 1 view .LVU63
 236              	.LBB16:
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 39


 237              	.LBI16:
1688:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 238              		.loc 2 1688 22 view .LVU64
 239              	.LBB17:
1690:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 240              		.loc 2 1690 3 view .LVU65
1692:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 241              		.loc 2 1692 5 view .LVU66
1692:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 242              		.loc 2 1692 43 is_stmt 0 view .LVU67
 243 0042 4FF40002 		mov	r2, #8388608
 244 0046 1A60     		str	r2, [r3]
 245              	.LVL5:
1692:Core/Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 246              		.loc 2 1692 43 view .LVU68
 247              	.LBE17:
 248              	.LBE16:
 111:Core/Src/main.c **** }
 249              		.loc 1 111 1 view .LVU69
 250 0048 7047     		bx	lr
 251              	.L10:
 252 004a 00BF     		.align	2
 253              	.L9:
 254 004c 00380240 		.word	1073887232
 255 0050 00380140 		.word	1073821696
 256 0054 00E100E0 		.word	-536813312
 257              		.cfi_endproc
 258              	.LFE133:
 260              		.section	.text.update_led_state,"ax",%progbits
 261              		.align	1
 262              		.global	update_led_state
 263              		.syntax unified
 264              		.thumb
 265              		.thumb_func
 267              	update_led_state:
 268              	.LFB134:
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** // Êõ¥Êñ∞ LED Áä∂ÊÄÅ
 114:Core/Src/main.c **** void update_led_state(void) {
 269              		.loc 1 114 29 is_stmt 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 0
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273              		@ link register save eliminated.
 115:Core/Src/main.c ****     // ÂÖ≥Èó≠ÊâÄÊúâ LED
 116:Core/Src/main.c ****     GPIOB->BSRR = LED1_ON << 16 | LED2_ON << 16 | LED3_ON << 16 |
 274              		.loc 1 116 5 view .LVU71
 275              		.loc 1 116 17 is_stmt 0 view .LVU72
 276 0000 124B     		ldr	r3, .L21
 277 0002 4FF4FC02 		mov	r2, #8257536
 278 0006 9A61     		str	r2, [r3, #24]
 117:Core/Src/main.c ****                   LED4_ON << 16 | LED5_ON << 16 | LED6_ON << 16;
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****     // ÁÇπ‰∫ÆÂΩìÂâç LED
 120:Core/Src/main.c ****     switch (current_led) {
 279              		.loc 1 120 5 is_stmt 1 view .LVU73
 280 0008 114B     		ldr	r3, .L21+4
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 40


 281 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 282 000c 052B     		cmp	r3, #5
 283 000e 1BD8     		bhi	.L11
 284 0010 DFE803F0 		tbb	[pc, r3]
 285              	.L14:
 286 0014 03       		.byte	(.L19-.L14)/2
 287 0015 07       		.byte	(.L18-.L14)/2
 288 0016 0B       		.byte	(.L17-.L14)/2
 289 0017 0F       		.byte	(.L16-.L14)/2
 290 0018 13       		.byte	(.L15-.L14)/2
 291 0019 17       		.byte	(.L13-.L14)/2
 292              		.p2align 1
 293              	.L19:
 121:Core/Src/main.c ****         case 0: GPIOB->BSRR = LED1_ON; break;
 294              		.loc 1 121 17 view .LVU74
 295              		.loc 1 121 29 is_stmt 0 view .LVU75
 296 001a 0C4B     		ldr	r3, .L21
 297 001c 0422     		movs	r2, #4
 298 001e 9A61     		str	r2, [r3, #24]
 299              		.loc 1 121 40 is_stmt 1 view .LVU76
 300 0020 7047     		bx	lr
 301              	.L18:
 122:Core/Src/main.c ****         case 1: GPIOB->BSRR = LED2_ON; break;
 302              		.loc 1 122 17 view .LVU77
 303              		.loc 1 122 29 is_stmt 0 view .LVU78
 304 0022 0A4B     		ldr	r3, .L21
 305 0024 4022     		movs	r2, #64
 306 0026 9A61     		str	r2, [r3, #24]
 307              		.loc 1 122 40 is_stmt 1 view .LVU79
 308 0028 7047     		bx	lr
 309              	.L17:
 123:Core/Src/main.c ****         case 2: GPIOB->BSRR = LED3_ON; break;
 310              		.loc 1 123 17 view .LVU80
 311              		.loc 1 123 29 is_stmt 0 view .LVU81
 312 002a 084B     		ldr	r3, .L21
 313 002c 0222     		movs	r2, #2
 314 002e 9A61     		str	r2, [r3, #24]
 315              		.loc 1 123 40 is_stmt 1 view .LVU82
 316 0030 7047     		bx	lr
 317              	.L16:
 124:Core/Src/main.c ****         case 3: GPIOB->BSRR = LED4_ON; break;
 318              		.loc 1 124 17 view .LVU83
 319              		.loc 1 124 29 is_stmt 0 view .LVU84
 320 0032 064B     		ldr	r3, .L21
 321 0034 1022     		movs	r2, #16
 322 0036 9A61     		str	r2, [r3, #24]
 323              		.loc 1 124 40 is_stmt 1 view .LVU85
 324 0038 7047     		bx	lr
 325              	.L15:
 125:Core/Src/main.c ****         case 4: GPIOB->BSRR = LED5_ON; break;
 326              		.loc 1 125 17 view .LVU86
 327              		.loc 1 125 29 is_stmt 0 view .LVU87
 328 003a 044B     		ldr	r3, .L21
 329 003c 0822     		movs	r2, #8
 330 003e 9A61     		str	r2, [r3, #24]
 331              		.loc 1 125 40 is_stmt 1 view .LVU88
 332 0040 7047     		bx	lr
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 41


 333              	.L13:
 126:Core/Src/main.c ****         case 5: GPIOB->BSRR = LED6_ON; break;
 334              		.loc 1 126 17 view .LVU89
 335              		.loc 1 126 29 is_stmt 0 view .LVU90
 336 0042 024B     		ldr	r3, .L21
 337 0044 2022     		movs	r2, #32
 338 0046 9A61     		str	r2, [r3, #24]
 339              		.loc 1 126 40 is_stmt 1 view .LVU91
 340              	.L11:
 127:Core/Src/main.c ****     }
 128:Core/Src/main.c **** }
 341              		.loc 1 128 1 is_stmt 0 view .LVU92
 342 0048 7047     		bx	lr
 343              	.L22:
 344 004a 00BF     		.align	2
 345              	.L21:
 346 004c 00040240 		.word	1073873920
 347 0050 00000000 		.word	current_led
 348              		.cfi_endproc
 349              	.LFE134:
 351              		.section	.text.EXTI15_10_IRQHandler,"ax",%progbits
 352              		.align	1
 353              		.global	EXTI15_10_IRQHandler
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 358              	EXTI15_10_IRQHandler:
 359              	.LFB135:
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** // ÊåâÈíÆ1‰∏≠Êñ≠Â§ÑÁêÜÂáΩÊï∞ÔºàÂàáÊç¢ LEDÔºâ
 131:Core/Src/main.c **** void EXTI15_10_IRQHandler(void) {
 360              		.loc 1 131 33 is_stmt 1 view -0
 361              		.cfi_startproc
 362              		@ args = 0, pretend = 0, frame = 0
 363              		@ frame_needed = 0, uses_anonymous_args = 0
 364 0000 08B5     		push	{r3, lr}
 365              	.LCFI2:
 366              		.cfi_def_cfa_offset 8
 367              		.cfi_offset 3, -8
 368              		.cfi_offset 14, -4
 132:Core/Src/main.c ****     if (EXTI->PR & (1U << 13)) { // ÊåâÈíÆ1ÔºàPC13Ôºâ
 369              		.loc 1 132 5 view .LVU94
 370              		.loc 1 132 13 is_stmt 0 view .LVU95
 371 0002 0C4B     		ldr	r3, .L27
 372 0004 5B69     		ldr	r3, [r3, #20]
 373              		.loc 1 132 8 view .LVU96
 374 0006 13F4005F 		tst	r3, #8192
 375 000a 00D1     		bne	.L26
 376              	.L23:
 133:Core/Src/main.c ****         current_led = (current_led + 1) % 6; // ÂàáÊç¢Âà∞‰∏ã‰∏Ä‰∏™ LED
 134:Core/Src/main.c ****         update_led_state();
 135:Core/Src/main.c ****         EXTI->PR = (1U << 13); // Ê∏ÖÈô§‰∏≠Êñ≠Ê†áÂøó
 136:Core/Src/main.c ****     }
 137:Core/Src/main.c **** }
 377              		.loc 1 137 1 view .LVU97
 378 000c 08BD     		pop	{r3, pc}
 379              	.L26:
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 42


 133:Core/Src/main.c ****         current_led = (current_led + 1) % 6; // ÂàáÊç¢Âà∞‰∏ã‰∏Ä‰∏™ LED
 380              		.loc 1 133 9 is_stmt 1 view .LVU98
 133:Core/Src/main.c ****         current_led = (current_led + 1) % 6; // ÂàáÊç¢Âà∞‰∏ã‰∏Ä‰∏™ LED
 381              		.loc 1 133 36 is_stmt 0 view .LVU99
 382 000e 0A49     		ldr	r1, .L27+4
 383 0010 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 384 0012 0132     		adds	r2, r2, #1
 133:Core/Src/main.c ****         current_led = (current_led + 1) % 6; // ÂàáÊç¢Âà∞‰∏ã‰∏Ä‰∏™ LED
 385              		.loc 1 133 41 view .LVU100
 386 0014 094B     		ldr	r3, .L27+8
 387 0016 83FB0203 		smull	r0, r3, r3, r2
 388 001a 03EB4303 		add	r3, r3, r3, lsl #1
 389 001e 5800     		lsls	r0, r3, #1
 390 0020 131A     		subs	r3, r2, r0
 133:Core/Src/main.c ****         current_led = (current_led + 1) % 6; // ÂàáÊç¢Âà∞‰∏ã‰∏Ä‰∏™ LED
 391              		.loc 1 133 21 view .LVU101
 392 0022 0B70     		strb	r3, [r1]
 134:Core/Src/main.c ****         EXTI->PR = (1U << 13); // Ê∏ÖÈô§‰∏≠Êñ≠Ê†áÂøó
 393              		.loc 1 134 9 is_stmt 1 view .LVU102
 394 0024 FFF7FEFF 		bl	update_led_state
 395              	.LVL6:
 135:Core/Src/main.c ****     }
 396              		.loc 1 135 9 view .LVU103
 135:Core/Src/main.c ****     }
 397              		.loc 1 135 18 is_stmt 0 view .LVU104
 398 0028 024B     		ldr	r3, .L27
 399 002a 4FF40052 		mov	r2, #8192
 400 002e 5A61     		str	r2, [r3, #20]
 401              		.loc 1 137 1 view .LVU105
 402 0030 ECE7     		b	.L23
 403              	.L28:
 404 0032 00BF     		.align	2
 405              	.L27:
 406 0034 003C0140 		.word	1073822720
 407 0038 00000000 		.word	current_led
 408 003c ABAAAA2A 		.word	715827883
 409              		.cfi_endproc
 410              	.LFE135:
 412              		.section	.text.EXTI9_5_IRQHandler,"ax",%progbits
 413              		.align	1
 414              		.global	EXTI9_5_IRQHandler
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 419              	EXTI9_5_IRQHandler:
 420              	.LFB136:
 138:Core/Src/main.c **** 
 139:Core/Src/main.c **** // ÊåâÈíÆ2‰∏≠Êñ≠Â§ÑÁêÜÂáΩÊï∞ÔºàÂàáÊç¢È¢ëÁéáÊàñÊ®°ÂºèÔºâ
 140:Core/Src/main.c **** void EXTI9_5_IRQHandler(void) {
 421              		.loc 1 140 31 is_stmt 1 view -0
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 0
 424              		@ frame_needed = 0, uses_anonymous_args = 0
 425              		@ link register save eliminated.
 141:Core/Src/main.c ****     if (EXTI->PR & (1U << 6)) { // ÊåâÈíÆ2ÔºàPC6Ôºâ
 426              		.loc 1 141 5 view .LVU107
 427              		.loc 1 141 13 is_stmt 0 view .LVU108
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 43


 428 0000 084B     		ldr	r3, .L32
 429 0002 5B69     		ldr	r3, [r3, #20]
 430              		.loc 1 141 8 view .LVU109
 431 0004 13F0400F 		tst	r3, #64
 432 0008 0BD0     		beq	.L29
 142:Core/Src/main.c ****         if (button2_pressed == 0) {
 433              		.loc 1 142 9 is_stmt 1 view .LVU110
 434              		.loc 1 142 29 is_stmt 0 view .LVU111
 435 000a 074B     		ldr	r3, .L32+4
 436 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 437              		.loc 1 142 12 view .LVU112
 438 000e 2BB9     		cbnz	r3, .L31
 143:Core/Src/main.c ****             button2_pressed = 1; // Ê†áËÆ∞ÊåâÈíÆÊåâ‰∏ã
 439              		.loc 1 143 13 is_stmt 1 view .LVU113
 440              		.loc 1 143 29 is_stmt 0 view .LVU114
 441 0010 054B     		ldr	r3, .L32+4
 442 0012 0122     		movs	r2, #1
 443 0014 1A70     		strb	r2, [r3]
 144:Core/Src/main.c ****             button2_timer = 0;   // ÈáçÁΩÆËÆ°Êó∂Âô®
 444              		.loc 1 144 13 is_stmt 1 view .LVU115
 445              		.loc 1 144 27 is_stmt 0 view .LVU116
 446 0016 054B     		ldr	r3, .L32+8
 447 0018 0022     		movs	r2, #0
 448 001a 1A60     		str	r2, [r3]
 449              	.L31:
 145:Core/Src/main.c ****         }
 146:Core/Src/main.c ****         EXTI->PR = (1U << 6); // Ê∏ÖÈô§‰∏≠Êñ≠Ê†áÂøó
 450              		.loc 1 146 9 is_stmt 1 view .LVU117
 451              		.loc 1 146 18 is_stmt 0 view .LVU118
 452 001c 014B     		ldr	r3, .L32
 453 001e 4022     		movs	r2, #64
 454 0020 5A61     		str	r2, [r3, #20]
 455              	.L29:
 147:Core/Src/main.c ****     }
 148:Core/Src/main.c **** }
 456              		.loc 1 148 1 view .LVU119
 457 0022 7047     		bx	lr
 458              	.L33:
 459              		.align	2
 460              	.L32:
 461 0024 003C0140 		.word	1073822720
 462 0028 00000000 		.word	button2_pressed
 463 002c 00000000 		.word	button2_timer
 464              		.cfi_endproc
 465              	.LFE136:
 467              		.section	.text.SysTick_Handler,"ax",%progbits
 468              		.align	1
 469              		.global	SysTick_Handler
 470              		.syntax unified
 471              		.thumb
 472              		.thumb_func
 474              	SysTick_Handler:
 475              	.LFB137:
 149:Core/Src/main.c **** 
 150:Core/Src/main.c **** // SysTick ÂÆöÊó∂Âô®‰∏≠Êñ≠Â§ÑÁêÜÂáΩÊï∞
 151:Core/Src/main.c **** void SysTick_Handler(void) {
 476              		.loc 1 151 28 is_stmt 1 view -0
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 44


 477              		.cfi_startproc
 478              		@ args = 0, pretend = 0, frame = 0
 479              		@ frame_needed = 0, uses_anonymous_args = 0
 480 0000 08B5     		push	{r3, lr}
 481              	.LCFI3:
 482              		.cfi_def_cfa_offset 8
 483              		.cfi_offset 3, -8
 484              		.cfi_offset 14, -4
 152:Core/Src/main.c ****     systick_counter++; // 1ms ËÆ°Êó∂
 485              		.loc 1 152 5 view .LVU121
 486              		.loc 1 152 20 is_stmt 0 view .LVU122
 487 0002 1A4A     		ldr	r2, .L39
 488 0004 1368     		ldr	r3, [r2]
 489 0006 0133     		adds	r3, r3, #1
 490 0008 1360     		str	r3, [r2]
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****     // Ê£ÄÊµãÊåâÈíÆ2ÈïøÊåâÈÄªËæë
 155:Core/Src/main.c ****     if (button2_pressed) {
 491              		.loc 1 155 5 is_stmt 1 view .LVU123
 492              		.loc 1 155 9 is_stmt 0 view .LVU124
 493 000a 194B     		ldr	r3, .L39+4
 494 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 495              		.loc 1 155 8 view .LVU125
 496 000e 7BB1     		cbz	r3, .L35
 156:Core/Src/main.c ****         button2_timer++;
 497              		.loc 1 156 9 is_stmt 1 view .LVU126
 498              		.loc 1 156 22 is_stmt 0 view .LVU127
 499 0010 184B     		ldr	r3, .L39+8
 500 0012 1A68     		ldr	r2, [r3]
 501 0014 0132     		adds	r2, r2, #1
 502 0016 1A60     		str	r2, [r3]
 157:Core/Src/main.c ****         if (button2_timer > 2000) { // Êåâ‰ΩèË∂ÖËøá 2 Áßí
 503              		.loc 1 157 9 is_stmt 1 view .LVU128
 504              		.loc 1 157 27 is_stmt 0 view .LVU129
 505 0018 1B68     		ldr	r3, [r3]
 506              		.loc 1 157 12 view .LVU130
 507 001a B3F5FA6F 		cmp	r3, #2000
 508 001e 07D9     		bls	.L35
 158:Core/Src/main.c ****             button2_pressed = 0;
 509              		.loc 1 158 13 is_stmt 1 view .LVU131
 510              		.loc 1 158 29 is_stmt 0 view .LVU132
 511 0020 134B     		ldr	r3, .L39+4
 512 0022 0022     		movs	r2, #0
 513 0024 1A70     		strb	r2, [r3]
 159:Core/Src/main.c ****             work_mode ^= 1; // ÂàáÊç¢Â∑•‰ΩúÊ®°Âºè
 514              		.loc 1 159 13 is_stmt 1 view .LVU133
 515              		.loc 1 159 23 is_stmt 0 view .LVU134
 516 0026 144A     		ldr	r2, .L39+12
 517 0028 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 518 002a 83F00103 		eor	r3, r3, #1
 519 002e 1370     		strb	r3, [r2]
 520              	.L35:
 160:Core/Src/main.c ****         }
 161:Core/Src/main.c ****     }
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****     // ÊéßÂà∂ LED Èó™ÁÉÅÈÄªËæë
 164:Core/Src/main.c ****     static uint32_t blink_counter = 0;
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 45


 521              		.loc 1 164 5 is_stmt 1 view .LVU135
 165:Core/Src/main.c ****     if (work_mode == 0) { // Èó™ÁÉÅÊ®°Âºè
 522              		.loc 1 165 5 view .LVU136
 523              		.loc 1 165 19 is_stmt 0 view .LVU137
 524 0030 114B     		ldr	r3, .L39+12
 525 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 526              		.loc 1 165 8 view .LVU138
 527 0034 B3B9     		cbnz	r3, .L36
 166:Core/Src/main.c ****         blink_counter++;
 528              		.loc 1 166 9 is_stmt 1 view .LVU139
 529              		.loc 1 166 22 is_stmt 0 view .LVU140
 530 0036 114A     		ldr	r2, .L39+16
 531 0038 1368     		ldr	r3, [r2]
 532 003a 0133     		adds	r3, r3, #1
 533 003c 1360     		str	r3, [r2]
 167:Core/Src/main.c ****         if (blink_counter >= blink_periods[blink_frequency]) {
 534              		.loc 1 167 9 is_stmt 1 view .LVU141
 535              		.loc 1 167 43 is_stmt 0 view .LVU142
 536 003e 104A     		ldr	r2, .L39+20
 537 0040 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 538 0042 104A     		ldr	r2, .L39+24
 539 0044 52F82120 		ldr	r2, [r2, r1, lsl #2]
 540              		.loc 1 167 12 view .LVU143
 541 0048 9342     		cmp	r3, r2
 542 004a 0AD3     		bcc	.L34
 168:Core/Src/main.c ****             blink_counter = 0;
 543              		.loc 1 168 13 is_stmt 1 view .LVU144
 544              		.loc 1 168 27 is_stmt 0 view .LVU145
 545 004c 0B4B     		ldr	r3, .L39+16
 546 004e 0022     		movs	r2, #0
 547 0050 1A60     		str	r2, [r3]
 169:Core/Src/main.c ****             GPIOB->ODR ^= (LED1_ON << current_led); // ÁøªËΩ¨ÂΩìÂâç LED
 548              		.loc 1 169 13 is_stmt 1 view .LVU146
 549              		.loc 1 169 18 is_stmt 0 view .LVU147
 550 0052 0D49     		ldr	r1, .L39+28
 551 0054 4B69     		ldr	r3, [r1, #20]
 552              		.loc 1 169 36 view .LVU148
 553 0056 0D4A     		ldr	r2, .L39+32
 554 0058 1078     		ldrb	r0, [r2]	@ zero_extendqisi2
 555 005a 0422     		movs	r2, #4
 556 005c 8240     		lsls	r2, r2, r0
 557              		.loc 1 169 24 view .LVU149
 558 005e 5340     		eors	r3, r3, r2
 559 0060 4B61     		str	r3, [r1, #20]
 560              	.L34:
 170:Core/Src/main.c ****         }
 171:Core/Src/main.c ****     } else {
 172:Core/Src/main.c ****         update_led_state(); // ÁÆÄÂçïÂèëÂÖâÊ®°Âºè
 173:Core/Src/main.c ****     }
 174:Core/Src/main.c **** }
 561              		.loc 1 174 1 view .LVU150
 562 0062 08BD     		pop	{r3, pc}
 563              	.L36:
 172:Core/Src/main.c ****     }
 564              		.loc 1 172 9 is_stmt 1 view .LVU151
 565 0064 FFF7FEFF 		bl	update_led_state
 566              	.LVL7:
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 46


 567              		.loc 1 174 1 is_stmt 0 view .LVU152
 568 0068 FBE7     		b	.L34
 569              	.L40:
 570 006a 00BF     		.align	2
 571              	.L39:
 572 006c 00000000 		.word	systick_counter
 573 0070 00000000 		.word	button2_pressed
 574 0074 00000000 		.word	button2_timer
 575 0078 00000000 		.word	work_mode
 576 007c 00000000 		.word	blink_counter.0
 577 0080 00000000 		.word	blink_frequency
 578 0084 00000000 		.word	blink_periods
 579 0088 00040240 		.word	1073873920
 580 008c 00000000 		.word	current_led
 581              		.cfi_endproc
 582              	.LFE137:
 584              		.section	.text.main,"ax",%progbits
 585              		.align	1
 586              		.global	main
 587              		.syntax unified
 588              		.thumb
 589              		.thumb_func
 591              	main:
 592              	.LFB138:
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** // ‰∏ªÂáΩÊï∞
 177:Core/Src/main.c **** int main(void) {
 593              		.loc 1 177 16 is_stmt 1 view -0
 594              		.cfi_startproc
 595              		@ Volatile: function does not return.
 596              		@ args = 0, pretend = 0, frame = 0
 597              		@ frame_needed = 0, uses_anonymous_args = 0
 598 0000 08B5     		push	{r3, lr}
 599              	.LCFI4:
 600              		.cfi_def_cfa_offset 8
 601              		.cfi_offset 3, -8
 602              		.cfi_offset 14, -4
 178:Core/Src/main.c ****     GPIO_Init();
 603              		.loc 1 178 5 view .LVU154
 604 0002 FFF7FEFF 		bl	GPIO_Init
 605              	.LVL8:
 179:Core/Src/main.c ****     SysTick_Init();
 606              		.loc 1 179 5 view .LVU155
 607 0006 FFF7FEFF 		bl	SysTick_Init
 608              	.LVL9:
 180:Core/Src/main.c ****     EXTI_Init();
 609              		.loc 1 180 5 view .LVU156
 610 000a FFF7FEFF 		bl	EXTI_Init
 611              	.LVL10:
 612              	.L42:
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****     while (1) {
 613              		.loc 1 182 5 view .LVU157
 183:Core/Src/main.c ****         // Áü≠ÊåâÊåâÈíÆ2ÂàáÊç¢Èó™ÁÉÅÈ¢ëÁéá
 184:Core/Src/main.c ****         if (button2_pressed && button2_timer <= 2000) {
 614              		.loc 1 184 9 view .LVU158
 615              		.loc 1 184 13 is_stmt 0 view .LVU159
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 47


 616 000e 0B4B     		ldr	r3, .L46
 617 0010 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 618              		.loc 1 184 12 view .LVU160
 619 0012 002B     		cmp	r3, #0
 620 0014 FBD0     		beq	.L42
 621              		.loc 1 184 46 discriminator 1 view .LVU161
 622 0016 0A4B     		ldr	r3, .L46+4
 623 0018 1B68     		ldr	r3, [r3]
 624              		.loc 1 184 29 discriminator 1 view .LVU162
 625 001a B3F5FA6F 		cmp	r3, #2000
 626 001e F6D8     		bhi	.L42
 185:Core/Src/main.c ****             button2_pressed = 0;
 627              		.loc 1 185 13 is_stmt 1 view .LVU163
 628              		.loc 1 185 29 is_stmt 0 view .LVU164
 629 0020 064B     		ldr	r3, .L46
 630 0022 0022     		movs	r2, #0
 631 0024 1A70     		strb	r2, [r3]
 186:Core/Src/main.c ****             blink_frequency = (blink_frequency + 1) % 3; // ÂàáÊç¢È¢ëÁéá
 632              		.loc 1 186 13 is_stmt 1 view .LVU165
 633              		.loc 1 186 48 is_stmt 0 view .LVU166
 634 0026 0749     		ldr	r1, .L46+8
 635 0028 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 636 002a 0132     		adds	r2, r2, #1
 637              		.loc 1 186 53 view .LVU167
 638 002c 064B     		ldr	r3, .L46+12
 639 002e 83FB0203 		smull	r0, r3, r3, r2
 640 0032 03EB4303 		add	r3, r3, r3, lsl #1
 641 0036 D31A     		subs	r3, r2, r3
 642              		.loc 1 186 29 view .LVU168
 643 0038 0B70     		strb	r3, [r1]
 644 003a E8E7     		b	.L42
 645              	.L47:
 646              		.align	2
 647              	.L46:
 648 003c 00000000 		.word	button2_pressed
 649 0040 00000000 		.word	button2_timer
 650 0044 00000000 		.word	blink_frequency
 651 0048 56555555 		.word	1431655766
 652              		.cfi_endproc
 653              	.LFE138:
 655              		.section	.bss.blink_counter.0,"aw",%nobits
 656              		.align	2
 659              	blink_counter.0:
 660 0000 00000000 		.space	4
 661              		.global	blink_periods
 662              		.section	.rodata.blink_periods,"a"
 663              		.align	2
 666              	blink_periods:
 667 0000 F4010000 		.word	500
 668 0004 7D000000 		.word	125
 669 0008 4D000000 		.word	77
 670              		.global	systick_counter
 671              		.section	.bss.systick_counter,"aw",%nobits
 672              		.align	2
 675              	systick_counter:
 676 0000 00000000 		.space	4
 677              		.global	button2_timer
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 48


 678              		.section	.bss.button2_timer,"aw",%nobits
 679              		.align	2
 682              	button2_timer:
 683 0000 00000000 		.space	4
 684              		.global	button2_pressed
 685              		.section	.bss.button2_pressed,"aw",%nobits
 688              	button2_pressed:
 689 0000 00       		.space	1
 690              		.global	work_mode
 691              		.section	.bss.work_mode,"aw",%nobits
 694              	work_mode:
 695 0000 00       		.space	1
 696              		.global	blink_frequency
 697              		.section	.bss.blink_frequency,"aw",%nobits
 700              	blink_frequency:
 701 0000 00       		.space	1
 702              		.global	current_led
 703              		.section	.bss.current_led,"aw",%nobits
 706              	current_led:
 707 0000 00       		.space	1
 708              		.text
 709              	.Letext0:
 710              		.file 3 "D:/mk/tools/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-eabi/include/machine/_default_typ
 711              		.file 4 "D:/mk/tools/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-eabi/include/sys/_stdint.h"
 712              		.file 5 "Core/Inc/../../CMSIS/Devices/stm32f429xx.h"
ARM GAS  C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s 			page 49


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:21     .text.delay:00000000 $t
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:27     .text.delay:00000000 delay
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:60     .text.GPIO_Init:00000000 $t
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:66     .text.GPIO_Init:00000000 GPIO_Init
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:108    .text.GPIO_Init:00000038 $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:113    .text.SysTick_Init:00000000 $t
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:119    .text.SysTick_Init:00000000 SysTick_Init
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:145    .text.EXTI_Init:00000000 $t
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:151    .text.EXTI_Init:00000000 EXTI_Init
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:254    .text.EXTI_Init:0000004c $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:261    .text.update_led_state:00000000 $t
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:267    .text.update_led_state:00000000 update_led_state
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:286    .text.update_led_state:00000014 $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:292    .text.update_led_state:0000001a $t
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:346    .text.update_led_state:0000004c $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:706    .bss.current_led:00000000 current_led
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:352    .text.EXTI15_10_IRQHandler:00000000 $t
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:358    .text.EXTI15_10_IRQHandler:00000000 EXTI15_10_IRQHandler
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:406    .text.EXTI15_10_IRQHandler:00000034 $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:413    .text.EXTI9_5_IRQHandler:00000000 $t
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:419    .text.EXTI9_5_IRQHandler:00000000 EXTI9_5_IRQHandler
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:461    .text.EXTI9_5_IRQHandler:00000024 $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:688    .bss.button2_pressed:00000000 button2_pressed
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:682    .bss.button2_timer:00000000 button2_timer
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:468    .text.SysTick_Handler:00000000 $t
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:474    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:572    .text.SysTick_Handler:0000006c $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:675    .bss.systick_counter:00000000 systick_counter
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:694    .bss.work_mode:00000000 work_mode
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:659    .bss.blink_counter.0:00000000 blink_counter.0
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:700    .bss.blink_frequency:00000000 blink_frequency
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:666    .rodata.blink_periods:00000000 blink_periods
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:585    .text.main:00000000 $t
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:591    .text.main:00000000 main
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:648    .text.main:0000003c $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:656    .bss.blink_counter.0:00000000 $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:663    .rodata.blink_periods:00000000 $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:672    .bss.systick_counter:00000000 $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:679    .bss.button2_timer:00000000 $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:689    .bss.button2_pressed:00000000 $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:695    .bss.work_mode:00000000 $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:701    .bss.blink_frequency:00000000 $d
C:\Users\CHANGY~1\AppData\Local\Temp\ccJB8238.s:707    .bss.current_led:00000000 $d

NO UNDEFINED SYMBOLS
