// Seed: 36941260
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    .id_13(id_7),
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_14;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wor id_2,
    input supply1 id_3
);
  tri0 id_5 = 1 == 1'b0;
  wire id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5, id_5, id_6, id_6, id_6, id_6
  );
  assign id_0 = 1'b0;
endmodule
