00F01000 Starting Address
Assembler used: EASy68K Editor/Assembler v5.16.01
Created On: 2023/08/27 23:02:07

00000000                             1  *-----------------------------------------------------------
00000000                             2  * Title      :DVME CPU2 Application (no ram)
00000000                             3  * Written by :@kanpapa
00000000                             4  * Date       :2023/08/27
00000000                             5  * Description:Test Program 1 for DVME CPU2 board
00000000                             6  *-----------------------------------------------------------
00000000                             7  
00000000                             8  *--------------------------------------------------------------------
00000000                             9  * DVME CPU2 Hardware
00000000                            10  *
00000000                            11  * CPU: HD68HC000P10 10MHz
00000000                            12  * ROM: Intel D27512J-2 x 2  512Kbit x 2 (0F00000-0F1FFFF)
00000000                            13  * RAM: Hitach HM62256LP-10  256Kbit x 4 (??00000-??1FFFF)
00000000                            14  * ACIA: HD63B50P x 2
00000000                            15  * PIM: HD63B40P
00000000                            16  *--------------------------------------------------------------------
00000000                            17  
00000000                            18  *--------------------------------------------------------------------
00000000                            19  * Memory Map
00000000                            20  *
00000000                            21  * ?00000   RAM 256kbit x 4 
00000000                            22  * ?1FFFF
00000000                            23  *
00000000                            24  * 0F0000   STACK?, RAM END?
00000000                            25  *
00000000                            26  * F00000   ROM1
00000000                            27  * F01000   START ADDRESS
00000000                            28  * F1FFFF
00000000                            29  *
00000000                            30  * FE8001   ACIA1 Control Register (Master Reset)
00000000                            31  * FE8003   ACIA1 Data Register
00000000                            32  * FE8005   ACIA2 Control Register
00000000                            33  * FE8007   ACIA2 Data Register
00000000                            34  * FE8011-F PIM
00000000                            35  * FE8021   Module Control Register (MCR).
00000000                            36  * FE8031   Module Status Register (MSR). Read only
00000000                            37  * FE805B
00000000                            38  * FE805D
00000000                            39  *
00000000                            40  * FF0000
00000000                            41  *
00000000                            42  *--------------------------------------------------------------------
00000000                            43  
00000000                            44  * ACIA: HD63B50P x 2 
00000000  =00FE8001                 45  ACIA1_CREG  equ     $0fe8001        ; ACIA1 Control Register
00000000  =00FE8003                 46  ACIA1_DREG  equ     $0fe8003        ; ACIA1 Data Register
00000000  =00FE8005                 47  ACIA2_CREG  equ     $0fe8005        ; ACIA2 Control Register
00000000  =00FE8007                 48  ACIA2_DREG  equ     $0fe8007        ; ACIA2 Data Register
00000000  =00FE8021                 49  MCR         equ     $0fe8021        ; Module Control Register (MCR).
00000000                            50  
00000000                            51  ; System stack
00000000  =00FF0000                 52  stack    equ    $FF0000
00000000                            53  
00000000                            54  ; Reset Vector   
00F00000                            55           org    $F00000
00F00000                            56  
00F00000= 00FF0000                  57           dc.l   stack      ; system stack    00
00F00004= 00F01000                  58           dc.l   start      ; initial pc
00F00008= 00000000                  59           dc.l   $00000000  ; bus error
00F0000C= 00000000                  60           dc.l   $00000000  ; addr error
00F00010                            61  
00F00010= 00000000                  62           dc.l   $00000000  ; bad opcode     10
00F00014= 00000000                  63           dc.l   $00000000  ; div by zero
00F00018= 00000000                  64           dc.l   $00000000  ; chk inst
00F0001C= 00000000                  65           dc.l   $00000000  ; trapv inst
00F00020                            66  
00F00020= 00000000                  67           dc.l   $00000000  ; privilegev    20
00F00024= 00000000                  68           dc.l   $00000000  ; trace
00F00028= 00000000                  69           dc.l   $00000000  ;
00F0002C= 00000000                  70           dc.l   $00000000  ;
00F00030                            71  
00F00030= 00000000 00000000 ...     72           dc.l   $00000000, $00000000, $00000000, $00000000   ; 30
00F00040= 00000000 00000000 ...     73           dc.l   $00000000, $00000000, $00000000, $00000000   ; 40
00F00050= 00000000 00000000 ...     74           dc.l   $00000000, $00000000, $00000000, $00000000   ; 50
00F00060= 00000000 00000000 ...     75           dc.l   $00000000, $00000000, $00000000, $00000000   ; 60
00F00070= 00000000 00000000 ...     76           dc.l   $00000000, $00000000, $00000000, $00000000   ; 70
00F00080= 00000000 00000000 ...     77           dc.l   $00000000, $00000000, $00000000, $00000000   ; 80
00F00090= 00000000 00000000 ...     78           dc.l   $00000000, $00000000, $00000000, $00000000   ; 90
00F000A0= 00000000 00000000 ...     79           dc.l   $00000000, $00000000, $00000000, $00000000   ; A0
00F000B0                            80  
00F000B0= 00000000                  81           dc.l   $00000000   ; 
00F000B4= 00000000                  82           dc.l   $00000000   ;
00F000B8= 00000000                  83           dc.l   $00000000   ;
00F000BC= 00000000                  84           dc.l   $00000000   ; trap15
00F000C0                            85  
00F000C0= 00000000 00000000 ...     86           dc.l   $00000000, $00000000, $00000000, $00000000   ; C0
00F000D0= 00000000 00000000 ...     87           dc.l   $00000000, $00000000, $00000000, $00000000   ; D0
00F000E0= 00000000 00000000 ...     88           dc.l   $00000000, $00000000, $00000000, $00000000   ; E0
00F000F0= 00000000 00000000 ...     89           dc.l   $00000000, $00000000, $00000000, $00000000   ; F0
00F00100                            90  
00F00100= 00 00 00 00 00 00 ...     91           DCB.B  $F00,0         
00F01000                            92  
00F01000                            93           org    $F01000
00F01000                            94  
00F01000  46FC 2700                 95  start:   move.w #$2700,SR   ; Supervisor mode, Interrupt Mask
00F01004  4FF9 00FF0000             96           lea stack,sp            ;Set Stackpointer
00F0100A                            97           
00F0100A                            98           ;; FAIL LED OFF
00F0100A  207C 00FE8021             99           movea.l #MCR,A0      ; MODULE CONTROL REGISTER
00F01010  10BC 0000                100           move.b #$00,(A0)
00F01014                           101  
00F01014                           102           ;; SETUP ACIA1,2
00F01014  13FC 0003 00FE8001       103           move.b #$03,ACIA1_CREG ; setup ports (Master Reset)
00F0101C  13FC 0003 00FE8005       104           move.b #$03,ACIA2_CREG ; setup ports (Master Reset)
00F01024  13FC 0015 00FE8001       105           move.b #$15,ACIA1_CREG ; 8Bits + 1Stop Bits, div 16
00F0102C  13FC 0015 00FE8005       106           move.b #$15,ACIA2_CREG ; 8Bits + 1Stop Bits, div 16
00F01034                           107  
00F01034  47F9 00F01054            108  loop:    lea.l  message.l,a3
00F0103A                           109  
00F0103A  101B                     110  wstr:    move.b (a3)+,d0
00F0103C  B03C 0000                111           cmp.b  #0,d0
00F01040  67F2                     112           beq    loop
00F01042                           113  
00F01042  0839 0001 00FE8001       114  writ:    btst   #1,ACIA1_CREG  ;sample control register till done
00F0104A  67F6                     115           beq    writ
00F0104C  13C0 00FE8003            116           move.b d0,ACIA1_DREG    ;write the character to port
00F01052  60E6                     117           bra    wstr
00F01054                           118  
00F01054                           119  ;
00F01054                           120  ; Messages data
00F01054                           121  ;
00F01054  =0000000D                122  cr       equ    $0d        ;ASCII code for Carriage Return
00F01054  =0000000A                123  lf       equ    $0a        ;ASCII code for Line Feed
00F01054= 48 45 4C 4C 4F 20 ...    124  message  dc.b   'HELLO WORLD',cr,lf,0
00F01062                           125  
00F01062                           126           end    start

No errors detected
No warnings generated


SYMBOL TABLE INFORMATION
Symbol-name         Value
-------------------------
ACIA1_CREG          FE8001
ACIA1_DREG          FE8003
ACIA2_CREG          FE8005
ACIA2_DREG          FE8007
CR                  D
LF                  A
LOOP                F01034
MCR                 FE8021
MESSAGE             F01054
STACK               FF0000
START               F01000
WRIT                F01042
WSTR                F0103A
