Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov  1 00:49:06 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.343       -8.885                      3                  658        0.222        0.000                      0                  658        4.500        0.000                       0                   340  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.343       -8.885                      3                  658        0.222        0.000                      0                  658        4.500        0.000                       0                   340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -3.343ns,  Total Violation       -8.885ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.221ns  (logic 3.372ns (25.504%)  route 9.849ns (74.496%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.552     5.073    CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  ball_x_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  ball_x_pos_reg[10]/Q
                         net (fo=13, routed)          0.867     6.458    ball_x_pos_reg[10]
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.132 f  pixel_data_reg[11]_i_48/CO[3]
                         net (fo=6, routed)           1.315     8.447    pixel_data_reg[11]_i_48_n_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I0_O)        0.124     8.571 f  brick_state[127]_i_17/O
                         net (fo=9, routed)           0.683     9.254    brick_state[127]_i_17_n_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I1_O)        0.124     9.378 f  brick_state[15]_i_6/O
                         net (fo=14, routed)          0.743    10.121    brick_state[15]_i_6_n_0
    SLICE_X35Y54         LUT3 (Prop_lut3_I2_O)        0.118    10.239 r  brick_state[15]_i_3/O
                         net (fo=3, routed)           1.099    11.337    brick_state[15]_i_3_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.326    11.663 f  FSM_sequential_current_state[1]_i_256/O
                         net (fo=1, routed)           0.773    12.436    FSM_sequential_current_state[1]_i_256_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  FSM_sequential_current_state[1]_i_236/O
                         net (fo=1, routed)           0.546    13.106    FSM_sequential_current_state[1]_i_236_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.230 f  FSM_sequential_current_state[1]_i_209/O
                         net (fo=2, routed)           0.490    13.720    FSM_sequential_current_state[1]_i_209_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.844 r  FSM_sequential_current_state[2]_i_663/O
                         net (fo=1, routed)           0.263    14.107    FSM_sequential_current_state[2]_i_663_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.124    14.231 r  FSM_sequential_current_state[2]_i_623/O
                         net (fo=1, routed)           0.482    14.713    FSM_sequential_current_state[2]_i_623_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.837 r  FSM_sequential_current_state[2]_i_568/O
                         net (fo=1, routed)           0.433    15.269    FSM_sequential_current_state[2]_i_568_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.393 r  FSM_sequential_current_state[2]_i_462/O
                         net (fo=1, routed)           0.151    15.545    FSM_sequential_current_state[2]_i_462_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.669 r  FSM_sequential_current_state[2]_i_279/O
                         net (fo=1, routed)           0.636    16.305    FSM_sequential_current_state[2]_i_279_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I2_O)        0.124    16.429 r  FSM_sequential_current_state[2]_i_116/O
                         net (fo=1, routed)           0.295    16.724    FSM_sequential_current_state[2]_i_116_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124    16.848 r  FSM_sequential_current_state[2]_i_33/O
                         net (fo=1, routed)           0.161    17.008    FSM_sequential_current_state[2]_i_33_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124    17.132 r  FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.481    17.613    FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I3_O)        0.124    17.737 r  FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.433    18.170    FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.294 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    18.294    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.430    14.771    CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.029    14.951    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -18.294    
  -------------------------------------------------------------------
                         slack                                 -3.343    

Slack (VIOLATED) :        -3.124ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.052ns  (logic 3.519ns (26.961%)  route 9.533ns (73.039%))
  Logic Levels:           18  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  ball_y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  ball_y_pos_reg[1]/Q
                         net (fo=28, routed)          0.682     6.213    ball_y_pos_reg[1]
    SLICE_X32Y55         LUT1 (Prop_lut1_I0_O)        0.124     6.337 r  brick_state[129]_i_35/O
                         net (fo=1, routed)           0.000     6.337    brick_state[129]_i_35_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.884 r  brick_state_reg[129]_i_23/O[2]
                         net (fo=19, routed)          1.191     8.075    current_state5[3]
    SLICE_X31Y57         LUT5 (Prop_lut5_I3_O)        0.302     8.377 f  brick_state[104]_i_11/O
                         net (fo=1, routed)           0.665     9.043    brick_state[104]_i_11_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.167 r  brick_state[104]_i_8/O
                         net (fo=26, routed)          1.128    10.295    brick_state[104]_i_8_n_0
    SLICE_X31Y62         LUT3 (Prop_lut3_I0_O)        0.152    10.447 f  brick_state[4]_i_3/O
                         net (fo=2, routed)           0.642    11.089    brick_state[4]_i_3_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.326    11.415 f  FSM_sequential_current_state[2]_i_765/O
                         net (fo=1, routed)           1.207    12.621    FSM_sequential_current_state[2]_i_765_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I3_O)        0.124    12.745 f  FSM_sequential_current_state[2]_i_715/O
                         net (fo=1, routed)           0.484    13.229    FSM_sequential_current_state[2]_i_715_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.353 f  FSM_sequential_current_state[2]_i_678/O
                         net (fo=2, routed)           0.297    13.650    FSM_sequential_current_state[2]_i_678_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    13.774 r  FSM_sequential_current_state[1]_i_221/O
                         net (fo=1, routed)           0.296    14.070    FSM_sequential_current_state[1]_i_221_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.194 f  FSM_sequential_current_state[1]_i_194/O
                         net (fo=1, routed)           0.712    14.906    FSM_sequential_current_state[1]_i_194_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I2_O)        0.124    15.030 f  FSM_sequential_current_state[1]_i_171/O
                         net (fo=1, routed)           0.433    15.463    FSM_sequential_current_state[1]_i_171_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.124    15.587 f  FSM_sequential_current_state[1]_i_147/O
                         net (fo=1, routed)           0.438    16.025    FSM_sequential_current_state[1]_i_147_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.149 f  FSM_sequential_current_state[1]_i_110/O
                         net (fo=1, routed)           0.302    16.451    FSM_sequential_current_state[1]_i_110_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    16.575 f  FSM_sequential_current_state[1]_i_77/O
                         net (fo=1, routed)           0.317    16.892    FSM_sequential_current_state[1]_i_77_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124    17.016 f  FSM_sequential_current_state[1]_i_36/O
                         net (fo=1, routed)           0.154    17.170    FSM_sequential_current_state[1]_i_36_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124    17.294 f  FSM_sequential_current_state[1]_i_12/O
                         net (fo=1, routed)           0.423    17.717    FSM_sequential_current_state[1]_i_12_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124    17.841 f  FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.162    18.003    FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I4_O)        0.124    18.127 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    18.127    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.430    14.771    CLK_IBUF_BUFG
    SLICE_X42Y66         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)        0.081    15.003    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -18.127    
  -------------------------------------------------------------------
                         slack                                 -3.124    

Slack (VIOLATED) :        -2.419ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.300ns  (logic 3.058ns (24.862%)  route 9.242ns (75.138%))
  Logic Levels:           12  (CARRY4=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  ball_y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  ball_y_pos_reg[1]/Q
                         net (fo=28, routed)          0.682     6.213    ball_y_pos_reg[1]
    SLICE_X32Y55         LUT1 (Prop_lut1_I0_O)        0.124     6.337 r  brick_state[129]_i_35/O
                         net (fo=1, routed)           0.000     6.337    brick_state[129]_i_35_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.884 f  brick_state_reg[129]_i_23/O[2]
                         net (fo=19, routed)          1.256     8.141    current_state5[3]
    SLICE_X32Y58         LUT5 (Prop_lut5_I1_O)        0.302     8.443 r  brick_state[129]_i_24/O
                         net (fo=1, routed)           0.817     9.259    brick_state[129]_i_24_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.383 r  brick_state[129]_i_13/O
                         net (fo=18, routed)          1.534    10.917    brick_state[129]_i_13_n_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.150    11.067 r  brick_state[109]_i_7/O
                         net (fo=8, routed)           0.948    12.015    brick_state[109]_i_7_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I4_O)        0.348    12.363 r  FSM_sequential_current_state[2]_i_437/O
                         net (fo=1, routed)           0.897    13.260    FSM_sequential_current_state[2]_i_437_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.384 r  FSM_sequential_current_state[2]_i_259/O
                         net (fo=1, routed)           0.687    14.071    FSM_sequential_current_state[2]_i_259_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.195 r  FSM_sequential_current_state[2]_i_104/O
                         net (fo=1, routed)           1.043    15.238    FSM_sequential_current_state[2]_i_104_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.124    15.362 f  FSM_sequential_current_state[2]_i_28/O
                         net (fo=1, routed)           0.972    16.335    FSM_sequential_current_state[2]_i_28_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.124    16.459 r  FSM_sequential_current_state[2]_i_7/O
                         net (fo=1, routed)           0.000    16.459    FSM_sequential_current_state[2]_i_7_n_0
    SLICE_X46Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    16.673 r  FSM_sequential_current_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.405    17.078    FSM_sequential_current_state_reg[2]_i_2_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.297    17.375 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    17.375    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X48Y65         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)        0.029    14.956    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -17.375    
  -------------------------------------------------------------------
                         slack                                 -2.419    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 3.111ns (32.614%)  route 6.428ns (67.386%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  board_x_curr_reg[3]/Q
                         net (fo=14, routed)          0.644     6.185    board_x_curr_reg_n_0_[3]
    SLICE_X39Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  pixel_data[11]_i_461/O
                         net (fo=1, routed)           0.000     6.309    pixel_data[11]_i_461_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  pixel_data_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000     6.859    pixel_data_reg[11]_i_427_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.172 r  pixel_data_reg[11]_i_352/O[3]
                         net (fo=3, routed)           0.755     7.927    pixel_data_reg[11]_i_352_n_4
    SLICE_X38Y44         LUT4 (Prop_lut4_I0_O)        0.306     8.233 r  brick_state[129]_i_49/O
                         net (fo=1, routed)           0.000     8.233    brick_state[129]_i_49_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.746 r  brick_state_reg[129]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.746    brick_state_reg[129]_i_44_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.863 r  brick_state_reg[129]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.863    brick_state_reg[129]_i_31_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.980 r  brick_state_reg[129]_i_18/CO[3]
                         net (fo=1, routed)           0.896     9.876    paddle_collision21297_in
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.000 r  brick_state[129]_i_10/O
                         net (fo=6, routed)           0.749    10.749    brick_state[129]_i_10_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I0_O)        0.124    10.873 r  brick_state[129]_i_4/O
                         net (fo=63, routed)          1.129    12.002    brick_state[129]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.124    12.126 f  brick_state[69]_i_4/O
                         net (fo=69, routed)          1.206    13.332    brick_state[69]_i_4_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.456 r  brick_state[5]_i_3/O
                         net (fo=1, routed)           0.407    13.863    brick_state[5]_i_3_n_0
    SLICE_X31Y62         LUT4 (Prop_lut4_I2_O)        0.119    13.982 r  brick_state[5]_i_1/O
                         net (fo=1, routed)           0.642    14.624    brick_state[5]_i_1_n_0
    SLICE_X31Y62         FDRE                                         r  brick_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.431    14.772    CLK_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  brick_state_reg[5]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X31Y62         FDRE (Setup_fdre_C_D)       -0.275    14.641    brick_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.854ns  (logic 1.302ns (13.213%)  route 8.552ns (86.787%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.552     5.073    CLK_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  ball_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  ball_x_pos_reg[0]/Q
                         net (fo=49, routed)          1.420     6.949    ball_x_pos_reg[0]
    SLICE_X31Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.073 r  FSM_sequential_current_state[2]_i_63/O
                         net (fo=3, routed)           0.826     7.898    FSM_sequential_current_state[2]_i_63_n_0
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.146     8.044 r  FSM_sequential_current_state[2]_i_19/O
                         net (fo=10, routed)          1.816     9.860    FSM_sequential_current_state[2]_i_19_n_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.328    10.188 r  brick_state[104]_i_4/O
                         net (fo=129, routed)         3.947    14.135    brick_state[104]_i_4_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I1_O)        0.124    14.259 r  brick_state[15]_i_4/O
                         net (fo=1, routed)           0.544    14.803    brick_state[15]_i_4_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I4_O)        0.124    14.927 r  brick_state[15]_i_1/O
                         net (fo=1, routed)           0.000    14.927    brick_state[15]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  brick_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.436    14.777    CLK_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  brick_state_reg[15]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X30Y51         FDRE (Setup_fdre_C_D)        0.077    15.077    brick_state_reg[15]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.927    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.577ns  (logic 3.350ns (34.980%)  route 6.227ns (65.020%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  board_x_curr_reg[3]/Q
                         net (fo=14, routed)          0.644     6.185    board_x_curr_reg_n_0_[3]
    SLICE_X39Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  pixel_data[11]_i_461/O
                         net (fo=1, routed)           0.000     6.309    pixel_data[11]_i_461_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  pixel_data_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000     6.859    pixel_data_reg[11]_i_427_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.172 r  pixel_data_reg[11]_i_352/O[3]
                         net (fo=3, routed)           0.755     7.927    pixel_data_reg[11]_i_352_n_4
    SLICE_X38Y44         LUT4 (Prop_lut4_I0_O)        0.306     8.233 r  brick_state[129]_i_49/O
                         net (fo=1, routed)           0.000     8.233    brick_state[129]_i_49_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.746 r  brick_state_reg[129]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.746    brick_state_reg[129]_i_44_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.863 r  brick_state_reg[129]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.863    brick_state_reg[129]_i_31_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.980 r  brick_state_reg[129]_i_18/CO[3]
                         net (fo=1, routed)           0.896     9.876    paddle_collision21297_in
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.000 r  brick_state[129]_i_10/O
                         net (fo=6, routed)           0.749    10.749    brick_state[129]_i_10_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I0_O)        0.124    10.873 r  brick_state[129]_i_4/O
                         net (fo=63, routed)          0.803    11.676    brick_state[129]_i_4_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.800 r  brick_state[98]_i_2/O
                         net (fo=130, routed)         1.875    13.675    brick_state[98]_i_2_n_0
    SLICE_X49Y68         LUT5 (Prop_lut5_I0_O)        0.150    13.825 f  brick_state[105]_i_4/O
                         net (fo=1, routed)           0.505    14.330    brick_state[105]_i_4_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.332    14.662 r  brick_state[105]_i_1/O
                         net (fo=1, routed)           0.000    14.662    brick_state[105]_i_1_n_0
    SLICE_X48Y68         FDRE                                         r  brick_state_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.431    14.772    CLK_IBUF_BUFG
    SLICE_X48Y68         FDRE                                         r  brick_state_reg[105]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X48Y68         FDRE (Setup_fdre_C_D)        0.031    14.947    brick_state_reg[105]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -14.662    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 3.346ns (35.313%)  route 6.129ns (64.687%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  board_x_curr_reg[3]/Q
                         net (fo=14, routed)          0.644     6.185    board_x_curr_reg_n_0_[3]
    SLICE_X39Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  pixel_data[11]_i_461/O
                         net (fo=1, routed)           0.000     6.309    pixel_data[11]_i_461_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  pixel_data_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000     6.859    pixel_data_reg[11]_i_427_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.172 r  pixel_data_reg[11]_i_352/O[3]
                         net (fo=3, routed)           0.755     7.927    pixel_data_reg[11]_i_352_n_4
    SLICE_X38Y44         LUT4 (Prop_lut4_I0_O)        0.306     8.233 r  brick_state[129]_i_49/O
                         net (fo=1, routed)           0.000     8.233    brick_state[129]_i_49_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.746 r  brick_state_reg[129]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.746    brick_state_reg[129]_i_44_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.863 r  brick_state_reg[129]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.863    brick_state_reg[129]_i_31_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.980 f  brick_state_reg[129]_i_18/CO[3]
                         net (fo=1, routed)           0.896     9.876    paddle_collision21297_in
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.000 f  brick_state[129]_i_10/O
                         net (fo=6, routed)           0.749    10.749    brick_state[129]_i_10_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I0_O)        0.124    10.873 f  brick_state[129]_i_4/O
                         net (fo=63, routed)          0.803    11.676    brick_state[129]_i_4_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.800 f  brick_state[98]_i_2/O
                         net (fo=130, routed)         1.422    13.222    brick_state[98]_i_2_n_0
    SLICE_X29Y56         LUT5 (Prop_lut5_I0_O)        0.152    13.374 r  brick_state[7]_i_2/O
                         net (fo=1, routed)           0.860    14.234    brick_state[7]_i_2_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I1_O)        0.326    14.560 r  brick_state[7]_i_1/O
                         net (fo=1, routed)           0.000    14.560    brick_state[7]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  brick_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.438    14.779    CLK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  brick_state_reg[7]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_D)        0.032    14.955    brick_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -14.560    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.410ns  (logic 2.992ns (31.797%)  route 6.418ns (68.203%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  board_x_curr_reg[3]/Q
                         net (fo=14, routed)          0.644     6.185    board_x_curr_reg_n_0_[3]
    SLICE_X39Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  pixel_data[11]_i_461/O
                         net (fo=1, routed)           0.000     6.309    pixel_data[11]_i_461_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  pixel_data_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000     6.859    pixel_data_reg[11]_i_427_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.172 r  pixel_data_reg[11]_i_352/O[3]
                         net (fo=3, routed)           0.755     7.927    pixel_data_reg[11]_i_352_n_4
    SLICE_X38Y44         LUT4 (Prop_lut4_I0_O)        0.306     8.233 r  brick_state[129]_i_49/O
                         net (fo=1, routed)           0.000     8.233    brick_state[129]_i_49_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.746 r  brick_state_reg[129]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.746    brick_state_reg[129]_i_44_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.863 r  brick_state_reg[129]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.863    brick_state_reg[129]_i_31_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.980 r  brick_state_reg[129]_i_18/CO[3]
                         net (fo=1, routed)           0.896     9.876    paddle_collision21297_in
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.000 r  brick_state[129]_i_10/O
                         net (fo=6, routed)           1.088    11.088    brick_state[129]_i_10_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I4_O)        0.124    11.212 r  brick_state[127]_i_4/O
                         net (fo=130, routed)         2.471    13.683    brick_state[127]_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.807 r  brick_state[47]_i_2/O
                         net (fo=1, routed)           0.564    14.371    brick_state[47]_i_2_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.495 r  brick_state[47]_i_1/O
                         net (fo=1, routed)           0.000    14.495    brick_state[47]_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  brick_state_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.436    14.777    CLK_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  brick_state_reg[47]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y52         FDRE (Setup_fdre_C_D)        0.031    14.952    brick_state_reg[47]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.495    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 3.025ns (32.183%)  route 6.374ns (67.817%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  ball_y_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  ball_y_pos_reg[2]/Q
                         net (fo=25, routed)          0.976     6.507    ball_y_pos_reg[2]
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.631 r  pixel_data[11]_i_406/O
                         net (fo=1, routed)           0.000     6.631    pixel_data[11]_i_406_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.271 f  pixel_data_reg[11]_i_309/O[3]
                         net (fo=2, routed)           0.836     8.107    pixel_data_reg[11]_i_309_n_4
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.306     8.413 r  pixel_data[11]_i_397/O
                         net (fo=1, routed)           0.494     8.907    pixel_data[11]_i_397_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.305 r  pixel_data_reg[11]_i_306/CO[3]
                         net (fo=1, routed)           0.000     9.305    pixel_data_reg[11]_i_306_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.419 r  pixel_data_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.001     9.419    pixel_data_reg[11]_i_141_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.533 r  pixel_data_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.533    pixel_data_reg[11]_i_45_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  pixel_data_reg[11]_i_16/CO[3]
                         net (fo=2, routed)           1.263    10.910    oled/ball_y_pos_reg[11][0]
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.034 r  oled/pixel_data[11]_i_5/O
                         net (fo=5, routed)           1.710    12.744    oled/pixel_data[11]_i_5_n_0
    SLICE_X48Y9          LUT5 (Prop_lut5_I4_O)        0.124    12.868 r  oled/pixel_data[15]_i_15/O
                         net (fo=1, routed)           0.000    12.868    oled/pixel_data[15]_i_15_n_0
    SLICE_X48Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    13.080 r  oled/pixel_data_reg[15]_i_6/O
                         net (fo=1, routed)           1.095    14.175    oled/pixel_data_reg[15]_i_6_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.299    14.474 r  oled/pixel_data[15]_i_1/O
                         net (fo=1, routed)           0.000    14.474    pixel_data[15]
    SLICE_X39Y22         FDRE                                         r  pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.431    14.772    CLK_IBUF_BUFG
    SLICE_X39Y22         FDRE                                         r  pixel_data_reg[15]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.917    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)        0.029    14.946    pixel_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.474    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.374ns  (logic 3.344ns (35.674%)  route 6.030ns (64.326%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  board_x_curr_reg[3]/Q
                         net (fo=14, routed)          0.644     6.185    board_x_curr_reg_n_0_[3]
    SLICE_X39Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  pixel_data[11]_i_461/O
                         net (fo=1, routed)           0.000     6.309    pixel_data[11]_i_461_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  pixel_data_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000     6.859    pixel_data_reg[11]_i_427_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.172 r  pixel_data_reg[11]_i_352/O[3]
                         net (fo=3, routed)           0.755     7.927    pixel_data_reg[11]_i_352_n_4
    SLICE_X38Y44         LUT4 (Prop_lut4_I0_O)        0.306     8.233 r  brick_state[129]_i_49/O
                         net (fo=1, routed)           0.000     8.233    brick_state[129]_i_49_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.746 r  brick_state_reg[129]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.746    brick_state_reg[129]_i_44_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.863 r  brick_state_reg[129]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.863    brick_state_reg[129]_i_31_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.980 f  brick_state_reg[129]_i_18/CO[3]
                         net (fo=1, routed)           0.896     9.876    paddle_collision21297_in
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.000 f  brick_state[129]_i_10/O
                         net (fo=6, routed)           0.749    10.749    brick_state[129]_i_10_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I0_O)        0.124    10.873 f  brick_state[129]_i_4/O
                         net (fo=63, routed)          0.803    11.676    brick_state[129]_i_4_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.800 f  brick_state[98]_i_2/O
                         net (fo=130, routed)         1.887    13.687    brick_state[98]_i_2_n_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.150    13.837 r  brick_state[127]_i_2/O
                         net (fo=1, routed)           0.296    14.133    brick_state[127]_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.326    14.459 r  brick_state[127]_i_1/O
                         net (fo=1, routed)           0.000    14.459    brick_state[127]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  brick_state_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.421    14.762    CLK_IBUF_BUFG
    SLICE_X39Y72         FDRE                                         r  brick_state_reg[127]/C
                         clock pessimism              0.180    14.942    
                         clock uncertainty           -0.035    14.906    
    SLICE_X39Y72         FDRE (Setup_fdre_C_D)        0.031    14.937    brick_state_reg[127]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -14.459    
  -------------------------------------------------------------------
                         slack                                  0.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 board_x_curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_prev_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.514%)  route 0.156ns (52.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  board_x_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  board_x_curr_reg[0]/Q
                         net (fo=17, routed)          0.156     1.742    board_x_curr_reg_n_0_[0]
    SLICE_X46Y39         FDRE                                         r  board_x_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  board_x_prev_reg[0]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.059     1.520    board_x_prev_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 brick_state_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.296%)  route 0.133ns (41.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.558     1.441    CLK_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  brick_state_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  brick_state_reg[113]/Q
                         net (fo=13, routed)          0.133     1.715    p_3_in375_in
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  brick_state[113]_i_1/O
                         net (fo=1, routed)           0.000     1.760    brick_state[113]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  brick_state_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.825     1.953    CLK_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  brick_state_reg[113]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.092     1.533    brick_state_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 brick_state_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.489%)  route 0.143ns (43.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  brick_state_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  brick_state_reg[97]/Q
                         net (fo=13, routed)          0.143     1.718    p_3_in321_in
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.763 r  brick_state[97]_i_1/O
                         net (fo=1, routed)           0.000     1.763    brick_state[97]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  brick_state_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.816     1.944    CLK_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  brick_state_reg[97]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.092     1.526    brick_state_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  bounce_counter_reg[16]/Q
                         net (fo=3, routed)           0.078     1.661    bounce_counter_reg[16]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.785 r  bounce_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.785    bounce_counter_reg[16]_i_1_n_6
    SLICE_X41Y35         FDRE                                         r  bounce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.828     1.955    CLK_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  bounce_counter_reg[17]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    bounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  bounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  bounce_counter_reg[20]/Q
                         net (fo=3, routed)           0.078     1.661    bounce_counter_reg[20]
    SLICE_X41Y36         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.785 r  bounce_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.785    bounce_counter_reg[20]_i_1_n_6
    SLICE_X41Y36         FDRE                                         r  bounce_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.828     1.955    CLK_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  bounce_counter_reg[21]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    bounce_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  bounce_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  bounce_counter_reg[4]/Q
                         net (fo=3, routed)           0.078     1.659    bounce_counter_reg[4]
    SLICE_X41Y32         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.783 r  bounce_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.783    bounce_counter_reg[4]_i_1_n_6
    SLICE_X41Y32         FDRE                                         r  bounce_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.825     1.952    CLK_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  bounce_counter_reg[5]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    bounce_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 bounce_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  bounce_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  bounce_counter_reg[12]/Q
                         net (fo=3, routed)           0.079     1.662    bounce_counter_reg[12]
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.786 r  bounce_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.786    bounce_counter_reg[12]_i_1_n_6
    SLICE_X41Y34         FDRE                                         r  bounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.827     1.954    CLK_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  bounce_counter_reg[13]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    bounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 bounce_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.560     1.443    CLK_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  bounce_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  bounce_counter_reg[24]/Q
                         net (fo=3, routed)           0.079     1.663    bounce_counter_reg[24]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.787 r  bounce_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.787    bounce_counter_reg[24]_i_1_n_6
    SLICE_X41Y37         FDRE                                         r  bounce_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.829     1.956    CLK_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  bounce_counter_reg[25]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    bounce_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 bounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  bounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  bounce_counter_reg[0]/Q
                         net (fo=3, routed)           0.079     1.659    bounce_counter_reg[0]
    SLICE_X41Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.783 r  bounce_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.783    bounce_counter_reg[0]_i_1_n_6
    SLICE_X41Y31         FDRE                                         r  bounce_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.824     1.951    CLK_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  bounce_counter_reg[1]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    bounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 bounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.561     1.444    CLK_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  bounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  bounce_counter_reg[28]/Q
                         net (fo=3, routed)           0.079     1.664    bounce_counter_reg[28]
    SLICE_X41Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.788 r  bounce_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.788    bounce_counter_reg[28]_i_1_n_6
    SLICE_X41Y38         FDRE                                         r  bounce_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  bounce_counter_reg[29]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    bounce_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y30   an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   board_x_prev_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y41   board_x_prev_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y41   board_x_prev_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y51   brick_state_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y59   brick_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y54   brick_state_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y56   brick_state_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y53   brick_state_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   board_x_prev_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   board_x_prev_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   board_x_prev_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y68   brick_state_reg[93]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y68   brick_state_reg[94]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y69   brick_state_reg[95]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y70   brick_state_reg[96]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y69   game_over_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y69   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y69   unlock_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   an_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y51   brick_state_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y54   brick_state_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y56   brick_state_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y53   brick_state_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   brick_state_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y55   brick_state_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y54   brick_state_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y56   brick_state_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y54   brick_state_reg[27]/C



