# mixed-signal-fpga
![flyer2](https://user-images.githubusercontent.com/59352026/171116116-4e61ced0-f537-4249-8714-e0612cd3ab00.jpg)

**Simulation of RISC-V MYTH core and PLL**
![1](https://user-images.githubusercontent.com/59352026/170990006-6eaf2fbd-cda5-4342-8179-204cf9038642.jpg)

**Simulation ouput of DAC**
![7](https://user-images.githubusercontent.com/59352026/171002223-595683d6-8207-404e-abee-925ee2f65cda.jpg)

**Simulation ouput with analog view**
![8](https://user-images.githubusercontent.com/59352026/171002245-cc02b869-5a80-4a4a-b865-423c3a6e23da.jpg)

**Timing violation (Hold_slack is negative)**
![9](https://user-images.githubusercontent.com/59352026/171002313-f4fcd1d9-3cc1-41be-945d-18578a51fd60.jpg)

**Result after setting exception for false path in constraints.sdc**
![10](https://user-images.githubusercontent.com/59352026/171010979-a03a1e34-5a8c-44d8-b1a1-1fa9b330a9e7.jpg)


## Report by
Dr. Sanjay Eligar, KLE Tech.

## Acknowledgements
Kunal Ghosh, Co-founder, VLSI System Design (VSD) Corp. Pvt. Ltd. <br/>
Steeve Hoover, Founder, Redwood EDA <br/>
Shivani Shah, MS @ IIIT, Bangalore
Dr Naveed and Dr Shrikanth, OSFPGA Foundation.
