
---------- Begin Simulation Statistics ----------
final_tick                                 1358747200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155944                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406860                       # Number of bytes of host memory used
host_op_rate                                   287129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.92                       # Real time elapsed on the host
host_tick_rate                               71828047                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2949920                       # Number of instructions simulated
sim_ops                                       5431515                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001359                       # Number of seconds simulated
sim_ticks                                  1358747200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               587158                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24664                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            601217                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             307942                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          587158                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           279216                       # Number of indirect misses.
system.cpu.branchPred.lookups                  656795                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25947                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12273                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3366666                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2460566                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24778                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     510160                       # Number of branches committed
system.cpu.commit.bw_lim_events                920368                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          912748                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2949920                       # Number of instructions committed
system.cpu.commit.committedOps                5431515                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2985990                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.819000                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.738972                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1216513     40.74%     40.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       264086      8.84%     49.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       269112      9.01%     58.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       315911     10.58%     69.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       920368     30.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2985990                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     177337                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                23725                       # Number of function calls committed.
system.cpu.commit.int_insts                   5294105                       # Number of committed integer instructions.
system.cpu.commit.loads                        725162                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        28762      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4171098     76.79%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5806      0.11%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38160      0.70%     78.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6996      0.13%     78.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.02%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.12%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           27729      0.51%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           28646      0.53%     79.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          43527      0.80%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1242      0.02%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          693480     12.77%     93.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         330054      6.08%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        31682      0.58%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        16811      0.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5431515                       # Class of committed instruction
system.cpu.commit.refs                        1072027                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2949920                       # Number of Instructions Simulated
system.cpu.committedOps                       5431515                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.151512                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.151512                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8284                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34620                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50445                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4535                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1055990                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                6563704                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   418866                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1635618                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24847                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 98742                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      813195                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1995                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      367300                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           166                       # TLB misses on write requests
system.cpu.fetch.Branches                      656795                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    353070                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2763762                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4716                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3737210                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  158                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           766                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49694                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.193353                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             444522                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             333889                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.100193                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3234063                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.116704                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.918984                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1374549     42.50%     42.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   104957      3.25%     45.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    82493      2.55%     48.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   112645      3.48%     51.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1559419     48.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3234063                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    294618                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   157396                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    307512000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    307512000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    307512000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    307512000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    307512000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    307512000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9626400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9625600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       988400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       988400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       987600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       987600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     11352800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     11526800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     11722800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     11542400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    118721200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    119294800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    119332400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    119096000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2390865200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          162806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29273                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   542018                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.759582                       # Inst execution rate
system.cpu.iew.exec_refs                      1177985                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     367287                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  700756                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                841686                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                956                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               549                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               377905                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             6344209                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                810698                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35003                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5977071                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3422                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10372                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24847                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16676                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            70636                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          349                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116522                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31039                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             82                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20980                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8293                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8022466                       # num instructions consuming a value
system.cpu.iew.wb_count                       5954795                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.574500                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4608903                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.753025                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5961808                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  9164448                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4966103                       # number of integer regfile writes
system.cpu.ipc                               0.868423                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.868423                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             34911      0.58%      0.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4612682     76.72%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5845      0.10%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42285      0.70%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8586      0.14%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1294      0.02%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6931      0.12%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31485      0.52%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                30513      0.51%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               44114      0.73%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2319      0.04%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               783219     13.03%     93.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              351810      5.85%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           37946      0.63%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          18138      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6012078                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  194678                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              390688                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       191137                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             238483                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5782489                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           14885705                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5763658                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           7018490                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    6343075                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   6012078                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1134                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          912683                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18178                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            374                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1355651                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3234063                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.858986                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.659667                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1211096     37.45%     37.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              235765      7.29%     44.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              430521     13.31%     58.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              511453     15.81%     73.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              845228     26.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3234063                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.769888                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      353202                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           386                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             17430                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12560                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               841686                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              377905                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2312823                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          3396869                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  854198                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6945790                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               54                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  56880                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   474585                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14700                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4973                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              16814773                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                6487436                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             8381911                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1668544                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77816                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24847                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                191025                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1436095                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            332258                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         10141784                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20864                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                902                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    238046                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            954                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      8409885                       # The number of ROB reads
system.cpu.rob.rob_writes                    12937504                       # The number of ROB writes
system.cpu.timesIdled                            1609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          445                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38676                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              445                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          708                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            708                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              100                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23241                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1358747200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12285                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1358                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8204                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1394                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12285                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       962368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       962368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  962368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13679                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13679    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13679                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11497791                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29700309                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1358747200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17812                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4199                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24147                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                992                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2166                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2166                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17812                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8354                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50295                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58649                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       183680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1276416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1460096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10645                       # Total snoops (count)
system.l2bus.snoopTraffic                       87232                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30618                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014959                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121389                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30160     98.50%     98.50% # Request fanout histogram
system.l2bus.snoop_fanout::1                      458      1.50%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30618                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20529198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19197370                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3445998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1358747200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1358747200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       349478                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           349478                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       349478                       # number of overall hits
system.cpu.icache.overall_hits::total          349478                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3591                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3591                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3591                       # number of overall misses
system.cpu.icache.overall_misses::total          3591                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179457600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179457600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179457600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179457600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       353069                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       353069                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       353069                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       353069                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010171                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49974.269006                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49974.269006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49974.269006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49974.269006                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          720                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          720                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2871                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2871                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2871                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2871                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143606400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143606400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143606400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143606400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008132                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008132                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008132                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008132                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50019.644723                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50019.644723                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50019.644723                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50019.644723                       # average overall mshr miss latency
system.cpu.icache.replacements                   2615                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       349478                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          349478                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3591                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3591                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179457600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179457600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       353069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       353069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49974.269006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49974.269006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          720                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          720                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2871                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2871                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143606400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143606400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50019.644723                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50019.644723                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1358747200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1358747200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.976531                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              300826                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2615                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            115.038623                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.976531                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992096                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992096                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            709009                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           709009                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1358747200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1358747200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1358747200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1053456                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1053456                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1053456                       # number of overall hits
system.cpu.dcache.overall_hits::total         1053456                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34888                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34888                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34888                       # number of overall misses
system.cpu.dcache.overall_misses::total         34888                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1689180799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1689180799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1689180799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1689180799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1088344                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1088344                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1088344                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1088344                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032056                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032056                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032056                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032056                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48417.243723                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48417.243723                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48417.243723                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48417.243723                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28765                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               783                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.736909                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1789                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2839                       # number of writebacks
system.cpu.dcache.writebacks::total              2839                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22198                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22198                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12690                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4417                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17107                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    583008799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    583008799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    583008799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249342450                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    832351249                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011660                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011660                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015718                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45942.379748                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45942.379748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45942.379748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56450.633914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48655.594143                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16083                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       708794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          708794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1580377600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1580377600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       741471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       741471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48363.607430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48363.607430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10525                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10525                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477538400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477538400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45371.819477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45371.819477                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       344662                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         344662                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2211                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2211                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    108803199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    108803199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       346873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       346873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006374                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006374                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49209.949796                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49209.949796                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2165                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2165                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    105470399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    105470399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006241                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006241                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48716.119630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48716.119630                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4417                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4417                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249342450                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249342450                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56450.633914                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56450.633914                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1358747200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1358747200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           986.788140                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              650717                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16083                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.459927                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   755.345049                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   231.443090                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.737642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.226019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.963660                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          209                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          815                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          707                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.204102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.795898                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2193795                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2193795                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1358747200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             907                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4977                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          965                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6849                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            907                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4977                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          965                       # number of overall hits
system.l2cache.overall_hits::total               6849                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1961                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7711                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3452                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13124                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1961                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7711                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3452                       # number of overall misses
system.l2cache.overall_misses::total            13124                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132511600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    525671200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238769199                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    896951999                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132511600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    525671200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238769199                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    896951999                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2868                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12688                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4417                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19973                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2868                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12688                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4417                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19973                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.683752                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.607740                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.781526                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.657087                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.683752                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.607740                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.781526                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.657087                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67573.482917                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68171.599014                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69168.365875                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68344.407117                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67573.482917                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68171.599014                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69168.365875                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68344.407117                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1358                       # number of writebacks
system.l2cache.writebacks::total                 1358                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           20                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             32                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           20                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            32                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1961                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7699                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3432                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13092                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1961                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7699                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3432                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          587                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13679                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116823600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    463696400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210607619                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    791127619                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116823600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    463696400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210607619                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35103847                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    826231466                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.683752                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.606794                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.776998                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655485                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.683752                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.606794                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.776998                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.684875                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59573.482917                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60228.133524                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61365.856352                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60428.324091                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59573.482917                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60228.133524                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61365.856352                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59802.124361                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60401.452299                       # average overall mshr miss latency
system.l2cache.replacements                      9648                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2841                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2841                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2841                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2841                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          359                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          359                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          587                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          587                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35103847                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35103847                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59802.124361                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59802.124361                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          767                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              767                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1399                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1399                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     96434000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     96434000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2166                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2166                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.645891                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.645891                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68930.664761                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68930.664761                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1394                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1394                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     85126000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     85126000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.643583                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.643583                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61065.997131                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61065.997131                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          907                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4210                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          965                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6082                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1961                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6312                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3452                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11725                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132511600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429237200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238769199                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    800517999                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2868                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10522                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4417                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17807                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.683752                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.599886                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.781526                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658449                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67573.482917                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68003.358682                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69168.365875                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68274.456205                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           27                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1961                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6305                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3432                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11698                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116823600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378570400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210607619                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    706001619                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.683752                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599221                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.776998                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656933                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59573.482917                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60042.886598                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61365.856352                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60352.335356                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1358747200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1358747200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3789.195777                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26291                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9648                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.725021                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    18.139431                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   422.219656                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2278.347324                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   925.013853                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   145.475512                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004429                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.103081                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.556237                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225833                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035516                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.925097                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1154                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2942                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1073                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           52                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2582                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          231                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281738                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718262                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               323040                       # Number of tag accesses
system.l2cache.tags.data_accesses              323040                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1358747200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125504                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          492736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              875456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125504                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125504                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86912                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86912                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1961                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7699                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3432                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          587                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13679                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1358                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1358                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           92367440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          362639938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    161654795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     27648999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              644311171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      92367440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          92367440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        63964805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              63964805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        63964805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          92367440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         362639938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    161654795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     27648999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             708275977                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               117735513600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 253133                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407884                       # Number of bytes of host memory used
host_op_rate                                   449263                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1819.88                       # Real time elapsed on the host
host_tick_rate                               63947406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   460672475                       # Number of instructions simulated
sim_ops                                     817606471                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.116377                       # Number of seconds simulated
sim_ticks                                116376766400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             42665057                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24767                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          42665033                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           42641587                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        42665057                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            23470                       # Number of indirect misses.
system.cpu.branchPred.lookups                42665189                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      68                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          164                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                1730853217                       # number of cc regfile reads
system.cpu.cc_regfile_writes                376773964                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24767                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   42611092                       # Number of branches committed
system.cpu.commit.bw_lim_events             174620405                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          260109                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            457722555                       # Number of instructions committed
system.cpu.commit.committedOps              812174956                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    290871929                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.792208                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.488323                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4234001      1.46%      1.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    110892769     38.12%     39.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       573695      0.20%     39.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       551059      0.19%     39.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    174620405     60.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    290871929                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                 812151949                       # Number of committed integer instructions.
system.cpu.commit.loads                      42638025                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22757      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        765300398     94.23%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     94.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        42637831      5.25%     99.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        4213255      0.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         812174956                       # Class of committed instruction
system.cpu.commit.refs                       46851388                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   457722555                       # Number of Instructions Simulated
system.cpu.committedOps                     812174956                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.635629                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.635629                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           57                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           74                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             2                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              52490234                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              812723389                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 30429958                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 166123795                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24806                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              41870337                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    42663100                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            14                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4213468                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                    42665189                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  17941012                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     272968038                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   115                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      458360672                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   49612                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.146645                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           17946286                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           42641655                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.575437                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          290939130                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.795427                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.640325                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 61813629     21.25%     21.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4766771      1.64%     22.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 42075134     14.46%     37.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4752270      1.63%     38.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                177531326     61.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            290939130                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1289                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      775                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  51024981600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  51024981600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  51024981600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  51024981600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  51024981600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  51024981600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        48800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        48800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        47600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        48800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   4687667200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   4687658400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   4687667600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   4687664000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   324900812000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                24817                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 42613376                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.791865                       # Inst execution rate
system.cpu.iew.exec_refs                     46876565                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4213468                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   44188                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              42665324                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8196                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4213607                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           812435064                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              42663097                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6445                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             812270522                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     26                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   324                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24806                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   367                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             4189                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        27299                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          245                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          215                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          24602                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                1790401976                       # num instructions consuming a value
system.cpu.iew.wb_count                     812247860                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.403529                       # average fanout of values written-back
system.cpu.iew.wb_producers                 722479054                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.791787                       # insts written-back per cycle
system.cpu.iew.wb_sent                      812266355                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1604468249                       # number of integer regfile reads
system.cpu.int_regfile_writes               765416169                       # number of integer regfile writes
system.cpu.ipc                               1.573244                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.573244                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             24937      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             765374723     94.23%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    70      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  60      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   66      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  142      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  154      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  58      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 65      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             42662834      5.25%     99.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4213370      0.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             326      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            112      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              812276965                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1037                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2106                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          986                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1911                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              812250991                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1915491078                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    812246874                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         812693301                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  812435032                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 812276965                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          260109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               122                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       853815                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     290939130                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.791914                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.093973                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4224304      1.45%      1.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            38705505     13.30%     14.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            69201202     23.79%     38.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            80063420     27.52%     66.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            98744699     33.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       290939130                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.791887                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    17941012                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           4208593                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4204502                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             42665324                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4213607                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               132103097                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                        290941916                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   44847                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            1142051824                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               33695435                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 51343646                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     53                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            3468872175                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              812612301                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          1142693882                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 187066071                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    857                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24806                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              52458615                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   642066                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1971                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups       1605163626                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1145                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                 108783849                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    928686589                       # The number of ROB reads
system.cpu.rob.rob_writes                  1624937330                       # The number of ROB writes
system.cpu.timesIdled                              25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            234                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                9                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           66                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           138                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 116376766400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 55                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               61                       # Transaction distribution
system.membus.trans_dist::ReadExReq                15                       # Transaction distribution
system.membus.trans_dist::ReadExResp               15                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            57                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         4800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         4800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    4800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                72                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      72    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  72                       # Request fanout histogram
system.membus.reqLayer2.occupancy               63203                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             151097                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 116376766400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 101                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            21                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               166                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 15                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                15                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            103                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          161                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          189                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     350                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     8448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                71                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                189                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.047619                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.213524                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      180     95.24%     95.24% # Request fanout histogram
system.l2bus.snoop_fanout::1                        9      4.76%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  189                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               75600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               107990                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               63600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON    116376766400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 116376766400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17940909                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17940909                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17940909                       # number of overall hits
system.cpu.icache.overall_hits::total        17940909                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          103                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            103                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          103                       # number of overall misses
system.cpu.icache.overall_misses::total           103                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      4172000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4172000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      4172000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4172000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17941012                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17941012                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17941012                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17941012                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40504.854369                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40504.854369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40504.854369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40504.854369                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           48                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           48                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2586000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2586000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47018.181818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47018.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47018.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47018.181818                       # average overall mshr miss latency
system.cpu.icache.replacements                     53                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17940909                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17940909                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          103                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           103                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      4172000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4172000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17941012                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17941012                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40504.854369                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40504.854369                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           48                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2586000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2586000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47018.181818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47018.181818                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 116376766400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 116376766400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2674                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                53                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             50.452830                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          35882077                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         35882077                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 116376766400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 116376766400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 116376766400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     46872159                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46872159                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     46872159                       # number of overall hits
system.cpu.dcache.overall_hits::total        46872159                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          112                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            112                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          112                       # number of overall misses
system.cpu.dcache.overall_misses::total           112                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4124400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4124400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4124400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4124400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     46872271                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46872271                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     46872271                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46872271                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        36825                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        36825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        36825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        36825                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.dcache.writebacks::total                16                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           56                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           56                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           56                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           56                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2517200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2517200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2517200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       177990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2695190                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        44950                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        44950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        44950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 25427.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42780.793651                       # average overall mshr miss latency
system.cpu.dcache.replacements                     63                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42658812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42658812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3079600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3079600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42658908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42658908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32079.166667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32079.166667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1531200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1531200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37346.341463                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37346.341463                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4213347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4213347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           16                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1044800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1044800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4213363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4213363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        65300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        65300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           15                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       986000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       986000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65733.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65733.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       177990                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       177990                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 25427.142857                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 25427.142857                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 116376766400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116376766400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               34673                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                63                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            550.365079                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   822.999929                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   201.000071                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.803711                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.196289                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          823                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.196289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          93744605                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         93744605                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 116376766400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              20                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              21                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  46                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             20                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             21                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                 46                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            35                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            35                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                72                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           35                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           35                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            2                       # number of overall misses
system.l2cache.overall_misses::total               72                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2354000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      2272400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       130797                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      4757197                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2354000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      2272400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       130797                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      4757197                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           55                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           56                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             118                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           55                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           56                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            7                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            118                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.636364                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.625000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.285714                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.610169                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.636364                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.625000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.285714                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.610169                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67257.142857                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64925.714286                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65398.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66072.180556                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67257.142857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64925.714286                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65398.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66072.180556                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           35                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           35                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           72                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           35                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           35                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           72                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2090000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1992400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       114797                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      4197197                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2090000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1992400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       114797                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      4197197                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.636364                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.625000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.285714                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.610169                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.636364                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.625000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.285714                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.610169                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59714.285714                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56925.714286                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57398.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58294.402778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59714.285714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56925.714286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57398.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58294.402778                       # average overall mshr miss latency
system.l2cache.replacements                        71                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_misses::.cpu.data           15                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             15                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       968000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       968000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           15                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 64533.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64533.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           15                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           15                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       848000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       848000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 56533.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 56533.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           20                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           46                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           57                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2354000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1304400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       130797                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3789197                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          103                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.636364                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.487805                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.285714                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.553398                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67257.142857                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        65220                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65398.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66477.140351                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           57                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2090000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1144400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       114797                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3349197                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.636364                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.487805                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.285714                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.553398                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59714.285714                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        57220                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57398.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58757.842105                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 116376766400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 116376766400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    226                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   71                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.183099                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    44.999988                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1053.997113                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1862.001691                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   976.001208                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          159                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010986                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.257324                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.454590                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.238282                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038818                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1137                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2959                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1137                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2959                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.277588                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.722412                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1943                       # Number of tag accesses
system.l2cache.tags.data_accesses                1943                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 116376766400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            2240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                4480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               35                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   70                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              18148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              19248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher         1100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  38496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         18148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             18148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks            2750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                  2750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks            2750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             18148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             19248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher         1100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 41245                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               117765894800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                             1427624422                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413004                       # Number of bytes of host memory used
host_op_rate                               2533315609                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.32                       # Real time elapsed on the host
host_tick_rate                               94123200                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   460702717                       # Number of instructions simulated
sim_ops                                     817671006                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000030                       # Number of seconds simulated
sim_ticks                                    30381200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11116                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               982                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10753                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4120                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11116                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6996                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11739                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     372                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          825                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     45693                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    29313                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1009                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       7983                       # Number of branches committed
system.cpu.commit.bw_lim_events                 12175                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19919                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                30242                       # Number of instructions committed
system.cpu.commit.committedOps                  64535                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        47776                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.350783                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.729615                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        27119     56.76%     56.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3506      7.34%     64.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2599      5.44%     69.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2377      4.98%     74.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        12175     25.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        47776                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     63384                       # Number of committed integer instructions.
system.cpu.commit.loads                          8056                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.44%      0.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            51400     79.65%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              23      0.04%     80.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.35%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.22%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.35%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.17%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.32%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.48%     82.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.40%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.13%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7206     11.17%     93.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2657      4.12%     97.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.32%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      0.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             64535                       # Class of committed instruction
system.cpu.commit.refs                          11275                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       30242                       # Number of Instructions Simulated
system.cpu.committedOps                         64535                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.511507                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.511507                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           72                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          208                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          356                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            20                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17339                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  91987                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11343                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     22414                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1023                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1381                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9863                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           102                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3999                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       11739                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4270                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         39281                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   382                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          47509                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           168                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2046                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.154556                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12992                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4492                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.625505                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              53500                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.848822                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.942092                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    27137     50.72%     50.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1050      1.96%     52.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1163      2.17%     54.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1064      1.99%     56.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    23086     43.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                53500                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3901                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2353                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      4071600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      4071200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      4071200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      4071200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      4071200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      4071200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        58000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        58400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       130800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       131600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       131200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       131200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1428000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1428400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1430400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       30962000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1220                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8752                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.008308                       # Inst execution rate
system.cpu.iew.exec_refs                        13828                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3988                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11411                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 10831                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                198                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                19                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4546                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               84445                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9840                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1457                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 76584                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     33                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    86                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1023                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   150                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              331                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2777                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1327                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1085                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            135                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     91339                       # num instructions consuming a value
system.cpu.iew.wb_count                         75821                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619889                       # average fanout of values written-back
system.cpu.iew.wb_producers                     56620                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.998262                       # insts written-back per cycle
system.cpu.iew.wb_sent                          76128                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   105593                       # number of integer regfile reads
system.cpu.int_regfile_writes                   60944                       # number of integer regfile writes
system.cpu.ipc                               0.398167                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.398167                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               636      0.81%      0.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 61068     78.25%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.03%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   267      0.34%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 198      0.25%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.30%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  141      0.18%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  338      0.43%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  412      0.53%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 292      0.37%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                129      0.17%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 9013     11.55%     93.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3522      4.51%     97.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1134      1.45%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            629      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  78039                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3561                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7177                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3397                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5536                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  73842                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             202768                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        72424                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             98842                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      84146                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     78039                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 299                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               365                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            171                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        26653                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         53500                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.458673                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.723703                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28281     52.86%     52.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3548      6.63%     59.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3927      7.34%     66.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4339      8.11%     74.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13405     25.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           53500                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.027464                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4300                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            63                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                86                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               97                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                10831                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4546                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   32575                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            75953                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12597                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 80405                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    443                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12304                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    255                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    26                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                225001                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  89402                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              108412                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     22741                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1130                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1023                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2236                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28025                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5528                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           126442                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2599                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2630                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            162                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       120055                       # The number of ROB reads
system.cpu.rob.rob_writes                      174674                       # The number of ROB writes
system.cpu.timesIdled                             268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           47                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1529                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               47                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           793                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     30381200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                405                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           29                       # Transaction distribution
system.membus.trans_dist::CleanEvict              354                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           403                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        28224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        28224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               410                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     410    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 410                       # Request fanout histogram
system.membus.reqLayer2.occupancy              363640                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             888660                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     30381200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 751                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           145                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1041                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 14                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                14                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            750                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1397                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          897                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2294                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        26560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    56384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               426                       # Total snoops (count)
system.l2bus.snoopTraffic                        1856                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1190                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.042017                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.200712                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1140     95.80%     95.80% # Request fanout histogram
system.l2bus.snoop_fanout::1                       50      4.20%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1190                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              358800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               720748                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              559200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        30381200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     30381200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3696                       # number of overall hits
system.cpu.icache.overall_hits::total            3696                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          574                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            574                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          574                       # number of overall misses
system.cpu.icache.overall_misses::total           574                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24166400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24166400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24166400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24166400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4270                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4270                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4270                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4270                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.134426                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.134426                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.134426                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.134426                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42101.742160                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42101.742160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42101.742160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42101.742160                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          109                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          465                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          465                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          465                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          465                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19057600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19057600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19057600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19057600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.108899                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.108899                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.108899                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.108899                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40984.086022                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40984.086022                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40984.086022                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40984.086022                       # average overall mshr miss latency
system.cpu.icache.replacements                    466                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3696                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          574                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           574                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24166400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24166400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4270                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4270                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.134426                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.134426                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42101.742160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42101.742160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          465                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          465                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19057600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19057600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.108899                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.108899                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40984.086022                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40984.086022                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30381200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     30381200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17993973                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               722                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24922.400277                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9006                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9006                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     30381200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     30381200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     30381200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        12216                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            12216                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        12216                       # number of overall hits
system.cpu.dcache.overall_hits::total           12216                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          499                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            499                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          499                       # number of overall misses
system.cpu.dcache.overall_misses::total           499                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     21288000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     21288000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     21288000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     21288000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12715                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12715                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12715                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12715                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039245                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039245                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039245                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039245                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42661.322645                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42661.322645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42661.322645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42661.322645                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                24                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.dcache.writebacks::total               116                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          249                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          250                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          250                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          250                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           49                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          299                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9705600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9705600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9705600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2880747                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12586347                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019662                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023516                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38822.400000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38822.400000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38822.400000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58790.755102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42094.806020                       # average overall mshr miss latency
system.cpu.dcache.replacements                    299                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20705600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20705600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42691.958763                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42691.958763                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          249                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          249                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9134400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9134400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38705.084746                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38705.084746                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       582400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       582400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004338                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004338                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        41600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        41600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       571200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       571200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        40800                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        40800                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           49                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           49                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2880747                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2880747                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58790.755102                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58790.755102                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30381200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     30381200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47269910                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1323                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          35729.334845                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   833.579807                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   190.420193                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.814043                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.185957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          851                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          629                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.168945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.831055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25729                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25729                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     30381200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             220                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             128                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 356                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            220                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            128                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                356                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           245                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           122                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           41                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               408                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          245                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          122                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           41                       # number of overall misses
system.l2cache.overall_misses::total              408                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16646400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8321200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2787958                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     27755558                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16646400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8321200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2787958                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     27755558                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          465                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          250                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           49                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             764                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          465                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          250                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           49                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            764                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.526882                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.488000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.836735                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.534031                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.526882                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.488000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.836735                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.534031                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67944.489796                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68206.557377                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67998.975610                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68028.328431                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67944.489796                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68206.557377                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67998.975610                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68028.328431                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             29                       # number of writebacks
system.l2cache.writebacks::total                   29                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          245                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          122                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           41                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          408                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          245                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          122                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           41                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          411                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14678400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7345200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2459958                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     24483558                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14678400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7345200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2459958                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       161998                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     24645556                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.526882                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.488000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.836735                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.534031                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.526882                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.488000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.836735                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.537958                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59911.836735                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60206.557377                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59998.975610                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60008.720588                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59911.836735                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60206.557377                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59998.975610                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 53999.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59964.856448                       # average overall mshr miss latency
system.l2cache.replacements                       421                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          116                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          116                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          116                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          116                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       161998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       161998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 53999.333333                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 53999.333333                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       495600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       495600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        70800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        70800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       439600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       439600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        62800                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        62800                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          220                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          121                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          349                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          245                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          401                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16646400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7825600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2787958                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27259958                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          465                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          236                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           49                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          750                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.526882                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.487288                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.836735                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.534667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67944.489796                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68048.695652                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67998.975610                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67979.945137                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          245                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          115                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          401                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14678400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6905600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2459958                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24043958                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.526882                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.487288                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.836735                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.534667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59911.836735                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60048.695652                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59998.975610                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59959.995012                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30381200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     30381200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14092                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4517                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.119770                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    47.123063                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1128.702240                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1825.064604                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   939.298749                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   155.811344                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011505                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.275562                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.445572                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229321                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038040                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1035                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3061                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           34                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          990                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2685                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.252686                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.747314                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12645                       # Number of tag accesses
system.l2cache.tags.data_accesses               12645                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     30381200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15744                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7808                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               26368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15744                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15744                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1856                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1856                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              246                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              122                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           41                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  412                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            29                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  29                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          518215212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          257001040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     86369202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      6319698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              867905152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     518215212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         518215212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        61090411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              61090411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        61090411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         518215212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         257001040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     86369202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      6319698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             928995563                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
