\hypertarget{struct_b_d_m_a___channel___type_def}{}\doxysection{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def Struct Reference}
\label{struct_b_d_m_a___channel___type_def}\index{BDMA\_Channel\_TypeDef@{BDMA\_Channel\_TypeDef}}


{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_b_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_b_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}{CNDTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_b_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}{CPAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_b_d_m_a___channel___type_def_a6b88b8a3f7de22ac82afedcd82bf3a6d}{CM0\+AR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_b_d_m_a___channel___type_def_a55acc15a6a51580324d151a1577f783d}{CM1\+AR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00579}{579}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_b_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}\label{struct_b_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{BDMA\_Channel\_TypeDef@{BDMA\_Channel\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!BDMA\_Channel\_TypeDef@{BDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR}

DMA channel x configuration register ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00581}{581}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_b_d_m_a___channel___type_def_a6b88b8a3f7de22ac82afedcd82bf3a6d}\label{struct_b_d_m_a___channel___type_def_a6b88b8a3f7de22ac82afedcd82bf3a6d}} 
\index{BDMA\_Channel\_TypeDef@{BDMA\_Channel\_TypeDef}!CM0AR@{CM0AR}}
\index{CM0AR@{CM0AR}!BDMA\_Channel\_TypeDef@{BDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CM0AR}{CM0AR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CM0\+AR}

DMA channel x memory 0 address register ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00584}{584}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_b_d_m_a___channel___type_def_a55acc15a6a51580324d151a1577f783d}\label{struct_b_d_m_a___channel___type_def_a55acc15a6a51580324d151a1577f783d}} 
\index{BDMA\_Channel\_TypeDef@{BDMA\_Channel\_TypeDef}!CM1AR@{CM1AR}}
\index{CM1AR@{CM1AR}!BDMA\_Channel\_TypeDef@{BDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CM1AR}{CM1AR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CM1\+AR}

DMA channel x memory 1 address register ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00585}{585}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_b_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}\label{struct_b_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}} 
\index{BDMA\_Channel\_TypeDef@{BDMA\_Channel\_TypeDef}!CNDTR@{CNDTR}}
\index{CNDTR@{CNDTR}!BDMA\_Channel\_TypeDef@{BDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNDTR}{CNDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CNDTR}

DMA channel x number of data register ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00582}{582}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_b_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}\label{struct_b_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}} 
\index{BDMA\_Channel\_TypeDef@{BDMA\_Channel\_TypeDef}!CPAR@{CPAR}}
\index{CPAR@{CPAR}!BDMA\_Channel\_TypeDef@{BDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPAR}{CPAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CPAR}

DMA channel x peripheral address register ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00583}{583}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
