Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Wrote CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'dist_mem_gen_v7_2'...
Applying external generics to 'dist_mem_gen_v7_2'...
Delivering associated files for 'dist_mem_gen_v7_2'...
Delivering EJava files for 'dist_mem_gen_v7_2'...
Generating implementation netlist for 'dist_mem_gen_v7_2'...
INFO:sim - Pre-processing HDL files for 'dist_mem_gen_v7_2'...
Running synthesis for 'dist_mem_gen_v7_2'
Running ngcbuild...
Writing VHO instantiation template for 'dist_mem_gen_v7_2'...
Writing VHDL behavioral simulation model for 'dist_mem_gen_v7_2'...
WARNING:sim - Overwriting existing file
   /home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/ipcore_dir/tmp/_cg/dist_mem_gen_v
   7_2/doc/dist_mem_gen_v7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
/home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/ipcore_dir/tmp/_cg/dist_mem_gen_v7_2
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'dist_mem_gen_v7_2'...
Generating ISE project...
XCO file found: dist_mem_gen_v7_2.xco
XMDF file found: dist_mem_gen_v7_2_xmdf.tcl
Adding
/home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/ipcore_dir/tmp/_cg/dist_mem_gen_v7_2
.asy -view all -origin_type imported
Adding
/home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/ipcore_dir/tmp/_cg/dist_mem_gen_v7_2
.ngc -view all -origin_type created
Checking file
"/home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/ipcore_dir/tmp/_cg/dist_mem_gen_v7_
2.ngc" for project device match ...
File
"/home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/ipcore_dir/tmp/_cg/dist_mem_gen_v7_
2.ngc" device information matches project device.
Adding
/home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/ipcore_dir/tmp/_cg/dist_mem_gen_v7_2
.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/ipcore_dir/tmp/_cg/dist_mem_gen_
   v7_2.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/ipcore_dir/tmp/_cg/dist_mem_gen_v7_2
.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/dist_mem_gen_v7_2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Cancelled executing Tcl generator.
Closed project file.
