{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# The Transaction-Level TinyALU"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "INFO: <ipython-input-1-4ec1abee60cb>(77)[uvm_test_top.env.txn_printer]: cmd : A: 0x55 OP: ADD (1) B: 0x22\n",
      "INFO: <ipython-input-1-4ec1abee60cb>(77)[uvm_test_top.env.txn_printer]: result_txn: 0x0077\n"
     ]
    }
   ],
   "source": [
    "from pyuvm import *\n",
    "from tb_pkg import *\n",
    "\n",
    "class TinyAluTlm(uvm_component):\n",
    "    @staticmethod\n",
    "    def alu_op(A, B, op):\n",
    "        assert isinstance(op, Ops), \"The tinyalu op must be of type ops\"\n",
    "        if op == Ops.NOP:\n",
    "            result =  A\n",
    "        elif op == Ops.ADD:\n",
    "            result = A + B\n",
    "        elif op == Ops.AND:\n",
    "            result = A & B\n",
    "        elif op == Ops.XOR:\n",
    "            result = A ^ B\n",
    "        elif op == Ops.MUL:\n",
    "            result = A * B\n",
    "        time.sleep(0.1)\n",
    "        return result\n",
    "    \n",
    "    def build_phase(self):\n",
    "        self.stim_f = uvm_tlm_fifo(\"stim_f\", self)\n",
    "        self.cmd_f = uvm_tlm_analysis_fifo(\"cmd_f\", self)\n",
    "        self.result_f = uvm_tlm_analysis_fifo(\"result_f\", self)\n",
    "\n",
    "        self.stim_put = uvm_put_port(\"stim_put\", self)\n",
    "        self.stim_get = uvm_get_port(\"stim_get\", self)\n",
    "        \n",
    "        self.cmd_put = uvm_put_port(\"cmd_put\", self)\n",
    "        self.cmd_get = uvm_get_port(\"cmd_get\", self)\n",
    "        \n",
    "        self.result_put = uvm_put_port(\"result_put\",self)\n",
    "        self.result_get = uvm_get_port(\"result_get\", self)\n",
    "\n",
    "    def connect_phase(self):\n",
    "        self.stim_put.connect(self.stim_f.put_export)\n",
    "        self.stim_get.connect(self.stim_f.get_export)\n",
    "        \n",
    "        self.cmd_put.connect(self.cmd_f.put_export)\n",
    "        self.cmd_get.connect(self.cmd_f.get_export)\n",
    "        \n",
    "        self.result_put.connect(self.result_f.put_export)\n",
    "        self.result_get.connect(self.result_f.get_export)\n",
    "\n",
    "    def send_op(self, op):\n",
    "        self.stim_put.put(op)\n",
    "    \n",
    "    def get_cmd(self):\n",
    "        cmd  = self.cmd_get.get()\n",
    "        return cmd\n",
    "    \n",
    "    def get_result(self):\n",
    "        result = self.result_get.get()\n",
    "        return result        \n",
    "        \n",
    "    def run_phase(self):\n",
    "        while True:\n",
    "            cmd = self.stim_get.get()\n",
    "            result = self.alu_op(cmd.A, cmd.B, cmd.op)\n",
    "            result_txn = AluResult(\"result_txn\", result)\n",
    "            self.cmd_put.put(cmd)\n",
    "            self.result_put.put(result_txn)\n",
    "\n",
    "class TxnPrinter(uvm_subscriber):\n",
    "    def write(self, txn):\n",
    "        self.logger.info(txn)\n",
    "    \n",
    "class CmdMonitor(uvm_component):\n",
    "    def __init__(self, name, parent, dut):\n",
    "        super().__init__(name, parent)\n",
    "        self.dut = dut\n",
    "        \n",
    "    def build_phase(self):\n",
    "        self.analysis_port = uvm_analysis_port(\"analysis_port\", self)\n",
    "    \n",
    "    def run_phase(self):\n",
    "        cmd = self.dut.get_cmd()\n",
    "        self.analysis_port.write(cmd)\n",
    "\n",
    "class ResultMonitor(uvm_component):\n",
    "    def __init__(self, name, parent, dut):\n",
    "        super().__init__(name, parent)\n",
    "        self.dut = dut\n",
    "    \n",
    "    def build_phase(self):\n",
    "        self.analysis_port = uvm_analysis_port(\"analysis_port\", self)\n",
    "\n",
    "    def run_phase(self):\n",
    "        result = self.dut.get_result()\n",
    "        self.analysis_port.write(result)    \n",
    "        \n",
    "    \n",
    "class AluEnv(uvm_env):\n",
    "    def __init__(self, name, parent,dut):\n",
    "        super().__init__(name, parent)\n",
    "        self.dut = dut\n",
    "        \n",
    "    def build_phase(self):\n",
    "        self.cmd_mon = CmdMonitor(\"cmd_mon\", self, self.dut)\n",
    "        self.rslt_mon = ResultMonitor(\"rslt_mon\", self, self.dut)\n",
    "        self.txn_printer = TxnPrinter(\"txn_printer\", self)\n",
    "        \n",
    "    def connect_phase(self):\n",
    "        self.cmd_mon.analysis_port.connect(self.txn_printer)\n",
    "        self.rslt_mon.analysis_port.connect(self.txn_printer)\n",
    "\n",
    "class AluTest(uvm_test):\n",
    "    def build_phase(self):\n",
    "        self.dut = TinyAluTlm(\"dut\", self)\n",
    "        self.env = AluEnv(\"env\", self, self.dut)\n",
    "        \n",
    "    def run_phase(self):\n",
    "        self.raise_objection()\n",
    "        cmd = AluCommand(\"cmd\", 0x55, 0x22, Ops.ADD)\n",
    "        self.dut.send_op(cmd)\n",
    "        time.sleep(0.5) # Wait for it to complete\n",
    "        self.drop_objection()\n",
    "\n",
    "uvm_root().run_test(\"AluTest\")\n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
