<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Cycle-Accurate Simulations of Interface Subsystems</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part71.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part73.htm">Next &gt;</a></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark136">&zwnj;</a>Cycle-Accurate Simulations of Interface Subsystems<a name="bookmark145">&zwnj;</a></p><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="72" alt="image" src="Image_104.png"/></span></p><div class="textbox" style="border:0.8pt solid #F7DF92;display:block;min-height:53.3pt;width:503.2pt;"><p class="s22" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Caution</p><p class="s23" style="padding-top: 6pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Refer to the specific interface subsystem user guide for details on running the particular subsystem using full RTL simulation.</p></div><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">A final step for simulation is to use the DSM, while switching the target interface subsystems from a BFM to an RTL model. This step allows accurately modeling traffic in the 2D NoC and to/from any interface subsystems such as PCIe, GDDR6, DDR4, or Ethernet. It provides a cycle-accurate method to model delays, latency, and traffic congestion in the entire system. However, this accuracy comes at the cost of increased compile and simulation time. As each interface subsystem can be run in full RTL or BFM mode, it is possible, for example, to simulate the DDR4 interface subsystem as an RTL model, while choosing to run the remaining interface subsystems in BFM mode.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 12pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part71.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part73.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
