!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
clock_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^module clock_reset # ($/;"	m
DDR3_MEMCLK_FREQ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	parameter		DDR3_MEMCLK_FREQ	= 320	\/\/Memory data transfer clock frequency DDR3-640:3125 DDR3-660:3030 DDR3-720:2778 DDR3-800:2500$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	input			i_reset_sensor		,	\/\/clk_osc_bufg时钟域，复位sensor使能信号，1个时钟周期宽度$/;"	c
i_stream_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	input			i_stream_enable		,	\/\/clk_gpif时钟域，流开采信号，没有生效时机。停采时复位u3 interface模块。$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			clk_osc_bufg		,	\/\/40MHz时钟，全局缓冲驱动$/;"	p
reset_osc_bufg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			reset_osc_bufg		,	\/\/40MHz时钟的复位信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			async_rst			,	\/\/异步复位，只提供给MCB$/;"	p
sysclk_2x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			sysclk_2x			,	\/\/高速时钟，只提供给MCB$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			sysclk_2x_180		,	\/\/高速时钟，只提供给MCB$/;"	p
pll_ce_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output 			pll_ce_0			,	\/\/高速片选，只提供给MCB$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output 			pll_ce_90			,	\/\/高速片选，只提供给MCB$/;"	p
mcb_drp_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			mcb_drp_clk			,	\/\/calib逻辑时钟，只提供给MCB$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			bufpll_mcb_lock		,	\/\/bufpll_mcb 锁定信号，只提供给MCB$/;"	p
clk_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			clk_frame_buf		,	\/\/帧存时钟，与gpif时钟是同一个源头，为了保证模块独立性，帧存还是使用单独的时钟名称$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			reset_frame_buf		,	\/\/帧存时钟的复位信号，与gpif时钟域的复位信号是同一个源头$/;"	p
clk_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			clk_pix				,	\/\/本地像素时钟，55Mhz$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			reset_pix			,	\/\/本地像素时钟的复位信号$/;"	p
o_clk_sensor	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			o_clk_sensor		,	\/\/Sensor的时钟，20Mhz，由40M晶振分配而来$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			o_reset_sensor_n	,	\/\/Sensor的复位信号，低有效，1ms宽度，FPGA配置完成后立即输出。相机运行中不复位Sensor$/;"	p
o_sensor_reset_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			o_sensor_reset_done	,	\/\/sensor复位完成信号，供固件查询，固件查询到该标志才能复位$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			o_clk_usb_pclk		,	\/\/fx3014 gpif 时钟$/;"	p
clk_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			clk_gpif			,	\/\/gpif 时钟，100MHz$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			reset_gpif			,	\/\/gpif 时钟的复位信号$/;"	p
reset_u3_interface	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	output			reset_u3_interface		\/\/u3 interface 模块复位$/;"	p
DDR3_PLL_CLKIN_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	parameter	DDR3_PLL_CLKIN_PERIOD	= 25000;$/;"	c
DDR3_PLL_CLKOUT0_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	parameter	DDR3_PLL_CLKOUT0_DIVIDE	= 1;$/;"	c
DDR3_PLL_CLKOUT1_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	parameter	DDR3_PLL_CLKOUT1_DIVIDE	= 1;$/;"	c
DDR3_PLL_CLKOUT2_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	parameter	DDR3_PLL_CLKOUT2_DIVIDE	= (DDR3_MEMCLK_FREQ==400) ? 16	: ((DDR3_MEMCLK_FREQ==360) ? 16	: ((DDR3_MEMCLK_FREQ==330) ? 16	: ((DDR3_MEMCLK_FREQ==320) ? 16	: 16)));$/;"	c
DDR3_PLL_CLKOUT3_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	parameter	DDR3_PLL_CLKOUT3_DIVIDE	= (DDR3_MEMCLK_FREQ==400) ? 5	: ((DDR3_MEMCLK_FREQ==360) ? 4	: ((DDR3_MEMCLK_FREQ==330) ? 5	: ((DDR3_MEMCLK_FREQ==320) ? 7	: 5)));$/;"	c
DDR3_PLL_CLKOUT4_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	parameter	DDR3_PLL_CLKOUT4_DIVIDE	= (DDR3_MEMCLK_FREQ==400) ? 5	: ((DDR3_MEMCLK_FREQ==360) ? 5	: ((DDR3_MEMCLK_FREQ==330) ? 8	: ((DDR3_MEMCLK_FREQ==320) ? 5	: 5)));$/;"	c
DDR3_PLL_CLKOUT5_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	parameter	DDR3_PLL_CLKOUT5_DIVIDE	= (DDR3_MEMCLK_FREQ==400) ? 5	: ((DDR3_MEMCLK_FREQ==360) ? 5	: ((DDR3_MEMCLK_FREQ==330) ? 8	: ((DDR3_MEMCLK_FREQ==320) ? 5	: 5)));$/;"	c
DDR3_PLL_CLKFBOUT_MULT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	parameter	DDR3_PLL_CLKFBOUT_MULT	= (DDR3_MEMCLK_FREQ==400) ? 20	: ((DDR3_MEMCLK_FREQ==360) ? 18	: ((DDR3_MEMCLK_FREQ==330) ? 33	: ((DDR3_MEMCLK_FREQ==320) ? 16	: 16)));$/;"	c
DDR3_PLL_DIVCLK_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	parameter	DDR3_PLL_DIVCLK_DIVIDE	= (DDR3_MEMCLK_FREQ==400) ? 1	: ((DDR3_MEMCLK_FREQ==360) ? 1	: ((DDR3_MEMCLK_FREQ==330) ? 2	: ((DDR3_MEMCLK_FREQ==320) ? 1	: 1)));$/;"	c
clk_osc_ibufg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	wire				clk_osc_ibufg		;$/;"	n
clk_osc_bufio2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	wire				clk_osc_bufio2		;$/;"	n
pwr_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	reg		[3:0]		pwr_cnt				= 4'b0;$/;"	r
pwr_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	wire				pwr_reset			;$/;"	n
clk_sensor	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	wire				clk_sensor			;$/;"	n
dcm55_locked	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	wire				dcm55_locked		;$/;"	n
dcm100_locked	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	wire				dcm100_locked		;$/;"	n
reset_cnt_sensor	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	reg		[16:0]		reset_cnt_sensor	= 17'b0;$/;"	r
dcm55_locked_inv	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	wire				dcm55_locked_inv	;$/;"	n
dcm100_locked_inv	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	wire				dcm100_locked_inv	;$/;"	n
reset_u3_interface_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	wire				reset_u3_interface_int	;$/;"	n
clk_gpif_inv	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	wire				clk_gpif_inv		;$/;"	n
clk_sensor_inv	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	wire				clk_sensor_inv		;$/;"	n
internal_init_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	reg		[15:0]		internal_init_cnt	;\/\/sensor内部初始化计数器$/;"	r
internal_init_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	reg					internal_init_done	;\/\/sensor内部初始化完成标志$/;"	r
pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	wire				pll_lock		;$/;"	n
pll_lock_inv	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\clock_reset.v	/^	wire				pll_lock_inv	;$/;"	n
dcm100	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm100.v	/^module dcm100 ($/;"	m
clk_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm100.v	/^	input         clk_in		,	\/\/时钟输入$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm100.v	/^	input         dcm_reset		,	\/\/DCM复位，高有效$/;"	p
clk_fx_out	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm100.v	/^	output        clk_fx_out	,	\/\/clkfx输出$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm100.v	/^	output        locked			\/\/DCM锁定，高有效$/;"	p
status_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm100.v	/^	wire 		[7:0]  	status_int		;$/;"	n
clkfb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm100.v	/^	wire 				clkfb			;$/;"	n
clk0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm100.v	/^	wire 				clk0			;$/;"	n
clkfx	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm100.v	/^	wire 				clkfx			;$/;"	n
dcm110	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm110.v	/^module dcm110 ($/;"	m
clk_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm110.v	/^	input         clk_in		,	\/\/时钟输入，40MHz$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm110.v	/^	input         dcm_reset		,	\/\/DCM复位，高有效$/;"	p
clk2x_out	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm110.v	/^	output        clk2x_out		,	\/\/clk0输出$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm110.v	/^	output        locked			\/\/DCM锁定，高有效$/;"	p
status_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm110.v	/^	wire 		[7:0]  	status_int		;$/;"	n
clkfb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm110.v	/^	wire 				clkfb			;$/;"	n
clk0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm110.v	/^	wire 				clk0			;$/;"	n
clk2x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm110.v	/^	wire 				clk2x			;$/;"	n
dcm55	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm55.v	/^module dcm55 ($/;"	m
clk_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm55.v	/^	input         clk_in		,	\/\/时钟输入，40MHz$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm55.v	/^	input         dcm_reset		,	\/\/DCM复位，高有效$/;"	p
clk0_out	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm55.v	/^	output        clk0_out		,	\/\/clk0输出$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm55.v	/^	output        clk_fx_out	,	\/\/clkfx输出$/;"	p
clk_dv_out	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm55.v	/^	output		  clk_dv_out	,	\/\/分频时钟输出$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm55.v	/^	output        locked			\/\/DCM锁定，高有效$/;"	p
status_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm55.v	/^	wire 		[7:0]  	status_int		;$/;"	n
clkfb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm55.v	/^	wire 				clkfb			;$/;"	n
clk0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm55.v	/^	wire 				clk0			;$/;"	n
clkfx	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm55.v	/^	wire 				clkfx			;$/;"	n
dcm72	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm72.v	/^module dcm72 ($/;"	m
clk_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm72.v	/^	input         clk_in		,	\/\/时钟输入$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm72.v	/^	input         dcm_reset		,	\/\/DCM复位，高有效$/;"	p
clk0_out	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm72.v	/^	output        clk0_out		,	\/\/clk0输出$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm72.v	/^	output        clk_fx_out	,	\/\/clkfx输出$/;"	p
clk_dv_out	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm72.v	/^	output        clk_dv_out	,	\/\/clkdv输出$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm72.v	/^	output        locked			\/\/DCM锁定，高有效$/;"	p
status_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm72.v	/^	wire 		[7:0]  	status_int		;$/;"	n
clkfb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm72.v	/^	wire 				clkfb			;$/;"	n
clk0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm72.v	/^	wire 				clk0			;$/;"	n
clkfx	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm72.v	/^	wire 				clkfx			;$/;"	n
clkdv	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\dcm72.v	/^	wire 				clkdv			;$/;"	n
infrastructure	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^module infrastructure #	($/;"	m
C_INCLK_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	parameter	C_INCLK_PERIOD		= 2500	,	\/\/输入时钟频率，单位是ps$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	parameter	C_CLKOUT0_DIVIDE	= 1		,	\/\/CLK0分频$/;"	c
C_CLKOUT1_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	parameter	C_CLKOUT1_DIVIDE	= 1		,	\/\/CLK1分频$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	parameter	C_CLKOUT2_DIVIDE	= 16	,	\/\/CLK2分频$/;"	c
C_CLKOUT3_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	parameter	C_CLKOUT3_DIVIDE	= 8		,	\/\/CLK3分频$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	parameter	C_CLKOUT4_DIVIDE	= 8		,	\/\/CLK4分频$/;"	c
C_CLKOUT5_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	parameter	C_CLKOUT5_DIVIDE	= 8		,	\/\/CLK5分频$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	parameter	C_CLKFBOUT_MULT		= 2		,	\/\/反馈时钟倍频因子$/;"	c
C_DIVCLK_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	parameter	C_DIVCLK_DIVIDE		= 1			\/\/分频因子$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	input 					sys_rst			,	\/\/PLL复位信号$/;"	c
async_rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	output					async_rst		,	\/\/复位输出，只提供给MCB$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	output					sysclk_2x		,	\/\/高速时钟，只提供给MCB$/;"	p
sysclk_2x_180	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	output					sysclk_2x_180	,	\/\/高速时钟，只提供给MCB$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	output 					pll_ce_0		,	\/\/高速片选，只提供给MCB$/;"	p
pll_ce_90	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	output 					pll_ce_90		,	\/\/高速片选，只提供给MCB$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	output					mcb_drp_clk		,	\/\/calib逻辑时钟$/;"	p
bufpll_mcb_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	output					bufpll_mcb_lock	,	\/\/bufpll_mcb 锁定信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	output 					pll_lock		,	\/\/pll 锁定信号$/;"	p
clk_out3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	output					clk_out3		,	\/\/pll clkout3$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	output					clk_out4		,	\/\/pll clkout4$/;"	p
clk_out5	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	output					clk_out5			\/\/pll clkout5$/;"	p
clk_2x_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	wire			clk_2x_0			;$/;"	n
clk_2x_180	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	wire			clk_2x_180			;$/;"	n
mcb_drp_clk_bufg_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	wire			mcb_drp_clk_bufg_in	;$/;"	n
clkfbout_clkfbin	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	wire			clkfbout_clkfbin	;$/;"	n
locked	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	wire			locked				;$/;"	n
powerup_pll_locked	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	reg				powerup_pll_locked	= 1'b0;$/;"	r
bufpll_mcb_locked	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	wire			bufpll_mcb_locked	;$/;"	n
clk3_bufg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	wire			clk3_bufg			;$/;"	n
clk3_bufg_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	wire			clk3_bufg_in		;$/;"	n
clk4_bufg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	wire			clk4_bufg			;$/;"	n
clk4_bufg_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	wire			clk4_bufg_in		;$/;"	n
clk5_bufg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	wire			clk5_bufg			;$/;"	n
clk5_bufg_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	wire			clk5_bufg_in		;$/;"	n
sys_clk_ibufg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\infrastructure.v	/^	wire			sys_clk_ibufg		;$/;"	n
reset_sync	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\reset_sync.v	/^module reset_sync #($/;"	m
INITIALISE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\reset_sync.v	/^  parameter INITIALISE = 2'b11$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\reset_sync.v	/^   input       clk		,	\/\/时钟$/;"	c
enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\reset_sync.v	/^   input       enable	,	\/\/模块使能$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\reset_sync.v	/^   output      reset_out	\/\/复位输出$/;"	p
reset_stage1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\reset_sync.v	/^wire  reset_stage1;$/;"	n
reset_stage2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\clock_reset\reset_sync.v	/^wire  reset_stage2;$/;"	n
ctrl_channel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^module ctrl_channel # ($/;"	m
WB_OFFSET_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				WB_OFFSET_WIDTH				= 12		,	\/\/白平衡模块偏移位置寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				WB_GAIN_WIDTH				= 11		,	\/\/白平衡模块增益寄存器宽度$/;"	c
WB_STATIS_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				WB_STATIS_WIDTH				= 31		,	\/\/白平衡模块统计值宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				GREY_OFFSET_WIDTH			= 12		,	\/\/灰度统计模块偏移位置寄存器$/;"	c
GREY_STATIS_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				GREY_STATIS_WIDTH			= 48		,	\/\/灰度统计模块统计值宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				TRIG_FILTER_WIDTH			= 19		,	\/\/触发信号滤波模块寄存器宽度$/;"	c
TRIG_DELAY_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				TRIG_DELAY_WIDTH			= 28		,	\/\/触发信号延时模块寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				LED_CTRL_WIDTH				= 5			,	\/\/LED CTRL 寄存器宽度$/;"	c
SHORT_REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				SHORT_REG_WD				= 16		,	\/\/短寄存器位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				REG_WD						= 32		,	\/\/寄存器位宽$/;"	c
LONG_REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				LONG_REG_WD					= 64		,	\/\/长寄存器位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				BUF_DEPTH_WD				= 4			,	\/\/帧存深度位宽,我们最大支持8帧深度，多一位进位位$/;"	c
REG_INIT_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				REG_INIT_VALUE				= "FALSE"	,	\/\/寄存器是否有初始值$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				I2C_MASTER_CLOCK_FREQ_KHZ	= 55000		, 	\/\/i2c_top模块主时钟频率$/;"	c
I2C_CLOCK_FREQ_KHZ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	parameter				I2C_CLOCK_FREQ_KHZ			= 400		 	\/\/i2c时钟频率$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								i_spi_cs_n			,	\/\/spi片选，低有效$/;"	c
i_spi_mosi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								i_spi_mosi			,	\/\/spi输入数据$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_spi_miso_data		,	\/\/spi输出数据$/;"	p
o_spi_miso_data_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_spi_miso_data_en	,	\/\/spi miso有效信号，0-spi――mosi 三态 1-输出数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								clk_osc_bufg		,	\/\/40MHz时钟，全局缓冲驱动，时间戳模块使用$/;"	p
reset_osc_bufg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								reset_osc_bufg		,	\/\/40MHz时钟的复位信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								clk_pix				,	\/\/本地像素时钟，55Mhz$/;"	p
reset_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								reset_pix			,	\/\/本地像素时钟的复位信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								i_fval				,	\/\/clk_pix时钟域，场有效信号，在上下边沿锁存时间戳$/;"	p
i_trigger	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								i_trigger			,	\/\/触发信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								clk_frame_buf		,	\/\/帧存时钟100MHz$/;"	p
reset_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								reset_frame_buf		,	\/\/帧存时钟的复位信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								clk_gpif			,	\/\/gpif 时钟，100MHz$/;"	p
reset_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								reset_gpif			,	\/\/gpif 时钟的复位信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_stream_enable_pix			,	\/\/clk_pix时钟域，流使能信号$/;"	p
o_acquisition_start_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_acquisition_start_pix		,	\/\/clk_pix时钟域，停开采信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_stream_enable_frame_buf	,	\/\/clk_frame_buf时钟域，流使能信号$/;"	p
o_stream_enable_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_stream_enable_gpif		,	\/\/clk_gpif时钟域，流使能信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_reset_sensor			,	\/\/clk_osc_bufg时钟域，复位Sensor寄存器$/;"	p
i_sensor_reset_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								i_sensor_reset_done		,	\/\/clk_osc_bufg时钟域，Sensor复位完成寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input        						i_scl_pad				,$/;"	p
o_scl_pad	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output       						o_scl_pad				,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output       						o_scl_padoen			,$/;"	p
i_sda_pad	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input        						i_sda_pad				,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output       						o_sda_pad				,$/;"	p
o_sda_padoen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output       						o_sda_padoen			,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_i2c_ena				,$/;"	p
o_trigger_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_trigger_start			,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								i_trigger_mode			,\/\/解串时钟域，110MHz$/;"	p
o_trigger_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_trigger_mode			,	\/\/clk_pix时钟域，触发模式寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[3:0]						ov_trigger_source		,	\/\/clk_pix时钟域，触发源寄存器$/;"	p
o_trigger_soft	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_trigger_soft			,	\/\/clk_pix时钟域，软触发寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_trigger_active		,	\/\/clk_pix时钟域，触发有效沿寄存器$/;"	p
ov_trigger_filter_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[TRIG_FILTER_WIDTH-1:0]		ov_trigger_filter_rise	,	\/\/clk_pix时钟域，上升沿触发滤波寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[TRIG_FILTER_WIDTH-1:0]		ov_trigger_filter_fall	,	\/\/clk_pix时钟域，下降沿触发滤波寄存器$/;"	p
ov_trigger_delay	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[TRIG_DELAY_WIDTH-1:0]		ov_trigger_delay		,	\/\/clk_pix时钟域，触发延迟寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[2:0]						ov_useroutput_level		,	\/\/clk_pix时钟域，用户自定义输出寄存器$/;"	p
o_line2_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_line2_mode			,	\/\/clk_pix时钟域，line2输入输出模式寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_line3_mode			,	\/\/clk_pix时钟域，line3输入输出模式寄存器$/;"	p
o_line0_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_line0_invert			,	\/\/clk_pix时钟域，line0极性寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_line1_invert			,	\/\/clk_pix时钟域，line1极性寄存器$/;"	p
o_line2_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_line2_invert			,	\/\/clk_pix时钟域，line2极性寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_line3_invert			,	\/\/clk_pix时钟域，line3极性寄存器$/;"	p
ov_line_source1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[2:0]						ov_line_source1			,	\/\/clk_pix时钟域，line1的输出源选择寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[2:0]						ov_line_source2			,	\/\/clk_pix时钟域，line2的输出源选择寄存器$/;"	p
ov_line_source3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[2:0]						ov_line_source3			,	\/\/clk_pix时钟域，line3的输出源选择寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input	[3:0]						iv_line_status			,	\/\/clk_pix时钟域，line状态寄存器$/;"	p
ov_led_ctrl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[LED_CTRL_WIDTH-1:0]		ov_led_ctrl				,	\/\/clk_pix时钟域，双色灯控制寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_bitslip_en			,	\/\/clk_pix时钟域，bitslip使能输入$/;"	p
i_deser_pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								i_deser_pll_lock		,	\/\/解串模块pll_lock$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								i_bitslip_done			,	\/\/解串模块并行时钟时钟域，1表示边界已经对齐,固件检测到该信号为1之后才能开始图像采集$/;"	p
o_sensor_init_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_sensor_init_done		,	\/\/clk_osc_bufg时钟域，sensor寄存器初始化完成$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[REG_WD-1:0]				ov_pixel_format			,	\/\/clk_pix时钟域，像素格式寄存器$/;"	p
i_full_frame_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								i_full_frame_state		,	\/\/clk_pix时钟域，完整帧状态信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_encrypt_state			,	\/\/clk_dna时钟域，加密状态，上电后保持不变，可以作为常数$/;"	p
o_pulse_filter_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_pulse_filter_en		,	\/\/clk_pix时钟域，坏点校正寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[2:0]						ov_test_image_sel		,	\/\/clk_pix时钟域，测试图选择寄存器$/;"	p
ov_interrupt_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[3:0]						ov_interrupt_en			,	\/\/clk_pix时钟域，中断使能寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input	[3:0]						iv_interrupt_state		,	\/\/clk_pix时钟域，中断状态寄存器$/;"	p
ov_interrupt_clear	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[3:0]						ov_interrupt_clear		,	\/\/clk_pix时钟域，中断清除寄存器，自清零$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[WB_OFFSET_WIDTH-1:0]		ov_wb_offset_x_start	,	\/\/clk_pix时钟域，白平衡横坐标寄存器$/;"	p
ov_wb_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[WB_OFFSET_WIDTH-1:0]		ov_wb_offset_width		,	\/\/clk_pix时钟域，白平衡宽度寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[WB_OFFSET_WIDTH-1:0]		ov_wb_offset_y_start	,	\/\/clk_pix时钟域，白平衡纵坐标寄存器$/;"	p
ov_wb_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[WB_OFFSET_WIDTH-1:0]		ov_wb_offset_height		,	\/\/clk_pix时钟域，白平衡高度寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[WB_GAIN_WIDTH-1:0]			ov_wb_gain_r			,	\/\/clk_pix时钟域，白平衡红分量增益寄存器$/;"	p
ov_wb_gain_g	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[WB_GAIN_WIDTH-1:0]			ov_wb_gain_g			,	\/\/clk_pix时钟域，白平衡绿分量增益寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[WB_GAIN_WIDTH-1:0]			ov_wb_gain_b			,	\/\/clk_pix时钟域，白平衡蓝分量增益寄存器$/;"	p
iv_wb_statis_r	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input	[WB_STATIS_WIDTH-1:0]		iv_wb_statis_r			,	\/\/clk_pix时钟域，白平衡红分量灰度值统计寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input	[WB_STATIS_WIDTH-1:0]		iv_wb_statis_g			,	\/\/clk_pix时钟域，白平衡绿分量灰度值统计寄存器$/;"	p
iv_wb_statis_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input	[WB_STATIS_WIDTH-1:0]		iv_wb_statis_b			,	\/\/clk_pix时钟域，白平衡蓝分量灰度值统计寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input	[WB_OFFSET_WIDTH-1:0]		iv_wb_offset_width		,	\/\/clk_pix时钟域，白平衡宽度寄存器$/;"	p
iv_wb_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input	[WB_OFFSET_WIDTH-1:0]		iv_wb_offset_height		,	\/\/clk_pix时钟域，白平衡高度寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[GREY_OFFSET_WIDTH-1:0]		ov_grey_offset_x_start	,	\/\/clk_pix时钟域，灰度值统计区域横坐标寄存器$/;"	p
ov_grey_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[GREY_OFFSET_WIDTH-1:0]		ov_grey_offset_width	,	\/\/clk_pix时钟域，灰度值统计区域宽度寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[GREY_OFFSET_WIDTH-1:0]		ov_grey_offset_y_start	,	\/\/clk_pix时钟域，灰度值统计区域纵坐标寄存器$/;"	p
ov_grey_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[GREY_OFFSET_WIDTH-1:0]		ov_grey_offset_height	,	\/\/clk_pix时钟域，灰度值统计区域高度寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[REG_WD-1:0]				ov_trigger_interval		,	\/\/clk_pix时钟域，触发间隔，单位us$/;"	p
iv_grey_statis_sum	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input	[GREY_STATIS_WIDTH-1:0]		iv_grey_statis_sum		,	\/\/clk_pix时钟域，的灰度值统计寄存器，与灰度统计值区域同属一帧$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input	[GREY_OFFSET_WIDTH-1:0]		iv_grey_offset_width	,	\/\/clk_pix时钟域，灰度值统计区域宽度寄存器，与灰度统计值同属一帧$/;"	p
iv_grey_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input	[GREY_OFFSET_WIDTH-1:0]		iv_grey_offset_height	,	\/\/clk_pix时钟域，灰度值统计区域高度寄存器，与灰度统计值同属一帧$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input	[3:0]						iv_fval_state			,	\/\/fval 状态$/;"	p
o_chunk_mode_active	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_chunk_mode_active		,	\/\/clk_pix时钟域，chunk开关寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_chunkid_en_ts			,	\/\/clk_pix时钟域，时间戳开关寄存器$/;"	p
o_chunkid_en_fid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_chunkid_en_fid		,	\/\/clk_pix时钟域，frame id开关寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[REG_WD-1:0]				ov_chunk_size_img		,	\/\/clk_pix时钟域，chunk image大小$/;"	p
ov_payload_size_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[REG_WD-1:0]				ov_payload_size_pix		,	\/\/clk_pix时钟域，数据的大小但不包含头包尾包，协议要求64bit，我们只是用32bit即可，高32bit补0$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[SHORT_REG_WD-1:0]			ov_roi_offset_x			,	\/\/clk_pix时钟域，头包中的水平偏移$/;"	p
ov_roi_offset_y	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[SHORT_REG_WD-1:0]			ov_roi_offset_y			,	\/\/clk_pix时钟域，头包中的垂直偏移$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[SHORT_REG_WD-1:0]			ov_roi_pic_width		,	\/\/clk_pix时钟域，头包中的窗口宽度$/;"	p
ov_roi_pic_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[SHORT_REG_WD-1:0]			ov_roi_pic_height		,	\/\/clk_pix时钟域，头包中的窗口高度$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[LONG_REG_WD-1:0]			ov_timestamp_u3			,	\/\/clk_osc_bufg时钟域，在场信号上下沿锁存时间戳计数器。最长4个clk_osc_bufg时钟输出稳定，在pix时钟域看来，最长8个时钟之后才能稳定$/;"	p
ov_payload_size_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[REG_WD-1:0]				ov_payload_size_frame_buf		,	\/\/clk_frame_buf时钟域，数据的大小但不包含头包尾包，协议要求64bit，我们只是用32bit即可，高32bit补0$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[BUF_DEPTH_WD-1:0]			ov_frame_buffer_depth			,	\/\/clk_frame_buf时钟域，帧存深度，2-8$/;"	p
o_chunk_mode_active_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_chunk_mode_active_frame_buf	,	\/\/clk_frame_buf时钟域，chunk开关寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								i_ddr_init_done					,	\/\/frame_buffer模块输出，mcb_drp_clk时钟域，MCB输出的初始化完整信号。$/;"	p
i_ddr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input								i_ddr_error						,	\/\/frame_buffer模块输出，时钟域未知，与MCB硬核相关，DDR错误信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[REG_WD-1:0]				ov_si_payload_transfer_size			,	\/\/clk_gpif时钟域，等量数据块大小$/;"	p
ov_si_payload_transfer_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[REG_WD-1:0]				ov_si_payload_transfer_count		,	\/\/clk_gpif时钟域，等量数据块个数$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[REG_WD-1:0]				ov_si_payload_final_transfer1_size	,	\/\/clk_gpif时钟域，transfer1大小$/;"	p
ov_si_payload_final_transfer2_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[REG_WD-1:0]				ov_si_payload_final_transfer2_size	,	\/\/clk_gpif时钟域，transfer2大小$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output	[REG_WD-1:0]				ov_payload_size_gpif				,	\/\/clk_gpif时钟域，数据的大小但不包含头包尾包，协议要求64bit，我们只是用32bit即可，高32bit补0$/;"	p
o_chunk_mode_active_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	output								o_chunk_mode_active_gpif			,	\/\/clk_gpif时钟域，chunk开关寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	input	[4:0]						iv_gpif_state							\/\/GPIF 状态$/;"	p
clk_spi_sample	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire							clk_spi_sample		;	\/\/spi 采样时钟$/;"	n
w_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire							w_wr_en				;	\/\/spi_slave输出，clk_sample时钟域，写使能$/;"	n
w_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire							w_rd_en				;	\/\/spi_slave输出，clk_sample时钟域，读使能$/;"	n
w_cmd_is_rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire							w_cmd_is_rd			;	\/\/spi_slave输出，clk_sample时钟域，读命令来了$/;"	n
wv_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire	[SPI_ADDR_LENGTH-1:0]	wv_addr				;	\/\/spi_slave输出，clk_sample时钟域，读写地址$/;"	n
wv_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire	[SHORT_REG_WD-1:0]		wv_wr_data			;	\/\/spi_slave输出，clk_sample时钟域，写数据$/;"	n
w_pix_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire							w_pix_sel			;	\/\/pix 时钟域被选择信号$/;"	n
wv_pix_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire	[SHORT_REG_WD-1:0]		wv_pix_rd_data		;	\/\/pix 时钟域数据输出$/;"	n
w_frame_buf_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire							w_frame_buf_sel		;	\/\/frame buf 时钟域被选择信号$/;"	n
wv_frame_buf_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire	[SHORT_REG_WD-1:0]		wv_frame_buf_rd_data;	\/\/frame buf 时钟域数据输出$/;"	n
w_gpif_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire							w_gpif_sel			;	\/\/gpif 时钟域被选择信号$/;"	n
wv_gpif_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire	[SHORT_REG_WD-1:0]		wv_gpif_rd_data		;	\/\/gpif 时钟域数据输出$/;"	n
w_osc_bufg_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire							w_osc_bufg_sel		;	\/\/osc bufg 时钟域被选择信号$/;"	n
wv_osc_bufg_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire	[SHORT_REG_WD-1:0]		wv_osc_bufg_rd_data	;	\/\/osc bufg 时钟域数据输出$/;"	n
w_fix_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire							w_fix_sel			;	\/\/fix 时钟域被选择信号，采用spi 采样时钟$/;"	n
wv_fix_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire	[SHORT_REG_WD-1:0]		wv_fix_rd_data		;	\/\/fix 时钟域数据输出，采用spi 采样时钟$/;"	n
w_timestamp_load	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire							w_timestamp_load	;	\/\/mer_reg输出，clk_osc_bufg时钟域，时间戳加载信号，自清零$/;"	n
wv_timestamp_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire	[LONG_REG_WD-1:0]		wv_timestamp_reg	;	\/\/timestamp输出，clk_osc_bufg时钟域，时间戳$/;"	n
wv_dna_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire	[LONG_REG_WD-1:0]		wv_dna_reg			;	\/\/dna输出，clk_osc_bufg时钟域，dna数据$/;"	n
wv_encrypt_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire	[LONG_REG_WD-1:0]		wv_encrypt_reg		;	\/\/mer_reg输出，clk_osc_bufg时钟域，固件设置的加密值$/;"	n
w_i2c_ram_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire	[3:0]					w_i2c_ram_addr		;$/;"	n
w_i2c_cmd_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire	[15:0]					w_i2c_cmd_addr		;$/;"	n
w_i2c_cmd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire	[15:0]					w_i2c_cmd_data		;$/;"	n
w_i2c_ram_wren	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire							w_i2c_ram_wren		;$/;"	n
w_state_idle	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\ctrl_channel.v	/^	wire							w_state_idle		;	\/\/1-FPGA i2c总线空闲，0-FPGA i2c总线繁忙$/;"	n
dna	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^module dna # ($/;"	m
LONG_REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	parameter		LONG_REG_WD				= 64	,	\/\/长寄存器位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	parameter		REG_INIT_VALUE			= "TRUE"	\/\/寄存器是否有初始值$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	input						clk					,	\/\/40MHz$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	input						reset				,	\/\/40MHz复位信号$/;"	p
ov_dna_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	output	[LONG_REG_WD-1:0]	ov_dna_reg			,	\/\/clk_dna时钟域，读到dna之后，稳定不变$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	input	[LONG_REG_WD-1:0]	iv_encrypt_reg		,	\/\/clk_osc_bufg时钟域$/;"	p
o_encrypt_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	output						o_encrypt_state			\/\/clk_dna时钟域，加密状态。1-加密成功，0-加密失败$/;"	p
clk_div_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	reg		[4:0]		clk_div_cnt		= 5'b0;$/;"	r
clk_dna	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	wire				clk_dna			;$/;"	n
flow_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	reg		[6:0]		flow_cnt		= 7'b0;$/;"	r
dna_read	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	reg					dna_read		= 1'b0;$/;"	r
dna_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	reg					dna_shift		= 1'b0;$/;"	r
dna_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	reg		[56:0]		dna_reg			= 57'b0;$/;"	r
dna_enc_reg0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	reg		[55:0]		dna_enc_reg0	= 56'b0;$/;"	r
dna_enc_reg1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	wire	[63:0]		dna_enc_reg1	;$/;"	n
encrypt_state_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\dna.v	/^	reg					encrypt_state_reg	= 1'b0;$/;"	r
fix_reg_list	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\fix_reg_list.v	/^module fix_reg_list # ($/;"	m
SPI_ADDR_LENGTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\fix_reg_list.v	/^	parameter		SPI_ADDR_LENGTH				= 16	,	\/\/spi 地址的长度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\fix_reg_list.v	/^	parameter		SHORT_REG_WD				= 16	,	\/\/短寄存器位宽$/;"	c
REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\fix_reg_list.v	/^	parameter		REG_WD						= 32	,	\/\/寄存器位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\fix_reg_list.v	/^	parameter		LONG_REG_WD					= 64		\/\/长寄存器位宽$/;"	c
i_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\fix_reg_list.v	/^	input								i_rd_en			,	\/\/读使能，clk_sample时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\fix_reg_list.v	/^	input	[SPI_ADDR_LENGTH-1:0]		iv_addr			,	\/\/读写地址，clk_sample时钟域$/;"	p
o_fix_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\fix_reg_list.v	/^	output								o_fix_sel		,	\/\/固定时钟域被选择$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\fix_reg_list.v	/^	output	[SHORT_REG_WD-1:0]			ov_fix_rd_data		\/\/读数据$/;"	p
data_out_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\fix_reg_list.v	/^	reg		[SHORT_REG_WD:0]			data_out_reg= {(SHORT_REG_WD+1){1'b0}};$/;"	r
frame_buf_reg_list	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^module frame_buf_reg_list # ($/;"	m
SPI_ADDR_LENGTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	parameter		SPI_ADDR_LENGTH			= 16	,	\/\/spi 地址的长度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	parameter		SHORT_REG_WD			= 16	,	\/\/短寄存器位宽$/;"	c
REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	parameter		REG_WD					= 32	,	\/\/寄存器位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	parameter		LONG_REG_WD				= 64	,	\/\/长寄存器位宽$/;"	c
BUF_DEPTH_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	parameter		BUF_DEPTH_WD			= 4		,	\/\/帧存深度位宽,我们最大支持8帧深度，多一位进位位$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	parameter		REG_INIT_VALUE			= "TRUE"	\/\/寄存器是否有初始值$/;"	c
i_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	input								i_wr_en					,	\/\/写使能，clk_sample时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	input								i_rd_en					,	\/\/读使能，clk_sample时钟域$/;"	p
i_cmd_is_rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	input								i_cmd_is_rd				,	\/\/读命令来了，clk_sample时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	input	[SPI_ADDR_LENGTH-1:0]		iv_addr					,	\/\/读写地址，clk_sample时钟域$/;"	p
iv_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	input	[SHORT_REG_WD-1:0]			iv_wr_data				,	\/\/写数据，clk_sample时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	input								clk_frame_buf			,	\/\/帧存时钟100MHz$/;"	p
o_frame_buf_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	output								o_frame_buf_sel			,	\/\/帧存时钟域被选择$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	output	[SHORT_REG_WD-1:0]			ov_frame_buf_rd_data	,	\/\/读数据$/;"	p
o_stream_enable_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	output								o_stream_enable_frame_buf		,	\/\/clk_frame_buf时钟域，流使能信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	output	[REG_WD-1:0]				ov_payload_size_frame_buf		,	\/\/clk_frame_buf时钟域，数据的大小但不包含头包尾包，协议要求64bit，我们只是用32bit即可，高32bit补0$/;"	p
ov_frame_buffer_depth	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	output	[BUF_DEPTH_WD-1:0]			ov_frame_buffer_depth			,	\/\/clk_frame_buf时钟域，帧存深度，2-8$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	output								o_chunk_mode_active_frame_buf		\/\/clk_frame_buf时钟域，chunk开关寄存器$/;"	p
wr_en_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	reg		[2:0]					wr_en_shift				= 3'b0;$/;"	r
wr_en_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	wire							wr_en_rise				;$/;"	n
data_out_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	reg		[SHORT_REG_WD:0]		data_out_reg			= {(SHORT_REG_WD+1){1'b0}};$/;"	r
param_cfg_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	reg								param_cfg_done			= 1'b0;$/;"	r
stream_enable_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	reg								stream_enable_frame_buf	= INIT_VALUE_SE;$/;"	r
payload_size_3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		payload_size_3			= INIT_VALUE_PAYLOAD_SIZE_3;$/;"	r
payload_size_3_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		payload_size_3_group	= INIT_VALUE_PAYLOAD_SIZE_3;$/;"	r
payload_size_4	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		payload_size_4			= INIT_VALUE_PAYLOAD_SIZE_4;$/;"	r
payload_size_4_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		payload_size_4_group	= INIT_VALUE_PAYLOAD_SIZE_4;$/;"	r
frame_buffer_depth	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	reg		[BUF_DEPTH_WD-1:0]		frame_buffer_depth		= 2;$/;"	r
chunk_mode_active	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\frame_buf_reg_list.v	/^	reg								chunk_mode_active		= 1'b0;$/;"	r
gpif_reg_list	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^module gpif_reg_list # ($/;"	m
SPI_ADDR_LENGTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	parameter		SPI_ADDR_LENGTH			= 16	,	\/\/spi 地址的长度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	parameter		SHORT_REG_WD			= 16	,	\/\/短寄存器位宽$/;"	c
REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	parameter		REG_WD					= 32	,	\/\/寄存器位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	parameter		LONG_REG_WD				= 64	,	\/\/长寄存器位宽$/;"	c
REG_INIT_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	parameter		REG_INIT_VALUE			= "TRUE"	\/\/寄存器是否有初始值$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	input								i_rd_en					,	\/\/读使能，clk_sample时钟域$/;"	c
i_cmd_is_rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	input								i_cmd_is_rd				,	\/\/读命令来了，clk_sample时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	input	[SPI_ADDR_LENGTH-1:0]		iv_addr					,	\/\/读写地址，clk_sample时钟域$/;"	p
iv_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	input	[SHORT_REG_WD-1:0]			iv_wr_data				,	\/\/写数据，clk_sample时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	input								clk_gpif				,	\/\/gpif 时钟，100MHz$/;"	p
o_gpif_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	output								o_gpif_sel				,	\/\/gpif 时钟域被选择$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	output	[SHORT_REG_WD-1:0]			ov_gpif_rd_data			,	\/\/读数据$/;"	p
o_stream_enable_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	output								o_stream_enable_gpif				,	\/\/clk_gpif时钟域，流使能信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	output	[REG_WD-1:0]				ov_si_payload_transfer_size			,	\/\/clk_gpif时钟域，等量数据块大小$/;"	p
ov_si_payload_transfer_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	output	[REG_WD-1:0]				ov_si_payload_transfer_count		,	\/\/clk_gpif时钟域，等量数据块个数$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	output	[REG_WD-1:0]				ov_si_payload_final_transfer1_size	,	\/\/clk_gpif时钟域，transfer1大小$/;"	p
ov_si_payload_final_transfer2_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	output	[REG_WD-1:0]				ov_si_payload_final_transfer2_size	,	\/\/clk_gpif时钟域，transfer2大小$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	output	[REG_WD-1:0]				ov_payload_size_gpif				,	\/\/clk_gpif时钟域，数据的大小但不包含头包尾包，协议要求64bit，我们只是用32bit即可，高32bit补0$/;"	p
o_chunk_mode_active_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	output								o_chunk_mode_active_gpif			,	\/\/clk_gpif时钟域，chunk开关寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	input	[4:0]						iv_gpif_state							\/\/GPIF 状态$/;"	p
wr_en_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[2:0]					wr_en_shift							= 3'b0;$/;"	r
wr_en_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	wire							wr_en_rise							;$/;"	n
data_out_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD:0]		data_out_reg						= {(SHORT_REG_WD+1){1'b0}};$/;"	r
param_cfg_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg								param_cfg_done							= 1'b0;$/;"	r
stream_enable_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg								stream_enable_gpif						= INIT_VALUE_SE;$/;"	r
si_payload_transfer_size_h	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_transfer_size_h				= INIT_VALUE_TRANSFER_SIZE_H;$/;"	r
si_payload_transfer_size_h_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_transfer_size_h_group		= INIT_VALUE_TRANSFER_SIZE_H;$/;"	r
si_payload_transfer_size_l	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_transfer_size_l				= INIT_VALUE_TRANSFER_SIZE_L;$/;"	r
si_payload_transfer_size_l_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_transfer_size_l_group		= INIT_VALUE_TRANSFER_SIZE_L;$/;"	r
si_payload_transfer_count_h	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_transfer_count_h				= INIT_VALUE_TRANSFER_COUNT_H;$/;"	r
si_payload_transfer_count_h_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_transfer_count_h_group		= INIT_VALUE_TRANSFER_COUNT_H;$/;"	r
si_payload_transfer_count_l	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_transfer_count_l				= INIT_VALUE_TRANSFER_COUNT_L;$/;"	r
si_payload_transfer_count_l_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_transfer_count_l_group		= INIT_VALUE_TRANSFER_COUNT_L;$/;"	r
si_payload_final_transfer1_size_h	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_final_transfer1_size_h		= INIT_VALUE_TRANSFER1_SIZE_H;$/;"	r
si_payload_final_transfer1_size_h_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_final_transfer1_size_h_group	= INIT_VALUE_TRANSFER1_SIZE_H;$/;"	r
si_payload_final_transfer1_size_l	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_final_transfer1_size_l		= INIT_VALUE_TRANSFER1_SIZE_L;$/;"	r
si_payload_final_transfer1_size_l_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_final_transfer1_size_l_group	= INIT_VALUE_TRANSFER1_SIZE_L;$/;"	r
si_payload_final_transfer2_size_h	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_final_transfer2_size_h		= INIT_VALUE_TRANSFER2_SIZE_H;$/;"	r
si_payload_final_transfer2_size_h_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_final_transfer2_size_h_group	= INIT_VALUE_TRANSFER2_SIZE_H;$/;"	r
si_payload_final_transfer2_size_l	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_final_transfer2_size_l		= INIT_VALUE_TRANSFER2_SIZE_L;$/;"	r
si_payload_final_transfer2_size_l_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		si_payload_final_transfer2_size_l_group	= INIT_VALUE_TRANSFER2_SIZE_L;$/;"	r
payload_size_3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		payload_size_3							= INIT_VALUE_PAYLOAD_SIZE_3;$/;"	r
payload_size_3_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		payload_size_3_group					= INIT_VALUE_PAYLOAD_SIZE_3;$/;"	r
payload_size_4	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		payload_size_4							= INIT_VALUE_PAYLOAD_SIZE_4;$/;"	r
payload_size_4_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]		payload_size_4_group					= INIT_VALUE_PAYLOAD_SIZE_4;$/;"	r
chunk_mode_active	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg								chunk_mode_active						= 1'b0;$/;"	r
cmd_is_rd_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[2:0]						cmd_is_rd_shift	= 3'b000;$/;"	r
cmd_is_rd_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	wire								cmd_is_rd_rise	;$/;"	n
gpif_state_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\gpif_reg_list.v	/^	reg		[4:0]						gpif_state_latch	= 5'b0;$/;"	r
continuous_cmd_fifo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\continuous_cmd_fifo\continuous_cmd_fifo.v	/^module continuous_cmd_fifo($/;"	m
rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\continuous_cmd_fifo\continuous_cmd_fifo.v	/^input rst;$/;"	p
wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\continuous_cmd_fifo\continuous_cmd_fifo.v	/^input wr_clk;$/;"	p
rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\continuous_cmd_fifo\continuous_cmd_fifo.v	/^input rd_clk;$/;"	p
din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\continuous_cmd_fifo\continuous_cmd_fifo.v	/^input [31 : 0] din;$/;"	p
wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\continuous_cmd_fifo\continuous_cmd_fifo.v	/^input wr_en;$/;"	p
rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\continuous_cmd_fifo\continuous_cmd_fifo.v	/^input rd_en;$/;"	p
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\continuous_cmd_fifo\continuous_cmd_fifo.v	/^output [31 : 0] dout;$/;"	p
full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\continuous_cmd_fifo\continuous_cmd_fifo.v	/^output full;$/;"	p
empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\continuous_cmd_fifo\continuous_cmd_fifo.v	/^output empty;$/;"	p
i2c_ctrl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^module  i2c_ctrl$/;"	m
reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	input				reset		    	,\/\/clk_pix时钟域，复位信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	input				clk			    	,\/\/时钟，clk_pix，55MHz$/;"	p
i_trigger	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	input				i_trigger	    	,\/\/clk_pix时钟域，触发信号，持续1个周期的高电平$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	input				i_trigger_mode_fall	,\/\/clk_pix时钟域，trigger_mode下降沿$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	output	reg			o_fifo_rden	    	,\/\/clk_pix时钟域，FIFO读信号$/;"	p
iv_fifo_q	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	input		[31:0]	iv_fifo_q	    	,\/\/clk_pix时钟域，FIFO输出$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	input				i_fifo_rdy	    	,\/\/clk_pix时钟域，FIFO非空时该信号为1，空时为0$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	output	reg	[3:0]	ov_ram_addr	    	,\/\/clk_pix时钟域，RAM读地址$/;"	p
iv_ram_q	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	input		[31:0]	iv_ram_q	    	,\/\/clk_pix时钟域，RAM输出$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	output	reg	[2:0]	ov_wb_adr	    	,\/\/clk_pix时钟域，i2c内部寄存器地址$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	output	reg	[7:0]	ov_wb_dat	    	,\/\/clk_pix时钟域，i2c内部寄存器待写入数据$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	output	reg			o_wb_we		    	,\/\/clk_pix时钟域，i2c内部寄存器写使能$/;"	p
o_wb_stb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	output				o_wb_stb	    	,\/\/clk_pix时钟域，固定输出1$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	output				o_wb_cyc	    	,\/\/clk_pix时钟域，固定输出1$/;"	p
i_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	input				i_done          	,\/\/clk_pix时钟域，i2c操作完成标志，1完成，0未完成$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	output				o_state_idle		,\/\/clk_pix时钟域，i2c状态机空闲$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	output	reg			o_trigger_start		 \/\/clk_pix时钟域，i2c命令开始发送$/;"	p
current_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	reg			[2:0]	current_state	;$/;"	r
next_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	reg			[2:0]	next_state		;$/;"	r
fs_reset_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	reg			[15:0]	fs_reset_cnt	;\/\/状态机复位计数器，计数到0x8000，大概596us$/;"	r
fs_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	wire				fs_reset		;\/\/状态机复位信号$/;"	n
fifo_q_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	reg			[31:0]	fifo_q_reg		;\/\/FIFO输出锁存，防止i2c发送中数据改变$/;"	r
cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	reg			[2:0]	cnt				;\/\/计数器$/;"	r
cnt_ena	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	reg					cnt_ena			;\/\/计数器使能，1-可以计数，0-不能计数$/;"	r
trigger_status	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	reg					trigger_status	;\/\/触发状态标志，1-处于触发状态，0-不在触发状态$/;"	r
ov_wb_adr_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	reg			[7:0]	ov_wb_adr_0		;\/\/$/;"	r
ov_wb_dat_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	reg			[7:0]	ov_wb_dat_0		;\/\/$/;"	r
ov_wb_adr_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	reg			[7:0]	ov_wb_adr_1		;\/\/$/;"	r
ov_wb_dat_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_ctrl.v	/^	reg			[7:0]	ov_wb_dat_1		;\/\/$/;"	r
I2C_CMD_NOP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^`define I2C_CMD_NOP   4'b0000$/;"	c
I2C_CMD_START	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^`define I2C_CMD_START 4'b0001$/;"	c
I2C_CMD_STOP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^`define I2C_CMD_STOP  4'b0010$/;"	c
I2C_CMD_WRITE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^`define I2C_CMD_WRITE 4'b0100$/;"	c
I2C_CMD_READ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^`define I2C_CMD_READ  4'b1000$/;"	c
i2c_master_bit_ctrl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^module i2c_master_bit_ctrl #($/;"	m
I2C_CLOCK_PRE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter	I2C_CLOCK_PRE	=	27$/;"	c
rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	rst,$/;"	c
nReset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	nReset,$/;"	c
ena	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	ena,$/;"	c
cmd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	cmd,$/;"	c
cmd_ack	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	cmd_ack,$/;"	c
busy	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	busy,$/;"	c
al	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	al,$/;"	c
din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	din,$/;"	c
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	dout,$/;"	c
scl_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	scl_i,$/;"	c
scl_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	scl_o,$/;"	c
scl_oen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	scl_oen,$/;"	c
sda_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	sda_i,$/;"	c
sda_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	sda_o,$/;"	c
sda_oen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	sda_oen$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	input clk;$/;"	p
rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	input rst;$/;"	p
nReset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	input nReset;$/;"	p
ena	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	input ena;            \/\/ core enable signal$/;"	p
cmd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	input  [3:0] cmd;$/;"	p
cmd_ack	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	output       cmd_ack; \/\/ command complete acknowledge$/;"	p
cmd_ack	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg cmd_ack;$/;"	r
busy	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	output       busy;    \/\/ i2c bus busy$/;"	p
busy	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg busy;$/;"	r
al	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	output       al;      \/\/ i2c bus arbitration lost$/;"	p
al	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg al;$/;"	r
din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	input  din;$/;"	p
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	output dout;$/;"	p
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg dout;$/;"	r
scl_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	input  scl_i;         \/\/ i2c clock line input$/;"	p
scl_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	output scl_o;         \/\/ i2c clock line output$/;"	p
scl_oen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	output scl_oen;       \/\/ i2c clock line output enable (active low)$/;"	p
scl_oen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg scl_oen;$/;"	r
sda_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	input  sda_i;         \/\/ i2c data line input$/;"	p
sda_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	output sda_o;         \/\/ i2c data line output$/;"	p
sda_oen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	output sda_oen;       \/\/ i2c data line output enable (active low)$/;"	p
sda_oen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg sda_oen;$/;"	r
sSCL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg sSCL, sSDA;             \/\/ synchronized SCL and SDA inputs$/;"	r
sSDA	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg sSCL, sSDA;             \/\/ synchronized SCL and SDA inputs$/;"	r
dscl_oen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg dscl_oen;               \/\/ delayed scl_oen$/;"	r
sda_chk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg sda_chk;                \/\/ check SDA output (Multi-master arbitration)$/;"	r
clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg clk_en;                 \/\/ clock generation signals$/;"	r
slave_wait	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	wire slave_wait;$/;"	n
cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg [15:0] cnt;             \/\/ clock divider counter (synthesis)$/;"	r
c_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg [16:0] c_state; \/*\/\/ synopsys enum_state *\/$/;"	r
dSCL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg dSCL, dSDA;$/;"	r
dSDA	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg dSCL, dSDA;$/;"	r
sta_condition	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg sta_condition;$/;"	r
sto_condition	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg sto_condition;$/;"	r
cmd_stop	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	reg cmd_stop;$/;"	r
idle	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] idle    = 17'b0_0000_0000_0000_0000;$/;"	c
start_a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] start_a = 17'b0_0000_0000_0000_0001;$/;"	c
start_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] start_b = 17'b0_0000_0000_0000_0010;$/;"	c
start_c	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] start_c = 17'b0_0000_0000_0000_0100;$/;"	c
start_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] start_d = 17'b0_0000_0000_0000_1000;$/;"	c
start_e	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] start_e = 17'b0_0000_0000_0001_0000;$/;"	c
stop_a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] stop_a  = 17'b0_0000_0000_0010_0000;$/;"	c
stop_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] stop_b  = 17'b0_0000_0000_0100_0000;$/;"	c
stop_c	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] stop_c  = 17'b0_0000_0000_1000_0000;$/;"	c
stop_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] stop_d  = 17'b0_0000_0001_0000_0000;$/;"	c
rd_a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] rd_a    = 17'b0_0000_0010_0000_0000;$/;"	c
rd_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] rd_b    = 17'b0_0000_0100_0000_0000;$/;"	c
rd_c	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] rd_c    = 17'b0_0000_1000_0000_0000;$/;"	c
rd_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] rd_d    = 17'b0_0001_0000_0000_0000;$/;"	c
wr_a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] wr_a    = 17'b0_0010_0000_0000_0000;$/;"	c
wr_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] wr_b    = 17'b0_0100_0000_0000_0000;$/;"	c
wr_c	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] wr_c    = 17'b0_1000_0000_0000_0000;$/;"	c
wr_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_bit_ctrl.v	/^	parameter [16:0] wr_d    = 17'b1_0000_0000_0000_0000;$/;"	c
I2C_CMD_NOP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^`define I2C_CMD_NOP   4'b0000$/;"	c
I2C_CMD_START	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^`define I2C_CMD_START 4'b0001$/;"	c
I2C_CMD_STOP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^`define I2C_CMD_STOP  4'b0010$/;"	c
I2C_CMD_WRITE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^`define I2C_CMD_WRITE 4'b0100$/;"	c
I2C_CMD_READ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^`define I2C_CMD_READ  4'b1000$/;"	c
i2c_master_byte_ctrl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^module i2c_master_byte_ctrl$/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	input clk;     \/\/ master clock$/;"	p
rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	input rst;     \/\/ synchronous active high reset$/;"	p
nReset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	input nReset;  \/\/ asynchronous active low reset$/;"	p
start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	input       start;$/;"	p
stop	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	input       stop;$/;"	p
read	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	input       read;$/;"	p
write	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	input       write;$/;"	p
ack_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	input       ack_in;$/;"	p
din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	input [7:0] din;$/;"	p
cmd_ack	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	output       cmd_ack;$/;"	p
cmd_ack	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	reg cmd_ack;$/;"	r
ack_out	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	output       ack_out;$/;"	p
ack_out	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	reg ack_out;$/;"	r
i2c_al	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	input       i2c_al;  \/\/ i2c_al is output from bit cntrl, but input to byte cntrl now$/;"	p
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	output [7:0] dout;$/;"	p
core_cmd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	output  [3:0] core_cmd;$/;"	p
core_txd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	output        core_txd;$/;"	p
core_ack	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	input         core_ack, core_rxd;$/;"	p
core_rxd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	input         core_ack, core_rxd;$/;"	p
ST_IDLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	parameter [4:0] ST_IDLE  = 5'b0_0000;$/;"	c
ST_START	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	parameter [4:0] ST_START = 5'b0_0001;$/;"	c
ST_READ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	parameter [4:0] ST_READ  = 5'b0_0010;$/;"	c
ST_WRITE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	parameter [4:0] ST_WRITE = 5'b0_0100;$/;"	c
ST_ACK	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	parameter [4:0] ST_ACK   = 5'b0_1000;$/;"	c
ST_STOP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	parameter [4:0] ST_STOP  = 5'b1_0000;$/;"	c
core_cmd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	reg  [3:0] core_cmd;$/;"	r
core_txd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	reg        core_txd;$/;"	r
sr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	reg [7:0] sr; \/\/8bit shift register$/;"	r
shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	reg       shift, ld;$/;"	r
ld	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	reg       shift, ld;$/;"	r
go	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	wire       go;$/;"	n
dcnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	reg  [2:0] dcnt;$/;"	r
cnt_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	wire       cnt_done;$/;"	n
c_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_byte_ctrl.v	/^	reg [4:0] c_state; \/\/ synopsis enum_state$/;"	r
i2c_master_registers	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^module i2c_master_registers$/;"	m
wb_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^input wb_clk_i;$/;"	p
rst_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^input rst_i;$/;"	p
wb_rst_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^input wb_rst_i;$/;"	p
wb_dat_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^input [7:0] wb_dat_i;$/;"	p
wb_adr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^input [2:0] wb_adr_i;$/;"	p
wb_wacc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^input wb_wacc;$/;"	p
i2c_al	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^input i2c_al;$/;"	p
i2c_busy	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^input i2c_busy;$/;"	p
done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^input  done, irxack;$/;"	p
irxack	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^input  done, irxack;$/;"	p
ctr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^output  [ 7:0] ctr;  \/\/ control register$/;"	p
txr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^output  [ 7:0] txr;  \/\/ transmit register$/;"	p
cr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^output  [ 7:0] cr;   \/\/ command register$/;"	p
sr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^output  [ 7:0] sr;   \/\/ status register$/;"	p
ctr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^reg  [ 7:0] ctr;  \/\/ control register$/;"	r
txr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^reg  [ 7:0] txr;  \/\/ transmit register$/;"	r
cr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^reg  [ 7:0] cr;   \/\/ command register$/;"	r
sr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^wire [ 7:0] sr;   \/\/ status register$/;"	n
al	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^reg  al;          \/\/ status register arbitration lost bit$/;"	r
rxack	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^reg  rxack;       \/\/ received aknowledge from slave$/;"	r
tip	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^reg  tip;         \/\/ transfer in progress$/;"	r
irq_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_registers.v	/^reg  irq_flag;    \/\/ interrupt pending flag$/;"	r
i2c_master_wb_top	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^module i2c_master_wb_top #($/;"	m
I2C_MASTER_CLOCK_FREQ_KHZ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	parameter	I2C_MASTER_CLOCK_FREQ_KHZ	= 55000	,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	parameter	I2C_CLOCK_FREQ_KHZ			= 400$/;"	c
wb_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	input        wb_clk_i;     \/\/ master clock input$/;"	p
wb_rst_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	input        wb_rst_i;     \/\/ synchronous active high reset$/;"	p
arst_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	input        arst_i;       \/\/ asynchronous reset$/;"	p
wb_adr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	input  [2:0] wb_adr_i;     \/\/ lower address bits$/;"	p
wb_dat_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	input  [7:0] wb_dat_i;     \/\/ databus input$/;"	p
wb_dat_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	output [7:0] wb_dat_o;     \/\/ databus output$/;"	p
wb_we_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	input        wb_we_i;      \/\/ write enable input$/;"	p
wb_stb_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	input        wb_stb_i;     \/\/ stobe\/core select signal$/;"	p
wb_cyc_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	input        wb_cyc_i;     \/\/ valid bus cycle input$/;"	p
wb_ack_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	output       wb_ack_o;     \/\/ bus cycle acknowledge output$/;"	p
wb_inta_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	output       wb_inta_o;    \/\/ interrupt request signal output$/;"	p
done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	output		 done;$/;"	p
scl_pad_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	input        scl_pad_i;$/;"	p
scl_pad_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	output       scl_pad_o;$/;"	p
scl_padoen_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	output       scl_padoen_o;$/;"	p
sda_pad_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	input        sda_pad_i;$/;"	p
sda_pad_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	output       sda_pad_o;$/;"	p
sda_padoen_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	output       sda_padoen_o;$/;"	p
wb_dat_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	reg [7:0] wb_dat_o;$/;"	r
wb_ack_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	reg wb_ack_o;$/;"	r
wb_inta_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	reg wb_inta_o;$/;"	r
ctr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire  [ 7:0] ctr;  \/\/ control register$/;"	n
txr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire  [ 7:0] txr;  \/\/ transmit register$/;"	n
rxr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire [ 7:0] rxr;  \/\/ receive register$/;"	n
cr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire  [ 7:0] cr;   \/\/ command register$/;"	n
sr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire [ 7:0] sr;   \/\/ status register$/;"	n
core_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire core_en;$/;"	n
ien	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire ien;$/;"	n
irxack	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire irxack;$/;"	n
i2c_busy	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire i2c_busy;    \/\/ bus busy (start signal detected)$/;"	n
i2c_al	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire i2c_al;      \/\/ i2c bus arbitration lost$/;"	n
core_cmd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire [3:0] core_cmd; \/\/ output from byte controller to input of bit controller$/;"	n
core_txd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire core_txd;       \/\/ output from byte controller to input of bit controller$/;"	n
core_ack	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire core_ack, core_rxd; \/\/ output from bit controller to input of byte controller$/;"	n
core_rxd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire core_ack, core_rxd; \/\/ output from bit controller to input of byte controller$/;"	n
scl_pad_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire scl_pad_o;$/;"	n
scl_padoen_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire scl_padoen_o;$/;"	n
sda_pad_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire sda_pad_o;$/;"	n
sda_padoen_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire sda_padoen_o;$/;"	n
rst_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire rst_i = arst_i;\/\/ ^ ARST_LVL;$/;"	n
wb_wacc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire wb_wacc = wb_cyc_i & wb_stb_i & wb_we_i;$/;"	n
sta	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire sta  = cr[7];$/;"	n
sto	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire sto  = cr[6];$/;"	n
rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire rd   = cr[5];$/;"	n
wr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire wr   = cr[4];$/;"	n
ack	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire ack  = cr[3];$/;"	n
iack	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_master_wb_top\i2c_master_wb_top.v	/^	wire iack = cr[0];$/;"	n
i2c_top	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^module i2c_top # ($/;"	m
I2C_MASTER_CLOCK_FREQ_KHZ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	parameter	I2C_MASTER_CLOCK_FREQ_KHZ	= 55000	,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	parameter	I2C_CLOCK_FREQ_KHZ			= 400$/;"	c
reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	input				reset				,\/\/复位信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	input				clk					,\/\/时钟，clk_pix,55MHz$/;"	p
i_trigger_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	input				i_trigger_mode		,\/\/解串时钟域，110MHz$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	input				i_trigger			,\/\/clk_pix时钟域，触发信号$/;"	p
iv_i2c_ram_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	input		[ 3:0]	iv_i2c_ram_addr		,\/\/clk_pix时钟域，RAM写地址$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	input		[15:0]	iv_i2c_cmd_addr		,\/\/clk_pix时钟域，RAM数据的高16bit，对于sensor内部寄存器地址$/;"	p
iv_i2c_cmd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	input		[15:0]	iv_i2c_cmd_data		,\/\/clk_pix时钟域，RAM数据的低16bit，对于sensor内部寄存器数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	input				i_i2c_ram_wren		,\/\/clk_pix时钟域，RAM写信号$/;"	p
o_state_idle	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	output				o_state_idle		,\/\/clk_pix时钟域，i2c状态机空闲$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	output				o_trigger_start		,\/\/clk_pix时钟域，1-表示i2c开始发送$/;"	p
i_scl_pad	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	input        		i_scl_pad			,\/\/clk_pix时钟域，scl输入信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	output       		o_scl_pad			,\/\/clk_pix时钟域，scl输出信号$/;"	p
o_scl_padoen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	output       		o_scl_padoen		,\/\/clk_pix时钟域，scl输出使能$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	input        		i_sda_pad			,\/\/clk_pix时钟域，sda输入信号$/;"	p
o_sda_pad	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	output       		o_sda_pad			,\/\/clk_pix时钟域，sda输出信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	output       		o_sda_padoen		 \/\/clk_pix时钟域，sda输出使能$/;"	p
trigger_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	reg		[2:0]   trigger_mode;$/;"	r
trigger_mode_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire            trigger_mode_rise;$/;"	n
trigger_mode_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire            trigger_mode_fall;$/;"	n
fifo_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire            fifo_reset  ;$/;"	n
w_fifo_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire	[31:0]	w_fifo_data	;$/;"	n
w_fifo_wren	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire			w_fifo_wren	;$/;"	n
w_fifo_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire			w_fifo_full	;$/;"	n
w_fifo_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire			w_fifo_empty;	$/;"	n
w_fifo_rden	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire			w_fifo_rden	;$/;"	n
w_fifo_q	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire	[31:0]	w_fifo_q	;$/;"	n
w_fifo_rdy	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire			w_fifo_rdy	;$/;"	n
w_ram_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire	[3:0]	w_ram_addr	;$/;"	n
w_ram_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire	[31:0]	w_ram_data	;$/;"	n
w_ram_wren	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire			w_ram_wren	;$/;"	n
w_ram_rdaddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire	[3:0]	w_ram_rdaddr;$/;"	n
w_ram_q	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire	[31:0]	w_ram_q		;$/;"	n
w_wb_adr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire	[2:0]	w_wb_adr	;$/;"	n
w_wb_wdat	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire	[7:0]	w_wb_wdat	;$/;"	n
w_wb_we	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire			w_wb_we		;$/;"	n
w_wb_stb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire			w_wb_stb	;$/;"	n
w_wb_cyc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire			w_wb_cyc	;$/;"	n
w_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\i2c_top.v	/^	wire			w_done		;\/\/1-表示发完一个字节数据$/;"	n
trigger_cmd_ram	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\trigger_cmd_ram\trigger_cmd_ram.v	/^module trigger_cmd_ram($/;"	m
clka	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\trigger_cmd_ram\trigger_cmd_ram.v	/^input clka;$/;"	p
wea	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\trigger_cmd_ram\trigger_cmd_ram.v	/^input [0 : 0] wea;$/;"	p
addra	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\trigger_cmd_ram\trigger_cmd_ram.v	/^input [3 : 0] addra;$/;"	p
dina	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\trigger_cmd_ram\trigger_cmd_ram.v	/^input [31 : 0] dina;$/;"	p
clkb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\trigger_cmd_ram\trigger_cmd_ram.v	/^input clkb;$/;"	p
addrb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\trigger_cmd_ram\trigger_cmd_ram.v	/^input [3 : 0] addrb;$/;"	p
doutb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\i2c_top\trigger_cmd_ram\trigger_cmd_ram.v	/^output [31 : 0] doutb;$/;"	p
mer_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^module mer_reg # ($/;"	m
SPI_ADDR_LENGTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	parameter		SPI_ADDR_LENGTH			= 16	,	\/\/spi 地址的长度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	parameter		WB_OFFSET_WIDTH			= 12	,	\/\/白平衡模块偏移位置寄存器宽度$/;"	c
WB_GAIN_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	parameter		WB_GAIN_WIDTH			= 11	,	\/\/白平衡模块增益寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	parameter		WB_STATIS_WIDTH			= 31	,	\/\/白平衡模块统计值宽度$/;"	c
GREY_OFFSET_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	parameter		GREY_OFFSET_WIDTH		= 12	,	\/\/灰度统计模块偏移位置寄存器$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	parameter		GREY_STATIS_WIDTH		= 48	,	\/\/灰度统计模块统计值宽度$/;"	c
TRIG_FILTER_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	parameter		TRIG_FILTER_WIDTH		= 19	,	\/\/触发信号滤波模块寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	parameter		TRIG_DELAY_WIDTH		= 28	,	\/\/触发信号延时模块寄存器宽度$/;"	c
LED_CTRL_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	parameter		LED_CTRL_WIDTH			= 5     ,	\/\/LED CTRL 寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	parameter		SHORT_REG_WD			= 16	,	\/\/短寄存器位宽$/;"	c
REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	parameter		REG_WD					= 32	,	\/\/寄存器位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	parameter		LONG_REG_WD				= 64	,	\/\/长寄存器位宽$/;"	c
BUF_DEPTH_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	parameter		BUF_DEPTH_WD			= 4		,	\/\/帧存深度位宽,我们最大支持8帧深度，多一位进位位$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	parameter		REG_INIT_VALUE			= "TRUE"	\/\/寄存器是否有初始值$/;"	c
i_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								i_wr_en					,	\/\/写使能，clk_sample时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								i_rd_en					,	\/\/读使能，clk_sample时钟域$/;"	p
i_cmd_is_rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								i_cmd_is_rd				,	\/\/读命令来了，clk_sample时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[SPI_ADDR_LENGTH-1:0]		iv_addr					,	\/\/读写地址，clk_sample时钟域$/;"	p
iv_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[SHORT_REG_WD-1:0]			iv_wr_data				,	\/\/写数据，clk_sample时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								clk_pix					,	\/\/本地像素时钟，72Mhz$/;"	p
reset_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								reset_pix				,	\/\/本地像素时钟的复位信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_pix_sel				,	\/\/本地像素时钟域被选择$/;"	p
ov_pix_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[SHORT_REG_WD-1:0]			ov_pix_rd_data			,	\/\/读数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								clk_frame_buf			,	\/\/帧存时钟100MHz$/;"	p
reset_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								reset_frame_buf			,	\/\/帧存时钟的复位信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_frame_buf_sel			,	\/\/帧存时钟域被选择$/;"	p
ov_frame_buf_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[SHORT_REG_WD-1:0]			ov_frame_buf_rd_data	,	\/\/读数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								clk_gpif				,	\/\/gpif 时钟，100MHz$/;"	p
reset_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								reset_gpif				,	\/\/gpif 时钟的复位信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_gpif_sel				,	\/\/gpif 时钟域被选择$/;"	p
ov_gpif_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[SHORT_REG_WD-1:0]			ov_gpif_rd_data			,	\/\/读数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								clk_osc_bufg			,	\/\/osc bufg 时钟，40MHz$/;"	p
reset_osc_bufg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								reset_osc_bufg			,	\/\/osc bufg 时钟的复位信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_osc_bufg_sel			,	\/\/osc 时钟域被选择$/;"	p
ov_osc_bufg_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[SHORT_REG_WD-1:0]			ov_osc_bufg_rd_data		,	\/\/读数据$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_fix_sel				,	\/\/固定时钟域被选择$/;"	p
ov_fix_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[SHORT_REG_WD-1:0]			ov_fix_rd_data			,	\/\/读数据$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_stream_enable_pix			,	\/\/clk_pix时钟域，流使能信号$/;"	p
o_acquisition_start_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_acquisition_start_pix		,	\/\/clk_pix时钟域，停开采信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_stream_enable_frame_buf	,	\/\/clk_frame_buf时钟域，流使能信号$/;"	p
o_stream_enable_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_stream_enable_gpif		,	\/\/clk_gpif时钟域，流使能信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								i_trigger					,	\/\/clk_gpif时钟域，触发信号$/;"	p
o_reset_sensor	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_reset_sensor			,	\/\/clk_osc_bufg时钟域，复位Sensor寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								i_sensor_reset_done		,	\/\/clk_osc_bufg时钟域，Sensor复位完成寄存器$/;"	p
ov_i2c_ram_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output		[ 3:0]					ov_i2c_ram_addr		,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output		[15:0]					ov_i2c_cmd_addr		,$/;"	p
ov_i2c_cmd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output		[15:0]					ov_i2c_cmd_data		,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_i2c_ram_wren		,$/;"	p
o_i2c_ena	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_i2c_ena			,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								i_state_idle		,$/;"	p
o_trigger_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_trigger_mode			,	\/\/clk_pix时钟域，触发模式寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[3:0]						ov_trigger_source		,	\/\/clk_pix时钟域，触发源寄存器$/;"	p
o_trigger_soft	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_trigger_soft			,	\/\/clk_pix时钟域，软触发寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_trigger_active		,	\/\/clk_pix时钟域，触发有效沿寄存器$/;"	p
ov_trigger_filter_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[TRIG_FILTER_WIDTH-1:0]		ov_trigger_filter_rise	,	\/\/clk_pix时钟域，上升沿触发滤波寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[TRIG_FILTER_WIDTH-1:0]		ov_trigger_filter_fall	,	\/\/clk_pix时钟域，下降沿触发滤波寄存器$/;"	p
ov_trigger_delay	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[TRIG_DELAY_WIDTH-1:0]		ov_trigger_delay		,	\/\/clk_pix时钟域，触发延迟寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[2:0]						ov_useroutput_level		,	\/\/clk_pix时钟域，用户自定义输出寄存器$/;"	p
o_line2_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_line2_mode			,	\/\/clk_pix时钟域，line2输入输出模式寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_line3_mode			,	\/\/clk_pix时钟域，line3输入输出模式寄存器$/;"	p
o_line0_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_line0_invert			,	\/\/clk_pix时钟域，line0极性寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_line1_invert			,	\/\/clk_pix时钟域，line1极性寄存器$/;"	p
o_line2_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_line2_invert			,	\/\/clk_pix时钟域，line2极性寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_line3_invert			,	\/\/clk_pix时钟域，line3极性寄存器$/;"	p
ov_line_source1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[2:0]						ov_line_source1			,	\/\/clk_pix时钟域，line1的输出源选择寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[2:0]						ov_line_source2			,	\/\/clk_pix时钟域，line2的输出源选择寄存器$/;"	p
ov_line_source3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[2:0]						ov_line_source3			,	\/\/clk_pix时钟域，line3的输出源选择寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[3:0]						iv_line_status			,	\/\/clk_pix时钟域，line状态寄存器$/;"	p
ov_led_ctrl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[LED_CTRL_WIDTH-1:0]		ov_led_ctrl				,	\/\/clk_pix时钟域，双色灯控制寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_bitslip_en			,	\/\/clk_pix时钟域，bitslip使能输入$/;"	p
i_deser_pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								i_deser_pll_lock		,	\/\/解串模块pll_lock$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								i_bitslip_done			,	\/\/解串模块并行时钟时钟域，1表示边界已经对齐,固件检测到该信号为1之后才能开始图像采集$/;"	p
o_sensor_init_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_sensor_init_done		,	\/\/clk_osc_bufg时钟域，sensor寄存器初始化完成$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[REG_WD-1:0]				ov_pixel_format			,	\/\/clk_pix时钟域，像素格式寄存器$/;"	p
i_full_frame_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								i_full_frame_state		,	\/\/clk_pix时钟域，完整帧状态信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_pulse_filter_en		,	\/\/clk_pix时钟域，坏点校正寄存器$/;"	p
ov_test_image_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[2:0]						ov_test_image_sel		,	\/\/clk_pix时钟域，测试图选择寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[3:0]						ov_interrupt_en			,	\/\/clk_pix时钟域，中断使能寄存器$/;"	p
iv_interrupt_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[3:0]						iv_interrupt_state		,	\/\/clk_pix时钟域，中断状态寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[3:0]						ov_interrupt_clear		,	\/\/clk_pix时钟域，中断清除寄存器，自清零$/;"	p
ov_wb_offset_x_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[WB_OFFSET_WIDTH-1:0]		ov_wb_offset_x_start	,	\/\/clk_pix时钟域，白平衡横坐标寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[WB_OFFSET_WIDTH-1:0]		ov_wb_offset_width		,	\/\/clk_pix时钟域，白平衡宽度寄存器$/;"	p
ov_wb_offset_y_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[WB_OFFSET_WIDTH-1:0]		ov_wb_offset_y_start	,	\/\/clk_pix时钟域，白平衡纵坐标寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[WB_OFFSET_WIDTH-1:0]		ov_wb_offset_height		,	\/\/clk_pix时钟域，白平衡高度寄存器$/;"	p
ov_trigger_interval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[REG_WD-1:0]				ov_trigger_interval		,	\/\/clk_pix时钟域，触发间隔，单位us$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[WB_GAIN_WIDTH-1:0]			ov_wb_gain_r			,	\/\/clk_pix时钟域，白平衡红分量增益寄存器$/;"	p
ov_wb_gain_g	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[WB_GAIN_WIDTH-1:0]			ov_wb_gain_g			,	\/\/clk_pix时钟域，白平衡绿分量增益寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[WB_GAIN_WIDTH-1:0]			ov_wb_gain_b			,	\/\/clk_pix时钟域，白平衡蓝分量增益寄存器$/;"	p
iv_wb_statis_r	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[WB_STATIS_WIDTH-1:0]		iv_wb_statis_r			,	\/\/clk_pix时钟域，白平衡红分量灰度值统计寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[WB_STATIS_WIDTH-1:0]		iv_wb_statis_g			,	\/\/clk_pix时钟域，白平衡绿分量灰度值统计寄存器$/;"	p
iv_wb_statis_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[WB_STATIS_WIDTH-1:0]		iv_wb_statis_b			,	\/\/clk_pix时钟域，白平衡蓝分量灰度值统计寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[WB_OFFSET_WIDTH-1:0]		iv_wb_offset_width		,	\/\/clk_pix时钟域，白平衡宽度寄存器$/;"	p
iv_wb_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[WB_OFFSET_WIDTH-1:0]		iv_wb_offset_height		,	\/\/clk_pix时钟域，白平衡高度寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[GREY_OFFSET_WIDTH-1:0]		ov_grey_offset_x_start	,	\/\/clk_pix时钟域，灰度值统计区域横坐标寄存器$/;"	p
ov_grey_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[GREY_OFFSET_WIDTH-1:0]		ov_grey_offset_width	,	\/\/clk_pix时钟域，灰度值统计区域宽度寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[GREY_OFFSET_WIDTH-1:0]		ov_grey_offset_y_start	,	\/\/clk_pix时钟域，灰度值统计区域纵坐标寄存器$/;"	p
ov_grey_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[GREY_OFFSET_WIDTH-1:0]		ov_grey_offset_height	,	\/\/clk_pix时钟域，灰度值统计区域高度寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[GREY_STATIS_WIDTH-1:0]		iv_grey_statis_sum		,	\/\/clk_pix时钟域，的灰度值统计寄存器，与灰度统计值区域同属一帧$/;"	p
iv_grey_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[GREY_OFFSET_WIDTH-1:0]		iv_grey_offset_width	,	\/\/clk_pix时钟域，灰度值统计区域宽度寄存器，与灰度统计值同属一帧$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[GREY_OFFSET_WIDTH-1:0]		iv_grey_offset_height	,	\/\/clk_pix时钟域，灰度值统计区域高度寄存器，与灰度统计值同属一帧$/;"	p
iv_fval_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[3:0]						iv_fval_state			,	\/\/fval 状态$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_chunk_mode_active		,	\/\/clk_pix时钟域，chunk开关寄存器$/;"	p
o_chunkid_en_ts	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_chunkid_en_ts			,	\/\/clk_pix时钟域，时间戳开关寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_chunkid_en_fid		,	\/\/clk_pix时钟域，frame id开关寄存器$/;"	p
ov_chunk_size_img	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[REG_WD-1:0]				ov_chunk_size_img		,	\/\/clk_pix时钟域，chunk image大小$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[REG_WD-1:0]				ov_payload_size_pix		,	\/\/clk_pix时钟域，数据的大小但不包含头包尾包，协议要求64bit，我们只是用32bit即可，高32bit补0$/;"	p
ov_roi_offset_x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[SHORT_REG_WD-1:0]			ov_roi_offset_x			,	\/\/clk_pix时钟域，头包中的水平偏移$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[SHORT_REG_WD-1:0]			ov_roi_offset_y			,	\/\/clk_pix时钟域，头包中的垂直偏移$/;"	p
ov_roi_pic_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[SHORT_REG_WD-1:0]			ov_roi_pic_width		,	\/\/clk_pix时钟域，头包中的窗口宽度$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[SHORT_REG_WD-1:0]			ov_roi_pic_height		,	\/\/clk_pix时钟域，头包中的窗口高度$/;"	p
ov_payload_size_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[REG_WD-1:0]				ov_payload_size_frame_buf		,	\/\/clk_frame_buf时钟域，数据的大小但不包含头包尾包，协议要求64bit，我们只是用32bit即可，高32bit补0$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[BUF_DEPTH_WD-1:0]			ov_frame_buffer_depth			,	\/\/clk_frame_buf时钟域，帧存深度，2-8$/;"	p
o_chunk_mode_active_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_chunk_mode_active_frame_buf	,	\/\/clk_frame_buf时钟域，chunk开关寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								i_ddr_init_done					,	\/\/frame_buffer模块输出，mcb_drp_clk时钟域，MCB输出的初始化完整信号。$/;"	p
i_ddr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								i_ddr_error						,	\/\/frame_buffer模块输出，时钟域未知，与MCB硬核相关，DDR错误信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[REG_WD-1:0]				ov_si_payload_transfer_size			,	\/\/clk_gpif时钟域，等量数据块大小$/;"	p
ov_si_payload_transfer_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[REG_WD-1:0]				ov_si_payload_transfer_count		,	\/\/clk_gpif时钟域，等量数据块个数$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[REG_WD-1:0]				ov_si_payload_final_transfer1_size	,	\/\/clk_gpif时钟域，transfer1大小$/;"	p
ov_si_payload_final_transfer2_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[REG_WD-1:0]				ov_si_payload_final_transfer2_size	,	\/\/clk_gpif时钟域，transfer2大小$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[REG_WD-1:0]				ov_payload_size_gpif				,	\/\/clk_gpif时钟域，数据的大小但不包含头包尾包，协议要求64bit，我们只是用32bit即可，高32bit补0$/;"	p
o_chunk_mode_active_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_chunk_mode_active_gpif			,	\/\/clk_gpif时钟域，chunk开关寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[4:0]						iv_gpif_state						,	\/\/GPIF 状态$/;"	p
o_timestamp_load	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output								o_timestamp_load	,	\/\/clk_osc_bufg时钟域，时间戳加载信号，自清零$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[LONG_REG_WD-1:0]			iv_timestamp		,	\/\/clk_osc_bufg时钟域，时间戳$/;"	p
iv_dna_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input	[LONG_REG_WD-1:0]			iv_dna_reg			,	\/\/clk_osc_bufg时钟域，dna数据$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	output	[LONG_REG_WD-1:0]			ov_encrypt_reg		,	\/\/clk_osc_bufg时钟域，固件设置的加密值$/;"	p
i_encrypt_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\mer_reg.v	/^	input								i_encrypt_state			\/\/clk_dna时钟域，加密状态$/;"	p
osc_bufg_reg_list	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^module osc_bufg_reg_list # ($/;"	m
SPI_ADDR_LENGTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	parameter		SPI_ADDR_LENGTH			= 16	,	\/\/spi 地址的长度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	parameter		SHORT_REG_WD			= 16	,	\/\/短寄存器位宽$/;"	c
REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	parameter		REG_WD					= 32	,	\/\/寄存器位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	parameter		LONG_REG_WD				= 64		\/\/长寄存器位宽$/;"	c
i_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	input								i_wr_en					,	\/\/写使能，clk_sample时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	input								i_rd_en					,	\/\/读使能，clk_sample时钟域$/;"	p
i_cmd_is_rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	input								i_cmd_is_rd				,	\/\/读命令来了，clk_sample时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	input	[SPI_ADDR_LENGTH-1:0]		iv_addr					,	\/\/读写地址，clk_sample时钟域$/;"	p
iv_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	input	[SHORT_REG_WD-1:0]			iv_wr_data				,	\/\/写数据，clk_sample时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	input								clk_osc_bufg			,	\/\/osc bufg 时钟，40MHz$/;"	p
o_osc_bufg_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	output								o_osc_bufg_sel			,	\/\/osc bufg 时钟域被选择$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	output	[SHORT_REG_WD-1:0]			ov_osc_bufg_rd_data		,	\/\/读数据$/;"	p
o_reset_sensor	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	output								o_reset_sensor		,	\/\/clk_osc_bufg时钟域，复位Sensor寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	output								o_sensor_init_done	,	\/\/clk_osc_bufg时钟域，sensor寄存器初始化完成$/;"	p
o_timestamp_load	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	output								o_timestamp_load	,	\/\/clk_osc_bufg时钟域，时间戳加载信号，自清零$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	input	[LONG_REG_WD-1:0]			iv_timestamp		,	\/\/clk_osc_bufg时钟域，时间戳$/;"	p
iv_dna_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	input	[LONG_REG_WD-1:0]			iv_dna_reg			,	\/\/clk_osc_bufg时钟域，dna数据$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	output	[LONG_REG_WD-1:0]			ov_encrypt_reg		,	\/\/clk_osc_bufg时钟域，固件设置的加密值$/;"	p
i_encrypt_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	input								i_encrypt_state			\/\/clk_dna时钟域，加密状态$/;"	p
wr_en_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	reg		[2:0]						wr_en_shift		= 3'b0;$/;"	r
wr_en_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	wire								wr_en_rise		;$/;"	n
data_out_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	reg		[SHORT_REG_WD:0]			data_out_reg	= {(SHORT_REG_WD+1){1'b0}};$/;"	r
param_cfg_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	reg									param_cfg_done	= 1'b0;$/;"	r
reset_sensor	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	reg									reset_sensor	= 1'b0;$/;"	r
sensor_init_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	reg									sensor_init_done	= 1'b0;$/;"	r
timestamp_load	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	reg									timestamp_load	= 1'b0;$/;"	r
encrypt_reg1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			encrypt_reg1		= {SHORT_REG_WD{1'b0}};$/;"	r
encrypt_reg1_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			encrypt_reg1_group	= {SHORT_REG_WD{1'b0}};$/;"	r
encrypt_reg2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			encrypt_reg2		= {SHORT_REG_WD{1'b0}};$/;"	r
encrypt_reg2_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			encrypt_reg2_group	= {SHORT_REG_WD{1'b0}};$/;"	r
encrypt_reg3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			encrypt_reg3		= {SHORT_REG_WD{1'b0}};$/;"	r
encrypt_reg3_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			encrypt_reg3_group	= {SHORT_REG_WD{1'b0}};$/;"	r
encrypt_reg4	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			encrypt_reg4		= {SHORT_REG_WD{1'b0}};$/;"	r
encrypt_reg4_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\osc_bufg_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			encrypt_reg4_group	= {SHORT_REG_WD{1'b0}};$/;"	r
pix_reg_list	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^module pix_reg_list # ($/;"	m
SPI_ADDR_LENGTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	parameter		SPI_ADDR_LENGTH			= 16	,	\/\/spi 地址的长度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	parameter		WB_OFFSET_WIDTH			= 12	,	\/\/白平衡模块偏移位置寄存器宽度$/;"	c
WB_GAIN_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	parameter		WB_GAIN_WIDTH			= 11	,	\/\/白平衡模块增益寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	parameter		WB_STATIS_WIDTH			= 31	,	\/\/白平衡模块统计值宽度$/;"	c
GREY_OFFSET_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	parameter		GREY_OFFSET_WIDTH		= 12	,	\/\/灰度统计模块偏移位置寄存器$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	parameter		GREY_STATIS_WIDTH		= 48	,	\/\/灰度统计模块统计值宽度$/;"	c
TRIG_FILTER_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	parameter		TRIG_FILTER_WIDTH		= 19	,	\/\/触发信号滤波模块寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	parameter		TRIG_DELAY_WIDTH		= 28	,	\/\/触发信号延时模块寄存器宽度$/;"	c
LED_CTRL_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	parameter		LED_CTRL_WIDTH			= 5     ,	\/\/LED CTRL 寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	parameter		SHORT_REG_WD			= 16	,	\/\/短寄存器位宽$/;"	c
REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	parameter		REG_WD					= 32	,	\/\/寄存器位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	parameter		LONG_REG_WD				= 64	,	\/\/长寄存器位宽$/;"	c
REG_INIT_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	parameter		REG_INIT_VALUE			= "TRUE"	\/\/寄存器是否有初始值$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input								i_rd_en				,	\/\/读使能，clk_sample时钟域$/;"	c
i_cmd_is_rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input								i_cmd_is_rd			,	\/\/读命令来了，clk_sample时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input	[SPI_ADDR_LENGTH-1:0]		iv_addr				,	\/\/读写地址，clk_sample时钟域$/;"	p
iv_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input	[SHORT_REG_WD-1:0]			iv_wr_data			,	\/\/写数据，clk_sample时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input								clk_pix				,	\/\/像素时钟$/;"	p
o_pix_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_pix_sel			,	\/\/像素时钟域被选择$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[SHORT_REG_WD-1:0]			ov_pix_rd_data		,	\/\/读数据$/;"	p
i_sensor_reset_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input								i_sensor_reset_done			,	\/\/clk_osc_bufg时钟域，Sensor复位完成寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	reg	[ 3:0]					ov_i2c_ram_addr		,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	reg	[15:0]					ov_i2c_cmd_addr		,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	reg	[15:0]					ov_i2c_cmd_data		,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	reg							o_i2c_ram_wren		,$/;"	p
o_i2c_ena	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_i2c_ena			,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input								i_state_idle		,$/;"	p
i_ddr_init_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input								i_ddr_init_done				,	\/\/frame_buffer模块输出，mcb_drp_clk时钟域，MCB输出的初始化完整信号。$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input								i_ddr_error					,	\/\/frame_buffer模块输出，时钟域未知，与MCB硬核相关，DDR错误信号$/;"	p
i_deser_pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input								i_deser_pll_lock			,	\/\/解串模块pll_lock$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input								i_bitslip_done				,	\/\/解串模块并行时钟时钟域，1表示边界已经对齐,固件检测到该信号为1之后才能开始图像采集$/;"	p
o_stream_enable_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_stream_enable_pix			,	\/\/clk_pix时钟域，流使能信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_acquisition_start_pix		,	\/\/clk_pix时钟域，停开采信号$/;"	p
i_trigger	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input								i_trigger					,	\/\/clk_gpif时钟域，触发信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_trigger_mode			,	\/\/clk_pix时钟域，触发模式寄存器$/;"	p
ov_trigger_source	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[3:0]						ov_trigger_source		,	\/\/clk_pix时钟域，触发源寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_trigger_soft			,	\/\/clk_pix时钟域，软触发寄存器$/;"	p
o_trigger_active	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_trigger_active		,	\/\/clk_pix时钟域，触发有效沿寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[TRIG_FILTER_WIDTH-1:0]		ov_trigger_filter_rise	,	\/\/clk_pix时钟域，上升沿触发滤波寄存器$/;"	p
ov_trigger_filter_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[TRIG_FILTER_WIDTH-1:0]		ov_trigger_filter_fall	,	\/\/clk_pix时钟域，下降沿触发滤波寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[TRIG_DELAY_WIDTH-1:0]		ov_trigger_delay		,	\/\/clk_pix时钟域，触发延迟寄存器$/;"	p
ov_useroutput_level	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[2:0]						ov_useroutput_level		,	\/\/clk_pix时钟域，用户自定义输出寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_line2_mode			,	\/\/clk_pix时钟域，line2输入输出模式寄存器$/;"	p
o_line3_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_line3_mode			,	\/\/clk_pix时钟域，line3输入输出模式寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_line0_invert			,	\/\/clk_pix时钟域，line0极性寄存器$/;"	p
o_line1_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_line1_invert			,	\/\/clk_pix时钟域，line1极性寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_line2_invert			,	\/\/clk_pix时钟域，line2极性寄存器$/;"	p
o_line3_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_line3_invert			,	\/\/clk_pix时钟域，line3极性寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[2:0]						ov_line_source1			,	\/\/clk_pix时钟域，line1的输出源选择寄存器$/;"	p
ov_line_source2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[2:0]						ov_line_source2			,	\/\/clk_pix时钟域，line2的输出源选择寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[2:0]						ov_line_source3			,	\/\/clk_pix时钟域，line3的输出源选择寄存器$/;"	p
iv_line_status	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input	[3:0]						iv_line_status			,	\/\/clk_pix时钟域，line状态寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[LED_CTRL_WIDTH-1:0]		ov_led_ctrl				,	\/\/clk_pix时钟域，双色灯控制寄存器$/;"	p
o_bitslip_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_bitslip_en			,	\/\/clk_pix时钟域，bitslip使能输入$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[REG_WD-1:0]				ov_pixel_format			,	\/\/clk_pix时钟域，像素格式寄存器$/;"	p
i_full_frame_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input								i_full_frame_state		,	\/\/clk_pix时钟域，完整帧状态信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_pulse_filter_en		,	\/\/clk_pix时钟域，坏点校正寄存器$/;"	p
ov_test_image_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[2:0]						ov_test_image_sel		,	\/\/clk_pix时钟域，测试图选择寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[3:0]						ov_interrupt_en			,	\/\/clk_pix时钟域，中断使能寄存器$/;"	p
iv_interrupt_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input	[3:0]						iv_interrupt_state		,	\/\/clk_pix时钟域，中断状态寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[3:0]						ov_interrupt_clear		,	\/\/clk_pix时钟域，中断清除寄存器，自清零$/;"	p
ov_wb_offset_x_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[WB_OFFSET_WIDTH-1:0]		ov_wb_offset_x_start	,	\/\/clk_pix时钟域，白平衡横坐标寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[WB_OFFSET_WIDTH-1:0]		ov_wb_offset_width		,	\/\/clk_pix时钟域，白平衡宽度寄存器$/;"	p
ov_wb_offset_y_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[WB_OFFSET_WIDTH-1:0]		ov_wb_offset_y_start	,	\/\/clk_pix时钟域，白平衡纵坐标寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[WB_OFFSET_WIDTH-1:0]		ov_wb_offset_height		,	\/\/clk_pix时钟域，白平衡高度寄存器$/;"	p
ov_wb_gain_r	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[WB_GAIN_WIDTH-1:0]			ov_wb_gain_r			,	\/\/clk_pix时钟域，白平衡红分量增益寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[WB_GAIN_WIDTH-1:0]			ov_wb_gain_g			,	\/\/clk_pix时钟域，白平衡绿分量增益寄存器$/;"	p
ov_wb_gain_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[WB_GAIN_WIDTH-1:0]			ov_wb_gain_b			,	\/\/clk_pix时钟域，白平衡蓝分量增益寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input	[WB_STATIS_WIDTH-1:0]		iv_wb_statis_r			,	\/\/clk_pix时钟域，白平衡红分量灰度值统计寄存器$/;"	p
iv_wb_statis_g	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input	[WB_STATIS_WIDTH-1:0]		iv_wb_statis_g			,	\/\/clk_pix时钟域，白平衡绿分量灰度值统计寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input	[WB_STATIS_WIDTH-1:0]		iv_wb_statis_b			,	\/\/clk_pix时钟域，白平衡蓝分量灰度值统计寄存器$/;"	p
iv_wb_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input	[WB_OFFSET_WIDTH-1:0]		iv_wb_offset_width		,	\/\/clk_pix时钟域，白平衡宽度寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input	[WB_OFFSET_WIDTH-1:0]		iv_wb_offset_height		,	\/\/clk_pix时钟域，白平衡高度寄存器$/;"	p
ov_grey_offset_x_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[GREY_OFFSET_WIDTH-1:0]		ov_grey_offset_x_start	,	\/\/clk_pix时钟域，灰度值统计区域横坐标寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[GREY_OFFSET_WIDTH-1:0]		ov_grey_offset_width	,	\/\/clk_pix时钟域，灰度值统计区域宽度寄存器$/;"	p
ov_grey_offset_y_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[GREY_OFFSET_WIDTH-1:0]		ov_grey_offset_y_start	,	\/\/clk_pix时钟域，灰度值统计区域纵坐标寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[GREY_OFFSET_WIDTH-1:0]		ov_grey_offset_height	,	\/\/clk_pix时钟域，灰度值统计区域高度寄存器$/;"	p
iv_grey_statis_sum	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input	[GREY_STATIS_WIDTH-1:0]		iv_grey_statis_sum		,	\/\/clk_pix时钟域，的灰度值统计寄存器，与灰度统计值区域同属一帧$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input	[GREY_OFFSET_WIDTH-1:0]		iv_grey_offset_width	,	\/\/clk_pix时钟域，灰度值统计区域宽度寄存器，与灰度统计值同属一帧$/;"	p
iv_grey_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input	[GREY_OFFSET_WIDTH-1:0]		iv_grey_offset_height	,	\/\/clk_pix时钟域，灰度值统计区域高度寄存器，与灰度统计值同属一帧$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[REG_WD-1:0]				ov_trigger_interval		,	\/\/clk_pix时钟域，触发间隔，单位us$/;"	p
iv_fval_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	input	[3:0]						iv_fval_state			,	\/\/fval 状态$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_chunk_mode_active		,	\/\/clk_pix时钟域，chunk开关寄存器$/;"	p
o_chunkid_en_ts	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_chunkid_en_ts			,	\/\/clk_pix时钟域，时间戳开关寄存器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output								o_chunkid_en_fid		,	\/\/clk_pix时钟域，frame id开关寄存器$/;"	p
ov_chunk_size_img	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[REG_WD-1:0]				ov_chunk_size_img		,	\/\/clk_pix时钟域，chunk image大小$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[REG_WD-1:0]				ov_payload_size_pix		,	\/\/clk_pix时钟域，数据的大小但不包含头包尾包，协议要求64bit，我们只是用32bit即可，高32bit补0$/;"	p
ov_roi_offset_x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[SHORT_REG_WD-1:0]			ov_roi_offset_x			,	\/\/clk_pix时钟域，头包中的水平偏移$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[SHORT_REG_WD-1:0]			ov_roi_offset_y			,	\/\/clk_pix时钟域，头包中的垂直偏移$/;"	p
ov_roi_pic_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[SHORT_REG_WD-1:0]			ov_roi_pic_width		,	\/\/clk_pix时钟域，头包中的窗口宽度$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	output	[SHORT_REG_WD-1:0]			ov_roi_pic_height			\/\/clk_pix时钟域，头包中的窗口高度$/;"	p
wr_en_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[2:0]									wr_en_shift			= 3'b0;$/;"	r
wr_en_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	wire											wr_en_rise			;$/;"	n
data_out_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD:0]						data_out_reg		= {(SHORT_REG_WD+1){1'b0}};$/;"	r
test_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]						test_reg	= 16'h55aa;$/;"	r
param_cfg_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg												param_cfg_done			= 1'b0;$/;"	r
stream_enable_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg												stream_enable_pix		= INIT_VALUE_SE;$/;"	r
acquisition_start_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg												acquisition_start_pix	= INIT_VALUE_ACQ;$/;"	r
i2c_ena	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg												i2c_ena					= 1'b0	;\/\/1-FPGA访问sensor，0-3014访问sensor$/;"	r
i2c_ena_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg												i2c_ena_lock			= 1'b0	;\/\/i2c_ena锁存值$/;"	r
trigger_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg												trigger_mode			= 1'b0		;	\/\/默认触发模式关闭$/;"	r
trigger_source	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[3:0]									trigger_source			= 4'b0001	;	\/\/默认选择软触发$/;"	r
trigger_soft	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg												trigger_soft			= 1'b0		;$/;"	r
trigger_active	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg												trigger_active			= 1'b1		;	\/\/0-下降沿有效，1上升沿有效，默认上升沿有效$/;"	r
trigger_filter_rise_h	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[TRIG_FILTER_WIDTH-SHORT_REG_WD-1:0]	trigger_filter_rise_h		= {(TRIG_FILTER_WIDTH-SHORT_REG_WD){1'b0}};$/;"	r
trigger_filter_rise_h_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[TRIG_FILTER_WIDTH-SHORT_REG_WD-1:0]	trigger_filter_rise_h_group	= {(TRIG_FILTER_WIDTH-SHORT_REG_WD){1'b0}};$/;"	r
trigger_filter_rise_l	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]						trigger_filter_rise_l		= {SHORT_REG_WD{1'b0}};$/;"	r
trigger_filter_rise_l_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]						trigger_filter_rise_l_group	= {SHORT_REG_WD{1'b0}};$/;"	r
trigger_filter_fall_h	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[TRIG_FILTER_WIDTH-SHORT_REG_WD-1:0]	trigger_filter_fall_h		= {(TRIG_FILTER_WIDTH-SHORT_REG_WD){1'b0}};$/;"	r
trigger_filter_fall_h_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[TRIG_FILTER_WIDTH-SHORT_REG_WD-1:0]	trigger_filter_fall_h_group	= {(TRIG_FILTER_WIDTH-SHORT_REG_WD){1'b0}};$/;"	r
trigger_filter_fall_l	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]						trigger_filter_fall_l		= {SHORT_REG_WD{1'b0}};$/;"	r
trigger_filter_fall_l_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]						trigger_filter_fall_l_group	= {SHORT_REG_WD{1'b0}};$/;"	r
trigger_delay_h	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[TRIG_DELAY_WIDTH-SHORT_REG_WD-1:0]		trigger_delay_h			= {(TRIG_DELAY_WIDTH-SHORT_REG_WD){1'b0}};$/;"	r
trigger_delay_h_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[TRIG_DELAY_WIDTH-SHORT_REG_WD-1:0]		trigger_delay_h_group	= {(TRIG_DELAY_WIDTH-SHORT_REG_WD){1'b0}};$/;"	r
trigger_delay_l	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]						trigger_delay_l			= {SHORT_REG_WD{1'b0}};$/;"	r
trigger_delay_l_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]						trigger_delay_l_group	= {SHORT_REG_WD{1'b0}};$/;"	r
useroutput_level	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[2:0]									useroutput_level		= 3'b0;$/;"	r
physic_line0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[4:0]						physic_line0			= 5'b00000	;	\/\/line0 - bit0 只读，默认为0，意思是输入.bit4-2只读，默认为0.$/;"	r
physic_line1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[4:0]						physic_line1			= 5'b01001	;	\/\/line1 - bit0 只读，默认为1，意思是输出$/;"	r
physic_line2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[4:0]						physic_line2			= 5'b01000	;$/;"	r
physic_line3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[4:0]						physic_line3			= 5'b01000	;$/;"	r
led_ctrl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[LED_CTRL_WIDTH-1:0]		led_ctrl				= {LED_CTRL_WIDTH{1'b0}};$/;"	r
pixel_format_h	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			pixel_format_h			= 16'h0108;$/;"	r
pixel_format_h_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			pixel_format_h_group	= 16'h0108;$/;"	r
pixel_format_l	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			pixel_format_l			= 16'h0001;$/;"	r
pixel_format_l_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			pixel_format_l_group	= 16'h0001;$/;"	r
pulse_filter_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									pulse_filter_en			= 1'b1;$/;"	r
test_image_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[2:0]						test_image_sel			= 3'b0;$/;"	r
bitslip_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									bitslip_en				= 1'b1;		\/\/xxxxxxxxxxxxxx$/;"	r
interrupt_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[3:0]						interrupt_en			= 4'b0000;	\/\/初始化时不使能解串PLL中断$/;"	r
interrupt_clear	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[3:0]						interrupt_clear			= 4'b0;$/;"	r
wb_offset_x_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[WB_OFFSET_WIDTH-1:0]		wb_offset_x_start		= {WB_OFFSET_WIDTH{1'b0}};$/;"	r
wb_offset_width_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[WB_OFFSET_WIDTH-1:0]		wb_offset_width_reg		= {WB_OFFSET_WIDTH{1'b0}};	\/\/与parameter 参数名一样，因此加上后缀 _reg$/;"	r
wb_offset_y_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[WB_OFFSET_WIDTH-1:0]		wb_offset_y_start		= {WB_OFFSET_WIDTH{1'b0}};$/;"	r
wb_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[WB_OFFSET_WIDTH-1:0]		wb_offset_height		= {WB_OFFSET_WIDTH{1'b0}};$/;"	r
wb_gain_r	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[WB_GAIN_WIDTH-1:0]			wb_gain_r				= 'h100;$/;"	r
wb_gain_g	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[WB_GAIN_WIDTH-1:0]			wb_gain_g				= 'h100;$/;"	r
wb_gain_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[WB_GAIN_WIDTH-1:0]			wb_gain_b				= 'h100;$/;"	r
grey_offset_x_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[GREY_OFFSET_WIDTH-1:0]		grey_offset_x_start		= {GREY_OFFSET_WIDTH{1'b0}};$/;"	r
grey_offset_width_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[GREY_OFFSET_WIDTH-1:0]		grey_offset_width_reg	= {GREY_OFFSET_WIDTH{1'b0}};	\/\/与parameter 参数名一样，因此加上后缀 _reg$/;"	r
grey_offset_y_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[GREY_OFFSET_WIDTH-1:0]		grey_offset_y_start		= {GREY_OFFSET_WIDTH{1'b0}};$/;"	r
grey_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[GREY_OFFSET_WIDTH-1:0]		grey_offset_height		= {GREY_OFFSET_WIDTH{1'b0}};$/;"	r
trigger_interval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[REG_WD-1:0]				trigger_interval		= 32'd200_000;$/;"	r
chunk_mode_active	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									chunk_mode_active		= 1'b0	;$/;"	r
chunkid_en_img	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									chunkid_en_img			= 1'b1	;	\/\/该寄存器只读，恒为1$/;"	r
chunkid_en_fid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									chunkid_en_fid			= 1'b0	;$/;"	r
chunkid_en_ts	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									chunkid_en_ts			= 1'b0	;$/;"	r
chunk_size_img1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			chunk_size_img1			= {SHORT_REG_WD{1'b0}};$/;"	r
chunk_size_img1_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			chunk_size_img1_group	= {SHORT_REG_WD{1'b0}};$/;"	r
chunk_size_img2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			chunk_size_img2			= {SHORT_REG_WD{1'b0}};$/;"	r
chunk_size_img2_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			chunk_size_img2_group	= {SHORT_REG_WD{1'b0}};$/;"	r
payload_size_3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			payload_size_3			= INIT_VALUE_PAYLOAD_SIZE_3;$/;"	r
payload_size_3_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			payload_size_3_group	= INIT_VALUE_PAYLOAD_SIZE_3;$/;"	r
payload_size_4	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			payload_size_4			= INIT_VALUE_PAYLOAD_SIZE_4;$/;"	r
payload_size_4_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			payload_size_4_group	= INIT_VALUE_PAYLOAD_SIZE_4;$/;"	r
trigger_interval1_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			trigger_interval1_group	= {SHORT_REG_WD{1'b0}};$/;"	r
trigger_interval2_group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			trigger_interval2_group	= {SHORT_REG_WD{1'b0}};$/;"	r
roi_offset_x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			roi_offset_x			= {SHORT_REG_WD{1'b0}};$/;"	r
roi_offset_y	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			roi_offset_y			= {SHORT_REG_WD{1'b0}};$/;"	r
roi_pic_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			roi_pic_width			= INIT_VALUE_ROI_PIC_WIDTH;$/;"	r
roi_pic_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			roi_pic_height			= INIT_VALUE_ROI_PIC_HEIGHT;$/;"	r
sensor_reset_done_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									sensor_reset_done_dly0	= 1'b0;$/;"	r
sensor_reset_done_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									sensor_reset_done_dly1	= 1'b0;$/;"	r
ddr_error_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									ddr_error_dly0			= 1'b0;$/;"	r
ddr_error_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									ddr_error_dly1			= 1'b0;$/;"	r
ddr_init_done_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									ddr_init_done_dly0		= 1'b0;$/;"	r
ddr_init_done_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									ddr_init_done_dly1		= 1'b0;$/;"	r
fval_state_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[3:0]						fval_state_dly0			= 4'b0;$/;"	r
fval_state_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[3:0]						fval_state_dly1			= 4'b0;$/;"	r
deser_pll_lock_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									deser_pll_lock_dly0		= 1'b0;$/;"	r
deser_pll_lock_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									deser_pll_lock_dly1		= 1'b0;$/;"	r
bitslip_done_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									bitslip_done_dly0		= 1'b0;$/;"	r
bitslip_done_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg									bitslip_done_dly1		= 1'b0;$/;"	r
cmd_is_rd_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[2:0]						cmd_is_rd_shift	= 3'b000;$/;"	r
cmd_is_rd_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	wire								cmd_is_rd_rise	;$/;"	n
line_status_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[3:0]						line_status_latch			= 4'b0;$/;"	r
wb_offset_width_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[WB_OFFSET_WIDTH-1:0]		wb_offset_width_latch		= {WB_OFFSET_WIDTH{1'b0}};$/;"	r
wb_offset_height_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[WB_OFFSET_WIDTH-1:0]		wb_offset_height_latch		= {WB_OFFSET_WIDTH{1'b0}};$/;"	r
grey_offset_width_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[GREY_OFFSET_WIDTH-1:0]		grey_offset_width_latch		= {GREY_OFFSET_WIDTH{1'b0}};$/;"	r
grey_offset_height_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[GREY_OFFSET_WIDTH-1:0]		grey_offset_height_latch	= {GREY_OFFSET_WIDTH{1'b0}};$/;"	r
state_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[SHORT_REG_WD-1:0]			state_latch					= {SHORT_REG_WD{1'b0}};$/;"	r
interrupt_state_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[3:0]						interrupt_state_latch		= 4'b0;$/;"	r
wb_statis_r_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[WB_STATIS_WIDTH-1:0]		wb_statis_r_latch			= {WB_STATIS_WIDTH{1'b0}};$/;"	r
wb_statis_g_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[WB_STATIS_WIDTH-1:0]		wb_statis_g_latch			= {WB_STATIS_WIDTH{1'b0}};$/;"	r
wb_statis_b_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[WB_STATIS_WIDTH-1:0]		wb_statis_b_latch			= {WB_STATIS_WIDTH{1'b0}};$/;"	r
grey_statis_sum_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[GREY_STATIS_WIDTH-1:0]		grey_statis_sum_latch		= {GREY_STATIS_WIDTH{1'b0}};$/;"	r
fval_state_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg		[3:0]		fval_state_latch		= 4'b0;$/;"	r
i2c_ram_wren	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg	i2c_ram_wren;$/;"	r
i2c_ram_wren_ena	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\pix_reg_list.v	/^	reg	i2c_ram_wren_ena;$/;"	r
spi_slave	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^module spi_slave # ($/;"	m
SPI_CMD_LENGTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	parameter			SPI_CMD_LENGTH		= 8			,	\/\/spi 命令的长度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	parameter			SPI_CMD_WR			= 8'h80		,	\/\/spi 写命令$/;"	c
SPI_CMD_RD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	parameter			SPI_CMD_RD			= 8'h81		,	\/\/spi 读命令$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	parameter			SPI_ADDR_LENGTH		= 16		,	\/\/spi 地址的长度$/;"	c
SPI_DATA_LENGTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	parameter			SPI_DATA_LENGTH		= 16			\/\/spi 数据的长度$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	input							i_spi_clk			,	\/\/spi时钟，上升沿采样， 时钟的高电平宽度至少是 主时钟周期 的3倍$/;"	c
i_spi_cs_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	input							i_spi_cs_n			,	\/\/spi片选，低有效$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	input							i_spi_mosi			,	\/\/spi输入数据$/;"	p
o_spi_miso_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	output							o_spi_miso_data		,	\/\/spi输出数据$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	output							o_spi_miso_data_en	,	\/\/spi miso有效信号，0-spi――mosi 三态 1-输出数据$/;"	p
o_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	output							o_wr_en				,	\/\/写使能$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	output							o_rd_en				,	\/\/读使能$/;"	p
o_cmd_is_rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	output							o_cmd_is_rd			,	\/\/读命令到来$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	output	[SPI_ADDR_LENGTH-1:0]	ov_addr				,	\/\/读写地址，共用$/;"	p
ov_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	output	[SPI_DATA_LENGTH-1:0]	ov_wr_data			,	\/\/写数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	input							i_pix_sel			,	\/\/pix时钟域被选择$/;"	p
iv_pix_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	input	[SPI_DATA_LENGTH-1:0]	iv_pix_rd_data		,	\/\/pix时钟域的读数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	input							i_frame_buf_sel		,	\/\/frame buf时钟域被选择$/;"	p
iv_frame_buf_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	input	[SPI_DATA_LENGTH-1:0]	iv_frame_buf_rd_data,	\/\/frame buf时钟域的读数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	input							i_gpif_sel			,	\/\/gpif时钟域被选择$/;"	p
iv_gpif_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	input	[SPI_DATA_LENGTH-1:0]	iv_gpif_rd_data		,	\/\/gpif时钟域的读数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	input							i_osc_bufg_sel		,	\/\/40MHz时钟域被选择$/;"	p
iv_osc_bufg_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	input	[SPI_DATA_LENGTH-1:0]	iv_osc_bufg_rd_data	,	\/\/40MHz时钟域的读数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	input							i_fix_sel			,	\/\/固定电平被选择$/;"	p
iv_fix_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	input	[SPI_DATA_LENGTH-1:0]	iv_fix_rd_data			\/\/固定电平的读数据$/;"	p
spi_cs_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	reg		[1:0]							spi_cs_shift		= 2'b00;$/;"	r
spi_clk_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	reg		[2:0]							spi_clk_shift		= 3'b000;$/;"	r
spi_clk_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	wire									spi_clk_rise		;$/;"	n
spi_clk_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	wire									spi_clk_fall		;$/;"	n
spi_mosi_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	reg		[1:0]							spi_mosi_shift		= 2'b00;$/;"	r
sck_rising_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	reg		[6:0]							sck_rising_cnt		= 7'b0;$/;"	r
spi_data_shifter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	reg		[SPI_SHFITER_LENGTH-1:0]		spi_data_shifter	= {SPI_SHFITER_LENGTH{1'b0}};$/;"	r
cmd_wr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	reg										cmd_wr				= 1'b0;$/;"	r
cmd_rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	reg										cmd_rd				= 1'b0;$/;"	r
addr_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	reg		[SPI_ADDR_LENGTH-1:0]			addr_reg			= {SPI_ADDR_LENGTH{1'b0}};$/;"	r
wr_data_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	reg		[SPI_DATA_LENGTH-1:0]			wr_data_reg			= {SPI_DATA_LENGTH{1'b0}};$/;"	r
wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	reg										wr_en				= 1'b0;$/;"	r
wr_en_extend	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	reg		[5:0]							wr_en_extend		= 6'b0;$/;"	r
rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	reg										rd_en				= 1'b0;$/;"	r
rd_data_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	reg		[SPI_DATA_LENGTH-1:0]			rd_data_reg			= {SPI_DATA_LENGTH{1'b0}};$/;"	r
rd_data_shift_ena	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\spi_slave.v	/^	reg										rd_data_shift_ena	= 1'b0;$/;"	r
timestamp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\timestamp.v	/^module timestamp # ($/;"	m
LONG_REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\timestamp.v	/^	parameter		LONG_REG_WD				= 64		\/\/长寄存器位宽$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\timestamp.v	/^	input							reset				,	\/\/40MHz时钟$/;"	c
i_fval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\timestamp.v	/^	input							i_fval				,	\/\/clk_pix时钟域，场有效，在上下边沿锁存时间戳到ov_timestamp_u3$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\timestamp.v	/^	output	[LONG_REG_WD-1:0]		ov_timestamp_u3		,	\/\/clk_osc_bufg时钟域，时间戳，给u3v format模块$/;"	p
i_timestamp_load	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\timestamp.v	/^	input							i_timestamp_load	,	\/\/clk_osc_bufg时钟域，检测到上升沿，锁存时间戳到ov_timestamp_reg$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\timestamp.v	/^	output	[LONG_REG_WD-1:0]		ov_timestamp_reg		\/\/clk_osc_bufg时钟域，时间戳，给寄存器模块$/;"	p
timestamp_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\timestamp.v	/^	reg		[LONG_REG_WD-1:0]		timestamp_cnt	= {LONG_REG_WD{1'b0}};$/;"	r
timestamp_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\timestamp.v	/^	reg		[LONG_REG_WD-1:0]		timestamp_reg	= {LONG_REG_WD{1'b0}};$/;"	r
timestamp_u3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\timestamp.v	/^	reg		[LONG_REG_WD-1:0]		timestamp_u3	= {LONG_REG_WD{1'b0}};$/;"	r
fval_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\timestamp.v	/^	reg		[2:0]		fval_shift	= 3'b000;$/;"	r
fval_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\timestamp.v	/^	wire				fval_rise		;$/;"	n
fval_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\ctrl_channel\timestamp.v	/^	wire				fval_fall		;$/;"	n
data_align	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^module data_align # ($/;"	m
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	parameter	SENSOR_DAT_WIDTH	= 10	,	\/\/sensor 数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	parameter	CHANNEL_NUM			= 4		,	\/\/sensor 通道数量$/;"	c
REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	parameter	REG_WD				= 32	,	\/\/寄存器位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	parameter	DATA_WD				= 64		\/\/输入输出数据位宽，这里使用同一宽度$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	input										clk				,	\/\/像素时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	input										i_fval			,	\/\/场信号$/;"	p
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	input										i_lval			,	\/\/行信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	input	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	iv_pix_data		,	\/\/图像数据$/;"	p
iv_pixel_format	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	input	[REG_WD-1:0]						iv_pixel_format	,	\/\/像素格式寄存器，0x01080001:Mono8、0x01100003:Mono10、0x01080008:BayerGR8、0x0110000C:BayerGR10$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	output										o_fval			,	\/\/场有效$/;"	p
o_pix_data_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	output										o_pix_data_en	,	\/\/数据有效信号，数据拼接之后的使能信号，相当于时钟的2分频或者4分频$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	output	[DATA_WD-1:0]						ov_pix_data			\/\/图像数据$/;"	p
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	function integer log2 (input integer xx);$/;"	f
x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^		integer x;$/;"	r
format8_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	reg											format8_sel		= 1'b0;$/;"	r
pix_data_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	reg		[DATA_WD-1:0]						pix_data_shift	= {DATA_WD{1'b0}};$/;"	r
pix_data_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	reg		[DATA_WD-1:0]						pix_data_reg	= {DATA_WD{1'b0}};$/;"	r
pix_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	reg		[2:0]								pix_cnt			= 3'b0;$/;"	r
data_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	reg											data_en			= 1'b0;$/;"	r
data_en_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	reg											data_en_dly		= 1'b0;$/;"	r
fval_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	reg											fval_dly0		= 1'b0;$/;"	r
fval_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_align.v	/^	reg											fval_dly1		= 1'b0;$/;"	r
data_channel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^module data_channel # ($/;"	m
PLL_CHECK_CLK_PERIOD_NS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	PLL_CHECK_CLK_PERIOD_NS	= 25				,	\/\/pll检测时钟的周期$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	SER_FIRST_BIT		= "LSB"					,	\/\/"LSB" or "MSB" , first bit to the receiver$/;"	c
END_STYLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	END_STYLE			= "LITTLE"				,	\/\/"LITTLE" or "BIG" , "LITTLE" - {CHANNEL3 CHANNE2 CHANNEL1 CHANNEL0}. "BIG" - {CHANNEL0 CHANNEL1 CHANNEL2 CHANNEL3}.$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	SER_DATA_RATE		= "DDR"					,	\/\/"DDR" or "SDR" 输入的串行时钟采样方式$/;"	c
DESER_CLOCK_ARC	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	DESER_CLOCK_ARC		= "BUFPLL"				,	\/\/"BUFPLL" or "BUFIO2" , deserializer clock achitecture$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	DESER_WIDTH			= 6						,	\/\/每个通道解串宽度 2-8$/;"	c
CLKIN_PERIOD_PS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	CLKIN_PERIOD_PS		= 3030					,	\/\/输入时钟频率，PS为单位。只在BUFPLL方式下有用。$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	DATA_DELAY_TYPE		= "DIFF_PHASE_DETECTOR"	,	\/\/"DEFAULT", "DIFF_PHASE_DETECTOR", "FIXED", "VARIABLE_FROM_HALF_MAX", "VARIABLE_FROM_ZERO"$/;"	c
DATA_DELAY_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	DATA_DELAY_VALUE	= 0						,	\/\/0-255，最大不能超过 1 UI$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	BITSLIP_ENABLE		= "TRUE"				,	\/\/"TRUE" "FALSE" iserdes 字边界对齐功能$/;"	c
PLL_RESET_SIMULATION	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	PLL_RESET_SIMULATION= "FALSE"				,	\/\/解串PLL复位，使能仿真模式，复位时间变短，加速仿真$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	CHANNEL_NUM			= 4						,	\/\/串行数据通道数量$/;"	c
DIFF_TERM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	DIFF_TERM			= "TRUE"				,	\/\/Differential Termination$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	IOSTANDARD			= "LVDS_33"				,	\/\/Specifies the I\/O standard for this buffer$/;"	c
DESER_CLK_FREQ_KHZ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	DESER_CLK_FREQ_KHZ	= 110000				,	\/\/解串PLL恢复时钟的频率$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	BAYER_PATTERN		= "GR"					,	\/\/"GR" "RG" "GB" "BG"$/;"	c
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	SENSOR_DAT_WIDTH	= 12					,	\/\/sensor 数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	TD_OFFSET_WIDTH		= 13					,	\/\/timing_decode偏移位置寄存器位宽$/;"	c
WB_OFFSET_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	WB_OFFSET_WIDTH		= 12					,	\/\/白平衡模块偏移位置寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	WB_GAIN_WIDTH		= 11					,	\/\/白平衡模块增益寄存器宽度$/;"	c
WB_STATIS_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	WB_STATIS_WIDTH		= 29					,	\/\/白平衡模块统计值宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	WB_RATIO			= 8						,	\/\/白平衡调节因子，乘法增益需要右移多少位$/;"	c
GREY_OFFSET_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	GREY_OFFSET_WIDTH	= 12					,	\/\/灰度统计模块偏移位置寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	GREY_STATIS_WIDTH	= 48					,	\/\/灰度统计模块统计值宽度$/;"	c
SHORT_REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	SHORT_REG_WD		= 16					,	\/\/短寄存器位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	REG_WD				= 32					,	\/\/寄存器位宽$/;"	c
DATA_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	DATA_WD				= 64					,	\/\/输出数据位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	PIX_CLK_FREQ_KHZ	= 55000					,	\/\/像素时钟频率，单位KHZ，很多模块用该时钟作为定时器，因此必须写明像素时钟的频率$/;"	c
INT_TIME_INTERVAL_PLL_MS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	INT_TIME_INTERVAL_PLL_MS= 500				,	\/\/解串PLL中断间隔$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	INT_TIME_INTERVAL_MS= 50					,	\/\/中断间隔$/;"	c
TRIGGER_STATUS_INTERVAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	parameter	TRIGGER_STATUS_INTERVAL=1100					\/\/data_mask模块trigger_status=1超时时间$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input							pix_clk_n				,	\/\/输入引脚，Sensor驱动，330MHz，HiSpi差分时钟$/;"	c
iv_pix_data_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input		[CHANNEL_NUM-1:0]	iv_pix_data_p			,	\/\/输入引脚，Sensor驱动，HiSpi差分数据接口$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input		[CHANNEL_NUM-1:0]	iv_pix_data_n			,	\/\/输入引脚，Sensor驱动，HiSpi差分数据接口$/;"	p
clk_pll_check	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input							clk_pll_check			,	\/\/检测pll lock时钟$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output                          o_fval_deser            ,   \/\/解串时钟域，hispi_if输出的场信号$/;"	p
o_lval_deser	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output                          o_lval_deser            ,   \/\/解串时钟域，hispi_if输出的行信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output							o_trigger_mode_data_mask,	\/\/解串时钟域，data_mask输出的trigger_mode信号$/;"	p
o_trigger_status	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output							o_trigger_status		,	\/\/解串时钟域，1-有触发信号且触发帧未输出完毕，0-无触发信号或触发帧输出完毕$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input							clk_pix					,	\/\/本地像素时钟，55Mhz。$/;"	p
reset_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input							reset_pix				,	\/\/本地像素时钟的复位信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output							o_fval					,	\/\/clk_pix时钟域，场有效，数据通道输出的加宽后的场信号。$/;"	p
o_pix_data_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output							o_pix_data_en			,	\/\/clk_pix时钟域，数据有效$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output	[DATA_WD-1:0]			ov_pix_data				,	\/\/clk_pix时钟域，图像数据$/;"	p
i_trigger_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input							i_trigger_start			,	\/\/clk_pix时钟域，55MHz，i2c_top模块开始发送触发命令$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input							i_trigger_mode			,	\/\/clk_pix时钟域，触发模式寄存器$/;"	p
i_bitslip_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input							i_bitslip_en			,	\/\/clk_pix时钟域，bitslip使能输入$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output							o_deser_pll_lock		,	\/\/解串模块pll_lock$/;"	p
o_bitslip_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output							o_bitslip_done			,	\/\/解串模块并行时钟时钟域，1表示边界已经对齐,固件检测到该信号为1之后才能开始图像采集$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input							i_sensor_init_done		,	\/\/clk_osc_bufg时钟域，sensor寄存器初始化完成$/;"	p
i_acquisition_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input							i_acquisition_start		,	\/\/clk_pix时钟域，开采信号，0-停采，1-开采$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input							i_stream_enable			,	\/\/clk_pix时钟域，流使能信号，0-停采，1-开采$/;"	p
o_full_frame_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output							o_full_frame_state		,	\/\/clk_pix时钟域，完整帧状态,该寄存器用来保证停采时输出完整帧,0:停采时，已经传输完一帧数据,1:停采时，还在传输一帧数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input							i_encrypt_state			,	\/\/clk_dna时钟域，加密状态，上电后保持不变，可以作为常数$/;"	p
i_pulse_filter_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input							i_pulse_filter_en		,	\/\/clk_pix时钟域，坏点校正开关,0:不使能坏点校正,1:使能坏点校正$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[SHORT_REG_WD-1:0]		iv_roi_pic_width		,	\/\/行宽度$/;"	p
iv_test_image_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[2:0]					iv_test_image_sel		,	\/\/clk_pix时钟域，测试图选择寄存器,000:真实图,001:测试图像1灰度值帧递增,110:测试图像2静止的斜条纹,010:测试图像3滚动的斜条纹$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[REG_WD-1:0]			iv_pixel_format			,	\/\/clk_pix时钟域，像素格式寄存器$/;"	p
ov_pixel_format	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output	[REG_WD-1:0]			ov_pixel_format			,	\/\/clk_pix时钟域，给后面的二级模块使用，保证前后级模块的数据格式是一样的$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[TD_OFFSET_WIDTH-1:0]	iv_td_offset_x_start	,	\/\/clk_pix时钟域，timing_decode模块起始x$/;"	p
iv_td_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[TD_OFFSET_WIDTH-1:0]	iv_td_offset_width		,	\/\/clk_pix时钟域，timing_decode模块宽度$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[TD_OFFSET_WIDTH-1:0]	iv_td_offset_y_start	,	\/\/clk_pix时钟域，timing_decode模块起始y（暂未用）$/;"	p
iv_td_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[TD_OFFSET_WIDTH-1:0]	iv_td_offset_height		,	\/\/clk_pix时钟域，timing_decode模块高度（暂未用）$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[WB_OFFSET_WIDTH-1:0]	iv_wb_offset_x_start	,	\/\/clk_pix时钟域，白平衡统计区域的x坐标起始点，固件设置的该寄存器值应该是相对于ROI的偏移$/;"	p
iv_wb_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[WB_OFFSET_WIDTH-1:0]	iv_wb_offset_width		,	\/\/clk_pix时钟域，白平衡统计区域的宽度$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[WB_OFFSET_WIDTH-1:0]	iv_wb_offset_y_start	,	\/\/clk_pix时钟域，白平衡统计区域的y坐标起始点，固件设置的该寄存器值应该是相对于ROI的偏移$/;"	p
iv_wb_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[WB_OFFSET_WIDTH-1:0]	iv_wb_offset_height		,	\/\/clk_pix时钟域，白平衡统计区域的高度$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[WB_GAIN_WIDTH-1:0]		iv_wb_gain_r			,	\/\/clk_pix时钟域，白平衡R分量，R分量小数乘以256后的结果，取值范围[0:2047]$/;"	p
iv_wb_gain_g	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[WB_GAIN_WIDTH-1:0]		iv_wb_gain_g			,	\/\/clk_pix时钟域，白平衡G分量，G分量小数乘以256后的结果，取值范围[0:2047]$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[WB_GAIN_WIDTH-1:0]		iv_wb_gain_b			,	\/\/clk_pix时钟域，白平衡B分量，B分量小数乘以256后的结果，取值范围[0:2047]$/;"	p
ov_wb_statis_r	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output	[WB_STATIS_WIDTH-1:0]	ov_wb_statis_r			,	\/\/clk_pix时钟域，如果像素格式为8bit，该值为图像R分量8bit统计值。如果像素格式为大于8bit，该值为图像R分量高8bit统计值。$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output	[WB_STATIS_WIDTH-1:0]	ov_wb_statis_g			,	\/\/clk_pix时钟域，如果像素格式为8bit，该值为图像G分量8bit统计值除以2的结果。如果像素格式为大于8bit，该值为图像G分量高8bit统计值除以2的结果。$/;"	p
ov_wb_statis_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output	[WB_STATIS_WIDTH-1:0]	ov_wb_statis_b			,	\/\/clk_pix时钟域，如果像素格式为8bit，该值为图像B分量8bit统计值。如果像素格式为大于8bit，该值为图像B分量高8bit统计值。$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output	[WB_OFFSET_WIDTH-1:0]	ov_wb_offset_width		,	\/\/clk_pix时钟域，锁存后的统计窗口，白平衡统计区域的宽度$/;"	p
ov_wb_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output	[WB_OFFSET_WIDTH-1:0]	ov_wb_offset_height		,	\/\/clk_pix时钟域，锁存后的统计窗口，白平衡统计区域的高度$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[GREY_OFFSET_WIDTH-1:0]	iv_grey_offset_x_start	,	\/\/clk_pix时钟域，灰度值统计区域的x坐标起始点，固件设置的该寄存器值应该是相对于ROI的偏移$/;"	p
iv_grey_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[GREY_OFFSET_WIDTH-1:0]	iv_grey_offset_width	,	\/\/clk_pix时钟域，灰度值统计区域的宽度$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[GREY_OFFSET_WIDTH-1:0]	iv_grey_offset_y_start	,	\/\/clk_pix时钟域，灰度值统计区域的y坐标起始点，固件设置的该寄存器值应该是相对于ROI的偏移$/;"	p
iv_grey_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[GREY_OFFSET_WIDTH-1:0]	iv_grey_offset_height	,	\/\/clk_pix时钟域，灰度值统计区域的高度$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output	[GREY_STATIS_WIDTH-1:0]	ov_grey_statis_sum		,	\/\/clk_pix时钟域，该寄存器值为图像灰度统计值总和。如果像素格式为8bit，该值为像素8bit统计值。如果像素格式为10bit，该值为像素10bit统计值。$/;"	p
ov_grey_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output	[GREY_OFFSET_WIDTH-1:0]	ov_grey_offset_width	,	\/\/clk_pix时钟域，锁存后的统计窗口，灰度值统计区域的宽度$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output	[GREY_OFFSET_WIDTH-1:0]	ov_grey_offset_height	,	\/\/clk_pix时钟域，锁存后的统计窗口，灰度值统计区域的高度$/;"	p
iv_interrupt_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[3:0]					iv_interrupt_en			,	\/\/clk_pix时钟域，bit0-2a中断使能，bit1-白平衡中断使能，bit3-解串PLL中断使能。高有效$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	input	[3:0]					iv_interrupt_clear		,	\/\/clk_pix时钟域，中断自清零信号，高有效，控制通道自清零，bit0-清2a中断，bit1-清白平衡中断，bit3-清解串PLL中断$/;"	p
ov_interrupt_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output	[3:0]					ov_interrupt_state		,	\/\/clk_pix时钟域，中断状态，与中断使能对应，高有效。bit0-2a中断状态，bit1-白平衡中断状态，bit3-解串PLL多次复位未锁定中断状态$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	output							o_interrupt					\/\/clk_pix时钟域，发到外部的中断信号，中断频率20Hz以下。高有效，宽度最少是100ns$/;"	p
clk_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										clk_recover			;	\/\/恢复时钟$/;"	n
reset_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										reset_recover		;	\/\/恢复时钟的复位信号$/;"	n
wv_data_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire	[DESER_WIDTH*CHANNEL_NUM-1:0]		wv_data_recover		;	\/\/恢复数据，并行$/;"	n
w_interrupt_en_pll	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_interrupt_en_pll	;	\/\/pll_reset输出，中断使能$/;"	n
w_pll_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_pll_reset			;	\/\/解串pll复位信号$/;"	n
w_sync_buf_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_sync_buf_en		;	\/\/sync buffer 使能信号$/;"	n
w_fifo_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_fifo_reset		;	\/\/sync buffer 内部 fifo 复位信号$/;"	n
w_clk_en_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_clk_en_recover	;	\/\/恢复时钟使能信号$/;"	n
w_fval_deser	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_fval_deser		;	\/\/解串输出，场信号$/;"	n
w_lval_deser	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_lval_deser		;	\/\/解串输出，行信号$/;"	n
wv_pix_data_deser	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	wv_pix_data_deser	;	\/\/解串输出，图像数据$/;"	n
w_clk_en_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_clk_en_mask		;	\/\/data_mask，图像数据有效信号$/;"	n
w_fval_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_fval_mask			;	\/\/data_mask输出，场信号$/;"	n
w_lval_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_lval_mask			;	\/\/data_mask输出，行信号$/;"	n
wv_pix_data_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	wv_pix_data_mask	;	\/\/data_mask输出，图像数据$/;"	n
w_fval_sync	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_fval_sync			;	\/\/sync_buffer输出，场信号$/;"	n
w_lval_sync	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_lval_sync			;	\/\/sync_buffer输出，行信号$/;"	n
wv_pix_data_sync	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	wv_pix_data_sync	;	\/\/sync_buffer输出，图像数据$/;"	n
w_fval_ctrl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_fval_ctrl			;	\/\/stream_ctrl输出，场信号$/;"	n
w_lval_ctrl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_lval_ctrl			;	\/\/stream_ctrl输出，行信号$/;"	n
wv_pix_data_ctrl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	wv_pix_data_ctrl	;	\/\/stream_ctrl输出，图像数据$/;"	n
w_fval_pattern	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_fval_pattern		;	\/\/test_image输出，场信号$/;"	n
w_lval_pattern	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_lval_pattern		;	\/\/test_image输出，行信号$/;"	n
wv_pix_data_pattern	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	wv_pix_data_pattern	;	\/\/test_image输出，图像数据$/;"	n
w_fval_wb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_fval_wb			;	\/\/raw_wb输出，场信号$/;"	n
w_lval_wb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_lval_wb			;	\/\/raw_wb输出，行信号$/;"	n
wv_pix_data_wb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	wv_pix_data_wb		;	\/\/raw_wb输出，图像数据$/;"	n
w_interrupt_en_wb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_interrupt_en_wb	;	\/\/raw_wb输出，中断使能$/;"	n
w_fval_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_fval_sel			;	\/\/pixelformat_sel输出，场信号$/;"	n
w_lval_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_lval_sel			;	\/\/pixelformat_sel输出，行信号$/;"	n
wv_pix_data_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	wv_pix_data_sel		;	\/\/pixelformat_sel输出，图像数据$/;"	n
w_fval_grey	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_fval_grey			;	\/\/grey_statistics输出，场信号$/;"	n
w_interrupt_en_grey	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire										w_interrupt_en_grey	;	\/\/grey_statistics输出，中断使能$/;"	n
wv_pixel_format	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire	[REG_WD-1:0]						wv_pixel_format		;	\/\/sync_buffer 输出的像素格式，数据通道的模块都要使用这一个寄存器，以保证所有数据通道模块的生效时机相同$/;"	n
wv_test_image_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_channel.v	/^	wire	[2:0]								wv_test_image_sel	;	\/\/sync_buffer 输出的测试图选择寄存器，数据通道的模块都要使用这一个寄存器，以保证所有数据通道模块的生效时机相同$/;"	n
data_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^module data_mask #($/;"	m
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	parameter					SENSOR_DAT_WIDTH		= 12				,\/\/sensor 数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	parameter					CHANNEL_NUM				= 4					,\/\/串行数据通道数量$/;"	c
DESER_CLK_FREQ_KHZ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	parameter					DESER_CLK_FREQ_KHZ		= 110000			,\/\/解串PLL恢复时钟的频率，110000KHz$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	parameter					TRIGGER_STATUS_INTERVAL	= 1100				 \/\/trigger_status异常时间，110ms					$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	input											clk					,\/\/时钟，解串PLL的输出时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	input											i_interrupt_en_pll	,\/\/40MHz时钟域，解串PLL的中断信号$/;"	p
i_pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	input											i_pll_lock			,\/\/解串时钟域，解串pll锁定信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	input											i_trigger_start		,\/\/clk_pix时钟域，持续大概13个i2c命令周期，表示i2c restart命令开始$/;"	p
i_trigger_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	input											i_trigger_mode		,\/\/clk_pix时钟域，0-连续采集，1-触发采集$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	input											i_acquisition_start	,\/\/clk_pix时钟域，开采信号，0-停采，1-开采$/;"	p
i_stream_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	input											i_stream_enable		,\/\/clk_pix时钟域，流使能信号,0-不使能，1-使能$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	input											i_encrypt_state		,\/\/clk_pix时钟域，数据通路输出，dna 时钟域，加密状态。加密不通过，不输出图像$/;"	p
i_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	input											i_clk_en			,\/\/解串时钟域，输入图像数据有效信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	input											i_fval				,\/\/解串时钟域，输入场信号$/;"	p
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	input											i_lval				,\/\/解串时钟域，输入行信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	input		[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	iv_pix_data			,\/\/解串时钟域，输入图像数据$/;"	p
o_trigger_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	output											o_trigger_mode		,\/\/解串时钟域，输出trigger_mode信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	output											o_trigger_status	,\/\/解串时钟域，1-有触发信号且触发帧未输出完毕，0-无触发信号或触发帧输出完毕$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	output	reg										o_clk_en			,\/\/解串时钟域，输出图像数据有效信号$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	output	reg										o_fval				,\/\/解串时钟域，输出场信号$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	output	reg										o_lval				,\/\/解串时钟域，输出行信号$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	output	reg	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	ov_pix_data			 \/\/解串时钟域，输出图像数据$/;"	p
enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	wire									enable						;\/\/开停采使能信号$/;"	n
counter_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	wire									counter_reset				;\/\/计数器复位信号$/;"	n
counter_q	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	wire[31:0]								counter_q					;\/\/计数器输出$/;"	n
trigger_status_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	wire									trigger_status_reset		;\/\/trigger_status复位信号$/;"	n
interrupt_en_pll_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg	[1:0]								interrupt_en_pll_shift		;$/;"	r
interrupt_en_pll	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	wire									interrupt_en_pll			;$/;"	n
trigger_start_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg	[2:0]								trigger_start_shift			;$/;"	r
trigger_mode_shfit	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg	[6:0]								trigger_mode_shfit			;$/;"	r
trigger_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	wire									trigger_start				;$/;"	n
trigger_mode_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg										trigger_mode_lock			;$/;"	r
trigger_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	wire									trigger_mode				;$/;"	n
clk_en_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg										clk_en_shift				;$/;"	r
fval_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg										fval_shift					;$/;"	r
lval_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg										lval_shift					;$/;"	r
pix_data_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	pix_data_shift				;$/;"	r
fval_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	wire									fval_rise					;$/;"	n
fval_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	wire									fval_fall					;$/;"	n
image_enable_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg										image_enable_shift			;$/;"	r
image_enable_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	wire									image_enable_fall			;$/;"	n
trigger_status	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg										trigger_status				;$/;"	r
image_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg										image_enable				;\/\/图像输出使能，1-输出图像，0-不输出图像$/;"	r
trigger_done_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg	[3:0]								trigger_done_cnt			;$/;"	r
pll_lock_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg	[2:0]								pll_lock_shift				;$/;"	r
pll_lock_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	wire									pll_lock_rise				;$/;"	n
pll_lock_ok	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg										pll_lock_ok					;\/\/restart之后，解串PLL已稳定锁定$/;"	r
acquisition_start_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg[1:0]								acquisition_start_shift		;\/\/开采信号，0-停采，1-开采$/;"	r
stream_enable_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg[1:0]								stream_enable_shift			;\/\/流使能信号$/;"	r
encrypt_state_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg[1:0]								encrypt_state_shift			;\/\/数据通路输出，dna 时钟域，加密状态。加密不通过，不输出图像$/;"	r
pll_lock_ok_con	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\data_mask.v	/^	reg		pll_lock_ok_con;$/;"	r
deserializer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^module deserializer # ($/;"	m
DIFF_TERM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	parameter	DIFF_TERM				= "TRUE"			,	\/\/Differential Termination$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	parameter	IOSTANDARD				= "LVDS_33"			,	\/\/Specifies the I\/O standard for this buffer$/;"	c
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	parameter	SER_FIRST_BIT			= "LSB"				,	\/\/"LSB" or "MSB" , first bit to the receiver$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	parameter	END_STYLE				= "LITTLE"			,	\/\/"LITTLE" or "BIG" , "LITTLE" - {CHANNEL3 CHANNE2 CHANNEL1 CHANNEL0}. "BIG" - {CHANNEL0 CHANNEL1 CHANNEL2 CHANNEL3}.$/;"	c
SER_DATA_RATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	parameter	SER_DATA_RATE			= "DDR"				,	\/\/"DDR" or "SDR" 输入的串行时钟采样方式$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	parameter	DESER_CLOCK_ARC			= "BUFPLL"			,	\/\/"BUFPLL" or "BUFIO2" , deserializer clock achitecture$/;"	c
CHANNEL_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	parameter	CHANNEL_NUM				= 4					,	\/\/差分通道个数$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	parameter	DESER_WIDTH				= 6					,	\/\/每个通道解串宽度 2-8$/;"	c
CLKIN_PERIOD_PS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	parameter	CLKIN_PERIOD_PS			= 3030				,	\/\/输入时钟频率，PS为单位。只在BUFPLL方式下有用。$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	parameter	DATA_DELAY_TYPE			= "DIFF_PHASE_DETECTOR"	,	\/\/"DEFAULT", "DIFF_PHASE_DETECTOR", "FIXED", "VARIABLE_FROM_HALF_MAX", "VARIABLE_FROM_ZERO"$/;"	c
DATA_DELAY_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	parameter	DATA_DELAY_VALUE		= 0					,	\/\/0-255，最大不能超过 1 UI$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	parameter	BITSLIP_ENABLE			= "TRUE"				\/\/"TRUE" "FALSE" iserdes 字边界对齐功能$/;"	c
i_clk_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	input											i_clk_p				,	\/\/差分时钟输入$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	input											i_clk_n				,	\/\/差分时钟输入$/;"	p
iv_data_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	input		[CHANNEL_NUM-1:0]					iv_data_p			,	\/\/差分数据输入$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	input		[CHANNEL_NUM-1:0]					iv_data_n			,	\/\/差分数据输入$/;"	p
reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	input											reset				,	\/\/复位信号，bufpll方式下，复位解串pll；bufio2方式下，复位xxxxxx$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	input		[CHANNEL_NUM-1:0]					iv_bitslip			,	\/\/字节边界对齐命令，每次上升沿移位一次$/;"	p
o_bufpll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	output											o_bufpll_lock		,	\/\/bufpll lock 信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	output											clk_recover			,	\/\/恢复时钟$/;"	p
reset_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	output											reset_recover		,	\/\/恢复时钟域复位信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	output		[DESER_WIDTH*CHANNEL_NUM-1:0]		ov_data_recover			\/\/并行数据输出$/;"	p
clk_io	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	wire				clk_io	;$/;"	n
clk_io_inv	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	wire				clk_io_inv	;$/;"	n
serdesstrobe	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	wire				serdesstrobe	;$/;"	n
bufpll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deserializer.v	/^	wire				bufpll_lock	;$/;"	n
deser_clk_gen_bufio2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^module  deser_clk_gen_bufio2 # ($/;"	m
DIFF_TERM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	parameter	DIFF_TERM				= "TRUE"			,	\/\/Differential Termination$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	parameter	IOSTANDARD				= "LVDS_33"			,	\/\/Specifies the I\/O standard for this buffer$/;"	c
SER_DATA_RATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	parameter	SER_DATA_RATE			= "DDR"				,	\/\/"DDR" or "SDR" 串行数据的采样方式$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	parameter	DESER_WIDTH				= 6						\/\/每个通道解串宽度 2-8$/;"	c
clkin_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	input						clkin_p				,	\/\/串行时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	input                       clkin_n				,   \/\/串行时钟$/;"	p
clk_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	output						clk_recover			,	\/\/恢复出的慢速时钟$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	output						clk_io				,	\/\/高速串行时钟$/;"	p
clk_io_inv	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	output						clk_io_inv			,	\/\/高速串行时钟，反向，DDR的方式会用到$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	output						serdesstrobe			\/\/iserdes使用$/;"	p
clk_p_ibufgds	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	wire				clk_p_ibufgds	;$/;"	n
clk_n_ibufgds	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	wire				clk_n_ibufgds	;$/;"	n
clk_ibufgds	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	wire				clk_ibufgds		;$/;"	n
clk_p_delay	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	wire				clk_p_delay		;$/;"	n
clk_n_delay	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	wire				clk_n_delay		;$/;"	n
clk_delay	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	wire				clk_delay		;$/;"	n
clk_div	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufio2.v	/^	wire				clk_div			;$/;"	n
deser_clk_gen_bufpll	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^module  deser_clk_gen_bufpll # ($/;"	m
DIFF_TERM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	parameter	DIFF_TERM				= "TRUE"			,	\/\/Differential Termination$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	parameter	IOSTANDARD				= "LVDS_33"			,	\/\/Specifies the I\/O standard for this buffer$/;"	c
SER_DATA_RATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	parameter	SER_DATA_RATE			= "DDR"				,	\/\/"DDR" or "SDR" 串行数据的采样方式$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	parameter	DESER_WIDTH				= 6					,	\/\/每个通道解串宽度 2-8$/;"	c
CLKIN_PERIOD_PS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	parameter	CLKIN_PERIOD_PS			= 3030					\/\/输入时钟频率，PS为单位。只在BUFPLL方式下有用。$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	input						clkin_p				,	\/\/串行时钟$/;"	c
clkin_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	input                       clkin_n				,   \/\/串行时钟$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	output						clk_recover			,	\/\/恢复出的慢速时钟$/;"	p
clk_io	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	output						clk_io				,	\/\/高速串行时钟$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	output						serdesstrobe		,	\/\/iserdes使用$/;"	p
bufpll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	output						bufpll_lock				\/\/输出BUFPLL的锁定信号$/;"	p
clk_ibufgds	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	wire		clk_ibufgds		;$/;"	n
clk_delay	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	wire		clk_delay		;$/;"	n
clk_iserdes	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	wire		clk_iserdes		;$/;"	n
feedback	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	wire		feedback		;$/;"	n
clk_bufio2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	wire		clk_bufio2		;$/;"	n
clk_fb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	wire		clk_fb			;$/;"	n
pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	wire		pll_lock		;$/;"	n
pllout_xn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	wire		pllout_xn		;$/;"	n
pllout_x1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_clk_gen_bufpll.v	/^	wire    	pllout_x1 		;	\/\/ pll generated x1 clock$/;"	n
deser_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^module deser_data # ($/;"	m
DIFF_TERM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	parameter	DIFF_TERM				= "TRUE"			,	\/\/Differential Termination$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	parameter	IOSTANDARD				= "LVDS_33"			,	\/\/Specifies the I\/O standard for this buffer$/;"	c
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	parameter	SER_FIRST_BIT			= "LSB"				,	\/\/"LSB" or "MSB" , first bit to the receiver$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	parameter	END_STYLE				= "LITTLE"			,	\/\/"LITTLE" or "BIG" , "LITTLE" - {CHANNEL3 CHANNE2 CHANNEL1 CHANNEL0}. "BIG" - {CHANNEL0 CHANNEL1 CHANNEL2 CHANNEL3}.$/;"	c
SER_DATA_RATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	parameter	SER_DATA_RATE			= "DDR"				,	\/\/"DDR" or "SDR" 输入的串行时钟采样方式$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	parameter	CHANNEL_NUM				= 4					,	\/\/差分通道个数$/;"	c
DESER_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	parameter	DESER_WIDTH				= 6					,	\/\/每个通道解串宽度 2-8$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	parameter	DATA_DELAY_TYPE			= "DIFF_PHASE_DETECTOR"	,	\/\/"DEFAULT", "DIFF_PHASE_DETECTOR", "FIXED", "VARIABLE_FROM_HALF_MAX", "VARIABLE_FROM_ZERO"$/;"	c
DATA_DELAY_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	parameter	DATA_DELAY_VALUE		= 0					,	\/\/0-255，最大不能超过 1 UI$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	parameter	BITSLIP_ENABLE			= "TRUE"				\/\/"TRUE" "FALSE" iserdes 字边界对齐功能$/;"	c
iv_data_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	input		[CHANNEL_NUM-1:0]					iv_data_p			,	\/\/差分数据输入$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	input		[CHANNEL_NUM-1:0]					iv_data_n			,	\/\/差分数据输入$/;"	p
clk_io	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	input											clk_io				,	\/\/高速串行时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	input											clk_io_inv			,	\/\/高速串行时钟，反向$/;"	p
serdesstrobe	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	input											serdesstrobe		,	\/\/iserdes使用$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	input		[CHANNEL_NUM-1:0]					iv_bitslip			,	\/\/字节边界对齐命令，每次上升沿移位一次$/;"	p
clk_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	input											clk_recover			,	\/\/恢复慢速时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	input											reset_recover		,	\/\/恢复慢速时钟复位信号$/;"	p
ov_data_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	output		[CHANNEL_NUM*DESER_WIDTH-1:0]		ov_data_recover			\/\/恢复出的并行数据，属于clk_recover时钟域$/;"	p
data_ibufds	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire	[CHANNEL_NUM-1:0]			data_ibufds		;$/;"	n
data_delay_m	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire	[CHANNEL_NUM-1:0]			data_delay_m	;$/;"	n
data_delay_s	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire	[CHANNEL_NUM-1:0]			data_delay_s	;$/;"	n
icascade	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire 	[CHANNEL_NUM-1:0]			icascade		;$/;"	n
iserdes_q	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire	[7:0]						iserdes_q[CHANNEL_NUM-1:0]	;			\/\/每个通道的位宽是8bit，一共有 CHANNEL_NUM 个通道$/;"	n
data_recover_array	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire	[DESER_WIDTH-1:0]			data_recover_array[CHANNEL_NUM-1:0]	;	\/\/每个通道的位宽是DESER_WIDTH bit，一共有 CHANNEL_NUM 个通道$/;"	n
pd_edge	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire 	[CHANNEL_NUM-1:0]			pd_edge			;$/;"	n
pd_busy	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire 	[CHANNEL_NUM-1:0]			pd_busy			;$/;"	n
pd_data_inc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire 	[CHANNEL_NUM-1:0]			pd_data_inc		;$/;"	n
pd_data_ce	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire 	[CHANNEL_NUM-1:0]			pd_data_ce		;$/;"	n
pd_cal_master	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire 								pd_cal_master	;$/;"	n
pd_cal_slave	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire 								pd_cal_slave	;$/;"	n
pd_cal_rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire 								pd_cal_rst		;$/;"	n
pd_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire 	[CHANNEL_NUM-1:0]			pd_valid		;$/;"	n
pd_inc_dec	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\deser_data.v	/^	wire 	[CHANNEL_NUM-1:0]			pd_inc_dec		;$/;"	n
phase_detector	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^module phase_detector (use_phase_detector, busy, valid, inc_dec, reset, gclk, debug_in, cal_master, cal_slave, rst_out, ce, inc, debug) ;$/;"	m
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^parameter integer D = 16 ;			\/\/ Set the number of inputs$/;"	c
use_phase_detector	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^input			use_phase_detector ;	\/\/ Set generation of phase detector logic$/;"	p
busy	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^input	[D-1:0]		busy ;			\/\/ BUSY inputs from IODELAY2s$/;"	p
valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^input	[D-1:0]		valid ;			\/\/ VALID inputs from ISERDES2s$/;"	p
inc_dec	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^input	[D-1:0]		inc_dec ;		\/\/ INC_DEC inputs from ISERDES2s$/;"	p
reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^input			reset ;			\/\/ Reset line$/;"	p
gclk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^input			gclk ;			\/\/ Global clock$/;"	p
debug_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^input 	[1:0]		debug_in ;		\/\/ Debug Inputs, set to 2'b00 if not required$/;"	p
cal_master	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^output			cal_master ;		\/\/ Output to cal pins on master IODELAY2s$/;"	p
cal_slave	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^output			cal_slave ;		\/\/ Output to cal pins on slave IODELAY2s$/;"	p
rst_out	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^output			rst_out ;		\/\/ Output to rst pins on master & slave IODELAY2s$/;"	p
ce	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^output	[D-1:0]		ce ;  			\/\/ Outputs to ce pins on IODELAY2s$/;"	p
inc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^output	[D-1:0]		inc ;  			\/\/ Outputs to inc pins on IODELAY2s$/;"	p
debug	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^output 	[3*D+5:0] 	debug ;			\/\/ Debug bus, 3D+5 = 3 lines per input pin (from inc, mux and ce) + 6, leave nc if debug not required$/;"	p
state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg	[3:0]		state ;$/;"	r
counter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg	[11:0]		counter ;$/;"	r
cal_data_sint	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg			cal_data_sint ;$/;"	r
busy_data_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg 			busy_data_d ;$/;"	r
enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg			enable ;$/;"	r
cal_data_master	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg			cal_data_master ;$/;"	r
rst_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg			rst_data ;$/;"	r
inc_data_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg 			inc_data_int ;$/;"	r
ce_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg 	[D-1:0]		ce_data ;$/;"	r
valid_data_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg 			valid_data_d ;$/;"	r
incdec_data_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg 			incdec_data_d ;$/;"	r
pdcounter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg	[4:0] 		pdcounter ;$/;"	r
flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg 			flag ;$/;"	r
mux	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg 	[D-1:0]		mux ;$/;"	r
ce_data_inta	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg			ce_data_inta ;$/;"	r
incdec_data_or	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^wire	[D:0]		incdec_data_or ;$/;"	n
incdec_data_im	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^wire	[D-1:0]		incdec_data_im ;$/;"	n
valid_data_or	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^wire	[D:0]		valid_data_or ;$/;"	n
valid_data_im	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^wire	[D-1:0]		valid_data_im ;$/;"	n
busy_data_or	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^wire	[D:0]		busy_data_or ;$/;"	n
all_ce	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^wire	[D-1:0]		all_ce ;$/;"	n
all_inc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^wire	[D-1:0]		all_inc ;$/;"	n
inc_data_int_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\deser\phase_detector.v	/^reg 	[D-1:0]		inc_data_int_d ;$/;"	r
grey_aoi_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^module grey_aoi_sel # ($/;"	m
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	parameter						SENSOR_DAT_WIDTH	= 10	,	\/\/sensor 数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	parameter						CHANNEL_NUM			= 4		,	\/\/sensor 通道数量$/;"	c
GREY_OFFSET_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	parameter						GREY_OFFSET_WIDTH	= 12		\/\/灰度统计模块偏移位置寄存器宽度$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	input											i_fval					,	\/\/场信号$/;"	c
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	input											i_lval					,	\/\/行信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	input	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		iv_pix_data				,	\/\/图像数据$/;"	p
i_interrupt_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	input											i_interrupt_en			,	\/\/2A中断使能，2A指的是自动曝光和自动增益，这两个功能在FPGA中由一个模块实现，因此如果要开启任意一项功能，就必须打开该中断如果不使能该中断，将关闭2A模块，以节省功耗$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	input	[2:0]									iv_test_image_sel		,	\/\/测试图选择寄存器,000:真实图,001:测试图像1灰度值帧递增,110:测试图像2静止的斜条纹,010:测试图像3滚动的斜条纹$/;"	p
iv_grey_offset_x_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	input	[GREY_OFFSET_WIDTH-1:0]					iv_grey_offset_x_start	,	\/\/灰度值统计区域的x坐标起始点，固件设置的该寄存器值应该是相对于ROI的偏移$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	input	[GREY_OFFSET_WIDTH-1:0]					iv_grey_offset_width	,	\/\/灰度值统计区域的宽度$/;"	p
iv_grey_offset_y_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	input	[GREY_OFFSET_WIDTH-1:0]					iv_grey_offset_y_start	,	\/\/灰度值统计区域的y坐标起始点，固件设置的该寄存器值应该是相对于ROI的偏移$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	input	[GREY_OFFSET_WIDTH-1:0]					iv_grey_offset_height	,	\/\/灰度值统计区域的高度$/;"	p
ov_grey_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	output	[GREY_OFFSET_WIDTH-1:0]					ov_grey_offset_width	,	\/\/锁存后的统计窗口，灰度值统计区域的宽度$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	output	[GREY_OFFSET_WIDTH-1:0]					ov_grey_offset_height	,	\/\/锁存后的统计窗口，灰度值统计区域的高度$/;"	p
o_interrupt_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	output											o_interrupt_en			,	\/\/输入中断=0，o_interrupt_en=0。一帧统计有效时，在i_fval下降沿，o_interrupt_en=1$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	input											i_interrupt_pin			,	\/\/中断模块输出的中断信号，1-中断有效。在中断上升沿时，锁存灰度统计值和窗口寄存器到端口$/;"	p
o_fval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	output											o_fval					,	\/\/场有效$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	output											o_lval					,	\/\/行有效$/;"	p
ov_pix_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	output	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		ov_pix_data					\/\/图像数据$/;"	p
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	function integer log2 (input integer xx);$/;"	f
x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^		integer x;$/;"	r
lval_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg												lval_dly0				= 1'b0;$/;"	r
lval_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg												lval_reg				= 1'b0;$/;"	r
lval_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	wire											lval_fall				;$/;"	n
fval_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg												fval_dly0				= 1'b0;$/;"	r
fval_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg												fval_dly1				= 1'b0;$/;"	r
fval_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	wire											fval_rise				;$/;"	n
fval_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	wire											fval_fall				;$/;"	n
int_pin_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg												int_pin_dly				= 1'b0;$/;"	r
int_pin_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	wire											int_pin_rise			;$/;"	n
interrupt_en_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg												interrupt_en_int		= 1'b0;$/;"	r
int_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg												int_reg					= 1'b0;$/;"	r
aoi_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	wire											aoi_enable				;$/;"	n
grey_offset_x_start_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg		[GREY_OFFSET_WIDTH-1:0]					grey_offset_x_start_reg	= {GREY_OFFSET_WIDTH{1'b0}};$/;"	r
grey_offset_width_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg		[GREY_OFFSET_WIDTH-1:0]					grey_offset_width_reg	= {GREY_OFFSET_WIDTH{1'b0}};$/;"	r
grey_offset_y_start_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg		[GREY_OFFSET_WIDTH-1:0]					grey_offset_y_start_reg	= {GREY_OFFSET_WIDTH{1'b0}};$/;"	r
grey_offset_height_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg		[GREY_OFFSET_WIDTH-1:0]					grey_offset_height_reg	= {GREY_OFFSET_WIDTH{1'b0}};$/;"	r
grey_offset_width_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg		[GREY_OFFSET_WIDTH-1:0]					grey_offset_width_latch	= {GREY_OFFSET_WIDTH{1'b0}};$/;"	r
grey_offset_height_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg		[GREY_OFFSET_WIDTH-1:0]					grey_offset_height_latch= {GREY_OFFSET_WIDTH{1'b0}};$/;"	r
line_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg		[GREY_OFFSET_WIDTH-1:0]					line_cnt				= {GREY_OFFSET_WIDTH{1'b0}};$/;"	r
pix_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg		[GREY_OFFSET_WIDTH-1:0]					pix_cnt					= {GREY_OFFSET_WIDTH{1'b0}};$/;"	r
x_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg												x_enable				= 1'b0;$/;"	r
y_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg												y_enable				= 1'b0;$/;"	r
pix_data_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg		[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		pix_data_dly0			= {(SENSOR_DAT_WIDTH*CHANNEL_NUM){1'b0}};$/;"	r
pix_data_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_aoi_sel.v	/^	reg		[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		pix_data_dly1			= {(SENSOR_DAT_WIDTH*CHANNEL_NUM){1'b0}};$/;"	r
grey_statis	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^module grey_statis # ($/;"	m
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	parameter						SENSOR_DAT_WIDTH	= 10	,	\/\/sensor 数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	parameter						CHANNEL_NUM			= 4		,	\/\/sensor 通道数量$/;"	c
GREY_STATIS_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	parameter						GREY_STATIS_WIDTH	= 48	,	\/\/灰度统计模块统计值宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	parameter						REG_WD				= 32		\/\/寄存器位宽$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	input											clk						,	\/\/像素时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	input											i_fval					,	\/\/场信号$/;"	p
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	input											i_lval					,	\/\/行信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	input	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		iv_pix_data				,	\/\/图像数据$/;"	p
i_interrupt_pin	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	input											i_interrupt_pin			,	\/\/中断模块输出的中断信号，1-中断有效。在中断上升沿时，锁存灰度统计值和窗口寄存器到端口$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	output	[GREY_STATIS_WIDTH-1:0]					ov_grey_statis_sum			\/\/该寄存器值为图像灰度统计值总和$/;"	p
fval_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	reg												fval_dly0		= 1'b0;$/;"	r
fval_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	wire											fval_rise		;$/;"	n
int_pin_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	reg												int_pin_dly		= 1'b0;$/;"	r
int_pin_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	wire											int_pin_rise	;$/;"	n
grey_statis	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	reg		[GREY_STATIS_WIDTH-1:0]					grey_statis		= {GREY_STATIS_WIDTH{1'b0}};$/;"	r
grey_statis_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statis.v	/^	reg		[GREY_STATIS_WIDTH-1:0]					grey_statis_reg	= {GREY_STATIS_WIDTH{1'b0}};$/;"	r
grey_statistics	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^module grey_statistics # ($/;"	m
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	parameter						SENSOR_DAT_WIDTH	= 10	,	\/\/sensor 数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	parameter						CHANNEL_NUM			= 4		,	\/\/sensor 通道数量$/;"	c
GREY_OFFSET_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	parameter						GREY_OFFSET_WIDTH	= 12	,	\/\/灰度统计模块偏移位置寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	parameter						GREY_STATIS_WIDTH	= 48	,	\/\/灰度统计模块统计值宽度$/;"	c
REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	parameter						REG_WD				= 32		\/\/寄存器位宽$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	input											i_fval					,	\/\/场信号$/;"	c
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	input											i_lval					,	\/\/行信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	input	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		iv_pix_data				,	\/\/图像数据$/;"	p
i_interrupt_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	input											i_interrupt_en			,	\/\/2A中断使能，2A指的是自动曝光和自动增益，这两个功能在FPGA中由一个模块实现，因此如果要开启任意一项功能，就必须打开该中断如果不使能该中断，将关闭2A模块，以节省功耗$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	input	[2:0]									iv_test_image_sel		,	\/\/测试图选择寄存器,000:真实图,001:测试图像1灰度值帧递增,110:测试图像2静止的斜条纹,010:测试图像3滚动的斜条纹$/;"	p
iv_grey_offset_x_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	input	[GREY_OFFSET_WIDTH-1:0]					iv_grey_offset_x_start	,	\/\/灰度值统计区域的x坐标起始点，固件设置的该寄存器值应该是相对于ROI的偏移$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	input	[GREY_OFFSET_WIDTH-1:0]					iv_grey_offset_width	,	\/\/灰度值统计区域的宽度$/;"	p
iv_grey_offset_y_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	input	[GREY_OFFSET_WIDTH-1:0]					iv_grey_offset_y_start	,	\/\/灰度值统计区域的y坐标起始点，固件设置的该寄存器值应该是相对于ROI的偏移$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	input	[GREY_OFFSET_WIDTH-1:0]					iv_grey_offset_height	,	\/\/灰度值统计区域的高度$/;"	p
ov_grey_statis_sum	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	output	[GREY_STATIS_WIDTH-1:0]					ov_grey_statis_sum		,	\/\/该寄存器值为图像灰度统计值总和。如果像素格式为8bit，该值为像素8bit统计值。如果像素格式为10bit，该值为像素10bit统计值。$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	output	[GREY_OFFSET_WIDTH-1:0]					ov_grey_offset_width	,	\/\/锁存后的统计窗口，灰度值统计区域的宽度$/;"	p
ov_grey_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	output	[GREY_OFFSET_WIDTH-1:0]					ov_grey_offset_height	,	\/\/锁存后的统计窗口，灰度值统计区域的高度$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	output											o_interrupt_en			,	\/\/输入中断=0，o_interrupt_en=0。一帧统计有效时，在i_fval下降沿，o_interrupt_en=1$/;"	p
i_interrupt_pin	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	input											i_interrupt_pin			,	\/\/中断模块输出的中断信号，1-中断有效。在中断上升沿时，锁存灰度统计值和窗口寄存器到端口$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	output											o_fval						\/\/输出场信号，保证在场下降沿之前，统计值已经确定$/;"	p
w_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	wire											w_lval		;$/;"	n
wv_pix_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\grey_statistics\grey_statistics.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		wv_pix_data	;$/;"	n
hispi_if	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^module hispi_if # ($/;"	m
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	parameter		SER_FIRST_BIT			= "LSB"		,	\/\/"LSB" or "MSB" , first bit to the receiver$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	parameter		DESER_WIDTH				= 6			,	\/\/解串因子$/;"	c
CHANNEL_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	parameter		CHANNEL_NUM				= 4			,	\/\/通道数$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	parameter		SENSOR_DAT_WIDTH		= 12		,	\/\/像素数据宽度$/;"	c
TD_OFFSET_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	parameter		TD_OFFSET_WIDTH			= 13		$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	input										reset				,	\/\/复位$/;"	c
iv_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	input	[DESER_WIDTH*CHANNEL_NUM-1:0]		iv_data				,	\/\/输入并行数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	input	[TD_OFFSET_WIDTH-1:0]				iv_td_offset_x_start,	\/\/起始x$/;"	p
iv_td_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	input	[TD_OFFSET_WIDTH-1:0]				iv_td_offset_width	,	\/\/宽度$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	input	[TD_OFFSET_WIDTH-1:0]				iv_td_offset_y_start,	\/\/起始y（暂未用）$/;"	p
iv_td_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	input	[TD_OFFSET_WIDTH-1:0]				iv_td_offset_height	,	\/\/高度（暂未用）$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	output										o_first_frame_detect,	\/\/检测到第一个完整帧$/;"	p
o_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	output										o_clk_en			,	\/\/时钟使能信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	output										o_fval				,	\/\/输出场有效信号$/;"	p
o_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	output										o_lval				,	\/\/输出行有效信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	output	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	ov_pix_data		 		\/\/输出像素数据$/;"	p
w_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	wire												w_clk_en	;$/;"	n
w_sync	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	wire												w_sync		;$/;"	n
wv_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\hispi_if.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]			wv_data		;$/;"	n
timing_decoder	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^module timing_decoder #($/;"	m
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	parameter		SER_FIRST_BIT			= "LSB"				,	\/\/"LSB" or "MSB" , first bit to the receiver$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	parameter		SENSOR_DAT_WIDTH		= 12				,$/;"	c
CHANNEL_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	parameter		CHANNEL_NUM				= 4					,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	parameter		TD_OFFSET_WIDTH			= 13$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	input												clk					,	\/\/时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	input												reset				,	\/\/复位信号$/;"	p
i_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	input												i_clk_en			,	\/\/时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	input												i_sync				,	\/\/输入数据是控制字$/;"	p
iv_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	input	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]			iv_data				,	\/\/通道1输入数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	input	[TD_OFFSET_WIDTH-1:0]						iv_td_offset_x_start,	\/\/起始x$/;"	p
iv_td_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	input	[TD_OFFSET_WIDTH-1:0]						iv_td_offset_width	,	\/\/宽度$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	input	[TD_OFFSET_WIDTH-1:0]						iv_td_offset_y_start,	\/\/起始y（暂未用）$/;"	p
iv_td_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	input	[TD_OFFSET_WIDTH-1:0]						iv_td_offset_height	,	\/\/高度（暂未用）$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	output												o_first_frame_detect,	\/\/检测到第一个完整帧$/;"	p
o_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	output												o_clk_en			,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	output												o_fval				,	\/\/输出场有效信号$/;"	p
o_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	output												o_lval				,	\/\/输出行有效信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	output	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]			ov_pix_data		 		\/\/输出像素数据$/;"	p
wv_data_lane	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	wire	[SENSOR_DAT_WIDTH-1:0]				wv_data_lane[CHANNEL_NUM-1:0]	;	\/\/重新组合的通道1的数据$/;"	n
data_lane0_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg		[SENSOR_DAT_WIDTH*3-1:0]			data_lane0_shift		= 'b0	;	\/\/lan0通道移位寄存器$/;"	r
first_frame_detect	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg											first_frame_detect		= 1'b0	;\/\/第一次检测到帧头标志$/;"	r
lval_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg											lval_reg				= 1'b0	;$/;"	r
fval_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg											fval_reg				= 1'b0	;$/;"	r
clk_en_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg											clk_en_dly				= 1'b0	;$/;"	r
sof_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	wire										sof_flag				;\/\/SOF标志$/;"	n
eol_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	wire										eol_flag				;\/\/EOL标志$/;"	n
sol_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	wire										sol_flag				;\/\/SOL标志$/;"	n
eof_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	wire										eof_flag				;\/\/EOF标志$/;"	n
data_lane_output_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg		[SENSOR_DAT_WIDTH-1:0]				data_lane_output_dly0[CHANNEL_NUM-1:0]	;	\/\/重新组合的通道1的数据$/;"	r
data_lane_output_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg		[SENSOR_DAT_WIDTH-1:0]				data_lane_output_dly1[CHANNEL_NUM-1:0]	;	\/\/重新组合的通道1的数据$/;"	r
data_lane_output_dly2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg		[SENSOR_DAT_WIDTH-1:0]				data_lane_output_dly2[CHANNEL_NUM-1:0]	;	\/\/重新组合的通道1的数据$/;"	r
data_lane_output_dly3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg		[SENSOR_DAT_WIDTH-1:0]				data_lane_output_dly3[CHANNEL_NUM-1:0]	;	\/\/重新组合的通道1的数据$/;"	r
lval_roi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg											lval_roi				= 1'b0	;	\/\/行有效控制信号$/;"	r
width_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg		[TD_OFFSET_WIDTH-1:0]				width_cnt				=  'b0	;	\/\/行宽度计数$/;"	r
td_offset_x_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg		[TD_OFFSET_WIDTH-1:0]				td_offset_x_start		=  'b0	;$/;"	r
td_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg		[TD_OFFSET_WIDTH-1:0]				td_offset_width			=  'b0	;$/;"	r
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	function integer log2 (input integer xx);$/;"	f
x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^		integer x;$/;"	r
sof_flag_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg		[3:0]		sof_flag_shift	= 4'b0;$/;"	r
sol_flag_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\timing_decoder.v	/^	reg		[3:0]		sol_flag_shift	= 4'b0;$/;"	r
word_aligner	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^module word_aligner # ($/;"	m
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	parameter		SER_FIRST_BIT			= "LSB"		,	\/\/"LSB" or "MSB" , first bit to the receiver$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	parameter		DESER_WIDTH				= 6				\/\/解串因子$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	input									clk			,	\/\/输入并行时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	input									reset		,	\/\/并行时钟域复位信号$/;"	p
iv_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	input	[DESER_WIDTH-1:0]				iv_data		,	\/\/输入并行数据$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	output									o_clk_en	,	\/\/时钟使能信号$/;"	p
o_sync	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	output									o_sync		,	\/\/控制数据标识$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	output	[2*DESER_WIDTH-1:0]				ov_data			\/\/已经对齐后的数据$/;"	p
din_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	reg		[6*DESER_WIDTH-1:0]				din_shift		= {(3*DESER_WIDTH){2'b10}};$/;"	r
window_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	wire	[6*DESER_WIDTH-1:0]				window_0		;$/;"	n
window_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	wire	[6*DESER_WIDTH-1:0]				window_1		;$/;"	n
window_2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	wire	[6*DESER_WIDTH-1:0]				window_2		;$/;"	n
window_3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	wire	[6*DESER_WIDTH-1:0]				window_3		;$/;"	n
window_4	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	wire	[6*DESER_WIDTH-1:0]				window_4		;$/;"	n
window_5	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	wire	[6*DESER_WIDTH-1:0]				window_5		;$/;"	n
div_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	reg										div_cnt			= 1'b0;$/;"	r
div_cnt_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	reg										div_cnt_lock	= 1'b0;$/;"	r
sync_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	reg										sync_reg		= 1'b0;$/;"	r
sync_reg_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	reg										sync_reg_dly0	= 1'b0;$/;"	r
sync_reg_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	reg										sync_reg_dly1	= 1'b0;$/;"	r
window_num	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	reg		[2:0]							window_num		= 3'b0;$/;"	r
word_align_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner.v	/^	reg		[2*DESER_WIDTH-1:0]				word_align_reg	= {(2*DESER_WIDTH){1'b1}};$/;"	r
word_aligner_top	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner_top.v	/^module word_aligner_top # ($/;"	m
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner_top.v	/^	parameter		SER_FIRST_BIT			= "LSB"		,	\/\/"LSB" or "MSB" , first bit to the receiver$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner_top.v	/^	parameter		DESER_WIDTH				= 6			,	\/\/解串因子$/;"	c
CHANNEL_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner_top.v	/^	parameter		CHANNEL_NUM				= 4				\/\/通道数$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner_top.v	/^	input										reset			,	\/\/复位$/;"	c
iv_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner_top.v	/^	input	[DESER_WIDTH*CHANNEL_NUM-1:0]		iv_data			,	\/\/输入并行数据$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner_top.v	/^	output										o_clk_en		,	\/\/时钟使能信号$/;"	p
o_sync	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner_top.v	/^	output										o_sync			,	\/\/控制数据标识$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner_top.v	/^	output	[2*DESER_WIDTH*CHANNEL_NUM-1:0]		ov_data				\/\/输出数据$/;"	p
w_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner_top.v	/^	wire	[CHANNEL_NUM-1:0]			w_clk_en	;$/;"	n
w_sync	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\hispi_if_quick\word_aligner_top.v	/^	wire	[CHANNEL_NUM-1:0]			w_sync	;$/;"	n
binary_counter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^module binary_counter ($/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^  input clk;$/;"	p
sclr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^  input sclr;$/;"	p
q	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^  output [31 : 0] q;$/;"	p
GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^`define GLBL$/;"	c
glbl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^module glbl ();$/;"	m
ROC_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
TOC_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    parameter TOC_WIDTH = 0;$/;"	c
GSR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    wire GSR;$/;"	n
GTS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    wire GTS;$/;"	n
GWE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    wire GWE;$/;"	n
PRLD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    wire PRLD;$/;"	n
p_up_tmp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    tri1 p_up_tmp;$/;"	n
PLL_LOCKG	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PROGB_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    wire PROGB_GLBL;$/;"	n
CCLKO_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    wire CCLKO_GLBL;$/;"	n
GSR_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg GSR_int;$/;"	r
GTS_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg GTS_int;$/;"	r
PRLD_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg PRLD_int;$/;"	r
JTAG_TDO_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TCK_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TDI_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TMS_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TRST_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_CAPTURE_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_RESET_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_SHIFT_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_UPDATE_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_SEL1_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL2_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL3_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_USER_TDO1_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\binary_counter\binary_counter.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
interrupt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^module interrupt # ($/;"	m
REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	parameter		REG_WD					= 32		,	\/\/寄存器位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	parameter		INT_TIME_INTERVAL_MS	= 50		,	\/\/中断间隔$/;"	c
INT_TIME_INTERVAL_PLL_MS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	parameter		INT_TIME_INTERVAL_PLL_MS= 500		,	\/\/解串PLL中断间隔$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	parameter		CLK_FREQ_KHZ			= 55000			\/\/像素时钟频率，单位KHZ，很多模块用该时钟作为定时器，因此必须写明像素时钟的频率$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	input					clk					,	\/\/像素时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	input					i_fval				,	\/\/场信号，灰度统计模块输出$/;"	p
i_acquisition_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	input					i_acquisition_start	,	\/\/开采信号，0-停采，1-开采$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	input					i_stream_enable		,	\/\/流使能信号，0-停采，1-开采$/;"	p
i_interrupt_en_pll	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	input					i_interrupt_en_pll	,	\/\/解串PLL未锁定中断使能，高有效，40MHz时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	input					i_interrupt_en_grey	,	\/\/2a中断使能，高有效$/;"	p
i_interrupt_en_wb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	input					i_interrupt_en_wb	,	\/\/白平衡中断使能，高有效$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	input	[3:0]			iv_interrupt_clear	,	\/\/中断自清零信号，高有效，控制通道自清零，bit0-清2a中断，bit1-清白平衡中断$/;"	p
ov_interrupt_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	output	[3:0]			ov_interrupt_state	,	\/\/中断状态，与中断使能对应，高有效。bit0-2a中断状态，bit1-白平衡中断状态$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	output					o_interrupt				\/\/发到外部的中断信号，中断频率20Hz以下。高有效，宽度最少是100ns$/;"	p
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	function integer log2 (input integer xx);$/;"	f
x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^		integer x;$/;"	r
interrupt_en_pll_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg		[1:0]				interrupt_en_pll_shift		;$/;"	r
fval_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg		[1:0]				fval_shift					= 2'b0;$/;"	r
fval_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	wire						fval_rise					;$/;"	n
fval_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	wire						fval_fall					;$/;"	n
fval_fall_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg							fval_fall_dly0				= 1'b0;$/;"	r
fval_fall_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg							fval_fall_dly1				= 1'b0;$/;"	r
fval_rise_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg							fval_rise_reg				= 1'b0;$/;"	r
full_frame_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg							full_frame_state			= 1'b0;$/;"	r
internal_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg		[3:0]				internal_state				= 4'b0;$/;"	r
interface_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg		[3:0]				interface_state				= 4'b0;$/;"	r
div_time_interval_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg		[CNT_WIDTH-1:0]		div_time_interval_cnt		= TIME_INTERVAL;$/;"	r
time_up	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg							time_up						= 1'b0;$/;"	r
div_time_interval_pll_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg		[CNT_WIDTH_PLL-1:0]	div_time_interval_pll_cnt	= TIME_INTERVAL_PLL;$/;"	r
time_up_pll	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	wire						time_up_pll					;$/;"	n
counter_q	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	wire	[31:0]				counter_q					;$/;"	n
int_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg							int_rise					= 1'b0;$/;"	r
int_rise_pll	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg							int_rise_pll				;$/;"	r
extend_int_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg		[4:0]				extend_int_cnt				= 5'b10000;	\/\/默认值是最大值，保证中断输出在上电的时候是低电平$/;"	r
interrupt_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg							interrupt_reg				= 1'b0;	$/;"	r
counter_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\interrupt\interrupt.v	/^	reg							counter_reset				;\/\/counter IP核复位信号						$/;"	r
pixelformat_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pixelformat_sel.v	/^module pixelformat_sel # ($/;"	m
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pixelformat_sel.v	/^	parameter				SENSOR_DAT_WIDTH	= 10	,	\/\/sensor 数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pixelformat_sel.v	/^	parameter				CHANNEL_NUM			= 4		,	\/\/sensor 通道数量$/;"	c
REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pixelformat_sel.v	/^	parameter				REG_WD				= 32		\/\/寄存器位宽$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pixelformat_sel.v	/^	input										i_fval			,	\/\/场信号$/;"	c
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pixelformat_sel.v	/^	input										i_lval			,	\/\/行信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pixelformat_sel.v	/^	input	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	iv_pix_data		,	\/\/图像数据$/;"	p
iv_pixel_format	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pixelformat_sel.v	/^	input	[REG_WD-1:0]						iv_pixel_format	,	\/\/0x01080001:Mono8、0x01100003:Mono10、0x01080008:BayerGR8、0x0110000C:BayerGR10$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pixelformat_sel.v	/^	output										o_fval			,	\/\/场有效$/;"	p
o_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pixelformat_sel.v	/^	output										o_lval			,	\/\/行有效$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pixelformat_sel.v	/^	output	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	ov_pix_data			\/\/图像数据$/;"	p
pll_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^module pll_reset # ($/;"	m
PLL_CHECK_CLK_PERIOD_NS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	parameter	PLL_CHECK_CLK_PERIOD_NS		= 25		,	\/\/pll检测时钟的周期$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	parameter	PLL_RESET_SIMULATION		= "FALSE"		\/\/解串PLL复位，使能仿真模式，复位时间变短，加速仿真$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	input			clk					,\/\/时钟，40MHz$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	input			i_pll_lock			,\/\/解串PLL的lock信号$/;"	p
i_sensor_init_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	input			i_sensor_init_done	,\/\/sensor初始化完成标志$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	input			i_interrupt_en		,\/\/clk_pix时钟域，解串PLL中断功能使能，0:屏蔽自动白平衡中断，1:使能自动白平衡中断$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	output	reg		o_interrupt_en		,\/\/解串PLL复位失败标志		$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	output	reg		o_pll_reset			 \/\/解串PLL复位信号$/;"	p
interrupt_en_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	reg									interrupt_en_dly0	= 1'b1;$/;"	r
interrupt_en_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	reg									interrupt_en_dly1	= 1'b1;$/;"	r
wait_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	reg		[WAIT_CNT_WIDTH-1:0]		wait_cnt			= 'b0;$/;"	r
reset_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	reg		[RESET_CNT_WIDTH-1:0]		reset_cnt			= 'b0;$/;"	r
pll_lock_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	reg									pll_lock_dly0		= 1'b1;$/;"	r
pll_lock_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	reg									pll_lock_dly1		= 1'b1;$/;"	r
state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	reg									state				= 1'b0;$/;"	r
reset_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	reg									reset_reg			= 1'b0;$/;"	r
reset_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	reg									reset_shift			= 1'b0;$/;"	r
reset_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	wire								reset_flag				  ;$/;"	n
pll_unlock_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	reg		[3:0]						pll_unlock_cnt		= 4'd0;$/;"	r
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^	function integer log2 (input integer xx);$/;"	f
x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\pll_reset.v	/^		integer x;$/;"	r
raw_wb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^module raw_wb # ($/;"	m
BAYER_PATTERN	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	parameter						BAYER_PATTERN		= "GR"	,	\/\/"GR" "RG" "GB" "BG"$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	parameter						SENSOR_DAT_WIDTH	= 10	,	\/\/sensor 数据宽度$/;"	c
CHANNEL_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	parameter						CHANNEL_NUM			= 4		,	\/\/通道数$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	parameter						WB_OFFSET_WIDTH		= 12	,	\/\/白平衡模块偏移位置寄存器宽度$/;"	c
WB_GAIN_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	parameter						WB_GAIN_WIDTH		= 11	,	\/\/白平衡模块增益寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	parameter						WB_STATIS_WIDTH		= 29	,	\/\/白平衡模块统计值宽度$/;"	c
WB_RATIO	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	parameter						WB_RATIO			= 8		,	\/\/白平衡调节因子，乘法增益需要右移多少位$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	parameter						REG_WD				= 32		\/\/寄存器位宽$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input											clk						,	\/\/像素时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input											i_fval					,	\/\/场信号$/;"	p
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input											i_lval					,	\/\/行信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		iv_pix_data				,	\/\/图像数据$/;"	p
i_interrupt_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input											i_interrupt_en			,	\/\/自动白平衡中断使能，如果不使能该中断，将关闭白平衡模块，以节省功耗。0:屏蔽自动白平衡中断，1:使能自动白平衡中断$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	output											o_interrupt_en			,	\/\/输入中断=0，o_interrupt_en=0。一帧统计有效时，在i_fval下降沿，o_interrupt_en=1$/;"	p
i_interrupt_pin	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input											i_interrupt_pin			,	\/\/中断模块输出的中断信号，1-中断有效。在中断上升沿时，锁存颜色分量统计值和窗口寄存器到端口$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input	[REG_WD-1:0]							iv_pixel_format			,	\/\/0x01080001:Mono8、0x01100003:Mono10、0x01080008:BayerGR8、0x0110000C:BayerGR10。黑白时，不做白平衡统计，不做乘法。$/;"	p
iv_test_image_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input	[2:0]									iv_test_image_sel		,	\/\/测试图选择寄存器,000:真实图,001:测试图像1灰度值帧递增,110:测试图像2静止的斜条纹,010:测试图像3滚动的斜条纹$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input	[WB_OFFSET_WIDTH-1:0]					iv_wb_offset_x_start	,	\/\/白平衡统计区域的x坐标起始点，固件设置的该寄存器值应该是相对于ROI的偏移$/;"	p
iv_wb_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input	[WB_OFFSET_WIDTH-1:0]					iv_wb_offset_width		,	\/\/白平衡统计区域的宽度$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input	[WB_OFFSET_WIDTH-1:0]					iv_wb_offset_y_start	,	\/\/白平衡统计区域的y坐标起始点，固件设置的该寄存器值应该是相对于ROI的偏移$/;"	p
iv_wb_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input	[WB_OFFSET_WIDTH-1:0]					iv_wb_offset_height		,	\/\/白平衡统计区域的高度$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input	[WB_GAIN_WIDTH-1:0]						iv_wb_gain_r			,	\/\/白平衡R分量，R分量小数乘以256后的结果，取值范围[0:2047]$/;"	p
iv_wb_gain_g	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input	[WB_GAIN_WIDTH-1:0]						iv_wb_gain_g			,	\/\/白平衡G分量，G分量小数乘以256后的结果，取值范围[0:2047]$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	input	[WB_GAIN_WIDTH-1:0]						iv_wb_gain_b			,	\/\/白平衡B分量，B分量小数乘以256后的结果，取值范围[0:2047]$/;"	p
ov_wb_statis_r	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	output	[WB_STATIS_WIDTH-1:0]					ov_wb_statis_r			,	\/\/如果像素格式为8bit，该值为图像R分量8bit统计值。如果像素格式为大于8bit，该值为图像R分量高8bit统计值。$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	output	[WB_STATIS_WIDTH-1:0]					ov_wb_statis_g			,	\/\/如果像素格式为8bit，该值为图像G分量8bit统计值除以2的结果。如果像素格式为大于8bit，该值为图像G分量高8bit统计值除以2的结果。$/;"	p
ov_wb_statis_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	output	[WB_STATIS_WIDTH-1:0]					ov_wb_statis_b			,	\/\/如果像素格式为8bit，该值为图像B分量8bit统计值。如果像素格式为大于8bit，该值为图像B分量高8bit统计值。$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	output	[WB_OFFSET_WIDTH-1:0]					ov_wb_offset_width		,	\/\/锁存后的统计窗口，白平衡统计区域的宽度$/;"	p
ov_wb_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	output	[WB_OFFSET_WIDTH-1:0]					ov_wb_offset_height		,	\/\/锁存后的统计窗口，白平衡统计区域的高度$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	output											o_fval					,	\/\/场有效，o_fval与o_lval的相位要保证与输入的相位一致$/;"	p
o_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	output											o_lval					,	\/\/行有效$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	output	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		ov_pix_data					\/\/图像数据$/;"	p
w_mono_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	wire											w_mono_sel		;$/;"	n
wv_r_flag_bayer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	wire	[CHANNEL_NUM-1:0]						wv_r_flag_bayer	;$/;"	n
wv_g_flag_bayer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	wire	[CHANNEL_NUM-1:0]						wv_g_flag_bayer	;$/;"	n
wv_b_flag_bayer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	wire	[CHANNEL_NUM-1:0]						wv_b_flag_bayer	;$/;"	n
w_fval_bayer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	wire											w_fval_bayer	;$/;"	n
w_lval_bayer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	wire											w_lval_bayer	;$/;"	n
wv_pix_data_bayer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		wv_pix_data_bayer	;$/;"	n
w_fval_aoi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	wire											w_fval_aoi	;$/;"	n
w_lval_aoi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	wire											w_lval_aoi	;$/;"	n
wv_pix_data_aoi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		wv_pix_data_aoi	;$/;"	n
wv_r_flag_aoi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	wire	[CHANNEL_NUM-1:0]						wv_r_flag_aoi	;$/;"	n
wv_g_flag_aoi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	wire	[CHANNEL_NUM-1:0]						wv_g_flag_aoi	;$/;"	n
wv_b_flag_aoi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\raw_wb.v	/^	wire	[CHANNEL_NUM-1:0]						wv_b_flag_aoi	;$/;"	n
wb_aoi_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^module wb_aoi_sel # ($/;"	m
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	parameter					SENSOR_DAT_WIDTH	= 10	,	\/\/sensor 数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	parameter					CHANNEL_NUM			= 4		,	\/\/通道数$/;"	c
WB_OFFSET_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	parameter					WB_OFFSET_WIDTH		= 12	,	\/\/白平衡模块偏移位置寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	parameter					REG_WD				= 32		\/\/寄存器位宽$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input										clk						,	\/\/时钟输入$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input										i_fval					,	\/\/场信号$/;"	p
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input										i_lval					,	\/\/行信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	iv_pix_data				,	\/\/图像数据$/;"	p
iv_r_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input	[CHANNEL_NUM-1:0]					iv_r_flag				,	\/\/颜色分量标志 R$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input	[CHANNEL_NUM-1:0]					iv_g_flag				,	\/\/颜色分量标志 G$/;"	p
iv_b_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input	[CHANNEL_NUM-1:0]					iv_b_flag				,	\/\/颜色分量标志 B$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input										i_interrupt_en			,	\/\/自动白平衡中断使能，0:不使能，1:使能。如果不使能该中断，将关闭白平衡统计功能，以节省功耗。$/;"	p
o_interrupt_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	output										o_interrupt_en			,	\/\/输入中断=0，o_interrupt_en=0。一帧统计有效时，在i_fval下降沿，o_interrupt_en=1$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input										i_interrupt_pin			,	\/\/中断模块输出的中断信号，1-中断有效。在中断上升沿时，锁存颜色分量统计值和窗口寄存器到端口$/;"	p
i_mono_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input										i_mono_sel				,	\/\/1:选中黑白模式，模块不工作。0：选中彩色模式，模块工作。$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input	[2:0]								iv_test_image_sel		,	\/\/测试图选择寄存器,000:真实图,001:测试图像1灰度值帧递增,110:测试图像2静止的斜条纹,010:测试图像3滚动的斜条纹$/;"	p
iv_wb_offset_x_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input	[WB_OFFSET_WIDTH-1:0]				iv_wb_offset_x_start	,	\/\/白平衡统计区域的x坐标起始点，固件设置的该寄存器值应该是相对于ROI的偏移$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input	[WB_OFFSET_WIDTH-1:0]				iv_wb_offset_width		,	\/\/白平衡统计区域的宽度$/;"	p
iv_wb_offset_y_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input	[WB_OFFSET_WIDTH-1:0]				iv_wb_offset_y_start	,	\/\/白平衡统计区域的y坐标起始点，固件设置的该寄存器值应该是相对于ROI的偏移$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	input	[WB_OFFSET_WIDTH-1:0]				iv_wb_offset_height		,	\/\/白平衡统计区域的高度$/;"	p
ov_wb_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	output	[WB_OFFSET_WIDTH-1:0]				ov_wb_offset_width		,	\/\/锁存后的统计窗口，白平衡统计区域的宽度$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	output	[WB_OFFSET_WIDTH-1:0]				ov_wb_offset_height		,	\/\/锁存后的统计窗口，白平衡统计区域的高度$/;"	p
o_fval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	output										o_fval					,	\/\/场有效$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	output										o_lval					,	\/\/行有效$/;"	p
ov_pix_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	output	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	ov_pix_data				,	\/\/图像数据$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	output	[CHANNEL_NUM-1:0]					ov_r_flag				,	\/\/颜色分量输出 R$/;"	p
ov_g_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	output	[CHANNEL_NUM-1:0]					ov_g_flag				,	\/\/颜色分量输出 G$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	output	[CHANNEL_NUM-1:0]					ov_b_flag					\/\/颜色分量输出 B$/;"	p
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	function integer log2 (input integer xx);$/;"	f
x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^		integer x;$/;"	r
lval_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg												lval_dly0				= 1'b0;$/;"	r
lval_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg												lval_reg				= 1'b0;$/;"	r
lval_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	wire											lval_fall				;$/;"	n
fval_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg												fval_dly0				= 1'b0;$/;"	r
fval_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg												fval_dly1				= 1'b0;$/;"	r
fval_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	wire											fval_rise				;$/;"	n
fval_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	wire											fval_fall				;$/;"	n
int_pin_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg												int_pin_dly					= 1'b0;$/;"	r
int_pin_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	wire											int_pin_rise				;$/;"	n
interrupt_en_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg												interrupt_en_int		= 1'b0;$/;"	r
int_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg												int_reg					= 1'b0;$/;"	r
aoi_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	wire											aoi_enable				;$/;"	n
width_height_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg												width_height_0			= 1'b0;$/;"	r
wb_offset_x_start_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[WB_OFFSET_WIDTH_RB-1:0]				wb_offset_x_start_reg	= {WB_OFFSET_WIDTH_RB{1'b0}};$/;"	r
wb_offset_width_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[WB_OFFSET_WIDTH_RB-1:0]				wb_offset_width_reg		= {WB_OFFSET_WIDTH_RB{1'b0}};$/;"	r
wb_offset_y_start_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[WB_OFFSET_WIDTH-1:0]					wb_offset_y_start_reg	= {WB_OFFSET_WIDTH{1'b0}};$/;"	r
wb_offset_height_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[WB_OFFSET_WIDTH-1:0]					wb_offset_height_reg	= {WB_OFFSET_WIDTH{1'b0}};$/;"	r
wb_offset_width_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[WB_OFFSET_WIDTH_RB-1:0]				wb_offset_width_latch	= {WB_OFFSET_WIDTH_RB{1'b0}};$/;"	r
wb_offset_height_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[WB_OFFSET_WIDTH-1:0]					wb_offset_height_latch	= {WB_OFFSET_WIDTH{1'b0}};$/;"	r
line_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[WB_OFFSET_WIDTH-1:0]					line_cnt				= {WB_OFFSET_WIDTH{1'b0}};$/;"	r
pix_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[WB_OFFSET_WIDTH_RB-1:0]				pix_cnt					= {WB_OFFSET_WIDTH_RB{1'b0}};$/;"	r
x_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg												x_enable				= 1'b0;$/;"	r
y_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg												y_enable				= 1'b0;$/;"	r
r_flag_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[CHANNEL_NUM-1:0]						r_flag_dly0				= 'b0;$/;"	r
r_flag_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[CHANNEL_NUM-1:0]						r_flag_reg				= 'b0;$/;"	r
g_flag_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[CHANNEL_NUM-1:0]						g_flag_dly0				= 'b0;$/;"	r
g_flag_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[CHANNEL_NUM-1:0]						g_flag_reg				= 'b0;$/;"	r
b_flag_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[CHANNEL_NUM-1:0]						b_flag_dly0				= 'b0;$/;"	r
b_flag_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[CHANNEL_NUM-1:0]						b_flag_reg				= 'b0;$/;"	r
pix_data_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		pix_data_dly0			= {(SENSOR_DAT_WIDTH*CHANNEL_NUM){1'b0}};$/;"	r
pix_data_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_aoi_sel.v	/^	reg		[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		pix_data_dly1			= {(SENSOR_DAT_WIDTH*CHANNEL_NUM){1'b0}};$/;"	r
wb_bayer_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^module wb_bayer_sel # ($/;"	m
BAYER_PATTERN	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	parameter	BAYER_PATTERN		= "GR"	,	\/\/"GR" "RG" "GB" "BG"$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	parameter	SENSOR_DAT_WIDTH	= 10	,	\/\/sensor 数据宽度$/;"	c
CHANNEL_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	parameter	CHANNEL_NUM			= 4		,	\/\/通道数$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	parameter	REG_WD				= 32		\/\/寄存器位宽$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	input											clk					,	\/\/像素时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	input											i_fval				,	\/\/场有效$/;"	p
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	input											i_lval				,	\/\/数据有效$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	input	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		iv_pix_data			,	\/\/图像数据$/;"	p
iv_pixel_format	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	input	[REG_WD-1:0]							iv_pixel_format		,	\/\/0x01080001:Mono8、0x01100003:Mono10、0x01080008:BayerGR8、0x0110000C:BayerGR10。黑白时，不做白平衡统计，不做乘法。$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	output											o_mono_sel			,	\/\/选中黑白格式$/;"	p
ov_r_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	output	[CHANNEL_NUM-1:0]						ov_r_flag			,	\/\/R 标志$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	output	[CHANNEL_NUM-1:0]						ov_g_flag			,	\/\/G 标志$/;"	p
ov_b_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	output	[CHANNEL_NUM-1:0]						ov_b_flag			,	\/\/B 标志$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	output											o_fval				,	\/\/场有效$/;"	p
o_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	output											o_lval				,	\/\/行有效$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	output	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		ov_pix_data				\/\/图像数据$/;"	p
lval_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	reg												lval_dly		= 1'b0;$/;"	r
lval_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	wire											lval_fall		;$/;"	n
fval_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	reg												fval_dly		= 1'b0;$/;"	r
pix_data_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	reg		[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		pix_data_dly	= {(SENSOR_DAT_WIDTH*CHANNEL_NUM){1'b0}};$/;"	r
mono_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	reg												mono_sel		= 1'b0;$/;"	r
line_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	reg												line_cnt		= 1'b0;$/;"	r
r_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	reg		[CHANNEL_NUM-1:0]						r_flag			= {CHANNEL_NUM{1'b0}};$/;"	r
g_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	reg		[CHANNEL_NUM-1:0]						g_flag			= {CHANNEL_NUM{1'b0}};$/;"	r
b_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_bayer_sel.v	/^	reg		[CHANNEL_NUM-1:0]						b_flag			= {CHANNEL_NUM{1'b0}};$/;"	r
wb_gain	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^module wb_gain # ($/;"	m
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	parameter					SENSOR_DAT_WIDTH	= 10		,	\/\/sensor 数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	parameter					CHANNEL_NUM			= 4			,	\/\/通道数$/;"	c
WB_GAIN_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	parameter					WB_GAIN_WIDTH		= 11		,	\/\/白平衡模块增益寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	parameter					WB_RATIO			= 8			,	\/\/白平衡调节因子，乘法增益需要右移多少位$/;"	c
REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	parameter					REG_WD				= 32			\/\/寄存器位宽$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	input											i_fval				,	\/\/场信号$/;"	c
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	input											i_lval				,	\/\/行信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	input	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		iv_pix_data			,	\/\/图像数据$/;"	p
iv_r_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	input	[CHANNEL_NUM-1:0]						iv_r_flag			,	\/\/颜色分量标志 R$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	input	[CHANNEL_NUM-1:0]						iv_g_flag			,	\/\/颜色分量标志 G$/;"	p
iv_b_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	input	[CHANNEL_NUM-1:0]						iv_b_flag			,	\/\/颜色分量标志 B$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	input											i_mono_sel			,	\/\/1:选中黑白模式，模块不工作。0：选中彩色模式，模块工作。$/;"	p
iv_test_image_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	input	[2:0]									iv_test_image_sel	,	\/\/测试图选择寄存器,000:真实图,001:测试图像1灰度值帧递增,110:测试图像2静止的斜条纹,010:测试图像3滚动的斜条纹$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	input	[WB_GAIN_WIDTH-1:0]						iv_wb_gain_r		,	\/\/白平衡R分量，R分量小数乘以256后的结果，取值范围[0:2047]$/;"	p
iv_wb_gain_g	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	input	[WB_GAIN_WIDTH-1:0]						iv_wb_gain_g		,	\/\/白平衡G分量，G分量小数乘以256后的结果，取值范围[0:2047]$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	input	[WB_GAIN_WIDTH-1:0]						iv_wb_gain_b		,	\/\/白平衡B分量，B分量小数乘以256后的结果，取值范围[0:2047]$/;"	p
o_fval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	output											o_fval				,	\/\/场有效，o_fval与o_lval的相位要保证与输入的相位一致$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	output											o_lval				,	\/\/行有效$/;"	p
ov_pix_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	output	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		ov_pix_data				\/\/图像数据$/;"	p
gain_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	wire													gain_enable		;$/;"	n
gain_coe	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	reg		[WB_GAIN_WIDTH-1:0]								gain_coe		[CHANNEL_NUM-1:0];$/;"	r
wv_data_lane	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	wire	[SENSOR_DAT_WIDTH-1:0]							wv_data_lane		[CHANNEL_NUM-1:0];$/;"	n
pix_data_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	reg		[SENSOR_DAT_WIDTH-1:0]							pix_data_reg	[CHANNEL_NUM-1:0];$/;"	r
wb_mult_a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	wire	[16:0]											wb_mult_a		[CHANNEL_NUM-1:0];$/;"	n
wb_mult_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	wire	[16:0]											wb_mult_b		[CHANNEL_NUM-1:0];$/;"	n
wb_mult_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	wire	[33:0]											wb_mult_p		[CHANNEL_NUM-1:0];$/;"	n
wb_mult_ce	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	wire													wb_mult_ce		;$/;"	n
gain_reduce	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	wire	[(WB_GAIN_WIDTH+SENSOR_DAT_WIDTH-WB_RATIO-1):0]	gain_reduce		[CHANNEL_NUM-1:0];	\/\/DSP结果中所有有效的数据位移位之后的结果$/;"	n
gain_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	wire	[(WB_GAIN_WIDTH-WB_RATIO-1):0]					gain_overflow	[CHANNEL_NUM-1:0];	\/\/DSP结果中所有有效的数据位的溢出位$/;"	n
fval_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	reg														fval_dly0		= 1'b0;$/;"	r
fval_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	reg														fval_dly1		= 1'b0;$/;"	r
fval_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	reg														fval_reg		= 1'b0;$/;"	r
lval_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	reg														lval_dly0		= 1'b0;$/;"	r
lval_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	reg														lval_dly1		= 1'b0;$/;"	r
lval_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	reg														lval_reg		= 1'b0;$/;"	r
wb_gain_r_m	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	reg		[WB_GAIN_WIDTH-1:0]								wb_gain_r_m		= 0	;	\/\/经过生效时机控制的白平衡参数红分量$/;"	r
wb_gain_g_m	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	reg		[WB_GAIN_WIDTH-1:0]								wb_gain_g_m		= 0	;   \/\/经过生效时机控制的白平衡参数绿分量$/;"	r
wb_gain_b_m	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_gain.v	/^	reg		[WB_GAIN_WIDTH-1:0]								wb_gain_b_m		= 0	;   \/\/经过生效时机控制的白平衡参数蓝分量$/;"	r
wb_mult_a17b17p34	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^module wb_mult_a17b17p34 ($/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^  input clk;$/;"	p
ce	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^  input ce;$/;"	p
a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^  input [16 : 0] a;$/;"	p
b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^  input [16 : 0] b;$/;"	p
p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^  output [33 : 0] p;$/;"	p
GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^`define GLBL$/;"	c
glbl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^module glbl ();$/;"	m
ROC_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
TOC_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    parameter TOC_WIDTH = 0;$/;"	c
GSR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    wire GSR;$/;"	n
GTS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    wire GTS;$/;"	n
GWE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    wire GWE;$/;"	n
PRLD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    wire PRLD;$/;"	n
p_up_tmp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    tri1 p_up_tmp;$/;"	n
PLL_LOCKG	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PROGB_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    wire PROGB_GLBL;$/;"	n
CCLKO_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    wire CCLKO_GLBL;$/;"	n
GSR_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg GSR_int;$/;"	r
GTS_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg GTS_int;$/;"	r
PRLD_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg PRLD_int;$/;"	r
JTAG_TDO_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TCK_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TDI_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TMS_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TRST_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_CAPTURE_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_RESET_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_SHIFT_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_UPDATE_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_SEL1_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL2_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL3_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_USER_TDO1_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_mult\wb_mult_a17b17p34.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
wb_statis	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^module wb_statis # ($/;"	m
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	parameter					SENSOR_DAT_WIDTH	= 10	,	\/\/sensor 数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	parameter					CHANNEL_NUM			= 4		,	\/\/通道数$/;"	c
WB_STATIS_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	parameter					WB_STATIS_WIDTH		= 29	,	\/\/白平衡模块统计值宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	parameter					REG_WD				= 32		\/\/寄存器位宽$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	input										clk						,	\/\/像素时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	input										i_fval					,	\/\/场信号$/;"	p
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	input										i_lval					,	\/\/行信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	input	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	iv_pix_data				,	\/\/图像数据$/;"	p
iv_r_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	input	[CHANNEL_NUM-1:0]					iv_r_flag				,	\/\/颜色分量标志 R$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	input	[CHANNEL_NUM-1:0]					iv_g_flag				,	\/\/颜色分量标志 G$/;"	p
iv_b_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	input	[CHANNEL_NUM-1:0]					iv_b_flag				,	\/\/颜色分量标志 B$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	input										i_interrupt_pin			,	\/\/中断模块输出的中断信号，1-中断有效。在中断上升沿时，锁存颜色分量统计值和窗口寄存器到端口$/;"	p
ov_wb_statis_r	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	output	[WB_STATIS_WIDTH-1:0]				ov_wb_statis_r			,	\/\/如果像素格式为8bit，该值为图像R分量8bit统计值。如果像素格式为大于8bit，该值为图像R分量高8bit统计值。$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	output	[WB_STATIS_WIDTH-1:0]				ov_wb_statis_g			,	\/\/如果像素格式为8bit，该值为图像G分量8bit统计值除以2的结果。如果像素格式为大于8bit，该值为图像G分量高8bit统计值除以2的结果。$/;"	p
ov_wb_statis_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	output	[WB_STATIS_WIDTH-1:0]				ov_wb_statis_b				\/\/如果像素格式为8bit，该值为图像B分量8bit统计值。如果像素格式为大于8bit，该值为图像B分量高8bit统计值。$/;"	p
fval_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	reg									fval_dly0			= 1'b0;$/;"	r
fval_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	reg									fval_dly1			= 1'b0;$/;"	r
fval_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	wire								fval_rise			;$/;"	n
int_pin_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	reg									int_pin_dly			= 1'b0;$/;"	r
int_pin_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	wire								int_pin_rise		;$/;"	n
wb_statis_r	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	reg		[WB_STATIS_WIDTH-1:0]		wb_statis_r			= 'b0;$/;"	r
wb_statis_g	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	reg		[WB_STATIS_WIDTH:0]			wb_statis_g			= 'b0;$/;"	r
wb_statis_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	reg		[WB_STATIS_WIDTH-1:0]		wb_statis_b			= 'b0;$/;"	r
wb_statis_r_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	reg		[WB_STATIS_WIDTH-1:0]		wb_statis_r_reg		= {WB_STATIS_WIDTH{1'b0}};$/;"	r
wb_statis_g_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	reg		[WB_STATIS_WIDTH-1:0]		wb_statis_g_reg		= {WB_STATIS_WIDTH{1'b0}};$/;"	r
wb_statis_b_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	reg		[WB_STATIS_WIDTH-1:0]		wb_statis_b_reg		= {WB_STATIS_WIDTH{1'b0}};$/;"	r
wv_data_lane	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	wire	[SENSOR_DAT_WIDTH-1:0]		wv_data_lane		[CHANNEL_NUM-1:0]	;$/;"	n
rgb_sum	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^	function [WB_STATIS_WIDTH-1:0] rgb_sum;$/;"	f
start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^		input	start;$/;"	p
j	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\raw_wb\wb_statis.v	/^		integer	j;$/;"	r
stream_ctrl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^module stream_ctrl # ($/;"	m
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	parameter					SENSOR_DAT_WIDTH	= 10	,	\/\/sensor 数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	parameter					CHANNEL_NUM			= 4		,	\/\/串行数据通道数量$/;"	c
REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	parameter					REG_WD				= 32		\/\/寄存器位宽$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	input											i_fval				,	\/\/clk_pix时钟域，sync buffer输出的fval信号$/;"	c
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	input											i_lval				,	\/\/clk_pix时钟域，sync buffer输出的lval信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	input	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		iv_pix_data			,	\/\/clk_pix时钟域，sync buffer输出的pix data信号$/;"	p
o_fval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	output											o_fval				,	\/\/场有效，展宽o_fval，o_fval的前后沿包住l_fval约10个时钟$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	output											o_lval				,	\/\/行有效$/;"	p
ov_pix_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	output	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		ov_pix_data			,	\/\/图像数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	input											i_acquisition_start	,	\/\/开采信号，0-停采，1-开采$/;"	p
i_stream_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	input											i_stream_enable		,	\/\/流使能信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	input											i_encrypt_state		,	\/\/数据通路输出，dna 时钟域，加密状态。加密不通过，不输出图像$/;"	p
iv_pixel_format	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	input	[REG_WD-1:0]							iv_pixel_format		,	\/\/像素格式寄存器$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	input	[2:0]									iv_test_image_sel	,	\/\/测试图选择寄存器,000:真实图,001:测试图像1灰度值帧递增,110:测试图像2静止的斜条纹,010:测试图像3滚动的斜条纹$/;"	p
o_full_frame_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	output											o_full_frame_state	,	\/\/完整帧状态,该寄存器用来保证停采时输出完整帧,0:停采时，已经传输完一帧数据,1:停采时，还在传输一帧数据$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	output	[REG_WD-1:0]							ov_pixel_format		,	\/\/在sync buffer中做生效时机控制$/;"	p
ov_test_image_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	output	[2:0]									ov_test_image_sel		\/\/在sync buffer中做生效时机控制$/;"	p
fval_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	reg												fval_dly			= 1'b0;$/;"	r
fval_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	wire											fval_rise			;$/;"	n
encrypt_state_dly0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	reg												encrypt_state_dly0	= 1'b0;$/;"	r
encrypt_state_dly1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	reg												encrypt_state_dly1	= 1'b0;$/;"	r
enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	reg												enable				= 1'b0;$/;"	r
fval_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	reg												fval_reg			= 1'b0;$/;"	r
lval_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	reg												lval_reg			= 1'b0;$/;"	r
pix_data_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	reg		[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		pix_data_reg		= 8'b0;$/;"	r
full_frame_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	reg												full_frame_state	= 1'b0;$/;"	r
pixel_format_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	reg		[REG_WD-1:0]							pixel_format_reg	= {REG_WD{1'b0}};$/;"	r
test_image_sel_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\stream_ctrl.v	/^	reg		[2:0]									test_image_sel_reg	= 3'b000;$/;"	r
sync_buffer_fifo_bram_w49d32	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_bram\sync_buffer_fifo_bram_w49d32.v	/^module sync_buffer_fifo_bram_w49d32($/;"	m
rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_bram\sync_buffer_fifo_bram_w49d32.v	/^input rst;$/;"	p
wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_bram\sync_buffer_fifo_bram_w49d32.v	/^input wr_clk;$/;"	p
rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_bram\sync_buffer_fifo_bram_w49d32.v	/^input rd_clk;$/;"	p
din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_bram\sync_buffer_fifo_bram_w49d32.v	/^input [48 : 0] din;$/;"	p
wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_bram\sync_buffer_fifo_bram_w49d32.v	/^input wr_en;$/;"	p
rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_bram\sync_buffer_fifo_bram_w49d32.v	/^input rd_en;$/;"	p
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_bram\sync_buffer_fifo_bram_w49d32.v	/^output [48 : 0] dout;$/;"	p
full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_bram\sync_buffer_fifo_bram_w49d32.v	/^output full;$/;"	p
empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_bram\sync_buffer_fifo_bram_w49d32.v	/^output empty;$/;"	p
prog_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_bram\sync_buffer_fifo_bram_w49d32.v	/^output prog_empty;$/;"	p
sync_buffer_fifo_dram_w49d32	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_dram\sync_buffer_fifo_dram_w49d32.v	/^module sync_buffer_fifo_dram_w49d32($/;"	m
rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_dram\sync_buffer_fifo_dram_w49d32.v	/^input rst;$/;"	p
wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_dram\sync_buffer_fifo_dram_w49d32.v	/^input wr_clk;$/;"	p
rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_dram\sync_buffer_fifo_dram_w49d32.v	/^input rd_clk;$/;"	p
din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_dram\sync_buffer_fifo_dram_w49d32.v	/^input [48 : 0] din;$/;"	p
wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_dram\sync_buffer_fifo_dram_w49d32.v	/^input wr_en;$/;"	p
rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_dram\sync_buffer_fifo_dram_w49d32.v	/^input rd_en;$/;"	p
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_dram\sync_buffer_fifo_dram_w49d32.v	/^output [48 : 0] dout;$/;"	p
full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_dram\sync_buffer_fifo_dram_w49d32.v	/^output full;$/;"	p
empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_dram\sync_buffer_fifo_dram_w49d32.v	/^output empty;$/;"	p
prog_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\fifo_dram\sync_buffer_fifo_dram_w49d32.v	/^output prog_empty;$/;"	p
sync_buffer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^module sync_buffer # ($/;"	m
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	parameter					SENSOR_DAT_WIDTH	= 10	,	\/\/sensor 数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	parameter					CHANNEL_NUM			= 4			\/\/串行数据通道数量$/;"	c
clk_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	input											clk_recover			,	\/\/sensor恢复时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	input											reset_recover		,	\/\/sensor恢复时钟的复位信号$/;"	p
i_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	input											i_clk_en			,	\/\/时钟使能信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	input											i_fval				,	\/\/sensor输出的场有效信号，与clk_sensor_pix上升沿对齐，i_fval上升沿与i_lval下降沿对齐，i_fval下降沿沿与i_lval下降沿对齐$/;"	p
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	input											i_lval				,	\/\/sensor输出的行有效信号，与clk_sensor_pix上升沿对齐，i_fval上升沿与i_lval下降沿对齐，i_fval下降沿沿与i_lval下降沿对齐，i_fval无效期间也有可能输出$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	input	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		iv_pix_data			,	\/\/sensor输出的图像数据，与clk_sensor_pix上升沿对齐，电路连接10根数据线$/;"	p
i_fifo_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	input											i_fifo_reset		,	\/\/内部fifo复位信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	input											clk_pix				,	\/\/本地时钟域$/;"	p
o_fval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	output											o_fval				,	\/\/场有效，展宽o_fval，o_fval的前后沿包住l_fval约10个时钟$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	output											o_lval				,	\/\/行有效$/;"	p
ov_pix_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	output	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		ov_pix_data				\/\/图像数据$/;"	p
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	function integer log2 (input integer xx);$/;"	f
x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^		integer x;$/;"	r
pix_data_wr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		pix_data_wr	;$/;"	n
lval_wr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	wire											lval_wr		;$/;"	n
fval_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	reg		[2:0]									fval_shift		= 3'b0;$/;"	r
fval_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	wire											fval_rise		;$/;"	n
fval_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	wire											fval_fall		;$/;"	n
fval_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	reg												fval_reg		= 1'b0;$/;"	r
fval_ext_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	reg		[EXT_WIDTH-1:0]							fval_ext_cnt	= (FVAL_EXTEND_VALUE-1);$/;"	r
fval_extend	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	wire											fval_extend		;$/;"	n
reset_fifo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	wire											reset_fifo		;$/;"	n
fifo_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	wire											fifo_wr_en		;$/;"	n
fifo_din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	wire	[48:0]									fifo_din		;$/;"	n
fifo_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	reg												fifo_rd_en		= 1'b0;$/;"	r
pix_data_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	reg		[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		pix_data_reg	= 'b0;$/;"	r
lval_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	reg												lval_reg		= 1'b0;$/;"	r
fifo_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	wire											fifo_full		;$/;"	n
fifo_prog_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	wire											fifo_prog_empty	;$/;"	n
fifo_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	wire											fifo_empty		;$/;"	n
fifo_dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\sync_buffer\sync_buffer.v	/^	wire	[48:0]									fifo_dout		;$/;"	n
test_image	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^module test_image # ($/;"	m
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	parameter	SENSOR_DAT_WIDTH	= 10	,	\/\/sensor 数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	parameter	CHANNEL_NUM			= 4			\/\/sensor 通道数量$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	input											clk					,	\/\/像素时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	input											i_fval				,	\/\/场信号$/;"	p
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	input											i_lval				,	\/\/行信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	input	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		iv_pix_data			,	\/\/图像数据$/;"	p
iv_test_image_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	input	[2:0]									iv_test_image_sel	,	\/\/测试图选择寄存器,000:真实图,001:测试图像1灰度值帧递增,110:测试图像2静止的斜条纹,010:测试图像3滚动的斜条纹$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	output											o_fval				,	\/\/场有效，o_fval与o_lval的相位要保证与输入的相位一致$/;"	p
o_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	output											o_lval				,	\/\/行有效$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	output	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		ov_pix_data				\/\/图像数据$/;"	p
fval_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	reg												fval_dly			= 1'b0;$/;"	r
fval_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	wire											fval_fall			;$/;"	n
lval_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	reg												lval_dly			= 1'b0;$/;"	r
lval_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	wire											lval_fall			;$/;"	n
frame_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	reg		[7:0]									frame_cnt			= 8'b0;$/;"	r
line_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	reg		[7:0]									line_cnt			= 8'b0;$/;"	r
col_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	reg		[7:0]									col_cnt				= 8'b0;$/;"	r
pix_data_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\data_channel\test_image.v	/^	reg		[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]		pix_data_reg		= {(SENSOR_DAT_WIDTH*CHANNEL_NUM){1'b0}};$/;"	r
fifo_w64d256_pf180_pe6	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w64d256_pf180_pe6\fifo_w64d256_pf180_pe6.v	/^module fifo_w64d256_pf180_pe6($/;"	m
rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w64d256_pf180_pe6\fifo_w64d256_pf180_pe6.v	/^input rst;$/;"	p
wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w64d256_pf180_pe6\fifo_w64d256_pf180_pe6.v	/^input wr_clk;$/;"	p
rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w64d256_pf180_pe6\fifo_w64d256_pf180_pe6.v	/^input rd_clk;$/;"	p
din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w64d256_pf180_pe6\fifo_w64d256_pf180_pe6.v	/^input [63 : 0] din;$/;"	p
wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w64d256_pf180_pe6\fifo_w64d256_pf180_pe6.v	/^input wr_en;$/;"	p
rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w64d256_pf180_pe6\fifo_w64d256_pf180_pe6.v	/^input rd_en;$/;"	p
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w64d256_pf180_pe6\fifo_w64d256_pf180_pe6.v	/^output [31 : 0] dout;$/;"	p
full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w64d256_pf180_pe6\fifo_w64d256_pf180_pe6.v	/^output full;$/;"	p
empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w64d256_pf180_pe6\fifo_w64d256_pf180_pe6.v	/^output empty;$/;"	p
valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w64d256_pf180_pe6\fifo_w64d256_pf180_pe6.v	/^output valid;$/;"	p
prog_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w64d256_pf180_pe6\fifo_w64d256_pf180_pe6.v	/^output prog_full;$/;"	p
prog_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w64d256_pf180_pe6\fifo_w64d256_pf180_pe6.v	/^output prog_empty;$/;"	p
fifo_w65d256_pf180_pe6	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w65d256_pf180_pe6\fifo_w65d256_pf180_pe6.v	/^module fifo_w65d256_pf180_pe6($/;"	m
rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w65d256_pf180_pe6\fifo_w65d256_pf180_pe6.v	/^input rst;$/;"	p
wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w65d256_pf180_pe6\fifo_w65d256_pf180_pe6.v	/^input wr_clk;$/;"	p
rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w65d256_pf180_pe6\fifo_w65d256_pf180_pe6.v	/^input rd_clk;$/;"	p
din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w65d256_pf180_pe6\fifo_w65d256_pf180_pe6.v	/^input [64 : 0] din;$/;"	p
wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w65d256_pf180_pe6\fifo_w65d256_pf180_pe6.v	/^input wr_en;$/;"	p
rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w65d256_pf180_pe6\fifo_w65d256_pf180_pe6.v	/^input rd_en;$/;"	p
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w65d256_pf180_pe6\fifo_w65d256_pf180_pe6.v	/^output [64 : 0] dout;$/;"	p
full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w65d256_pf180_pe6\fifo_w65d256_pf180_pe6.v	/^output full;$/;"	p
empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w65d256_pf180_pe6\fifo_w65d256_pf180_pe6.v	/^output empty;$/;"	p
prog_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w65d256_pf180_pe6\fifo_w65d256_pf180_pe6.v	/^output prog_full;$/;"	p
prog_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\fifo_w65d256_pf180_pe6\fifo_w65d256_pf180_pe6.v	/^output prog_empty;$/;"	p
frame_buffer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^module frame_buffer # ($/;"	m
BUF_DEPTH_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	BUF_DEPTH_WD				= 3						,	\/\/帧存深度位宽,我们最大支持4帧深度，多一位进位位$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	NUM_DQ_PINS					= 16					,	\/\/DDR3数据宽度$/;"	c
MEM_BANKADDR_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	MEM_BANKADDR_WIDTH			= 3						,	\/\/DDR3bank宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	MEM_ADDR_WIDTH				= 13					,	\/\/DDR3地址宽度$/;"	c
DDR3_MEMCLK_FREQ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	DDR3_MEMCLK_FREQ			= 320					,	\/\/DDR3时钟频率$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	MEM_ADDR_ORDER				= "ROW_BANK_COLUMN"		,	\/\/DDR3地址排布顺序$/;"	c
DDR3_RST_ACT_LOW	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter 	DDR3_RST_ACT_LOW          	= 0						,   \/\/ # = 1 for active low reset,# = 0 for active high reset.$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter 	DDR3_INPUT_CLK_TYPE       	= "SINGLE_ENDED"		,   \/\/ input clock type DIFFERENTIAL or SINGLE_ENDED$/;"	c
SKIP_IN_TERM_CAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	SKIP_IN_TERM_CAL			= 1						,	\/\/不校准输入电阻，节省功耗$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	DDR3_MEM_DENSITY			= "1Gb"					,	\/\/DDR3容量$/;"	c
DDR3_TCK_SPEED	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	DDR3_TCK_SPEED				= "15E"					,	\/\/DDR3的速度等级$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	DDR3_SIMULATION				= "TRUE"				,	\/\/打开仿真可以加速仿真速度，但是实际布局布线时，不能打开仿真。$/;"	c
DDR3_CALIB_SOFT_IP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	DDR3_CALIB_SOFT_IP			= "TRUE"				,	\/\/仿真时，可以不使能校准逻辑$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	DDR3_P0_MASK_SIZE			= 8						,	\/\/p0口mask size$/;"	c
DDR3_P1_MASK_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	DDR3_P1_MASK_SIZE			= 8						,	\/\/p1口mask size$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	DATA_WD						= 64					,	\/\/输入数据位宽，$/;"	c
GPIF_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	GPIF_DAT_WIDTH				= 32					,	\/\/输出数据位宽，$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	FSIZE_WD					= 25					,	\/\/帧大小宽度定义$/;"	c
BSIZE_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	BSIZE_WD					= 9						,	\/\/一次BURST 操作所占的位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	parameter	REG_WD   					= 32$/;"	c
clk_vin	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									clk_vin					,	\/\/本地像素时钟，多通道sensor为数据通路时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									i_fval					,	\/\/clk_pix时钟域，场有效信号$/;"	p
i_dval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									i_dval					,	\/\/clk_pix时钟域，数据有效信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									i_trailer_flag			,	\/\/clk_pix时钟域，尾包标志$/;"	p
iv_image_din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input		[DATA_WD-1				:0]	iv_image_din			,	\/\/clk_pix时钟域，图像数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									i_stream_en_clk_in		,	\/\/流停止信号，clk_in时钟域，信号有效时允许数据完整帧写入帧存，无效时立即停止写入，并复位读写地址指针，清帧存$/;"	p
clk_vout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									clk_vout				,	\/\/gpif 时钟，100MHz$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									i_buf_rd				,   \/\/clk_gpif时钟域，后级模块读使能$/;"	p
o_back_buf_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									o_back_buf_empty		,	\/\/clk_gpif时钟域，帧存后端FIFO空标志，用来指示帧存中是否有数据可读$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output		[GPIF_DAT_WIDTH-1		:0]	ov_frame_dout			,   \/\/clk_gpif时钟域，后级FIFO数据输出，宽度32bit$/;"	p
o_frame_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									o_frame_valid			,	\/\/clk_gpif时钟域，帧存输出数据有效$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									clk_frame_buf			,	\/\/帧存时钟，$/;"	p
reset_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									reset_frame_buf			,	\/\/帧存时钟的复位信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									i_stream_en				,	\/\/clk_frame_buf时钟域，流使能信号，SE=1等待完整帧，SE=0立即停止，屏蔽前端数据写入$/;"	p
iv_frame_depth	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input		[BUF_DEPTH_WD-1			:0]	iv_frame_depth			,   \/\/clk_frame_buf时钟域，帧缓存深度$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input		[FSIZE_WD -1			:0]	iv_payload_size_frame_buf,   \/\/clk_frame_buf时钟域，payload大小，不是帧存大小，支持32M以下图像大小$/;"	p
iv_payload_size_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input		[FSIZE_WD -1			:0]	iv_payload_size_pix		,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									i_chunkmodeactive		,	\/\/clk_frame_buf时钟域，chunk总开关，chunk开关影响leader和trailer的大小，通过判断chunk开关可以知道leader和trailer长度$/;"	p
i_async_rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									i_async_rst				,	\/\/MCB 复位信号，高有效$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									i_sysclk_2x				,	\/\/MCB 工作时钟$/;"	p
i_sysclk_2x_180	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									i_sysclk_2x_180			,	\/\/MCB 工作时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									i_pll_ce_0				,	\/\/MCB 移位使能信号$/;"	p
i_pll_ce_90	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									i_pll_ce_90				,	\/\/MCB 移位使能信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									i_mcb_drp_clk			,	\/\/MCB DRP 时钟，$/;"	p
i_bufpll_mcb_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	input									i_bufpll_mcb_lock		,	\/\/BUFPLL_MCB 锁定信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									o_calib_done			,	\/\/clk_frame_buf时钟域，DDR3校准完成信号，高有效$/;"	p
o_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									o_wr_error				,	\/\/MCB写端口出现错误，高有效$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									o_rd_error				,	\/\/MCB读端口出现错误，高有效$/;"	p
mcb1_dram_dq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	inout  		[NUM_DQ_PINS-1			:0]	mcb1_dram_dq			,	\/\/数据信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output 		[MEM_ADDR_WIDTH-1		:0]	mcb1_dram_a         	,	\/\/地址信号$/;"	p
mcb1_dram_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output 		[MEM_BANKADDR_WIDTH-1	:0]	mcb1_dram_ba        	,	\/\/Bank地址信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									mcb1_dram_ras_n     	,	\/\/行地址选通$/;"	p
mcb1_dram_cas_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									mcb1_dram_cas_n     	,	\/\/列地址选通$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									mcb1_dram_we_n      	,	\/\/写信号$/;"	p
mcb1_dram_odt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									mcb1_dram_odt       	,	\/\/阻抗匹配信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									mcb1_dram_reset_n   	,	\/\/复位信号$/;"	p
mcb1_dram_cke	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									mcb1_dram_cke       	,	\/\/时钟使能信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									mcb1_dram_dm        	,	\/\/低字节数据屏蔽信号$/;"	p
mcb1_dram_udqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	inout 									mcb1_dram_udqs      	,	\/\/高字节地址选通信号正$/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	inout 									mcb1_dram_udqs_n    	,	\/\/高字节地址选通信号负$/;"	p
mcb1_rzq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	inout 									mcb1_rzq            	,	\/\/驱动校准$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									mcb1_dram_udm       	,	\/\/高字节数据屏蔽信号$/;"	p
mcb1_dram_dqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	inout 									mcb1_dram_dqs       	,	\/\/低字节	数据选通信号正$/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	inout 									mcb1_dram_dqs_n     	,	\/\/低字节数据选通信号负$/;"	p
mcb1_dram_ck	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									mcb1_dram_ck        	,	\/\/时钟正$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	output									mcb1_dram_ck_n      		\/\/时钟负$/;"	p
w_p_in_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_p_in_cmd_en         	;	\/\/wrap_wr_logic输出，clk_frame_buf时钟域，mcb p2 口写信号$/;"	n
wv_p_in_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[2						:0]	wv_p_in_cmd_instr     	;	\/\/wrap_wr_logic输出，clk_frame_buf时钟域，mcb p2 口写命令$/;"	n
wv_p_in_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[5						:0]	wv_p_in_cmd_bl        	;	\/\/wrap_wr_logic输出，clk_frame_buf时钟域，mcb p2 口写数据的长度$/;"	n
wv_p_in_cmd_byte_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[29						:0]	wv_p_in_cmd_byte_addr 	;	\/\/wrap_wr_logic输出，clk_frame_buf时钟域，mcb p2 口写数据的地址$/;"	n
w_p_in_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_p_in_cmd_empty      	;	\/\/mig_core输出，clk_frame_buf时钟域，mcb p2 口命令fifo空$/;"	n
w_p_in_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_p_in_cmd_full       	;	\/\/mig_core输出，clk_frame_buf时钟域，mcb p2 口命令fifo慢$/;"	n
w_p_in_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_p_in_wr_en          	;	\/\/wrap_wr_logic输出，clk_frame_buf时钟域，mcb p2 口写数据的地址$/;"	n
wv_p_in_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[DDR3_P1_MASK_SIZE-1	:0]	wv_p_in_wr_mask       	;	\/\/wrap_wr_logic输出，clk_frame_buf时钟域，mcb p2 口写数据屏蔽信号$/;"	n
wv_p_in_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[DATA_WD-1				:0]	wv_p_in_wr_data       	;	\/\/wrap_wr_logic输出，clk_frame_buf时钟域，mcb p2 口写数据$/;"	n
w_p_in_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_p_in_wr_full        	;	\/\/mig_core输出，clk_frame_buf时钟域，mcb p2 口数据fifo空$/;"	n
w_p_in_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_p_in_wr_empty       	;	\/\/mig_core输出，clk_frame_buf时钟域，mcb p2 口数据fifo满$/;"	n
wv_p_in_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[6						:0]	wv_p_in_wr_count		;	\/\/mig_core输出，clk_frame_buf时钟域，mcb p2 口数据fifo数据个数$/;"	n
w_p_out_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_p_out_cmd_en         	;	\/\/wrap_rd_logic输出，clk_frame_buf时钟域，mcb p3 口读信号$/;"	n
wv_p_out_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[2						:0]	wv_p_out_cmd_instr     	;	\/\/wrap_rd_logic输出，clk_frame_buf时钟域，mcb p3 口读命令$/;"	n
wv_p_out_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[5						:0]	wv_p_out_cmd_bl        	;	\/\/wrap_rd_logic输出，clk_frame_buf时钟域，mcb p3 口读数据的长度$/;"	n
wv_p_out_cmd_byte_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[29						:0]	wv_p_out_cmd_byte_addr 	;	\/\/wrap_rd_logic输出，clk_frame_buf时钟域，mcb p3 口读数据的地址$/;"	n
w_p_out_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_p_out_cmd_empty      	;	\/\/mig_core输出，clk_frame_buf时钟域，mcb p3 口命令fifo空$/;"	n
w_p_out_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_p_out_cmd_full       	;	\/\/mig_core输出，clk_frame_buf时钟域，mcb p3 口命令fifo慢$/;"	n
w_p_out_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_p_out_rd_en          	;	\/\/wrap_rd_logic输出，clk_frame_buf时钟域，mcb p3 口读数据的地址$/;"	n
wv_p_out_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[DATA_WD-1				:0]	wv_p_out_rd_data       	;	\/\/wrap_rd_logic输出，clk_frame_buf时钟域，mcb p3 口读数据屏蔽信号$/;"	n
w_p_out_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_p_out_rd_full        	;	\/\/wrap_rd_logic输出，clk_frame_buf时钟域，mcb p3 口读数据$/;"	n
w_p_out_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_p_out_rd_empty       	;	\/\/mig_core输出，clk_frame_buf时钟域，mcb p3 口数据fifo空$/;"	n
w_p_out_rd_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_p_out_rd_overflow    	;	\/\/mig_core输出，clk_frame_buf时钟域，mcb p3 口数据fifo溢出$/;"	n
wv_p_out_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[6						:0]	wv_p_out_rd_count		;	\/\/mig_core输出，clk_frame_buf时钟域，mcb p3 口数据fifo数据个数$/;"	n
wv_wr_frame_ptr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[BUF_DEPTH_WD-1			:0]	wv_wr_frame_ptr     	;	\/\/wrap_wr_logic输出，clk_frame_buf时钟域，写指针$/;"	n
wv_wr_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[ADDR_WD-1				:0]	wv_wr_addr          	;	\/\/wrap_wr_logic输出，clk_frame_buf时钟域，写地址$/;"	n
wv_rd_frame_ptr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[BUF_DEPTH_WD-1			:0]	wv_rd_frame_ptr 		;	\/\/wrap_wr_logic输出，clk_frame_buf时钟域，读指针$/;"	n
wv_frame_depth	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire		[BUF_DEPTH_WD-1			:0]	wv_frame_depth			;	\/\/帧缓存深度，clk时钟域，可设置为 2-8任意值，具体深度可以停止采集才能更新帧存深度,经过停采生效时机控制。$/;"	n
w_wr_frame_ptr_changing	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_wr_frame_ptr_changing	;\/\/clk_frame_buf时钟域，写指针正在变化信号，输出给读模块，此时读指针不能变化$/;"	n
w_se_2_fvalrise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\frame_buffer.v	/^	wire									w_se_2_fvalrise			;	\/\/停采到下一帧场信号上升沿，为了避免一帧之内的重同步，将信号展宽后传给读模块，clk_vin时钟域，低电平标志停采$/;"	n
iodrp_controller	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^module iodrp_controller($/;"	m
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  input   wire  [7:0] memcell_address,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  input   wire  [7:0] write_data,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  output  reg   [7:0] read_data,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  input   wire        rd_not_write,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  input   wire        cmd_valid,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  output  wire        rdy_busy_n,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  input   wire        use_broadcast,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  input   wire        sync_rst,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  input   wire        DRP_CLK,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  output  reg         DRP_CS,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  output  wire        DRP_SDI,  \/\/output to IODRP SDI pin$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  output  reg         DRP_ADD,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  output  reg         DRP_BKST,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  input   wire        DRP_SDO   \/\/input from IODRP SDO pin$/;"	p
memcell_addr_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  reg   [7:0]   memcell_addr_reg;     \/\/ Register where memcell_address is captured during the READY state$/;"	r
data_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  reg   [7:0]   data_reg;             \/\/ Register which stores the write data until it is ready to be shifted out$/;"	r
shift_through_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  reg   [7:0]   shift_through_reg;    \/\/ The shift register which shifts out SDO and shifts in SDI.$/;"	r
load_shift_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  reg           load_shift_n;         \/\/ The signal which causes shift_through_reg to load the new value from data_out_mux, or continue to shift data in from DRP_SDO$/;"	r
addr_data_sel_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  reg           addr_data_sel_n;      \/\/ The signal which indicates where the shift_through_reg should load from.  0 -> data_reg  1 -> memcell_addr_reg$/;"	r
bit_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  reg   [2:0]   bit_cnt;              \/\/ The counter for which bit is being shifted during address or data phase$/;"	r
rd_not_write_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  reg           rd_not_write_reg;$/;"	r
AddressPhase	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  reg           AddressPhase;         \/\/ This is set after the first address phase has executed$/;"	r
capture_read_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  reg           capture_read_data;$/;"	r
data_out_mux	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  wire  [7:0]   data_out_mux;         \/\/ The mux which selects between data_reg and memcell_addr_reg for sending to shift_through_reg$/;"	n
DRP_SDI_pre	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  wire          DRP_SDI_pre;          \/\/ added so that DRP_SDI output is only active when DRP_CS is active$/;"	n
state_ascii	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_controller.v	/^  reg   [32*8-1:0]  state_ascii;$/;"	r
ALTERNATE_READ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  `define ALTERNATE_READ 1'b1$/;"	c
iodrp_mcb_controller	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^module iodrp_mcb_controller($/;"	m
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  input   wire  [7:0] memcell_address,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  input   wire  [7:0] write_data,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  output  reg   [7:0] read_data = 0,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  input   wire        rd_not_write,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  input   wire        cmd_valid,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  output  wire        rdy_busy_n,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  input   wire        use_broadcast,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  input   wire  [4:0] drp_ioi_addr,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  input   wire        sync_rst,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  input   wire        DRP_CLK,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  output  reg         DRP_CS,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  output  wire        DRP_SDI,  \/\/output to IODRP SDI pin$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  output  reg         DRP_ADD,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  output  reg         DRP_BKST,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  input   wire        DRP_SDO,   \/\/input from IODRP SDO pin$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  output  reg         MCB_UIREAD = 1'b0$/;"	p
memcell_addr_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^   reg [7:0]          memcell_addr_reg;     \/\/ Register where memcell_address is captured during the READY state$/;"	r
data_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^   reg [7:0]          data_reg;             \/\/ Register which stores the write data until it is ready to be shifted out$/;"	r
shift_through_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^   reg [8:0]          shift_through_reg;    \/\/ The shift register which shifts out SDO and shifts in SDI.$/;"	r
load_shift_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^   reg                load_shift_n;         \/\/ The signal which causes shift_through_reg to load the new value from data_out_mux, or continue to shift data in from DRP_SDO$/;"	r
addr_data_sel_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^   reg                addr_data_sel_n;      \/\/ The signal which indicates where the shift_through_reg should load from.  0 -> data_reg  1 -> memcell_addr_reg$/;"	r
bit_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^   reg [2:0]          bit_cnt= 3'b0;        \/\/ The counter for which bit is being shifted during address or data phase$/;"	r
rd_not_write_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^   reg                rd_not_write_reg;$/;"	r
AddressPhase	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^   reg                AddressPhase;         \/\/ This is set after the first address phase has executed$/;"	r
DRP_CS_pre	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^   reg                DRP_CS_pre;$/;"	r
extra_cs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^   reg                extra_cs;$/;"	r
data_out	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^   wire [8:0]   data_out;$/;"	n
data_out_mux	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^   reg  [8:0]   data_out_mux; \/\/ The mux which selects between data_reg and memcell_addr_reg for sending to shift_through_reg$/;"	r
DRP_SDI_pre	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^   wire DRP_SDI_pre;          \/\/added so that DRP_SDI output is only active when DRP_CS is active$/;"	n
state_ascii	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^   reg [32*8-1:0] state_ascii;$/;"	r
shift_n_expand	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^task shift_n_expand ($/;"	t
data_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  input   [7:0] data_in,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\iodrp_mcb_controller.v	/^  output  [8:0] data_out$/;"	p
DEBUG	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^`define DEBUG$/;"	c
mcb_raw_wrapper	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^module mcb_raw_wrapper #$/;"	m
C_MEMCLK_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEMCLK_PERIOD          = 2500,       \/\/ \/Mem clk period (in ps)$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_PORT_ENABLE            = 6'b111111,    \/\/  config1 : 6b'111111,  config2: 4'b1111. config3 : 3'b111, config4: 2'b11, config5 1'b1$/;"	c
C_MEM_ADDR_ORDER	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_ADDR_ORDER             = "BANK_ROW_COLUMN" , \/\/RowBankCol\/\/ADDR_ORDER_MC : 0: Bank Row Col 1: Row Bank Col. User Address mapping oreder$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter C_USR_INTERFACE_MODE       = "NATIVE", \/\/ Option is "NATIVE", "AXI"$/;"	c
C_ARB_NUM_TIME_SLOTS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_ARB_NUM_TIME_SLOTS     = 12,                      \/\/ For advance mode, allow user to either choose 10 or 12$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_ARB_TIME_SLOT_0        = 18'o012345,               \/\/ Config 1: "B32_B32_X32_X32_X32_X32"$/;"	c
C_ARB_TIME_SLOT_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_ARB_TIME_SLOT_1        = 18'o123450,               \/\/            User port 0 --->MCB port 0,User port 1 --->MCB port 1 $/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_ARB_TIME_SLOT_2        = 18'o234501,               \/\/            User port 2 --->MCB port 2,User port 3 --->MCB port 3$/;"	c
C_ARB_TIME_SLOT_3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_ARB_TIME_SLOT_3        = 18'o345012,               \/\/            User port 4 --->MCB port 4,User port 5 --->MCB port 5$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_ARB_TIME_SLOT_4        = 18'o450123,               \/\/ Config 2: "B32_B32_B32_B32"  $/;"	c
C_ARB_TIME_SLOT_5	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_ARB_TIME_SLOT_5        = 18'o501234,             \/\/            User port 0     --->  MCB port 0$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_ARB_TIME_SLOT_6        = 18'o012345,             \/\/            User port 1     --->  MCB port 1$/;"	c
C_ARB_TIME_SLOT_7	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_ARB_TIME_SLOT_7        = 18'o123450,             \/\/            User port 2     --->  MCB port 2$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_ARB_TIME_SLOT_8        = 18'o234501,             \/\/            User port 3     --->  MCB port 4$/;"	c
C_ARB_TIME_SLOT_9	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_ARB_TIME_SLOT_9        = 18'o345012,             \/\/ Config 3: "B64_B32_B3"   $/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_ARB_TIME_SLOT_10       = 18'o450123,             \/\/            User port 0     --->  MCB port 0$/;"	c
C_ARB_TIME_SLOT_11	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_ARB_TIME_SLOT_11       = 18'o501234,             \/\/            User port 1     --->  MCB port 2$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_PORT_CONFIG               =  "B128",     $/;"	c
C_MEM_TRAS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_TRAS              =   45000,            \/\/CEIL (tRAS\/tCK)$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_TRCD               =   12500,            \/\/CEIL (tRCD\/tCK)$/;"	c
C_MEM_TREFI	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_TREFI              =   7800,             \/\/CEIL (tREFI\/tCK) number of clocks$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_TRFC               =   127500,           \/\/CEIL (tRFC\/tCK)$/;"	c
C_MEM_TRP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_TRP                =   12500,            \/\/CEIL (tRP\/tCK)$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_TWR                =   15000,            \/\/CEIL (tWR\/tCK)$/;"	c
C_MEM_TRTP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_TRTP               =   7500,             \/\/CEIL (tRTP\/tCK)$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_TWTR               =   7500,$/;"	c
C_NUM_DQ_PINS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_NUM_DQ_PINS               =  8,                   $/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_TYPE                  =  "DDR3",  $/;"	c
C_MEM_DENSITY	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_DENSITY               =  "512M",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_BURST_LEN             =  8,       \/\/ MIG Rules for setting this parameter$/;"	c
C_MEM_CAS_LATENCY	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_CAS_LATENCY           =  4,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_ADDR_WIDTH            =  13,    \/\/ extracted from selected Memory part$/;"	c
C_MEM_BANKADDR_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_BANKADDR_WIDTH        =  3,     \/\/ extracted from selected Memory part$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_NUM_COL_BITS          =  11,    \/\/ extracted from selected Memory part$/;"	c
C_MEM_DDR3_CAS_LATENCY	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_DDR3_CAS_LATENCY      = 7,   $/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_MOBILE_PA_SR          = "FULL",  \/\/"FULL", "HALF" Mobile DDR Partial Array Self-Refresh $/;"	c
C_MEM_DDR1_2_ODS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_DDR1_2_ODS            = "FULL",  \/\/"FULL"  :REDUCED" $/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_DDR3_ODS              = "DIV6",   $/;"	c
C_MEM_DDR2_RTT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_DDR2_RTT              = "50OHMS",    $/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_DDR3_RTT              =  "DIV2",  $/;"	c
C_MEM_MDDR_ODS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_MDDR_ODS              =  "FULL",   $/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_DDR2_DIFF_DQS_EN      =  "YES", $/;"	c
C_MEM_DDR2_3_PA_SR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_DDR2_3_PA_SR          =  "OFF",  $/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_DDR3_CAS_WR_LATENCY   =   5,        \/\/ this parameter is hardcoded  by MIG tool which depends on the memory clock frequency$/;"	c
C_MEM_DDR3_AUTO_SR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_DDR3_AUTO_SR         =  "ENABLED",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_DDR2_3_HIGH_TEMP_SR  =  "NORMAL",$/;"	c
C_MEM_DDR3_DYN_WRT_ODT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_DDR3_DYN_WRT_ODT     =  "OFF",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MEM_TZQINIT_MAXCNT       = 10'd512,  \/\/ DDR3 Minimum delay between resets$/;"	c
C_MC_CALIB_BYPASS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MC_CALIB_BYPASS        = "NO",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MC_CALIBRATION_RA      = 15'h0000,$/;"	c
C_MC_CALIBRATION_BA	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MC_CALIBRATION_BA      = 3'h0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter C_CALIB_SOFT_IP           = "TRUE",$/;"	c
C_SKIP_IN_TERM_CAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter C_SKIP_IN_TERM_CAL = 1'b0,     \/\/provides option to skip the input termination calibration$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter C_SKIP_DYNAMIC_CAL = 1'b0,     \/\/provides option to skip the dynamic delay calibration$/;"	c
C_SKIP_DYN_IN_TERM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter C_SKIP_DYN_IN_TERM = 1'b1,     \/\/ provides option to skip the input termination calibration$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter C_SIMULATION       = "FALSE",  \/\/ Tells us whether the design is being simulated or implemented$/;"	c
LDQSP_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter LDQSP_TAP_DELAY_VAL  = 0,  \/\/ 0 to 255 inclusive$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter UDQSP_TAP_DELAY_VAL  = 0,  \/\/ 0 to 255 inclusive$/;"	c
LDQSN_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter LDQSN_TAP_DELAY_VAL  = 0,  \/\/ 0 to 255 inclusive$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter UDQSN_TAP_DELAY_VAL  = 0,  \/\/ 0 to 255 inclusive$/;"	c
DQ0_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ0_TAP_DELAY_VAL  = 0,  \/\/ 0 to 255 inclusive$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ1_TAP_DELAY_VAL  = 0,  \/\/ 0 to 255 inclusive$/;"	c
DQ2_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ2_TAP_DELAY_VAL  = 0,  \/\/ 0 to 255 inclusive$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ3_TAP_DELAY_VAL  = 0,  \/\/ 0 to 255 inclusive$/;"	c
DQ4_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ4_TAP_DELAY_VAL  = 0,  \/\/ 0 to 255 inclusive$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ5_TAP_DELAY_VAL  = 0,  \/\/ 0 to 255 inclusive$/;"	c
DQ6_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ6_TAP_DELAY_VAL  = 0,  \/\/ 0 to 255 inclusive$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ7_TAP_DELAY_VAL  = 0,  \/\/ 0 to 255 inclusive$/;"	c
DQ8_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ8_TAP_DELAY_VAL  = 0,  \/\/ 0 to 255 inclusive$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ9_TAP_DELAY_VAL  = 0,  \/\/ 0 to 255 inclusive$/;"	c
DQ10_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ10_TAP_DELAY_VAL = 0,  \/\/ 0 to 255 inclusive$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ11_TAP_DELAY_VAL = 0,  \/\/ 0 to 255 inclusive$/;"	c
DQ12_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ12_TAP_DELAY_VAL = 0,  \/\/ 0 to 255 inclusive$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ13_TAP_DELAY_VAL = 0,  \/\/ 0 to 255 inclusive$/;"	c
DQ14_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ14_TAP_DELAY_VAL = 0,  \/\/ 0 to 255 inclusive$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter DQ15_TAP_DELAY_VAL = 0,  \/\/ 0 to 255 inclusive$/;"	c
C_MC_CALIBRATION_CA	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MC_CALIBRATION_CA      = 12'h000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MC_CALIBRATION_CLK_DIV     = 1,$/;"	c
C_MC_CALIBRATION_MODE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MC_CALIBRATION_MODE    = "CALIBRATION"     ,   \/\/ "CALIBRATION", "NOCALIBRATION"$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter  C_MC_CALIBRATION_DELAY   = "HALF",   \/\/ "QUARTER", "HALF","THREEQUARTER", "FULL"$/;"	c
C_P0_MASK_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter C_P0_MASK_SIZE           = 4,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter C_P0_DATA_PORT_SIZE      = 32,$/;"	c
C_P1_MASK_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter C_P1_MASK_SIZE           = 4,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^parameter C_P1_DATA_PORT_SIZE         = 32$/;"	c
sysclk_2x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input sysclk_2x,                         $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input sysclk_2x_180,                      $/;"	p
pll_ce_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input pll_ce_0,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input pll_ce_90,$/;"	p
pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input pll_lock,                          $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input sys_rst,                         $/;"	p
p0_arb_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p0_arb_en,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p0_cmd_clk,$/;"	p
p0_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p0_cmd_en,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [2:0]       p0_cmd_instr,$/;"	p
p0_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [5:0]       p0_cmd_bl,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [29:0]      p0_cmd_byte_addr,$/;"	p
p0_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p0_cmd_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p0_cmd_full,$/;"	p
p0_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p0_wr_clk,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p0_wr_en,$/;"	p
p0_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [C_P0_MASK_SIZE - 1:0]      p0_wr_mask,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [C_P0_DATA_PORT_SIZE - 1:0] p0_wr_data,$/;"	p
p0_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p0_wr_full,        \/\/$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p0_wr_empty,\/\/$/;"	p
p0_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [6:0]      p0_wr_count,\/\/$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p0_wr_underrun,\/\/$/;"	p
p0_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p0_wr_error,\/\/$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p0_rd_clk,$/;"	p
p0_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p0_rd_en,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [C_P0_DATA_PORT_SIZE - 1:0]        p0_rd_data,$/;"	p
p0_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p0_rd_full,\/\/$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p0_rd_empty,\/\/$/;"	p
p0_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [6:0]      p0_rd_count,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p0_rd_overflow,\/\/$/;"	p
p0_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p0_rd_error,\/\/$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p1_arb_en,$/;"	p
p1_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p1_cmd_clk,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p1_cmd_en,$/;"	p
p1_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [2:0]       p1_cmd_instr,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [5:0]       p1_cmd_bl,$/;"	p
p1_cmd_byte_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [29:0]      p1_cmd_byte_addr,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p1_cmd_empty,$/;"	p
p1_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p1_cmd_full,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p1_wr_clk,$/;"	p
p1_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p1_wr_en,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [C_P1_MASK_SIZE - 1:0]      p1_wr_mask,$/;"	p
p1_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [C_P1_DATA_PORT_SIZE - 1:0] p1_wr_data,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p1_wr_full,$/;"	p
p1_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p1_wr_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [6:0]      p1_wr_count,$/;"	p
p1_wr_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p1_wr_underrun,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p1_wr_error,$/;"	p
p1_rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p1_rd_clk,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p1_rd_en,$/;"	p
p1_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [C_P1_DATA_PORT_SIZE - 1:0]        p1_rd_data,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p1_rd_full,$/;"	p
p1_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p1_rd_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [6:0]      p1_rd_count,$/;"	p
p1_rd_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p1_rd_overflow,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p1_rd_error,$/;"	p
p2_arb_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p2_arb_en,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p2_cmd_clk,$/;"	p
p2_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p2_cmd_en,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [2:0]       p2_cmd_instr,$/;"	p
p2_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [5:0]       p2_cmd_bl,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [29:0]      p2_cmd_byte_addr,$/;"	p
p2_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p2_cmd_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p2_cmd_full,$/;"	p
p2_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p2_wr_clk,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p2_wr_en,$/;"	p
p2_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [3:0]       p2_wr_mask,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [31:0]      p2_wr_data,$/;"	p
p2_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p2_wr_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p2_wr_empty,$/;"	p
p2_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [6:0]      p2_wr_count,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p2_wr_underrun,$/;"	p
p2_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p2_wr_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p2_rd_clk,$/;"	p
p2_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p2_rd_en,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [31:0]     p2_rd_data,$/;"	p
p2_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p2_rd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p2_rd_empty,$/;"	p
p2_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [6:0]      p2_rd_count,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p2_rd_overflow,$/;"	p
p2_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p2_rd_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p3_arb_en,$/;"	p
p3_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p3_cmd_clk,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p3_cmd_en,$/;"	p
p3_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [2:0]       p3_cmd_instr,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [5:0]       p3_cmd_bl,$/;"	p
p3_cmd_byte_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [29:0]      p3_cmd_byte_addr,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p3_cmd_empty,$/;"	p
p3_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p3_cmd_full,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p3_wr_clk,$/;"	p
p3_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p3_wr_en,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [3:0]       p3_wr_mask,$/;"	p
p3_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [31:0]      p3_wr_data,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p3_wr_full,$/;"	p
p3_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p3_wr_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [6:0]      p3_wr_count,$/;"	p
p3_wr_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p3_wr_underrun,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p3_wr_error,$/;"	p
p3_rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p3_rd_clk,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p3_rd_en,$/;"	p
p3_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [31:0]     p3_rd_data,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p3_rd_full,$/;"	p
p3_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p3_rd_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [6:0]      p3_rd_count,$/;"	p
p3_rd_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p3_rd_overflow,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p3_rd_error,$/;"	p
p4_arb_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p4_arb_en,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p4_cmd_clk,$/;"	p
p4_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p4_cmd_en,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [2:0]       p4_cmd_instr,$/;"	p
p4_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [5:0]       p4_cmd_bl,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [29:0]      p4_cmd_byte_addr,$/;"	p
p4_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p4_cmd_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p4_cmd_full,$/;"	p
p4_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p4_wr_clk,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p4_wr_en,$/;"	p
p4_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [3:0]       p4_wr_mask,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [31:0]      p4_wr_data,$/;"	p
p4_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p4_wr_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p4_wr_empty,$/;"	p
p4_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [6:0]      p4_wr_count,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p4_wr_underrun,$/;"	p
p4_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p4_wr_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p4_rd_clk,$/;"	p
p4_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p4_rd_en,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [31:0]     p4_rd_data,$/;"	p
p4_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p4_rd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p4_rd_empty,$/;"	p
p4_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [6:0]      p4_rd_count,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p4_rd_overflow,$/;"	p
p4_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p4_rd_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p5_arb_en,$/;"	p
p5_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p5_cmd_clk,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p5_cmd_en,$/;"	p
p5_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [2:0]       p5_cmd_instr,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [5:0]       p5_cmd_bl,$/;"	p
p5_cmd_byte_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [29:0]      p5_cmd_byte_addr,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p5_cmd_empty,$/;"	p
p5_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p5_cmd_full,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p5_wr_clk,$/;"	p
p5_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p5_wr_en,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [3:0]       p5_wr_mask,$/;"	p
p5_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input [31:0]      p5_wr_data,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p5_wr_full,$/;"	p
p5_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p5_wr_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [6:0]      p5_wr_count,$/;"	p
p5_wr_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p5_wr_underrun,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p5_wr_error,$/;"	p
p5_rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p5_rd_clk,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input             p5_rd_en,$/;"	p
p5_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [31:0]     p5_rd_data,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p5_rd_full,$/;"	p
p5_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p5_rd_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [6:0]      p5_rd_count,$/;"	p
p5_rd_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p5_rd_overflow,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output            p5_rd_error,$/;"	p
mcbx_dram_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [C_MEM_ADDR_WIDTH-1:0]     mcbx_dram_addr,  $/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output [C_MEM_BANKADDR_WIDTH-1:0] mcbx_dram_ba,$/;"	p
mcbx_dram_ras_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            mcbx_dram_ras_n,                        $/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            mcbx_dram_cas_n,                        $/;"	p
mcbx_dram_we_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            mcbx_dram_we_n,                         $/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            mcbx_dram_cke,                          $/;"	p
mcbx_dram_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            mcbx_dram_clk,                          $/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            mcbx_dram_clk_n,                        $/;"	p
mcbx_dram_dq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      inout [C_NUM_DQ_PINS-1:0]         mcbx_dram_dq,              $/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      inout                             mcbx_dram_dqs,                          $/;"	p
mcbx_dram_dqs_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      inout                             mcbx_dram_dqs_n,                        $/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      inout                             mcbx_dram_udqs,                         $/;"	p
mcbx_dram_udqs_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      inout                             mcbx_dram_udqs_n,                       $/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            mcbx_dram_udm,                          $/;"	p
mcbx_dram_ldm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            mcbx_dram_ldm,                          $/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            mcbx_dram_odt,                          $/;"	p
mcbx_dram_ddr3_rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            mcbx_dram_ddr3_rst,                     $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input calib_recal,              \/\/ Input signal to trigger calibration$/;"	p
rzq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      inout                             rzq,           \/\/ RZQ pin from board - expected to have a 2*R resistor to ground$/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      inout                             zio,           \/\/ Z-stated IO pin - either unbonded IO, or IO garanteed not to be driven externally$/;"	p
ui_read	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_read,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_add,$/;"	p
ui_cs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_cs,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_clk,$/;"	p
ui_sdi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_sdi,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input     [4:0]                   ui_addr,$/;"	p
ui_broadcast	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_broadcast,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_drp_update,$/;"	p
ui_done_cal	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_done_cal,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_cmd,$/;"	p
ui_cmd_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_cmd_in,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_cmd_en,$/;"	p
ui_dqcount	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input     [3:0]                   ui_dqcount,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_dq_lower_dec,$/;"	p
ui_dq_lower_inc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_dq_lower_inc,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_dq_upper_dec,$/;"	p
ui_dq_upper_inc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_dq_upper_inc,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_udqs_inc,$/;"	p
ui_udqs_dec	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_udqs_dec,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_ldqs_inc,$/;"	p
ui_ldqs_dec	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             ui_ldqs_dec,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output     [7:0]                  uo_data,$/;"	p
uo_data_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            uo_data_valid,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            uo_done_cal,$/;"	p
uo_cmd_ready_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            uo_cmd_ready_in,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            uo_refrsh_flag,$/;"	p
uo_cal_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            uo_cal_start,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            uo_sdo,$/;"	p
status	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output   [31:0]                   status,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      input                             selfrefresh_enter,              $/;"	p
selfrefresh_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^      output                            selfrefresh_mode$/;"	p
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^  function integer cdiv (input integer num,$/;"	f
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^                         input integer div); \/\/ ceiling divide$/;"	p
addr_in0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [31:0]  addr_in0;$/;"	n
allzero	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^reg [127:0]  allzero = 0;$/;"	r
dqs_out_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       dqs_out_p;              $/;"	n
dqs_out_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       dqs_out_n;              $/;"	n
dqs_sys_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       dqs_sys_p;              \/\/from dqs_gen to IOclk network$/;"	n
dqs_sys_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       dqs_sys_n;              \/\/from dqs_gen to IOclk network$/;"	n
udqs_sys_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       udqs_sys_p;$/;"	n
udqs_sys_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       udqs_sys_n;$/;"	n
dqs_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       dqs_p;                  \/\/ open net now ?$/;"	n
dqs_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       dqs_n;                  \/\/ open net now ?$/;"	n
dqIO_w_en_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire dqIO_w_en_0;                \/\/enable DQ pads$/;"	n
dqsIO_w_en_90_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire dqsIO_w_en_90_p;            \/\/enable p side of DQS$/;"	n
dqsIO_w_en_90_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire dqsIO_w_en_90_n;            \/\/enable n side of DQS$/;"	n
address_90	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [14:0]   address_90;$/;"	n
ba_90	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0]    ba_90;     $/;"	n
ras_90	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire          ras_90;$/;"	n
cas_90	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire          cas_90;$/;"	n
we_90	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire          we_90 ;$/;"	n
cke_90	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire          cke_90;$/;"	n
odt_90	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire          odt_90;$/;"	n
rst_90	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire          rst_90;$/;"	n
ioi_drp_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire          ioi_drp_clk;          \/\/DRP interface - synchronous clock output$/;"	n
ioi_drp_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [4:0]   ioi_drp_addr;         \/\/DRP interface - IOI selection$/;"	n
ioi_drp_sdo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire          ioi_drp_sdo;          \/\/DRP interface - serial output for commmands$/;"	n
ioi_drp_sdi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire          ioi_drp_sdi;          \/\/DRP interface - serial input for commands$/;"	n
ioi_drp_cs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire          ioi_drp_cs;           \/\/DRP interface - chip select doubles as DONE signal$/;"	n
ioi_drp_add	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire          ioi_drp_add;          \/\/DRP interface - serial address signal$/;"	n
ioi_drp_broadcast	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire          ioi_drp_broadcast;  $/;"	n
ioi_drp_train	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire          ioi_drp_train;    $/;"	n
dqdonecount	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]dqdonecount; \/\/select signal for the datacapture 16 to 1 mux$/;"	n
dq_in_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  dq_in_p;          \/\/positive signal sent to calibration logic$/;"	n
dq_in_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  dq_in_n;          \/\/negative signal sent to calibration logic$/;"	n
cal_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  cal_done;   $/;"	n
udqs_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       udqs_n;$/;"	n
udqs_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       udqs_p;$/;"	n
udqs_dqocal_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire            udqs_dqocal_p;$/;"	n
udqs_dqocal_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire            udqs_dqocal_n;$/;"	n
df_en_n90	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire df_en_n90  ;$/;"	n
ioi_int_tmp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire ioi_int_tmp;$/;"	n
dqo_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [15:0]dqo_n;  $/;"	n
dqo_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [15:0]dqo_p;  $/;"	n
dqnlm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire dqnlm;      $/;"	n
dqplm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire dqplm;      $/;"	n
dqnum	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire dqnum;      $/;"	n
dqpum	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire dqpum;      $/;"	n
ioi_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [C_MEM_ADDR_WIDTH-1:0]ioi_addr; $/;"	n
ioi_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [C_MEM_BANKADDR_WIDTH-1:0]ioi_ba;    $/;"	n
ioi_cas	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  ioi_cas;   $/;"	n
ioi_ck	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  ioi_ck;    $/;"	n
ioi_ckn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  ioi_ckn;    $/;"	n
ioi_cke	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  ioi_cke;   $/;"	n
ioi_dq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [C_NUM_DQ_PINS-1:0]ioi_dq; $/;"	n
ioi_dqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  ioi_dqs;   $/;"	n
ioi_dqsn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  ioi_dqsn;$/;"	n
ioi_udqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  ioi_udqs;$/;"	n
ioi_udqsn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  ioi_udqsn;   $/;"	n
ioi_odt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  ioi_odt;   $/;"	n
ioi_ras	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  ioi_ras;   $/;"	n
ioi_rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  ioi_rst;   $/;"	n
ioi_we	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  ioi_we;   $/;"	n
ioi_udm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  ioi_udm;$/;"	n
ioi_ldm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  ioi_ldm;$/;"	n
in_dq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [15:0] in_dq;$/;"	n
in_pre_dq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [C_NUM_DQ_PINS-1:0] in_pre_dq;$/;"	n
in_dqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire            in_dqs;     $/;"	n
in_pre_dqsp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire            in_pre_dqsp;$/;"	n
in_pre_dqsn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire            in_pre_dqsn;$/;"	n
in_pre_udqsp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire            in_pre_udqsp;$/;"	n
in_pre_udqsn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire            in_pre_udqsn;$/;"	n
in_udqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire            in_udqs;$/;"	n
t_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [C_MEM_ADDR_WIDTH-1:0]t_addr; $/;"	n
t_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [C_MEM_BANKADDR_WIDTH-1:0]t_ba;    $/;"	n
t_cas	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  t_cas;$/;"	n
t_ck	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  t_ck ;$/;"	n
t_ckn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  t_ckn;$/;"	n
t_cke	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  t_cke;$/;"	n
t_dq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [C_NUM_DQ_PINS-1:0]t_dq;$/;"	n
t_dqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  t_dqs;     $/;"	n
t_dqsn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  t_dqsn;$/;"	n
t_udqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  t_udqs;$/;"	n
t_udqsn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  t_udqsn;$/;"	n
t_odt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  t_odt;     $/;"	n
t_ras	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  t_ras;     $/;"	n
t_rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  t_rst;     $/;"	n
t_we	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  t_we ;     $/;"	n
t_udm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  t_udm  ;$/;"	n
t_ldm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  t_ldm  ;$/;"	n
idelay_dqs_ioi_s	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire             idelay_dqs_ioi_s;$/;"	n
idelay_dqs_ioi_m	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire             idelay_dqs_ioi_m;$/;"	n
idelay_udqs_ioi_s	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire             idelay_udqs_ioi_s;$/;"	n
idelay_udqs_ioi_m	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire             idelay_udqs_ioi_m;$/;"	n
dqs_pin	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  dqs_pin;$/;"	n
udqs_pin	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  udqs_pin;$/;"	n
p0_cmd_ra	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [14:0]p0_cmd_ra;$/;"	n
p0_cmd_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0]p0_cmd_ba; $/;"	n
p0_cmd_ca	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [11:0]p0_cmd_ca;$/;"	n
p1_cmd_ra	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [14:0]p1_cmd_ra;$/;"	n
p1_cmd_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0]p1_cmd_ba; $/;"	n
p1_cmd_ca	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [11:0]p1_cmd_ca;$/;"	n
p2_cmd_ra	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [14:0]p2_cmd_ra;$/;"	n
p2_cmd_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0]p2_cmd_ba; $/;"	n
p2_cmd_ca	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [11:0]p2_cmd_ca;$/;"	n
p3_cmd_ra	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [14:0]p3_cmd_ra;$/;"	n
p3_cmd_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0]p3_cmd_ba; $/;"	n
p3_cmd_ca	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [11:0]p3_cmd_ca;$/;"	n
p4_cmd_ra	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [14:0]p4_cmd_ra;$/;"	n
p4_cmd_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0]p4_cmd_ba; $/;"	n
p4_cmd_ca	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [11:0]p4_cmd_ca;$/;"	n
p5_cmd_ra	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [14:0]p5_cmd_ra;$/;"	n
p5_cmd_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0]p5_cmd_ba; $/;"	n
p5_cmd_ca	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [11:0]p5_cmd_ca;$/;"	n
mig_p0_arb_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p0_arb_en;   $/;"	n
mig_p0_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p0_cmd_clk;    $/;"	n
mig_p0_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p0_cmd_en;     $/;"	n
mig_p0_cmd_ra	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [14:0] mig_p0_cmd_ra;     $/;"	n
mig_p0_cmd_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0]  mig_p0_cmd_ba;     $/;"	n
mig_p0_cmd_ca	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [11:0] mig_p0_cmd_ca;     $/;"	n
mig_p0_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0]  mig_p0_cmd_instr;   $/;"	n
mig_p0_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [5:0]  mig_p0_cmd_bl;      $/;"	n
mig_p0_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p0_cmd_empty;   $/;"	n
mig_p0_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p0_cmd_full;    $/;"	n
mig_p1_arb_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p1_arb_en;   $/;"	n
mig_p1_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p1_cmd_clk;    $/;"	n
mig_p1_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p1_cmd_en;     $/;"	n
mig_p1_cmd_ra	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [14:0] mig_p1_cmd_ra;     $/;"	n
mig_p1_cmd_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0] mig_p1_cmd_ba;     $/;"	n
mig_p1_cmd_ca	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [11:0] mig_p1_cmd_ca;     $/;"	n
mig_p1_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0]  mig_p1_cmd_instr;   $/;"	n
mig_p1_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [5:0]  mig_p1_cmd_bl;      $/;"	n
mig_p1_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p1_cmd_empty;   $/;"	n
mig_p1_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p1_cmd_full;    $/;"	n
mig_p2_arb_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p2_arb_en;   $/;"	n
mig_p2_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p2_cmd_clk;    $/;"	n
mig_p2_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p2_cmd_en;     $/;"	n
mig_p2_cmd_ra	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [14:0] mig_p2_cmd_ra;     $/;"	n
mig_p2_cmd_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0] mig_p2_cmd_ba;     $/;"	n
mig_p2_cmd_ca	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [11:0] mig_p2_cmd_ca;     $/;"	n
mig_p2_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0]  mig_p2_cmd_instr;   $/;"	n
mig_p2_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [5:0]  mig_p2_cmd_bl;      $/;"	n
mig_p2_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p2_cmd_empty;   $/;"	n
mig_p2_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p2_cmd_full;    $/;"	n
mig_p3_arb_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p3_arb_en;   $/;"	n
mig_p3_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p3_cmd_clk;    $/;"	n
mig_p3_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p3_cmd_en;     $/;"	n
mig_p3_cmd_ra	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [14:0] mig_p3_cmd_ra;     $/;"	n
mig_p3_cmd_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0] mig_p3_cmd_ba;     $/;"	n
mig_p3_cmd_ca	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [11:0] mig_p3_cmd_ca;     $/;"	n
mig_p3_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0]  mig_p3_cmd_instr;   $/;"	n
mig_p3_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [5:0]  mig_p3_cmd_bl;      $/;"	n
mig_p3_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p3_cmd_empty;   $/;"	n
mig_p3_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p3_cmd_full;    $/;"	n
mig_p4_arb_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p4_arb_en;   $/;"	n
mig_p4_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p4_cmd_clk;    $/;"	n
mig_p4_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p4_cmd_en;     $/;"	n
mig_p4_cmd_ra	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [14:0] mig_p4_cmd_ra;     $/;"	n
mig_p4_cmd_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0] mig_p4_cmd_ba;     $/;"	n
mig_p4_cmd_ca	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [11:0] mig_p4_cmd_ca;     $/;"	n
mig_p4_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0]  mig_p4_cmd_instr;   $/;"	n
mig_p4_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [5:0]  mig_p4_cmd_bl;      $/;"	n
mig_p4_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p4_cmd_empty;   $/;"	n
mig_p4_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p4_cmd_full;    $/;"	n
mig_p5_arb_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p5_arb_en;   $/;"	n
mig_p5_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p5_cmd_clk;    $/;"	n
mig_p5_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p5_cmd_en;     $/;"	n
mig_p5_cmd_ra	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [14:0] mig_p5_cmd_ra;     $/;"	n
mig_p5_cmd_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0] mig_p5_cmd_ba;     $/;"	n
mig_p5_cmd_ca	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [11:0] mig_p5_cmd_ca;     $/;"	n
mig_p5_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [2:0]  mig_p5_cmd_instr;   $/;"	n
mig_p5_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [5:0]  mig_p5_cmd_bl;      $/;"	n
mig_p5_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p5_cmd_empty;   $/;"	n
mig_p5_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p5_cmd_full;    $/;"	n
mig_p0_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p0_wr_clk;$/;"	n
mig_p0_rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p0_rd_clk;$/;"	n
mig_p1_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p1_wr_clk;$/;"	n
mig_p1_rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p1_rd_clk;$/;"	n
mig_p2_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p2_clk;$/;"	n
mig_p3_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p3_clk;$/;"	n
mig_p4_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p4_clk;$/;"	n
mig_p5_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire        mig_p5_clk;$/;"	n
mig_p0_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p0_wr_en;$/;"	n
mig_p0_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p0_rd_en;$/;"	n
mig_p1_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p1_wr_en;$/;"	n
mig_p1_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p1_rd_en;$/;"	n
mig_p2_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p2_en;$/;"	n
mig_p3_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p3_en; $/;"	n
mig_p4_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p4_en; $/;"	n
mig_p5_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p5_en; $/;"	n
mig_p0_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [31:0]mig_p0_wr_data;$/;"	n
mig_p1_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [31:0]mig_p1_wr_data;$/;"	n
mig_p2_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [31:0]mig_p2_wr_data;$/;"	n
mig_p3_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [31:0]mig_p3_wr_data;$/;"	n
mig_p4_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [31:0]mig_p4_wr_data;$/;"	n
mig_p5_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [31:0]mig_p5_wr_data;$/;"	n
mig_p0_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [C_P0_MASK_SIZE-1:0]mig_p0_wr_mask;$/;"	n
mig_p1_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [C_P1_MASK_SIZE-1:0]mig_p1_wr_mask;$/;"	n
mig_p2_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]mig_p2_wr_mask;$/;"	n
mig_p3_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]mig_p3_wr_mask;$/;"	n
mig_p4_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]mig_p4_wr_mask;$/;"	n
mig_p5_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]mig_p5_wr_mask;$/;"	n
mig_p0_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [31:0]mig_p0_rd_data; $/;"	n
mig_p1_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [31:0]mig_p1_rd_data; $/;"	n
mig_p2_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [31:0]mig_p2_rd_data; $/;"	n
mig_p3_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [31:0]mig_p3_rd_data; $/;"	n
mig_p4_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [31:0]mig_p4_rd_data; $/;"	n
mig_p5_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [31:0]mig_p5_rd_data; $/;"	n
mig_p0_rd_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  mig_p0_rd_overflow;$/;"	n
mig_p1_rd_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  mig_p1_rd_overflow;$/;"	n
mig_p2_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  mig_p2_overflow;$/;"	n
mig_p3_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  mig_p3_overflow;$/;"	n
mig_p4_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  mig_p4_overflow;$/;"	n
mig_p5_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  mig_p5_overflow;$/;"	n
mig_p0_wr_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  mig_p0_wr_underrun;$/;"	n
mig_p1_wr_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  mig_p1_wr_underrun;$/;"	n
mig_p2_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  mig_p2_underrun;  $/;"	n
mig_p3_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  mig_p3_underrun;  $/;"	n
mig_p4_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  mig_p4_underrun;  $/;"	n
mig_p5_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  mig_p5_underrun;  $/;"	n
mig_p0_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p0_rd_error;$/;"	n
mig_p0_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p0_wr_error;$/;"	n
mig_p1_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p1_rd_error;$/;"	n
mig_p1_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p1_wr_error;$/;"	n
mig_p2_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p2_error;    $/;"	n
mig_p3_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p3_error;    $/;"	n
mig_p4_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p4_error;    $/;"	n
mig_p5_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       mig_p5_error;    $/;"	n
mig_p0_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [6:0]mig_p0_wr_count;$/;"	n
mig_p1_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [6:0]mig_p1_wr_count;$/;"	n
mig_p0_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [6:0]mig_p0_rd_count;$/;"	n
mig_p1_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [6:0]mig_p1_rd_count;$/;"	n
mig_p2_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [6:0]mig_p2_count;$/;"	n
mig_p3_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [6:0]mig_p3_count;$/;"	n
mig_p4_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [6:0]mig_p4_count;$/;"	n
mig_p5_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [6:0]mig_p5_count;$/;"	n
mig_p0_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  mig_p0_wr_full;$/;"	n
mig_p1_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  mig_p1_wr_full;$/;"	n
mig_p0_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mig_p0_rd_empty;$/;"	n
mig_p1_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mig_p1_rd_empty;$/;"	n
mig_p0_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mig_p0_wr_empty;$/;"	n
mig_p1_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mig_p1_wr_empty;$/;"	n
mig_p0_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mig_p0_rd_full;$/;"	n
mig_p1_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mig_p1_rd_full;$/;"	n
mig_p2_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mig_p2_full;$/;"	n
mig_p3_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mig_p3_full;$/;"	n
mig_p4_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mig_p4_full;$/;"	n
mig_p5_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mig_p5_full;$/;"	n
mig_p2_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mig_p2_empty;$/;"	n
mig_p3_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mig_p3_empty;$/;"	n
mig_p4_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mig_p4_empty;$/;"	n
mig_p5_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mig_p5_empty;$/;"	n
selfrefresh_mcb_enter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire selfrefresh_mcb_enter;$/;"	n
selfrefresh_mcb_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire selfrefresh_mcb_mode ;$/;"	n
tst_cmd_test_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           tst_cmd_test_en;$/;"	n
tst_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire   [7:0]   tst_sel;$/;"	n
tst_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire   [15:0]  tst_in;$/;"	n
tst_scan_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           tst_scan_clk;$/;"	n
tst_scan_rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           tst_scan_rst;$/;"	n
tst_scan_set	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           tst_scan_set;$/;"	n
tst_scan_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           tst_scan_en;$/;"	n
tst_scan_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           tst_scan_in;$/;"	n
tst_scan_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           tst_scan_mode;$/;"	n
p0w_tst_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p0w_tst_en;$/;"	n
p0r_tst_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p0r_tst_en;$/;"	n
p1w_tst_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p1w_tst_en;$/;"	n
p1r_tst_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p1r_tst_en;$/;"	n
p2_tst_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p2_tst_en;$/;"	n
p3_tst_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p3_tst_en;$/;"	n
p4_tst_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p4_tst_en;$/;"	n
p5_tst_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p5_tst_en;$/;"	n
p0_tst_wr_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p0_tst_wr_clk_en;$/;"	n
p0_tst_rd_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p0_tst_rd_clk_en;$/;"	n
p1_tst_wr_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p1_tst_wr_clk_en;$/;"	n
p1_tst_rd_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p1_tst_rd_clk_en;$/;"	n
p2_tst_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p2_tst_clk_en;$/;"	n
p3_tst_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p3_tst_clk_en;$/;"	n
p4_tst_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p4_tst_clk_en;$/;"	n
p5_tst_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p5_tst_clk_en;$/;"	n
p0w_tst_wr_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire   [3:0]   p0w_tst_wr_mode;$/;"	n
p0r_tst_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire   [3:0]   p0r_tst_mode;$/;"	n
p1w_tst_wr_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire   [3:0]   p1w_tst_wr_mode;$/;"	n
p1r_tst_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire   [3:0]   p1r_tst_mode;$/;"	n
p2_tst_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire   [3:0]   p2_tst_mode;$/;"	n
p3_tst_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire   [3:0]   p3_tst_mode;$/;"	n
p4_tst_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire   [3:0]   p4_tst_mode;$/;"	n
p5_tst_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire   [3:0]   p5_tst_mode;$/;"	n
p0r_tst_pin_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p0r_tst_pin_en;$/;"	n
p0w_tst_pin_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p0w_tst_pin_en;$/;"	n
p1r_tst_pin_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p1r_tst_pin_en;$/;"	n
p1w_tst_pin_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p1w_tst_pin_en;$/;"	n
p2_tst_pin_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p2_tst_pin_en;$/;"	n
p3_tst_pin_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p3_tst_pin_en;$/;"	n
p4_tst_pin_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p4_tst_pin_en;$/;"	n
p5_tst_pin_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p5_tst_pin_en;$/;"	n
p0w_tst_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p0w_tst_overflow;$/;"	n
p1w_tst_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           p1w_tst_overflow;$/;"	n
p0r_tst_mask_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]   p0r_tst_mask_o;$/;"	n
p0w_tst_mask_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]   p0w_tst_mask_o;$/;"	n
p1r_tst_mask_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]   p1r_tst_mask_o;$/;"	n
p1w_tst_mask_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]   p1w_tst_mask_o;$/;"	n
p2_tst_mask_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]   p2_tst_mask_o;$/;"	n
p3_tst_mask_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]   p3_tst_mask_o;$/;"	n
p4_tst_mask_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]   p4_tst_mask_o;$/;"	n
p5_tst_mask_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]   p5_tst_mask_o;$/;"	n
p0r_tst_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]   p0r_tst_wr_mask;$/;"	n
p1r_tst_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [3:0]   p1r_tst_wr_mask;$/;"	n
p1r_tst_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [31:0]  p1r_tst_wr_data;$/;"	n
p0r_tst_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [31:0]  p0r_tst_wr_data;$/;"	n
p0w_tst_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [31:0]   p0w_tst_rd_data;$/;"	n
p1w_tst_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [31:0]   p1w_tst_rd_data;$/;"	n
tst_cmd_out	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire  [38:0]  tst_cmd_out;$/;"	n
MCB_SYSRST	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire           MCB_SYSRST;$/;"	n
ioclk0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire ioclk0;$/;"	n
ioclk90	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire ioclk90;$/;"	n
mcb_ui_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire mcb_ui_clk;                               $/;"	n
hard_done_cal	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire hard_done_cal;                                $/;"	n
cke_train	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire cke_train;$/;"	n
ioi_drp_update	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire       ioi_drp_update;$/;"	n
aux_sdi_sdo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [7:0] aux_sdi_sdo;$/;"	n
mcb_ui_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [4:0] mcb_ui_addr;$/;"	n
mcb_ui_dqcount	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire [3:0] mcb_ui_dqcount;$/;"	n
syn_uiclk_pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^reg  syn_uiclk_pll_lock;$/;"	r
syn1_sys_rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^reg syn1_sys_rst, syn2_sys_rst;$/;"	r
syn2_sys_rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^reg syn1_sys_rst, syn2_sys_rst;$/;"	r
int_sys_rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire int_sys_rst \/* synthesis syn_maxfan = 1 *\/;$/;"	n
selfrefresh_enter_r1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^reg selfrefresh_enter_r1,selfrefresh_enter_r2,selfrefresh_enter_r3;$/;"	r
selfrefresh_enter_r2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^reg selfrefresh_enter_r1,selfrefresh_enter_r2,selfrefresh_enter_r3;$/;"	r
selfrefresh_enter_r3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^reg selfrefresh_enter_r1,selfrefresh_enter_r2,selfrefresh_enter_r3;$/;"	r
gated_pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^reg gated_pll_lock;	   $/;"	r
soft_cal_selfrefresh_req	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^reg soft_cal_selfrefresh_req;$/;"	r
wait_200us_counter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^reg [15:0]    wait_200us_counter;$/;"	r
cke_train_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^reg           cke_train_reg;        $/;"	r
wait_200us_done_r1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^reg           wait_200us_done_r1,wait_200us_done_r2;$/;"	r
wait_200us_done_r2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^reg           wait_200us_done_r1,wait_200us_done_r2;$/;"	r
normal_operation_window	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^reg normal_operation_window;$/;"	r
DONE_SOFTANDHARD_CAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire                          DONE_SOFTANDHARD_CAL;$/;"	n
udm_oq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire udm_oq;$/;"	n
udm_t	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire udm_t;$/;"	n
ldm_oq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire ldm_oq;$/;"	n
ldm_t	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire ldm_t;$/;"	n
dq_oq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire dq_oq [C_NUM_DQ_PINS-1:0];$/;"	n
dq_tq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire dq_tq [C_NUM_DQ_PINS-1:0];$/;"	n
dqsp_oq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire dqsp_oq ;$/;"	n
dqsp_tq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire dqsp_tq ;$/;"	n
dqsn_oq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire dqsn_oq ;$/;"	n
dqsn_tq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire dqsn_tq ;$/;"	n
udqsp_oq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire udqsp_oq ;$/;"	n
udqsp_tq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire udqsp_tq ;$/;"	n
udqsn_oq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire udqsn_oq ;$/;"	n
udqsn_tq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire udqsn_tq ;$/;"	n
aux_sdi_out_udqsp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_udqsp;$/;"	n
aux_sdi_out_10	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_10;$/;"	n
aux_sdi_out_11	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_11;$/;"	n
aux_sdi_out_12	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_12;$/;"	n
aux_sdi_out_14	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_14;$/;"	n
aux_sdi_out_15	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_15;$/;"	n
aux_sdi_out_14	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_14;$/;"	n
aux_sdi_out_15	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_15;$/;"	n
aux_sdi_out_12	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_12;$/;"	n
aux_sdi_out_13	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_13;$/;"	n
aux_sdi_out_udqsp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_udqsp;$/;"	n
aux_sdi_out_udqsn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_udqsn;$/;"	n
aux_sdi_out_10	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_10;$/;"	n
aux_sdi_out_11	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_11;$/;"	n
aux_sdi_out_8	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_8;$/;"	n
aux_sdi_out_9	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_9;$/;"	n
aux_sdi_out_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_0;$/;"	n
aux_sdi_out_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_1;$/;"	n
aux_sdi_out_2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_2;$/;"	n
aux_sdi_out_3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_3;$/;"	n
aux_sdi_out_dqsp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_dqsp;$/;"	n
aux_sdi_out_dqsn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_dqsn;$/;"	n
aux_sdi_out_6	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_6;$/;"	n
aux_sdi_out_7	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_7;$/;"	n
aux_sdi_out_4	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_4;$/;"	n
aux_sdi_out_5	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_5;$/;"	n
aux_sdi_out_ldm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_ldm;$/;"	n
aux_sdi_out_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_0;$/;"	n
aux_sdi_out_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_1;$/;"	n
aux_sdi_out_2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_2;$/;"	n
aux_sdi_out_3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_3;$/;"	n
aux_sdi_out_dqsp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_dqsp;$/;"	n
aux_sdi_out_dqsn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_dqsn;$/;"	n
aux_sdi_out_6	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_6;$/;"	n
aux_sdi_out_7	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_7;$/;"	n
aux_sdi_out_4	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_4;$/;"	n
aux_sdi_out_5	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_5;$/;"	n
aux_sdi_out_ldm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_ldm;$/;"	n
aux_sdi_out_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_0;$/;"	n
aux_sdi_out_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_1;$/;"	n
aux_sdi_out_2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_2;$/;"	n
aux_sdi_out_3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_3;$/;"	n
aux_sdi_out_dqsp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_dqsp;$/;"	n
aux_sdi_out_dqsn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_dqsn;$/;"	n
aux_sdi_out_ldm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_raw_wrapper.v	/^wire aux_sdi_out_ldm;$/;"	n
mcb_soft_calibration	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^module mcb_soft_calibration # ($/;"	m
C_MEM_TZQINIT_MAXCNT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  parameter       C_MEM_TZQINIT_MAXCNT  = 10'd512,  \/\/ DDR3 Minimum delay between resets$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  parameter       C_MC_CALIBRATION_MODE = "CALIBRATION", \/\/ if set to CALIBRATION will reset DQS IDELAY to DQS_NUMERATOR\/DQS_DENOMINATOR local_param values$/;"	c
C_SIMULATION	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  parameter       C_SIMULATION          = "FALSE",  \/\/ Tells us whether the design is being simulated or implemented$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  parameter       SKIP_IN_TERM_CAL      = 1'b0,     \/\/ provides option to skip the input termination calibration$/;"	c
SKIP_DYNAMIC_CAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  parameter       SKIP_DYNAMIC_CAL      = 1'b0,     \/\/ provides option to skip the dynamic delay calibration$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  parameter       SKIP_DYN_IN_TERM      = 1'b1,      \/\/ provides option to skip the input termination calibration$/;"	c
C_MEM_TYPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  parameter       C_MEM_TYPE = "DDR"            \/\/ provides the memory device used for the design$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire            RST,                      \/\/ main system reset for both this Soft Calibration block - also will act as a passthrough to MCB's SYSRST$/;"	c
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire            PLL_LOCK,                 \/\/ Lock signal from PLL$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire            SELFREFRESH_REQ,     $/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire            SELFREFRESH_MCB_MODE,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg             SELFREFRESH_MCB_REQ ,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg             SELFREFRESH_MODE,    $/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  wire            IODRP_ADD,                \/\/ IODRP ADD port$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  wire            IODRP_SDI,                \/\/ IODRP SDI port$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire            RZQ_IN,                   \/\/ RZQ pin from board - expected to have a 2*R resistor to ground$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire            RZQ_IODRP_SDO,            \/\/ RZQ IODRP's SDO port$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg             RZQ_IODRP_CS      = 1'b0, \/\/ RZQ IODRP's CS port$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire            ZIO_IN,                   \/\/ Z-stated IO pin - garanteed not to be driven externally$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire            ZIO_IODRP_SDO,            \/\/ ZIO IODRP's SDO port$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg             ZIO_IODRP_CS      = 1'b0, \/\/ ZIO IODRP's CS port$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  wire            MCB_UIADD,                \/\/ to MCB's UIADD port$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  wire            MCB_UISDI,                \/\/ to MCB's UISDI port$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire            MCB_UOSDO,                \/\/ from MCB's UOSDO port (User output SDO)$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire            MCB_UODONECAL,            \/\/ indicates when MCB hard calibration process is complete$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire            MCB_UOREFRSHFLAG,         \/\/  high during refresh cycle and time when MCB is innactive$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  wire            MCB_UICS,                 \/\/ to MCB's UICS port (User Input CS)$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg             MCB_UIDRPUPDATE   = 1'b1, \/\/ MCB's UIDRPUPDATE port (gets passed to IODRP2_MCB's MEMUPDATE port: this controls shadow latch used during IODRP2_MCB writes).  Currently just trasnparent$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  wire            MCB_UIBROADCAST,          \/\/ only to MCB's UIBROADCAST port (User Input BROADCAST - gets passed to IODRP2_MCB's BKST port)$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg   [4:0]     MCB_UIADDR        = 5'b0, \/\/  to MCB's UIADDR port (gets passed to IODRP2_MCB's AUXADDR port$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg             MCB_UICMDEN       = 1'b1, \/\/  set to 1 to take control of UI interface - removes control from internal calib block$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg             MCB_UIDONECAL     = 1'b0, \/\/  set to 0 to "tell" controller that it's still in a calibrate state$/;"	p
MCB_UIDQLOWERDEC	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output               MCB_UIDQLOWERDEC ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output               MCB_UIDQLOWERINC ,$/;"	p
MCB_UIDQUPPERDEC	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output               MCB_UIDQUPPERDEC ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output               MCB_UIDQUPPERINC ,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg             MCB_UILDQSDEC     = 1'b0,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg             MCB_UILDQSINC     = 1'b0,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  wire            MCB_UIREAD,               \/\/  enables read w\/o writing by turning on a SDO->SDI loopback inside the IODRP2_MCBs (doesn't exist in regular IODRP2).  IODRPCTRLR_R_WB becomes don't-care.$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg             MCB_UIUDQSDEC     = 1'b0,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg             MCB_UIUDQSINC     = 1'b0,$/;"	p
MCB_RECAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output                  MCB_RECAL         , \/\/  future hook to drive MCB's RECAL pin - initiates a hard re-calibration sequence when high$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg             MCB_UICMD,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg             MCB_UICMDIN,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg   [3:0]     MCB_UIDQCOUNT,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire  [7:0]     MCB_UODATA,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire            MCB_UODATAVALID,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire            MCB_UOCMDREADY,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  input   wire            MCB_UO_CAL_START,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  wire            MCB_SYSRST,               \/\/  drives the MCB's SYSRST pin - the main reset for MCB$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg   [7:0]     Max_Value,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^  output  reg            CKE_Train$/;"	p
P_Term	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [5:0]   P_Term       \/* synthesis syn_preserve = 1 *\/;$/;"	r
N_Term	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [6:0]   N_Term       \/* synthesis syn_preserve = 1 *\/;$/;"	r
P_Term_s	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [5:0]   P_Term_s     \/* synthesis syn_preserve = 1 *\/;$/;"	r
N_Term_s	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [6:0]   N_Term_s     \/* synthesis syn_preserve = 1 *\/;$/;"	r
P_Term_w	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [5:0]   P_Term_w     \/* synthesis syn_preserve = 1 *\/;$/;"	r
N_Term_w	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [6:0]   N_Term_w     \/* synthesis syn_preserve = 1 *\/;$/;"	r
P_Term_Prev	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [5:0]   P_Term_Prev  \/* synthesis syn_preserve = 1 *\/;$/;"	r
N_Term_Prev	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [6:0]   N_Term_Prev  \/* synthesis syn_preserve = 1 *\/;$/;"	r
STATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg [5:0] STATE ;$/;"	r
IODRPCTRLR_MEMCELL_ADDR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [7:0]   IODRPCTRLR_MEMCELL_ADDR \/* synthesis syn_preserve = 1 *\/;$/;"	r
IODRPCTRLR_WRITE_DATA	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [7:0]   IODRPCTRLR_WRITE_DATA \/* synthesis syn_preserve = 1 *\/;$/;"	r
Active_IODRP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [1:0]   Active_IODRP \/* synthesis syn_maxfan = 1 *\/;$/;"	r
IODRPCTRLR_R_WB	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           IODRPCTRLR_R_WB = 1'b0;$/;"	r
IODRPCTRLR_CMD_VALID	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           IODRPCTRLR_CMD_VALID = 1'b0;$/;"	r
IODRPCTRLR_USE_BKST	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           IODRPCTRLR_USE_BKST = 1'b0;$/;"	r
MCB_CMD_VALID	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           MCB_CMD_VALID = 1'b0;$/;"	r
MCB_USE_BKST	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           MCB_USE_BKST = 1'b0;$/;"	r
Pre_SYSRST	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           Pre_SYSRST = 1'b1 \/* synthesis syn_maxfan = 5 *\/; \/\/internally generated reset which will OR with RST input to drive MCB's SYSRST pin (MCB_SYSRST)$/;"	r
IODRP_SDO	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           IODRP_SDO;$/;"	r
Max_Value_Previous	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [7:0]   Max_Value_Previous  = 8'b0 \/* synthesis syn_preserve = 1 *\/;$/;"	r
count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [5:0]   count = 6'd0;               \/\/counter for adding 18 extra clock cycles after setting Calibrate bit$/;"	r
counter_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           counter_en  = 1'b0;         \/\/counter enable for "count"$/;"	r
First_Dyn_Cal_Done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           First_Dyn_Cal_Done = 1'b0;  \/\/flag - high after the very first dynamic calibration is done$/;"	r
START_BROADCAST	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire          START_BROADCAST ;     \/\/ Trigger to start Broadcast to IODRP2_MCBs to set Input Impedance - state machine will wait for this to be high$/;"	n
DQS_DELAY_INITIAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [7:0]   DQS_DELAY_INITIAL   = 8'b0 \/* synthesis syn_preserve = 1 *\/;$/;"	r
DQS_DELAY	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [7:0]   DQS_DELAY ;        \/\/ contains the latest values written to LDQS and UDQS Input Delays$/;"	r
TARGET_DQS_DELAY	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [7:0]   TARGET_DQS_DELAY;  \/\/ used to track the target for DQS input delays - only gets updated if the Max Value changes by more than the threshold$/;"	r
counter_inc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [7:0]   counter_inc;       \/\/ used to delay Inc signal by several ui_clk cycles (to deal with latency on UOREFRSHFLAG)$/;"	r
counter_dec	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [7:0]   counter_dec;       \/\/ used to delay Dec signal by several ui_clk cycles (to deal with latency on UOREFRSHFLAG)$/;"	r
IODRPCTRLR_READ_DATA	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire  [7:0]   IODRPCTRLR_READ_DATA;$/;"	n
IODRPCTRLR_RDY_BUSY_N	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire          IODRPCTRLR_RDY_BUSY_N;$/;"	n
IODRP_CS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire          IODRP_CS;$/;"	n
MCB_READ_DATA	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire  [7:0]   MCB_READ_DATA;$/;"	n
RST_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           RST_reg;$/;"	r
Block_Reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           Block_Reset;$/;"	r
MCB_UODATAVALID_U	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           MCB_UODATAVALID_U;$/;"	r
Inc_Dec_REFRSH_Flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire  [2:0]   Inc_Dec_REFRSH_Flag;  \/\/ 3-bit flag to show:Inc is needed, Dec needed, refresh cycle taking place$/;"	n
Max_Value_Delta_Up	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire  [7:0]   Max_Value_Delta_Up;   \/\/ tracks amount latest Max Value has gone up from previous Max Value read$/;"	n
Half_MV_DU	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire  [7:0]   Half_MV_DU;           \/\/ half of Max_Value_Delta_Up$/;"	n
Max_Value_Delta_Dn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire  [7:0]   Max_Value_Delta_Dn;   \/\/ tracks amount latest Max Value has gone down from previous Max Value read$/;"	n
Half_MV_DD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire  [7:0]   Half_MV_DD;           \/\/ half of Max_Value_Delta_Dn$/;"	n
RstCounter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg   [9:0]   RstCounter = 10'h0;$/;"	r
rst_tmp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire          rst_tmp;$/;"	n
LastPass_DynCal	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           LastPass_DynCal;$/;"	r
First_In_Term_Done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           First_In_Term_Done;$/;"	r
Inc_Flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire          Inc_Flag;               \/\/ flag to increment Dynamic Delay$/;"	n
Dec_Flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire          Dec_Flag;               \/\/ flag to decrement Dynamic Delay$/;"	n
CALMODE_EQ_CALIBRATION	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire          CALMODE_EQ_CALIBRATION; \/\/ will calculate and set the DQS input delays if C_MC_CALIBRATION_MODE parameter = "CALIBRATION"$/;"	n
DQS_DELAY_LOWER_LIMIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire  [7:0]   DQS_DELAY_LOWER_LIMIT;  \/\/ Lower limit for DQS input delays $/;"	n
DQS_DELAY_UPPER_LIMIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire  [7:0]   DQS_DELAY_UPPER_LIMIT;  \/\/ Upper limit for DQS input delays$/;"	n
SKIP_DYN_IN_TERMINATION	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire          SKIP_DYN_IN_TERMINATION;\/\/wire to allow skipping dynamic input termination if either the one-time or dynamic parameters are 1$/;"	n
SKIP_DYNAMIC_DQS_CAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire          SKIP_DYNAMIC_DQS_CAL;   \/\/wire allowing skipping dynamic DQS delay calibration if either SKIP_DYNIMIC_CAL=1, or if C_MC_CALIBRATION_MODE=NOCALIBRATION$/;"	n
Quarter_Max_Value	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire  [7:0]   Quarter_Max_Value;$/;"	n
Half_Max_Value	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire  [7:0]   Half_Max_Value;$/;"	n
PLL_LOCK_R1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           PLL_LOCK_R1;$/;"	r
PLL_LOCK_R2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           PLL_LOCK_R2;      $/;"	r
SELFREFRESH_REQ_R1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           SELFREFRESH_REQ_R1;$/;"	r
SELFREFRESH_REQ_R2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           SELFREFRESH_REQ_R2;$/;"	r
SELFREFRESH_REQ_R3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           SELFREFRESH_REQ_R3;$/;"	r
SELFREFRESH_MCB_MODE_R1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           SELFREFRESH_MCB_MODE_R1;$/;"	r
SELFREFRESH_MCB_MODE_R2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           SELFREFRESH_MCB_MODE_R2;$/;"	r
SELFREFRESH_MCB_MODE_R3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           SELFREFRESH_MCB_MODE_R3;$/;"	r
WAIT_SELFREFRESH_EXIT_DQS_CAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           WAIT_SELFREFRESH_EXIT_DQS_CAL;$/;"	r
PERFORM_START_DYN_CAL_AFTER_SELFREFRESH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           PERFORM_START_DYN_CAL_AFTER_SELFREFRESH;$/;"	r
START_DYN_CAL_STATE_R1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           START_DYN_CAL_STATE_R1;$/;"	r
PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1;$/;"	r
Rst_condition1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           Rst_condition1;$/;"	r
non_violating_rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire          non_violating_rst;$/;"	n
WAIT_200us_COUNTER	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg [15:0]    WAIT_200us_COUNTER;$/;"	r
WaitTimer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg [7:0]     WaitTimer;$/;"	r
WarmEnough	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg           WarmEnough;$/;"	r
pre_sysrst_minpulse_width_ok	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^wire   pre_sysrst_minpulse_width_ok;$/;"	n
pre_sysrst_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg [3:0] pre_sysrst_cnt;$/;"	r
IN_TERM_PASS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^`define IN_TERM_PASS  1'b0$/;"	c
DYN_CAL_PASS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^`define DYN_CAL_PASS  1'b1$/;"	c
Mult_Divide	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^function [7:0] Mult_Divide;$/;"	f
Input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^input   [7:0]   Input;$/;"	p
Mult	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^input   [7:0]   Mult;$/;"	p
Div	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^input   [7:0]   Div;$/;"	p
count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg     [3:0]   count;$/;"	r
Result	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg     [15:0]   Result;$/;"	r
WaitCountEnable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg WaitCountEnable;$/;"	r
State_Start_DynCal_R1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg State_Start_DynCal_R1 ;$/;"	r
State_Start_DynCal	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration.v	/^reg State_Start_DynCal;$/;"	r
mcb_soft_calibration_top	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^module mcb_soft_calibration_top  # ($/;"	m
C_MEM_TZQINIT_MAXCNT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  parameter       C_MEM_TZQINIT_MAXCNT  = 10'h512,  \/\/ DDR3 Minimum delay between resets$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  parameter       C_MC_CALIBRATION_MODE = "CALIBRATION", \/\/ if set to CALIBRATION will reset DQS IDELAY to DQS_NUMERATOR\/DQS_DENOMINATOR local_param values, and does dynamic recal,$/;"	c
SKIP_IN_TERM_CAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  parameter       SKIP_IN_TERM_CAL  = 1'b0,     \/\/ provides option to skip the input termination calibration$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  parameter       SKIP_DYNAMIC_CAL  = 1'b0,     \/\/ provides option to skip the dynamic delay calibration$/;"	c
SKIP_DYN_IN_TERM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  parameter       SKIP_DYN_IN_TERM  = 1'b0,     \/\/ provides option to skip the input termination calibration$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  parameter       C_SIMULATION      = "FALSE",  \/\/ Tells us whether the design is being simulated or implemented$/;"	c
C_MEM_TYPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  parameter       C_MEM_TYPE        = "DDR"	\/\/ provides the memory device used for the design$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  input   wire        RST,                    \/\/ Input - reset for input_term_tuner - synchronous for input_term_tuner state machine, asynch for IODRP (sub)controller$/;"	c
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  input   wire        IOCLK,                  \/\/ Input - IOCLK input to the IODRP's$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        DONE_SOFTANDHARD_CAL,   \/\/ active high flag signals soft calibration of input delays is complete and MCB_UODONECAL is high (MCB hard calib complete)$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  input   wire        PLL_LOCK,               \/\/ Lock signal from PLL$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  input   wire        SELFREFRESH_REQ,     $/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  input   wire        SELFREFRESH_MCB_MODE,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire         SELFREFRESH_MCB_REQ ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire         SELFREFRESH_MODE,    $/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UIADD,              \/\/ to MCB's UIADD port$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UISDI,              \/\/ to MCB's UISDI port$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  input   wire        MCB_UOSDO,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  input   wire        MCB_UODONECAL,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  input   wire        MCB_UOREFRSHFLAG,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UICS,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UIDRPUPDATE,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UIBROADCAST,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire  [4:0] MCB_UIADDR,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UICMDEN,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UIDONECAL,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UIDQLOWERDEC,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UIDQLOWERINC,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UIDQUPPERDEC,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UIDQUPPERINC,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UILDQSDEC,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UILDQSINC,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UIREAD,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UIUDQSDEC,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UIUDQSINC,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_RECAL,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_SYSRST,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UICMD,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire        MCB_UICMDIN,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire  [3:0] MCB_UIDQCOUNT,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  input   wire  [7:0] MCB_UODATA,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  input   wire        MCB_UODATAVALID,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  input   wire        MCB_UOCMDREADY,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  input   wire        MCB_UO_CAL_START,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  inout   wire        RZQ_Pin,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  inout   wire        ZIO_Pin,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  output  wire            CKE_Train$/;"	p
IODRP_ADD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire IODRP_ADD;$/;"	n
IODRP_SDI	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire IODRP_SDI;$/;"	n
RZQ_IODRP_SDO	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire RZQ_IODRP_SDO;$/;"	n
RZQ_IODRP_CS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire RZQ_IODRP_CS;$/;"	n
ZIO_IODRP_SDO	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire ZIO_IODRP_SDO;$/;"	n
ZIO_IODRP_CS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire ZIO_IODRP_CS;$/;"	n
IODRP_SDO	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire IODRP_SDO;$/;"	n
IODRP_CS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire IODRP_CS;$/;"	n
IODRP_BKST	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire IODRP_BKST;$/;"	n
RZQ_ZIO_ODATAIN	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire RZQ_ZIO_ODATAIN;$/;"	n
RZQ_ZIO_TRISTATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire RZQ_ZIO_TRISTATE;$/;"	n
RZQ_TOUT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire RZQ_TOUT;$/;"	n
ZIO_TOUT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire ZIO_TOUT;$/;"	n
Max_Value	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire [7:0] Max_Value;$/;"	n
ZIO_IN	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire ZIO_IN;$/;"	n
RZQ_IN	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  wire RZQ_IN;$/;"	n
ZIO_IN_R1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  reg     ZIO_IN_R1, ZIO_IN_R2;$/;"	r
ZIO_IN_R2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  reg     ZIO_IN_R1, ZIO_IN_R2;$/;"	r
RZQ_IN_R1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  reg     RZQ_IN_R1, RZQ_IN_R2;$/;"	r
RZQ_IN_R2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v	/^  reg     RZQ_IN_R1, RZQ_IN_R2;$/;"	r
mcb_ui_top	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^module mcb_ui_top #$/;"	m
C_MEMCLK_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEMCLK_PERIOD           = 2500,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_PORT_ENABLE             = 6'b111111,$/;"	c
C_MEM_ADDR_ORDER	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_ADDR_ORDER          = "BANK_ROW_COLUMN",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_USR_INTERFACE_MODE      = "NATIVE",$/;"	c
C_ARB_ALGORITHM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_ARB_ALGORITHM           = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_ARB_NUM_TIME_SLOTS      = 12,$/;"	c
C_ARB_TIME_SLOT_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_ARB_TIME_SLOT_0         = 18'o012345,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_ARB_TIME_SLOT_1         = 18'o123450,$/;"	c
C_ARB_TIME_SLOT_2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_ARB_TIME_SLOT_2         = 18'o234501,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_ARB_TIME_SLOT_3         = 18'o345012,$/;"	c
C_ARB_TIME_SLOT_4	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_ARB_TIME_SLOT_4         = 18'o450123,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_ARB_TIME_SLOT_5         = 18'o501234,$/;"	c
C_ARB_TIME_SLOT_6	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_ARB_TIME_SLOT_6         = 18'o012345,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_ARB_TIME_SLOT_7         = 18'o123450,$/;"	c
C_ARB_TIME_SLOT_8	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_ARB_TIME_SLOT_8         = 18'o234501,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_ARB_TIME_SLOT_9         = 18'o345012,$/;"	c
C_ARB_TIME_SLOT_10	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_ARB_TIME_SLOT_10        = 18'o450123,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_ARB_TIME_SLOT_11        = 18'o501234,$/;"	c
C_PORT_CONFIG	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_PORT_CONFIG             = "B128",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_TRAS                = 45000,$/;"	c
C_MEM_TRCD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_TRCD                = 12500,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_TREFI               = 7800,$/;"	c
C_MEM_TRFC	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_TRFC                = 127500,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_TRP                 = 12500,$/;"	c
C_MEM_TWR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_TWR                 = 15000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_TRTP                = 7500,$/;"	c
C_MEM_TWTR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_TWTR                = 7500,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_NUM_DQ_PINS             = 8,$/;"	c
C_MEM_TYPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_TYPE                = "DDR3",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_DENSITY             = "512M",$/;"	c
C_MEM_BURST_LEN	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_BURST_LEN           = 8,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_CAS_LATENCY         = 4,$/;"	c
C_MEM_ADDR_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_ADDR_WIDTH          = 13,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_BANKADDR_WIDTH      = 3,$/;"	c
C_MEM_NUM_COL_BITS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_NUM_COL_BITS        = 11,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_DDR3_CAS_LATENCY    = 7,$/;"	c
C_MEM_MOBILE_PA_SR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_MOBILE_PA_SR        = "FULL",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_DDR1_2_ODS          = "FULL",$/;"	c
C_MEM_DDR3_ODS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_DDR3_ODS            = "DIV6",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_DDR2_RTT            = "50OHMS",$/;"	c
C_MEM_DDR3_RTT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_DDR3_RTT            = "DIV2",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_MDDR_ODS            = "FULL",$/;"	c
C_MEM_DDR2_DIFF_DQS_EN	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_DDR2_DIFF_DQS_EN    = "YES",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_DDR2_3_PA_SR        = "OFF",$/;"	c
C_MEM_DDR3_CAS_WR_LATENCY	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_DDR3_CAS_WR_LATENCY = 5,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_DDR3_AUTO_SR        = "ENABLED",$/;"	c
C_MEM_DDR2_3_HIGH_TEMP_SR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_DDR3_DYN_WRT_ODT    = "OFF",$/;"	c
C_MEM_TZQINIT_MAXCNT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MEM_TZQINIT_MAXCNT      = 10'd512,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MC_CALIB_BYPASS         = "NO",$/;"	c
C_MC_CALIBRATION_RA	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MC_CALIBRATION_RA       = 15'h0000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MC_CALIBRATION_BA       = 3'h0,$/;"	c
C_CALIB_SOFT_IP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_CALIB_SOFT_IP           = "TRUE",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_SKIP_IN_TERM_CAL        = 1'b0,$/;"	c
C_SKIP_DYNAMIC_CAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_SKIP_DYNAMIC_CAL        = 1'b0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_SKIP_DYN_IN_TERM        = 1'b1,$/;"	c
LDQSP_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         LDQSP_TAP_DELAY_VAL       = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         UDQSP_TAP_DELAY_VAL       = 0,$/;"	c
LDQSN_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         LDQSN_TAP_DELAY_VAL       = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         UDQSN_TAP_DELAY_VAL       = 0,$/;"	c
DQ0_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ0_TAP_DELAY_VAL         = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ1_TAP_DELAY_VAL         = 0,$/;"	c
DQ2_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ2_TAP_DELAY_VAL         = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ3_TAP_DELAY_VAL         = 0,$/;"	c
DQ4_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ4_TAP_DELAY_VAL         = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ5_TAP_DELAY_VAL         = 0,$/;"	c
DQ6_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ6_TAP_DELAY_VAL         = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ7_TAP_DELAY_VAL         = 0,$/;"	c
DQ8_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ8_TAP_DELAY_VAL         = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ9_TAP_DELAY_VAL         = 0,$/;"	c
DQ10_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ10_TAP_DELAY_VAL        = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ11_TAP_DELAY_VAL        = 0,$/;"	c
DQ12_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ12_TAP_DELAY_VAL        = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ13_TAP_DELAY_VAL        = 0,$/;"	c
DQ14_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ14_TAP_DELAY_VAL        = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         DQ15_TAP_DELAY_VAL        = 0,$/;"	c
C_MC_CALIBRATION_CA	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MC_CALIBRATION_CA       = 12'h000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MC_CALIBRATION_CLK_DIV  = 1,$/;"	c
C_MC_CALIBRATION_MODE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MC_CALIBRATION_MODE     = "CALIBRATION",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_MC_CALIBRATION_DELAY    = "HALF",$/;"	c
C_SIMULATION	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_SIMULATION              = "FALSE",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_P0_MASK_SIZE            = 4,$/;"	c
C_P0_DATA_PORT_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_P0_DATA_PORT_SIZE       = 32,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_P1_MASK_SIZE            = 4,$/;"	c
C_P1_DATA_PORT_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_P1_DATA_PORT_SIZE       = 32,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_MCB_USE_EXTERNAL_BUFPLL = 1,$/;"	c
C_S0_AXI_BASEADDR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S0_AXI_BASEADDR         = 32'h00000000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S0_AXI_HIGHADDR         = 32'h00000000,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S0_AXI_ENABLE           = 0,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S0_AXI_ID_WIDTH         = 4,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S0_AXI_ADDR_WIDTH       = 64,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S0_AXI_DATA_WIDTH       = 32,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S0_AXI_SUPPORTS_READ    = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S0_AXI_SUPPORTS_WRITE   = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S0_AXI_SUPPORTS_NARROW_BURST  = 1,$/;"	c
C_S0_AXI_REG_EN0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S0_AXI_REG_EN0          = 20'h00000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S0_AXI_REG_EN1          = 20'h01000,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S0_AXI_STRICT_COHERENCY = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S0_AXI_ENABLE_AP        = 0,$/;"	c
C_S1_AXI_BASEADDR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S1_AXI_BASEADDR         = 32'h00000000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S1_AXI_HIGHADDR         = 32'h00000000,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S1_AXI_ENABLE           = 0,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S1_AXI_ID_WIDTH         = 4,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S1_AXI_ADDR_WIDTH       = 64,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S1_AXI_DATA_WIDTH       = 32,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S1_AXI_SUPPORTS_READ    = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S1_AXI_SUPPORTS_WRITE   = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S1_AXI_SUPPORTS_NARROW_BURST  = 1,$/;"	c
C_S1_AXI_REG_EN0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S1_AXI_REG_EN0          = 20'h00000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S1_AXI_REG_EN1          = 20'h01000,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S1_AXI_STRICT_COHERENCY = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S1_AXI_ENABLE_AP        = 0,$/;"	c
C_S2_AXI_BASEADDR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S2_AXI_BASEADDR         = 32'h00000000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S2_AXI_HIGHADDR         = 32'h00000000,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S2_AXI_ENABLE           = 0,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S2_AXI_ID_WIDTH         = 4,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S2_AXI_ADDR_WIDTH       = 64,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S2_AXI_DATA_WIDTH       = 32,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S2_AXI_SUPPORTS_READ    = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S2_AXI_SUPPORTS_WRITE   = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S2_AXI_SUPPORTS_NARROW_BURST  = 1,$/;"	c
C_S2_AXI_REG_EN0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S2_AXI_REG_EN0          = 20'h00000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S2_AXI_REG_EN1          = 20'h01000,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S2_AXI_STRICT_COHERENCY = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S2_AXI_ENABLE_AP        = 0,$/;"	c
C_S3_AXI_BASEADDR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S3_AXI_BASEADDR         = 32'h00000000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S3_AXI_HIGHADDR         = 32'h00000000,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S3_AXI_ENABLE           = 0,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S3_AXI_ID_WIDTH         = 4,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S3_AXI_ADDR_WIDTH       = 64,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S3_AXI_DATA_WIDTH       = 32,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S3_AXI_SUPPORTS_READ    = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S3_AXI_SUPPORTS_WRITE   = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S3_AXI_SUPPORTS_NARROW_BURST  = 1,$/;"	c
C_S3_AXI_REG_EN0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S3_AXI_REG_EN0          = 20'h00000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S3_AXI_REG_EN1          = 20'h01000,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S3_AXI_STRICT_COHERENCY = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S3_AXI_ENABLE_AP        = 0,$/;"	c
C_S4_AXI_BASEADDR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S4_AXI_BASEADDR         = 32'h00000000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S4_AXI_HIGHADDR         = 32'h00000000,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S4_AXI_ENABLE           = 0,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S4_AXI_ID_WIDTH         = 4,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S4_AXI_ADDR_WIDTH       = 64,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S4_AXI_DATA_WIDTH       = 32,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S4_AXI_SUPPORTS_READ    = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S4_AXI_SUPPORTS_WRITE   = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S4_AXI_SUPPORTS_NARROW_BURST  = 1,$/;"	c
C_S4_AXI_REG_EN0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S4_AXI_REG_EN0          = 20'h00000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S4_AXI_REG_EN1          = 20'h01000,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S4_AXI_STRICT_COHERENCY = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S4_AXI_ENABLE_AP        = 0,$/;"	c
C_S5_AXI_BASEADDR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S5_AXI_BASEADDR         = 32'h00000000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S5_AXI_HIGHADDR         = 32'h00000000,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S5_AXI_ENABLE           = 0,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S5_AXI_ID_WIDTH         = 4,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S5_AXI_ADDR_WIDTH       = 64,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S5_AXI_DATA_WIDTH       = 32,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S5_AXI_SUPPORTS_READ    = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S5_AXI_SUPPORTS_WRITE   = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S5_AXI_SUPPORTS_NARROW_BURST  = 1,$/;"	c
C_S5_AXI_REG_EN0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S5_AXI_REG_EN0          = 20'h00000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter         C_S5_AXI_REG_EN1          = 20'h01000,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S5_AXI_STRICT_COHERENCY = 1,$/;"	c
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   parameter integer C_S5_AXI_ENABLE_AP        = 0$/;"	c
sysclk_2x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     sysclk_2x          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     sysclk_2x_180      ,$/;"	p
pll_ce_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     pll_ce_0           ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     pll_ce_90          ,$/;"	p
sysclk_2x_bufpll_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    sysclk_2x_bufpll_o ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    sysclk_2x_180_bufpll_o,$/;"	p
pll_ce_0_bufpll_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    pll_ce_0_bufpll_o  ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    pll_ce_90_bufpll_o ,$/;"	p
pll_lock_bufpll_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    pll_lock_bufpll_o  ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     pll_lock           ,$/;"	p
sys_rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     sys_rst            ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p0_arb_en          ,$/;"	p
p0_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p0_cmd_clk         ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p0_cmd_en          ,$/;"	p
p0_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [2:0]                         p0_cmd_instr       ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [5:0]                         p0_cmd_bl          ,$/;"	p
p0_cmd_byte_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [29:0]                        p0_cmd_byte_addr   ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p0_cmd_empty       ,$/;"	p
p0_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p0_cmd_full        ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p0_wr_clk          ,$/;"	p
p0_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p0_wr_en           ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [C_P0_MASK_SIZE-1:0]          p0_wr_mask         ,$/;"	p
p0_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [C_P0_DATA_PORT_SIZE-1:0]     p0_wr_data         ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p0_wr_full         ,$/;"	p
p0_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p0_wr_empty        ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [6:0]                         p0_wr_count        ,$/;"	p
p0_wr_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p0_wr_underrun     ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p0_wr_error        ,$/;"	p
p0_rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p0_rd_clk          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p0_rd_en           ,$/;"	p
p0_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [C_P0_DATA_PORT_SIZE-1:0]     p0_rd_data         ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p0_rd_full         ,$/;"	p
p0_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p0_rd_empty        ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [6:0]                         p0_rd_count        ,$/;"	p
p0_rd_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p0_rd_overflow     ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p0_rd_error        ,$/;"	p
p1_arb_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p1_arb_en          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p1_cmd_clk         ,$/;"	p
p1_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p1_cmd_en          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [2:0]                         p1_cmd_instr       ,$/;"	p
p1_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [5:0]                         p1_cmd_bl          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [29:0]                        p1_cmd_byte_addr   ,$/;"	p
p1_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p1_cmd_empty       ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p1_cmd_full        ,$/;"	p
p1_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p1_wr_clk          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p1_wr_en           ,$/;"	p
p1_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [C_P1_MASK_SIZE-1:0]          p1_wr_mask         ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [C_P1_DATA_PORT_SIZE-1:0]     p1_wr_data         ,$/;"	p
p1_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p1_wr_full         ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p1_wr_empty        ,$/;"	p
p1_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [6:0]                         p1_wr_count        ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p1_wr_underrun     ,$/;"	p
p1_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p1_wr_error        ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p1_rd_clk          ,$/;"	p
p1_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p1_rd_en           ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [C_P1_DATA_PORT_SIZE-1:0]     p1_rd_data         ,$/;"	p
p1_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p1_rd_full         ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p1_rd_empty        ,$/;"	p
p1_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [6:0]                         p1_rd_count        ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p1_rd_overflow     ,$/;"	p
p1_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p1_rd_error        ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p2_arb_en          ,$/;"	p
p2_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p2_cmd_clk         ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p2_cmd_en          ,$/;"	p
p2_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [2:0]                         p2_cmd_instr       ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [5:0]                         p2_cmd_bl          ,$/;"	p
p2_cmd_byte_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [29:0]                        p2_cmd_byte_addr   ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p2_cmd_empty       ,$/;"	p
p2_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p2_cmd_full        ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p2_wr_clk          ,$/;"	p
p2_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p2_wr_en           ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [3:0]                         p2_wr_mask         ,$/;"	p
p2_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [31:0]                        p2_wr_data         ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p2_wr_full         ,$/;"	p
p2_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p2_wr_empty        ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [6:0]                         p2_wr_count        ,$/;"	p
p2_wr_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p2_wr_underrun     ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p2_wr_error        ,$/;"	p
p2_rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p2_rd_clk          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p2_rd_en           ,$/;"	p
p2_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [31:0]                        p2_rd_data         ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p2_rd_full         ,$/;"	p
p2_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p2_rd_empty        ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [6:0]                         p2_rd_count        ,$/;"	p
p2_rd_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p2_rd_overflow     ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p2_rd_error        ,$/;"	p
p3_arb_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p3_arb_en          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p3_cmd_clk         ,$/;"	p
p3_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p3_cmd_en          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [2:0]                         p3_cmd_instr       ,$/;"	p
p3_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [5:0]                         p3_cmd_bl          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [29:0]                        p3_cmd_byte_addr   ,$/;"	p
p3_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p3_cmd_empty       ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p3_cmd_full        ,$/;"	p
p3_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p3_wr_clk          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p3_wr_en           ,$/;"	p
p3_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [3:0]                         p3_wr_mask         ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [31:0]                        p3_wr_data         ,$/;"	p
p3_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p3_wr_full         ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p3_wr_empty        ,$/;"	p
p3_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [6:0]                         p3_wr_count        ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p3_wr_underrun     ,$/;"	p
p3_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p3_wr_error        ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p3_rd_clk          ,$/;"	p
p3_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p3_rd_en           ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [31:0]                        p3_rd_data         ,$/;"	p
p3_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p3_rd_full         ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p3_rd_empty        ,$/;"	p
p3_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [6:0]                         p3_rd_count        ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p3_rd_overflow     ,$/;"	p
p3_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p3_rd_error        ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p4_arb_en          ,$/;"	p
p4_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p4_cmd_clk         ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p4_cmd_en          ,$/;"	p
p4_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [2:0]                         p4_cmd_instr       ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [5:0]                         p4_cmd_bl          ,$/;"	p
p4_cmd_byte_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [29:0]                        p4_cmd_byte_addr   ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p4_cmd_empty       ,$/;"	p
p4_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p4_cmd_full        ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p4_wr_clk          ,$/;"	p
p4_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p4_wr_en           ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [3:0]                         p4_wr_mask         ,$/;"	p
p4_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [31:0]                        p4_wr_data         ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p4_wr_full         ,$/;"	p
p4_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p4_wr_empty        ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [6:0]                         p4_wr_count        ,$/;"	p
p4_wr_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p4_wr_underrun     ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p4_wr_error        ,$/;"	p
p4_rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p4_rd_clk          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p4_rd_en           ,$/;"	p
p4_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [31:0]                        p4_rd_data         ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p4_rd_full         ,$/;"	p
p4_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p4_rd_empty        ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [6:0]                         p4_rd_count        ,$/;"	p
p4_rd_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p4_rd_overflow     ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p4_rd_error        ,$/;"	p
p5_arb_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p5_arb_en          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p5_cmd_clk         ,$/;"	p
p5_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p5_cmd_en          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [2:0]                         p5_cmd_instr       ,$/;"	p
p5_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [5:0]                         p5_cmd_bl          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [29:0]                        p5_cmd_byte_addr   ,$/;"	p
p5_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p5_cmd_empty       ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p5_cmd_full        ,$/;"	p
p5_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p5_wr_clk          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p5_wr_en           ,$/;"	p
p5_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [3:0]                         p5_wr_mask         ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [31:0]                        p5_wr_data         ,$/;"	p
p5_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p5_wr_full         ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p5_wr_empty        ,$/;"	p
p5_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [6:0]                         p5_wr_count        ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p5_wr_underrun     ,$/;"	p
p5_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p5_wr_error        ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p5_rd_clk          ,$/;"	p
p5_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     p5_rd_en           ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [31:0]                        p5_rd_data         ,$/;"	p
p5_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p5_rd_full         ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p5_rd_empty        ,$/;"	p
p5_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [6:0]                         p5_rd_count        ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p5_rd_overflow     ,$/;"	p
p5_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    p5_rd_error        ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [C_MEM_ADDR_WIDTH-1:0]        mcbx_dram_addr     ,$/;"	p
mcbx_dram_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [C_MEM_BANKADDR_WIDTH-1:0]    mcbx_dram_ba       ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    mcbx_dram_ras_n    ,$/;"	p
mcbx_dram_cas_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    mcbx_dram_cas_n    ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    mcbx_dram_we_n     ,$/;"	p
mcbx_dram_cke	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    mcbx_dram_cke      ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    mcbx_dram_clk      ,$/;"	p
mcbx_dram_clk_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    mcbx_dram_clk_n    ,$/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   inout       [C_NUM_DQ_PINS-1:0]           mcbx_dram_dq       ,$/;"	p
mcbx_dram_dqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   inout                                     mcbx_dram_dqs      ,$/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   inout                                     mcbx_dram_dqs_n    ,$/;"	p
mcbx_dram_udqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   inout                                     mcbx_dram_udqs     ,$/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   inout                                     mcbx_dram_udqs_n   ,$/;"	p
mcbx_dram_udm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    mcbx_dram_udm      ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    mcbx_dram_ldm      ,$/;"	p
mcbx_dram_odt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    mcbx_dram_odt      ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    mcbx_dram_ddr3_rst ,$/;"	p
calib_recal	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     calib_recal        ,$/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   inout                                     rzq                ,$/;"	p
zio	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   inout                                     zio                ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_read            ,$/;"	p
ui_add	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_add             ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_cs              ,$/;"	p
ui_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_clk             ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_sdi             ,$/;"	p
ui_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [4:0]                         ui_addr            ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_broadcast       ,$/;"	p
ui_drp_update	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_drp_update      ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_done_cal        ,$/;"	p
ui_cmd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_cmd             ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_cmd_in          ,$/;"	p
ui_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_cmd_en          ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input       [3:0]                         ui_dqcount         ,$/;"	p
ui_dq_lower_dec	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_dq_lower_dec    ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_dq_lower_inc    ,$/;"	p
ui_dq_upper_dec	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_dq_upper_dec    ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_dq_upper_inc    ,$/;"	p
ui_udqs_inc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_udqs_inc        ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_udqs_dec        ,$/;"	p
ui_ldqs_inc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_ldqs_inc        ,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     ui_ldqs_dec        ,$/;"	p
uo_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [7:0]                         uo_data            ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    uo_data_valid      ,$/;"	p
uo_done_cal	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    uo_done_cal        ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    uo_cmd_ready_in    ,$/;"	p
uo_refrsh_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    uo_refrsh_flag     ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    uo_cal_start       ,$/;"	p
uo_sdo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    uo_sdo             ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output      [31:0]                        status             ,$/;"	p
selfrefresh_enter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input                                     selfrefresh_enter  ,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output                                    selfrefresh_mode   ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s0_axi_aclk        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s0_axi_aresetn     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S0_AXI_ID_WIDTH-1:0]       s0_axi_awid        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S0_AXI_ADDR_WIDTH-1:0]     s0_axi_awaddr      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [7:0]                         s0_axi_awlen       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s0_axi_awsize      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [1:0]                         s0_axi_awburst     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [0:0]                         s0_axi_awlock      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s0_axi_awcache     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s0_axi_awprot      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s0_axi_awqos       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s0_axi_awvalid     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s0_axi_awready     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S0_AXI_DATA_WIDTH-1:0]     s0_axi_wdata       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S0_AXI_DATA_WIDTH\/8-1:0]   s0_axi_wstrb       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s0_axi_wlast       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s0_axi_wvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s0_axi_wready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S0_AXI_ID_WIDTH-1:0]       s0_axi_bid         ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [1:0]                         s0_axi_bresp       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s0_axi_bvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s0_axi_bready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S0_AXI_ID_WIDTH-1:0]       s0_axi_arid        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S0_AXI_ADDR_WIDTH-1:0]     s0_axi_araddr      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [7:0]                         s0_axi_arlen       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s0_axi_arsize      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [1:0]                         s0_axi_arburst     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [0:0]                         s0_axi_arlock      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s0_axi_arcache     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s0_axi_arprot      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s0_axi_arqos       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s0_axi_arvalid     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s0_axi_arready     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S0_AXI_ID_WIDTH-1:0]       s0_axi_rid         ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S0_AXI_DATA_WIDTH-1:0]     s0_axi_rdata       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [1:0]                         s0_axi_rresp       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s0_axi_rlast       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s0_axi_rvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s0_axi_rready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s1_axi_aclk        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s1_axi_aresetn     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S1_AXI_ID_WIDTH-1:0]       s1_axi_awid        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S1_AXI_ADDR_WIDTH-1:0]     s1_axi_awaddr      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [7:0]                         s1_axi_awlen       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s1_axi_awsize      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [1:0]                         s1_axi_awburst     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [0:0]                         s1_axi_awlock      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s1_axi_awcache     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s1_axi_awprot      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s1_axi_awqos       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s1_axi_awvalid     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s1_axi_awready     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S1_AXI_DATA_WIDTH-1:0]     s1_axi_wdata       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S1_AXI_DATA_WIDTH\/8-1:0]   s1_axi_wstrb       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s1_axi_wlast       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s1_axi_wvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s1_axi_wready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S1_AXI_ID_WIDTH-1:0]       s1_axi_bid         ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [1:0]                         s1_axi_bresp       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s1_axi_bvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s1_axi_bready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S1_AXI_ID_WIDTH-1:0]       s1_axi_arid        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S1_AXI_ADDR_WIDTH-1:0]     s1_axi_araddr      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [7:0]                         s1_axi_arlen       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s1_axi_arsize      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [1:0]                         s1_axi_arburst     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [0:0]                         s1_axi_arlock      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s1_axi_arcache     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s1_axi_arprot      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s1_axi_arqos       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s1_axi_arvalid     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s1_axi_arready     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S1_AXI_ID_WIDTH-1:0]       s1_axi_rid         ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S1_AXI_DATA_WIDTH-1:0]     s1_axi_rdata       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [1:0]                         s1_axi_rresp       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s1_axi_rlast       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s1_axi_rvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s1_axi_rready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s2_axi_aclk        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s2_axi_aresetn     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S2_AXI_ID_WIDTH-1:0]       s2_axi_awid        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S2_AXI_ADDR_WIDTH-1:0]     s2_axi_awaddr      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [7:0]                         s2_axi_awlen       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s2_axi_awsize      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [1:0]                         s2_axi_awburst     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [0:0]                         s2_axi_awlock      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s2_axi_awcache     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s2_axi_awprot      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s2_axi_awqos       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s2_axi_awvalid     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s2_axi_awready     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S2_AXI_DATA_WIDTH-1:0]     s2_axi_wdata       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S2_AXI_DATA_WIDTH\/8-1:0]   s2_axi_wstrb       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s2_axi_wlast       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s2_axi_wvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s2_axi_wready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S2_AXI_ID_WIDTH-1:0]       s2_axi_bid         ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [1:0]                         s2_axi_bresp       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s2_axi_bvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s2_axi_bready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S2_AXI_ID_WIDTH-1:0]       s2_axi_arid        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S2_AXI_ADDR_WIDTH-1:0]     s2_axi_araddr      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [7:0]                         s2_axi_arlen       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s2_axi_arsize      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [1:0]                         s2_axi_arburst     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [0:0]                         s2_axi_arlock      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s2_axi_arcache     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s2_axi_arprot      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s2_axi_arqos       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s2_axi_arvalid     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s2_axi_arready     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S2_AXI_ID_WIDTH-1:0]       s2_axi_rid         ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S2_AXI_DATA_WIDTH-1:0]     s2_axi_rdata       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [1:0]                         s2_axi_rresp       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s2_axi_rlast       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s2_axi_rvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s2_axi_rready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s3_axi_aclk        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s3_axi_aresetn     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S3_AXI_ID_WIDTH-1:0]       s3_axi_awid        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S3_AXI_ADDR_WIDTH-1:0]     s3_axi_awaddr      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [7:0]                         s3_axi_awlen       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s3_axi_awsize      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [1:0]                         s3_axi_awburst     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [0:0]                         s3_axi_awlock      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s3_axi_awcache     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s3_axi_awprot      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s3_axi_awqos       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s3_axi_awvalid     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s3_axi_awready     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S3_AXI_DATA_WIDTH-1:0]     s3_axi_wdata       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S3_AXI_DATA_WIDTH\/8-1:0]   s3_axi_wstrb       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s3_axi_wlast       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s3_axi_wvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s3_axi_wready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S3_AXI_ID_WIDTH-1:0]       s3_axi_bid         ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [1:0]                         s3_axi_bresp       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s3_axi_bvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s3_axi_bready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S3_AXI_ID_WIDTH-1:0]       s3_axi_arid        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S3_AXI_ADDR_WIDTH-1:0]     s3_axi_araddr      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [7:0]                         s3_axi_arlen       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s3_axi_arsize      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [1:0]                         s3_axi_arburst     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [0:0]                         s3_axi_arlock      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s3_axi_arcache     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s3_axi_arprot      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s3_axi_arqos       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s3_axi_arvalid     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s3_axi_arready     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S3_AXI_ID_WIDTH-1:0]       s3_axi_rid         ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S3_AXI_DATA_WIDTH-1:0]     s3_axi_rdata       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [1:0]                         s3_axi_rresp       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s3_axi_rlast       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s3_axi_rvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s3_axi_rready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s4_axi_aclk        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s4_axi_aresetn     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S4_AXI_ID_WIDTH-1:0]       s4_axi_awid        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S4_AXI_ADDR_WIDTH-1:0]     s4_axi_awaddr      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [7:0]                         s4_axi_awlen       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s4_axi_awsize      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [1:0]                         s4_axi_awburst     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [0:0]                         s4_axi_awlock      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s4_axi_awcache     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s4_axi_awprot      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s4_axi_awqos       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s4_axi_awvalid     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s4_axi_awready     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S4_AXI_DATA_WIDTH-1:0]     s4_axi_wdata       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S4_AXI_DATA_WIDTH\/8-1:0]   s4_axi_wstrb       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s4_axi_wlast       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s4_axi_wvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s4_axi_wready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S4_AXI_ID_WIDTH-1:0]       s4_axi_bid         ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [1:0]                         s4_axi_bresp       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s4_axi_bvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s4_axi_bready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S4_AXI_ID_WIDTH-1:0]       s4_axi_arid        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S4_AXI_ADDR_WIDTH-1:0]     s4_axi_araddr      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [7:0]                         s4_axi_arlen       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s4_axi_arsize      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [1:0]                         s4_axi_arburst     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [0:0]                         s4_axi_arlock      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s4_axi_arcache     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s4_axi_arprot      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s4_axi_arqos       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s4_axi_arvalid     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s4_axi_arready     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S4_AXI_ID_WIDTH-1:0]       s4_axi_rid         ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S4_AXI_DATA_WIDTH-1:0]     s4_axi_rdata       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [1:0]                         s4_axi_rresp       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s4_axi_rlast       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s4_axi_rvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s4_axi_rready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s5_axi_aclk        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s5_axi_aresetn     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S5_AXI_ID_WIDTH-1:0]       s5_axi_awid        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S5_AXI_ADDR_WIDTH-1:0]     s5_axi_awaddr      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [7:0]                         s5_axi_awlen       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s5_axi_awsize      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [1:0]                         s5_axi_awburst     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [0:0]                         s5_axi_awlock      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s5_axi_awcache     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s5_axi_awprot      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s5_axi_awqos       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s5_axi_awvalid     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s5_axi_awready     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S5_AXI_DATA_WIDTH-1:0]     s5_axi_wdata       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S5_AXI_DATA_WIDTH\/8-1:0]   s5_axi_wstrb       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s5_axi_wlast       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s5_axi_wvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s5_axi_wready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S5_AXI_ID_WIDTH-1:0]       s5_axi_bid         ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [1:0]                         s5_axi_bresp       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s5_axi_bvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s5_axi_bready      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S5_AXI_ID_WIDTH-1:0]       s5_axi_arid        ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [C_S5_AXI_ADDR_WIDTH-1:0]     s5_axi_araddr      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [7:0]                         s5_axi_arlen       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s5_axi_arsize      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [1:0]                         s5_axi_arburst     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [0:0]                         s5_axi_arlock      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s5_axi_arcache     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [2:0]                         s5_axi_arprot      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire [3:0]                         s5_axi_arqos       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s5_axi_arvalid     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s5_axi_arready     ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S5_AXI_ID_WIDTH-1:0]       s5_axi_rid         ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [C_S5_AXI_DATA_WIDTH-1:0]     s5_axi_rdata       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire [1:0]                         s5_axi_rresp       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s5_axi_rlast       ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   output wire                               s5_axi_rvalid      ,$/;"	p
wire	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^   input  wire                               s5_axi_rready$/;"	p
blso	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^function [17:0] blso ($/;"	f
a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  input [17:0] a,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  input integer shift,$/;"	p
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  input integer width$/;"	p
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  integer i;$/;"	r
w	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  integer w;$/;"	r
s	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  integer s;$/;"	r
rr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^function [17:0] rr ($/;"	f
port_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  input [5:0] port_enable,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  input integer port_config,$/;"	p
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  input integer slot_num$/;"	p
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  integer i;$/;"	r
max_ports	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  integer max_ports;$/;"	r
num_ports	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  integer num_ports;$/;"	r
port_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  integer port_cnt;$/;"	r
convert_arb_slot	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^function [17:0] convert_arb_slot ($/;"	f
port_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  input [5:0]   port_enable,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  input integer port_config,$/;"	p
mig_arb_slot	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  input [17:0]  mig_arb_slot$/;"	p
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  integer i;$/;"	r
num_ports	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  integer num_ports;$/;"	r
mig_port_num	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  integer mig_port_num;$/;"	r
port_map	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  reg [17:0] port_map;$/;"	r
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^function integer calc_num_time_slots ($/;"	f
port_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  input [5:0]   port_enable,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  input integer port_config$/;"	p
num_ports	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  integer num_ports;$/;"	r
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  integer i;$/;"	r
s0_axi_araddr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_S0_AXI_ADDR_WIDTH-1:0] s0_axi_araddr_i;$/;"	n
s0_axi_awaddr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_S0_AXI_ADDR_WIDTH-1:0] s0_axi_awaddr_i;$/;"	n
p0_arb_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_arb_en_i;$/;"	n
p0_cmd_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_cmd_clk_i;$/;"	n
p0_cmd_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_cmd_en_i;$/;"	n
p0_cmd_instr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [2:0]                     p0_cmd_instr_i;$/;"	n
p0_cmd_bl_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [5:0]                     p0_cmd_bl_i;$/;"	n
p0_cmd_byte_addr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [29:0]                    p0_cmd_byte_addr_i;$/;"	n
p0_cmd_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_cmd_empty_i;$/;"	n
p0_cmd_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_cmd_full_i;$/;"	n
p0_wr_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_wr_clk_i;$/;"	n
p0_wr_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_wr_en_i;$/;"	n
p0_wr_mask_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_P0_MASK_SIZE-1:0]      p0_wr_mask_i;$/;"	n
p0_wr_data_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_P0_DATA_PORT_SIZE-1:0] p0_wr_data_i;$/;"	n
p0_wr_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_wr_full_i;$/;"	n
p0_wr_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_wr_empty_i;$/;"	n
p0_wr_count_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [6:0]                     p0_wr_count_i;$/;"	n
p0_wr_underrun_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_wr_underrun_i;$/;"	n
p0_wr_error_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_wr_error_i;$/;"	n
p0_rd_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_rd_clk_i;$/;"	n
p0_rd_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_rd_en_i;$/;"	n
p0_rd_data_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_P0_DATA_PORT_SIZE-1:0] p0_rd_data_i;$/;"	n
p0_rd_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_rd_full_i;$/;"	n
p0_rd_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_rd_empty_i;$/;"	n
p0_rd_count_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [6:0]                     p0_rd_count_i;$/;"	n
p0_rd_overflow_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_rd_overflow_i;$/;"	n
p0_rd_error_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p0_rd_error_i;$/;"	n
s1_axi_araddr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_S1_AXI_ADDR_WIDTH-1:0] s1_axi_araddr_i;$/;"	n
s1_axi_awaddr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_S1_AXI_ADDR_WIDTH-1:0] s1_axi_awaddr_i;$/;"	n
p1_arb_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_arb_en_i;$/;"	n
p1_cmd_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_cmd_clk_i;$/;"	n
p1_cmd_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_cmd_en_i;$/;"	n
p1_cmd_instr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [2:0]                     p1_cmd_instr_i;$/;"	n
p1_cmd_bl_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [5:0]                     p1_cmd_bl_i;$/;"	n
p1_cmd_byte_addr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [29:0]                    p1_cmd_byte_addr_i;$/;"	n
p1_cmd_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_cmd_empty_i;$/;"	n
p1_cmd_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_cmd_full_i;$/;"	n
p1_wr_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_wr_clk_i;$/;"	n
p1_wr_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_wr_en_i;$/;"	n
p1_wr_mask_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_P1_MASK_SIZE-1:0]      p1_wr_mask_i;$/;"	n
p1_wr_data_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_P1_DATA_PORT_SIZE-1:0] p1_wr_data_i;$/;"	n
p1_wr_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_wr_full_i;$/;"	n
p1_wr_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_wr_empty_i;$/;"	n
p1_wr_count_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [6:0]                     p1_wr_count_i;$/;"	n
p1_wr_underrun_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_wr_underrun_i;$/;"	n
p1_wr_error_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_wr_error_i;$/;"	n
p1_rd_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_rd_clk_i;$/;"	n
p1_rd_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_rd_en_i;$/;"	n
p1_rd_data_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_P1_DATA_PORT_SIZE-1:0] p1_rd_data_i;$/;"	n
p1_rd_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_rd_full_i;$/;"	n
p1_rd_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_rd_empty_i;$/;"	n
p1_rd_count_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [6:0]                     p1_rd_count_i;$/;"	n
p1_rd_overflow_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_rd_overflow_i;$/;"	n
p1_rd_error_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p1_rd_error_i;$/;"	n
s2_axi_araddr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_S2_AXI_ADDR_WIDTH-1:0] s2_axi_araddr_i;$/;"	n
s2_axi_awaddr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_S2_AXI_ADDR_WIDTH-1:0] s2_axi_awaddr_i;$/;"	n
p2_arb_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_arb_en_i;$/;"	n
p2_cmd_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_cmd_clk_i;$/;"	n
p2_cmd_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_cmd_en_i;$/;"	n
p2_cmd_instr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [2:0]                     p2_cmd_instr_i;$/;"	n
p2_cmd_bl_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [5:0]                     p2_cmd_bl_i;$/;"	n
p2_cmd_byte_addr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [29:0]                    p2_cmd_byte_addr_i;$/;"	n
p2_cmd_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_cmd_empty_i;$/;"	n
p2_cmd_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_cmd_full_i;$/;"	n
p2_wr_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_wr_clk_i;$/;"	n
p2_wr_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_wr_en_i;$/;"	n
p2_wr_mask_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [3:0]                     p2_wr_mask_i;$/;"	n
p2_wr_data_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [31:0]                    p2_wr_data_i;$/;"	n
p2_wr_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_wr_full_i;$/;"	n
p2_wr_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_wr_empty_i;$/;"	n
p2_wr_count_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [6:0]                     p2_wr_count_i;$/;"	n
p2_wr_underrun_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_wr_underrun_i;$/;"	n
p2_wr_error_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_wr_error_i;$/;"	n
p2_rd_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_rd_clk_i;$/;"	n
p2_rd_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_rd_en_i;$/;"	n
p2_rd_data_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [31:0]                    p2_rd_data_i;$/;"	n
p2_rd_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_rd_full_i;$/;"	n
p2_rd_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_rd_empty_i;$/;"	n
p2_rd_count_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [6:0]                     p2_rd_count_i;$/;"	n
p2_rd_overflow_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_rd_overflow_i;$/;"	n
p2_rd_error_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p2_rd_error_i;$/;"	n
s3_axi_araddr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_S3_AXI_ADDR_WIDTH-1:0] s3_axi_araddr_i;$/;"	n
s3_axi_awaddr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_S3_AXI_ADDR_WIDTH-1:0] s3_axi_awaddr_i;$/;"	n
p3_arb_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_arb_en_i;$/;"	n
p3_cmd_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_cmd_clk_i;$/;"	n
p3_cmd_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_cmd_en_i;$/;"	n
p3_cmd_instr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [2:0]                     p3_cmd_instr_i;$/;"	n
p3_cmd_bl_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [5:0]                     p3_cmd_bl_i;$/;"	n
p3_cmd_byte_addr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [29:0]                    p3_cmd_byte_addr_i;$/;"	n
p3_cmd_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_cmd_empty_i;$/;"	n
p3_cmd_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_cmd_full_i;$/;"	n
p3_wr_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_wr_clk_i;$/;"	n
p3_wr_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_wr_en_i;$/;"	n
p3_wr_mask_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [3:0]                     p3_wr_mask_i;$/;"	n
p3_wr_data_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [31:0]                    p3_wr_data_i;$/;"	n
p3_wr_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_wr_full_i;$/;"	n
p3_wr_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_wr_empty_i;$/;"	n
p3_wr_count_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [6:0]                     p3_wr_count_i;$/;"	n
p3_wr_underrun_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_wr_underrun_i;$/;"	n
p3_wr_error_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_wr_error_i;$/;"	n
p3_rd_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_rd_clk_i;$/;"	n
p3_rd_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_rd_en_i;$/;"	n
p3_rd_data_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [31:0]                    p3_rd_data_i;$/;"	n
p3_rd_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_rd_full_i;$/;"	n
p3_rd_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_rd_empty_i;$/;"	n
p3_rd_count_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [6:0]                     p3_rd_count_i;$/;"	n
p3_rd_overflow_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_rd_overflow_i;$/;"	n
p3_rd_error_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p3_rd_error_i;$/;"	n
s4_axi_araddr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_S4_AXI_ADDR_WIDTH-1:0] s4_axi_araddr_i;$/;"	n
s4_axi_awaddr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_S4_AXI_ADDR_WIDTH-1:0] s4_axi_awaddr_i;$/;"	n
p4_arb_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_arb_en_i;$/;"	n
p4_cmd_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_cmd_clk_i;$/;"	n
p4_cmd_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_cmd_en_i;$/;"	n
p4_cmd_instr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [2:0]                     p4_cmd_instr_i;$/;"	n
p4_cmd_bl_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [5:0]                     p4_cmd_bl_i;$/;"	n
p4_cmd_byte_addr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [29:0]                    p4_cmd_byte_addr_i;$/;"	n
p4_cmd_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_cmd_empty_i;$/;"	n
p4_cmd_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_cmd_full_i;$/;"	n
p4_wr_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_wr_clk_i;$/;"	n
p4_wr_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_wr_en_i;$/;"	n
p4_wr_mask_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [3:0]                     p4_wr_mask_i;$/;"	n
p4_wr_data_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [31:0]                    p4_wr_data_i;$/;"	n
p4_wr_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_wr_full_i;$/;"	n
p4_wr_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_wr_empty_i;$/;"	n
p4_wr_count_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [6:0]                     p4_wr_count_i;$/;"	n
p4_wr_underrun_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_wr_underrun_i;$/;"	n
p4_wr_error_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_wr_error_i;$/;"	n
p4_rd_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_rd_clk_i;$/;"	n
p4_rd_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_rd_en_i;$/;"	n
p4_rd_data_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [31:0]                    p4_rd_data_i;$/;"	n
p4_rd_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_rd_full_i;$/;"	n
p4_rd_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_rd_empty_i;$/;"	n
p4_rd_count_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [6:0]                     p4_rd_count_i;$/;"	n
p4_rd_overflow_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_rd_overflow_i;$/;"	n
p4_rd_error_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p4_rd_error_i;$/;"	n
s5_axi_araddr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_S5_AXI_ADDR_WIDTH-1:0] s5_axi_araddr_i;$/;"	n
s5_axi_awaddr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [C_S5_AXI_ADDR_WIDTH-1:0] s5_axi_awaddr_i;$/;"	n
p5_arb_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_arb_en_i;$/;"	n
p5_cmd_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_cmd_clk_i;$/;"	n
p5_cmd_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_cmd_en_i;$/;"	n
p5_cmd_instr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [2:0]                     p5_cmd_instr_i;$/;"	n
p5_cmd_bl_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [5:0]                     p5_cmd_bl_i;$/;"	n
p5_cmd_byte_addr_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [29:0]                    p5_cmd_byte_addr_i;$/;"	n
p5_cmd_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_cmd_empty_i;$/;"	n
p5_cmd_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_cmd_full_i;$/;"	n
p5_wr_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_wr_clk_i;$/;"	n
p5_wr_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_wr_en_i;$/;"	n
p5_wr_mask_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [3:0]                     p5_wr_mask_i;$/;"	n
p5_wr_data_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [31:0]                    p5_wr_data_i;$/;"	n
p5_wr_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_wr_full_i;$/;"	n
p5_wr_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_wr_empty_i;$/;"	n
p5_wr_count_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [6:0]                     p5_wr_count_i;$/;"	n
p5_wr_underrun_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_wr_underrun_i;$/;"	n
p5_wr_error_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_wr_error_i;$/;"	n
p5_rd_clk_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_rd_clk_i;$/;"	n
p5_rd_en_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_rd_en_i;$/;"	n
p5_rd_data_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [31:0]                    p5_rd_data_i;$/;"	n
p5_rd_full_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_rd_full_i;$/;"	n
p5_rd_empty_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_rd_empty_i;$/;"	n
p5_rd_count_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire [6:0]                     p5_rd_count_i;$/;"	n
p5_rd_overflow_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_rd_overflow_i;$/;"	n
p5_rd_error_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           p5_rd_error_i;$/;"	n
ioclk0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           ioclk0;$/;"	n
ioclk180	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           ioclk180;$/;"	n
pll_ce_0_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           pll_ce_0_i;$/;"	n
pll_ce_90_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^  wire                           pll_ce_90_i;$/;"	n
calib_done_synch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^      wire                     calib_done_synch;$/;"	n
calib_done_synch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^      wire                     calib_done_synch;$/;"	n
calib_done_synch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^      wire                     calib_done_synch;$/;"	n
calib_done_synch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^      wire                     calib_done_synch;$/;"	n
calib_done_synch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^      wire                     calib_done_synch;$/;"	n
calib_done_synch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mcb_controller\mcb_ui_top.v	/^      wire                     calib_done_synch;$/;"	n
memc_wrapper	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^module memc_wrapper  #$/;"	m
C_MEMCLK_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEMCLK_PERIOD           = 2500,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_P0_MASK_SIZE            = 4,$/;"	c
C_P0_DATA_PORT_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_P0_DATA_PORT_SIZE       = 32,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_P1_MASK_SIZE            = 4,$/;"	c
C_P1_DATA_PORT_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_P1_DATA_PORT_SIZE       = 32,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_PORT_ENABLE             = 6'b111111,$/;"	c
C_PORT_CONFIG	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_PORT_CONFIG             = "B128",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_ADDR_ORDER          = "BANK_ROW_COLUMN",$/;"	c
C_ARB_ALGORITHM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_ARB_ALGORITHM           = 0,    								   					   $/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_ARB_NUM_TIME_SLOTS      = 12,$/;"	c
C_ARB_TIME_SLOT_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_ARB_TIME_SLOT_0         = 18'o012345,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_ARB_TIME_SLOT_1         = 18'o123450,$/;"	c
C_ARB_TIME_SLOT_2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_ARB_TIME_SLOT_2         = 18'o234501,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_ARB_TIME_SLOT_3         = 18'o345012,$/;"	c
C_ARB_TIME_SLOT_4	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_ARB_TIME_SLOT_4         = 18'o450123,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_ARB_TIME_SLOT_5         = 18'o501234,$/;"	c
C_ARB_TIME_SLOT_6	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_ARB_TIME_SLOT_6         = 18'o012345,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_ARB_TIME_SLOT_7         = 18'o123450,$/;"	c
C_ARB_TIME_SLOT_8	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_ARB_TIME_SLOT_8         = 18'o234501,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_ARB_TIME_SLOT_9         = 18'o345012,$/;"	c
C_ARB_TIME_SLOT_10	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_ARB_TIME_SLOT_10        = 18'o450123,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_ARB_TIME_SLOT_11        = 18'o501234,$/;"	c
C_MEM_TRAS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_TRAS                = 45000,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_TRCD                = 12500,$/;"	c
C_MEM_TREFI	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_TREFI               = 7800,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_TRFC                = 127500,$/;"	c
C_MEM_TRP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_TRP                 = 12500,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_TWR                 = 15000,$/;"	c
C_MEM_TRTP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_TRTP                = 7500,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_TWTR                = 7500,$/;"	c
C_NUM_DQ_PINS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_NUM_DQ_PINS             = 8,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_TYPE                = "DDR3",$/;"	c
C_MEM_DENSITY	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_DENSITY             = "512M",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_BURST_LEN           = 8,$/;"	c
C_MEM_CAS_LATENCY	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_CAS_LATENCY         = 4,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_ADDR_WIDTH          = 13,$/;"	c
C_MEM_BANKADDR_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_BANKADDR_WIDTH      = 3,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_NUM_COL_BITS        = 11,$/;"	c
C_MEM_DDR3_CAS_LATENCY	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_DDR3_CAS_LATENCY    = 7,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_MOBILE_PA_SR        = "FULL",$/;"	c
C_MEM_DDR1_2_ODS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_DDR1_2_ODS          = "FULL",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_DDR3_ODS            = "DIV6",$/;"	c
C_MEM_DDR2_RTT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_DDR2_RTT            = "50OHMS",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_DDR3_RTT            = "DIV2",$/;"	c
C_MEM_MDDR_ODS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_MDDR_ODS            = "FULL",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_DDR2_DIFF_DQS_EN    = "YES",$/;"	c
C_MEM_DDR2_3_PA_SR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_DDR2_3_PA_SR        = "OFF",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_DDR3_CAS_WR_LATENCY = 5,$/;"	c
C_MEM_DDR3_AUTO_SR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_DDR3_AUTO_SR        = "ENABLED",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL",$/;"	c
C_MEM_DDR3_DYN_WRT_ODT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MEM_DDR3_DYN_WRT_ODT    = "OFF",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MC_CALIB_BYPASS         = "NO",$/;"	c
LDQSP_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         LDQSP_TAP_DELAY_VAL       = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         UDQSP_TAP_DELAY_VAL       = 0,$/;"	c
LDQSN_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         LDQSN_TAP_DELAY_VAL       = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         UDQSN_TAP_DELAY_VAL       = 0,$/;"	c
DQ0_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ0_TAP_DELAY_VAL         = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ1_TAP_DELAY_VAL         = 0,$/;"	c
DQ2_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ2_TAP_DELAY_VAL         = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ3_TAP_DELAY_VAL         = 0,$/;"	c
DQ4_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ4_TAP_DELAY_VAL         = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ5_TAP_DELAY_VAL         = 0,$/;"	c
DQ6_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ6_TAP_DELAY_VAL         = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ7_TAP_DELAY_VAL         = 0,$/;"	c
DQ8_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ8_TAP_DELAY_VAL         = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ9_TAP_DELAY_VAL         = 0,$/;"	c
DQ10_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ10_TAP_DELAY_VAL        = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ11_TAP_DELAY_VAL        = 0,$/;"	c
DQ12_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ12_TAP_DELAY_VAL        = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ13_TAP_DELAY_VAL        = 0,$/;"	c
DQ14_TAP_DELAY_VAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ14_TAP_DELAY_VAL        = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         DQ15_TAP_DELAY_VAL        = 0,$/;"	c
C_CALIB_SOFT_IP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_CALIB_SOFT_IP           = "TRUE",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_SIMULATION              = "FALSE",$/;"	c
C_SKIP_IN_TERM_CAL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_SKIP_IN_TERM_CAL        = 1'b0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_SKIP_DYNAMIC_CAL        = 1'b0,$/;"	c
C_MC_CALIBRATION_MODE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MC_CALIBRATION_MODE     = "CALIBRATION",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   parameter         C_MC_CALIBRATION_DELAY    = "HALF"$/;"	c
sysclk_2x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     sysclk_2x,          $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     sysclk_2x_180, $/;"	p
pll_ce_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     pll_ce_0,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     pll_ce_90, $/;"	p
pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     pll_lock,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     async_rst,$/;"	p
mcb_drp_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     mcb_drp_clk,       $/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [C_MEM_ADDR_WIDTH-1:0]        mcbx_dram_addr,  $/;"	p
mcbx_dram_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [C_MEM_BANKADDR_WIDTH-1:0]    mcbx_dram_ba,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    mcbx_dram_ras_n,       $/;"	p
mcbx_dram_cas_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    mcbx_dram_cas_n,       $/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    mcbx_dram_we_n,  $/;"	p
mcbx_dram_cke	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    mcbx_dram_cke, $/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    mcbx_dram_clk, $/;"	p
mcbx_dram_clk_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    mcbx_dram_clk_n,       $/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   inout       [C_NUM_DQ_PINS-1:0]           mcbx_dram_dq,$/;"	p
mcbx_dram_dqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   inout                                     mcbx_dram_dqs, $/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   inout                                     mcbx_dram_dqs_n,       $/;"	p
mcbx_dram_udqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   inout                                     mcbx_dram_udqs,  $/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   inout                                     mcbx_dram_udqs_n,       $/;"	p
mcbx_dram_udm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    mcbx_dram_udm, $/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    mcbx_dram_ldm, $/;"	p
mcbx_dram_odt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    mcbx_dram_odt, $/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    mcbx_dram_ddr3_rst,      $/;"	p
mcbx_rzq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   inout                                     mcbx_rzq,$/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   inout                                     mcbx_zio,$/;"	p
calib_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    calib_done,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     selfrefresh_enter,       $/;"	p
selfrefresh_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    selfrefresh_mode,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p0_cmd_clk, $/;"	p
p0_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p0_cmd_en, $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [2:0]                         p0_cmd_instr,$/;"	p
p0_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [5:0]                         p0_cmd_bl, $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [29:0]                        p0_cmd_byte_addr,       $/;"	p
p0_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p0_cmd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p0_cmd_empty,$/;"	p
p0_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p0_wr_clk,       $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p0_wr_en,$/;"	p
p0_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [C_P0_MASK_SIZE-1:0]          p0_wr_mask,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [C_P0_DATA_PORT_SIZE-1:0]     p0_wr_data,$/;"	p
p0_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p0_wr_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [6:0]                         p0_wr_count,$/;"	p
p0_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p0_wr_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p0_wr_underrun,  $/;"	p
p0_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p0_wr_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p0_rd_clk,$/;"	p
p0_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p0_rd_en,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [C_P0_DATA_PORT_SIZE-1:0]     p0_rd_data,$/;"	p
p0_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p0_rd_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [6:0]                         p0_rd_count,$/;"	p
p0_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p0_rd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p0_rd_overflow,  $/;"	p
p0_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p0_rd_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p1_cmd_clk, $/;"	p
p1_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p1_cmd_en, $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [2:0]                         p1_cmd_instr,$/;"	p
p1_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [5:0]                         p1_cmd_bl, $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [29:0]                        p1_cmd_byte_addr,       $/;"	p
p1_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p1_cmd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p1_cmd_empty,$/;"	p
p1_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p1_wr_clk,       $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p1_wr_en,$/;"	p
p1_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [C_P1_MASK_SIZE-1:0]          p1_wr_mask,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [C_P1_DATA_PORT_SIZE-1:0]     p1_wr_data,$/;"	p
p1_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p1_wr_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [6:0]                         p1_wr_count,$/;"	p
p1_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p1_wr_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p1_wr_underrun,  $/;"	p
p1_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p1_wr_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p1_rd_clk,$/;"	p
p1_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p1_rd_en,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [C_P1_DATA_PORT_SIZE-1:0]     p1_rd_data,$/;"	p
p1_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p1_rd_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [6:0]                         p1_rd_count,$/;"	p
p1_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p1_rd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p1_rd_overflow,  $/;"	p
p1_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p1_rd_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p2_cmd_clk, $/;"	p
p2_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p2_cmd_en, $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [2:0]                         p2_cmd_instr,$/;"	p
p2_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [5:0]                         p2_cmd_bl, $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [29:0]                        p2_cmd_byte_addr,       $/;"	p
p2_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p2_cmd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p2_cmd_empty,$/;"	p
p2_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p2_wr_clk,       $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p2_wr_en,$/;"	p
p2_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [3:0]                         p2_wr_mask,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [31:0]                        p2_wr_data,$/;"	p
p2_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p2_wr_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [6:0]                         p2_wr_count,$/;"	p
p2_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p2_wr_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p2_wr_underrun,  $/;"	p
p2_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p2_wr_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p2_rd_clk,$/;"	p
p2_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p2_rd_en,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [31:0]                        p2_rd_data,$/;"	p
p2_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p2_rd_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [6:0]                         p2_rd_count,$/;"	p
p2_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p2_rd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p2_rd_overflow,  $/;"	p
p2_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p2_rd_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p3_cmd_clk, $/;"	p
p3_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p3_cmd_en, $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [2:0]                         p3_cmd_instr,$/;"	p
p3_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [5:0]                         p3_cmd_bl, $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [29:0]                        p3_cmd_byte_addr,       $/;"	p
p3_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p3_cmd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p3_cmd_empty,$/;"	p
p3_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p3_wr_clk,       $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p3_wr_en,$/;"	p
p3_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [3:0]                         p3_wr_mask,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [31:0]                        p3_wr_data,$/;"	p
p3_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p3_wr_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [6:0]                         p3_wr_count,$/;"	p
p3_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p3_wr_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p3_wr_underrun,  $/;"	p
p3_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p3_wr_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p3_rd_clk,$/;"	p
p3_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p3_rd_en,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [31:0]                        p3_rd_data,$/;"	p
p3_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p3_rd_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [6:0]                         p3_rd_count,$/;"	p
p3_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p3_rd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p3_rd_overflow,  $/;"	p
p3_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p3_rd_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p4_cmd_clk, $/;"	p
p4_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p4_cmd_en, $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [2:0]                         p4_cmd_instr,$/;"	p
p4_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [5:0]                         p4_cmd_bl, $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [29:0]                        p4_cmd_byte_addr,       $/;"	p
p4_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p4_cmd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p4_cmd_empty,$/;"	p
p4_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p4_wr_clk,       $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p4_wr_en,$/;"	p
p4_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [3:0]                         p4_wr_mask,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [31:0]                        p4_wr_data,$/;"	p
p4_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p4_wr_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [6:0]                         p4_wr_count,$/;"	p
p4_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p4_wr_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p4_wr_underrun,  $/;"	p
p4_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p4_wr_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p4_rd_clk,$/;"	p
p4_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p4_rd_en,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [31:0]                        p4_rd_data,$/;"	p
p4_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p4_rd_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [6:0]                         p4_rd_count,$/;"	p
p4_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p4_rd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p4_rd_overflow,  $/;"	p
p4_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p4_rd_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p5_cmd_clk, $/;"	p
p5_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p5_cmd_en, $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [2:0]                         p5_cmd_instr,$/;"	p
p5_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [5:0]                         p5_cmd_bl, $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [29:0]                        p5_cmd_byte_addr,       $/;"	p
p5_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p5_cmd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p5_cmd_empty,$/;"	p
p5_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p5_wr_clk,       $/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p5_wr_en,$/;"	p
p5_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [3:0]                         p5_wr_mask,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input       [31:0]                        p5_wr_data,$/;"	p
p5_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p5_wr_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [6:0]                         p5_wr_count,$/;"	p
p5_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p5_wr_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p5_wr_underrun,  $/;"	p
p5_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p5_wr_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p5_rd_clk,$/;"	p
p5_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   input                                     p5_rd_en,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [31:0]                        p5_rd_data,$/;"	p
p5_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p5_rd_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output      [6:0]                         p5_rd_count,$/;"	p
p5_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p5_rd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p5_rd_overflow,  $/;"	p
p5_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   output                                    p5_rd_error$/;"	p
s0_axi_aclk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s0_axi_aclk;$/;"	n
s0_axi_aresetn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s0_axi_aresetn;$/;"	n
s0_axi_awid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S0_AXI_ID_WIDTH-1:0]              s0_axi_awid; $/;"	n
s0_axi_awaddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S0_AXI_ADDR_WIDTH-1:0]            s0_axi_awaddr; $/;"	n
s0_axi_awlen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [7:0]                                s0_axi_awlen; $/;"	n
s0_axi_awsize	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s0_axi_awsize; $/;"	n
s0_axi_awburst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s0_axi_awburst; $/;"	n
s0_axi_awlock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [0:0]                                s0_axi_awlock; $/;"	n
s0_axi_awcache	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s0_axi_awcache; $/;"	n
s0_axi_awprot	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s0_axi_awprot; $/;"	n
s0_axi_awqos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s0_axi_awqos; $/;"	n
s0_axi_awvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s0_axi_awvalid; $/;"	n
s0_axi_awready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s0_axi_awready; $/;"	n
s0_axi_wdata	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S0_AXI_DATA_WIDTH-1:0]            s0_axi_wdata; $/;"	n
s0_axi_wstrb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S0_AXI_DATA_WIDTH\/8-1:0]          s0_axi_wstrb; $/;"	n
s0_axi_wlast	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s0_axi_wlast; $/;"	n
s0_axi_wvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s0_axi_wvalid; $/;"	n
s0_axi_wready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s0_axi_wready; $/;"	n
s0_axi_bid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S0_AXI_ID_WIDTH-1:0]              s0_axi_bid; $/;"	n
s0_axi_bresp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s0_axi_bresp; $/;"	n
s0_axi_bvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s0_axi_bvalid; $/;"	n
s0_axi_bready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s0_axi_bready; $/;"	n
s0_axi_arid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S0_AXI_ID_WIDTH-1:0]              s0_axi_arid; $/;"	n
s0_axi_araddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S0_AXI_ADDR_WIDTH-1:0]            s0_axi_araddr; $/;"	n
s0_axi_arlen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [7:0]                                s0_axi_arlen; $/;"	n
s0_axi_arsize	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s0_axi_arsize; $/;"	n
s0_axi_arburst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s0_axi_arburst; $/;"	n
s0_axi_arlock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [0:0]                                s0_axi_arlock; $/;"	n
s0_axi_arcache	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s0_axi_arcache; $/;"	n
s0_axi_arprot	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s0_axi_arprot; $/;"	n
s0_axi_arqos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s0_axi_arqos; $/;"	n
s0_axi_arvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s0_axi_arvalid; $/;"	n
s0_axi_arready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s0_axi_arready; $/;"	n
s0_axi_rid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S0_AXI_ID_WIDTH-1:0]              s0_axi_rid; $/;"	n
s0_axi_rdata	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S0_AXI_DATA_WIDTH-1:0]            s0_axi_rdata; $/;"	n
s0_axi_rresp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s0_axi_rresp; $/;"	n
s0_axi_rlast	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s0_axi_rlast; $/;"	n
s0_axi_rvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s0_axi_rvalid; $/;"	n
s0_axi_rready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s0_axi_rready;$/;"	n
s1_axi_aclk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s1_axi_aclk;$/;"	n
s1_axi_aresetn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s1_axi_aresetn;$/;"	n
s1_axi_awid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S1_AXI_ID_WIDTH-1:0]              s1_axi_awid; $/;"	n
s1_axi_awaddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S1_AXI_ADDR_WIDTH-1:0]            s1_axi_awaddr; $/;"	n
s1_axi_awlen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [7:0]                                s1_axi_awlen; $/;"	n
s1_axi_awsize	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s1_axi_awsize; $/;"	n
s1_axi_awburst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s1_axi_awburst; $/;"	n
s1_axi_awlock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [0:0]                                s1_axi_awlock; $/;"	n
s1_axi_awcache	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s1_axi_awcache; $/;"	n
s1_axi_awprot	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s1_axi_awprot; $/;"	n
s1_axi_awqos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s1_axi_awqos; $/;"	n
s1_axi_awvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s1_axi_awvalid; $/;"	n
s1_axi_awready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s1_axi_awready; $/;"	n
s1_axi_wdata	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S1_AXI_DATA_WIDTH-1:0]            s1_axi_wdata; $/;"	n
s1_axi_wstrb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S1_AXI_DATA_WIDTH\/8-1:0]          s1_axi_wstrb; $/;"	n
s1_axi_wlast	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s1_axi_wlast; $/;"	n
s1_axi_wvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s1_axi_wvalid; $/;"	n
s1_axi_wready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s1_axi_wready; $/;"	n
s1_axi_bid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S1_AXI_ID_WIDTH-1:0]              s1_axi_bid; $/;"	n
s1_axi_bresp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s1_axi_bresp; $/;"	n
s1_axi_bvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s1_axi_bvalid; $/;"	n
s1_axi_bready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s1_axi_bready; $/;"	n
s1_axi_arid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S1_AXI_ID_WIDTH-1:0]              s1_axi_arid; $/;"	n
s1_axi_araddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S1_AXI_ADDR_WIDTH-1:0]            s1_axi_araddr; $/;"	n
s1_axi_arlen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [7:0]                                s1_axi_arlen; $/;"	n
s1_axi_arsize	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s1_axi_arsize; $/;"	n
s1_axi_arburst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s1_axi_arburst; $/;"	n
s1_axi_arlock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [0:0]                                s1_axi_arlock; $/;"	n
s1_axi_arcache	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s1_axi_arcache; $/;"	n
s1_axi_arprot	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s1_axi_arprot; $/;"	n
s1_axi_arqos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s1_axi_arqos; $/;"	n
s1_axi_arvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s1_axi_arvalid; $/;"	n
s1_axi_arready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s1_axi_arready; $/;"	n
s1_axi_rid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S1_AXI_ID_WIDTH-1:0]              s1_axi_rid; $/;"	n
s1_axi_rdata	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S1_AXI_DATA_WIDTH-1:0]            s1_axi_rdata; $/;"	n
s1_axi_rresp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s1_axi_rresp; $/;"	n
s1_axi_rlast	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s1_axi_rlast; $/;"	n
s1_axi_rvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s1_axi_rvalid; $/;"	n
s1_axi_rready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s1_axi_rready;$/;"	n
s2_axi_aclk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s2_axi_aclk;$/;"	n
s2_axi_aresetn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s2_axi_aresetn;$/;"	n
s2_axi_awid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S2_AXI_ID_WIDTH-1:0]              s2_axi_awid; $/;"	n
s2_axi_awaddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S2_AXI_ADDR_WIDTH-1:0]            s2_axi_awaddr; $/;"	n
s2_axi_awlen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [7:0]                                s2_axi_awlen; $/;"	n
s2_axi_awsize	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s2_axi_awsize; $/;"	n
s2_axi_awburst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s2_axi_awburst; $/;"	n
s2_axi_awlock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [0:0]                                s2_axi_awlock; $/;"	n
s2_axi_awcache	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s2_axi_awcache; $/;"	n
s2_axi_awprot	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s2_axi_awprot; $/;"	n
s2_axi_awqos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s2_axi_awqos; $/;"	n
s2_axi_awvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s2_axi_awvalid; $/;"	n
s2_axi_awready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s2_axi_awready; $/;"	n
s2_axi_wdata	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S2_AXI_DATA_WIDTH-1:0]            s2_axi_wdata; $/;"	n
s2_axi_wstrb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S2_AXI_DATA_WIDTH\/8-1:0]          s2_axi_wstrb; $/;"	n
s2_axi_wlast	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s2_axi_wlast; $/;"	n
s2_axi_wvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s2_axi_wvalid; $/;"	n
s2_axi_wready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s2_axi_wready; $/;"	n
s2_axi_bid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S2_AXI_ID_WIDTH-1:0]              s2_axi_bid; $/;"	n
s2_axi_bresp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s2_axi_bresp; $/;"	n
s2_axi_bvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s2_axi_bvalid; $/;"	n
s2_axi_bready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s2_axi_bready; $/;"	n
s2_axi_arid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S2_AXI_ID_WIDTH-1:0]              s2_axi_arid; $/;"	n
s2_axi_araddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S2_AXI_ADDR_WIDTH-1:0]            s2_axi_araddr; $/;"	n
s2_axi_arlen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [7:0]                                s2_axi_arlen; $/;"	n
s2_axi_arsize	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s2_axi_arsize; $/;"	n
s2_axi_arburst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s2_axi_arburst; $/;"	n
s2_axi_arlock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [0:0]                                s2_axi_arlock; $/;"	n
s2_axi_arcache	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s2_axi_arcache; $/;"	n
s2_axi_arprot	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s2_axi_arprot; $/;"	n
s2_axi_arqos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s2_axi_arqos; $/;"	n
s2_axi_arvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s2_axi_arvalid; $/;"	n
s2_axi_arready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s2_axi_arready; $/;"	n
s2_axi_rid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S2_AXI_ID_WIDTH-1:0]              s2_axi_rid; $/;"	n
s2_axi_rdata	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S2_AXI_DATA_WIDTH-1:0]            s2_axi_rdata; $/;"	n
s2_axi_rresp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s2_axi_rresp; $/;"	n
s2_axi_rlast	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s2_axi_rlast; $/;"	n
s2_axi_rvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s2_axi_rvalid; $/;"	n
s2_axi_rready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s2_axi_rready;$/;"	n
s3_axi_aclk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s3_axi_aclk;$/;"	n
s3_axi_aresetn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s3_axi_aresetn;$/;"	n
s3_axi_awid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S3_AXI_ID_WIDTH-1:0]              s3_axi_awid; $/;"	n
s3_axi_awaddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S3_AXI_ADDR_WIDTH-1:0]            s3_axi_awaddr; $/;"	n
s3_axi_awlen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [7:0]                                s3_axi_awlen; $/;"	n
s3_axi_awsize	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s3_axi_awsize; $/;"	n
s3_axi_awburst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s3_axi_awburst; $/;"	n
s3_axi_awlock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [0:0]                                s3_axi_awlock; $/;"	n
s3_axi_awcache	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s3_axi_awcache; $/;"	n
s3_axi_awprot	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s3_axi_awprot; $/;"	n
s3_axi_awqos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s3_axi_awqos; $/;"	n
s3_axi_awvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s3_axi_awvalid; $/;"	n
s3_axi_awready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s3_axi_awready; $/;"	n
s3_axi_wdata	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S3_AXI_DATA_WIDTH-1:0]            s3_axi_wdata; $/;"	n
s3_axi_wstrb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S3_AXI_DATA_WIDTH\/8-1:0]          s3_axi_wstrb; $/;"	n
s3_axi_wlast	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s3_axi_wlast; $/;"	n
s3_axi_wvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s3_axi_wvalid; $/;"	n
s3_axi_wready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s3_axi_wready; $/;"	n
s3_axi_bid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S3_AXI_ID_WIDTH-1:0]              s3_axi_bid; $/;"	n
s3_axi_bresp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s3_axi_bresp; $/;"	n
s3_axi_bvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s3_axi_bvalid; $/;"	n
s3_axi_bready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s3_axi_bready; $/;"	n
s3_axi_arid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S3_AXI_ID_WIDTH-1:0]              s3_axi_arid; $/;"	n
s3_axi_araddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S3_AXI_ADDR_WIDTH-1:0]            s3_axi_araddr; $/;"	n
s3_axi_arlen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [7:0]                                s3_axi_arlen; $/;"	n
s3_axi_arsize	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s3_axi_arsize; $/;"	n
s3_axi_arburst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s3_axi_arburst; $/;"	n
s3_axi_arlock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [0:0]                                s3_axi_arlock; $/;"	n
s3_axi_arcache	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s3_axi_arcache; $/;"	n
s3_axi_arprot	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s3_axi_arprot; $/;"	n
s3_axi_arqos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s3_axi_arqos; $/;"	n
s3_axi_arvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s3_axi_arvalid; $/;"	n
s3_axi_arready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s3_axi_arready; $/;"	n
s3_axi_rid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S3_AXI_ID_WIDTH-1:0]              s3_axi_rid; $/;"	n
s3_axi_rdata	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S3_AXI_DATA_WIDTH-1:0]            s3_axi_rdata; $/;"	n
s3_axi_rresp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s3_axi_rresp; $/;"	n
s3_axi_rlast	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s3_axi_rlast; $/;"	n
s3_axi_rvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s3_axi_rvalid; $/;"	n
s3_axi_rready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s3_axi_rready;$/;"	n
s4_axi_aclk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s4_axi_aclk;$/;"	n
s4_axi_aresetn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s4_axi_aresetn;$/;"	n
s4_axi_awid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S4_AXI_ID_WIDTH-1:0]              s4_axi_awid; $/;"	n
s4_axi_awaddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S4_AXI_ADDR_WIDTH-1:0]            s4_axi_awaddr; $/;"	n
s4_axi_awlen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [7:0]                                s4_axi_awlen; $/;"	n
s4_axi_awsize	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s4_axi_awsize; $/;"	n
s4_axi_awburst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s4_axi_awburst; $/;"	n
s4_axi_awlock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [0:0]                                s4_axi_awlock; $/;"	n
s4_axi_awcache	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s4_axi_awcache; $/;"	n
s4_axi_awprot	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s4_axi_awprot; $/;"	n
s4_axi_awqos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s4_axi_awqos; $/;"	n
s4_axi_awvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s4_axi_awvalid; $/;"	n
s4_axi_awready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s4_axi_awready; $/;"	n
s4_axi_wdata	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S4_AXI_DATA_WIDTH-1:0]            s4_axi_wdata; $/;"	n
s4_axi_wstrb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S4_AXI_DATA_WIDTH\/8-1:0]          s4_axi_wstrb; $/;"	n
s4_axi_wlast	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s4_axi_wlast; $/;"	n
s4_axi_wvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s4_axi_wvalid; $/;"	n
s4_axi_wready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s4_axi_wready; $/;"	n
s4_axi_bid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S4_AXI_ID_WIDTH-1:0]              s4_axi_bid; $/;"	n
s4_axi_bresp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s4_axi_bresp; $/;"	n
s4_axi_bvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s4_axi_bvalid; $/;"	n
s4_axi_bready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s4_axi_bready; $/;"	n
s4_axi_arid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S4_AXI_ID_WIDTH-1:0]              s4_axi_arid; $/;"	n
s4_axi_araddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S4_AXI_ADDR_WIDTH-1:0]            s4_axi_araddr; $/;"	n
s4_axi_arlen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [7:0]                                s4_axi_arlen; $/;"	n
s4_axi_arsize	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s4_axi_arsize; $/;"	n
s4_axi_arburst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s4_axi_arburst; $/;"	n
s4_axi_arlock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [0:0]                                s4_axi_arlock; $/;"	n
s4_axi_arcache	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s4_axi_arcache; $/;"	n
s4_axi_arprot	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s4_axi_arprot; $/;"	n
s4_axi_arqos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s4_axi_arqos; $/;"	n
s4_axi_arvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s4_axi_arvalid; $/;"	n
s4_axi_arready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s4_axi_arready; $/;"	n
s4_axi_rid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S4_AXI_ID_WIDTH-1:0]              s4_axi_rid; $/;"	n
s4_axi_rdata	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S4_AXI_DATA_WIDTH-1:0]            s4_axi_rdata; $/;"	n
s4_axi_rresp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s4_axi_rresp; $/;"	n
s4_axi_rlast	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s4_axi_rlast; $/;"	n
s4_axi_rvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s4_axi_rvalid; $/;"	n
s4_axi_rready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s4_axi_rready;$/;"	n
s5_axi_aclk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s5_axi_aclk;$/;"	n
s5_axi_aresetn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s5_axi_aresetn;$/;"	n
s5_axi_awid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S5_AXI_ID_WIDTH-1:0]              s5_axi_awid; $/;"	n
s5_axi_awaddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S5_AXI_ADDR_WIDTH-1:0]            s5_axi_awaddr; $/;"	n
s5_axi_awlen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [7:0]                                s5_axi_awlen; $/;"	n
s5_axi_awsize	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s5_axi_awsize; $/;"	n
s5_axi_awburst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s5_axi_awburst; $/;"	n
s5_axi_awlock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [0:0]                                s5_axi_awlock; $/;"	n
s5_axi_awcache	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s5_axi_awcache; $/;"	n
s5_axi_awprot	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s5_axi_awprot; $/;"	n
s5_axi_awqos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s5_axi_awqos; $/;"	n
s5_axi_awvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s5_axi_awvalid; $/;"	n
s5_axi_awready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s5_axi_awready; $/;"	n
s5_axi_wdata	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S5_AXI_DATA_WIDTH-1:0]            s5_axi_wdata; $/;"	n
s5_axi_wstrb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S5_AXI_DATA_WIDTH\/8-1:0]          s5_axi_wstrb; $/;"	n
s5_axi_wlast	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s5_axi_wlast; $/;"	n
s5_axi_wvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s5_axi_wvalid; $/;"	n
s5_axi_wready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s5_axi_wready; $/;"	n
s5_axi_bid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S5_AXI_ID_WIDTH-1:0]              s5_axi_bid; $/;"	n
s5_axi_bresp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s5_axi_bresp; $/;"	n
s5_axi_bvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s5_axi_bvalid; $/;"	n
s5_axi_bready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s5_axi_bready; $/;"	n
s5_axi_arid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S5_AXI_ID_WIDTH-1:0]              s5_axi_arid; $/;"	n
s5_axi_araddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S5_AXI_ADDR_WIDTH-1:0]            s5_axi_araddr; $/;"	n
s5_axi_arlen	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [7:0]                                s5_axi_arlen; $/;"	n
s5_axi_arsize	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s5_axi_arsize; $/;"	n
s5_axi_arburst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s5_axi_arburst; $/;"	n
s5_axi_arlock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [0:0]                                s5_axi_arlock; $/;"	n
s5_axi_arcache	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s5_axi_arcache; $/;"	n
s5_axi_arprot	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [2:0]                                s5_axi_arprot; $/;"	n
s5_axi_arqos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [3:0]                                s5_axi_arqos; $/;"	n
s5_axi_arvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s5_axi_arvalid; $/;"	n
s5_axi_arready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s5_axi_arready; $/;"	n
s5_axi_rid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S5_AXI_ID_WIDTH-1:0]              s5_axi_rid; $/;"	n
s5_axi_rdata	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [C_S5_AXI_DATA_WIDTH-1:0]            s5_axi_rdata; $/;"	n
s5_axi_rresp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [1:0]                                s5_axi_rresp; $/;"	n
s5_axi_rlast	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s5_axi_rlast; $/;"	n
s5_axi_rvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s5_axi_rvalid; $/;"	n
s5_axi_rready	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      s5_axi_rready;$/;"	n
uo_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [7:0]                                uo_data;        $/;"	n
uo_data_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      uo_data_valid;  $/;"	n
uo_cmd_ready_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      uo_cmd_ready_in;$/;"	n
uo_refrsh_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      uo_refrsh_flag; $/;"	n
uo_cal_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      uo_cal_start;   $/;"	n
uo_sdo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      uo_sdo;$/;"	n
status	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire [31:0]                               status;  $/;"	n
sysclk_2x_bufpll_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      sysclk_2x_bufpll_o;$/;"	n
sysclk_2x_180_bufpll_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      sysclk_2x_180_bufpll_o;$/;"	n
pll_ce_0_bufpll_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      pll_ce_0_bufpll_o;$/;"	n
pll_ce_90_bufpll_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      pll_ce_90_bufpll_o;$/;"	n
pll_lock_bufpll_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\memc_wrapper.v	/^   wire                                      pll_lock_bufpll_o;$/;"	n
mig_core	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^module mig_core #$/;"	m
C1_P0_MASK_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   parameter C1_P0_MASK_SIZE           = 8,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   parameter C1_P0_DATA_PORT_SIZE      = 64,$/;"	c
C1_P1_MASK_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   parameter C1_P1_MASK_SIZE           = 8,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   parameter C1_P1_DATA_PORT_SIZE      = 64,$/;"	c
DEBUG_EN	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   parameter DEBUG_EN                = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   parameter C1_MEMCLK_PERIOD        = 3125,$/;"	c
C1_CALIB_SOFT_IP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   parameter C1_CALIB_SOFT_IP        = "TRUE",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   parameter C1_SIMULATION           = "FALSE",$/;"	c
C1_RST_ACT_LOW	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   parameter C1_RST_ACT_LOW          = 0,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   parameter C1_INPUT_CLK_TYPE       = "SINGLE_ENDED",$/;"	c
C1_MEM_ADDR_ORDER	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   parameter C1_MEM_ADDR_ORDER       = "ROW_BANK_COLUMN",$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   parameter C1_NUM_DQ_PINS          = 16,$/;"	c
C1_MEM_ADDR_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   parameter C1_MEM_ADDR_WIDTH       = 13,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   parameter C1_MEM_BANKADDR_WIDTH   = 3$/;"	c
mcb1_dram_dq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   inout  [C1_NUM_DQ_PINS-1:0]                      mcb1_dram_dq,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   output [C1_MEM_ADDR_WIDTH-1:0]                   mcb1_dram_a,$/;"	p
mcb1_dram_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   output [C1_MEM_BANKADDR_WIDTH-1:0]               mcb1_dram_ba,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   output                                           mcb1_dram_ras_n,$/;"	p
mcb1_dram_cas_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   output                                           mcb1_dram_cas_n,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   output                                           mcb1_dram_we_n,$/;"	p
mcb1_dram_odt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   output                                           mcb1_dram_odt,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   output                                           mcb1_dram_reset_n,$/;"	p
mcb1_dram_cke	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   output                                           mcb1_dram_cke,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   output                                           mcb1_dram_dm,$/;"	p
mcb1_dram_udqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   inout                                            mcb1_dram_udqs,$/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   inout                                            mcb1_dram_udqs_n,$/;"	p
mcb1_rzq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   inout                                            mcb1_rzq,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   output                                           mcb1_dram_udm,$/;"	p
c1_calib_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   output                                           c1_calib_done,$/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   inout                                            mcb1_dram_dqs,$/;"	p
mcb1_dram_dqs_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   inout                                            mcb1_dram_dqs_n,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   output                                           mcb1_dram_ck,$/;"	p
mcb1_dram_ck_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   output                                           mcb1_dram_ck_n,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input		c1_p0_cmd_clk,$/;"	p
c1_p0_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input		c1_p0_cmd_en,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input [2:0]	c1_p0_cmd_instr,$/;"	p
c1_p0_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input [5:0]	c1_p0_cmd_bl,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input [29:0]	c1_p0_cmd_byte_addr,$/;"	p
c1_p0_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p0_cmd_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p0_cmd_full,$/;"	p
c1_p0_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input		c1_p0_wr_clk,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input		c1_p0_wr_en,$/;"	p
c1_p0_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input [C1_P0_MASK_SIZE - 1:0]	c1_p0_wr_mask,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input [C1_P0_DATA_PORT_SIZE - 1:0]	c1_p0_wr_data,$/;"	p
c1_p0_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p0_wr_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p0_wr_empty,$/;"	p
c1_p0_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output [6:0]	c1_p0_wr_count,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p0_wr_underrun,$/;"	p
c1_p0_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p0_wr_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input		c1_p0_rd_clk,$/;"	p
c1_p0_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input		c1_p0_rd_en,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output [C1_P0_DATA_PORT_SIZE - 1:0]	c1_p0_rd_data,$/;"	p
c1_p0_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p0_rd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p0_rd_empty,$/;"	p
c1_p0_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output [6:0]	c1_p0_rd_count,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p0_rd_overflow,$/;"	p
c1_p0_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p0_rd_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input		c1_p1_cmd_clk,$/;"	p
c1_p1_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input		c1_p1_cmd_en,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input [2:0]	c1_p1_cmd_instr,$/;"	p
c1_p1_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input [5:0]	c1_p1_cmd_bl,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input [29:0]	c1_p1_cmd_byte_addr,$/;"	p
c1_p1_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p1_cmd_empty,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p1_cmd_full,$/;"	p
c1_p1_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input		c1_p1_wr_clk,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input		c1_p1_wr_en,$/;"	p
c1_p1_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input [C1_P1_MASK_SIZE - 1:0]	c1_p1_wr_mask,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input [C1_P1_DATA_PORT_SIZE - 1:0]	c1_p1_wr_data,$/;"	p
c1_p1_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p1_wr_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p1_wr_empty,$/;"	p
c1_p1_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output [6:0]	c1_p1_wr_count,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p1_wr_underrun,$/;"	p
c1_p1_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p1_wr_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input		c1_p1_rd_clk,$/;"	p
c1_p1_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input		c1_p1_rd_en,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output [C1_P1_DATA_PORT_SIZE - 1:0]	c1_p1_rd_data,$/;"	p
c1_p1_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p1_rd_full,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p1_rd_empty,$/;"	p
c1_p1_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output [6:0]	c1_p1_rd_count,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p1_rd_overflow,$/;"	p
c1_p1_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      output		c1_p1_rd_error,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^      input			c1_async_rst,$/;"	p
c1_sysclk_2x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^	  input			c1_sysclk_2x,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^	  input			c1_sysclk_2x_180,$/;"	p
c1_pll_ce_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^	  input			c1_pll_ce_0,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^	  input			c1_pll_ce_90,$/;"	p
c1_pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^	  input			c1_pll_lock,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^	  input			c1_mcb_drp_clk$/;"	p
c1_cmp_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^  wire                              c1_cmp_error;$/;"	n
c1_cmp_data_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^  wire                              c1_cmp_data_valid;$/;"	n
c1_vio_modify_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^  wire                              c1_vio_modify_enable;$/;"	n
c1_vio_data_mode_value	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^  wire  [2:0]                      c1_vio_data_mode_value;$/;"	n
c1_vio_addr_mode_value	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^  wire  [2:0]                      c1_vio_addr_mode_value;$/;"	n
c1_cmp_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^  wire  [31:0]                      c1_cmp_data;$/;"	n
c1_p2_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_cmd_clk;$/;"	n
c1_p2_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_cmd_en;$/;"	n
c1_p2_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[2:0]			c1_p2_cmd_instr;$/;"	n
c1_p2_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[5:0]			c1_p2_cmd_bl;$/;"	n
c1_p2_cmd_byte_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[29:0]			c1_p2_cmd_byte_addr;$/;"	n
c1_p2_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_cmd_empty;$/;"	n
c1_p2_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_cmd_full;$/;"	n
c1_p2_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_wr_clk;$/;"	n
c1_p2_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_wr_en;$/;"	n
c1_p2_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[3:0]			c1_p2_wr_mask;$/;"	n
c1_p2_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[31:0]			c1_p2_wr_data;$/;"	n
c1_p2_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_wr_full;$/;"	n
c1_p2_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_wr_empty;$/;"	n
c1_p2_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[6:0]			c1_p2_wr_count;$/;"	n
c1_p2_wr_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_wr_underrun;$/;"	n
c1_p2_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_wr_error;$/;"	n
c1_p2_rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_rd_clk;$/;"	n
c1_p2_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_rd_en;$/;"	n
c1_p2_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[31:0]			c1_p2_rd_data;$/;"	n
c1_p2_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_rd_full;$/;"	n
c1_p2_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_rd_empty;$/;"	n
c1_p2_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[6:0]			c1_p2_rd_count;$/;"	n
c1_p2_rd_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_rd_overflow;$/;"	n
c1_p2_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p2_rd_error;$/;"	n
c1_p3_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_cmd_clk;$/;"	n
c1_p3_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_cmd_en;$/;"	n
c1_p3_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[2:0]			c1_p3_cmd_instr;$/;"	n
c1_p3_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[5:0]			c1_p3_cmd_bl;$/;"	n
c1_p3_cmd_byte_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[29:0]			c1_p3_cmd_byte_addr;$/;"	n
c1_p3_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_cmd_empty;$/;"	n
c1_p3_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_cmd_full;$/;"	n
c1_p3_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_wr_clk;$/;"	n
c1_p3_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_wr_en;$/;"	n
c1_p3_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[3:0]			c1_p3_wr_mask;$/;"	n
c1_p3_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[31:0]			c1_p3_wr_data;$/;"	n
c1_p3_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_wr_full;$/;"	n
c1_p3_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_wr_empty;$/;"	n
c1_p3_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[6:0]			c1_p3_wr_count;$/;"	n
c1_p3_wr_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_wr_underrun;$/;"	n
c1_p3_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_wr_error;$/;"	n
c1_p3_rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_rd_clk;$/;"	n
c1_p3_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_rd_en;$/;"	n
c1_p3_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[31:0]			c1_p3_rd_data;$/;"	n
c1_p3_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_rd_full;$/;"	n
c1_p3_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_rd_empty;$/;"	n
c1_p3_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[6:0]			c1_p3_rd_count;$/;"	n
c1_p3_rd_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_rd_overflow;$/;"	n
c1_p3_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p3_rd_error;$/;"	n
c1_p4_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_cmd_clk;$/;"	n
c1_p4_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_cmd_en;$/;"	n
c1_p4_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[2:0]			c1_p4_cmd_instr;$/;"	n
c1_p4_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[5:0]			c1_p4_cmd_bl;$/;"	n
c1_p4_cmd_byte_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[29:0]			c1_p4_cmd_byte_addr;$/;"	n
c1_p4_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_cmd_empty;$/;"	n
c1_p4_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_cmd_full;$/;"	n
c1_p4_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_wr_clk;$/;"	n
c1_p4_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_wr_en;$/;"	n
c1_p4_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[3:0]			c1_p4_wr_mask;$/;"	n
c1_p4_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[31:0]			c1_p4_wr_data;$/;"	n
c1_p4_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_wr_full;$/;"	n
c1_p4_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_wr_empty;$/;"	n
c1_p4_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[6:0]			c1_p4_wr_count;$/;"	n
c1_p4_wr_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_wr_underrun;$/;"	n
c1_p4_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_wr_error;$/;"	n
c1_p4_rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_rd_clk;$/;"	n
c1_p4_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_rd_en;$/;"	n
c1_p4_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[31:0]			c1_p4_rd_data;$/;"	n
c1_p4_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_rd_full;$/;"	n
c1_p4_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_rd_empty;$/;"	n
c1_p4_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[6:0]			c1_p4_rd_count;$/;"	n
c1_p4_rd_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_rd_overflow;$/;"	n
c1_p4_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p4_rd_error;$/;"	n
c1_p5_cmd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_cmd_clk;$/;"	n
c1_p5_cmd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_cmd_en;$/;"	n
c1_p5_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[2:0]			c1_p5_cmd_instr;$/;"	n
c1_p5_cmd_bl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[5:0]			c1_p5_cmd_bl;$/;"	n
c1_p5_cmd_byte_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[29:0]			c1_p5_cmd_byte_addr;$/;"	n
c1_p5_cmd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_cmd_empty;$/;"	n
c1_p5_cmd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_cmd_full;$/;"	n
c1_p5_wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_wr_clk;$/;"	n
c1_p5_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_wr_en;$/;"	n
c1_p5_wr_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[3:0]			c1_p5_wr_mask;$/;"	n
c1_p5_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[31:0]			c1_p5_wr_data;$/;"	n
c1_p5_wr_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_wr_full;$/;"	n
c1_p5_wr_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_wr_empty;$/;"	n
c1_p5_wr_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[6:0]			c1_p5_wr_count;$/;"	n
c1_p5_wr_underrun	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_wr_underrun;$/;"	n
c1_p5_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_wr_error;$/;"	n
c1_p5_rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_rd_clk;$/;"	n
c1_p5_rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_rd_en;$/;"	n
c1_p5_rd_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[31:0]			c1_p5_rd_data;$/;"	n
c1_p5_rd_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_rd_full;$/;"	n
c1_p5_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_rd_empty;$/;"	n
c1_p5_rd_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire[6:0]			c1_p5_rd_count;$/;"	n
c1_p5_rd_overflow	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_rd_overflow;$/;"	n
c1_p5_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^wire				c1_p5_rd_error;$/;"	n
c1_aresetn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   reg   c1_aresetn;$/;"	r
c3_aresetn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   reg   c3_aresetn;$/;"	r
c4_aresetn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   reg   c4_aresetn;$/;"	r
c5_aresetn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\mig_core\ip\mig_core\user_design\rtl\mig_core.v	/^   reg   c5_aresetn;$/;"	r
wrap_rd_logic	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^module wrap_rd_logic # ($/;"	m
DATA_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						DATA_WD				= 64				,	\/\/后端fifo输入位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						GPIF_DAT_WIDTH		= 32				,	\/\/后端fifo输出位宽$/;"	c
WORD_FACTOR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						WORD_FACTOR			= 3					,	\/\/DATA_WD对应的一个字所对应的字节数$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						BUF_DEPTH_WD		= 3					,	\/\/帧存深度位宽,保证支持的帧存深度内不溢出，我们最大支持4深度,包含进位位$/;"	c
ADDR_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						ADDR_WD   			= 19-BUF_DEPTH_WD	,	\/\/帧内地址位宽 19=30-2-9,9bit由64位宽864深度决定，128M对应27位，wr_frame_ptr含一个进位bit所以-2$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						REG_WD				= 32				,	\/\/寄存器宽度$/;"	c
BURST_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						BURST_SIZE			= 7'h40				,	\/\/BURST_SIZE大小$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						FSIZE_WD			= 25				,	\/\/帧大小宽度定义$/;"	c
BSIZE_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						BSIZE_WD			= 9						\/\/一次BURST 操作所占的位宽$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	input							i_buf_rd						,	\/\/后级模块读使能，高有效，clk_vout时钟域$/;"	c
o_back_buf_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	output							o_back_buf_empty				,	\/\/后级FIFO空信号，高有效，clk_vout时钟域$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	output							o_frame_valid					,	\/\/后级FIFO数据有效信号，高有效，clk_vout时钟域$/;"	p
ov_frame_dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	output		[GPIF_DAT_WIDTH-1:0]ov_frame_dout					,	\/\/后级FIFO数据输出，宽度32bit$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	input							i_se_2_fvalrise					,	\/\/停采到下一帧场信号上升信号，停采期间为低，开采为高，为了避免一帧之内的重同步，将信号展宽后传给读模块，clk时钟域，低电平标志停采$/;"	p
iv_frame_depth	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	input		[BUF_DEPTH_WD-1	:0]	iv_frame_depth					,	\/\/帧缓存深度，已同步,wrap_wr_logic模块已做生效时机控制$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	input		[FSIZE_WD-1		:0]	iv_payload_size					,	\/\/帧缓存大小，已同步,支持32M以下图像大小$/;"	p
i_wr_frame_ptr_changing	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	input							i_wr_frame_ptr_changing			,	\/\/clk_frame_buf时钟域，写指针正在变化信号，此时读指针不能变化$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	input							i_chunkmodeactive				,	\/\/clk_frame_buf时钟域，chunk总开关，chunk开关影响leader和trailer的大小，通过判断chunk开关可以知道leader和trailer长度$/;"	p
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	input							clk								,	\/\/MCB P3工作时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	input							reset							,	\/\/clk时钟域复位信号$/;"	p
iv_wr_frame_ptr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	input		[BUF_DEPTH_WD-1	:0]	iv_wr_frame_ptr					,	\/\/写指针$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	input		[ADDR_WD-1		:0]	iv_wr_addr						,	\/\/写地址,应该是命令生效之后的写地址$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	output	reg [BUF_DEPTH_WD-1	:0]	ov_rd_frame_ptr					,	\/\/读指针$/;"	p
i_calib_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	input							i_calib_done					,	\/\/MCB校准完成，高有效$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	input							i_p_out_cmd_empty				,	\/\/MCB CMD 空，高有效$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	output	reg						o_p_out_cmd_en					,	\/\/MCB CMD 写使能，高有效$/;"	p
ov_p_out_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	output		[2				:0]	ov_p_out_cmd_instr				,	\/\/MCB CMD 指令$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	output		[5				:0]	ov_p_out_cmd_bl					,	\/\/MCB CMD 突发长度$/;"	p
ov_p_out_cmd_byte_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	output		[29				:0]	ov_p_out_cmd_byte_addr			,	\/\/MCB CMD 起始地址$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	input		[DATA_WD-1		:0]	iv_p_out_rd_data				,	\/\/MCB RD FIFO 数据输出$/;"	p
i_p_out_rd_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	input							i_p_out_rd_empty				,	\/\/MCB RD FIFO 空，高有效$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	output							o_p_out_rd_en						\/\/MCB RD FIFO 读使能，高有效$/;"	p
S_IDLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						S_IDLE				= 6'b000000	;$/;"	c
S_REQ_WAIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						S_REQ_WAIT			= 6'b000001	;$/;"	c
S_REQ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						S_REQ				= 6'b000010	;$/;"	c
S_CMD_WAIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						S_CMD_WAIT			= 6'b000100	;$/;"	c
S_CMD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						S_CMD				= 6'b001000	;$/;"	c
S_RD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						S_RD				= 6'b010000	;$/;"	c
S_CHK	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	parameter						S_CHK				= 6'b100000	;$/;"	c
current_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg			[5				:0]	current_state					;	\/\/current_state$/;"	r
next_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg			[5				:0]	next_state						;	\/\/next_state$/;"	r
cmd_en_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg								cmd_en_reg			= 1'b0		;	\/\/command enable register$/;"	r
word_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg			[6				:0]	word_cnt			= BURST_SIZE;	\/\/the number of datas that are writed into MCB data fifo$/;"	r
frame_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg			[FSIZE_WD-1		:0]	frame_size				 		;	\/\/the num of all the data in current frame$/;"	r
frame_size_leader_payload	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg			[FSIZE_WD-1		:0]	frame_size_leader_payload 		;	\/\/the num of the data in leader and payload$/;"	r
frame_size_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg			[FSIZE_WD-4		:0]	frame_size_cnt		= 'h0		;	\/\/the count of frame_size$/;"	r
able_to_read	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg								able_to_read		= 1'b0		;	\/\/there is enough datas in ddr it can be read$/;"	r
addr_less	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg								addr_less			= 1'b0		;	\/\/the addr of reading less than the addr of writing$/;"	r
rd_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg			[ADDR_WD-1		:0]	rd_addr				= 'h0		;$/;"	r
calib_done_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg			[1				:0]	calib_done_shift	= 2'b00    	;	\/\/the shift registers of i_calib_done$/;"	r
fifo_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	wire							fifo_full						;	\/\/front fifo full flag$/;"	n
fifo_prog_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	wire		                    fifo_prog_full			        ;	\/\/front fifo prog_full$/;"	n
fifo_prog_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	wire		                    fifo_prog_empty			        ;	\/\/front fifo prog_empty$/;"	n
after_firstrd_perframe	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg 							after_firstrd_perframe	=1'b0	;	\/\/the first rd flag of very frame$/;"	r
reset_fifo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	wire							reset_fifo						;	\/\/the reset of backbuffer$/;"	n
w_wr_leader_payload_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	wire							w_wr_leader_payload_en			;	\/\/enable leader and payload wr$/;"	n
w_wr_trailer_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	wire							w_wr_trailer_en					;	\/\/enable trailer wr$/;"	n
w_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	wire							w_wr_en							;$/;"	n
se_2_fvalrise_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg			[1				:0]	se_2_fvalrise_shift				;$/;"	r
w_buf_rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	wire							w_buf_rd						;$/;"	n
reading_trailer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg								reading_trailer					;$/;"	r
trailer_length	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg			[6				:0]	trailer_length					;$/;"	r
read_data_word	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg 		[FSIZE_WD-4		:0] read_data_word					;	\/\/读出数据以字为单位$/;"	r
fram_size_word	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg 		[FSIZE_WD-4		:0] fram_size_word					;	\/\/图像大小以字为单位$/;"	r
trailer_length_word	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	reg 		[6-WORD_FACTOR	:0] trailer_length_word				;	\/\/trailer_length大小，以字为单位$/;"	r
state_ascii	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_rd_logic.v	/^	integer			state_ascii;$/;"	r
wrap_wr_logic	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^module wrap_wr_logic # ($/;"	m
DATA_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	parameter						DATA_WD				= 64			,	\/\/输出数据位宽，这里使用同一宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	parameter						BUF_DEPTH_WD		= 3				,	\/\/帧存深度位宽,包含进位位,我们使用1G bit sDDR最大支持8帧深度，宏定义不能超过4$/;"	c
ADDR_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	parameter						ADDR_WD   			= 19-BUF_DEPTH_WD,	\/\/帧内地址位宽 19=30-2-9,9bit由64位宽864深度决定，128M对应27位，wr_frame_ptr含一个进位bit所以-2$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	parameter						BURST_SIZE			= 7'h40			,	\/\/BURST_SIZE大小$/;"	c
DDR3_P0_MASK_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	parameter						DDR3_P0_MASK_SIZE	= 8				,	\/\/p0口mask size$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	parameter						REG_WD   			= 32			,	\/\/寄存器位宽$/;"	c
BSIZE_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	parameter						BSIZE_WD			= 9					\/\/一次BURST 操作所占的位宽$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	input							i_fval								,	\/\/场有效信号，高有效，clk_vin时钟域,i_fval的上升沿要比i_dval的上升沿提前，i_fval的下降沿要比i_dval的下降沿滞后；i_fval和i_dval上升沿之间要有足够的空隙，最小值是MAX(6*clk_vin,6*clk_frame_buf)；i_fval和i_dval下降沿之间要有足够的空隙，最小值是1*clk_vin + 7*clk_frame_buf$/;"	c
i_dval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	input							i_dval								,	\/\/数据有效信号，高有效，clk_vin时钟域，数据有效不向行信号一样连续，可以是断续的信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	input							i_trailer_flag						,	\/\/尾包标志$/;"	p
iv_image_din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	input		[DATA_WD-1		:0]	iv_image_din						,	\/\/图像数据，32位宽，clk_vin时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	input							i_stream_en_clk_in					,	\/\/流停止信号，clk_in时钟域，信号有效时允许数据完整帧写入帧存，无效时立即停止写入，并复位读写地址指针，清帧存$/;"	p
i_stream_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	input							i_stream_en							,	\/\/流停止信号，clk时钟域，信号有效时允许数据完整帧写入帧存，无效时立即停止写入，并复位读写地址指针，清帧存$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	input		[BUF_DEPTH_WD-1	:0]	iv_frame_depth						,	\/\/帧缓存深度，clk时钟域，可设置为 2-8任意值，具体深度可以停止采集才能更新帧存深度。$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	output	reg	[BUF_DEPTH_WD-1	:0]	ov_frame_depth						,	\/\/帧缓存深度，clk时钟域，可设置为 2-8任意值，具体深度可以停止采集才能更新帧存深度,经过停采生效时机控制。$/;"	p
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	input							clk									,	\/\/MCB P2工作时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	input							reset								,	\/\/$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	output	reg	[BUF_DEPTH_WD-1	:0]	ov_wr_frame_ptr						,	\/\/写指针,以帧为单位$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	output	reg	[ADDR_WD-1		:0]	ov_wr_addr							,	\/\/clk_frame_buf时钟域，P2口命令使能信号，标志写地址已经生效，在仲裁保证下，数据能够写入DDR，此信号对地址判断非常重要$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	output	reg						o_wr_frame_ptr_changing				,	\/\/clk_frame_buf时钟域，写指针正在变化信号，输出给读模块，此时读指针不能变化$/;"	p
iv_rd_frame_ptr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	input		[BUF_DEPTH_WD-1 :0]	iv_rd_frame_ptr						,	\/\/读指针,以帧为单位$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	output	reg						o_se_2_fvalrise						,	\/\/停采到下一帧场信号上升沿，为了避免一帧之内的重同步，将信号展宽后传给读模块，clk时钟域，低电平标志停采$/;"	p
i_calib_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	input							i_calib_done						,	\/\/MCB校准完成信号，高有效$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	output	reg						o_p_in_cmd_en						,	\/\/MCB CMD FIFO 写信号，高有效$/;"	p
ov_p_in_cmd_instr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	output		[2				:0]	ov_p_in_cmd_instr					,	\/\/MCB CMD FIFO 指令$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	output	reg	[5				:0]	ov_p_in_cmd_bl						,	\/\/MCB CMD FIFO 突发长度$/;"	p
ov_p_in_cmd_byte_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	output		[29				:0]	ov_p_in_cmd_byte_addr				,	\/\/MCB CMD FIFO 起始地址$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	input							i_p_in_cmd_empty					,	\/\/MCB CMD FIFO 空信号，高有效$/;"	p
o_p_in_wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	output							o_p_in_wr_en						,	\/\/MCB WR FIFO 写信号，高有效$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	output	[DDR3_P0_MASK_SIZE-1:0]	ov_p_in_wr_mask						,	\/\/MCB WR 屏蔽信号$/;"	p
ov_p_in_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	output		[DATA_WD-1		:0]	ov_p_in_wr_data						,	\/\/MCB WR FIFO 写数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	input							i_p_in_wr_full							\/\/MCB WR FIFO 满信号，高有效$/;"	p
S_IDLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	parameter						S_IDLE					= 5'b00000	;$/;"	c
S_REQ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	parameter						S_REQ					= 5'b00001	;$/;"	c
S_WR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	parameter						S_WR					= 5'b00010	;$/;"	c
S_CMD_CHK	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	parameter						S_CMD_CHK				= 5'b00100	;$/;"	c
S_CMD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	parameter						S_CMD					= 5'b01000	;$/;"	c
S_CHK	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	parameter						S_CHK					= 5'b10000	;$/;"	c
current_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg			[4				:0]	current_state						;	\/\/current_state$/;"	r
next_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg			[4				:0]	next_state							;	\/\/next_state$/;"	r
data_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	wire							data_valid							;	\/\/数据有效$/;"	n
reset_fifo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	wire							reset_fifo							;	\/\/front FIFO reset,once per frame$/;"	n
fval_rise_edge_clk_vin	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg								fval_rise_edge_clk_vin	=1'b0		;	\/\/the rising edge of fval in clk_vin timing$/;"	r
calib_done_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg			[1				:0]	calib_done_shift		=2'b00    	;	\/\/the shift registers of i_calib_done$/;"	r
favl_shift_clk_vin	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg			[2				:0]	favl_shift_clk_vin		=3'b000     ;	\/\/the shift registers of i_fval in clk_vin timing$/;"	r
favl_shift_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg			[2				:0]	favl_shift_clk			=3'b000     ;	\/\/the shift registers of i_fval$/;"	r
cmd_en_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg								cmd_en_reg				=1'b0		;	\/\/command enable register$/;"	r
word_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg			[6				:0]	word_cnt				=BURST_SIZE	;	\/\/the number of datas that are writed into MCB data fifo$/;"	r
fifo_rd_leader_payload_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg								fifo_rd_leader_payload_en			;	\/\/front fifo leader payload read enable$/;"	r
wv_p_in_wr_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	wire		[DATA_WD-1		:0]	wv_p_in_wr_data						;	\/\/front fifo readout data$/;"	n
fifo_full_nc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	wire							fifo_full_nc						;	\/\/front fifo full flag$/;"	n
fifo_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	wire		                    fifo_empty					        ;	\/\/front fifo empty flag$/;"	n
fifo_prog_full_nc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	wire		                    fifo_prog_full_nc			        ;	\/\/front fifo prog_full$/;"	n
fifo_prog_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	wire		                    fifo_prog_empty				        ;	\/\/front fifo prog_empty$/;"	n
pipeline_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg			[7				:0]	pipeline_shift			=8'h1		;	\/\/pipeline counter$/;"	r
wr_addr_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg			[ADDR_WD-1		:0]	wr_addr_reg							;	\/\/writing address$/;"	r
ptr_judge1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg								ptr_judge1							;	\/\/frame point judge 1$/;"	r
ptr_judge2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg								ptr_judge2							;	\/\/frame point judge 2$/;"	r
inc_value	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg			[BUF_DEPTH_WD-1 :0]	inc_value							;	\/\/frame point increase value$/;"	r
first_frame_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg								first_frame_flag		=1'b0		;	\/\/the flag of the first frame$/;"	r
p_in_cmd_empty_shfit	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg			[1				:0]	p_in_cmd_empty_shfit				;$/;"	r
cmden_2_cmdfempty_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg			[1				:0]	cmden_2_cmdfempty_shift				;$/;"	r
cmden_2_cmdfempty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg								cmden_2_cmdfempty					;$/;"	r
addr_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	wire							addr_valid							;$/;"	n
wr_frame_ptr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg			[BUF_DEPTH_WD-1	:0]	wr_frame_ptr						;$/;"	r
se_2_fvalrise_clk_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg								se_2_fvalrise_clk_in				;$/;"	r
fifo_din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	wire		[DATA_WD 		:0]	fifo_din							;	\/\/fifo数据输入33bits$/;"	n
fifo_dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	wire		[DATA_WD 		:0]	fifo_dout							;	\/\/fifo数据输出33bits$/;"	n
trailer_flag_fifoout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	wire							trailer_flag_fifoout				;$/;"	n
trailer_flag_fifoout_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg      	[3				:0]	trailer_flag_fifoout_shift			;$/;"	r
wr_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg								wr_flag					=1'b0		;$/;"	r
wr_flag_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg			[1				:0]	wr_flag_shift			=2'b0		;$/;"	r
trailer_wr_en_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	reg								trailer_wr_en_flag		=1'b0		;	\/\/mask the writing to fifo$/;"	r
state_ascii	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\frame_buffer\wrap_wr_logic.v	/^	integer			state_ascii;$/;"	r
circuit_dependent	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\circuit_dependent.v	/^module circuit_dependent ($/;"	m
i_optocoupler	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\circuit_dependent.v	/^	input								i_optocoupler		,	\/\/line0的输入信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\circuit_dependent.v	/^	input	[1:0]						iv_gpio				,	\/\/line2 3 的输入信号$/;"	p
o_optocoupler_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\circuit_dependent.v	/^	output								o_optocoupler_in	,	\/\/对 i_optocoupler 取反$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\circuit_dependent.v	/^	output	[1:0]						ov_gpio_in				\/\/保持 iv_gpio$/;"	p
filter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\filter.v	/^module filter # ($/;"	m
TRIG_FILTER_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\filter.v	/^	parameter		TRIG_FILTER_WIDTH					= 19	\/\/触发信号滤波模块寄存器宽度$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\filter.v	/^	input	[TRIG_FILTER_WIDTH-1:0]		iv_filter_rise		,	\/\/上升沿滤波参数$/;"	c
iv_filter_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\filter.v	/^	input	[TRIG_FILTER_WIDTH-1:0]		iv_filter_fall		,	\/\/下降沿滤波参数$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\filter.v	/^	input								i_din				,	\/\/滤波模块输入$/;"	p
o_dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\filter.v	/^	output								o_dout					\/\/滤波模块输出$/;"	p
filter_rise_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\filter.v	/^	reg		[TRIG_FILTER_WIDTH-1:0]		filter_rise_reg		= {TRIG_FILTER_WIDTH{1'b0}};	\/\/可变的上升沿滤波寄存器$/;"	r
filter_fall_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\filter.v	/^	reg		[TRIG_FILTER_WIDTH-1:0]		filter_fall_reg		= {TRIG_FILTER_WIDTH{1'b0}};	\/\/可变的下降沿滤波寄存器$/;"	r
filter_rise_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\filter.v	/^	reg		[TRIG_FILTER_WIDTH-1:0]		filter_rise_cnt		= {TRIG_FILTER_WIDTH{1'b0}};	\/\/可变的上升沿滤波计数器$/;"	r
filter_fall_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\filter.v	/^	reg		[TRIG_FILTER_WIDTH-1:0]		filter_fall_cnt		= {TRIG_FILTER_WIDTH{1'b0}};	\/\/可变的下降沿滤波计数器$/;"	r
filter_sig	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\filter.v	/^	reg									filter_sig			= 1'b0;	\/\/可变长度滤波后的信号$/;"	r
io_channel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^module io_channel # ($/;"	m
TRIG_FILTER_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	parameter		TRIG_FILTER_WIDTH		= 19	,	\/\/触发信号滤波模块寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	parameter		TRIG_DELAY_WIDTH		= 28	,	\/\/触发信号延时模块寄存器宽度$/;"	c
LED_CTRL_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	parameter		LED_CTRL_WIDTH			= 5		,	\/\/LED CTRL 寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	parameter   	PIX_CLK_FREQ_KHZ    	= 55000  	\/\/本地像素时钟，单位KHz$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								clk					,	\/\/本地像素时钟，55Mhz$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_trigger_mode		,	\/\/触发模式，0-连续模式，1-触发模式$/;"	p
i_acquisition_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_acquisition_start	,	\/\/开采信号，0-停采，1-开采$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_stream_enable		,	\/\/流使能信号，0-停采，1-开采$/;"	p
ov_line_status	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	output	[3:0]						ov_line_status		,	\/\/line状态寄存器，bit0-line0 bit1-line1 bit2-line2 bit3-line3，反映电路上的实际状态$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_trigger_mode_data_mask,\/\/解串时钟域，data_mask输出的trigger_mode信号$/;"	p
i_line2_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_line2_mode		,	\/\/line2的输入输出模式，0输入，1输出$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_line3_mode		,	\/\/line3的输入输出模式，0输入，1输出$/;"	p
i_line0_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_line0_invert		,	\/\/0不反向，1反向$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_line1_invert		,	\/\/0不反向，1反向$/;"	p
i_line2_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_line2_invert		,	\/\/0不反向，1反向$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_line3_invert		,	\/\/0不反向，1反向$/;"	p
iv_filter_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input	[TRIG_FILTER_WIDTH-1:0]		iv_filter_rise		,	\/\/上升沿滤波参数$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input	[TRIG_FILTER_WIDTH-1:0]		iv_filter_fall		,	\/\/下降沿滤波参数$/;"	p
i_trigger_soft	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_trigger_soft		,	\/\/软触发输入，控制通道自清零，宽度是1个时钟周期$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input	[3:0]						iv_trigger_source	,	\/\/选择输入源，0001-软触发，0010-line0，0100-line2，1000-line3$/;"	p
i_trigger_active	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_trigger_active	,	\/\/0-下降沿有效，1上升沿有效$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input	[TRIG_DELAY_WIDTH-1:0]		iv_trigger_delay	,	\/\/延迟参数$/;"	p
i_fval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_fval				,	\/\/data_cahnnel模块hispi_if输出，解串时钟域，110MHz，异步信号	$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_trigger_status	,	\/\/data_cahnnel模块data_mask输出，1-有触发信号且触发帧未输出完毕，0-无触发信号或触发帧输出完毕$/;"	p
i_pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_pll_lock			,	\/\/解串PLL锁定信号	$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input	[31:0]						iv_trigger_interval	,	\/\/clk_pix时钟域，触发间隔，单位us$/;"	p
iv_line_source1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input	[2:0]						iv_line_source1		,	\/\/line1输出源，0-关闭(不使用)，1-曝光，2-useroutput(默认值)，3-useroutput1，4-useroutput2$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input	[2:0]						iv_line_source2		,	\/\/line2输出源，0-关闭(不使用)，1-曝光，2-useroutput(默认值)，3-useroutput1，4-useroutput2$/;"	p
iv_line_source3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input	[2:0]						iv_line_source3		,	\/\/line3输出源，0-关闭(不使用)，1-曝光，2-useroutput(默认值)，3-useroutput1，4-useroutput2$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input	[2:0]						iv_useroutput_level	,	\/\/配置3个useroutput值，bit0-useroutput0，bit1-useroutput1，bit2-useroutput2$/;"	p
iv_led_ctrl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input	[LED_CTRL_WIDTH-1:0]		iv_led_ctrl			,	\/\/led控制寄存器，FPGA外部连接红绿两个LED灯，两个LED同时亮时为黄色。$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_optocoupler		,	\/\/line0的输入信号$/;"	p
iv_gpio	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input	[1:0]						iv_gpio				,	\/\/line2 line3 的输入信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	output								o_optocoupler		,	\/\/line1的输出信号$/;"	p
ov_gpio	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	output	[1:0]						ov_gpio				,	\/\/line2 line3 的输出信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	output								o_f_led_gre			,	\/\/绿色指示灯，高电平点亮$/;"	p
o_f_led_red	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	output								o_f_led_red			,	\/\/红色指示灯，高电平点亮$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_usb_slwr_n		,	\/\/GPIF 写信号，clk_gpif时钟域$/;"	p
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_lval				,	\/\/未使用该输入信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	input								i_sensor_strobe		,	\/\/Sensor输出，异步信号，$/;"	p
o_trigger	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	output								o_trigger				\/\/输出给Sensor，触发信号，高电平有效，宽度至少是1个行周期$/;"	p
w_optocoupler_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	wire								w_optocoupler_in	;	\/\/circuit_dependent输出，对 i_optocoupler 取反$/;"	n
wv_gpio_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	wire	[1:0]						wv_gpio_in			;	\/\/circuit_dependent输出，保持 iv_gpio$/;"	n
wv_linein_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	wire	[2:0]						wv_linein_mode		;	\/\/line_mode_and_inverter输出，经过模式选择和极性控制，共有3路外触发源$/;"	n
w_linein_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	wire								w_linein_sel		;	\/\/triggersource_sel输出，经过触发源选择的信号，3路触发信号变为1个$/;"	n
w_linein_filter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	wire								w_linein_filter		;	\/\/filter输出，经过滤波之后的信号$/;"	n
w_linein_active	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	wire								w_linein_active		;	\/\/trigger_active输出，对触发源取边沿之后的信号，宽度是1个时钟周期$/;"	n
w_linein_delay	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	wire								w_linein_delay		;	\/\/trigger_delay输出，延时之后的信号，宽度仍旧是1个时钟周期$/;"	n
w_trigger_extend	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	wire								w_trigger_extend	;	\/\/展宽之后的trigger信号，高电平持续8192个时钟周期$/;"	n
w_strobe_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	wire								w_strobe_mask		;	\/\/strobe_mask模块输出的闪光灯信号$/;"	n
wv_lineout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\io_channel.v	/^	wire	[2:0]						wv_lineout			;	\/\/linesource_and_useroutput输出，经过linesource选择之后的3路输出信号$/;"	n
led_ctrl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^module led_ctrl # ($/;"	m
LED_CTRL_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	parameter		LED_CTRL_WIDTH			= 5			,	\/\/LED CTRL 寄存器宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	parameter		PIX_CLK_FREQ_KHZ		= 55000			\/\/像素时钟频率，单位KHZ，很多模块用该时钟作为定时器，因此必须写明像素时钟的频率$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	input								clk				,	\/\/时钟信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	input								i_usb_slwr_n	,	\/\/GPIF 写信号，clk_gpif时钟域$/;"	p
iv_led_ctrl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	input	[LED_CTRL_WIDTH-1:0]		iv_led_ctrl		,	\/\/led控制寄存器，FPGA外部连接红绿两个LED灯，两个LED同时亮时为黄色。$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	output								o_f_led_gre		,	\/\/绿色指示灯，高电平点亮$/;"	p
o_f_led_red	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	output								o_f_led_red			\/\/红色指示灯，高电平点亮$/;"	p
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	function integer log2 (input integer xx);$/;"	f
x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^		integer x;$/;"	r
usb_wr_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	reg		[1:0]						usb_wr_shift	= 2'b0;$/;"	r
led_ctrl_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	reg		[LED_CTRL_WIDTH-1:0]		led_ctrl_reg	= 'b0;$/;"	r
div_1hz_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	reg		[CNT_1SEC_WIDTH-1:0]		div_1hz_cnt		= 'b0;$/;"	r
twinkle_1hz	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	reg									twinkle_1hz		= 1'b0;$/;"	r
led_gre	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	reg									led_gre			= 1'b0;$/;"	r
led_red	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	reg									led_red			= 1'b0;$/;"	r
twinkle_20hz_cnt_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	reg									twinkle_20hz_cnt_en			= 1'b0;$/;"	r
div_20hz_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	reg		[CNT_50MS_WIDTH-1:0]		div_20hz_cnt				= 'b0;$/;"	r
twinkle_20hz	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\led_ctrl.v	/^	reg									twinkle_20hz				= 1'b0;$/;"	r
linesource_and_useroutput	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\linesource_and_useroutput.v	/^module linesource_and_useroutput ($/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\linesource_and_useroutput.v	/^	input				clk					,	\/\/时钟信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\linesource_and_useroutput.v	/^	input				i_strobe			,	\/\/经过滤波后的闪光灯信号$/;"	p
iv_useroutput_level	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\linesource_and_useroutput.v	/^	input	[2:0]		iv_useroutput_level	,	\/\/配置3个useroutput值，bit0-useroutput0，bit1-useroutput1，bit2-useroutput2$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\linesource_and_useroutput.v	/^	input	[2:0]		iv_line_source1		,	\/\/line1输出源，0-关闭(不支持)，1-曝光，2-useroutput0，3-useroutput1，4-useroutput2$/;"	p
iv_line_source2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\linesource_and_useroutput.v	/^	input	[2:0]		iv_line_source2		,	\/\/line2输出源，0-关闭(不支持)，1-曝光，2-useroutput0，3-useroutput1，4-useroutput2$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\linesource_and_useroutput.v	/^	input	[2:0]		iv_line_source3		,	\/\/line3输出源，0-关闭(不支持)，1-曝光，2-useroutput0，3-useroutput1，4-useroutput2$/;"	p
ov_lineout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\linesource_and_useroutput.v	/^	output	[2:0]		ov_lineout				\/\/经过选择之后的line输出信号，line0 2 3$/;"	p
lineout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\linesource_and_useroutput.v	/^	reg		[2:0]		lineout		= 3'b0;$/;"	r
line_mode_and_inverter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^module line_mode_and_inverter ($/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	input				clk				,	\/\/时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	input				i_optocoupler	,	\/\/line0 输入$/;"	p
iv_gpio	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	input	[1:0]		iv_gpio			,	\/\/line2 3 双向信号输入端口$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	output				o_optocoupler	,	\/\/line1 输出$/;"	p
ov_gpio	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	output	[1:0]		ov_gpio			,	\/\/line2 3 双向信号输出端口$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	input				i_line2_mode	,	\/\/line2的输入输出模式，0输入，1输出$/;"	p
i_line3_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	input				i_line3_mode	,	\/\/line3的输入输出模式，0输入，1输出$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	input				i_line0_invert	,	\/\/0不反向，1反向$/;"	p
i_line1_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	input				i_line1_invert	,	\/\/0不反向，1反向$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	input				i_line2_invert	,	\/\/0不反向，1反向$/;"	p
i_line3_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	input				i_line3_invert	,	\/\/0不反向，1反向$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	output	[3:0]		ov_line_status	,	\/\/line状态寄存器，bit0-line0 bit1-line1 bit2-line2 bit3-line3，反映电路上的实际状态$/;"	p
ov_linein	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	output	[2:0]		ov_linein		,	\/\/3路输入信号 line0 2 3$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	input	[2:0]		iv_lineout			\/\/3路输出信号 line1 2 3$/;"	p
line0_in_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	reg			line0_in_mode	= 1'b0;$/;"	r
line2_in_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	reg			line2_in_mode	= 1'b0;$/;"	r
line3_in_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	reg			line3_in_mode	= 1'b0;$/;"	r
line0_in_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	reg			line0_in_invert	= 1'b0;$/;"	r
line2_in_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	reg			line2_in_invert	= 1'b0;$/;"	r
line3_in_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	reg			line3_in_invert	= 1'b0;$/;"	r
line1_out_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	reg			line1_out_invert	= 1'b0;$/;"	r
line2_out_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	reg			line2_out_invert	= 1'b0;$/;"	r
line3_out_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	reg			line3_out_invert	= 1'b0;$/;"	r
line1_out_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	reg			line1_out_mode	= 1'b0;$/;"	r
line2_out_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	reg			line2_out_mode	= 1'b0;$/;"	r
line3_out_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	reg			line3_out_mode	= 1'b0;$/;"	r
line_status_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\line_mode_and_inverter.v	/^	reg		[3:0]		line_status_reg	= 4'b0;$/;"	r
strobe_filter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^module strobe_filter ($/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	input				clk						,	\/\/像素时钟，72MHz$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	input				i_acquisition_start		,	\/\/开采信号，0-停采，1-开采$/;"	p
i_stream_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	input				i_stream_enable			,	\/\/流使能信号，0-停采，1-开采$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	input				i_fval					,	\/\/场有效信号，异步信号，与i_lval边沿对齐$/;"	p
i_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	input				i_lval					,	\/\/行有效信号，异步信号，与i_fval边沿对齐$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	input				i_sensor_strobe			,	\/\/曝光信号，异步信号，当曝光信号宽度小于1行时，不能输出曝光信号$/;"	p
ov_strobe_length_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	output	[12:0]		ov_strobe_length_reg	,	\/\/测量的strobe宽度$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	output				o_strobe_filter				\/\/经过滤波后的曝光信号$/;"	p
fval_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	reg		[1:0]		fval_shift				= 2'b0;$/;"	r
lval_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	reg		[3:0]		lval_shift				= 4'b0;$/;"	r
lval_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	wire				lval_rise				;$/;"	n
strobe_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	reg		[1:0]		strobe_shift			= 2'b0;$/;"	r
strobe_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	wire				strobe_int				;$/;"	n
lval_rise_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	reg		[1:0]		lval_rise_cnt			= 2'b0;$/;"	r
lperiod_length_upload	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	wire				lperiod_length_upload	;$/;"	n
lperiod_length_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	reg		[12:0]		lperiod_length_cnt		= 13'h0000;$/;"	r
lperiod_length_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	reg		[12:0]		lperiod_length_reg		= 13'h1fff;$/;"	r
strobe_length_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	reg		[12:0]		strobe_length_reg		= 13'h1fff;$/;"	r
strobe_length_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	reg		[12:0]		strobe_length_cnt		= 13'h0000;$/;"	r
enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	reg					enable					= 1'b0;$/;"	r
strobe_dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_filter.v	/^	reg					strobe_dout				= 1'b0;$/;"	r
strobe_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^module strobe_mask$/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	input									clk					,\/\/时钟，clk_pix，55MHz$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	input									i_strobe			,\/\/输入闪光灯信号，该信号是sensor直接输出的异步信号$/;"	p
i_acquisition_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	input									i_acquisition_start	,\/\/clk_pix时钟域，开采信号，0-停采，1-开采$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	input									i_stream_enable		,\/\/clk_pix时钟域，流使能信号，0-停采，1-开采$/;"	p
i_trigger	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	input									i_trigger			,\/\/clk_pix时钟域，持续1个时钟周期的脉冲，表示触发开始$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	output									o_strobe			,\/\/clk_pix时钟域，输出闪光灯信号$/;"	p
i_pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	input									i_pll_lock			,\/\/解串pll锁定信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	input									i_fval				,\/\/解串PLL时钟域，输入场信号$/;"	p
i_trigger_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	input									i_trigger_mode		 \/\/解串PLL时钟域，0-连续采集，1-触发采集$/;"	p
enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	reg										enable				;\/\/使能信号，1-闪光灯可以输出，0-闪光灯禁止输出$/;"	r
trigger_mode_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	reg	[1:0]								trigger_mode_shift	;\/\/i_trigger_mode移位寄存器$/;"	r
trigger_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	wire									trigger_mode		;\/\/锁存的trigger_mode$/;"	n
fval_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	reg [2:0]                               fval_shift          ;\/\/i_fval移位寄存器$/;"	r
fval_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	wire									fval_rise			;\/\/i_fval上升沿$/;"	n
trigger_status	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	reg										trigger_status		;\/\/1-处于触发状态，0-无触发或处于连续模式$/;"	r
strobe_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	reg										strobe_enable		;\/\/闪光灯输出$/;"	r
strobe_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	reg	[2:0]								strobe_shift		;\/\/i_strobe移位寄存器$/;"	r
strobe_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	wire									strobe_fall			;\/\/i_strobe下降沿$/;"	n
pll_lock_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	reg	[2:0]								pll_lock_shift		;\/\/解串PLL的lock信号移位寄存器$/;"	r
pll_lock_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	wire									pll_lock_rise		;\/\/解串PLL的lock信号上升沿沿$/;"	n
pll_lock_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	wire									pll_lock_fall		;\/\/解串PLL的lock信号下降沿$/;"	n
first_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\strobe_mask.v	/^	reg										first_en			;\/\/restart之后，解串PLL已稳定锁定$/;"	r
trigger_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^module trigger_cnt ($/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	input				clk						,	\/\/时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	input				i_trigger_mode			,	\/\/触发模式，0-连续模式，1-触发模式$/;"	p
i_stream_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	input				i_stream_enable			,	\/\/流使能信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	input				i_acquisition_start		,	\/\/开采信号，0-停采，1-开采$/;"	p
i_linein_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	input				i_linein_sel			,	\/\/trigger_sel之后的信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	input				i_linein_filter			,	\/\/trigger_filter之后的信号$/;"	p
i_linein_active	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	input				i_linein_active			,	\/\/trigger_active之后的信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	input				i_trigger_n				,	\/\/输出的trigger信号$/;"	p
i_trigger_soft	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	input				i_trigger_soft			,	\/\/软触发信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	output	[15:0]		ov_linein_sel_rise_cnt		,	\/\/i_linein_sel的上升沿计数器$/;"	p
ov_linein_sel_fall_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	output	[15:0]		ov_linein_sel_fall_cnt		,	\/\/i_linein_sel的下降沿计数器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	output	[15:0]		ov_linein_filter_rise_cnt	,	\/\/i_linein_filter的上升沿计数器$/;"	p
ov_linein_filter_fall_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	output	[15:0]		ov_linein_filter_fall_cnt	,	\/\/i_linein_filter的下降沿计数器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	output	[15:0]		ov_linein_active_cnt		,	\/\/i_linein_active的上升沿计数器$/;"	p
ov_trigger_n_rise_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	output	[15:0]		ov_trigger_n_rise_cnt		,	\/\/i_trigger_n的上升沿计数器$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	output	[15:0]		ov_trigger_soft_cnt				\/\/i_trigger_soft的计数器$/;"	p
enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	reg					enable			= 1'b0;$/;"	r
linein_sel_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	reg					linein_sel_dly	= 1'b0;$/;"	r
linein_sel_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	wire				linein_sel_rise	;$/;"	n
linein_sel_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	wire				linein_sel_fall	;$/;"	n
linein_filter_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	reg					linein_filter_dly	= 1'b0;$/;"	r
linein_filter_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	wire				linein_filter_rise	;$/;"	n
linein_filter_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	wire				linein_filter_fall	;$/;"	n
trigger_n_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	reg					trigger_n_dly	= 1'b0;$/;"	r
trigger_n_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	wire				trigger_n_rise	;$/;"	n
linein_sel_rise_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	reg		[15:0]		linein_sel_rise_cnt	= 16'b0;$/;"	r
linein_sel_fall_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	reg		[15:0]		linein_sel_fall_cnt	= 16'b0;$/;"	r
linein_filter_rise_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	reg		[15:0]		linein_filter_rise_cnt	= 16'b0;$/;"	r
linein_filter_fall_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	reg		[15:0]		linein_filter_fall_cnt	= 16'b0;$/;"	r
linein_active_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	reg		[15:0]		linein_active_cnt	= 16'b0;$/;"	r
trigger_n_rise_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	reg		[15:0]		trigger_n_rise_cnt	= 16'b0;$/;"	r
trigger_soft_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\test\trigger_cnt.v	/^	reg		[15:0]		trigger_soft_cnt	= 16'b0;$/;"	r
triggersource_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\triggersource_sel.v	/^module triggersource_sel ($/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\triggersource_sel.v	/^	input				clk					,	\/\/时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\triggersource_sel.v	/^	input	[3:0]		iv_trigger_source	,	\/\/选择输入源，0001-软触发，0010-line0，0100-line2，1000-line3$/;"	p
iv_linein	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\triggersource_sel.v	/^	input	[2:0]		iv_linein			,	\/\/line输入信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\triggersource_sel.v	/^	output				o_linein				\/\/经过触发源选择的信号，3路触发信号变为1个$/;"	p
sel_result	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\triggersource_sel.v	/^	reg			sel_result	= 1'b0;$/;"	r
trigger_active	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_active.v	/^module trigger_active ($/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_active.v	/^	input			clk					,	\/\/时钟72MHz$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_active.v	/^	input			i_trigger_soft		,	\/\/软触发输入$/;"	p
iv_trigger_source	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_active.v	/^	input	[3:0]	iv_trigger_source	,	\/\/选择输入源，0001-软触发，0010-line0，0100-line2，1000-line3$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_active.v	/^	input			i_trigger_active	,	\/\/0-下降沿有效，1上升沿有效$/;"	p
i_din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_active.v	/^	input			i_din				,	\/\/触发信号输入$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_active.v	/^	output			o_dout					\/\/触发信号输出$/;"	p
triggerl_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_active.v	/^	reg				triggerl_sel		= 1'b0;	\/\/触发源选择$/;"	r
triggerl_sel_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_active.v	/^	reg				triggerl_sel_dly	= 1'b0;	\/\/输入信号打一拍，用于判断输入信号的边沿$/;"	r
triggerl_sel_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_active.v	/^	wire			triggerl_sel_rise	;	\/\/上升沿标识$/;"	n
triggerl_sel_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_active.v	/^	wire			triggerl_sel_fall	;	\/\/下降沿标识$/;"	n
dout_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_active.v	/^	reg				dout_reg			= 1'b0;	\/\/输出寄存器$/;"	r
trigger_delay	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_delay.v	/^module trigger_delay # ($/;"	m
TRIG_DELAY_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_delay.v	/^	parameter		TRIG_DELAY_WIDTH		= 28			\/\/触发信号延时模块寄存器宽度$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_delay.v	/^	input	[TRIG_DELAY_WIDTH-1:0]	iv_trigger_delay	,	\/\/延迟参数$/;"	c
i_din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_delay.v	/^	input							i_din				,	\/\/输入的触发信号，一个高电平脉冲$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_delay.v	/^	output							o_dout					\/\/输出的触发信号，一个高电平脉冲$/;"	p
trigger_delay_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_delay.v	/^	reg		[TRIG_DELAY_WIDTH-1:0]		trigger_delay_reg	= {TRIG_DELAY_WIDTH{1'b0}};$/;"	r
trigger_delay_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_delay.v	/^	reg		[TRIG_DELAY_WIDTH-1:0]		trigger_delay_cnt	= {TRIG_DELAY_WIDTH{1'b0}};$/;"	r
delaying	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_delay.v	/^	reg									delaying			= 1'b0;$/;"	r
delaying_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_delay.v	/^	reg									delaying_dly		= 1'b0;$/;"	r
delaying_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_delay.v	/^	reg									delaying_fall		= 1'b0;$/;"	r
trigger_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^module  trigger_mask #($/;"	m
PIX_CLK_FREQ_KHZ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^    parameter   PIX_CLK_FREQ_KHZ    = 55000   $/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	input				i_trigger			,\/\/clk_pix时钟域，输入触发信号$/;"	c
i_stream_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	input				i_stream_enable		,\/\/clk_pix时钟域，流使能信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	input				i_acquisition_start	,\/\/clk_pix时钟域，开采信号，0-停采，1-开采$/;"	p
iv_trigger_interval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	input   [31:0]      iv_trigger_interval ,\/\/clk_pix时钟域，触发模式最小间隔$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	input				i_trigger_mode		,\/\/clk_pix时钟域，触发模式，0-连续模式，1-触发模式	$/;"	p
o_trigger	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	output				o_trigger			,\/\/clk_pix时钟域，输出触发信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	input				i_fval				,\/\/解串时钟域，110MHz,输入场信号$/;"	p
i_trigger_status	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	input				i_trigger_status	 \/\/解串时钟域，1-有触发信号且触发帧未输出完毕，0-无触发信号或触发帧输出完毕$/;"	p
enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	reg			enable					;	$/;"	r
fval_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	reg [1:0]   fval_shift              ;$/;"	r
trigger_mode_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	reg			trigger_mode_shift		;$/;"	r
trigger_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	reg			trigger_mode			;$/;"	r
trigger_mode_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	wire		trigger_mode_rise		;$/;"	n
trigger_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	reg			trigger_reg				;$/;"	r
timer_cnt_1us	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	reg [7:0]   timer_cnt_1us           ;$/;"	r
timer_1us_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	reg         timer_1us_flag          ;$/;"	r
trigger_interval_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	reg	[31:0]	trigger_interval_cnt	;$/;"	r
trigger_interval_cnt_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	reg [31:0]  trigger_interval_cnt_lock;$/;"	r
tigger_filter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	reg			tigger_filter=0			;\/\/1-过滤i_trigger信号，0-输出i_tigger信号$/;"	r
trigger_status_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^    reg	[1:0]	trigger_status_shift;$/;"	r
trigger_status	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\io_channel\trigger_mask.v	/^	wire		trigger_status;$/;"	n
mer_1520_13u3x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^module mer_1520_13u3x  # ($/;"	m
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	SENSOR_DAT_WIDTH			= 12					,	\/\/Sensor 数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	CHANNEL_NUM					= 4						,	\/\/串行数据通道数量$/;"	c
PIX_CLK_FREQ_KHZ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	PIX_CLK_FREQ_KHZ			= 55000					,	\/\/像素时钟频率，单位KHZ，很多模块用该时钟作为定时器，因此必须写明像素时钟的频率$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	BAYER_PATTERN				= "GR"					,	\/\/"GR" "RG" "GB" "BG"$/;"	c
SENSOR_MAX_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	SENSOR_MAX_WIDTH			= 4608					,	\/\/Sensor最大的行有效宽度，以像素时钟为单位$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	SENSOR_MAX_LENGTH			= 3288					,	\/\/Sensor最大的有效行个数，以行为单位$/;"	c
DIFF_TERM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	DIFF_TERM					= "TRUE"				,	\/\/Differential Termination$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	IOSTANDARD					= "LVDS_33"				,	\/\/Specifies the I\/O standard for this buffer$/;"	c
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	SER_FIRST_BIT				= "LSB"					,	\/\/"LSB" or "MSB" , first bit to the receiver$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	END_STYLE					= "LITTLE"				,	\/\/"LITTLE" or "BIG" , "LITTLE" - {CHANNEL3 CHANNE2 CHANNEL1 CHANNEL0}. "BIG" - {CHANNEL0 CHANNEL1 CHANNEL2 CHANNEL3}.$/;"	c
SER_DATA_RATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	SER_DATA_RATE				= "DDR"					,	\/\/"DDR" or "SDR" 输入的串行时钟采样方式$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	DESER_CLOCK_ARC				= "BUFPLL"				,	\/\/"BUFPLL" or "BUFIO2" , deserializer clock achitecture$/;"	c
DESER_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	DESER_WIDTH					= 6						,	\/\/每个通道解串宽度 2-8$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	CLKIN_PERIOD_PS				= 3030					,	\/\/输入时钟频率，PS为单位。只在BUFPLL方式下有用。$/;"	c
DATA_DELAY_TYPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	DATA_DELAY_TYPE				= "DIFF_PHASE_DETECTOR"	,	\/\/"DEFAULT", "DIFF_PHASE_DETECTOR", "FIXED", "VARIABLE_FROM_HALF_MAX", "VARIABLE_FROM_ZERO"$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	DATA_DELAY_VALUE			= 0						,	\/\/0-255，最大不能超过 1 UI$/;"	c
BITSLIP_ENABLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	BITSLIP_ENABLE				= "FALSE"				,	\/\/"TRUE" "FALSE" iserdes 字边界对齐功能$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	PLL_RESET_SIMULATION		= "FALSE"				,	\/\/解串PLL复位，使能仿真模式，复位时间变短，加速仿真$/;"	c
DESER_CLK_FREQ_KHZ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	DESER_CLK_FREQ_KHZ			= 110000				,	\/\/解串PLL恢复时钟的频率$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	NUM_DQ_PINS					= 16 				,	\/\/DDR3数据宽度$/;"	c
MEM_ADDR_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	MEM_ADDR_WIDTH				= 13 				,	\/\/DDR3地址宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	MEM_BANKADDR_WIDTH			= 3  				,	\/\/DDR3bank宽度$/;"	c
DDR3_MEMCLK_FREQ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	DDR3_MEMCLK_FREQ			= 320				,	\/\/DDR3时钟频率$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	MEM_ADDR_ORDER				= "ROW_BANK_COLUMN"	,	\/\/DDR3地址排布顺序$/;"	c
DDR3_RST_ACT_LOW	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter 	DDR3_RST_ACT_LOW          	= 0					,   \/\/ # = 1 for active low reset,# = 0 for active high reset.$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	DDR3_MEM_DENSITY			= "1Gb"				,	\/\/DDR3容量$/;"	c
DDR3_TCK_SPEED	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	DDR3_TCK_SPEED				= "15E"				,	\/\/DDR3的速度等级$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	DDR3_SIMULATION				= "FALSE"			,	\/\/打开仿真可以加速仿真速度，但是实际布局布线时，不能打开仿真。$/;"	c
DDR3_P0_MASK_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	DDR3_P0_MASK_SIZE			= 8					,	\/\/p0口mask size$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	DDR3_P1_MASK_SIZE			= 8					,	\/\/p1口mask size$/;"	c
DDR3_CALIB_SOFT_IP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	DDR3_CALIB_SOFT_IP			= "TRUE"			,	\/\/仿真时，可以不使能校准逻辑$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	GPIF_DAT_WIDTH				= 32				,	\/\/GPIF数据宽度$/;"	c
NUM_GPIO	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	parameter	NUM_GPIO					= 2						\/\/GPIO个数$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	input									pix_clk_p			,	\/\/输入引脚，Sensor驱动，330MHz，HiSpi差分时钟$/;"	c
pix_clk_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	input									pix_clk_n			,	\/\/输入引脚，Sensor驱动，330MHz，HiSpi差分时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	input		[CHANNEL_NUM-1:0]			iv_pix_data_p		,	\/\/输入引脚，Sensor驱动，HiSPi差分数据接口$/;"	p
iv_pix_data_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	input		[CHANNEL_NUM-1:0]			iv_pix_data_n		,	\/\/输入引脚，Sensor驱动，HiSPi差分数据接口$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	input									i_sensor_strobe		,	\/\/输入引脚，Sensor驱动，高有效，闪光灯信号$/;"	p
o_sensor_reset_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									o_sensor_reset_n	,	\/\/输出引脚，连接到Sensor，Sensor的复位信号，低有效，至少1ms，FPGA配置完成后立即输出。相机运行中不复位Sensor$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									o_clk_sensor		,	\/\/Sensor的时钟，20Mhz，由40M晶振分配而来$/;"	p
o_clk_usb_pclk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									o_clk_usb_pclk		,	\/\/输出引脚，连接到3014，GPIF接口的时钟100MHz，使用ODDR输出，在FPGA 引脚上，时钟下降沿与gpif数据对齐$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output		[GPIF_DAT_WIDTH-1:0]		ov_usb_data			,	\/\/输出引脚，连接到3014，GPIF接口的数据，clk_gpif 时钟域，在FPGA引脚上，o_clk_usb_pclk与ov_usb_data对齐$/;"	p
ov_usb_fifoaddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output		[1:0]						ov_usb_fifoaddr		,	\/\/输出引脚，连接到3014，GPIF fifo地址，clk_gpif 时钟域，00和11交替，在FPGA引脚上，o_clk_usb_pclk与ov_usb_data对齐$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									o_usb_slwr_n		,	\/\/输出引脚，连接到3014，GPIF 写信号，clk_gpif 时钟域$/;"	p
o_usb_pktend_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									o_usb_pktend_n		,	\/\/输出引脚，连接到3014，GPIF 包结束信号，clk_gpif 时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	input									i_usb_flagb_n		,	\/\/输入引脚，连接到3014，3014驱动，o_clk_usb_pclk 时钟域，GPIF当前DMAbuffer满信号，与 clk_gpif 有相位差，认为是异步信号，需要在 u3_interface 模块中做跨时钟域处理$/;"	p
i_usb_spi_sck	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	input									i_usb_spi_sck		,	\/\/输入引脚，3014驱动，SPI时钟，出厂程序10Mhz，用户程序463Khz频率，FPGA需都满足。当固件是用户程序时，信号占空比可能会有较大变化，但信号最小宽度保证>384ns$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	input									i_usb_spi_mosi		,	\/\/输入引脚，3014驱动，SPI数据输入，信号宽度可能会有较大变化，但信号最小宽度保证>384ns$/;"	p
i_spi_cs_n_fpga	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	input									i_spi_cs_n_fpga		,	\/\/输入引脚，3014驱动，SPI FPGA片选，固件不一定能保证只有访问FPGA时片选才拉低，FPGA需要屏蔽异常的片选$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									o_usb_spi_miso		,	\/\/输出引脚，连接到3014，外部与flash的输出相连，SPI数据输出，只有读命令通过之后才输出有效数据，否则高阻。片选无效时，立即高阻$/;"	p
i_optocoupler	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	input									i_optocoupler		,	\/\/输入引脚，光耦驱动，宽度从0到无穷大都有可能，上下沿有毛刺，宽度大于帧周期时需要屏蔽下降沿的误触发，异步信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	input		[NUM_GPIO-1:0]				iv_gpio				,	\/\/输入引脚，三极管驱动，双向IO的输入端，宽度从0到无穷大都有可能，较容易受干扰，异步信号。双向IO配置为输入时需屏蔽为0$/;"	p
o_optocoupler	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									o_optocoupler		,	\/\/输出引脚，连接到光耦，光耦输出电路有延时，上沿延时7~44us，下沿延时9~35us$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output		[NUM_GPIO-1:0]				ov_gpio				,	\/\/输出引脚，连接到三极管，双向IO的输出端，延时<1us,双向IO配置为输入时需配置为0$/;"	p
o_f_led_gre	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									o_f_led_gre			,	\/\/输出引脚，连接到LED，绿色指示灯，高电平点亮$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									o_f_led_red			,	\/\/输出引脚，连接到LED，红色指示灯，高电平点亮$/;"	p
mcb1_dram_dq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	inout  		[NUM_DQ_PINS-1:0]			mcb1_dram_dq		,	\/\/DDR3相关引脚，数据信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output 		[MEM_ADDR_WIDTH-1:0]		mcb1_dram_a			,	\/\/DDR3相关引脚，地址信号$/;"	p
mcb1_dram_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output 		[MEM_BANKADDR_WIDTH-1:0]	mcb1_dram_ba		,	\/\/DDR3相关引脚，Bank地址信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									mcb1_dram_ras_n		,	\/\/DDR3相关引脚，行地址选通$/;"	p
mcb1_dram_cas_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									mcb1_dram_cas_n		,	\/\/DDR3相关引脚，列地址选通$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									mcb1_dram_we_n		,	\/\/DDR3相关引脚，写信号$/;"	p
mcb1_dram_odt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									mcb1_dram_odt		,	\/\/DDR3相关引脚，阻抗匹配信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									mcb1_dram_reset_n	,	\/\/DDR3相关引脚，复位信号$/;"	p
mcb1_dram_cke	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									mcb1_dram_cke		,	\/\/DDR3相关引脚，时钟使能信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									mcb1_dram_dm		,	\/\/DDR3相关引脚，低字节数据屏蔽信号$/;"	p
mcb1_dram_udqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	inout 									mcb1_dram_udqs		,	\/\/DDR3相关引脚，高字节地址选通信号正$/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	inout 									mcb1_dram_udqs_n	,	\/\/DDR3相关引脚，高字节地址选通信号负$/;"	p
mcb1_rzq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	inout 									mcb1_rzq			,	\/\/DDR3相关引脚，驱动校准$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									mcb1_dram_udm		,	\/\/DDR3相关引脚，高字节数据屏蔽信号$/;"	p
mcb1_dram_dqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	inout 									mcb1_dram_dqs		,	\/\/DDR3相关引脚，低字节数据选通信号正$/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	inout 									mcb1_dram_dqs_n		,	\/\/DDR3相关引脚，低字节数据选通信号负$/;"	p
mcb1_dram_ck	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									mcb1_dram_ck		,	\/\/DDR3相关引脚，时钟正$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									mcb1_dram_ck_n		,	\/\/DDR3相关引脚，时钟负$/;"	p
i_flash_hold	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	input									i_flash_hold		,	\/\/输入的hold信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									o_flash_hold		,	\/\/输出的hold信号$/;"	p
o_usb_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									o_usb_int			,	\/\/输出引脚，连接到3014，给3014的中断信号，高电平有效，>100ns，clk_pix时钟域$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output		[3:0]						ov_test				,	\/\/输出引脚，PCB上有焊点，测试管脚$/;"	p
o_unused_pin	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	output									o_unused_pin			,\/\/原理图上没有分频引脚，sensor上的复用引脚需要输出到这里$/;"	p
inout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	inout									scl					,	\/\/i2c时钟线$/;"	p
sda	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	inout									sda						\/\/i2c数据线$/;"	p
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	function integer log2 (input integer xx);$/;"	f
x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^		integer x;$/;"	r
w_async_rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_async_rst					;	\/\/时钟复位模块输出，异步复位，只提供给MCB$/;"	n
w_sysclk_2x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_sysclk_2x					;	\/\/时钟复位模块输出，高速时钟，只提供给MCB$/;"	n
w_sysclk_2x_180	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_sysclk_2x_180				;	\/\/时钟复位模块输出，高速时钟，只提供给MCB$/;"	n
w_pll_ce_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_pll_ce_0					;	\/\/时钟复位模块输出，高速片选，只提供给MCB$/;"	n
w_pll_ce_90	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_pll_ce_90					;	\/\/时钟复位模块输出，高速片选，只提供给MCB$/;"	n
w_mcb_drp_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_mcb_drp_clk				;	\/\/时钟复位模块输出，calib逻辑时钟，只提供给MCB$/;"	n
w_bufpll_mcb_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_bufpll_mcb_lock			;	\/\/时钟复位模块输出，bufpll_mcb 锁定信号，只提供给MCB$/;"	n
clk_osc_bufg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							clk_osc_bufg				;	\/\/时钟复位模块输出，40MHz时钟，全局缓冲驱动$/;"	n
reset_osc_bufg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							reset_osc_bufg				;	\/\/时钟复位模块输出，40MHz时钟的复位信号$/;"	n
clk_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							clk_pix						;	\/\/时钟复位模块输出，本地像素时钟，55Mhz$/;"	n
reset_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							reset_pix					;	\/\/时钟复位模块输出，本地像素时钟的复位信号$/;"	n
clk_pix_2x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							clk_pix_2x					;	\/\/时钟复位模块输出，本地像素时钟，110Mhz$/;"	n
reset_pix_2x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							reset_pix_2x				;	\/\/时钟复位模块输出，本地像素时钟的复位信号$/;"	n
clk_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							clk_frame_buf				;	\/\/时钟复位模块输出，帧存时钟，与gpif时钟是同一个源头，为了保证模块独立性，帧存还是使用单独的时钟名称$/;"	n
reset_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							reset_frame_buf				;	\/\/时钟复位模块输出，帧存时钟的复位信号，与gpif时钟域的复位信号是同一个源头$/;"	n
clk_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							clk_gpif					;	\/\/时钟复位模块输出，gpif 时钟，100MHz$/;"	n
reset_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							reset_gpif					;	\/\/时钟复位模块输出，gpif 时钟的复位信号$/;"	n
reset_u3_interface	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							reset_u3_interface			;	\/\/时钟复位模块输出，u3 interface 模块复位$/;"	n
w_sensor_reset_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_sensor_reset_done			;	\/\/时钟复位模块输出，clk_osc_bufg时钟域，sensor复位完成信号，供固件查询，固件查询到该标志才能复位$/;"	n
w_spi_miso_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_spi_miso_data				;	\/\/控制通道输出，spi_sample时钟域，spi输出信号$/;"	n
w_spi_miso_data_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_spi_miso_data_en			;	\/\/控制通道输出，spi_sample时钟域，spi输出信号使能信号，当使能信号为0时，miso引脚高阻$/;"	n
w_scl_pad_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_scl_pad_i					;	\/\/控制通道输入， i2c scl 引脚输入信号$/;"	n
w_sda_pad_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_sda_pad_i					;	\/\/控制通道输入， i2c sda 引脚输入信号$/;"	n
w_scl_pad_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_scl_pad_o					;	\/\/控制通道输出，clk_pix时钟域， i2c scl 引脚输出信号$/;"	n
w_sda_pad_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_sda_pad_o					;	\/\/控制通道输出，clk_pix时钟域， i2c sda 引脚输出信号$/;"	n
w_scl_padoen_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_scl_padoen_o				;	\/\/控制通道输出，clk_pix时钟域， i2c scl 引脚输出使能$/;"	n
w_sda_padoen_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_sda_padoen_o				;	\/\/控制通道输出，clk_pix时钟域， i2c sda 引脚输出使能$/;"	n
w_i2c_ena	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_i2c_ena					;	\/\/控制通道输出，clk_pix时钟域，i2c 使能信号$/;"	n
w_trigger_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_trigger_start				;	\/\/控制通道输出，clk_pix时钟域，i2c触发开始命令发送$/;"	n
w_stream_enable_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_stream_enable_pix			;	\/\/控制通道输出，clk_pix时钟域，流开采信号，没有生效时机$/;"	n
w_acquisition_start_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_acquisition_start_pix		;	\/\/控制通道输出，clk_pix时钟域，开采信号，没有生效时机$/;"	n
w_stream_enable_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_stream_enable_frame_buf	;	\/\/控制通道输出，clk_frame_buf时钟域，流开采信号，没有生效时机$/;"	n
w_stream_enable_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_stream_enable_gpif		;	\/\/控制通道输出，clk_gpif时钟域，流开采信号，没有生效时机$/;"	n
w_reset_sensor	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_reset_sensor				;	\/\/控制通道输出，clk_osc_bufg时钟域，复位sensor使能信号，1个时钟周期宽度$/;"	n
w_trigger_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_trigger_mode				;	\/\/控制通路输出，clk_pix时钟域，触发模式寄存器，没做生效时机控制$/;"	n
wv_trigger_source	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[3:0]					wv_trigger_source			;	\/\/控制通路输出，clk_pix时钟域，触发源寄存器，没做生效时机控制$/;"	n
w_trigger_soft	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_trigger_soft				;	\/\/控制通路输出，clk_pix时钟域，软触发寄存器，控制通道自清零，宽度是1个时钟周期$/;"	n
w_trigger_active	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_trigger_active			;	\/\/控制通路输出，clk_pix时钟域，触发有效沿寄存器，没做生效时机控制$/;"	n
wv_trigger_filter_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[TRIG_FILTER_WIDTH-1:0]	wv_trigger_filter_rise		;	\/\/控制通路输出，clk_pix时钟域，上升沿触发滤波寄存器，没做生效时机控制，但保证成组生效$/;"	n
wv_trigger_filter_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[TRIG_FILTER_WIDTH-1:0]	wv_trigger_filter_fall		;	\/\/控制通路输出，clk_pix时钟域，下降沿触发滤波寄存器，没做生效时机控制，但保证成组生效$/;"	n
wv_trigger_delay	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[TRIG_DELAY_WIDTH-1:0]	wv_trigger_delay			;	\/\/控制通路输出，clk_pix时钟域，触发延迟寄存器，没做生效时机控制，但保证成组生效$/;"	n
wv_useroutput_level	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[2:0]					wv_useroutput_level			;	\/\/控制通路输出，clk_pix时钟域，用户自定义输出寄存器，没做生效时机控制$/;"	n
w_line2_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_line2_mode				;	\/\/控制通道输出，clk_pix时钟域，line2输入输出模式寄存器$/;"	n
w_line3_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_line3_mode				;	\/\/控制通道输出，clk_pix时钟域，line3输入输出模式寄存器$/;"	n
w_line0_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_line0_invert				;	\/\/控制通道输出，clk_pix时钟域，line0极性寄存器$/;"	n
w_line1_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_line1_invert				;	\/\/控制通道输出，clk_pix时钟域，line1极性寄存器$/;"	n
w_line2_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_line2_invert				;	\/\/控制通道输出，clk_pix时钟域，line2极性寄存器$/;"	n
w_line3_invert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_line3_invert				;	\/\/控制通道输出，clk_pix时钟域，line3极性寄存器$/;"	n
wv_line_source1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[2:0]					wv_line_source1				;	\/\/控制通道输出，clk_pix时钟域，line1的输出源选择寄存器$/;"	n
wv_line_source2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[2:0]					wv_line_source2				;	\/\/控制通道输出，clk_pix时钟域，line2的输出源选择寄存器$/;"	n
wv_line_source3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[2:0]					wv_line_source3				;	\/\/控制通道输出，clk_pix时钟域，line3的输出源选择寄存器$/;"	n
wv_led_ctrl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[4:0]					wv_led_ctrl					;	\/\/控制通道输出，clk_pix时钟域，双色灯控制寄存器$/;"	n
w_trigger	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire                            w_trigger                   ;   \/\/触发信号$/;"	n
w_sensor_init_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_sensor_init_done			;	\/\/控制通路输出，clk_osc_bufg时钟域，sensor寄存器初始化完成$/;"	n
w_bitslip_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_bitslip_en				;	\/\/控制通道输出，clk_pix时钟域，bitslip模块对位使能，1表示可以进行对位，0表示不进行对位$/;"	n
wv_pixel_format	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[REG_WD-1:0]			wv_pixel_format				;	\/\/控制通道输出，clk_pix时钟域，控制通路输出的像素格式寄存器，没做生效时机控制，0x01080001:Mono8、0x01100003:Mono10、0x01080008:BayerGR8、0x0110000C:BayerGR10$/;"	n
w_encrypt_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_encrypt_state				;	\/\/控制通道输出，clk_dna时钟域，加密状态，上电后保持不变，可以作为常数$/;"	n
w_pulse_filter_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_pulse_filter_en			;	\/\/控制通路输出，clk_pix时钟域，坏点校正寄存器，没做生效时机控制$/;"	n
wv_test_image_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[2:0]					wv_test_image_sel			;	\/\/控制通路输出，clk_pix时钟域，测试图选择寄存器，没做生效时机控制，000:真实图,001:测试图像1灰度值帧递增,110:测试图像2静止的斜条纹,010:测试图像3滚动的斜条纹$/;"	n
wv_interrupt_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[3:0]					wv_interrupt_en				;	\/\/控制通路输出，clk_pix时钟域，中断使能寄存器，没做生效时机控制$/;"	n
wv_interrupt_clear	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[3:0]					wv_interrupt_clear			;	\/\/控制通路输出，clk_pix时钟域，中断清除寄存器，立即生效$/;"	n
wv_wb_offset_x_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[WB_OFFSET_WIDTH-1:0]	wv_wb_offset_x_start		;	\/\/控制通路输出，clk_pix时钟域，白平衡横坐标寄存器，没做生效时机控制$/;"	n
wv_wb_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[WB_OFFSET_WIDTH-1:0]	wv_wb_offset_width			;	\/\/控制通路输出，clk_pix时钟域，白平衡宽度寄存器，没做生效时机控制$/;"	n
wv_wb_offset_y_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[WB_OFFSET_WIDTH-1:0]	wv_wb_offset_y_start		;	\/\/控制通路输出，clk_pix时钟域，白平衡纵坐标寄存器，没做生效时机控制$/;"	n
wv_wb_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[WB_OFFSET_WIDTH-1:0]	wv_wb_offset_height			;	\/\/控制通路输出，clk_pix时钟域，白平衡高度寄存器，没做生效时机控制$/;"	n
wv_wb_gain_r	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[WB_GAIN_WIDTH-1:0]		wv_wb_gain_r				;	\/\/控制通路输出，clk_pix时钟域，白平衡红分量增益寄存器，没做生效时机控制$/;"	n
wv_wb_gain_g	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[WB_GAIN_WIDTH-1:0]		wv_wb_gain_g				;	\/\/控制通路输出，clk_pix时钟域，白平衡绿分量增益寄存器，没做生效时机控制$/;"	n
wv_wb_gain_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[WB_GAIN_WIDTH-1:0]		wv_wb_gain_b				;	\/\/控制通路输出，clk_pix时钟域，白平衡蓝分量增益寄存器，没做生效时机控制$/;"	n
wv_grey_offset_x_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[GREY_OFFSET_WIDTH-1:0]	wv_grey_offset_x_start		;	\/\/控制通路输出，clk_pix时钟域，灰度值统计区域横坐标寄存器，没做生效时机控制$/;"	n
wv_grey_offset_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[GREY_OFFSET_WIDTH-1:0]	wv_grey_offset_width		;	\/\/控制通路输出，clk_pix时钟域，灰度值统计区域宽度寄存器，没做生效时机控制$/;"	n
wv_grey_offset_y_start	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[GREY_OFFSET_WIDTH-1:0]	wv_grey_offset_y_start		;	\/\/控制通路输出，clk_pix时钟域，灰度值统计区域纵坐标寄存器，没做生效时机控制$/;"	n
wv_grey_offset_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[GREY_OFFSET_WIDTH-1:0]	wv_grey_offset_height		;	\/\/控制通路输出，clk_pix时钟域，灰度值统计区域高度寄存器，没做生效时机控制$/;"	n
wv_trigger_interval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[REG_WD-1:0]			wv_trigger_interval			;	\/\/控制通路输出，clk_pix时钟域，触发间隔，单位us,立即生效$/;"	n
w_chunk_mode_active_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_chunk_mode_active_pix		;	\/\/控制通路输出，clk_pix时钟域，chunk开关寄存器，没做生效时机控制$/;"	n
w_chunkid_en_ts	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_chunkid_en_ts				;	\/\/控制通路输出，clk_pix时钟域，时间戳开关寄存器，没做生效时机控制$/;"	n
w_chunkid_en_fid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_chunkid_en_fid			;	\/\/控制通路输出，clk_pix时钟域，frame id开关寄存器，没做生效时机控制$/;"	n
wv_chunk_size_img	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[REG_WD-1:0]			wv_chunk_size_img			;	\/\/控制通路输出，clk_pix时钟域，chunk image大小，没做生效时机控制$/;"	n
wv_payload_size_pix	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[REG_WD-1:0]			wv_payload_size_pix			;	\/\/控制通道输出，clk_pix时钟域，数据的大小但不包含头包尾包，协议要求64bit，我们只是用32bit即可，高32bit补0$/;"	n
wv_roi_offset_x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[SHORT_REG_WD-1:0]		wv_roi_offset_x				;	\/\/控制通道输出，clk_pix时钟域，头包中的水平偏移$/;"	n
wv_roi_offset_y	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[SHORT_REG_WD-1:0]		wv_roi_offset_y				;	\/\/控制通道输出，clk_pix时钟域，头包中的垂直偏移$/;"	n
wv_roi_pic_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[SHORT_REG_WD-1:0]		wv_roi_pic_width			;	\/\/控制通道输出，clk_pix时钟域，头包中的窗口宽度$/;"	n
wv_roi_pic_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[SHORT_REG_WD-1:0]		wv_roi_pic_height			;	\/\/控制通道输出，clk_pix时钟域，头包中的窗口高度$/;"	n
wv_timestamp_u3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[LONG_REG_WD-1:0]		wv_timestamp_u3				;	\/\/控制通道输出，clk_osc_bufg时钟域，在场信号上下沿锁存时间戳计数器。最长4个clk_osc_bufg时钟输出稳定，在pix时钟域看来，最长8个时钟之后才能稳定$/;"	n
wv_frame_buffer_depth	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[BUF_DEPTH_WD-1:0]		wv_frame_buffer_depth			;	\/\/控制通道输出，帧存深度，2-8$/;"	n
wv_payload_size_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[REG_WD-1:0]			wv_payload_size_frame_buf		;	\/\/控制通道输出，clk_frame_buf时钟域，数据的大小但不包含头包尾包，协议要求64bit，我们只是用32bit即可，高32bit补0$/;"	n
w_chunk_mode_active_frame_buf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_chunk_mode_active_frame_buf	;	\/\/控制通道输出，clk_frame_buf时钟域，chunk开关寄存器$/;"	n
wv_si_payload_transfer_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[REG_WD-1:0]			wv_si_payload_transfer_size	;	\/\/控制通路输出，clk_gpif时钟域，等量数据块大小,控制通道输出，未作生效时机控制$/;"	n
wv_si_payload_transfer_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[REG_WD-1:0]			wv_si_payload_transfer_count;	\/\/控制通路输出，clk_gpif时钟域，等量数据块个数,控制通道输出，未作生效时机控制$/;"	n
wv_si_payload_final_transfer1_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[REG_WD-1:0]			wv_si_payload_final_transfer1_size	;	\/\/控制通路输出，clk_gpif时钟域，transfer1大小,控制通道输出，未作生效时机控制$/;"	n
wv_si_payload_final_transfer2_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[REG_WD-1:0]			wv_si_payload_final_transfer2_size	;	\/\/控制通路输出，clk_gpif时钟域，transfer2大小,控制通道输出，未作生效时机控制$/;"	n
wv_payload_size_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[REG_WD-1:0]			wv_payload_size_gpif		;	\/\/控制通道输出，clk_gpif时钟域，数据的大小但不包含头包尾包，协议要求64bit，我们只是用32bit即可，高32bit补0$/;"	n
w_chunk_mode_active_gpif	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_chunk_mode_active_gpif	;	\/\/控制通道输出，clk_gpif时钟域，chunk开关寄存器$/;"	n
wv_line_status	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[3:0]					wv_line_status				;	\/\/控制通道输出，clk_pix时钟域，line状态寄存器，IO通道输出，指示IO进行选择后状态$/;"	n
w_fval_deser	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_fval_deser				;	\/\/数据通路输出，解串PLL时钟域，hispi输出的场信号           $/;"	n
w_lval_deser	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_lval_deser            	;	\/\/数据通路输出，解串PLL时钟域，hispi输出的行信号$/;"	n
w_trigger_mode_data_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_trigger_mode_data_mask	;	\/\/数据通路输出，解串PLL时钟域，data_masktrigger_mode信号$/;"	n
w_trigger_status	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_trigger_status			;	\/\/数据通路输出，解串PLL时钟域，1-有触发信号且触发帧未输出完毕，0-无触发信号或触发帧输出完毕$/;"	n
w_deser_pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_deser_pll_lock			;	\/\/数据通路输出，解串模块pll_lock$/;"	n
w_bitslip_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_bitslip_done				;	\/\/数据通路输出，解串模块并行时钟时钟域，边界锁定信号，为1时才能开始图像采集$/;"	n
w_fval_data_channel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_fval_data_channel			;	\/\/数据通路输出，clk_pix时钟域，场有效信号，fval的信号是经过数据通道加宽过的场信号，场头可以添加leader、并包含有效的图像数据，停采期间保持低电平$/;"	n
w_data_channel_dvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_data_channel_dvalid		;	\/\/数据通路输出，clk_pix时钟域，数据有效信号，标志32位数据为有效数据$/;"	n
wv_data_channel_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[DATA_WD_64-1:0]		wv_data_channel_data		;	\/\/数据通路输出，clk_pix时钟域，32bit数据，与数据有效对齐，与像素时钟对齐$/;"	n
w_full_frame_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_full_frame_state			;	\/\/数据通路输出，clk_pix时钟域，完整帧状态信号，供固件查询$/;"	n
wv_pixel_format_data_channel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[REG_WD-1:0]			wv_pixel_format_data_channel;	\/\/数据通路输出，clk_pix时钟域，目的是让后级模块与数据通道的像素格式保持一致$/;"	n
wv_wb_statis_r	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[WB_STATIS_WIDTH-1:0]	wv_wb_statis_r				;	\/\/数据通路输出，clk_pix时钟域，白平衡红分量灰度值统计寄存器，已做生效时机控制$/;"	n
wv_wb_statis_g	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[WB_STATIS_WIDTH-1:0]	wv_wb_statis_g				;	\/\/数据通路输出，clk_pix时钟域，白平衡绿分量灰度值统计寄存器，已做生效时机控制$/;"	n
wv_wb_statis_b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[WB_STATIS_WIDTH-1:0]	wv_wb_statis_b				;	\/\/数据通路输出，clk_pix时钟域，白平衡蓝分量灰度值统计寄存器，已做生效时机控制$/;"	n
wv_wb_offset_width_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[WB_OFFSET_WIDTH-1:0]	wv_wb_offset_width_valid	;	\/\/数据通路输出，clk_pix时钟域，白平衡宽度寄存器，与白平衡统计值同属一帧图像$/;"	n
wv_wb_offset_height_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[WB_OFFSET_WIDTH-1:0]	wv_wb_offset_height_valid	;	\/\/数据通路输出，clk_pix时钟域，白平衡高度寄存器，与白平衡统计值同属一帧图像$/;"	n
wv_grey_offset_width_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[GREY_OFFSET_WIDTH-1:0]	wv_grey_offset_width_valid	;	\/\/数据通路输出，clk_pix时钟域，灰度值统计区域宽度寄存器，与灰度统计值同属一帧$/;"	n
wv_grey_offset_height_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[GREY_OFFSET_WIDTH-1:0]	wv_grey_offset_height_valid	;	\/\/数据通路输出，clk_pix时钟域，灰度值统计区域高度寄存器，与灰度统计值同属一帧$/;"	n
wv_grey_statis_sum	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[GREY_STATIS_WIDTH-1:0]	wv_grey_statis_sum			;	\/\/数据通路输出，clk_pix时钟域，的灰度值统计寄存器，与灰度统计值区域同属一帧，如果像素格式为8bit，该值为像素8bit统计值。如果像素格式为10bit，该值为像素10bit统计值。$/;"	n
wv_interrupt_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[3:0]					wv_interrupt_state			;	\/\/数据通路输出，clk_pix时钟域，中断状态寄存器$/;"	n
w_u3v_format_fval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_u3v_format_fval			;	\/\/u3v_format模块输出，clk_pix时钟域，场有效信号$/;"	n
w_u3v_format_dvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_u3v_format_dvalid			;	\/\/u3v_format模块输出，clk_pix时钟域，数据有效信号$/;"	n
wv_u3v_format_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[DATA_WD_64-1:0]		wv_u3v_format_data			;	\/\/u3v_format模块输出，clk_pix时钟域，数据$/;"	n
wv_frame_buffer_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[DATA_WD_32-1:0]		wv_frame_buffer_data		;	\/\/frame_buffer模块输出，clk_frame_buf时钟域，帧存后级FIFO数据输出，宽度32bit$/;"	n
w_frame_buffer_dvalid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_frame_buffer_dvalid		;	\/\/frame_buffer模块输出，clk_frame_buf时钟域，帧存输出数据有效$/;"	n
w_ddr_init_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_ddr_init_done				;	\/\/frame_buffer模块输出，mcb_drp_clk时钟域，MCB输出的初始化完整信号$/;"	n
w_wr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_wr_error					;	\/\/frame_buffer模块输出，时钟域未知，与MCB硬核输出，DDR错误信号$/;"	n
w_rd_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_rd_error					;	\/\/frame_buffer模块输出，时钟域未知，与MCB硬核输出，DDR错误信号$/;"	n
w_back_buf_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_back_buf_empty			;	\/\/frame_buffer模块输出，clk_gpif时钟域，帧存后端FIFO空标志，用来指示帧存中是否有数据可读$/;"	n
w_buf_rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_buf_rd					;	\/\/u3_interface模块输出，clk_gpif时钟域，读取帧存后端FIFO信号，和i_data_valid信号共同指示数据有效$/;"	n
w_usb_wr_for_led	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_usb_wr_for_led			;	\/\/GPIF 写信号 - 给led_ctrl模块$/;"	n
w_usb_pktend_n_for_test	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_usb_pktend_n_for_test		;	\/\/GPIF 包结束信号，输出到测试引脚$/;"	n
w_ddr_error	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_ddr_error					;	\/\/frame_buffer模块输出，时钟域未知，与MCB硬核相关，DDR错误信号$/;"	n
wv_gpif_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[4:0]					wv_gpif_state				;	\/\/GPIF 状态$/;"	n
wv_fval_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire	[3:0]					wv_fval_state				;	\/\/fval 状态$/;"	n
w_trailer_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\mer_1520_13u3x.v	/^	wire							w_trailer_flag				;$/;"	n
u3v_adder_47	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^module u3v_adder_47 ($/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^  input clk;$/;"	p
ce	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^  input ce;$/;"	p
sclr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^  input sclr;$/;"	p
a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^  input [46 : 0] a;$/;"	p
s	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^  output [46 : 0] s;$/;"	p
GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^`define GLBL$/;"	c
glbl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^module glbl ();$/;"	m
ROC_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
TOC_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    parameter TOC_WIDTH = 0;$/;"	c
GSR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    wire GSR;$/;"	n
GTS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    wire GTS;$/;"	n
GWE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    wire GWE;$/;"	n
PRLD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    wire PRLD;$/;"	n
p_up_tmp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    tri1 p_up_tmp;$/;"	n
PLL_LOCKG	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PROGB_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    wire PROGB_GLBL;$/;"	n
CCLKO_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    wire CCLKO_GLBL;$/;"	n
GSR_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg GSR_int;$/;"	r
GTS_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg GTS_int;$/;"	r
PRLD_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg PRLD_int;$/;"	r
JTAG_TDO_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TCK_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TDI_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TMS_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TRST_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_CAPTURE_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_RESET_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_SHIFT_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_UPDATE_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_SEL1_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL2_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL3_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_USER_TDO1_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\adder\u3v_adder_47.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
u3v_format	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^module u3v_format # ($/;"	m
CLK_PERIOD_NS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	parameter	CLK_PERIOD_NS	= 10	,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	parameter	DATA_WD			= 64	,	\/\/输入输出数据位宽，这里使用同一宽度$/;"	c
SHORT_REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	parameter	SHORT_REG_WD 	= 16	,	\/\/短寄存器位宽$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	parameter	REG_WD 			= 32	,	\/\/寄存器位宽$/;"	c
LONG_REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	parameter	LONG_REG_WD 	= 64		\/\/长寄存器位宽$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input								clk						,	\/\/时钟信号，像素时钟时钟域，同内部像素时钟$/;"	c
reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input								reset					,	\/\/复位信号，高电平有效，像素时钟时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input								i_fval					,	\/\/数据通路输出的场信号，像素时钟时钟域,fval的信号是经过数据通道加宽过的场信号，场头可以添加leader、并包含有效的图像数据，停采期间保持低电平$/;"	p
i_data_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input								i_data_valid			,	\/\/数据通路输出的数据有效信号，标志32位数据为有效数据$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input	[DATA_WD-1:0]				iv_data					,	\/\/数据通路拼接好的32bit数据，与数据有效对齐，与像素时钟对齐$/;"	p
i_stream_enable	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input								i_stream_enable			,	\/\/流使能信号，像素时钟时钟域，=0，后端流立即停止，chunk中的BLOCK ID为0$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input								i_acquisition_start     ,	\/\/开采信号，像素时钟时钟域，=0，标志完整帧，需等添加完尾包后才能停止$/;"	p
iv_pixel_format	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input	[REG_WD-1:0]				iv_pixel_format         ,	\/\/像素格式，用于添加在leader中,数据通路已做生效时机控制，本模块不需再进行生效时机控制$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input								i_chunk_mode_active     ,	\/\/chunk总开关，开关打开Payload Type使用为image extend chunk 类型，chunk关闭为image类型$/;"	p
i_chunkid_en_ts	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input								i_chunkid_en_ts         ,	\/\/时间戳chunk使能$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input								i_chunkid_en_fid        ,	\/\/frame id chunk使能$/;"	p
iv_chunk_size_img	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input	[REG_WD-1:0]				iv_chunk_size_img       ,	\/\/图像长度，以字节为单位，当pixel format为8bit时，一个像素占一个字节，当pixel format 10 bit时，一个像素占用两个字节。$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input	[LONG_REG_WD-1:0]			iv_timestamp			,	\/\/头包中的时间戳字段,由控制通道传送过来,iv_timestamp在场信号上升沿8个时钟之后才能稳定$/;"	p
iv_size_x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input	[SHORT_REG_WD-1:0]			iv_size_x				,	\/\/头包中的窗口宽度$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input	[SHORT_REG_WD-1:0]			iv_size_y				,	\/\/头包中的窗口高度$/;"	p
iv_offset_x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input	[SHORT_REG_WD-1:0]			iv_offset_x				,	\/\/头包中的水平偏移$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input	[SHORT_REG_WD-1:0]			iv_offset_y				,	\/\/头包中的垂直便宜$/;"	p
iv_trailer_size_y	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	input	[REG_WD-1:0]				iv_trailer_size_y		,	\/\/尾包中的有效高度字段$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	output								o_trailer_flag          ,	\/\/尾包标志$/;"	p
o_fval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	output								o_fval					,	\/\/添加完头尾的场信号，且需要场信号的上升沿领先第一个有效10个clk，下降沿要滞后于最后一个有效数据10个时钟以上，以保证帧存正常工作。$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	output								o_data_valid			,	\/\/添加完头尾的数据有效信号$/;"	p
ov_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	output	[DATA_WD-1:0]				ov_data$/;"	p
S_IDLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	parameter	S_IDLE		= 3'd0;$/;"	c
S_TIMESTAMP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	parameter	S_TIMESTAMP	= 3'd1;$/;"	c
S_LEADER	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	parameter	S_LEADER	= 3'd2;$/;"	c
S_IMAGE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	parameter	S_IMAGE		= 3'd3;$/;"	c
S_CHUNK	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	parameter	S_CHUNK		= 3'd4;$/;"	c
S_TRAILER	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	parameter	S_TRAILER	= 3'd5;$/;"	c
S_EXT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	parameter	S_EXT		= 3'd6;$/;"	c
current_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg		[2:0]	current_state	= S_IDLE;$/;"	r
next_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg		[2:0]	next_state		= S_IDLE;$/;"	r
state_ascii	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg		[63:0]			state_ascii;$/;"	r
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	function integer log2 (input integer xx);$/;"	f
x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^		integer x;$/;"	r
fval_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg									fval_dly				= 1'b0;$/;"	r
fval_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	wire								fval_rise				;$/;"	n
fval_fall	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	wire								fval_fall				;$/;"	n
stream_enable_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg									stream_enable_dly		= 1'b0;$/;"	r
se_rise	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	wire								se_rise					;$/;"	n
pipe_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg		[PIPE_DELAY_WIDTH-1:0]		pipe_cnt				= {PIPE_DELAY_WIDTH{1'b0}};$/;"	r
ext_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg		[3:0]						ext_cnt					= 4'b0;$/;"	r
blockid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	wire	[63:0]						blockid					;$/;"	n
blockid_low47	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	wire	[46:0]						blockid_low47			;$/;"	n
data_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg		[63:0]						data_reg				= 64'b0;$/;"	r
data_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg									data_valid				= 1'b0;$/;"	r
fval_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg									fval_reg				= 1'b0;$/;"	r
trailer_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg									trailer_flag			= 1'b0;$/;"	r
chunk_mode_active_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg									chunk_mode_active_dly	;$/;"	r
chunkid_en_ts_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg									chunkid_en_ts_dly		;$/;"	r
chunkid_en_fid_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg									chunkid_en_fid_dly		;$/;"	r
chunk_layout_id	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg		[7:0]						chunk_layout_id			= 8'h0;$/;"	r
chunk_mode_active_latch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg									chunk_mode_active_latch	= 1'b0;$/;"	r
payload_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg 	[REG_WD-1:0]				payload_cnt				;	\/\/发送图像大小计数器$/;"	r
act_payload_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg 	[REG_WD-1:0]				act_payload_cnt			;$/;"	r
status	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg		[15:0]						status					= 16'b0;$/;"	r
valid_payload_size_tmp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	wire	[REG_WD-1:0]				valid_payload_size_tmp	;	\/\/有效的图像数据$/;"	n
valid_payload_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg		[REG_WD-1:0]				valid_payload_size		;	\/\/有效的图像数据$/;"	r
adder_a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg		[46:0]		adder_a		= 47'b0;$/;"	r
adder_ce	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg					adder_ce	= 1'b0;$/;"	r
adder_sum	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	wire	[46:0]		adder_sum	;$/;"	n
blockid_low47_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3v_format\u3v_format.v	/^	reg		[46:0]		blockid_low47_reg	= 47'h0;$/;"	r
packet_switch	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^module packet_switch #($/;"	m
REG_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^	parameter			REG_WD 									=	32	\/\/寄存器位宽$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^	input								reset					,		\/\/复位信号，高电平有效，clk_gpif时钟域$/;"	c
i_chunkmodeactive	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^	input								i_chunkmodeactive		,		\/\/chunk总开关，clk_gpif时钟域,未经过生效时机控制，0)leader：52  trailer：32     1)leader：52  trailer：36$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^	input								i_framebuffer_empty		,		\/\/framebuffer后端FIFO空标志，高电平有效，clk_gpif时钟域,$/;"	p
iv_payload_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^	input		[REG_WD-1			:0] iv_payload_size			,		\/\/payload_size大小寄存器，clk_gpif时钟域,未经过生效时机控制$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^	input								i_change_flag			,		\/\/leader、payload、trailer中切换标志，每个包发送完成后切换$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^	output	reg							o_leader_flag			,		\/\/头包标志$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^	output	reg							o_trailer_flag			,		\/\/尾包标志$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^	output	reg							o_payload_flag			,		\/\/负载包标志$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^	output	reg     					o_chunkmodeactive		,		\/\/经过生效时机控制的chunk开关$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^	output	reg	[REG_WD-1			:0] ov_packet_size					\/\/当前包所对应的包大小$/;"	p
current_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^	reg			[2					:0] current_state		;$/;"	r
next_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^	reg			[2					:0] next_state			;$/;"	r
payload_size_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\packet_switch.v	/^	reg			[REG_WD-1			:0] payload_size_reg	;$/;"	r
u3_interface	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^module	u3_interface # ($/;"	m
DATA_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	parameter								DATA_WD      		=32		,		\/\/GPIF数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	parameter								REG_WD 				=32		,		\/\/寄存器位宽$/;"	c
DMA_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	parameter								DMA_SIZE			=14'H2000,		\/\/DMA SIZE大小$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	parameter								PACKET_SIZE_WD		=23				\/\/图像大小位宽,单位4字节,支持到最大32MB图像$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	input									clk							,		\/\/u3接口和framebuffer后端时钟,和o_clk_usb_pclk同频，不同相$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	input									reset						,		\/\/复位信号，clk_gpif时钟域，高有效$/;"	p
i_data_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	input									i_data_valid				,		\/\/帧存后端输出的数据有效信号，clk_gpif时钟域，高有效$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	input		[DATA_WD-1:0]				iv_data						,		\/\/帧存读出的32位数据，clk_gpif时钟域$/;"	p
i_framebuffer_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	input									i_framebuffer_empty			,		\/\/framebuffer后端FIFO空标志，高电平有效，clk_gpif时钟域,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	output									o_fifo_rd					,		\/\/读取帧存后端FIFO信号，clk_gpif时钟域,和i_data_valid信号共同指示数据有效$/;"	p
iv_payload_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	input		[REG_WD-1:0]				iv_payload_size				,		\/\/clk时钟域信号，paylod大小,4字节为单位，控制通道输入的以字节为单位的值，需要除以4$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	input									i_chunkmodeactive			,		\/\/clk时钟域信号，chunk总开关，chunk开关影响leader和trailer的大小，通过判断chunk开关可以知道leader和trailer长度$/;"	p
iv_transfer_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	input		[REG_WD-1:0]				iv_transfer_count			,		\/\/等量数据块个数$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	input		[REG_WD-1:0]				iv_transfer_size			,		\/\/等量数据块大小$/;"	p
iv_transfer1_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	input		[REG_WD-1:0]				iv_transfer1_size			,       \/\/transfer1大小$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	input		[REG_WD-1:0]				iv_transfer2_size			,       \/\/transfer2大小$/;"	p
i_usb_flagb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	input									i_usb_flagb					,		\/\/异步时钟域，USB满信号，发送完32k字节数据后3个时钟会拉低，切换DMA地址后标志指示当前FIFO状态，如果当前FIFO中没有数据FLAGB会拉高，如果PC阻塞，当前FIFO还没有读出，该标志可能长时间拉低$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	output		[1:0]						ov_usb_fifoaddr				,		\/\/clk_gpif时钟域,GPIF 线程地址 2bit，地址切换顺序要和固件保持一致，目前约定为2'b00,2'b11切换$/;"	p
o_usb_slwr_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	output									o_usb_slwr_n				,		\/\/clk_gpif时钟域,GPIF 写信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	output		[DATA_WD-1:0]				ov_usb_data					,		\/\/clk_gpif时钟域,GPIF 数据信号$/;"	p
o_usb_pktend_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	output									o_usb_pktend_n				,		\/\/clk_gpif时钟域,GPIF 包结束信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	output									o_usb_pktend_n_for_test		,		\/\/GPIF 包结束信号，输出到测试引脚$/;"	p
o_usb_wr_for_led	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	output									o_usb_wr_for_led					\/\/GPIF 写信号 - 给led_ctrl模块$/;"	p
w_leader_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	wire									w_leader_flag				;$/;"	n
w_trailer_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	wire									w_trailer_flag              ;$/;"	n
w_payload_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	wire									w_payload_flag              ;$/;"	n
w_change_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	wire									w_change_flag              	;$/;"	n
wv_packet_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	wire		[REG_WD-1:0]				wv_packet_size              ;$/;"	n
w_chunkmodeactive	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_interface.v	/^	wire									w_chunkmodeactive			;$/;"	n
u3_transfer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^module u3_transfer # ($/;"	m
DATA_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	parameter						DATA_WD      		=32		,	\/\/GPIF数据宽度$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	parameter						REG_WD 				=32		,	\/\/寄存器位宽$/;"	c
PACKET_SIZE_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	parameter						PACKET_SIZE_WD		=23		,	\/\/图像大小位宽,单位4字节,支持到最大32MB图像$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	parameter						DMA_SIZE			=14'H2000	\/\/DMA SIZE大小'h2000-1$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input							clk							,	\/\/u3接口和framebuffer后端时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input							reset						,	\/\/复位信号，clk_usb_pclk时钟域，高有效$/;"	p
o_fifo_rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	output							o_fifo_rd					,	\/\/读取帧存后端FIFO信号，clk_gpif时钟域,和i_data_valid信号共同指示数据有效，framebuffer后级模块读使能，高有效$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input							i_data_valid				,	\/\/帧存后端输出的数据有效信号，clk_usb_pclk时钟域，高有效$/;"	p
iv_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input		[DATA_WD-1		:0]	iv_data						,	\/\/帧存读出的32位数据，clk_usb_pclk时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input							i_framebuffer_empty			,	\/\/framebuffer后端FIFO空标志，高电平有效，clk_gpif时钟域,帧存图像累计后帧存空可能不会出现$/;"	p
i_leader_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input							i_leader_flag				,	\/\/leader包标志,clk_usb_pclk时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input							i_trailer_flag				,	\/\/trailer包标志,clk_usb_pclk时钟域$/;"	p
i_payload_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input							i_payload_flag				,	\/\/payload包标志,clk_usb_pclk时钟域$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input							i_chunkmodeactive			,	\/\/clk时钟域信号，chunk总开关，经过生效时机控制，chunk开关影响leader和trailer的大小，通过判断chunk开关可以知道leader和trailer长度$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	output	reg						o_change_flag				,	\/\/leader、payload、trailer中切换标志，每个包发送完成后切换,单周期宽度$/;"	p
iv_packet_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input		[REG_WD-1		 :0]iv_packet_size				,	\/\/当前包对应的数据量大小，用于读出framebuffer中的数据包含leader+payload+trailer，固件内为64位宽，FPGA内部只使用低32位$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input		[REG_WD-1		 :0]iv_transfer_count			,	\/\/等量数据块个数$/;"	p
iv_transfer_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input		[REG_WD-1		 :0]iv_transfer_size			,	\/\/等量数据块大小$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input		[REG_WD-1		 :0]iv_transfer1_size			,   \/\/transfer1大小$/;"	p
iv_transfer2_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input		[REG_WD-1		 :0]iv_transfer2_size			,   \/\/transfer2大小$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	input							i_usb_flagb					,	\/\/USB满信号，发送完32k字节数据后3个时钟会拉低，切换DMA地址后标志指示当前FIFO状态，如果当前FIFO中没有数据FLAGB会拉高，如果PC阻塞，当前FIFO还没有读出，该标志可能长时间拉低$/;"	p
ov_usb_fifoaddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	output		[1				 :0]ov_usb_fifoaddr				,	\/\/GPIF 线程地址 2bit，地址切换顺序要和固件保持一致，目前约定为2'b00,2'b11切换$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	output	reg						o_usb_slwr_n				,	\/\/GPIF 写信号$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	output	reg	[DATA_WD-1		 :0]ov_usb_data					,	\/\/GPIF 数据信号$/;"	p
o_usb_pktend_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	output							o_usb_pktend_n				,	\/\/GPIF 包结束信号$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	output							o_usb_pktend_n_for_test		,	\/\/GPIF 包结束信号，输出到测试引脚$/;"	p
o_usb_wr_for_led	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	output							o_usb_wr_for_led				\/\/GPIF 写信号 - 给led_ctrl模块$/;"	p
wv_pc_buffer_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	wire		[47				 :0]wv_pc_buffer_size			;	\/\/PC端buffersize大小$/;"	n
dma_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg         [13 			 :0]dma_cnt						;	\/\/DMA计数器$/;"	r
sending_size_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[PACKET_SIZE_WD-1:0]sending_size_cnt			;	\/\/当前包发送大小计数器$/;"	r
require_size_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[REG_WD-1		 :0]require_size_cnt			;	\/\/当前包发送大小计数器$/;"	r
usb_flagb_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[2				 :0]usb_flagb_shift				;	\/\/$/;"	r
urb_enough_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg								urb_enough_flag				;	\/\/PC端开urb大于设备要发送数据量的标志$/;"	r
mult_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	wire							mult_en						;	\/\/乘法器使能信号$/;"	n
wv_transfer_count_m	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[REG_WD-1		 :0]wv_transfer_count_m			;	\/\/生效时机之后，等量数据块个数$/;"	r
wv_transfer_size_m	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[REG_WD-1		 :0]wv_transfer_size_m			;	\/\/生效时机之后，等量数据块大小$/;"	r
wv_transfer1_size_m	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[REG_WD-1		 :0]wv_transfer1_size_m			;   \/\/生效时机之后，transfer1大小$/;"	r
wv_transfer2_size_m	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[REG_WD-1		 :0]wv_transfer2_size_m			;   \/\/生效时机之后，transfer2大小$/;"	r
wv_transfer12_size_m	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[REG_WD-1		 :0]wv_transfer12_size_m		;   \/\/生效时机之后，transfer1和transfer2的和$/;"	r
current_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[7 				 :0]current_state				;$/;"	r
next_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[7 				 :0]next_state					;$/;"	r
o_usb_slwr_n_m1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg								o_usb_slwr_n_m1				;	\/\/GPIF 写信号$/;"	r
o_usb_slwr_n_m2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg								o_usb_slwr_n_m2				;	\/\/GPIF 写信号$/;"	r
ov_usb_data_m1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[DATA_WD-1		 :0]ov_usb_data_m1				;	\/\/GPIF 数据信号$/;"	r
ov_usb_data_m2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[DATA_WD-1		 :0]ov_usb_data_m2				;	\/\/GPIF 数据信号$/;"	r
usb_fifoaddr_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[1				 :0]usb_fifoaddr_reg	= 2'b0	;$/;"	r
leader_flag_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[1				 :0]leader_flag_shift	= 2'b0	;$/;"	r
payload_flag_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[1				 :0]payload_flag_shift	= 2'b0	;$/;"	r
trailer_flag_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg			[1				 :0]trailer_flag_shift	= 2'b0	;$/;"	r
match_flag	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\u3_transfer.v	/^	reg								match_flag			= 1'b0	;	\/\/帧存宽调整为64bits后，leader和trailer多写入和字节需要屏蔽,方便逻辑设定一个符合条件的标志$/;"	r
urb_mult	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^module urb_mult ($/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^  input clk;$/;"	p
ce	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^  input ce;$/;"	p
a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^  input [31 : 0] a;$/;"	p
b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^  input [15 : 0] b;$/;"	p
p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^  output [47 : 0] p;$/;"	p
GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^`define GLBL$/;"	c
glbl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^module glbl ();$/;"	m
ROC_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
TOC_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    parameter TOC_WIDTH = 0;$/;"	c
GSR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    wire GSR;$/;"	n
GTS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    wire GTS;$/;"	n
GWE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    wire GWE;$/;"	n
PRLD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    wire PRLD;$/;"	n
p_up_tmp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    tri1 p_up_tmp;$/;"	n
PLL_LOCKG	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PROGB_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    wire PROGB_GLBL;$/;"	n
CCLKO_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    wire CCLKO_GLBL;$/;"	n
GSR_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg GSR_int;$/;"	r
GTS_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg GTS_int;$/;"	r
PRLD_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg PRLD_int;$/;"	r
JTAG_TDO_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TCK_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TDI_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TMS_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TRST_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_CAPTURE_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_RESET_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_SHIFT_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_UPDATE_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_SEL1_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL2_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL3_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_USER_TDO1_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\src\u3_interface\u3_transfer\urb_mult\urb_mult.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
adder	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\adder.v	/^module adder ($/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\adder.v	/^  input clk;$/;"	p
ce	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\adder.v	/^  input ce;$/;"	p
sclr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\adder.v	/^  input sclr;$/;"	p
a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\adder.v	/^  input [46 : 0] a;$/;"	p
s	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\adder.v	/^  output [46 : 0] s;$/;"	p
continuous_cmd_fifo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\continuous_cmd_fifo.v	/^module continuous_cmd_fifo($/;"	m
rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\continuous_cmd_fifo.v	/^input rst;$/;"	p
wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\continuous_cmd_fifo.v	/^input wr_clk;$/;"	p
rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\continuous_cmd_fifo.v	/^input rd_clk;$/;"	p
din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\continuous_cmd_fifo.v	/^input [31 : 0] din;$/;"	p
wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\continuous_cmd_fifo.v	/^input wr_en;$/;"	p
rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\continuous_cmd_fifo.v	/^input rd_en;$/;"	p
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\continuous_cmd_fifo.v	/^output [31 : 0] dout;$/;"	p
full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\continuous_cmd_fifo.v	/^output full;$/;"	p
empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\continuous_cmd_fifo.v	/^output empty;$/;"	p
fifo_w64d256_pf180_pe6	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w64d256_pf180_pe6.v	/^module fifo_w64d256_pf180_pe6($/;"	m
rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w64d256_pf180_pe6.v	/^input rst;$/;"	p
wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w64d256_pf180_pe6.v	/^input wr_clk;$/;"	p
rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w64d256_pf180_pe6.v	/^input rd_clk;$/;"	p
din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w64d256_pf180_pe6.v	/^input [63 : 0] din;$/;"	p
wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w64d256_pf180_pe6.v	/^input wr_en;$/;"	p
rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w64d256_pf180_pe6.v	/^input rd_en;$/;"	p
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w64d256_pf180_pe6.v	/^output [31 : 0] dout;$/;"	p
full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w64d256_pf180_pe6.v	/^output full;$/;"	p
empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w64d256_pf180_pe6.v	/^output empty;$/;"	p
valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w64d256_pf180_pe6.v	/^output valid;$/;"	p
prog_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w64d256_pf180_pe6.v	/^output prog_full;$/;"	p
prog_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w64d256_pf180_pe6.v	/^output prog_empty;$/;"	p
fifo_w65d256_pf180_pe6	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w65d256_pf180_pe6.v	/^module fifo_w65d256_pf180_pe6($/;"	m
rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w65d256_pf180_pe6.v	/^input rst;$/;"	p
wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w65d256_pf180_pe6.v	/^input wr_clk;$/;"	p
rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w65d256_pf180_pe6.v	/^input rd_clk;$/;"	p
din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w65d256_pf180_pe6.v	/^input [64 : 0] din;$/;"	p
wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w65d256_pf180_pe6.v	/^input wr_en;$/;"	p
rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w65d256_pf180_pe6.v	/^input rd_en;$/;"	p
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w65d256_pf180_pe6.v	/^output [64 : 0] dout;$/;"	p
full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w65d256_pf180_pe6.v	/^output full;$/;"	p
empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w65d256_pf180_pe6.v	/^output empty;$/;"	p
prog_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w65d256_pf180_pe6.v	/^output prog_full;$/;"	p
prog_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\fifo_w65d256_pf180_pe6.v	/^output prog_empty;$/;"	p
sync_buffer_fifo_bram_w49d32	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_bram_w49d32.v	/^module sync_buffer_fifo_bram_w49d32($/;"	m
rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_bram_w49d32.v	/^input rst;$/;"	p
wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_bram_w49d32.v	/^input wr_clk;$/;"	p
rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_bram_w49d32.v	/^input rd_clk;$/;"	p
din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_bram_w49d32.v	/^input [48 : 0] din;$/;"	p
wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_bram_w49d32.v	/^input wr_en;$/;"	p
rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_bram_w49d32.v	/^input rd_en;$/;"	p
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_bram_w49d32.v	/^output [48 : 0] dout;$/;"	p
full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_bram_w49d32.v	/^output full;$/;"	p
empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_bram_w49d32.v	/^output empty;$/;"	p
prog_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_bram_w49d32.v	/^output prog_empty;$/;"	p
sync_buffer_fifo_dram_w49d32	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_dram_w49d32.v	/^module sync_buffer_fifo_dram_w49d32($/;"	m
rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_dram_w49d32.v	/^input rst;$/;"	p
wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_dram_w49d32.v	/^input wr_clk;$/;"	p
rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_dram_w49d32.v	/^input rd_clk;$/;"	p
din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_dram_w49d32.v	/^input [48 : 0] din;$/;"	p
wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_dram_w49d32.v	/^input wr_en;$/;"	p
rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_dram_w49d32.v	/^input rd_en;$/;"	p
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_dram_w49d32.v	/^output [48 : 0] dout;$/;"	p
full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_dram_w49d32.v	/^output full;$/;"	p
empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_dram_w49d32.v	/^output empty;$/;"	p
prog_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\sync_buffer_fifo_dram_w49d32.v	/^output prog_empty;$/;"	p
trigger_cmd_ram	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\trigger_cmd_ram.v	/^module trigger_cmd_ram($/;"	m
clka	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\trigger_cmd_ram.v	/^input clka;$/;"	p
wea	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\trigger_cmd_ram.v	/^input [0 : 0] wea;$/;"	p
addra	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\trigger_cmd_ram.v	/^input [3 : 0] addra;$/;"	p
dina	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\trigger_cmd_ram.v	/^input [31 : 0] dina;$/;"	p
clkb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\trigger_cmd_ram.v	/^input clkb;$/;"	p
addrb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\trigger_cmd_ram.v	/^input [3 : 0] addrb;$/;"	p
doutb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\trigger_cmd_ram.v	/^output [31 : 0] doutb;$/;"	p
urb_mult	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\urb_mult.v	/^module urb_mult ($/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\urb_mult.v	/^  input clk;$/;"	p
ce	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\urb_mult.v	/^  input ce;$/;"	p
a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\urb_mult.v	/^  input [31 : 0] a;$/;"	p
b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\urb_mult.v	/^  input [15 : 0] b;$/;"	p
p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\urb_mult.v	/^  output [47 : 0] p;$/;"	p
wb_mult_a17b17p34	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\wb_mult_a17b17p34.v	/^module wb_mult_a17b17p34 ($/;"	m
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\wb_mult_a17b17p34.v	/^  input clk;$/;"	p
ce	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\wb_mult_a17b17p34.v	/^  input ce;$/;"	p
a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\wb_mult_a17b17p34.v	/^  input [16 : 0] a;$/;"	p
b	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\wb_mult_a17b17p34.v	/^  input [16 : 0] b;$/;"	p
p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\synplify\mer\ip_bb\wb_mult_a17b17p34.v	/^  output [33 : 0] p;$/;"	p
ddr3_model_c3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^module ddr3_model_c3($/;"	m
check_strict_mrbits	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	parameter check_strict_mrbits = 1;$/;"	c
check_strict_timing	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	parameter check_strict_timing = 1;$/;"	c
feature_pasr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	parameter feature_pasr = 1;$/;"	c
feature_truebl4	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	parameter feature_truebl4 = 0;$/;"	c
DQ_PER_DQS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	`define DQ_PER_DQS DQ_BITS\/DQS_BITS$/;"	c
BANKS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	`define BANKS      (1<<BA_BITS)$/;"	c
MAX_BITS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	`define MAX_BITS   (BA_BITS+ROW_BITS+COL_BITS-BL_BITS)$/;"	c
MAX_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	`define MAX_SIZE   (1<<(BA_BITS+ROW_BITS+COL_BITS-BL_BITS))$/;"	c
MEM_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	`define MEM_SIZE   (1<<MEM_BITS)$/;"	c
MAX_PIPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	`define MAX_PIPE   4*CL_MAX$/;"	c
rst_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input   rst_n;$/;"	p
ck	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input   ck;$/;"	p
ck_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input   ck_n;$/;"	p
cke	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input   cke;$/;"	p
cs_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input   cs_n;$/;"	p
ras_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input   ras_n;$/;"	p
cas_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input   cas_n;$/;"	p
we_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input   we_n;$/;"	p
dm_tdqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	inout   [DM_BITS-1:0]   dm_tdqs;$/;"	p
ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input   [BA_BITS-1:0]   ba;$/;"	p
addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input   [ADDR_BITS-1:0] addr;$/;"	p
dq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	inout   [DQ_BITS-1:0]   dq;$/;"	p
dqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	inout   [DQS_BITS-1:0]  dqs;$/;"	p
dqs_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	inout   [DQS_BITS-1:0]  dqs_n;$/;"	p
tdqs_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	output  [DQS_BITS-1:0]  tdqs_n;$/;"	p
odt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input   odt;$/;"	p
tck_avg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	real    tck_avg;$/;"	r
tck_sample	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tck_sample [TDLLK-1:0];$/;"	r
tch_sample	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tch_sample [TDLLK-1:0];$/;"	r
tcl_sample	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tcl_sample [TDLLK-1:0];$/;"	r
tck_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tck_i;$/;"	r
tch_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tch_i;$/;"	r
tcl_i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tcl_i;$/;"	r
tch_avg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	real    tch_avg;$/;"	r
tcl_avg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	real    tcl_avg;$/;"	r
tm_ck_pos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_ck_pos;$/;"	r
tm_ck_neg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_ck_neg;$/;"	r
tjit_per_rtime	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	real    tjit_per_rtime;$/;"	r
tjit_cc_time	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer tjit_cc_time;$/;"	r
terr_nper_rtime	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	real    terr_nper_rtime;$/;"	r
tjit_ch_rtime	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	real    tjit_ch_rtime;$/;"	r
duty_cycle	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	real    duty_cycle;$/;"	r
out_delay	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	real    out_delay;$/;"	r
dqsck	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer dqsck [DQS_BITS-1:0];$/;"	r
dqsck_min	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer dqsck_min;$/;"	r
dqsck_max	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer dqsck_max;$/;"	r
dqsq_min	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer dqsq_min;$/;"	r
dqsq_max	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer dqsq_max;$/;"	r
seed	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer seed;$/;"	r
mode_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [ADDR_BITS-1:0] mode_reg [`BANKS-1:0];$/;"	r
burst_order	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     burst_order;$/;"	r
burst_length	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [BL_BITS:0] burst_length;$/;"	r
blotf	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     blotf;$/;"	r
truebl4	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     truebl4;$/;"	r
cas_latency	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer cas_latency;$/;"	r
dll_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     dll_reset;$/;"	r
dll_locked	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     dll_locked;$/;"	r
write_recovery	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer write_recovery;$/;"	r
low_power	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     low_power;$/;"	r
dll_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     dll_en;$/;"	r
odt_rtt_nom	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [2:0] odt_rtt_nom;$/;"	r
odt_rtt_wr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [1:0] odt_rtt_wr;$/;"	r
odt_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     odt_en;$/;"	r
dyn_odt_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     dyn_odt_en;$/;"	r
al	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [1:0] al;$/;"	r
additive_latency	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer additive_latency;$/;"	r
write_levelization	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     write_levelization;$/;"	r
duty_cycle_corrector	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     duty_cycle_corrector;$/;"	r
tdqs_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     tdqs_en;$/;"	r
out_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     out_en;$/;"	r
pasr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [2:0] pasr;$/;"	r
cas_write_latency	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer cas_write_latency;$/;"	r
asr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     asr; \/\/ auto self refresh$/;"	r
srt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     srt; \/\/ self refresh temperature range$/;"	r
mpr_select	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [1:0] mpr_select;$/;"	r
mpr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     mpr_en;$/;"	r
odts_readout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     odts_readout;$/;"	r
read_latency	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer read_latency;$/;"	r
write_latency	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer write_latency;$/;"	r
LOAD_MODE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	LOAD_MODE = 4'b0000,$/;"	c
REFRESH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	REFRESH   = 4'b0001,$/;"	c
PRECHARGE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	PRECHARGE = 4'b0010,$/;"	c
ACTIVATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	ACTIVATE  = 4'b0011,$/;"	c
WRITE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	WRITE     = 4'b0100,$/;"	c
READ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	READ      = 4'b0101,$/;"	c
ZQ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	ZQ        = 4'b0110,$/;"	c
NOP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	NOP       = 4'b0111,$/;"	c
PWR_DOWN	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	PWR_DOWN  = 4'b1000,$/;"	c
SELF_REF	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	SELF_REF  = 4'b1001$/;"	c
cmd_string	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg [8*9-1:0] cmd_string [9:0];$/;"	r
active_bank	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [`BANKS-1:0] active_bank;$/;"	r
auto_precharge_bank	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [`BANKS-1:0] auto_precharge_bank;$/;"	r
write_precharge_bank	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [`BANKS-1:0] write_precharge_bank;$/;"	r
read_precharge_bank	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [`BANKS-1:0] read_precharge_bank;$/;"	r
active_row	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [ROW_BITS-1:0] active_row [`BANKS-1:0];$/;"	r
in_power_down	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     in_power_down;$/;"	r
in_self_refresh	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     in_self_refresh;$/;"	r
init_mode_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [3:0] init_mode_reg;$/;"	r
init_dll_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     init_dll_reset;$/;"	r
init_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     init_done;$/;"	r
init_step	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer init_step;$/;"	r
zq_set	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     zq_set;$/;"	r
er_trfc_max	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     er_trfc_max;$/;"	r
odt_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     odt_state;$/;"	r
odt_state_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     odt_state_dly;$/;"	r
dyn_odt_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     dyn_odt_state;$/;"	r
dyn_odt_state_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     dyn_odt_state_dly;$/;"	r
prev_odt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     prev_odt;$/;"	r
calibration_pattern	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	wire    [7:0] calibration_pattern = 8'b10101010; \/\/ value returned during mpr pre-defined pattern readout$/;"	n
temp_sensor	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	wire    [7:0] temp_sensor = 8'h01; \/\/ value returned during mpr temp sensor readout$/;"	n
mr_chk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [1:0] mr_chk;$/;"	r
rd_bc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     rd_bc;$/;"	r
banki	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer banki;$/;"	r
ref_cntr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ref_cntr;$/;"	r
odt_cntr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer odt_cntr;$/;"	r
ck_cntr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_cntr;$/;"	r
ck_txpr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_txpr;$/;"	r
ck_load_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_load_mode;$/;"	r
ck_refresh	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_refresh;$/;"	r
ck_precharge	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_precharge;$/;"	r
ck_activate	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_activate;$/;"	r
ck_write	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_write;$/;"	r
ck_read	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_read;$/;"	r
ck_zqinit	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_zqinit;$/;"	r
ck_zqoper	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_zqoper;$/;"	r
ck_zqcs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_zqcs;$/;"	r
ck_power_down	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_power_down;$/;"	r
ck_slow_exit_pd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_slow_exit_pd;$/;"	r
ck_self_refresh	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_self_refresh;$/;"	r
ck_freq_change	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_freq_change;$/;"	r
ck_odt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_odt;$/;"	r
ck_odth8	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_odth8;$/;"	r
ck_dll_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_dll_reset;$/;"	r
ck_cke_cmd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_cke_cmd;$/;"	r
ck_bank_write	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_bank_write     [`BANKS-1:0];$/;"	r
ck_bank_read	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_bank_read      [`BANKS-1:0];$/;"	r
ck_group_activate	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_group_activate [1:0];$/;"	r
ck_group_write	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_group_write    [1:0];$/;"	r
ck_group_read	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer ck_group_read     [1:0];$/;"	r
tm_txpr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_txpr;$/;"	r
tm_load_mode	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_load_mode;$/;"	r
tm_refresh	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_refresh;$/;"	r
tm_precharge	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_precharge;$/;"	r
tm_activate	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_activate;$/;"	r
tm_write_end	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_write_end;$/;"	r
tm_power_down	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_power_down;$/;"	r
tm_slow_exit_pd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_slow_exit_pd;$/;"	r
tm_self_refresh	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_self_refresh;$/;"	r
tm_freq_change	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_freq_change;$/;"	r
tm_cke_cmd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_cke_cmd;$/;"	r
tm_ttsinit	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_ttsinit;$/;"	r
tm_bank_precharge	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_bank_precharge [`BANKS-1:0];$/;"	r
tm_bank_activate	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_bank_activate  [`BANKS-1:0];$/;"	r
tm_bank_write_end	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_bank_write_end [`BANKS-1:0];$/;"	r
tm_bank_read_end	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_bank_read_end  [`BANKS-1:0];$/;"	r
tm_group_activate	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_group_activate  [1:0];$/;"	r
tm_group_write_end	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_group_write_end [1:0];$/;"	r
al_pipeline	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [`MAX_PIPE:0]  al_pipeline;$/;"	r
wr_pipeline	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [`MAX_PIPE:0]  wr_pipeline;$/;"	r
rd_pipeline	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [`MAX_PIPE:0]  rd_pipeline;$/;"	r
odt_pipeline	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [`MAX_PIPE:0]  odt_pipeline;$/;"	r
dyn_odt_pipeline	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [`MAX_PIPE:0]  dyn_odt_pipeline;$/;"	r
bl_pipeline	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [BL_BITS:0]    bl_pipeline  [`MAX_PIPE:0];$/;"	r
ba_pipeline	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [BA_BITS-1:0]  ba_pipeline  [`MAX_PIPE:0];$/;"	r
row_pipeline	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [ROW_BITS-1:0] row_pipeline [`MAX_PIPE:0];$/;"	r
col_pipeline	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [COL_BITS-1:0] col_pipeline [`MAX_PIPE:0];$/;"	r
prev_cke	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     prev_cke;$/;"	r
memory_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [BL_MAX*DQ_BITS-1:0] memory_data;$/;"	r
bit_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [BL_MAX*DQ_BITS-1:0] bit_mask;$/;"	r
burst_position	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [BL_BITS-1:0]        burst_position;$/;"	r
burst_cntr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [BL_BITS:0]          burst_cntr;$/;"	r
dq_temp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [DQ_BITS-1:0]        dq_temp;$/;"	r
check_write_postamble	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [31:0] check_write_postamble;$/;"	r
check_write_preamble	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [31:0] check_write_preamble;$/;"	r
check_write_dqs_high	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [31:0] check_write_dqs_high;$/;"	r
check_write_dqs_low	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [31:0] check_write_dqs_low;$/;"	r
check_dm_tdipw	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [15:0] check_dm_tdipw;$/;"	r
check_dq_tdipw	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [63:0] check_dq_tdipw;$/;"	r
tm_rst_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_rst_n;$/;"	r
tm_cke	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_cke;$/;"	r
tm_odt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_odt;$/;"	r
tm_tdqss	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_tdqss;$/;"	r
tm_dm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_dm       [15:0];$/;"	r
tm_dqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_dqs      [15:0];$/;"	r
tm_dqs_pos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_dqs_pos  [31:0];$/;"	r
tm_dqss_pos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_dqss_pos [31:0];$/;"	r
tm_dqs_neg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_dqs_neg  [31:0];$/;"	r
tm_dq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_dq       [63:0];$/;"	r
tm_cmd_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	time    tm_cmd_addr [22:0];$/;"	r
cmd_addr_string	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg [8*7-1:0] cmd_addr_string [22:0];$/;"	r
dqs_string	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg [8*5-1:0] dqs_string [1:0];$/;"	r
RFF_BITS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		parameter RFF_BITS = DQ_BITS*BL_MAX;$/;"	c
RFF_CHUNK	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		parameter RFF_CHUNK = 8 * (RFF_BITS\/32 + (RFF_BITS%32 ? 1 : 0));$/;"	c
tmp_model_dir	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		reg [1024:1] tmp_model_dir;$/;"	r
memfd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		integer memfd[`BANKS-1:0];$/;"	r
bank	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^			integer bank;$/;"	r
memory	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		reg     [BL_MAX*DQ_BITS-1:0] memory  [0:`MEM_SIZE-1];$/;"	r
address	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		reg     [`MAX_BITS-1:0]      address [0:`MEM_SIZE-1];$/;"	r
memory_index	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		reg     [MEM_BITS:0]         memory_index;$/;"	r
memory_used	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		reg     [MEM_BITS:0]         memory_used = 0;$/;"	r
rst_n_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg            rst_n_in;$/;"	r
ck_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg            ck_in;$/;"	r
ck_n_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg            ck_n_in;$/;"	r
cke_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg            cke_in;$/;"	r
cs_n_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg            cs_n_in;$/;"	r
ras_n_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg            ras_n_in;$/;"	r
cas_n_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg            cas_n_in;$/;"	r
we_n_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg            we_n_in;$/;"	r
dm_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [15:0] dm_in;$/;"	r
ba_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [2:0]  ba_in;$/;"	r
addr_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [15:0] addr_in;$/;"	r
dq_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [63:0] dq_in;$/;"	r
dqs_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [31:0] dqs_in;$/;"	r
odt_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg            odt_in;$/;"	r
dm_in_pos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [15:0] dm_in_pos;$/;"	r
dm_in_neg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [15:0] dm_in_neg;$/;"	r
dq_in_pos	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [63:0] dq_in_pos;$/;"	r
dq_in_neg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [63:0] dq_in_neg;$/;"	r
dq_in_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg            dq_in_valid;$/;"	r
dqs_in_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg            dqs_in_valid;$/;"	r
wdqs_cntr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer        wdqs_cntr;$/;"	r
wdq_cntr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer        wdq_cntr;$/;"	r
wdqs_pos_cntr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer        wdqs_pos_cntr [31:0];$/;"	r
b2b_write	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg            b2b_write;$/;"	r
wr_burst_length	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg [BL_BITS:0] wr_burst_length;$/;"	r
prev_dqs_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [31:0] prev_dqs_in;$/;"	r
diff_ck	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg            diff_ck;$/;"	r
dqs_even	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	wire    [15:0] dqs_even = dqs_in[15:0];$/;"	n
dqs_odd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	wire    [15:0] dqs_odd  = dqs_in[31:16];$/;"	n
cmd_n_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	wire    [3:0]  cmd_n_in = !cs_n_in ? {ras_n_in, cas_n_in, we_n_in} : NOP;  \/\/deselect = nop$/;"	n
cas_n_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	wire    [3:0]  cmd_n_in = !cs_n_in ? {ras_n_in, cas_n_in, we_n_in} : NOP;  \/\/deselect = nop$/;"	n
we_n_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	wire    [3:0]  cmd_n_in = !cs_n_in ? {ras_n_in, cas_n_in, we_n_in} : NOP;  \/\/deselect = nop$/;"	n
dqs_out_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg                    dqs_out_en;$/;"	r
dqs_out_en_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [DQS_BITS-1:0] dqs_out_en_dly;$/;"	r
dqs_out	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg                    dqs_out;$/;"	r
dqs_out_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [DQS_BITS-1:0] dqs_out_dly;$/;"	r
dq_out_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg                    dq_out_en;$/;"	r
dq_out_en_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [DQ_BITS-1:0]  dq_out_en_dly;$/;"	r
dq_out	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [DQ_BITS-1:0]  dq_out;$/;"	r
dq_out_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg     [DQ_BITS-1:0]  dq_out_dly;$/;"	r
rdqsen_cntr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer                rdqsen_cntr;$/;"	r
rdqs_cntr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer                rdqs_cntr;$/;"	r
rdqen_cntr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer                rdqen_cntr;$/;"	r
rdq_cntr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer                rdq_cntr;$/;"	r
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	function integer get_rtt_wr;$/;"	f
rtt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		input [1:0] rtt;$/;"	p
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	function integer get_rtt_nom;$/;"	f
rtt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		input [2:0] rtt;$/;"	p
real	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	function real abs_value;$/;"	f
arg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		input arg;$/;"	p
arg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		real arg;$/;"	r
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	function integer ceil;$/;"	f
number	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		input number;$/;"	p
number	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		real number;$/;"	r
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	function integer floor;$/;"	f
number	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		input number;$/;"	p
number	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		real number;$/;"	r
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		function integer open_bank_file( input integer bank );$/;"	f
fd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^			integer fd;$/;"	r
filename	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^			reg [2048:1] filename;$/;"	r
read_from_file	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		function [RFF_BITS:1] read_from_file($/;"	f
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^			input integer fd,$/;"	p
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^			input integer index$/;"	p
code	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^			integer code;$/;"	r
offset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^			integer offset;$/;"	r
msg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^			reg [1024:1] msg;$/;"	r
read_value	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^			reg [RFF_BITS:1] read_value;$/;"	r
write_to_file	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		task write_to_file($/;"	t
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		input integer fd,$/;"	p
integer	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		input integer index,$/;"	p
data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		input [RFF_BITS:1] data$/;"	p
code	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		integer code;$/;"	r
offset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		integer offset;$/;"	r
get_index	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^		function get_index;$/;"	f
addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^			input [`MAX_BITS-1:0] addr;$/;"	p
memory_write	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	task memory_write;$/;"	t
bank	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input  [BA_BITS-1:0]  bank;$/;"	p
row	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input  [ROW_BITS-1:0] row;$/;"	p
col	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input  [COL_BITS-1:0] col;$/;"	p
data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input  [BL_MAX*DQ_BITS-1:0] data;$/;"	p
addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg    [`MAX_BITS-1:0] addr;$/;"	r
memory_read	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	task memory_read;$/;"	t
bank	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input  [BA_BITS-1:0]  bank;$/;"	p
row	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input  [ROW_BITS-1:0] row;$/;"	p
col	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input  [COL_BITS-1:0] col;$/;"	p
data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	output [BL_MAX*DQ_BITS-1:0] data;$/;"	p
addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg    [`MAX_BITS-1:0] addr;$/;"	r
set_latency	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	task set_latency;$/;"	t
erase_banks	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	task erase_banks;$/;"	t
banks	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input  [`BANKS-1:0] banks; \/\/one select bit per bank$/;"	p
ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg [BA_BITS-1:0] ba;$/;"	r
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg [`MAX_BITS-1:0] i;$/;"	r
bank	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer bank;$/;"	r
initialize	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	task initialize;$/;"	t
mode_reg0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input [ADDR_BITS-1:0] mode_reg0;$/;"	p
mode_reg1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input [ADDR_BITS-1:0] mode_reg1;$/;"	p
mode_reg2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input [ADDR_BITS-1:0] mode_reg2;$/;"	p
mode_reg3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input [ADDR_BITS-1:0] mode_reg3;$/;"	p
reset_task	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	task reset_task;$/;"	t
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer i;$/;"	r
SAME_BANK	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	parameter SAME_BANK  = 2'd0; \/\/ same bank, same group$/;"	c
DIFF_BANK	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	parameter DIFF_BANK  = 2'd1; \/\/ different bank, same group$/;"	c
DIFF_GROUP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	parameter DIFF_GROUP = 2'd2; \/\/ different bank, different group$/;"	c
chk_err	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	task chk_err;$/;"	t
relationship	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input [1:0] relationship;$/;"	p
bank	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input [BA_BITS-1:0] bank;$/;"	p
fromcmd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input [3:0] fromcmd;$/;"	p
cmd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	input [3:0] cmd;$/;"	p
err	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	reg err;$/;"	r
cmd_task	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^task cmd_task;$/;"	t
cke	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^input cke;$/;"	p
cmd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^input [2:0] cmd;$/;"	p
bank	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^input [BA_BITS-1:0] bank;$/;"	p
addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^input [ADDR_BITS-1:0] addr;$/;"	p
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [`BANKS:0] i;$/;"	r
j	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^integer j;$/;"	r
tfaw_cntr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [`BANKS:0] tfaw_cntr;$/;"	r
col	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [COL_BITS-1:0] col;$/;"	r
group	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg group;$/;"	r
data_task	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^task data_task;$/;"	t
bank	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [BA_BITS-1:0] bank;$/;"	r
row	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [ROW_BITS-1:0] row;$/;"	r
col	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [COL_BITS-1:0] col;$/;"	r
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^integer i;$/;"	r
j	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^integer j;$/;"	r
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer i;$/;"	r
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^	integer i;$/;"	r
dqs_even_receiver	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^task dqs_even_receiver;$/;"	t
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^input [3:0] i;$/;"	p
bit_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [63:0] bit_mask;$/;"	r
dqs_odd_receiver	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^task dqs_odd_receiver;$/;"	t
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^input [3:0] i;$/;"	p
bit_mask	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [63:0] bit_mask;$/;"	r
cmd_addr_timing_check	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^task cmd_addr_timing_check;$/;"	t
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^input i;$/;"	p
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [4:0] i;$/;"	r
dm_timing_check	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^task dm_timing_check;$/;"	t
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^input i;$/;"	p
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [3:0] i;$/;"	r
dq_timing_check	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^task dq_timing_check;$/;"	t
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^input i;$/;"	p
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [5:0] i;$/;"	r
dqs_pos_timing_check	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^task dqs_pos_timing_check;$/;"	t
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^input i;$/;"	p
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [4:0] i;$/;"	r
j	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [3:0] j;$/;"	r
dqs_neg_timing_check	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^task dqs_neg_timing_check;$/;"	t
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^input i;$/;"	p
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [4:0] i;$/;"	r
j	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\ddr3_model_c3.v	/^reg [3:0] j;$/;"	r
monitor_ddr3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^module monitor_ddr3 ();$/;"	m
mcb3_dram_dq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire	[harness.DRAM_DQ_WIRE_WIDTH-1:0]		mcb3_dram_dq		;$/;"	n
mcb3_dram_a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire	[harness.MEM_ADDR_WIDTH-1:0]			mcb3_dram_a			;$/;"	n
mcb3_dram_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire	[harness.MEM_BANKADDR_WIDTH-1:0]		mcb3_dram_ba		;$/;"	n
mcb3_dram_ras_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_dram_ras_n		;$/;"	n
mcb3_dram_cas_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_dram_cas_n		;$/;"	n
mcb3_dram_we_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_dram_we_n		;$/;"	n
mcb3_dram_odt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_dram_odt		;$/;"	n
mcb3_dram_reset_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_dram_reset_n	;$/;"	n
mcb3_dram_cke	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_dram_cke		;$/;"	n
mcb3_dram_udm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_dram_udm		;$/;"	n
mcb3_dram_dm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_dram_dm		;$/;"	n
mcb3_dram_ck	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_dram_ck		;$/;"	n
mcb3_dram_ck_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_dram_ck_n		;$/;"	n
mcb3_dram_udqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_dram_udqs		;$/;"	n
mcb3_dram_udqs_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_dram_udqs_n	;$/;"	n
mcb3_dram_dqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_dram_dqs		;$/;"	n
mcb3_dram_dqs_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_dram_dqs_n		;$/;"	n
mcb3_rzq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_rzq			;$/;"	n
mcb3_zio	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire										mcb3_zio			;$/;"	n
DDR3_CMD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	reg		[23:0]								DDR3_CMD			;$/;"	r
rd_wr_cmd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	reg		[7:0]								rd_wr_cmd			;$/;"	r
ddr_cmd_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	wire	[2:0]								ddr_cmd_int			;$/;"	n
bank	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	reg											bank [7:0]			;$/;"	r
row	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	reg		[12:0]								row [7:0]			;$/;"	r
current_wr_row_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	reg		[12:0]								current_wr_row_addr	;$/;"	r
current_wr_bank_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	reg		[2:0]								current_wr_bank_addr;$/;"	r
current_rd_row_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	reg		[12:0]								current_rd_row_addr	;$/;"	r
current_rd_bank_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\ddr3_model\monitor_ddr3.v	/^	reg		[2:0]								current_rd_bank_addr;$/;"	r
bfm_spi_cmd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^module bfm_spi_cmd ();$/;"	m
rd_fpga_id	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task rd_fpga_id;$/;"	t
wr_pixel_format_mono8	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task wr_pixel_format_mono8;$/;"	t
wr_pixel_format_mono10	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task wr_pixel_format_mono10;$/;"	t
wr_pixel_format_gr8	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task wr_pixel_format_gr8;$/;"	t
wr_pixel_format_gr10	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task wr_pixel_format_gr10;$/;"	t
wr_payload_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task wr_payload_size;$/;"	t
payload_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^		input	[31:0]	payload_size;$/;"	p
wr_roi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task wr_roi;$/;"	t
roi_offset_x	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^		input	[15:0]	roi_offset_x;$/;"	p
roi_offset_y	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^		input	[15:0]	roi_offset_y;$/;"	p
roi_pic_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^		input	[15:0]	roi_pic_width;$/;"	p
roi_pic_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^		input	[15:0]	roi_pic_height;$/;"	p
wr_si_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task wr_si_size;$/;"	t
si_payload_transfer_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^		input	[31:0]	si_payload_transfer_size;$/;"	p
si_payload_transfer_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^		input	[31:0]	si_payload_transfer_count;$/;"	p
si_payload_final_transfer1_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^		input	[31:0]	si_payload_final_transfer1_size;$/;"	p
si_payload_final_transfer2_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^		input	[31:0]	si_payload_final_transfer2_size;$/;"	p
wr_dna	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task wr_dna;$/;"	t
dna_value	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^		input	[63:0]	dna_value;$/;"	p
wr_group_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task wr_group_en;$/;"	t
wr_trigger_mode_on	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task wr_trigger_mode_on;$/;"	t
wr_trigger_mode_off	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task wr_trigger_mode_off;$/;"	t
wr_trigger_soft	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task wr_trigger_soft;$/;"	t
set_transit_on	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task set_transit_on;$/;"	t
set_transit_off	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\global\bfm_spi_cmd.v	/^	task set_transit_off;$/;"	t
slave_fifo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^module slave_fifo  #($/;"	m
SLAVE_DPTH_WD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	parameter	SLAVE_DPTH_WD	= 14                        ,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	parameter	SLAVE_DPTH		= 16'h1fff      			,$/;"	c
BUFFER_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	parameter	BUFFER_NUM		= 8                         ,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	parameter	U3_DATWD		= 32$/;"	c
reset_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	input						reset_n				,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	input						i_usb_rd			,\/\/usb read signal$/;"	p
iv_usb_addr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	input		[ 1			:0]	iv_usb_addr			,\/\/usb address 0 1$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	input						i_usb_wr			,\/\/usb write signal$/;"	p
iv_usb_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	input		[U3_DATWD-1:0]	iv_usb_data			,\/\/usb data signal$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	input						i_usb_pclk			,\/\/usb clock signal$/;"	p
i_usb_pkt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	input						i_usb_pkt			,\/\/usb pkt signal$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	input						i_usb_cs			,\/\/usb select signal$/;"	p
i_usb_oe	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	input						i_usb_oe			,\/\/usb port enable signal$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	input						i_pc_busy			,\/\/pc busy flag$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	output		reg				o_flaga				,$/;"	p
o_flagb	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	output						o_flagb$/;"	p
count_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	reg			[ SLAVE_DPTH_WD-1:0]	count_full	;$/;"	r
usb_addr_r	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	reg			[ 1			     :0]	usb_addr_r	;$/;"	r
shpkt_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	reg			[ 7			     :0]	shpkt_cnt	;	\/\/用于模拟短包信号后的满标志的状态$/;"	r
pc_busy	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	reg									pc_busy		;$/;"	r
buffer_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	reg			[ 3			     :0]	buffer_cnt	;$/;"	r
packet_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	reg			[ 23			 :0]	packet_size	;$/;"	r
flagb_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\gpif_3014\slave_fifo.v	/^	reg			[ 3			     :0]	flagb_shift	;$/;"	r
TESTCASE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^`define		TESTCASE	testcase_1$/;"	c
driver_hispi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^module driver_hispi ();$/;"	m
HISPI_PLL_INCLK_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	parameter	HISPI_PLL_INCLK_PERIOD			= `TESTCASE.HISPI_PLL_INCLK_PERIOD				;$/;"	c
HISPI_PLL_CLKOUT0_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	parameter	HISPI_PLL_CLKOUT0_DIVIDE		= `TESTCASE.HISPI_PLL_CLKOUT0_DIVIDE			;$/;"	c
HISPI_PLL_CLKOUT1_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	parameter	HISPI_PLL_CLKOUT1_DIVIDE		= `TESTCASE.HISPI_PLL_CLKOUT1_DIVIDE			;$/;"	c
HISPI_PLL_CLKOUT2_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	parameter	HISPI_PLL_CLKOUT2_DIVIDE		= `TESTCASE.HISPI_PLL_CLKOUT2_DIVIDE			;$/;"	c
HISPI_PLL_CLKOUT3_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	parameter	HISPI_PLL_CLKOUT3_DIVIDE		= `TESTCASE.HISPI_PLL_CLKOUT3_DIVIDE			;$/;"	c
HISPI_PLL_CLKOUT4_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	parameter	HISPI_PLL_CLKOUT4_DIVIDE		= `TESTCASE.HISPI_PLL_CLKOUT4_DIVIDE			;$/;"	c
HISPI_PLL_CLKOUT5_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	parameter	HISPI_PLL_CLKOUT5_DIVIDE		= `TESTCASE.HISPI_PLL_CLKOUT5_DIVIDE			;$/;"	c
HISPI_PLL_CLKFBOUT_MULT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	parameter	HISPI_PLL_CLKFBOUT_MULT			= `TESTCASE.HISPI_PLL_CLKFBOUT_MULT				;$/;"	c
HISPI_PLL_DIVCLK_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	parameter	HISPI_PLL_DIVCLK_DIVIDE			= `TESTCASE.HISPI_PLL_DIVCLK_DIVIDE				;$/;"	c
HISPI_MODE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	parameter	HISPI_MODE						= `TESTCASE.HISPI_MODE						;$/;"	c
HISPI_WORD_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	parameter	HISPI_WORD_WIDTH				= `TESTCASE.HISPI_WORD_WIDTH				;$/;"	c
HISPI_LANE_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	parameter	HISPI_LANE_WIDTH				= `TESTCASE.HISPI_LANE_WIDTH				;$/;"	c
sys_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	wire				sys_clk	;$/;"	n
rstn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	wire				rstn	;$/;"	n
vd_active_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	wire	[11:0]		vd_active_width	;$/;"	n
vd_blank_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	wire	[11:0]		vd_blank_width	;$/;"	n
vd_active_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	wire	[11:0]		vd_active_height	;$/;"	n
vd_blank_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	wire	[11:0]		vd_blank_height	;$/;"	n
pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	wire				pll_lock	;$/;"	n
clk_out0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	wire				clk_out0	;$/;"	n
sclk_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	wire				sclk_o	;$/;"	n
sdata_o	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	wire	[3:0]		sdata_o	;$/;"	n
sclk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\driver_hispi.v	/^	wire	sclk	;$/;"	n
hispi_hdr_stim	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^module hispi_hdr_stim #($/;"	m
c_PER_LANE_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^parameter c_PER_LANE_WIDTH = 10,$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^parameter c_WORD_WIDTH = 20,$/;"	c
c_LANE_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^parameter c_LANE_WIDTH = 4$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^ input [11:0] vd_blank_width,$/;"	c
vd_active_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^ input [11:0] vd_active_height,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^ input [11:0] vd_blank_height,$/;"	p
ail_msb_1st	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^ input  ail_msb_1st,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^ input  rstn,$/;"	p
sclk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^ input  sclk,$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^ output reg sclk_o,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^ output reg [3:0] sdata_o$/;"	p
wd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg wd_clk;$/;"	r
clk_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [4:0] clk_cnt;$/;"	r
wd_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [11:0] wd_cnt;$/;"	r
hor_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg hor_valid;$/;"	r
lin_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg lin_valid;$/;"	r
lin_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [11:0] lin_cnt;$/;"	r
data_idle	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [c_WORD_WIDTH-1:0] data_idle;$/;"	n
pdata	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [c_WORD_WIDTH-1:0] pdata;$/;"	r
pdata_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg pdata_valid;$/;"	r
data_pattern	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [20-1:0] data_pattern;$/;"	r
data_lane0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane0;$/;"	r
data_lane1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane1;$/;"	r
data_lane2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane2;$/;"	r
data_lane3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane3;$/;"	r
data_lane0_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane0_d;$/;"	r
data_lane1_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane1_d;$/;"	r
data_lane2_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane2_d;$/;"	r
data_lane3_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane3_d;$/;"	r
pidle	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg pidle;$/;"	r
embeded_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire embeded_data = 1'b0;$/;"	n
data_pattern_pix_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [20-1:0] data_pattern_pix_n        = data_pattern;$/;"	n
data_pattern_pix_n_Plus_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [20-1:0] data_pattern_pix_n_Plus_1 = {data_pattern[20-1:1], 1'b1};$/;"	n
1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [20-1:0] data_pattern_pix_n_Plus_1 = {data_pattern[20-1:1], 1'b1};$/;"	n
data_pattern_lane_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [14-1:0] data_pattern_lane_0;$/;"	r
data_pattern_lane_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [14-1:0] data_pattern_lane_1;$/;"	r
data_pattern_lane_2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [14-1:0] data_pattern_lane_2;$/;"	r
data_pattern_lane_3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg [14-1:0] data_pattern_lane_3;$/;"	r
data_pattern_lane_0_tmp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [13:0] data_pattern_lane_0_tmp; $/;"	n
data_pattern_lane_1_tmp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [13:0] data_pattern_lane_1_tmp;$/;"	n
data_pattern_lane_2_tmp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [13:0] data_pattern_lane_2_tmp;$/;"	n
data_pattern_lane_3_tmp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [13:0] data_pattern_lane_3_tmp;$/;"	n
sdata_o_pre	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [3:0] sdata_o_pre = {data_lane3_d[0], data_lane2_d[0], data_lane1_d[0], data_lane0_d[0]};$/;"	n
data_lane2_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [3:0] sdata_o_pre = {data_lane3_d[0], data_lane2_d[0], data_lane1_d[0], data_lane0_d[0]};$/;"	n
data_lane1_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [3:0] sdata_o_pre = {data_lane3_d[0], data_lane2_d[0], data_lane1_d[0], data_lane0_d[0]};$/;"	n
data_lane0_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [3:0] sdata_o_pre = {data_lane3_d[0], data_lane2_d[0], data_lane1_d[0], data_lane0_d[0]};$/;"	n
sel_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [1:0] sel_0 = 0;         $/;"	n
sel_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [1:0] sel_1 = 0;         $/;"	n
sel_2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [1:0] sel_2 = 0;         $/;"	n
sel_3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [1:0] sel_3 = 0;         $/;"	n
sdata_o_pre_d1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg  [3:0] sdata_o_pre_d1;$/;"	r
sdata_o_pre_d2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg  [3:0] sdata_o_pre_d2;$/;"	r
sdata_o_pre_d3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^reg  [3:0] sdata_o_pre_d3;$/;"	r
ail_reorder	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^module ail_reorder #($/;"	m
c_PER_LANE_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^parameter c_PER_LANE_WIDTH = 10$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^input ail_msb_1st,$/;"	c
data_pattern_reorder	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^output [13:0] data_pattern_reorder$/;"	p
data_pattern_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [13:0] data_pattern_shift  = (c_PER_LANE_WIDTH == 10) ? {data_pattern[9:0], 4'd0} : ($/;"	n
4	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [13:0] data_pattern_shift  = (c_PER_LANE_WIDTH == 10) ? {data_pattern[9:0], 4'd0} : ($/;"	n
data_pattern_revert	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [13:0] data_pattern_revert = {data_pattern_shift[0],  data_pattern_shift[1], data_pattern_shift[2],  data_pattern_shift[3],$/;"	n
data_pattern_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [13:0] data_pattern_revert = {data_pattern_shift[0],  data_pattern_shift[1], data_pattern_shift[2],  data_pattern_shift[3],$/;"	n
data_pattern_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [13:0] data_pattern_revert = {data_pattern_shift[0],  data_pattern_shift[1], data_pattern_shift[2],  data_pattern_shift[3],$/;"	n
data_pattern_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^wire [13:0] data_pattern_revert = {data_pattern_shift[0],  data_pattern_shift[1], data_pattern_shift[2],  data_pattern_shift[3],$/;"	n
data_pattern_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^                                   data_pattern_shift[4],  data_pattern_shift[5], data_pattern_shift[6],  data_pattern_shift[7],$/;"	n
data_pattern_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^                                   data_pattern_shift[4],  data_pattern_shift[5], data_pattern_shift[6],  data_pattern_shift[7],$/;"	n
data_pattern_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^                                   data_pattern_shift[4],  data_pattern_shift[5], data_pattern_shift[6],  data_pattern_shift[7],$/;"	n
data_pattern_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^                                   data_pattern_shift[4],  data_pattern_shift[5], data_pattern_shift[6],  data_pattern_shift[7],$/;"	n
data_pattern_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^                                   data_pattern_shift[8],  data_pattern_shift[9], data_pattern_shift[10], data_pattern_shift[11],$/;"	n
data_pattern_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^                                   data_pattern_shift[8],  data_pattern_shift[9], data_pattern_shift[10], data_pattern_shift[11],$/;"	n
data_pattern_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^                                   data_pattern_shift[8],  data_pattern_shift[9], data_pattern_shift[10], data_pattern_shift[11],$/;"	n
data_pattern_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^                                   data_pattern_shift[8],  data_pattern_shift[9], data_pattern_shift[10], data_pattern_shift[11],$/;"	n
data_pattern_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^                                   data_pattern_shift[12], data_pattern_shift[13]};$/;"	n
data_pattern_shift	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_hdr_stim.v	/^                                   data_pattern_shift[12], data_pattern_shift[13]};$/;"	n
hispi_stim	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^module hispi_stim #($/;"	m
c_HISPI_MODE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^parameter c_HISPI_MODE = "Packetized-SP",\/\/"Packetized-SP" or "Streaming-SP" or "Streaming-S" or "ActiveStart-SP8"$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^parameter c_WORD_WIDTH = 12,$/;"	c
c_LANE_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^parameter c_LANE_WIDTH = 4$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^ input [11:0] vd_blank_width,$/;"	c
vd_active_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^ input [11:0] vd_active_height,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^ input [11:0] vd_blank_height,$/;"	p
rstn	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^ input  rstn,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^ input  sclk,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^ output reg sclk_o,$/;"	p
reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^ output reg [3:0] sdata_o$/;"	p
pix_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg pix_clk;$/;"	r
idle_sel	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg idle_sel;$/;"	r
clk_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg [4:0] clk_cnt;$/;"	r
pix_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg [11:0] pix_cnt;$/;"	r
hor_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg hor_valid;$/;"	r
lin_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg lin_valid;$/;"	r
lin_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg [11:0] lin_cnt;$/;"	r
data_idle	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^wire [c_WORD_WIDTH-1:0] data_idle;$/;"	n
pdata	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg [c_WORD_WIDTH-1:0] pdata;$/;"	r
pdata_valid	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg pdata_valid;$/;"	r
data_pattern	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg [c_WORD_WIDTH-3:0] data_pattern;$/;"	r
data_lane0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane0;$/;"	r
data_lane1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane1;$/;"	r
data_lane2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane2;$/;"	r
data_lane3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane3;$/;"	r
data_lane0_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane0_d;$/;"	r
data_lane1_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane1_d;$/;"	r
data_lane2_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane2_d;$/;"	r
data_lane3_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg [c_WORD_WIDTH-1:0] data_lane3_d;$/;"	r
pidle	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg pidle;$/;"	r
data_pattern_tmp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^wire [c_WORD_WIDTH-3:0] data_pattern_tmp = (& data_pattern) ? {data_pattern[c_WORD_WIDTH-3:1], 1'b0} : ((| data_pattern) ? data_pattern : {data_pattern[c_WORD_WIDTH-3:1], 1'b1});$/;"	n
1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^wire [c_WORD_WIDTH-3:0] data_pattern_tmp = (& data_pattern) ? {data_pattern[c_WORD_WIDTH-3:1], 1'b0} : ((| data_pattern) ? data_pattern : {data_pattern[c_WORD_WIDTH-3:1], 1'b1});$/;"	n
sdata_o_pre	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^wire [3:0] sdata_o_pre = {data_lane3_d[0], data_lane2_d[0], data_lane1_d[0], data_lane0_d[0]};$/;"	n
data_lane2_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^wire [3:0] sdata_o_pre = {data_lane3_d[0], data_lane2_d[0], data_lane1_d[0], data_lane0_d[0]};$/;"	n
data_lane1_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^wire [3:0] sdata_o_pre = {data_lane3_d[0], data_lane2_d[0], data_lane1_d[0], data_lane0_d[0]};$/;"	n
data_lane0_d	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^wire [3:0] sdata_o_pre = {data_lane3_d[0], data_lane2_d[0], data_lane1_d[0], data_lane0_d[0]};$/;"	n
sel_0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^wire [1:0] sel_0 = 0;         $/;"	n
sel_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^wire [1:0] sel_1 = 0;         $/;"	n
sel_2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^wire [1:0] sel_2 = 0;         $/;"	n
sel_3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^wire [1:0] sel_3 = 0;         $/;"	n
sdata_o_pre_d1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg  [3:0] sdata_o_pre_d1;$/;"	r
sdata_o_pre_d2	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg  [3:0] sdata_o_pre_d2;$/;"	r
sdata_o_pre_d3	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\hispi_stim.v	/^reg  [3:0] sdata_o_pre_d3;$/;"	r
pll_hispi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^module pll_hispi #	($/;"	m
C_INCLK_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	parameter	C_INCLK_PERIOD		= 50000	,	\/\/输入时钟频率，单位是ps$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	parameter	C_CLKOUT0_DIVIDE	= 1		,	\/\/CLK0分频$/;"	c
C_CLKOUT1_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	parameter	C_CLKOUT1_DIVIDE	= 8		,	\/\/CLK1分频$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	parameter	C_CLKOUT2_DIVIDE	= 8		,	\/\/CLK2分频$/;"	c
C_CLKOUT3_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	parameter	C_CLKOUT3_DIVIDE	= 8		,	\/\/CLK3分频$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	parameter	C_CLKOUT4_DIVIDE	= 8		,	\/\/CLK4分频$/;"	c
C_CLKOUT5_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	parameter	C_CLKOUT5_DIVIDE	= 8		,	\/\/CLK5分频$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	parameter	C_CLKFBOUT_MULT		= 33	,	\/\/反馈时钟倍频因子$/;"	c
C_DIVCLK_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	parameter	C_DIVCLK_DIVIDE		= 1			\/\/分频因子$/;"	c
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	output 					pll_lock		,	\/\/pll 锁定信号$/;"	c
clk_out0	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	output					clk_out0			\/\/pll clkout0$/;"	p
clk0_bufg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	wire			clk0_bufg			;$/;"	n
clk0_bufg_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	wire			clk0_bufg_in		;$/;"	n
sys_clk_ibufg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	wire			sys_clk_ibufg		;$/;"	n
locked	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\hispi\pll_hispi.v	/^	wire			locked				;$/;"	n
bfm_spi_master	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^module bfm_spi_master # ($/;"	m
SPI_FIRST_DATA	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	parameter	SPI_FIRST_DATA		= "MSB"	,	\/\/"MSB" or "LSB"$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	parameter	SPI_CS_POL			= "LOW"	,	\/\/"HIGH" or "LOW" ，cs有效时的电平$/;"	c
SPI_LEAD_TIME	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	parameter	SPI_LEAD_TIME		= 1		,	\/\/开始时，CS 与 CLK 的距离，单位是时钟周期，可选 1 2 3$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	parameter	SPI_LAG_TIME		= 1		,	\/\/结束时，CS 与 CLK 的距离，单位是时钟周期，可选 1 2 3$/;"	c
SPI_DEBUG	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	parameter	SPI_DEBUG			= 0			\/\/是否输出打印信息$/;"	c
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	input				rdback_fifo_empty	,$/;"	c
rdback_fifo_dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	input	[8:0]		rdback_fifo_dout	,$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	input				clk_fifo$/;"	p
i_cmd_fifo_wr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	reg					i_cmd_fifo_wr		= 1'b0;$/;"	r
iv_cmd_fifo_din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	reg		[8:0]		iv_cmd_fifo_din		= 9'b0;$/;"	r
i_rdback_fifo_rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	reg					i_rdback_fifo_rd	= 1'b0;$/;"	r
spi_wr_cmd_5byte	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	task spi_wr_cmd_5byte;$/;"	t
spi_cmd_byte	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_cmd_byte;$/;"	p
spi_addr_byte_h	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_addr_byte_h;$/;"	p
spi_addr_byte_l	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_addr_byte_l;$/;"	p
spi_data_byte_h	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_data_byte_h;$/;"	p
spi_data_byte_l	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_data_byte_l;$/;"	p
spi_wr_cmd_4byte	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	task spi_wr_cmd_4byte;$/;"	t
spi_cmd_byte	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_cmd_byte;$/;"	p
spi_addr_byte_h	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_addr_byte_h;$/;"	p
spi_addr_byte_l	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_addr_byte_l;$/;"	p
spi_data_byte_h	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_data_byte_h;$/;"	p
spi_wr_cmd_6byte	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	task spi_wr_cmd_6byte;$/;"	t
spi_cmd_byte	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_cmd_byte;$/;"	p
spi_addr_byte_h	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_addr_byte_h;$/;"	p
spi_addr_byte_l	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_addr_byte_l;$/;"	p
spi_data_byte_h	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_data_byte_h;$/;"	p
spi_data_byte_l	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_data_byte_l;$/;"	p
spi_wrong_byte	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_wrong_byte;$/;"	p
spi_wr_cmd_1byte	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	task spi_wr_cmd_1byte;$/;"	t
spi_cmd_byte	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		input	[8:0]	spi_cmd_byte;$/;"	p
spi_rd_cmd_5byte	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	task spi_rd_cmd_5byte;$/;"	t
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		integer 		i	;$/;"	r
receive_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		reg		[7:0]	receive_data	[4:0]	;$/;"	r
spi_rd_cmd_4byte	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	task spi_rd_cmd_4byte;$/;"	t
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		integer 		i	;$/;"	r
receive_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		reg		[7:0]	receive_data	[4:0]	;$/;"	r
spi_rd_cmd_6byte	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	task spi_rd_cmd_6byte;$/;"	t
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		integer 		i	;$/;"	r
receive_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		reg		[7:0]	receive_data	[5:0]	;$/;"	r
spi_rd_cmd_1byte	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^	task spi_rd_cmd_1byte;$/;"	t
i	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		integer 		i	;$/;"	r
receive_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\bfm_spi_master.v	/^		reg		[7:0]	receive_data	[0:0]	;$/;"	r
distri_fifo_w9d32	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^module distri_fifo_w9d32 ($/;"	m
rst	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^  input rst;$/;"	p
wr_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^  input wr_clk;$/;"	p
rd_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^  input rd_clk;$/;"	p
wr_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^  input wr_en;$/;"	p
rd_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^  input rd_en;$/;"	p
full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^  output full;$/;"	p
empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^  output empty;$/;"	p
din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^  input [8 : 0] din;$/;"	p
dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^  output [8 : 0] dout;$/;"	p
N1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^  wire N1;$/;"	n
N01	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^  wire N01;$/;"	n
N11	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^  wire N11;$/;"	n
GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^`define GLBL$/;"	c
glbl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^module glbl ();$/;"	m
ROC_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
TOC_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    parameter TOC_WIDTH = 0;$/;"	c
GSR	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    wire GSR;$/;"	n
GTS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    wire GTS;$/;"	n
GWE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    wire GWE;$/;"	n
PRLD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    wire PRLD;$/;"	n
p_up_tmp	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    tri1 p_up_tmp;$/;"	n
PLL_LOCKG	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PROGB_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    wire PROGB_GLBL;$/;"	n
CCLKO_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    wire CCLKO_GLBL;$/;"	n
GSR_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg GSR_int;$/;"	r
GTS_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg GTS_int;$/;"	r
PRLD_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg PRLD_int;$/;"	r
JTAG_TDO_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TCK_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TDI_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TMS_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TRST_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_CAPTURE_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_RESET_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_SHIFT_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_UPDATE_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_SEL1_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL2_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL3_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_USER_TDO1_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
::distri_fifo_w9d32_xmdf::xmdfInit	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32_xmdf.tcl	/^proc ::distri_fifo_w9d32_xmdf::xmdfInit { instance } {$/;"	p
::distri_fifo_w9d32_xmdf::xmdfApplyParams	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\distri_fifo_w9d32\distri_fifo_w9d32_xmdf.tcl	/^proc ::distri_fifo_w9d32_xmdf::xmdfApplyParams { instance } {$/;"	p
TESTCASE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^`define		TESTCASE	testcase1$/;"	c
driver_spi_master	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^module driver_spi_master ();$/;"	m
SPI_FIRST_DATA	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^	parameter	SPI_FIRST_DATA		= `TESTCASE.SPI_FIRST_DATA		;$/;"	c
SPI_CS_POL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^	parameter	SPI_CS_POL			= `TESTCASE.SPI_CS_POL			;$/;"	c
SPI_LEAD_TIME	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^	parameter	SPI_LEAD_TIME		= `TESTCASE.SPI_LEAD_TIME		;$/;"	c
SPI_LAG_TIME	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^	parameter	SPI_LAG_TIME		= `TESTCASE.SPI_LAG_TIME		;$/;"	c
clk_fifo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^	wire					clk_fifo	;$/;"	n
reset_fifo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^	wire					reset_fifo	;$/;"	n
spi_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^	wire					spi_clk		;$/;"	n
o_cmd_fifo_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^	wire					o_cmd_fifo_full	;$/;"	n
ov_rdback_fifo_dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^	wire	[8:0]			ov_rdback_fifo_dout	;$/;"	n
o_rdback_fifo_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^	wire					o_rdback_fifo_empty	;$/;"	n
o_spi_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^	wire					o_spi_clk	;$/;"	n
o_spi_cs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^	wire					o_spi_cs	;$/;"	n
o_spi_mosi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\driver_spi_master.v	/^	wire					o_spi_mosi	;$/;"	n
spi_master	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^module spi_master # ($/;"	m
SPI_FIRST_DATA	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	parameter	SPI_FIRST_DATA		= "MSB"	,	\/\/"MSB" or "LSB"$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	parameter	SPI_CS_POL			= "LOW"	,	\/\/"HIGH" or "LOW" ，cs有效时的电平$/;"	c
SPI_LEAD_TIME	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	parameter	SPI_LEAD_TIME		= 1		,	\/\/开始时，CS 与 CLK 的距离，单位是时钟周期，可选 1 2 3$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	parameter	SPI_LAG_TIME		= 1			\/\/结束时，CS 与 CLK 的距离，单位是时钟周期，可选 1 2 3$/;"	c
clk_fifo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	input				clk_fifo			,	\/\/cmd fifo 写时钟$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	input				reset_fifo			,	\/\/cmd fifo 复位$/;"	p
i_cmd_fifo_wr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	input				i_cmd_fifo_wr		,	\/\/cmd fifo写信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	input	[8:0]		iv_cmd_fifo_din		,	\/\/cmd fifo写数据$/;"	p
o_cmd_fifo_full	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	output				o_cmd_fifo_full		,	\/\/cmd fifo满信号$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	input				i_rdback_fifo_rd	,	\/\/rdback fifo读信号$/;"	p
ov_rdback_fifo_dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	output	[8:0]		ov_rdback_fifo_dout	,	\/\/rdback fifo读出数据$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	output				o_rdback_fifo_empty	,	\/\/rdback fifo空信号$/;"	p
spi_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	input				spi_clk				,	\/\/模块工作时钟$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	output				o_spi_clk			,	\/\/spi 时钟$/;"	p
o_spi_cs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	output				o_spi_cs			,	\/\/spi 片选$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	output				o_spi_mosi			,	\/\/主输出，从输入$/;"	p
i_spi_miso	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	input				i_spi_miso				\/\/主输入，从输出$/;"	p
w_cmd_fifo_rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	wire				w_cmd_fifo_rd		;$/;"	n
w_cmd_fifo_empty	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	wire				w_cmd_fifo_empty	;$/;"	n
wv_cmd_fifo_dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	wire	[8:0]		wv_cmd_fifo_dout	;$/;"	n
w_rdback_fifo_wr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	wire				w_rdback_fifo_wr	;$/;"	n
wv_rdback_fifo_din	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master.v	/^	wire	[7:0]		wv_rdback_fifo_din	;$/;"	n
spi_master_core	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^module spi_master_core # ($/;"	m
SPI_FIRST_DATA	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	parameter	SPI_FIRST_DATA	= "MSB"	,	\/\/"MSB" or "LSB"$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	parameter	SPI_CS_POL		= "LOW"	,	\/\/"HIGH" or "LOW" ，cs有效时的电平$/;"	c
SPI_LEAD_TIME	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	parameter	SPI_LEAD_TIME	= 1		,	\/\/开始时，CS 与 CLK 的距离，单位是时钟周期，可选 1 2 3$/;"	c
parameter	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	parameter	SPI_LAG_TIME	= 1			\/\/结束时，CS 与 CLK 的距离，单位是时钟周期，可选 1 2 3$/;"	c
clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	input			clk					,	\/\/模块工作时钟$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	output			o_spi_clk			,	\/\/spi 时钟$/;"	p
o_spi_cs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	output			o_spi_cs			,	\/\/spi 片选，低有效$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	output			o_spi_mosi			,	\/\/主输出，从输入$/;"	p
i_spi_miso	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	input			i_spi_miso			,	\/\/主输入，从输出$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	output			o_cmd_fifo_rd		,	\/\/cmd fifo 读使能$/;"	p
iv_cmd_fifo_dout	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	input	[8:0]	iv_cmd_fifo_dout	,	\/\/cmd fifo 数据输出，bit8 表示是第一个字节$/;"	p
input	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	input			i_cmd_fifo_empty	,	\/\/cmd fifo 空信号$/;"	p
o_rdback_fifo_wr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	output			o_rdback_fifo_wr	,	\/\/rdback fifo 写使能$/;"	p
output	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	output	[7:0]	ov_rdback_fifo_din		\/\/rdback fifo 写数据$/;"	p
S_IDLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	parameter	S_IDLE		= 3'd0;$/;"	c
S_CHK_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	parameter	S_CHK_BIT	= 3'd1;$/;"	c
S_LEAD_DLY	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	parameter	S_LEAD_DLY	= 3'd2;$/;"	c
S_SHIFT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	parameter	S_SHIFT		= 3'd3;$/;"	c
S_LAG_DLY	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	parameter	S_LAG_DLY	= 3'd4;$/;"	c
current_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	reg		[2:0]	current_state	= S_IDLE;$/;"	r
next_state	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	reg		[2:0]	next_state		= S_IDLE;$/;"	r
state_ascii	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	reg		[79:0]			state_ascii;$/;"	r
cmd_fifo_rd	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	reg					cmd_fifo_rd	= 1'b0;$/;"	r
cs_delay_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	reg		[1:0]		cs_delay_cnt	= 2'b0;$/;"	r
bit_cnt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	reg		[2:0]		bit_cnt	= 3'b0;$/;"	r
mosi_shift_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	reg		[7:0]		mosi_shift_reg	= 8'b0;$/;"	r
spi_cs_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	reg					spi_cs_reg	= 1'b1;$/;"	r
spi_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	wire				spi_clk_en;$/;"	n
miso_shift_reg	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	reg		[8:0]		miso_shift_reg	= 9'b0;$/;"	r
spi_clk_en_dly	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	reg					spi_clk_en_dly	= 1'b0;$/;"	r
rdback_fifo_wr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\spi_master\spi_master_core.v	/^	reg					rdback_fifo_wr	= 1'b0;$/;"	r
TESTCASE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^`define		TESTCASE	testcase1$/;"	c
harness	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^module harness ();$/;"	m
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	parameter	SER_FIRST_BIT       	= `TESTCASE.SER_FIRST_BIT   ;$/;"	c
END_STYLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	parameter	END_STYLE           	= `TESTCASE.END_STYLE       ;$/;"	c
SER_DATA_RATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	parameter	SER_DATA_RATE       	= `TESTCASE.SER_DATA_RATE   ;$/;"	c
INVERT_CLKIN	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	parameter	INVERT_CLKIN			= `TESTCASE.INVERT_CLKIN	;$/;"	c
DESER_CLOCK_ARC	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	parameter	DESER_CLOCK_ARC     	= `TESTCASE.DESER_CLOCK_ARC ;$/;"	c
DESER_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	parameter	DESER_WIDTH         	= `TESTCASE.DESER_WIDTH     ;$/;"	c
CLKIN_PERIOD_PS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	parameter	CLKIN_PERIOD_PS     	= `TESTCASE.CLKIN_PERIOD_PS ;$/;"	c
CLK_DELAY_TYPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	parameter	CLK_DELAY_TYPE      	= `TESTCASE.CLK_DELAY_TYPE  ;$/;"	c
CLK_DELAY_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	parameter	CLK_DELAY_VALUE     	= `TESTCASE.CLK_DELAY_VALUE ;$/;"	c
DATA_DELAY_TYPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	parameter	DATA_DELAY_TYPE     	= `TESTCASE.DATA_DELAY_TYPE ;$/;"	c
DATA_DELAY_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	parameter	DATA_DELAY_VALUE    	= `TESTCASE.DATA_DELAY_VALUE;$/;"	c
BITSLIP_ENABLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	parameter	BITSLIP_ENABLE      	= `TESTCASE.BITSLIP_ENABLE  ;$/;"	c
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	parameter	SENSOR_DAT_WIDTH		= `TESTCASE.SENSOR_DAT_WIDTH	;$/;"	c
CHANNEL_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	parameter	CHANNEL_NUM				= `TESTCASE.CHANNEL_NUM	;$/;"	c
pix_clk_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire								pix_clk_p	;$/;"	n
pix_clk_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire								pix_clk_n	;$/;"	n
iv_pix_data_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_p	;$/;"	n
iv_pix_data_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_n	;$/;"	n
i_bitslip_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire								i_bitslip_en	;$/;"	n
o_deser_pll_lock	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire										o_deser_pll_lock	;$/;"	n
o_bitslip_done	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire										o_bitslip_done	;$/;"	n
clk_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire										clk_recover	;$/;"	n
reset_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire										reset_recover	;$/;"	n
wv_data_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire	[DESER_WIDTH*CHANNEL_NUM-1:0]		wv_data_recover	;$/;"	n
w_bitslip	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire										w_bitslip	;$/;"	n
w_clk_en_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire										w_clk_en_recover	;$/;"	n
w_fval_deser	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire										w_fval_deser	;$/;"	n
w_lval_deser	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire										w_lval_deser	;$/;"	n
wv_pix_data_deser	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\harness.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	wv_pix_data_deser	;$/;"	n
testcase_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^module testcase_1 ();$/;"	m
TESTCASE_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	TESTCASE_NUM			= "testcase_1"			;	\/\/其他模块需要使用字符串$/;"	c
HISPI_PLL_INCLK_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	HISPI_PLL_INCLK_PERIOD		= 50000	;	\/\/输入时钟频率，单位是ps$/;"	c
HISPI_PLL_CLKOUT0_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT0_DIVIDE	= 1		;	\/\/CLK0分频$/;"	c
HISPI_PLL_CLKOUT1_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT1_DIVIDE	= 8		;	\/\/CLK1分频$/;"	c
HISPI_PLL_CLKOUT2_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT2_DIVIDE	= 8		;	\/\/CLK2分频$/;"	c
HISPI_PLL_CLKOUT3_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT3_DIVIDE	= 8		;	\/\/CLK3分频$/;"	c
HISPI_PLL_CLKOUT4_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT4_DIVIDE	= 8		;	\/\/CLK4分频$/;"	c
HISPI_PLL_CLKOUT5_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT5_DIVIDE	= 8		;	\/\/CLK5分频$/;"	c
HISPI_PLL_CLKFBOUT_MULT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	HISPI_PLL_CLKFBOUT_MULT		= 33	;	\/\/反馈时钟倍频因子$/;"	c
HISPI_PLL_DIVCLK_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	HISPI_PLL_DIVCLK_DIVIDE		= 1		;	\/\/分频因子$/;"	c
HISPI_MODE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter HISPI_MODE 					= "Packetized-SP"	;	\/\/"Packetized-SP" or "Streaming-SP" or "Streaming-S" or "ActiveStart-SP8"$/;"	c
HISPI_WORD_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter HISPI_WORD_WIDTH				= 12	;$/;"	c
HISPI_LANE_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter HISPI_LANE_WIDTH				= 4		;$/;"	c
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	SER_FIRST_BIT			= "LSB"					;	\/\/"LSB" or "MSB" , first bit to the receiver$/;"	c
END_STYLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	END_STYLE				= "LITTLE"				;	\/\/"LITTLE" or "BIG" , "LITTLE" - {CHANNEL3 CHANNE2 CHANNEL1 CHANNEL0}. "BIG" - {CHANNEL0 CHANNEL1 CHANNEL2 CHANNEL3}.$/;"	c
SER_DATA_RATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	SER_DATA_RATE			= "DDR"					;	\/\/"DDR" or "SDR" 输入的串行时钟采样方式$/;"	c
INVERT_CLKIN	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	INVERT_CLKIN			= "FALSE"				;	\/\/"FALSE" or "TRUE" 反向输入时钟。如果使用动态相位调整技术，输入时钟域数据必须是边沿对齐的。如果不是边沿对齐，要反向时钟。$/;"	c
DESER_CLOCK_ARC	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	DESER_CLOCK_ARC			= "BUFPLL"				;	\/\/"BUFPLL" or "BUFIO2" , deserializer clock achitecture$/;"	c
DESER_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	DESER_WIDTH				= 6						;	\/\/每个通道解串宽度 2-8$/;"	c
CLKIN_PERIOD_PS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	CLKIN_PERIOD_PS			= 3030					;	\/\/输入时钟频率，PS为单位。只在BUFPLL方式下有用。$/;"	c
CLK_DELAY_TYPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	CLK_DELAY_TYPE			= "WITHOUT_IDELAY"		;	\/\/"WITHOUT_IDELAY" "FIXED"$/;"	c
CLK_DELAY_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	CLK_DELAY_VALUE			= 0						;	\/\/0-255，最大不能超过 1 UI$/;"	c
DATA_DELAY_TYPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	DATA_DELAY_TYPE			= "WITHOUT_IDELAY"		;	\/\/"WITHOUT_IDELAY" "DIFF_PHASE_DETECTOR" "FIXED"$/;"	c
DATA_DELAY_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	DATA_DELAY_VALUE		= 0						;	\/\/0-255，最大不能超过 1 UI$/;"	c
BITSLIP_ENABLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	BITSLIP_ENABLE			= "TRUE"				;	\/\/"TRUE" "FALSE" iserdes 字边界对齐功能$/;"	c
CHANNEL_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	CHANNEL_NUM				= 4						;	\/\/串行数据通道数量$/;"	c
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	SENSOR_DAT_WIDTH		= 12					;	\/\/Sensor 数据宽度$/;"	c
hispi_clk_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	wire							hispi_clk_in		;$/;"	n
hispi_sensor_reset_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	reg								hispi_sensor_reset_n		;$/;"	r
hispi_active_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	wire	[11:0]					hispi_active_width	;$/;"	n
hispi_blank_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	wire	[11:0]					hispi_blank_width	;$/;"	n
hispi_active_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	wire	[11:0]					hispi_active_height	;$/;"	n
hispi_blank_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	wire	[11:0]					hispi_blank_height	;$/;"	n
CLK_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	parameter	CLK_PERIOD				= 50	;	\/\/时钟频率，20MHz$/;"	c
clk_osc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	reg									clk_osc			= 1'b0;$/;"	r
pix_clk_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	wire								pix_clk_p	;$/;"	n
pix_clk_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	wire								pix_clk_n	;$/;"	n
iv_pix_data_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_p	;$/;"	n
iv_pix_data_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_n	;$/;"	n
i_bitslip_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	reg									i_bitslip_en	= 1'b1;$/;"	r
senor_active_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	wire	[15:0]			senor_active_width	;$/;"	n
senor_blank_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	wire	[15:0]			senor_blank_width	;$/;"	n
senor_active_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	wire	[15:0]			senor_active_height	;$/;"	n
senor_blank_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi\testcase_1.v	/^	wire	[15:0]			senor_blank_height	;$/;"	n
TESTCASE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^`define		TESTCASE	testcase1$/;"	c
harness	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^module harness ();$/;"	m
PLL_CHECK_CLK_PERIOD_NS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	parameter	PLL_CHECK_CLK_PERIOD_NS       	= `TESTCASE.PLL_CHECK_CLK_PERIOD_NS   ;$/;"	c
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	parameter	SER_FIRST_BIT       	= `TESTCASE.SER_FIRST_BIT   ;$/;"	c
END_STYLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	parameter	END_STYLE           	= `TESTCASE.END_STYLE       ;$/;"	c
SER_DATA_RATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	parameter	SER_DATA_RATE       	= `TESTCASE.SER_DATA_RATE   ;$/;"	c
DESER_CLOCK_ARC	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	parameter	DESER_CLOCK_ARC     	= `TESTCASE.DESER_CLOCK_ARC ;$/;"	c
DESER_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	parameter	DESER_WIDTH         	= `TESTCASE.DESER_WIDTH     ;$/;"	c
CLKIN_PERIOD_PS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	parameter	CLKIN_PERIOD_PS     	= `TESTCASE.CLKIN_PERIOD_PS ;$/;"	c
DATA_DELAY_TYPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	parameter	DATA_DELAY_TYPE     	= `TESTCASE.DATA_DELAY_TYPE ;$/;"	c
DATA_DELAY_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	parameter	DATA_DELAY_VALUE    	= `TESTCASE.DATA_DELAY_VALUE;$/;"	c
BITSLIP_ENABLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	parameter	BITSLIP_ENABLE      	= `TESTCASE.BITSLIP_ENABLE  ;$/;"	c
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	parameter	SENSOR_DAT_WIDTH		= `TESTCASE.SENSOR_DAT_WIDTH	;$/;"	c
CHANNEL_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	parameter	CHANNEL_NUM				= `TESTCASE.CHANNEL_NUM	;$/;"	c
pix_clk_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire								pix_clk_p	;$/;"	n
pix_clk_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire								pix_clk_n	;$/;"	n
iv_pix_data_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_p	;$/;"	n
iv_pix_data_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_n	;$/;"	n
reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire								reset	;$/;"	n
clk_pll_check	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire								clk_pll_check	;$/;"	n
o_first_frame_detect	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire										o_first_frame_detect	;$/;"	n
o_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire										o_clk_en				;$/;"	n
o_fval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire										o_fval					;$/;"	n
o_lval	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire										o_lval					;$/;"	n
ov_pix_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	ov_pix_data				;$/;"	n
clk_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire										clk_recover	;$/;"	n
reset_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire										reset_recover	;$/;"	n
wv_data_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire	[DESER_WIDTH*CHANNEL_NUM-1:0]		wv_data_recover	;$/;"	n
w_pll_reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\harness.v	/^	wire										w_pll_reset	;$/;"	n
testcase_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^module testcase_1 ();$/;"	m
TESTCASE_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	TESTCASE_NUM			= "testcase_1"			;	\/\/其他模块需要使用字符串$/;"	c
HISPI_PLL_INCLK_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	HISPI_PLL_INCLK_PERIOD		= 50000	;	\/\/输入时钟频率，单位是ps$/;"	c
HISPI_PLL_CLKOUT0_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT0_DIVIDE	= 1		;	\/\/CLK0分频$/;"	c
HISPI_PLL_CLKOUT1_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT1_DIVIDE	= 8		;	\/\/CLK1分频$/;"	c
HISPI_PLL_CLKOUT2_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT2_DIVIDE	= 8		;	\/\/CLK2分频$/;"	c
HISPI_PLL_CLKOUT3_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT3_DIVIDE	= 8		;	\/\/CLK3分频$/;"	c
HISPI_PLL_CLKOUT4_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT4_DIVIDE	= 8		;	\/\/CLK4分频$/;"	c
HISPI_PLL_CLKOUT5_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT5_DIVIDE	= 8		;	\/\/CLK5分频$/;"	c
HISPI_PLL_CLKFBOUT_MULT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	HISPI_PLL_CLKFBOUT_MULT		= 33	;	\/\/反馈时钟倍频因子$/;"	c
HISPI_PLL_DIVCLK_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	HISPI_PLL_DIVCLK_DIVIDE		= 1		;	\/\/分频因子$/;"	c
HISPI_MODE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter HISPI_MODE 					= "Packetized-SP"	;	\/\/"Packetized-SP" or "Streaming-SP" or "Streaming-S" or "ActiveStart-SP8"$/;"	c
HISPI_WORD_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter HISPI_WORD_WIDTH				= 12	;$/;"	c
HISPI_LANE_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter HISPI_LANE_WIDTH				= 4		;$/;"	c
PLL_CHECK_CLK_PERIOD_NS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	PLL_CHECK_CLK_PERIOD_NS	= 50					;	\/\/pll检测时钟的周期$/;"	c
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	SER_FIRST_BIT			= "LSB"					;	\/\/"LSB" or "MSB" , first bit to the receiver$/;"	c
END_STYLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	END_STYLE				= "LITTLE"				;	\/\/"LITTLE" or "BIG" , "LITTLE" - {CHANNEL3 CHANNE2 CHANNEL1 CHANNEL0}. "BIG" - {CHANNEL0 CHANNEL1 CHANNEL2 CHANNEL3}.$/;"	c
SER_DATA_RATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	SER_DATA_RATE			= "DDR"					;	\/\/"DDR" or "SDR" 输入的串行时钟采样方式$/;"	c
DESER_CLOCK_ARC	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	DESER_CLOCK_ARC			= "BUFPLL"				;	\/\/"BUFPLL" or "BUFIO2" , deserializer clock achitecture$/;"	c
DESER_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	DESER_WIDTH				= 6						;	\/\/每个通道解串宽度 2-8$/;"	c
CLKIN_PERIOD_PS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	CLKIN_PERIOD_PS			= 3030					;	\/\/输入时钟频率，PS为单位。只在BUFPLL方式下有用。$/;"	c
DATA_DELAY_TYPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	DATA_DELAY_TYPE			= "DIFF_PHASE_DETECTOR"		;	\/\/"WITHOUT_IDELAY" "DIFF_PHASE_DETECTOR" "FIXED"$/;"	c
DATA_DELAY_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	DATA_DELAY_VALUE		= 0						;	\/\/0-255，最大不能超过 1 UI$/;"	c
BITSLIP_ENABLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	BITSLIP_ENABLE			= "FALSE"				;	\/\/"TRUE" "FALSE" iserdes 字边界对齐功能$/;"	c
CHANNEL_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	CHANNEL_NUM				= 4						;	\/\/串行数据通道数量$/;"	c
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	SENSOR_DAT_WIDTH		= 12					;	\/\/Sensor 数据宽度$/;"	c
hispi_clk_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	wire							hispi_clk_in		;$/;"	n
hispi_sensor_reset_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	reg								hispi_sensor_reset_n		;$/;"	r
hispi_active_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	wire	[11:0]					hispi_active_width	;$/;"	n
hispi_blank_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	wire	[11:0]					hispi_blank_width	;$/;"	n
hispi_active_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	wire	[11:0]					hispi_active_height	;$/;"	n
hispi_blank_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	wire	[11:0]					hispi_blank_height	;$/;"	n
CLK_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	parameter	CLK_PERIOD				= 50	;	\/\/时钟频率，20MHz$/;"	c
clk_osc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	reg									clk_osc			= 1'b0;$/;"	r
pix_clk_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	wire								pix_clk_p	;$/;"	n
pix_clk_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	wire								pix_clk_n	;$/;"	n
iv_pix_data_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_p	;$/;"	n
iv_pix_data_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_n	;$/;"	n
reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	reg									reset	= 1'b1;$/;"	r
clk_pll_check	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	wire								clk_pll_check	;$/;"	n
senor_active_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	wire	[15:0]			senor_active_width	;$/;"	n
senor_blank_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	wire	[15:0]			senor_blank_width	;$/;"	n
senor_active_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	wire	[15:0]			senor_active_height	;$/;"	n
senor_blank_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_hispi_if_new\testcase_1.v	/^	wire	[15:0]			senor_blank_height	;$/;"	n
TESTCASE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^`define		TESTCASE	testcase1$/;"	c
harness	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^module harness ();$/;"	m
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	parameter	SER_FIRST_BIT       	= `TESTCASE.SER_FIRST_BIT   ;$/;"	c
END_STYLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	parameter	END_STYLE           	= `TESTCASE.END_STYLE       ;$/;"	c
SER_DATA_RATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	parameter	SER_DATA_RATE       	= `TESTCASE.SER_DATA_RATE   ;$/;"	c
DESER_CLOCK_ARC	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	parameter	DESER_CLOCK_ARC     	= `TESTCASE.DESER_CLOCK_ARC ;$/;"	c
DESER_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	parameter	DESER_WIDTH         	= `TESTCASE.DESER_WIDTH     ;$/;"	c
CLKIN_PERIOD_PS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	parameter	CLKIN_PERIOD_PS     	= `TESTCASE.CLKIN_PERIOD_PS ;$/;"	c
DATA_DELAY_TYPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	parameter	DATA_DELAY_TYPE     	= `TESTCASE.DATA_DELAY_TYPE ;$/;"	c
DATA_DELAY_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	parameter	DATA_DELAY_VALUE    	= `TESTCASE.DATA_DELAY_VALUE;$/;"	c
BITSLIP_ENABLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	parameter	BITSLIP_ENABLE      	= `TESTCASE.BITSLIP_ENABLE  ;$/;"	c
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	parameter	SENSOR_DAT_WIDTH		= `TESTCASE.SENSOR_DAT_WIDTH	;$/;"	c
CHANNEL_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	parameter	CHANNEL_NUM				= `TESTCASE.CHANNEL_NUM	;$/;"	c
pix_clk_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire								pix_clk_p	;$/;"	n
pix_clk_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire								pix_clk_n	;$/;"	n
iv_pix_data_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_p	;$/;"	n
iv_pix_data_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_n	;$/;"	n
reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire								reset	;$/;"	n
o_clk_en	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire								o_clk_en	;$/;"	n
o_sync	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire								o_sync	;$/;"	n
ov_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire	[2*DESER_WIDTH-1:0]			ov_data	;$/;"	n
clk_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire										clk_recover	;$/;"	n
reset_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire										reset_recover	;$/;"	n
wv_data_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire	[DESER_WIDTH*CHANNEL_NUM-1:0]		wv_data_recover	;$/;"	n
w_bitslip	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire										w_bitslip	;$/;"	n
w_clk_en_recover	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire										w_clk_en_recover	;$/;"	n
w_fval_deser	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire										w_fval_deser	;$/;"	n
w_lval_deser	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire										w_lval_deser	;$/;"	n
wv_pix_data_deser	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\harness.v	/^	wire	[SENSOR_DAT_WIDTH*CHANNEL_NUM-1:0]	wv_pix_data_deser	;$/;"	n
testcase_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^module testcase_1 ();$/;"	m
TESTCASE_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	TESTCASE_NUM			= "testcase_1"			;	\/\/其他模块需要使用字符串$/;"	c
HISPI_PLL_INCLK_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	HISPI_PLL_INCLK_PERIOD		= 50000	;	\/\/输入时钟频率，单位是ps$/;"	c
HISPI_PLL_CLKOUT0_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT0_DIVIDE	= 1		;	\/\/CLK0分频$/;"	c
HISPI_PLL_CLKOUT1_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT1_DIVIDE	= 8		;	\/\/CLK1分频$/;"	c
HISPI_PLL_CLKOUT2_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT2_DIVIDE	= 8		;	\/\/CLK2分频$/;"	c
HISPI_PLL_CLKOUT3_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT3_DIVIDE	= 8		;	\/\/CLK3分频$/;"	c
HISPI_PLL_CLKOUT4_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT4_DIVIDE	= 8		;	\/\/CLK4分频$/;"	c
HISPI_PLL_CLKOUT5_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT5_DIVIDE	= 8		;	\/\/CLK5分频$/;"	c
HISPI_PLL_CLKFBOUT_MULT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	HISPI_PLL_CLKFBOUT_MULT		= 33	;	\/\/反馈时钟倍频因子$/;"	c
HISPI_PLL_DIVCLK_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	HISPI_PLL_DIVCLK_DIVIDE		= 1		;	\/\/分频因子$/;"	c
HISPI_MODE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter HISPI_MODE 					= "Packetized-SP"	;	\/\/"Packetized-SP" or "Streaming-SP" or "Streaming-S" or "ActiveStart-SP8"$/;"	c
HISPI_WORD_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter HISPI_WORD_WIDTH				= 12	;$/;"	c
HISPI_LANE_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter HISPI_LANE_WIDTH				= 4		;$/;"	c
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	SER_FIRST_BIT			= "LSB"					;	\/\/"LSB" or "MSB" , first bit to the receiver$/;"	c
END_STYLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	END_STYLE				= "LITTLE"				;	\/\/"LITTLE" or "BIG" , "LITTLE" - {CHANNEL3 CHANNE2 CHANNEL1 CHANNEL0}. "BIG" - {CHANNEL0 CHANNEL1 CHANNEL2 CHANNEL3}.$/;"	c
SER_DATA_RATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	SER_DATA_RATE			= "DDR"					;	\/\/"DDR" or "SDR" 输入的串行时钟采样方式$/;"	c
DESER_CLOCK_ARC	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	DESER_CLOCK_ARC			= "BUFPLL"				;	\/\/"BUFPLL" or "BUFIO2" , deserializer clock achitecture$/;"	c
DESER_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	DESER_WIDTH				= 6						;	\/\/每个通道解串宽度 2-8$/;"	c
CLKIN_PERIOD_PS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	CLKIN_PERIOD_PS			= 3030					;	\/\/输入时钟频率，PS为单位。只在BUFPLL方式下有用。$/;"	c
DATA_DELAY_TYPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	DATA_DELAY_TYPE			= "DIFF_PHASE_DETECTOR"		;	\/\/"WITHOUT_IDELAY" "DIFF_PHASE_DETECTOR" "FIXED"$/;"	c
DATA_DELAY_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	DATA_DELAY_VALUE		= 0						;	\/\/0-255，最大不能超过 1 UI$/;"	c
BITSLIP_ENABLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	BITSLIP_ENABLE			= "FALSE"				;	\/\/"TRUE" "FALSE" iserdes 字边界对齐功能$/;"	c
CHANNEL_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	CHANNEL_NUM				= 4						;	\/\/串行数据通道数量$/;"	c
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	SENSOR_DAT_WIDTH		= 12					;	\/\/Sensor 数据宽度$/;"	c
hispi_clk_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	wire							hispi_clk_in		;$/;"	n
hispi_sensor_reset_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	reg								hispi_sensor_reset_n		;$/;"	r
hispi_active_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	wire	[11:0]					hispi_active_width	;$/;"	n
hispi_blank_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	wire	[11:0]					hispi_blank_width	;$/;"	n
hispi_active_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	wire	[11:0]					hispi_active_height	;$/;"	n
hispi_blank_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	wire	[11:0]					hispi_blank_height	;$/;"	n
CLK_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	parameter	CLK_PERIOD				= 50	;	\/\/时钟频率，20MHz$/;"	c
clk_osc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	reg									clk_osc			= 1'b0;$/;"	r
pix_clk_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	wire								pix_clk_p	;$/;"	n
pix_clk_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	wire								pix_clk_n	;$/;"	n
iv_pix_data_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_p	;$/;"	n
iv_pix_data_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_n	;$/;"	n
reset	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	reg									reset	= 1'b1;$/;"	r
senor_active_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	wire	[15:0]			senor_active_width	;$/;"	n
senor_blank_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	wire	[15:0]			senor_blank_width	;$/;"	n
senor_active_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	wire	[15:0]			senor_active_height	;$/;"	n
senor_blank_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_deser_word_align\testcase_1.v	/^	wire	[15:0]			senor_blank_height	;$/;"	n
TESTCASE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^`define		TESTCASE	testcase_1$/;"	c
harness	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^module harness ();$/;"	m
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	SENSOR_DAT_WIDTH		= `TESTCASE.SENSOR_DAT_WIDTH	;$/;"	c
CHANNEL_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	CHANNEL_NUM				= `TESTCASE.CHANNEL_NUM	;$/;"	c
PIX_CLK_FREQ_KHZ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	PIX_CLK_FREQ_KHZ		= `TESTCASE.PIX_CLK_FREQ_KHZ	;$/;"	c
BAYER_PATTERN	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	BAYER_PATTERN			= `TESTCASE.BAYER_PATTERN	;$/;"	c
SENSOR_MAX_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	SENSOR_MAX_WIDTH		= `TESTCASE.SENSOR_MAX_WIDTH	;$/;"	c
SENSOR_MAX_LENGTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	SENSOR_MAX_LENGTH		= `TESTCASE.SENSOR_MAX_LENGTH	;$/;"	c
DIFF_TERM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	DIFF_TERM				= `TESTCASE.DIFF_TERM	;$/;"	c
IOSTANDARD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	IOSTANDARD				= `TESTCASE.IOSTANDARD	;$/;"	c
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	SER_FIRST_BIT			= `TESTCASE.SER_FIRST_BIT	;$/;"	c
END_STYLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	END_STYLE				= `TESTCASE.END_STYLE	;$/;"	c
SER_DATA_RATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	SER_DATA_RATE			= `TESTCASE.SER_DATA_RATE	;$/;"	c
DESER_CLOCK_ARC	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	DESER_CLOCK_ARC			= `TESTCASE.DESER_CLOCK_ARC	;$/;"	c
DESER_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	DESER_WIDTH				= `TESTCASE.DESER_WIDTH	;$/;"	c
CLKIN_PERIOD_PS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	CLKIN_PERIOD_PS			= `TESTCASE.CLKIN_PERIOD_PS	;$/;"	c
DATA_DELAY_TYPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	DATA_DELAY_TYPE			= `TESTCASE.DATA_DELAY_TYPE	;$/;"	c
DATA_DELAY_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	DATA_DELAY_VALUE		= `TESTCASE.DATA_DELAY_VALUE	;$/;"	c
BITSLIP_ENABLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	BITSLIP_ENABLE			= `TESTCASE.BITSLIP_ENABLE	;$/;"	c
PLL_RESET_SIMULATION	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	PLL_RESET_SIMULATION	= `TESTCASE.PLL_RESET_SIMULATION	;$/;"	c
NUM_DQ_PINS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	NUM_DQ_PINS				= `TESTCASE.NUM_DQ_PINS	;$/;"	c
MEM_ADDR_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	MEM_ADDR_WIDTH			= `TESTCASE.MEM_ADDR_WIDTH	;$/;"	c
MEM_BANKADDR_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	MEM_BANKADDR_WIDTH		= `TESTCASE.MEM_BANKADDR_WIDTH	;$/;"	c
DDR3_MEMCLK_FREQ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	DDR3_MEMCLK_FREQ		= `TESTCASE.DDR3_MEMCLK_FREQ	;$/;"	c
MEM_ADDR_ORDER	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	MEM_ADDR_ORDER			= `TESTCASE.MEM_ADDR_ORDER	;$/;"	c
DDR3_RST_ACT_LOW	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	DDR3_RST_ACT_LOW		= `TESTCASE.DDR3_RST_ACT_LOW	;$/;"	c
DDR3_MEM_DENSITY	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	DDR3_MEM_DENSITY		= `TESTCASE.DDR3_MEM_DENSITY	;$/;"	c
DDR3_TCK_SPEED	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	DDR3_TCK_SPEED			= `TESTCASE.DDR3_TCK_SPEED	;$/;"	c
DDR3_SIMULATION	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	DDR3_SIMULATION			= `TESTCASE.DDR3_SIMULATION	;$/;"	c
DDR3_P0_MASK_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	DDR3_P0_MASK_SIZE		= `TESTCASE.DDR3_P0_MASK_SIZE	;$/;"	c
DDR3_P1_MASK_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	DDR3_P1_MASK_SIZE		= `TESTCASE.DDR3_P1_MASK_SIZE	;$/;"	c
DDR3_CALIB_SOFT_IP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	DDR3_CALIB_SOFT_IP		= `TESTCASE.DDR3_CALIB_SOFT_IP	;$/;"	c
GPIF_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	GPIF_DAT_WIDTH			= `TESTCASE.GPIF_DAT_WIDTH	;$/;"	c
NUM_GPIO	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	NUM_GPIO				= `TESTCASE.NUM_GPIO	;$/;"	c
DDR3_16_DQ_MCB_8_DQ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	parameter	DDR3_16_DQ_MCB_8_DQ		= 0   ;$/;"	c
mcb1_dram_dq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire	[DRAM_DQ_WIRE_WIDTH-1:0]	mcb1_dram_dq		;$/;"	n
mcb1_dram_a	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire	[MEM_ADDR_WIDTH-1:0]		mcb1_dram_a			;$/;"	n
mcb1_dram_ba	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire	[MEM_BANKADDR_WIDTH-1:0]	mcb1_dram_ba		;$/;"	n
mcb1_dram_ras_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_dram_ras_n		;$/;"	n
mcb1_dram_cas_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_dram_cas_n		;$/;"	n
mcb1_dram_we_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_dram_we_n		;$/;"	n
mcb1_dram_odt	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_dram_odt		;$/;"	n
mcb1_dram_reset_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_dram_reset_n	;$/;"	n
mcb1_dram_cke	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_dram_cke		;$/;"	n
mcb1_dram_udm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_dram_udm		;$/;"	n
mcb1_dram_dm	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_dram_dm		;$/;"	n
mcb1_dram_ck	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_dram_ck		;$/;"	n
mcb1_dram_ck_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_dram_ck_n		;$/;"	n
mcb1_dram_udqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_dram_udqs		;$/;"	n
mcb1_dram_udqs_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_dram_udqs_n	;$/;"	n
mcb1_dram_dqs	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_dram_dqs		;$/;"	n
mcb1_dram_dqs_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_dram_dqs_n		;$/;"	n
mcb1_rzq	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_rzq			;$/;"	n
mcb1_zio	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								mcb1_zio			;$/;"	n
clk_osc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								clk_osc	;$/;"	n
pix_clk_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								pix_clk_p	;$/;"	n
pix_clk_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								pix_clk_n	;$/;"	n
iv_pix_data_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_p	;$/;"	n
iv_pix_data_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_n	;$/;"	n
i_sensor_strobe	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								i_sensor_strobe	;$/;"	n
i_usb_spi_sck	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								i_usb_spi_sck	;$/;"	n
i_usb_spi_mosi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								i_usb_spi_mosi	;$/;"	n
i_spi_cs_n_fpga	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								i_spi_cs_n_fpga	;$/;"	n
i_optocoupler	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								i_optocoupler	;$/;"	n
iv_gpio	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire	[NUM_GPIO-1:0]				iv_gpio	;$/;"	n
i_flash_hold	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								i_flash_hold	;$/;"	n
o_clk_sensor	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								o_clk_sensor		;$/;"	n
o_trigger_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								o_trigger_n			;$/;"	n
o_sensor_reset_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								o_sensor_reset_n	;$/;"	n
o_clk_usb_pclk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								o_clk_usb_pclk		;$/;"	n
ov_usb_data	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire	[GPIF_DAT_WIDTH-1:0]		ov_usb_data			;$/;"	n
ov_usb_fifoaddr	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire	[1:0]						ov_usb_fifoaddr		;$/;"	n
o_usb_slwr_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								o_usb_slwr_n		;$/;"	n
o_usb_pktend_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								o_usb_pktend_n		;$/;"	n
o_usb_spi_miso	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								o_usb_spi_miso		;$/;"	n
o_optocoupler	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								o_optocoupler		;$/;"	n
ov_gpio	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire	[NUM_GPIO-1:0]				ov_gpio				;$/;"	n
o_f_led_gre	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								o_f_led_gre			;$/;"	n
o_f_led_red	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								o_f_led_red			;$/;"	n
o_flash_hold	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								o_flash_hold		;$/;"	n
o_usb_int	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								o_usb_int			;$/;"	n
ov_test	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire	[3:0]						ov_test				;$/;"	n
o_unused_pin	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								o_unused_pin		;$/;"	n
scl	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								scl		;$/;"	n
sda	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\harness.v	/^	wire								sda		;$/;"	n
testcase_1	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^module testcase_1 ();$/;"	m
TESTCASE_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	TESTCASE_NUM			= "testcase_1"			;	\/\/其他模块需要使用字符串$/;"	c
HISPI_PLL_INCLK_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	HISPI_PLL_INCLK_PERIOD		= 50000	;	\/\/输入时钟频率，单位是ps$/;"	c
HISPI_PLL_CLKOUT0_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT0_DIVIDE	= 1		;	\/\/CLK0分频$/;"	c
HISPI_PLL_CLKOUT1_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT1_DIVIDE	= 8		;	\/\/CLK1分频$/;"	c
HISPI_PLL_CLKOUT2_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT2_DIVIDE	= 8		;	\/\/CLK2分频$/;"	c
HISPI_PLL_CLKOUT3_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT3_DIVIDE	= 8		;	\/\/CLK3分频$/;"	c
HISPI_PLL_CLKOUT4_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT4_DIVIDE	= 8		;	\/\/CLK4分频$/;"	c
HISPI_PLL_CLKOUT5_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	HISPI_PLL_CLKOUT5_DIVIDE	= 8		;	\/\/CLK5分频$/;"	c
HISPI_PLL_CLKFBOUT_MULT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	HISPI_PLL_CLKFBOUT_MULT		= 33	;	\/\/反馈时钟倍频因子$/;"	c
HISPI_PLL_DIVCLK_DIVIDE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	HISPI_PLL_DIVCLK_DIVIDE		= 1		;	\/\/分频因子$/;"	c
HISPI_MODE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter HISPI_MODE 					= "Packetized-SP"	;	\/\/"Packetized-SP" or "Streaming-SP" or "Streaming-S" or "ActiveStart-SP8"$/;"	c
HISPI_WORD_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter HISPI_WORD_WIDTH				= 12	;$/;"	c
HISPI_LANE_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter HISPI_LANE_WIDTH				= 4		;$/;"	c
SPI_FIRST_DATA	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	SPI_FIRST_DATA		= "MSB"		;	\/\/"MSB" or "LSB"$/;"	c
SPI_CS_POL	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	SPI_CS_POL			= "LOW"		;	\/\/"HIGH" or "LOW" ，cs有效时的电平$/;"	c
SPI_LEAD_TIME	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	SPI_LEAD_TIME		= 1			;	\/\/开始时，CS 与 CLK 的距离，单位是时钟周期，可选 1 2 3$/;"	c
SPI_LAG_TIME	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	SPI_LAG_TIME		= 1			;	\/\/结束时，CS 与 CLK 的距离，单位是时钟周期，可选 1 2 3$/;"	c
SPI_DEBUG	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	SPI_DEBUG			= 0			;	\/\/是否输出打印信息$/;"	c
SENSOR_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	SENSOR_DAT_WIDTH			= 12					;	\/\/Sensor 数据宽度$/;"	c
CHANNEL_NUM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	CHANNEL_NUM					= 4						;	\/\/串行数据通道数量$/;"	c
PIX_CLK_FREQ_KHZ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	PIX_CLK_FREQ_KHZ			= 55000					;	\/\/像素时钟频率，单位KHZ，很多模块用该时钟作为定时器，因此必须写明像素时钟的频率$/;"	c
BAYER_PATTERN	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	BAYER_PATTERN				= "GR"					;	\/\/"GR" "RG" "GB" "BG"$/;"	c
SENSOR_MAX_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	SENSOR_MAX_WIDTH			= 4608					;	\/\/Sensor最大的行有效宽度，以像素时钟为单位$/;"	c
SENSOR_MAX_LENGTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	SENSOR_MAX_LENGTH			= 3288					;	\/\/Sensor最大的有效行个数，以行为单位$/;"	c
DIFF_TERM	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	DIFF_TERM					= "TRUE"				;	\/\/Differential Termination$/;"	c
IOSTANDARD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	IOSTANDARD					= "LVDS_33"				;	\/\/Specifies the I\/O standard for this buffer$/;"	c
SER_FIRST_BIT	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	SER_FIRST_BIT				= "LSB"					;	\/\/"LSB" or "MSB" , first bit to the receiver$/;"	c
END_STYLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	END_STYLE					= "LITTLE"				;	\/\/"LITTLE" or "BIG" , "LITTLE" - {CHANNEL3 CHANNE2 CHANNEL1 CHANNEL0}. "BIG" - {CHANNEL0 CHANNEL1 CHANNEL2 CHANNEL3}.$/;"	c
SER_DATA_RATE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	SER_DATA_RATE				= "DDR"					;	\/\/"DDR" or "SDR" 输入的串行时钟采样方式$/;"	c
DESER_CLOCK_ARC	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	DESER_CLOCK_ARC				= "BUFPLL"				;	\/\/"BUFPLL" or "BUFIO2" , deserializer clock achitecture$/;"	c
DESER_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	DESER_WIDTH					= 6						;	\/\/每个通道解串宽度 2-8$/;"	c
CLKIN_PERIOD_PS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	CLKIN_PERIOD_PS				= 3030					;	\/\/输入时钟频率，PS为单位。只在BUFPLL方式下有用。$/;"	c
DATA_DELAY_TYPE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	DATA_DELAY_TYPE				= "DIFF_PHASE_DETECTOR"	;	\/\/"DEFAULT", "DIFF_PHASE_DETECTOR", "FIXED", "VARIABLE_FROM_HALF_MAX", "VARIABLE_FROM_ZERO"$/;"	c
DATA_DELAY_VALUE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	DATA_DELAY_VALUE			= 0						;	\/\/0-255，最大不能超过 1 UI$/;"	c
BITSLIP_ENABLE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	BITSLIP_ENABLE				= "FALSE"				;	\/\/"TRUE" "FALSE" iserdes 字边界对齐功能$/;"	c
PLL_RESET_SIMULATION	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	PLL_RESET_SIMULATION		= "TRUE"				;	\/\/解串PLL复位，使能仿真模式，复位时间变短，加速仿真$/;"	c
NUM_DQ_PINS	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	NUM_DQ_PINS					= 16 				;	\/\/DDR3数据宽度$/;"	c
MEM_ADDR_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	MEM_ADDR_WIDTH				= 13 				;	\/\/DDR3地址宽度$/;"	c
MEM_BANKADDR_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	MEM_BANKADDR_WIDTH			= 3  				;	\/\/DDR3bank宽度$/;"	c
DDR3_MEMCLK_FREQ	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	DDR3_MEMCLK_FREQ			= 320				;	\/\/DDR3时钟频率$/;"	c
MEM_ADDR_ORDER	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	MEM_ADDR_ORDER				= "ROW_BANK_COLUMN"	;	\/\/DDR3地址排布顺序$/;"	c
DDR3_RST_ACT_LOW	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter 	DDR3_RST_ACT_LOW          	= 0					;   \/\/ # = 1 for active low reset,# = 0 for active high reset.$/;"	c
DDR3_MEM_DENSITY	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	DDR3_MEM_DENSITY			= "1Gb"				;	\/\/DDR3容量$/;"	c
DDR3_TCK_SPEED	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	DDR3_TCK_SPEED				= "15E"				;	\/\/DDR3的速度等级$/;"	c
DDR3_SIMULATION	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	DDR3_SIMULATION				= "TRUE"			;	\/\/打开仿真可以加速仿真速度，但是实际布局布线时，不能打开仿真。$/;"	c
DDR3_P0_MASK_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	DDR3_P0_MASK_SIZE			= 8					;	\/\/p0口mask size$/;"	c
DDR3_P1_MASK_SIZE	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	DDR3_P1_MASK_SIZE			= 8					;	\/\/p1口mask size$/;"	c
DDR3_CALIB_SOFT_IP	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	DDR3_CALIB_SOFT_IP			= "FALSE"			;	\/\/仿真时，可以不使能校准逻辑$/;"	c
GPIF_DAT_WIDTH	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	GPIF_DAT_WIDTH				= 32				;	\/\/GPIF数据宽度$/;"	c
NUM_GPIO	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	NUM_GPIO					= 2					;	\/\/GPIO个数$/;"	c
hispi_clk_in	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire							hispi_clk_in		;$/;"	n
hispi_sensor_reset_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	reg								hispi_sensor_reset_n		;$/;"	r
hispi_active_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[11:0]					hispi_active_width	;$/;"	n
hispi_blank_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[11:0]					hispi_blank_width	;$/;"	n
hispi_active_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[11:0]					hispi_active_height	;$/;"	n
hispi_blank_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[11:0]					hispi_blank_height	;$/;"	n
CLK_PERIOD_SPI	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	CLK_PERIOD_SPI			= 100	;	\/\/时钟频率，10MHz$/;"	c
spi_master_i_spi_miso	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire								spi_master_i_spi_miso	;$/;"	n
spi_master_clk_fifo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire								spi_master_clk_fifo	;$/;"	n
spi_master_reset_fifo	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire								spi_master_reset_fifo	;$/;"	n
spi_master_spi_clk	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	reg									spi_master_spi_clk	= 1'b0;$/;"	r
i_usb_spi_sck	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire								i_usb_spi_sck	;$/;"	n
i_usb_spi_mosi	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire								i_usb_spi_mosi	;$/;"	n
i_spi_cs_n_fpga	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire								i_spi_cs_n_fpga	;$/;"	n
CLK_PERIOD	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	parameter	CLK_PERIOD				= 25	;	\/\/时钟频率，40MHz$/;"	c
clk_osc	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	reg									clk_osc			= 1'b0;$/;"	r
pix_clk_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire								pix_clk_p	;$/;"	n
pix_clk_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire								pix_clk_n	;$/;"	n
iv_pix_data_p	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_p	;$/;"	n
iv_pix_data_n	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[CHANNEL_NUM-1:0]			iv_pix_data_n	;$/;"	n
i_sensor_strobe	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	reg									i_sensor_strobe	= 1'b0;$/;"	r
i_optocoupler	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	reg									i_optocoupler	= 1'b0;$/;"	r
iv_gpio	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	reg		[NUM_GPIO-1:0]				iv_gpio	= 'b0;$/;"	r
i_flash_hold	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	reg									i_flash_hold	= 1'b0;$/;"	r
senor_active_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[15:0]			senor_active_width	;$/;"	n
senor_blank_width	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[15:0]			senor_blank_width	;$/;"	n
senor_active_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[15:0]			senor_active_height	;$/;"	n
senor_blank_height	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[15:0]			senor_blank_height	;$/;"	n
pixel_byte	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[1:0]			pixel_byte	;$/;"	n
leader_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[7:0]			leader_size	;$/;"	n
trailer_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[7:0]			trailer_size	;$/;"	n
payload_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[31:0]			payload_size	;$/;"	n
si_payload_transfer_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[31:0]			si_payload_transfer_size	;$/;"	n
si_payload_transfer_count	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[31:0]			si_payload_transfer_count	;$/;"	n
si_payload_final_transfer1_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[31:0]			si_payload_final_transfer1_size	;$/;"	n
si_payload_final_transfer2_size	F:\DAHENG\svn\hw_mer\branches\zhoujinjian\u3v\mer_1520_13u3x\fpga\testbench\tb_mer\testcase_1.v	/^	wire	[31:0]			si_payload_final_transfer2_size	;$/;"	n
