// Seed: 190303642
module module_0 ();
  wire id_1;
  initial begin : LABEL_0
    id_1 = id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    if (id_1) begin : LABEL_0
      if (id_5) id_6 <= $display(id_7, id_1, 1'd0, (id_1));
    end
  end
  module_0 modCall_1 ();
endmodule
