$date
	Sun Oct  9 15:58:30 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2to1_tb $end
$scope module my_fulladd $end
$var wire 1 ! Cin $end
$var wire 1 " x $end
$var wire 1 # y $end
$var reg 1 $ Cout $end
$var reg 1 % s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#2
1%
1#
#4
0#
1"
#6
1$
0%
1#
#8
0$
1%
0#
0"
1!
#10
1$
0%
1#
#12
0#
1"
#16
1%
1#
#18
0$
0%
0#
0"
0!
#28
