# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab2_counter_mixed/lab2_counter_mixed_impl_10/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab2_counter_mixed/lab2_counter_mixed_impl_10/precision.log.suppressed
# Info: [9552]: Activated implementation lab2_counter_mixed_impl_10 in project C:/HDS/CAD/CAD_lib/ps/lab2_counter_mixed/lab2_counter_mixed.psp.
# Info: [15300]: Setting up the design to use synthesis library "maxv.syn"
# Info: [580]: The global max fanout is currently set to 1000 for Altera - MAX V .
# Info: [15326]: Setting Part to: "5M2210ZF324A".
# Info: [15327]: Setting Process to: "5".
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/maxv.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/Increment_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/mux_2_to_1_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/rst_syn_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab2_counter_mixed.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab2_counter_mixed/lab2_counter_mixed_impl_10.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab2_counter(mixed){generic map (width => 8)}: Pre-processing...
# Info: [44506]: Module CAD_lib.rst_syn(behav): Pre-processing...
# Error: [46237]: "C:/HDS/CAD/CAD_lib/hdl/rst_syn_behav.vhd", line 27: Unsupported Clocking style: Signal/Variable out_reset is assigned in async part before sync part ...
# Error: [46292]: Module CAD_lib.rst_syn(behav) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44506]: Module CAD_lib.mux_2_to_1(mixed){generic map (width => 8)}: Pre-processing...
# Info: [44506]: Module CAD_lib.Increment(mixed){generic map (width => 8)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 8)}: Pre-processing...
# Info: [44508]: Module CAD_lib.mux_2_to_1(mixed){generic map (width => 8)}: Compiling...
# Info: [44508]: Module CAD_lib.Increment(mixed){generic map (width => 8)}: Compiling...
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 8)}: Compiling...
# Info: [44523]: Root Module CAD_lib.lab2_counter(mixed){generic map (width => 8)}: Compiling...
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Error: [46259]: Design compilation failed, unsupported or non-rtl constructs detected in the following modules :
# Info: [40000]: CAD_lib.rst_syn(behav)
# Info: [40000]: Please check the log for details pertaining to unsupported or non-rtl construct(s)
# Error: [679]: Unable to elaborate design CAD_lib.lab2_counter(mixed) in vhdl.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab2_counter_mixed/hds/precision.tcl
# COMMAND: save_project
# Info: [9565]: Saved implementation lab2_counter_mixed_impl_10 in project C:/HDS/CAD/CAD_lib/ps/lab2_counter_mixed/lab2_counter_mixed.psp.
save_project
# COMMAND: close_project -discard
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/lab2_counter_mixed/lab2_counter_mixed_impl_10/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab2_counter_mixed/lab2_counter_mixed_impl_10/precision.log.suppressed
# Info: [15300]: Setting up the design to use synthesis library "maxv.syn"
# Info: [580]: The global max fanout is currently set to 1000 for Altera - MAX V .
# Info: [15326]: Setting Part to: "5M2210ZF324A".
# Info: [15327]: Setting Process to: "5".
# Warning: [574]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/maxv.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [9552]: Activated implementation lab2_counter_mixed_impl_10 in project C:/HDS/CAD/CAD_lib/ps/lab2_counter_mixed/lab2_counter_mixed.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/lab2_counter_mixed/lab2_counter_mixed_impl_11.
# Info: [9557]: Created implementation lab2_counter_mixed_impl_11 in project C:/HDS/CAD/CAD_lib/ps/lab2_counter_mixed/lab2_counter_mixed.psp.
