Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 14 16:54:22 2023
| Host         : DESKTOP-M3QN9GM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (4)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: audio_sample_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rec_deb/current_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/reset_address_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: recorder/w_int_address_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.587        0.000                      0                30109        0.025        0.000                      0                30109        2.750        0.000                       0                 23047  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                3.587        0.000                      0                30109        0.025        0.000                      0                30109        2.750        0.000                       0                 23047  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        3.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 tone_detection/change_1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            tone_detection/change_2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 1.279ns (20.813%)  route 4.866ns (79.187%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=23046, routed)       1.722     5.230    tone_detection/clk_100mhz_IBUF_BUFG
    SLICE_X23Y122        FDRE                                         r  tone_detection/change_1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y122        FDRE (Prop_fdre_C_Q)         0.456     5.686 f  tone_detection/change_1_reg[25]/Q
                         net (fo=2, routed)           0.941     6.627    tone_detection/change_1_reg_n_0_[25]
    SLICE_X24Y119        LUT4 (Prop_lut4_I0_O)        0.124     6.751 f  tone_detection/state[1]_i_19/O
                         net (fo=2, routed)           0.576     7.327    tone_detection/state[1]_i_19_n_0
    SLICE_X26Y119        LUT5 (Prop_lut5_I4_O)        0.119     7.446 f  tone_detection/state[1]_i_13/O
                         net (fo=1, routed)           1.113     8.560    tone_detection/state[1]_i_13_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I0_O)        0.332     8.892 f  tone_detection/state[1]_i_7/O
                         net (fo=2, routed)           0.625     9.517    tone_detection/state[1]_i_7_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.641 f  tone_detection/state[1]_i_2/O
                         net (fo=5, routed)           0.608    10.249    tone_detection/state[1]_i_2_n_0
    SLICE_X22Y119        LUT6 (Prop_lut6_I4_O)        0.124    10.373 r  tone_detection/change_2[32]_i_1/O
                         net (fo=93, routed)          1.002    11.376    tone_detection/change_1
    SLICE_X27Y112        FDRE                                         r  tone_detection/change_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=23046, routed)       1.608    14.937    tone_detection/clk_100mhz_IBUF_BUFG
    SLICE_X27Y112        FDRE                                         r  tone_detection/change_2_reg[2]/C
                         clock pessimism              0.266    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X27Y112        FDRE (Setup_fdre_C_CE)      -0.205    14.963    tone_detection/change_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                  3.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 tone_detection/third_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            tone_detection/third_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.398%)  route 0.154ns (54.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=23046, routed)       0.638     1.507    tone_detection/third_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X35Y113        FDRE                                         r  tone_detection/third_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDRE (Prop_fdre_C_Q)         0.128     1.635 r  tone_detection/third_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.154     1.789    tone_detection/third_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[9]
    SLICE_X37Y114        FDRE                                         r  tone_detection/third_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=23046, routed)       0.911     2.025    tone_detection/third_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X37Y114        FDRE                                         r  tone_detection/third_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.254     1.771    
    SLICE_X37Y114        FDRE (Hold_fdre_C_D)        -0.007     1.764    tone_detection/third_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y21   recorder/audio_buffer/BRAM_reg_0_0/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.000       4.750      SLICE_X30Y123  fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y123  fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK



