{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "in_0":["Array",16,"BitIn"],
          "out":["Array",16,"Bit"]
        }],
        "instances":{
          "0const0_":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],0]}
          },
          "3const3_":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],3]}
          },
          "5const5_":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],5]}
          },
          "7const7_":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],7]}
          },
          "add_340_343_344":{
            "genref":"coreir.add",
            "genargs":{"has_cin":["Bool",false], "has_cout":["Bool",false], "width":["Int",16]}
          },
          "add_340_347_348":{
            "genref":"coreir.add",
            "genargs":{"has_cin":["Bool",false], "has_cout":["Bool",false], "width":["Int",16]}
          },
          "add_340_351_352":{
            "genref":"coreir.add",
            "genargs":{"has_cin":["Bool",false], "has_cout":["Bool",false], "width":["Int",16]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1":{
            "genref":"commonlib.LinebufferMem",
            "genargs":{"depth":["Int",10], "width":["Int",16]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1_valid_term":{
            "modref":"coreir.bitterm"
          },
          "lb_p4_clamped_stencil_update_stream$mem_2":{
            "genref":"commonlib.LinebufferMem",
            "genargs":{"depth":["Int",10], "width":["Int",16]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_2_valid_term":{
            "modref":"coreir.bitterm"
          },
          "lb_p4_clamped_stencil_update_stream_wen":{
            "modref":"coreir.bitconst",
            "modargs":{"value":["Int",1]}
          },
          "mul_3423_343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_3465_347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_3507_351":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["0const0_.out","add_340_343_344.in0"],
          ["3const3_.out","mul_3423_343.in1"],
          ["5const5_.out","mul_3465_347.in1"],
          ["7const7_.out","mul_3507_351.in1"],
          ["add_340_343_344.in1","mul_3423_343.out"],
          ["add_340_343_344.out","add_340_347_348.in0"],
          ["add_340_347_348.in1","mul_3465_347.out"],
          ["add_340_347_348.out","add_340_351_352.in0"],
          ["add_340_351_352.in1","mul_3507_351.out"],
          ["add_340_351_352.out","self.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1.rdata","lb_p4_clamped_stencil_update_stream$mem_2.wdata"],
          ["lb_p4_clamped_stencil_update_stream$mem_1.rdata","mul_3465_347.in0"],
          ["lb_p4_clamped_stencil_update_stream$mem_1.valid","lb_p4_clamped_stencil_update_stream$mem_1_valid_term.in"],
          ["lb_p4_clamped_stencil_update_stream$mem_1.wdata","self.in_0"],
          ["lb_p4_clamped_stencil_update_stream$mem_1.wen","lb_p4_clamped_stencil_update_stream_wen.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_2.rdata","mul_3423_343.in0"],
          ["lb_p4_clamped_stencil_update_stream$mem_2.valid","lb_p4_clamped_stencil_update_stream$mem_2_valid_term.in"],
          ["lb_p4_clamped_stencil_update_stream$mem_2.wen","lb_p4_clamped_stencil_update_stream_wen.out"],
          ["mul_3507_351.in0","self.in_0"]
        ]
      },
      "Linebuffer_U0":{
        "type":["Record",{
          "out_2_0":["Array",16,"Bit"],
          "out_1_0":["Array",16,"Bit"],
          "out_0_0":["Array",16,"Bit"],
          "in":["Array",16,"BitIn"],
          "wen":"BitIn"
        }],
        "instances":{
          "mem_1":{
            "genref":"commonlib.LinebufferMem",
            "genargs":{"depth":["Int",10], "width":["Int",16]}
          },
          "mem_1_valid_term":{
            "modref":"coreir.bitterm"
          },
          "mem_2":{
            "genref":"commonlib.LinebufferMem",
            "genargs":{"depth":["Int",10], "width":["Int",16]}
          },
          "mem_2_valid_term":{
            "modref":"coreir.bitterm"
          }
        },
        "connections":[
          ["mem_1.rdata","mem_2.wdata"],
          ["mem_1.rdata","self.out_1_0"],
          ["mem_1.valid","mem_1_valid_term.in"],
          ["mem_1.wdata","self.in"],
          ["mem_1.wen","self.wen"],
          ["mem_2.rdata","self.out_0_0"],
          ["mem_2.valid","mem_2_valid_term.in"],
          ["mem_2.wen","self.wen"],
          ["self.in","self.out_2_0"]
        ]
      }
    }
  }
}
}