
P6_Ultrasound.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000834c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  080084e0  080084e0  000184e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800891c  0800891c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800891c  0800891c  0001891c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008924  08008924  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008924  08008924  00018924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008928  08008928  00018928  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800892c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000370  200001dc  08008b08  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000054c  08008b08  0002054c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000133a5  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002729  00000000  00000000  000335b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  00035ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f10  00000000  00000000  00036ce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028355  00000000  00000000  00037bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011863  00000000  00000000  0005ff4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f58fd  00000000  00000000  000717b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001670ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005470  00000000  00000000  00167100  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080084c4 	.word	0x080084c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080084c4 	.word	0x080084c4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ea4:	f000 fce8 	bl	8001878 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea8:	f000 f82e 	bl	8000f08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eac:	f000 f96e 	bl	800118c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000eb0:	f000 f93c 	bl	800112c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000eb4:	f000 f87a 	bl	8000fac <MX_TIM3_Init>
  MX_TIM4_Init();
 8000eb8:	f000 f8ea 	bl	8001090 <MX_TIM4_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  HAL_UART_Receive_IT(&huart2, &ch, 1);
  HAL_TIM_Base_Start(&usTIM);
 8000ebc:	480d      	ldr	r0, [pc, #52]	; (8000ef4 <main+0x54>)
 8000ebe:	f002 fc0d 	bl	80036dc <HAL_TIM_Base_Start>
  while (1)
  {



	  distance = read_ultrasound();
 8000ec2:	f000 fc55 	bl	8001770 <read_ultrasound>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	4a0b      	ldr	r2, [pc, #44]	; (8000ef8 <main+0x58>)
 8000eca:	6013      	str	r3, [r2, #0]
	  sprintf((char *) out_buffer, "Distance:\t%ld\n", distance);
 8000ecc:	4b0a      	ldr	r3, [pc, #40]	; (8000ef8 <main+0x58>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	490a      	ldr	r1, [pc, #40]	; (8000efc <main+0x5c>)
 8000ed4:	480a      	ldr	r0, [pc, #40]	; (8000f00 <main+0x60>)
 8000ed6:	f005 f8c9 	bl	800606c <siprintf>
	  HAL_UART_Transmit(&huart2, out_buffer, strlen((char *) out_buffer), HAL_MAX_DELAY);
 8000eda:	4809      	ldr	r0, [pc, #36]	; (8000f00 <main+0x60>)
 8000edc:	f7ff f978 	bl	80001d0 <strlen>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee8:	4905      	ldr	r1, [pc, #20]	; (8000f00 <main+0x60>)
 8000eea:	4806      	ldr	r0, [pc, #24]	; (8000f04 <main+0x64>)
 8000eec:	f003 fd12 	bl	8004914 <HAL_UART_Transmit>
	  distance = read_ultrasound();
 8000ef0:	e7e7      	b.n	8000ec2 <main+0x22>
 8000ef2:	bf00      	nop
 8000ef4:	20000218 	.word	0x20000218
 8000ef8:	200001f8 	.word	0x200001f8
 8000efc:	080084e0 	.word	0x080084e0
 8000f00:	20000264 	.word	0x20000264
 8000f04:	200004b0 	.word	0x200004b0

08000f08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b096      	sub	sp, #88	; 0x58
 8000f0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f0e:	f107 0314 	add.w	r3, r7, #20
 8000f12:	2244      	movs	r2, #68	; 0x44
 8000f14:	2100      	movs	r1, #0
 8000f16:	4618      	mov	r0, r3
 8000f18:	f004 fc36 	bl	8005788 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f1c:	463b      	mov	r3, r7
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]
 8000f26:	60da      	str	r2, [r3, #12]
 8000f28:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f2a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f2e:	f001 f87f 	bl	8002030 <HAL_PWREx_ControlVoltageScaling>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000f38:	f000 f992 	bl	8001260 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000f3c:	2310      	movs	r3, #16
 8000f3e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f40:	2301      	movs	r3, #1
 8000f42:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000f44:	2300      	movs	r3, #0
 8000f46:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000f48:	2360      	movs	r3, #96	; 0x60
 8000f4a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000f50:	2301      	movs	r3, #1
 8000f52:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f54:	2301      	movs	r3, #1
 8000f56:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000f58:	2328      	movs	r3, #40	; 0x28
 8000f5a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f5c:	2307      	movs	r3, #7
 8000f5e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f60:	2302      	movs	r3, #2
 8000f62:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f64:	2302      	movs	r3, #2
 8000f66:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f68:	f107 0314 	add.w	r3, r7, #20
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f001 f8b5 	bl	80020dc <HAL_RCC_OscConfig>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000f78:	f000 f972 	bl	8001260 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f7c:	230f      	movs	r3, #15
 8000f7e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f80:	2303      	movs	r3, #3
 8000f82:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f84:	2300      	movs	r3, #0
 8000f86:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f90:	463b      	mov	r3, r7
 8000f92:	2104      	movs	r1, #4
 8000f94:	4618      	mov	r0, r3
 8000f96:	f001 fc87 	bl	80028a8 <HAL_RCC_ClockConfig>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000fa0:	f000 f95e 	bl	8001260 <Error_Handler>
  }
}
 8000fa4:	bf00      	nop
 8000fa6:	3758      	adds	r7, #88	; 0x58
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b08c      	sub	sp, #48	; 0x30
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fb2:	f107 0320 	add.w	r3, r7, #32
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
 8000fba:	605a      	str	r2, [r3, #4]
 8000fbc:	609a      	str	r2, [r3, #8]
 8000fbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000fcc:	1d3b      	adds	r3, r7, #4
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	609a      	str	r2, [r3, #8]
 8000fd6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000fd8:	4b2b      	ldr	r3, [pc, #172]	; (8001088 <MX_TIM3_Init+0xdc>)
 8000fda:	4a2c      	ldr	r2, [pc, #176]	; (800108c <MX_TIM3_Init+0xe0>)
 8000fdc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 8000fde:	4b2a      	ldr	r3, [pc, #168]	; (8001088 <MX_TIM3_Init+0xdc>)
 8000fe0:	224f      	movs	r2, #79	; 0x4f
 8000fe2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fe4:	4b28      	ldr	r3, [pc, #160]	; (8001088 <MX_TIM3_Init+0xdc>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000fea:	4b27      	ldr	r3, [pc, #156]	; (8001088 <MX_TIM3_Init+0xdc>)
 8000fec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ff0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ff2:	4b25      	ldr	r3, [pc, #148]	; (8001088 <MX_TIM3_Init+0xdc>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ff8:	4b23      	ldr	r3, [pc, #140]	; (8001088 <MX_TIM3_Init+0xdc>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ffe:	4822      	ldr	r0, [pc, #136]	; (8001088 <MX_TIM3_Init+0xdc>)
 8001000:	f002 fb14 	bl	800362c <HAL_TIM_Base_Init>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 800100a:	f000 f929 	bl	8001260 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800100e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001012:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001014:	f107 0320 	add.w	r3, r7, #32
 8001018:	4619      	mov	r1, r3
 800101a:	481b      	ldr	r0, [pc, #108]	; (8001088 <MX_TIM3_Init+0xdc>)
 800101c:	f002 ffd5 	bl	8003fca <HAL_TIM_ConfigClockSource>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001026:	f000 f91b 	bl	8001260 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800102a:	4817      	ldr	r0, [pc, #92]	; (8001088 <MX_TIM3_Init+0xdc>)
 800102c:	f002 fbbe 	bl	80037ac <HAL_TIM_IC_Init>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001036:	f000 f913 	bl	8001260 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800103e:	2300      	movs	r3, #0
 8001040:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001042:	f107 0314 	add.w	r3, r7, #20
 8001046:	4619      	mov	r1, r3
 8001048:	480f      	ldr	r0, [pc, #60]	; (8001088 <MX_TIM3_Init+0xdc>)
 800104a:	f003 fb6f 	bl	800472c <HAL_TIMEx_MasterConfigSynchronization>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 8001054:	f000 f904 	bl	8001260 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001058:	230a      	movs	r3, #10
 800105a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800105c:	2301      	movs	r3, #1
 800105e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001060:	2300      	movs	r3, #0
 8001062:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 4;
 8001064:	2304      	movs	r3, #4
 8001066:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	2200      	movs	r2, #0
 800106c:	4619      	mov	r1, r3
 800106e:	4806      	ldr	r0, [pc, #24]	; (8001088 <MX_TIM3_Init+0xdc>)
 8001070:	f002 ff17 	bl	8003ea2 <HAL_TIM_IC_ConfigChannel>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 800107a:	f000 f8f1 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800107e:	bf00      	nop
 8001080:	3730      	adds	r7, #48	; 0x30
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000464 	.word	0x20000464
 800108c:	40000400 	.word	0x40000400

08001090 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001096:	f107 0310 	add.w	r3, r7, #16
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010a4:	1d3b      	adds	r3, r7, #4
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	605a      	str	r2, [r3, #4]
 80010ac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80010ae:	4b1d      	ldr	r3, [pc, #116]	; (8001124 <MX_TIM4_Init+0x94>)
 80010b0:	4a1d      	ldr	r2, [pc, #116]	; (8001128 <MX_TIM4_Init+0x98>)
 80010b2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 80-1;
 80010b4:	4b1b      	ldr	r3, [pc, #108]	; (8001124 <MX_TIM4_Init+0x94>)
 80010b6:	224f      	movs	r2, #79	; 0x4f
 80010b8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ba:	4b1a      	ldr	r3, [pc, #104]	; (8001124 <MX_TIM4_Init+0x94>)
 80010bc:	2200      	movs	r2, #0
 80010be:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80010c0:	4b18      	ldr	r3, [pc, #96]	; (8001124 <MX_TIM4_Init+0x94>)
 80010c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010c6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010c8:	4b16      	ldr	r3, [pc, #88]	; (8001124 <MX_TIM4_Init+0x94>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ce:	4b15      	ldr	r3, [pc, #84]	; (8001124 <MX_TIM4_Init+0x94>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80010d4:	4813      	ldr	r0, [pc, #76]	; (8001124 <MX_TIM4_Init+0x94>)
 80010d6:	f002 faa9 	bl	800362c <HAL_TIM_Base_Init>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80010e0:	f000 f8be 	bl	8001260 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80010ea:	f107 0310 	add.w	r3, r7, #16
 80010ee:	4619      	mov	r1, r3
 80010f0:	480c      	ldr	r0, [pc, #48]	; (8001124 <MX_TIM4_Init+0x94>)
 80010f2:	f002 ff6a 	bl	8003fca <HAL_TIM_ConfigClockSource>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80010fc:	f000 f8b0 	bl	8001260 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001100:	2300      	movs	r3, #0
 8001102:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001108:	1d3b      	adds	r3, r7, #4
 800110a:	4619      	mov	r1, r3
 800110c:	4805      	ldr	r0, [pc, #20]	; (8001124 <MX_TIM4_Init+0x94>)
 800110e:	f003 fb0d 	bl	800472c <HAL_TIMEx_MasterConfigSynchronization>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001118:	f000 f8a2 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800111c:	bf00      	nop
 800111e:	3720      	adds	r7, #32
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000218 	.word	0x20000218
 8001128:	40000800 	.word	0x40000800

0800112c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001130:	4b14      	ldr	r3, [pc, #80]	; (8001184 <MX_USART2_UART_Init+0x58>)
 8001132:	4a15      	ldr	r2, [pc, #84]	; (8001188 <MX_USART2_UART_Init+0x5c>)
 8001134:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001136:	4b13      	ldr	r3, [pc, #76]	; (8001184 <MX_USART2_UART_Init+0x58>)
 8001138:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800113c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800113e:	4b11      	ldr	r3, [pc, #68]	; (8001184 <MX_USART2_UART_Init+0x58>)
 8001140:	2200      	movs	r2, #0
 8001142:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001144:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <MX_USART2_UART_Init+0x58>)
 8001146:	2200      	movs	r2, #0
 8001148:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800114a:	4b0e      	ldr	r3, [pc, #56]	; (8001184 <MX_USART2_UART_Init+0x58>)
 800114c:	2200      	movs	r2, #0
 800114e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001150:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <MX_USART2_UART_Init+0x58>)
 8001152:	220c      	movs	r2, #12
 8001154:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001156:	4b0b      	ldr	r3, [pc, #44]	; (8001184 <MX_USART2_UART_Init+0x58>)
 8001158:	2200      	movs	r2, #0
 800115a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800115c:	4b09      	ldr	r3, [pc, #36]	; (8001184 <MX_USART2_UART_Init+0x58>)
 800115e:	2200      	movs	r2, #0
 8001160:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001162:	4b08      	ldr	r3, [pc, #32]	; (8001184 <MX_USART2_UART_Init+0x58>)
 8001164:	2200      	movs	r2, #0
 8001166:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001168:	4b06      	ldr	r3, [pc, #24]	; (8001184 <MX_USART2_UART_Init+0x58>)
 800116a:	2200      	movs	r2, #0
 800116c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800116e:	4805      	ldr	r0, [pc, #20]	; (8001184 <MX_USART2_UART_Init+0x58>)
 8001170:	f003 fb82 	bl	8004878 <HAL_UART_Init>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800117a:	f000 f871 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	200004b0 	.word	0x200004b0
 8001188:	40004400 	.word	0x40004400

0800118c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08a      	sub	sp, #40	; 0x28
 8001190:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001192:	f107 0314 	add.w	r3, r7, #20
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	605a      	str	r2, [r3, #4]
 800119c:	609a      	str	r2, [r3, #8]
 800119e:	60da      	str	r2, [r3, #12]
 80011a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011a2:	4b2c      	ldr	r3, [pc, #176]	; (8001254 <MX_GPIO_Init+0xc8>)
 80011a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011a6:	4a2b      	ldr	r2, [pc, #172]	; (8001254 <MX_GPIO_Init+0xc8>)
 80011a8:	f043 0304 	orr.w	r3, r3, #4
 80011ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ae:	4b29      	ldr	r3, [pc, #164]	; (8001254 <MX_GPIO_Init+0xc8>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b2:	f003 0304 	and.w	r3, r3, #4
 80011b6:	613b      	str	r3, [r7, #16]
 80011b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011ba:	4b26      	ldr	r3, [pc, #152]	; (8001254 <MX_GPIO_Init+0xc8>)
 80011bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011be:	4a25      	ldr	r2, [pc, #148]	; (8001254 <MX_GPIO_Init+0xc8>)
 80011c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011c6:	4b23      	ldr	r3, [pc, #140]	; (8001254 <MX_GPIO_Init+0xc8>)
 80011c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ce:	60fb      	str	r3, [r7, #12]
 80011d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d2:	4b20      	ldr	r3, [pc, #128]	; (8001254 <MX_GPIO_Init+0xc8>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d6:	4a1f      	ldr	r2, [pc, #124]	; (8001254 <MX_GPIO_Init+0xc8>)
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011de:	4b1d      	ldr	r3, [pc, #116]	; (8001254 <MX_GPIO_Init+0xc8>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	60bb      	str	r3, [r7, #8]
 80011e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ea:	4b1a      	ldr	r3, [pc, #104]	; (8001254 <MX_GPIO_Init+0xc8>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ee:	4a19      	ldr	r2, [pc, #100]	; (8001254 <MX_GPIO_Init+0xc8>)
 80011f0:	f043 0302 	orr.w	r3, r3, #2
 80011f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011f6:	4b17      	ldr	r3, [pc, #92]	; (8001254 <MX_GPIO_Init+0xc8>)
 80011f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	607b      	str	r3, [r7, #4]
 8001200:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|TRIG_Pin, GPIO_PIN_RESET);
 8001202:	2200      	movs	r2, #0
 8001204:	f44f 7190 	mov.w	r1, #288	; 0x120
 8001208:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800120c:	f000 feea 	bl	8001fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001210:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001214:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001216:	4b10      	ldr	r3, [pc, #64]	; (8001258 <MX_GPIO_Init+0xcc>)
 8001218:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800121e:	f107 0314 	add.w	r3, r7, #20
 8001222:	4619      	mov	r1, r3
 8001224:	480d      	ldr	r0, [pc, #52]	; (800125c <MX_GPIO_Init+0xd0>)
 8001226:	f000 fd33 	bl	8001c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin TRIG_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|TRIG_Pin;
 800122a:	f44f 7390 	mov.w	r3, #288	; 0x120
 800122e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001230:	2301      	movs	r3, #1
 8001232:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001238:	2300      	movs	r3, #0
 800123a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123c:	f107 0314 	add.w	r3, r7, #20
 8001240:	4619      	mov	r1, r3
 8001242:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001246:	f000 fd23 	bl	8001c90 <HAL_GPIO_Init>

}
 800124a:	bf00      	nop
 800124c:	3728      	adds	r7, #40	; 0x28
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	40021000 	.word	0x40021000
 8001258:	10210000 	.word	0x10210000
 800125c:	48000800 	.word	0x48000800

08001260 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001264:	b672      	cpsid	i
}
 8001266:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001268:	e7fe      	b.n	8001268 <Error_Handler+0x8>
	...

0800126c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001272:	4b0f      	ldr	r3, [pc, #60]	; (80012b0 <HAL_MspInit+0x44>)
 8001274:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001276:	4a0e      	ldr	r2, [pc, #56]	; (80012b0 <HAL_MspInit+0x44>)
 8001278:	f043 0301 	orr.w	r3, r3, #1
 800127c:	6613      	str	r3, [r2, #96]	; 0x60
 800127e:	4b0c      	ldr	r3, [pc, #48]	; (80012b0 <HAL_MspInit+0x44>)
 8001280:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	607b      	str	r3, [r7, #4]
 8001288:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800128a:	4b09      	ldr	r3, [pc, #36]	; (80012b0 <HAL_MspInit+0x44>)
 800128c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800128e:	4a08      	ldr	r2, [pc, #32]	; (80012b0 <HAL_MspInit+0x44>)
 8001290:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001294:	6593      	str	r3, [r2, #88]	; 0x58
 8001296:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <HAL_MspInit+0x44>)
 8001298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800129a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800129e:	603b      	str	r3, [r7, #0]
 80012a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	40021000 	.word	0x40021000

080012b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08a      	sub	sp, #40	; 0x28
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012bc:	f107 0314 	add.w	r3, r7, #20
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]
 80012c8:	60da      	str	r2, [r3, #12]
 80012ca:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a24      	ldr	r2, [pc, #144]	; (8001364 <HAL_TIM_Base_MspInit+0xb0>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d131      	bne.n	800133a <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80012d6:	4b24      	ldr	r3, [pc, #144]	; (8001368 <HAL_TIM_Base_MspInit+0xb4>)
 80012d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012da:	4a23      	ldr	r2, [pc, #140]	; (8001368 <HAL_TIM_Base_MspInit+0xb4>)
 80012dc:	f043 0302 	orr.w	r3, r3, #2
 80012e0:	6593      	str	r3, [r2, #88]	; 0x58
 80012e2:	4b21      	ldr	r3, [pc, #132]	; (8001368 <HAL_TIM_Base_MspInit+0xb4>)
 80012e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012e6:	f003 0302 	and.w	r3, r3, #2
 80012ea:	613b      	str	r3, [r7, #16]
 80012ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ee:	4b1e      	ldr	r3, [pc, #120]	; (8001368 <HAL_TIM_Base_MspInit+0xb4>)
 80012f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f2:	4a1d      	ldr	r2, [pc, #116]	; (8001368 <HAL_TIM_Base_MspInit+0xb4>)
 80012f4:	f043 0301 	orr.w	r3, r3, #1
 80012f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012fa:	4b1b      	ldr	r3, [pc, #108]	; (8001368 <HAL_TIM_Base_MspInit+0xb4>)
 80012fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fe:	f003 0301 	and.w	r3, r3, #1
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ECHO_Pin;
 8001306:	2340      	movs	r3, #64	; 0x40
 8001308:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130a:	2302      	movs	r3, #2
 800130c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001312:	2300      	movs	r3, #0
 8001314:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001316:	2302      	movs	r3, #2
 8001318:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 800131a:	f107 0314 	add.w	r3, r7, #20
 800131e:	4619      	mov	r1, r3
 8001320:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001324:	f000 fcb4 	bl	8001c90 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001328:	2200      	movs	r2, #0
 800132a:	2100      	movs	r1, #0
 800132c:	201d      	movs	r0, #29
 800132e:	f000 fbfa 	bl	8001b26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001332:	201d      	movs	r0, #29
 8001334:	f000 fc13 	bl	8001b5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001338:	e010      	b.n	800135c <HAL_TIM_Base_MspInit+0xa8>
  else if(htim_base->Instance==TIM4)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a0b      	ldr	r2, [pc, #44]	; (800136c <HAL_TIM_Base_MspInit+0xb8>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d10b      	bne.n	800135c <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001344:	4b08      	ldr	r3, [pc, #32]	; (8001368 <HAL_TIM_Base_MspInit+0xb4>)
 8001346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001348:	4a07      	ldr	r2, [pc, #28]	; (8001368 <HAL_TIM_Base_MspInit+0xb4>)
 800134a:	f043 0304 	orr.w	r3, r3, #4
 800134e:	6593      	str	r3, [r2, #88]	; 0x58
 8001350:	4b05      	ldr	r3, [pc, #20]	; (8001368 <HAL_TIM_Base_MspInit+0xb4>)
 8001352:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001354:	f003 0304 	and.w	r3, r3, #4
 8001358:	60bb      	str	r3, [r7, #8]
 800135a:	68bb      	ldr	r3, [r7, #8]
}
 800135c:	bf00      	nop
 800135e:	3728      	adds	r7, #40	; 0x28
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40000400 	.word	0x40000400
 8001368:	40021000 	.word	0x40021000
 800136c:	40000800 	.word	0x40000800

08001370 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b0ac      	sub	sp, #176	; 0xb0
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001378:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
 8001386:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001388:	f107 0314 	add.w	r3, r7, #20
 800138c:	2288      	movs	r2, #136	; 0x88
 800138e:	2100      	movs	r1, #0
 8001390:	4618      	mov	r0, r3
 8001392:	f004 f9f9 	bl	8005788 <memset>
  if(huart->Instance==USART2)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a25      	ldr	r2, [pc, #148]	; (8001430 <HAL_UART_MspInit+0xc0>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d143      	bne.n	8001428 <HAL_UART_MspInit+0xb8>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013a0:	2302      	movs	r3, #2
 80013a2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80013a4:	2300      	movs	r3, #0
 80013a6:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013a8:	f107 0314 	add.w	r3, r7, #20
 80013ac:	4618      	mov	r0, r3
 80013ae:	f001 fc81 	bl	8002cb4 <HAL_RCCEx_PeriphCLKConfig>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80013b8:	f7ff ff52 	bl	8001260 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013bc:	4b1d      	ldr	r3, [pc, #116]	; (8001434 <HAL_UART_MspInit+0xc4>)
 80013be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013c0:	4a1c      	ldr	r2, [pc, #112]	; (8001434 <HAL_UART_MspInit+0xc4>)
 80013c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013c6:	6593      	str	r3, [r2, #88]	; 0x58
 80013c8:	4b1a      	ldr	r3, [pc, #104]	; (8001434 <HAL_UART_MspInit+0xc4>)
 80013ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d0:	613b      	str	r3, [r7, #16]
 80013d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d4:	4b17      	ldr	r3, [pc, #92]	; (8001434 <HAL_UART_MspInit+0xc4>)
 80013d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d8:	4a16      	ldr	r2, [pc, #88]	; (8001434 <HAL_UART_MspInit+0xc4>)
 80013da:	f043 0301 	orr.w	r3, r3, #1
 80013de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013e0:	4b14      	ldr	r3, [pc, #80]	; (8001434 <HAL_UART_MspInit+0xc4>)
 80013e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e4:	f003 0301 	and.w	r3, r3, #1
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80013ec:	230c      	movs	r3, #12
 80013ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f2:	2302      	movs	r3, #2
 80013f4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013fe:	2303      	movs	r3, #3
 8001400:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001404:	2307      	movs	r3, #7
 8001406:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800140e:	4619      	mov	r1, r3
 8001410:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001414:	f000 fc3c 	bl	8001c90 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001418:	2200      	movs	r2, #0
 800141a:	2100      	movs	r1, #0
 800141c:	2026      	movs	r0, #38	; 0x26
 800141e:	f000 fb82 	bl	8001b26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001422:	2026      	movs	r0, #38	; 0x26
 8001424:	f000 fb9b 	bl	8001b5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001428:	bf00      	nop
 800142a:	37b0      	adds	r7, #176	; 0xb0
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40004400 	.word	0x40004400
 8001434:	40021000 	.word	0x40021000

08001438 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800143c:	e7fe      	b.n	800143c <NMI_Handler+0x4>

0800143e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800143e:	b480      	push	{r7}
 8001440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001442:	e7fe      	b.n	8001442 <HardFault_Handler+0x4>

08001444 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001448:	e7fe      	b.n	8001448 <MemManage_Handler+0x4>

0800144a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800144a:	b480      	push	{r7}
 800144c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800144e:	e7fe      	b.n	800144e <BusFault_Handler+0x4>

08001450 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001454:	e7fe      	b.n	8001454 <UsageFault_Handler+0x4>

08001456 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001456:	b480      	push	{r7}
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800145a:	bf00      	nop
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001472:	b480      	push	{r7}
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001484:	f000 fa54 	bl	8001930 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}

0800148c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001490:	4802      	ldr	r0, [pc, #8]	; (800149c <TIM3_IRQHandler+0x10>)
 8001492:	f002 fbe7 	bl	8003c64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000464 	.word	0x20000464

080014a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014a4:	4802      	ldr	r0, [pc, #8]	; (80014b0 <USART2_IRQHandler+0x10>)
 80014a6:	f003 fac9 	bl	8004a3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	200004b0 	.word	0x200004b0

080014b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
	return 1;
 80014b8:	2301      	movs	r3, #1
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <_kill>:

int _kill(int pid, int sig)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80014ce:	f004 f931 	bl	8005734 <__errno>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2216      	movs	r2, #22
 80014d6:	601a      	str	r2, [r3, #0]
	return -1;
 80014d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <_exit>:

void _exit (int status)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80014ec:	f04f 31ff 	mov.w	r1, #4294967295
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f7ff ffe7 	bl	80014c4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80014f6:	e7fe      	b.n	80014f6 <_exit+0x12>

080014f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	e00a      	b.n	8001520 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800150a:	f3af 8000 	nop.w
 800150e:	4601      	mov	r1, r0
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	60ba      	str	r2, [r7, #8]
 8001516:	b2ca      	uxtb	r2, r1
 8001518:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	3301      	adds	r3, #1
 800151e:	617b      	str	r3, [r7, #20]
 8001520:	697a      	ldr	r2, [r7, #20]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	429a      	cmp	r2, r3
 8001526:	dbf0      	blt.n	800150a <_read+0x12>
	}

return len;
 8001528:	687b      	ldr	r3, [r7, #4]
}
 800152a:	4618      	mov	r0, r3
 800152c:	3718      	adds	r7, #24
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}

08001532 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	b086      	sub	sp, #24
 8001536:	af00      	add	r7, sp, #0
 8001538:	60f8      	str	r0, [r7, #12]
 800153a:	60b9      	str	r1, [r7, #8]
 800153c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153e:	2300      	movs	r3, #0
 8001540:	617b      	str	r3, [r7, #20]
 8001542:	e009      	b.n	8001558 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	1c5a      	adds	r2, r3, #1
 8001548:	60ba      	str	r2, [r7, #8]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	4618      	mov	r0, r3
 800154e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	3301      	adds	r3, #1
 8001556:	617b      	str	r3, [r7, #20]
 8001558:	697a      	ldr	r2, [r7, #20]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	429a      	cmp	r2, r3
 800155e:	dbf1      	blt.n	8001544 <_write+0x12>
	}
	return len;
 8001560:	687b      	ldr	r3, [r7, #4]
}
 8001562:	4618      	mov	r0, r3
 8001564:	3718      	adds	r7, #24
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <_close>:

int _close(int file)
{
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
	return -1;
 8001572:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001576:	4618      	mov	r0, r3
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr

08001582 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001582:	b480      	push	{r7}
 8001584:	b083      	sub	sp, #12
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
 800158a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001592:	605a      	str	r2, [r3, #4]
	return 0;
 8001594:	2300      	movs	r3, #0
}
 8001596:	4618      	mov	r0, r3
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <_isatty>:

int _isatty(int file)
{
 80015a2:	b480      	push	{r7}
 80015a4:	b083      	sub	sp, #12
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
	return 1;
 80015aa:	2301      	movs	r3, #1
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
	return 0;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3714      	adds	r7, #20
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
	...

080015d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015dc:	4a14      	ldr	r2, [pc, #80]	; (8001630 <_sbrk+0x5c>)
 80015de:	4b15      	ldr	r3, [pc, #84]	; (8001634 <_sbrk+0x60>)
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015e8:	4b13      	ldr	r3, [pc, #76]	; (8001638 <_sbrk+0x64>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d102      	bne.n	80015f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015f0:	4b11      	ldr	r3, [pc, #68]	; (8001638 <_sbrk+0x64>)
 80015f2:	4a12      	ldr	r2, [pc, #72]	; (800163c <_sbrk+0x68>)
 80015f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015f6:	4b10      	ldr	r3, [pc, #64]	; (8001638 <_sbrk+0x64>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4413      	add	r3, r2
 80015fe:	693a      	ldr	r2, [r7, #16]
 8001600:	429a      	cmp	r2, r3
 8001602:	d207      	bcs.n	8001614 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001604:	f004 f896 	bl	8005734 <__errno>
 8001608:	4603      	mov	r3, r0
 800160a:	220c      	movs	r2, #12
 800160c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800160e:	f04f 33ff 	mov.w	r3, #4294967295
 8001612:	e009      	b.n	8001628 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001614:	4b08      	ldr	r3, [pc, #32]	; (8001638 <_sbrk+0x64>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800161a:	4b07      	ldr	r3, [pc, #28]	; (8001638 <_sbrk+0x64>)
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4413      	add	r3, r2
 8001622:	4a05      	ldr	r2, [pc, #20]	; (8001638 <_sbrk+0x64>)
 8001624:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001626:	68fb      	ldr	r3, [r7, #12]
}
 8001628:	4618      	mov	r0, r3
 800162a:	3718      	adds	r7, #24
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20018000 	.word	0x20018000
 8001634:	00000400 	.word	0x00000400
 8001638:	200001fc 	.word	0x200001fc
 800163c:	20000550 	.word	0x20000550

08001640 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001644:	4b15      	ldr	r3, [pc, #84]	; (800169c <SystemInit+0x5c>)
 8001646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800164a:	4a14      	ldr	r2, [pc, #80]	; (800169c <SystemInit+0x5c>)
 800164c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001650:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001654:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <SystemInit+0x60>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a11      	ldr	r2, [pc, #68]	; (80016a0 <SystemInit+0x60>)
 800165a:	f043 0301 	orr.w	r3, r3, #1
 800165e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001660:	4b0f      	ldr	r3, [pc, #60]	; (80016a0 <SystemInit+0x60>)
 8001662:	2200      	movs	r2, #0
 8001664:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001666:	4b0e      	ldr	r3, [pc, #56]	; (80016a0 <SystemInit+0x60>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a0d      	ldr	r2, [pc, #52]	; (80016a0 <SystemInit+0x60>)
 800166c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001670:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001674:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001676:	4b0a      	ldr	r3, [pc, #40]	; (80016a0 <SystemInit+0x60>)
 8001678:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800167c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800167e:	4b08      	ldr	r3, [pc, #32]	; (80016a0 <SystemInit+0x60>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a07      	ldr	r2, [pc, #28]	; (80016a0 <SystemInit+0x60>)
 8001684:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001688:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800168a:	4b05      	ldr	r3, [pc, #20]	; (80016a0 <SystemInit+0x60>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]
}
 8001690:	bf00      	nop
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	e000ed00 	.word	0xe000ed00
 80016a0:	40021000 	.word	0x40021000

080016a4 <usDelay>:
uint32_t edge1 = 0, edge2 = 0;
uint8_t read_done = 0;
const float speed_of_sound = 0.343/2;
uint8_t tst = 0;

void usDelay(uint32_t uSec){
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
    usTIM.Instance->ARR = uSec - 1;
 80016ac:	4b17      	ldr	r3, [pc, #92]	; (800170c <usDelay+0x68>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	3a01      	subs	r2, #1
 80016b4:	62da      	str	r2, [r3, #44]	; 0x2c
    usTIM.Instance->EGR = 1;
 80016b6:	4b15      	ldr	r3, [pc, #84]	; (800170c <usDelay+0x68>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2201      	movs	r2, #1
 80016bc:	615a      	str	r2, [r3, #20]
    usTIM.Instance->SR &= ~TIM_SR_UIF_Msk;
 80016be:	4b13      	ldr	r3, [pc, #76]	; (800170c <usDelay+0x68>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	691a      	ldr	r2, [r3, #16]
 80016c4:	4b11      	ldr	r3, [pc, #68]	; (800170c <usDelay+0x68>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f022 0201 	bic.w	r2, r2, #1
 80016cc:	611a      	str	r2, [r3, #16]
    usTIM.Instance->CR1 |= 1;
 80016ce:	4b0f      	ldr	r3, [pc, #60]	; (800170c <usDelay+0x68>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b0d      	ldr	r3, [pc, #52]	; (800170c <usDelay+0x68>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f042 0201 	orr.w	r2, r2, #1
 80016dc:	601a      	str	r2, [r3, #0]
    while((usTIM.Instance->SR & TIM_SR_UIF_Msk) != 1);
 80016de:	bf00      	nop
 80016e0:	4b0a      	ldr	r3, [pc, #40]	; (800170c <usDelay+0x68>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	691b      	ldr	r3, [r3, #16]
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d1f8      	bne.n	80016e0 <usDelay+0x3c>
    usTIM.Instance->SR &= ~TIM_SR_UIF_Msk;
 80016ee:	4b07      	ldr	r3, [pc, #28]	; (800170c <usDelay+0x68>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	691a      	ldr	r2, [r3, #16]
 80016f4:	4b05      	ldr	r3, [pc, #20]	; (800170c <usDelay+0x68>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f022 0201 	bic.w	r2, r2, #1
 80016fc:	611a      	str	r2, [r3, #16]

}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	20000218 	.word	0x20000218

08001710 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
    if (echoNum == 0){
 8001718:	4b11      	ldr	r3, [pc, #68]	; (8001760 <HAL_TIM_IC_CaptureCallback+0x50>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d10a      	bne.n	8001736 <HAL_TIM_IC_CaptureCallback+0x26>
        edge1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001720:	2100      	movs	r1, #0
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f002 fd18 	bl	8004158 <HAL_TIM_ReadCapturedValue>
 8001728:	4603      	mov	r3, r0
 800172a:	4a0e      	ldr	r2, [pc, #56]	; (8001764 <HAL_TIM_IC_CaptureCallback+0x54>)
 800172c:	6013      	str	r3, [r2, #0]

        echoNum = 1;
 800172e:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <HAL_TIM_IC_CaptureCallback+0x50>)
 8001730:	2201      	movs	r2, #1
 8001732:	701a      	strb	r2, [r3, #0]
        edge2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);

        echoNum = 0;
        read_done = 1;
    }
}
 8001734:	e010      	b.n	8001758 <HAL_TIM_IC_CaptureCallback+0x48>
    } else if (echoNum == 1){
 8001736:	4b0a      	ldr	r3, [pc, #40]	; (8001760 <HAL_TIM_IC_CaptureCallback+0x50>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	2b01      	cmp	r3, #1
 800173c:	d10c      	bne.n	8001758 <HAL_TIM_IC_CaptureCallback+0x48>
        edge2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800173e:	2100      	movs	r1, #0
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f002 fd09 	bl	8004158 <HAL_TIM_ReadCapturedValue>
 8001746:	4603      	mov	r3, r0
 8001748:	4a07      	ldr	r2, [pc, #28]	; (8001768 <HAL_TIM_IC_CaptureCallback+0x58>)
 800174a:	6013      	str	r3, [r2, #0]
        echoNum = 0;
 800174c:	4b04      	ldr	r3, [pc, #16]	; (8001760 <HAL_TIM_IC_CaptureCallback+0x50>)
 800174e:	2200      	movs	r2, #0
 8001750:	701a      	strb	r2, [r3, #0]
        read_done = 1;
 8001752:	4b06      	ldr	r3, [pc, #24]	; (800176c <HAL_TIM_IC_CaptureCallback+0x5c>)
 8001754:	2201      	movs	r2, #1
 8001756:	701a      	strb	r2, [r3, #0]
}
 8001758:	bf00      	nop
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	20000200 	.word	0x20000200
 8001764:	20000204 	.word	0x20000204
 8001768:	20000208 	.word	0x20000208
 800176c:	2000020c 	.word	0x2000020c

08001770 <read_ultrasound>:
/**
  * @brief Function triggers a measurement with the ultrasound
  * @param None
  * @retval Distance in mm
  */
uint32_t read_ultrasound(void){
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8001776:	2200      	movs	r2, #0
 8001778:	f44f 7180 	mov.w	r1, #256	; 0x100
 800177c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001780:	f000 fc30 	bl	8001fe4 <HAL_GPIO_WritePin>
	usDelay(3);
 8001784:	2003      	movs	r0, #3
 8001786:	f7ff ff8d 	bl	80016a4 <usDelay>
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
 800178a:	2201      	movs	r2, #1
 800178c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001790:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001794:	f000 fc26 	bl	8001fe4 <HAL_GPIO_WritePin>
	usDelay(10);
 8001798:	200a      	movs	r0, #10
 800179a:	f7ff ff83 	bl	80016a4 <usDelay>
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 800179e:	2200      	movs	r2, #0
 80017a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017a8:	f000 fc1c 	bl	8001fe4 <HAL_GPIO_WritePin>
	HAL_TIM_IC_Start_IT(&echoTIM, TIM_CHANNEL_1);
 80017ac:	2100      	movs	r1, #0
 80017ae:	4818      	ldr	r0, [pc, #96]	; (8001810 <read_ultrasound+0xa0>)
 80017b0:	f002 f85e 	bl	8003870 <HAL_TIM_IC_Start_IT>
	uint32_t start = HAL_GetTick();
 80017b4:	f000 f8d0 	bl	8001958 <HAL_GetTick>
 80017b8:	6078      	str	r0, [r7, #4]
	do {
		if (read_done == 1) break;
 80017ba:	4b16      	ldr	r3, [pc, #88]	; (8001814 <read_ultrasound+0xa4>)
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d007      	beq.n	80017d2 <read_ultrasound+0x62>
	} while (HAL_GetTick() - start < 100);
 80017c2:	f000 f8c9 	bl	8001958 <HAL_GetTick>
 80017c6:	4602      	mov	r2, r0
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	2b63      	cmp	r3, #99	; 0x63
 80017ce:	d9f4      	bls.n	80017ba <read_ultrasound+0x4a>
 80017d0:	e000      	b.n	80017d4 <read_ultrasound+0x64>
		if (read_done == 1) break;
 80017d2:	bf00      	nop
	read_done = 0;
 80017d4:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <read_ultrasound+0xa4>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	701a      	strb	r2, [r3, #0]
	HAL_TIM_IC_Stop_IT(&echoTIM, TIM_CHANNEL_1);
 80017da:	2100      	movs	r1, #0
 80017dc:	480c      	ldr	r0, [pc, #48]	; (8001810 <read_ultrasound+0xa0>)
 80017de:	f002 f989 	bl	8003af4 <HAL_TIM_IC_Stop_IT>
	uint32_t dist = (edge2 - edge1) * speed_of_sound;
 80017e2:	4b0d      	ldr	r3, [pc, #52]	; (8001818 <read_ultrasound+0xa8>)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	4b0d      	ldr	r3, [pc, #52]	; (800181c <read_ultrasound+0xac>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	ee07 3a90 	vmov	s15, r3
 80017f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017f4:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001820 <read_ultrasound+0xb0>
 80017f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001800:	ee17 3a90 	vmov	r3, s15
 8001804:	603b      	str	r3, [r7, #0]
	return dist;
 8001806:	683b      	ldr	r3, [r7, #0]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	20000464 	.word	0x20000464
 8001814:	2000020c 	.word	0x2000020c
 8001818:	20000208 	.word	0x20000208
 800181c:	20000204 	.word	0x20000204
 8001820:	3e2f9db2 	.word	0x3e2f9db2

08001824 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001824:	f8df d034 	ldr.w	sp, [pc, #52]	; 800185c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001828:	f7ff ff0a 	bl	8001640 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800182c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800182e:	e003      	b.n	8001838 <LoopCopyDataInit>

08001830 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001830:	4b0b      	ldr	r3, [pc, #44]	; (8001860 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001832:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001834:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001836:	3104      	adds	r1, #4

08001838 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001838:	480a      	ldr	r0, [pc, #40]	; (8001864 <LoopForever+0xa>)
	ldr	r3, =_edata
 800183a:	4b0b      	ldr	r3, [pc, #44]	; (8001868 <LoopForever+0xe>)
	adds	r2, r0, r1
 800183c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800183e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001840:	d3f6      	bcc.n	8001830 <CopyDataInit>
	ldr	r2, =_sbss
 8001842:	4a0a      	ldr	r2, [pc, #40]	; (800186c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001844:	e002      	b.n	800184c <LoopFillZerobss>

08001846 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001846:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001848:	f842 3b04 	str.w	r3, [r2], #4

0800184c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800184c:	4b08      	ldr	r3, [pc, #32]	; (8001870 <LoopForever+0x16>)
	cmp	r2, r3
 800184e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001850:	d3f9      	bcc.n	8001846 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001852:	f003 ff75 	bl	8005740 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001856:	f7ff fb23 	bl	8000ea0 <main>

0800185a <LoopForever>:

LoopForever:
    b LoopForever
 800185a:	e7fe      	b.n	800185a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800185c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001860:	0800892c 	.word	0x0800892c
	ldr	r0, =_sdata
 8001864:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001868:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 800186c:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 8001870:	2000054c 	.word	0x2000054c

08001874 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001874:	e7fe      	b.n	8001874 <ADC1_2_IRQHandler>
	...

08001878 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800187e:	2300      	movs	r3, #0
 8001880:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001882:	4b0c      	ldr	r3, [pc, #48]	; (80018b4 <HAL_Init+0x3c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a0b      	ldr	r2, [pc, #44]	; (80018b4 <HAL_Init+0x3c>)
 8001888:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800188c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800188e:	2003      	movs	r0, #3
 8001890:	f000 f93e 	bl	8001b10 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001894:	2000      	movs	r0, #0
 8001896:	f000 f80f 	bl	80018b8 <HAL_InitTick>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d002      	beq.n	80018a6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	71fb      	strb	r3, [r7, #7]
 80018a4:	e001      	b.n	80018aa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018a6:	f7ff fce1 	bl	800126c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018aa:	79fb      	ldrb	r3, [r7, #7]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40022000 	.word	0x40022000

080018b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018c0:	2300      	movs	r3, #0
 80018c2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80018c4:	4b17      	ldr	r3, [pc, #92]	; (8001924 <HAL_InitTick+0x6c>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d023      	beq.n	8001914 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80018cc:	4b16      	ldr	r3, [pc, #88]	; (8001928 <HAL_InitTick+0x70>)
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	4b14      	ldr	r3, [pc, #80]	; (8001924 <HAL_InitTick+0x6c>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	4619      	mov	r1, r3
 80018d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018da:	fbb3 f3f1 	udiv	r3, r3, r1
 80018de:	fbb2 f3f3 	udiv	r3, r2, r3
 80018e2:	4618      	mov	r0, r3
 80018e4:	f000 f949 	bl	8001b7a <HAL_SYSTICK_Config>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d10f      	bne.n	800190e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2b0f      	cmp	r3, #15
 80018f2:	d809      	bhi.n	8001908 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018f4:	2200      	movs	r2, #0
 80018f6:	6879      	ldr	r1, [r7, #4]
 80018f8:	f04f 30ff 	mov.w	r0, #4294967295
 80018fc:	f000 f913 	bl	8001b26 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001900:	4a0a      	ldr	r2, [pc, #40]	; (800192c <HAL_InitTick+0x74>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6013      	str	r3, [r2, #0]
 8001906:	e007      	b.n	8001918 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	73fb      	strb	r3, [r7, #15]
 800190c:	e004      	b.n	8001918 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	73fb      	strb	r3, [r7, #15]
 8001912:	e001      	b.n	8001918 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001918:	7bfb      	ldrb	r3, [r7, #15]
}
 800191a:	4618      	mov	r0, r3
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	20000008 	.word	0x20000008
 8001928:	20000000 	.word	0x20000000
 800192c:	20000004 	.word	0x20000004

08001930 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001934:	4b06      	ldr	r3, [pc, #24]	; (8001950 <HAL_IncTick+0x20>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	461a      	mov	r2, r3
 800193a:	4b06      	ldr	r3, [pc, #24]	; (8001954 <HAL_IncTick+0x24>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4413      	add	r3, r2
 8001940:	4a04      	ldr	r2, [pc, #16]	; (8001954 <HAL_IncTick+0x24>)
 8001942:	6013      	str	r3, [r2, #0]
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	20000008 	.word	0x20000008
 8001954:	20000538 	.word	0x20000538

08001958 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  return uwTick;
 800195c:	4b03      	ldr	r3, [pc, #12]	; (800196c <HAL_GetTick+0x14>)
 800195e:	681b      	ldr	r3, [r3, #0]
}
 8001960:	4618      	mov	r0, r3
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	20000538 	.word	0x20000538

08001970 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001980:	4b0c      	ldr	r3, [pc, #48]	; (80019b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001986:	68ba      	ldr	r2, [r7, #8]
 8001988:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800198c:	4013      	ands	r3, r2
 800198e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001998:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800199c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019a2:	4a04      	ldr	r2, [pc, #16]	; (80019b4 <__NVIC_SetPriorityGrouping+0x44>)
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	60d3      	str	r3, [r2, #12]
}
 80019a8:	bf00      	nop
 80019aa:	3714      	adds	r7, #20
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019bc:	4b04      	ldr	r3, [pc, #16]	; (80019d0 <__NVIC_GetPriorityGrouping+0x18>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	0a1b      	lsrs	r3, r3, #8
 80019c2:	f003 0307 	and.w	r3, r3, #7
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	e000ed00 	.word	0xe000ed00

080019d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	db0b      	blt.n	80019fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	f003 021f 	and.w	r2, r3, #31
 80019ec:	4907      	ldr	r1, [pc, #28]	; (8001a0c <__NVIC_EnableIRQ+0x38>)
 80019ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f2:	095b      	lsrs	r3, r3, #5
 80019f4:	2001      	movs	r0, #1
 80019f6:	fa00 f202 	lsl.w	r2, r0, r2
 80019fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019fe:	bf00      	nop
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	e000e100 	.word	0xe000e100

08001a10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	6039      	str	r1, [r7, #0]
 8001a1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	db0a      	blt.n	8001a3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	b2da      	uxtb	r2, r3
 8001a28:	490c      	ldr	r1, [pc, #48]	; (8001a5c <__NVIC_SetPriority+0x4c>)
 8001a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2e:	0112      	lsls	r2, r2, #4
 8001a30:	b2d2      	uxtb	r2, r2
 8001a32:	440b      	add	r3, r1
 8001a34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a38:	e00a      	b.n	8001a50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	b2da      	uxtb	r2, r3
 8001a3e:	4908      	ldr	r1, [pc, #32]	; (8001a60 <__NVIC_SetPriority+0x50>)
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	f003 030f 	and.w	r3, r3, #15
 8001a46:	3b04      	subs	r3, #4
 8001a48:	0112      	lsls	r2, r2, #4
 8001a4a:	b2d2      	uxtb	r2, r2
 8001a4c:	440b      	add	r3, r1
 8001a4e:	761a      	strb	r2, [r3, #24]
}
 8001a50:	bf00      	nop
 8001a52:	370c      	adds	r7, #12
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	e000e100 	.word	0xe000e100
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b089      	sub	sp, #36	; 0x24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	60f8      	str	r0, [r7, #12]
 8001a6c:	60b9      	str	r1, [r7, #8]
 8001a6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	f1c3 0307 	rsb	r3, r3, #7
 8001a7e:	2b04      	cmp	r3, #4
 8001a80:	bf28      	it	cs
 8001a82:	2304      	movcs	r3, #4
 8001a84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	3304      	adds	r3, #4
 8001a8a:	2b06      	cmp	r3, #6
 8001a8c:	d902      	bls.n	8001a94 <NVIC_EncodePriority+0x30>
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	3b03      	subs	r3, #3
 8001a92:	e000      	b.n	8001a96 <NVIC_EncodePriority+0x32>
 8001a94:	2300      	movs	r3, #0
 8001a96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a98:	f04f 32ff 	mov.w	r2, #4294967295
 8001a9c:	69bb      	ldr	r3, [r7, #24]
 8001a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa2:	43da      	mvns	r2, r3
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	401a      	ands	r2, r3
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001aac:	f04f 31ff 	mov.w	r1, #4294967295
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab6:	43d9      	mvns	r1, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001abc:	4313      	orrs	r3, r2
         );
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3724      	adds	r7, #36	; 0x24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
	...

08001acc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001adc:	d301      	bcc.n	8001ae2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e00f      	b.n	8001b02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ae2:	4a0a      	ldr	r2, [pc, #40]	; (8001b0c <SysTick_Config+0x40>)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aea:	210f      	movs	r1, #15
 8001aec:	f04f 30ff 	mov.w	r0, #4294967295
 8001af0:	f7ff ff8e 	bl	8001a10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001af4:	4b05      	ldr	r3, [pc, #20]	; (8001b0c <SysTick_Config+0x40>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001afa:	4b04      	ldr	r3, [pc, #16]	; (8001b0c <SysTick_Config+0x40>)
 8001afc:	2207      	movs	r2, #7
 8001afe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	e000e010 	.word	0xe000e010

08001b10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f7ff ff29 	bl	8001970 <__NVIC_SetPriorityGrouping>
}
 8001b1e:	bf00      	nop
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	b086      	sub	sp, #24
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	60b9      	str	r1, [r7, #8]
 8001b30:	607a      	str	r2, [r7, #4]
 8001b32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b38:	f7ff ff3e 	bl	80019b8 <__NVIC_GetPriorityGrouping>
 8001b3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	68b9      	ldr	r1, [r7, #8]
 8001b42:	6978      	ldr	r0, [r7, #20]
 8001b44:	f7ff ff8e 	bl	8001a64 <NVIC_EncodePriority>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b4e:	4611      	mov	r1, r2
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff ff5d 	bl	8001a10 <__NVIC_SetPriority>
}
 8001b56:	bf00      	nop
 8001b58:	3718      	adds	r7, #24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b082      	sub	sp, #8
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	4603      	mov	r3, r0
 8001b66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff ff31 	bl	80019d4 <__NVIC_EnableIRQ>
}
 8001b72:	bf00      	nop
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b082      	sub	sp, #8
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f7ff ffa2 	bl	8001acc <SysTick_Config>
 8001b88:	4603      	mov	r3, r0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b92:	b480      	push	{r7}
 8001b94:	b085      	sub	sp, #20
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d008      	beq.n	8001bbc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2204      	movs	r2, #4
 8001bae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e022      	b.n	8001c02 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f022 020e 	bic.w	r2, r2, #14
 8001bca:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f022 0201 	bic.w	r2, r2, #1
 8001bda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be0:	f003 021c 	and.w	r2, r3, #28
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be8:	2101      	movs	r1, #1
 8001bea:	fa01 f202 	lsl.w	r2, r1, r2
 8001bee:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3714      	adds	r7, #20
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b084      	sub	sp, #16
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c16:	2300      	movs	r3, #0
 8001c18:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d005      	beq.n	8001c32 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2204      	movs	r2, #4
 8001c2a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	73fb      	strb	r3, [r7, #15]
 8001c30:	e029      	b.n	8001c86 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f022 020e 	bic.w	r2, r2, #14
 8001c40:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f022 0201 	bic.w	r2, r2, #1
 8001c50:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c56:	f003 021c 	and.w	r2, r3, #28
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5e:	2101      	movs	r1, #1
 8001c60:	fa01 f202 	lsl.w	r2, r1, r2
 8001c64:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2201      	movs	r2, #1
 8001c6a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2200      	movs	r2, #0
 8001c72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d003      	beq.n	8001c86 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	4798      	blx	r3
    }
  }
  return status;
 8001c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3710      	adds	r7, #16
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b087      	sub	sp, #28
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c9e:	e17f      	b.n	8001fa0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cac:	4013      	ands	r3, r2
 8001cae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f000 8171 	beq.w	8001f9a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d00b      	beq.n	8001cd8 <HAL_GPIO_Init+0x48>
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d007      	beq.n	8001cd8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ccc:	2b11      	cmp	r3, #17
 8001cce:	d003      	beq.n	8001cd8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	2b12      	cmp	r3, #18
 8001cd6:	d130      	bne.n	8001d3a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	2203      	movs	r2, #3
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	4013      	ands	r3, r2
 8001cee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	68da      	ldr	r2, [r3, #12]
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d0e:	2201      	movs	r2, #1
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	43db      	mvns	r3, r3
 8001d18:	693a      	ldr	r2, [r7, #16]
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	091b      	lsrs	r3, r3, #4
 8001d24:	f003 0201 	and.w	r2, r3, #1
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	2b03      	cmp	r3, #3
 8001d44:	d118      	bne.n	8001d78 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	fa02 f303 	lsl.w	r3, r2, r3
 8001d54:	43db      	mvns	r3, r3
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	08db      	lsrs	r3, r3, #3
 8001d62:	f003 0201 	and.w	r2, r3, #1
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	693a      	ldr	r2, [r7, #16]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	005b      	lsls	r3, r3, #1
 8001d82:	2203      	movs	r2, #3
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	689a      	ldr	r2, [r3, #8]
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9c:	693a      	ldr	r2, [r7, #16]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d003      	beq.n	8001db8 <HAL_GPIO_Init+0x128>
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	2b12      	cmp	r3, #18
 8001db6:	d123      	bne.n	8001e00 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	08da      	lsrs	r2, r3, #3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	3208      	adds	r2, #8
 8001dc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	f003 0307 	and.w	r3, r3, #7
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	220f      	movs	r2, #15
 8001dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	4013      	ands	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	691a      	ldr	r2, [r3, #16]
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	f003 0307 	and.w	r3, r3, #7
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	08da      	lsrs	r2, r3, #3
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	3208      	adds	r2, #8
 8001dfa:	6939      	ldr	r1, [r7, #16]
 8001dfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	2203      	movs	r2, #3
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	43db      	mvns	r3, r3
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	4013      	ands	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f003 0203 	and.w	r2, r3, #3
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	693a      	ldr	r2, [r7, #16]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	693a      	ldr	r2, [r7, #16]
 8001e32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	f000 80ac 	beq.w	8001f9a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e42:	4b5f      	ldr	r3, [pc, #380]	; (8001fc0 <HAL_GPIO_Init+0x330>)
 8001e44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e46:	4a5e      	ldr	r2, [pc, #376]	; (8001fc0 <HAL_GPIO_Init+0x330>)
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	6613      	str	r3, [r2, #96]	; 0x60
 8001e4e:	4b5c      	ldr	r3, [pc, #368]	; (8001fc0 <HAL_GPIO_Init+0x330>)
 8001e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	60bb      	str	r3, [r7, #8]
 8001e58:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e5a:	4a5a      	ldr	r2, [pc, #360]	; (8001fc4 <HAL_GPIO_Init+0x334>)
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	089b      	lsrs	r3, r3, #2
 8001e60:	3302      	adds	r3, #2
 8001e62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e66:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	f003 0303 	and.w	r3, r3, #3
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	220f      	movs	r2, #15
 8001e72:	fa02 f303 	lsl.w	r3, r2, r3
 8001e76:	43db      	mvns	r3, r3
 8001e78:	693a      	ldr	r2, [r7, #16]
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e84:	d025      	beq.n	8001ed2 <HAL_GPIO_Init+0x242>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a4f      	ldr	r2, [pc, #316]	; (8001fc8 <HAL_GPIO_Init+0x338>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d01f      	beq.n	8001ece <HAL_GPIO_Init+0x23e>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a4e      	ldr	r2, [pc, #312]	; (8001fcc <HAL_GPIO_Init+0x33c>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d019      	beq.n	8001eca <HAL_GPIO_Init+0x23a>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a4d      	ldr	r2, [pc, #308]	; (8001fd0 <HAL_GPIO_Init+0x340>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d013      	beq.n	8001ec6 <HAL_GPIO_Init+0x236>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a4c      	ldr	r2, [pc, #304]	; (8001fd4 <HAL_GPIO_Init+0x344>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d00d      	beq.n	8001ec2 <HAL_GPIO_Init+0x232>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a4b      	ldr	r2, [pc, #300]	; (8001fd8 <HAL_GPIO_Init+0x348>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d007      	beq.n	8001ebe <HAL_GPIO_Init+0x22e>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a4a      	ldr	r2, [pc, #296]	; (8001fdc <HAL_GPIO_Init+0x34c>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d101      	bne.n	8001eba <HAL_GPIO_Init+0x22a>
 8001eb6:	2306      	movs	r3, #6
 8001eb8:	e00c      	b.n	8001ed4 <HAL_GPIO_Init+0x244>
 8001eba:	2307      	movs	r3, #7
 8001ebc:	e00a      	b.n	8001ed4 <HAL_GPIO_Init+0x244>
 8001ebe:	2305      	movs	r3, #5
 8001ec0:	e008      	b.n	8001ed4 <HAL_GPIO_Init+0x244>
 8001ec2:	2304      	movs	r3, #4
 8001ec4:	e006      	b.n	8001ed4 <HAL_GPIO_Init+0x244>
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e004      	b.n	8001ed4 <HAL_GPIO_Init+0x244>
 8001eca:	2302      	movs	r3, #2
 8001ecc:	e002      	b.n	8001ed4 <HAL_GPIO_Init+0x244>
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e000      	b.n	8001ed4 <HAL_GPIO_Init+0x244>
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	697a      	ldr	r2, [r7, #20]
 8001ed6:	f002 0203 	and.w	r2, r2, #3
 8001eda:	0092      	lsls	r2, r2, #2
 8001edc:	4093      	lsls	r3, r2
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ee4:	4937      	ldr	r1, [pc, #220]	; (8001fc4 <HAL_GPIO_Init+0x334>)
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	089b      	lsrs	r3, r3, #2
 8001eea:	3302      	adds	r3, #2
 8001eec:	693a      	ldr	r2, [r7, #16]
 8001eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001ef2:	4b3b      	ldr	r3, [pc, #236]	; (8001fe0 <HAL_GPIO_Init+0x350>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	43db      	mvns	r3, r3
 8001efc:	693a      	ldr	r2, [r7, #16]
 8001efe:	4013      	ands	r3, r2
 8001f00:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d003      	beq.n	8001f16 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	4313      	orrs	r3, r2
 8001f14:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f16:	4a32      	ldr	r2, [pc, #200]	; (8001fe0 <HAL_GPIO_Init+0x350>)
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001f1c:	4b30      	ldr	r3, [pc, #192]	; (8001fe0 <HAL_GPIO_Init+0x350>)
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	43db      	mvns	r3, r3
 8001f26:	693a      	ldr	r2, [r7, #16]
 8001f28:	4013      	ands	r3, r2
 8001f2a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d003      	beq.n	8001f40 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f40:	4a27      	ldr	r2, [pc, #156]	; (8001fe0 <HAL_GPIO_Init+0x350>)
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f46:	4b26      	ldr	r3, [pc, #152]	; (8001fe0 <HAL_GPIO_Init+0x350>)
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	43db      	mvns	r3, r3
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	4013      	ands	r3, r2
 8001f54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d003      	beq.n	8001f6a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f6a:	4a1d      	ldr	r2, [pc, #116]	; (8001fe0 <HAL_GPIO_Init+0x350>)
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f70:	4b1b      	ldr	r3, [pc, #108]	; (8001fe0 <HAL_GPIO_Init+0x350>)
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d003      	beq.n	8001f94 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f94:	4a12      	ldr	r2, [pc, #72]	; (8001fe0 <HAL_GPIO_Init+0x350>)
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	f47f ae78 	bne.w	8001ca0 <HAL_GPIO_Init+0x10>
  }
}
 8001fb0:	bf00      	nop
 8001fb2:	bf00      	nop
 8001fb4:	371c      	adds	r7, #28
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	40010000 	.word	0x40010000
 8001fc8:	48000400 	.word	0x48000400
 8001fcc:	48000800 	.word	0x48000800
 8001fd0:	48000c00 	.word	0x48000c00
 8001fd4:	48001000 	.word	0x48001000
 8001fd8:	48001400 	.word	0x48001400
 8001fdc:	48001800 	.word	0x48001800
 8001fe0:	40010400 	.word	0x40010400

08001fe4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	460b      	mov	r3, r1
 8001fee:	807b      	strh	r3, [r7, #2]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ff4:	787b      	ldrb	r3, [r7, #1]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ffa:	887a      	ldrh	r2, [r7, #2]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002000:	e002      	b.n	8002008 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002002:	887a      	ldrh	r2, [r7, #2]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002018:	4b04      	ldr	r3, [pc, #16]	; (800202c <HAL_PWREx_GetVoltageRange+0x18>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002020:	4618      	mov	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	40007000 	.word	0x40007000

08002030 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800203e:	d130      	bne.n	80020a2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002040:	4b23      	ldr	r3, [pc, #140]	; (80020d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002048:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800204c:	d038      	beq.n	80020c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800204e:	4b20      	ldr	r3, [pc, #128]	; (80020d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002056:	4a1e      	ldr	r2, [pc, #120]	; (80020d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002058:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800205c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800205e:	4b1d      	ldr	r3, [pc, #116]	; (80020d4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2232      	movs	r2, #50	; 0x32
 8002064:	fb02 f303 	mul.w	r3, r2, r3
 8002068:	4a1b      	ldr	r2, [pc, #108]	; (80020d8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800206a:	fba2 2303 	umull	r2, r3, r2, r3
 800206e:	0c9b      	lsrs	r3, r3, #18
 8002070:	3301      	adds	r3, #1
 8002072:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002074:	e002      	b.n	800207c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	3b01      	subs	r3, #1
 800207a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800207c:	4b14      	ldr	r3, [pc, #80]	; (80020d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800207e:	695b      	ldr	r3, [r3, #20]
 8002080:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002084:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002088:	d102      	bne.n	8002090 <HAL_PWREx_ControlVoltageScaling+0x60>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d1f2      	bne.n	8002076 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002090:	4b0f      	ldr	r3, [pc, #60]	; (80020d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002092:	695b      	ldr	r3, [r3, #20]
 8002094:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002098:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800209c:	d110      	bne.n	80020c0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e00f      	b.n	80020c2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80020a2:	4b0b      	ldr	r3, [pc, #44]	; (80020d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80020aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020ae:	d007      	beq.n	80020c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80020b0:	4b07      	ldr	r3, [pc, #28]	; (80020d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020b8:	4a05      	ldr	r2, [pc, #20]	; (80020d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020be:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	40007000 	.word	0x40007000
 80020d4:	20000000 	.word	0x20000000
 80020d8:	431bde83 	.word	0x431bde83

080020dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b088      	sub	sp, #32
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e3d4      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020ee:	4ba1      	ldr	r3, [pc, #644]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f003 030c 	and.w	r3, r3, #12
 80020f6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020f8:	4b9e      	ldr	r3, [pc, #632]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	f003 0303 	and.w	r3, r3, #3
 8002100:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0310 	and.w	r3, r3, #16
 800210a:	2b00      	cmp	r3, #0
 800210c:	f000 80e4 	beq.w	80022d8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002110:	69bb      	ldr	r3, [r7, #24]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d007      	beq.n	8002126 <HAL_RCC_OscConfig+0x4a>
 8002116:	69bb      	ldr	r3, [r7, #24]
 8002118:	2b0c      	cmp	r3, #12
 800211a:	f040 808b 	bne.w	8002234 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	2b01      	cmp	r3, #1
 8002122:	f040 8087 	bne.w	8002234 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002126:	4b93      	ldr	r3, [pc, #588]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	2b00      	cmp	r3, #0
 8002130:	d005      	beq.n	800213e <HAL_RCC_OscConfig+0x62>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d101      	bne.n	800213e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e3ac      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6a1a      	ldr	r2, [r3, #32]
 8002142:	4b8c      	ldr	r3, [pc, #560]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0308 	and.w	r3, r3, #8
 800214a:	2b00      	cmp	r3, #0
 800214c:	d004      	beq.n	8002158 <HAL_RCC_OscConfig+0x7c>
 800214e:	4b89      	ldr	r3, [pc, #548]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002156:	e005      	b.n	8002164 <HAL_RCC_OscConfig+0x88>
 8002158:	4b86      	ldr	r3, [pc, #536]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 800215a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800215e:	091b      	lsrs	r3, r3, #4
 8002160:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002164:	4293      	cmp	r3, r2
 8002166:	d223      	bcs.n	80021b0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a1b      	ldr	r3, [r3, #32]
 800216c:	4618      	mov	r0, r3
 800216e:	f000 fd41 	bl	8002bf4 <RCC_SetFlashLatencyFromMSIRange>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e38d      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800217c:	4b7d      	ldr	r3, [pc, #500]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a7c      	ldr	r2, [pc, #496]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002182:	f043 0308 	orr.w	r3, r3, #8
 8002186:	6013      	str	r3, [r2, #0]
 8002188:	4b7a      	ldr	r3, [pc, #488]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a1b      	ldr	r3, [r3, #32]
 8002194:	4977      	ldr	r1, [pc, #476]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002196:	4313      	orrs	r3, r2
 8002198:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800219a:	4b76      	ldr	r3, [pc, #472]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	021b      	lsls	r3, r3, #8
 80021a8:	4972      	ldr	r1, [pc, #456]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 80021aa:	4313      	orrs	r3, r2
 80021ac:	604b      	str	r3, [r1, #4]
 80021ae:	e025      	b.n	80021fc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021b0:	4b70      	ldr	r3, [pc, #448]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a6f      	ldr	r2, [pc, #444]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 80021b6:	f043 0308 	orr.w	r3, r3, #8
 80021ba:	6013      	str	r3, [r2, #0]
 80021bc:	4b6d      	ldr	r3, [pc, #436]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a1b      	ldr	r3, [r3, #32]
 80021c8:	496a      	ldr	r1, [pc, #424]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 80021ca:	4313      	orrs	r3, r2
 80021cc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021ce:	4b69      	ldr	r3, [pc, #420]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	69db      	ldr	r3, [r3, #28]
 80021da:	021b      	lsls	r3, r3, #8
 80021dc:	4965      	ldr	r1, [pc, #404]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 80021de:	4313      	orrs	r3, r2
 80021e0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d109      	bne.n	80021fc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a1b      	ldr	r3, [r3, #32]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f000 fd01 	bl	8002bf4 <RCC_SetFlashLatencyFromMSIRange>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e34d      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021fc:	f000 fc36 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 8002200:	4602      	mov	r2, r0
 8002202:	4b5c      	ldr	r3, [pc, #368]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	091b      	lsrs	r3, r3, #4
 8002208:	f003 030f 	and.w	r3, r3, #15
 800220c:	495a      	ldr	r1, [pc, #360]	; (8002378 <HAL_RCC_OscConfig+0x29c>)
 800220e:	5ccb      	ldrb	r3, [r1, r3]
 8002210:	f003 031f 	and.w	r3, r3, #31
 8002214:	fa22 f303 	lsr.w	r3, r2, r3
 8002218:	4a58      	ldr	r2, [pc, #352]	; (800237c <HAL_RCC_OscConfig+0x2a0>)
 800221a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800221c:	4b58      	ldr	r3, [pc, #352]	; (8002380 <HAL_RCC_OscConfig+0x2a4>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff fb49 	bl	80018b8 <HAL_InitTick>
 8002226:	4603      	mov	r3, r0
 8002228:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800222a:	7bfb      	ldrb	r3, [r7, #15]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d052      	beq.n	80022d6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002230:	7bfb      	ldrb	r3, [r7, #15]
 8002232:	e331      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d032      	beq.n	80022a2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800223c:	4b4d      	ldr	r3, [pc, #308]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a4c      	ldr	r2, [pc, #304]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002242:	f043 0301 	orr.w	r3, r3, #1
 8002246:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002248:	f7ff fb86 	bl	8001958 <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002250:	f7ff fb82 	bl	8001958 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e31a      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002262:	4b44      	ldr	r3, [pc, #272]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	2b00      	cmp	r3, #0
 800226c:	d0f0      	beq.n	8002250 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800226e:	4b41      	ldr	r3, [pc, #260]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a40      	ldr	r2, [pc, #256]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002274:	f043 0308 	orr.w	r3, r3, #8
 8002278:	6013      	str	r3, [r2, #0]
 800227a:	4b3e      	ldr	r3, [pc, #248]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a1b      	ldr	r3, [r3, #32]
 8002286:	493b      	ldr	r1, [pc, #236]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002288:	4313      	orrs	r3, r2
 800228a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800228c:	4b39      	ldr	r3, [pc, #228]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	69db      	ldr	r3, [r3, #28]
 8002298:	021b      	lsls	r3, r3, #8
 800229a:	4936      	ldr	r1, [pc, #216]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 800229c:	4313      	orrs	r3, r2
 800229e:	604b      	str	r3, [r1, #4]
 80022a0:	e01a      	b.n	80022d8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80022a2:	4b34      	ldr	r3, [pc, #208]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a33      	ldr	r2, [pc, #204]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 80022a8:	f023 0301 	bic.w	r3, r3, #1
 80022ac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022ae:	f7ff fb53 	bl	8001958 <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022b6:	f7ff fb4f 	bl	8001958 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e2e7      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022c8:	4b2a      	ldr	r3, [pc, #168]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d1f0      	bne.n	80022b6 <HAL_RCC_OscConfig+0x1da>
 80022d4:	e000      	b.n	80022d8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022d6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0301 	and.w	r3, r3, #1
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d074      	beq.n	80023ce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80022e4:	69bb      	ldr	r3, [r7, #24]
 80022e6:	2b08      	cmp	r3, #8
 80022e8:	d005      	beq.n	80022f6 <HAL_RCC_OscConfig+0x21a>
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	2b0c      	cmp	r3, #12
 80022ee:	d10e      	bne.n	800230e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	2b03      	cmp	r3, #3
 80022f4:	d10b      	bne.n	800230e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022f6:	4b1f      	ldr	r3, [pc, #124]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d064      	beq.n	80023cc <HAL_RCC_OscConfig+0x2f0>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d160      	bne.n	80023cc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e2c4      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002316:	d106      	bne.n	8002326 <HAL_RCC_OscConfig+0x24a>
 8002318:	4b16      	ldr	r3, [pc, #88]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a15      	ldr	r2, [pc, #84]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 800231e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002322:	6013      	str	r3, [r2, #0]
 8002324:	e01d      	b.n	8002362 <HAL_RCC_OscConfig+0x286>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800232e:	d10c      	bne.n	800234a <HAL_RCC_OscConfig+0x26e>
 8002330:	4b10      	ldr	r3, [pc, #64]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a0f      	ldr	r2, [pc, #60]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002336:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800233a:	6013      	str	r3, [r2, #0]
 800233c:	4b0d      	ldr	r3, [pc, #52]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a0c      	ldr	r2, [pc, #48]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002342:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002346:	6013      	str	r3, [r2, #0]
 8002348:	e00b      	b.n	8002362 <HAL_RCC_OscConfig+0x286>
 800234a:	4b0a      	ldr	r3, [pc, #40]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a09      	ldr	r2, [pc, #36]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002350:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002354:	6013      	str	r3, [r2, #0]
 8002356:	4b07      	ldr	r3, [pc, #28]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a06      	ldr	r2, [pc, #24]	; (8002374 <HAL_RCC_OscConfig+0x298>)
 800235c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002360:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d01c      	beq.n	80023a4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800236a:	f7ff faf5 	bl	8001958 <HAL_GetTick>
 800236e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002370:	e011      	b.n	8002396 <HAL_RCC_OscConfig+0x2ba>
 8002372:	bf00      	nop
 8002374:	40021000 	.word	0x40021000
 8002378:	080084f0 	.word	0x080084f0
 800237c:	20000000 	.word	0x20000000
 8002380:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002384:	f7ff fae8 	bl	8001958 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b64      	cmp	r3, #100	; 0x64
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e280      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002396:	4baf      	ldr	r3, [pc, #700]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d0f0      	beq.n	8002384 <HAL_RCC_OscConfig+0x2a8>
 80023a2:	e014      	b.n	80023ce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a4:	f7ff fad8 	bl	8001958 <HAL_GetTick>
 80023a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023aa:	e008      	b.n	80023be <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023ac:	f7ff fad4 	bl	8001958 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	2b64      	cmp	r3, #100	; 0x64
 80023b8:	d901      	bls.n	80023be <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e26c      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023be:	4ba5      	ldr	r3, [pc, #660]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d1f0      	bne.n	80023ac <HAL_RCC_OscConfig+0x2d0>
 80023ca:	e000      	b.n	80023ce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d060      	beq.n	800249c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	2b04      	cmp	r3, #4
 80023de:	d005      	beq.n	80023ec <HAL_RCC_OscConfig+0x310>
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	2b0c      	cmp	r3, #12
 80023e4:	d119      	bne.n	800241a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d116      	bne.n	800241a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023ec:	4b99      	ldr	r3, [pc, #612]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d005      	beq.n	8002404 <HAL_RCC_OscConfig+0x328>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d101      	bne.n	8002404 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e249      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002404:	4b93      	ldr	r3, [pc, #588]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	691b      	ldr	r3, [r3, #16]
 8002410:	061b      	lsls	r3, r3, #24
 8002412:	4990      	ldr	r1, [pc, #576]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 8002414:	4313      	orrs	r3, r2
 8002416:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002418:	e040      	b.n	800249c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d023      	beq.n	800246a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002422:	4b8c      	ldr	r3, [pc, #560]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a8b      	ldr	r2, [pc, #556]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 8002428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800242c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800242e:	f7ff fa93 	bl	8001958 <HAL_GetTick>
 8002432:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002436:	f7ff fa8f 	bl	8001958 <HAL_GetTick>
 800243a:	4602      	mov	r2, r0
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e227      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002448:	4b82      	ldr	r3, [pc, #520]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002450:	2b00      	cmp	r3, #0
 8002452:	d0f0      	beq.n	8002436 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002454:	4b7f      	ldr	r3, [pc, #508]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	691b      	ldr	r3, [r3, #16]
 8002460:	061b      	lsls	r3, r3, #24
 8002462:	497c      	ldr	r1, [pc, #496]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 8002464:	4313      	orrs	r3, r2
 8002466:	604b      	str	r3, [r1, #4]
 8002468:	e018      	b.n	800249c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800246a:	4b7a      	ldr	r3, [pc, #488]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a79      	ldr	r2, [pc, #484]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 8002470:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002474:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002476:	f7ff fa6f 	bl	8001958 <HAL_GetTick>
 800247a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800247c:	e008      	b.n	8002490 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800247e:	f7ff fa6b 	bl	8001958 <HAL_GetTick>
 8002482:	4602      	mov	r2, r0
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	2b02      	cmp	r3, #2
 800248a:	d901      	bls.n	8002490 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e203      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002490:	4b70      	ldr	r3, [pc, #448]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002498:	2b00      	cmp	r3, #0
 800249a:	d1f0      	bne.n	800247e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0308 	and.w	r3, r3, #8
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d03c      	beq.n	8002522 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	695b      	ldr	r3, [r3, #20]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d01c      	beq.n	80024ea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024b0:	4b68      	ldr	r3, [pc, #416]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80024b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024b6:	4a67      	ldr	r2, [pc, #412]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80024b8:	f043 0301 	orr.w	r3, r3, #1
 80024bc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c0:	f7ff fa4a 	bl	8001958 <HAL_GetTick>
 80024c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024c6:	e008      	b.n	80024da <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024c8:	f7ff fa46 	bl	8001958 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	2b02      	cmp	r3, #2
 80024d4:	d901      	bls.n	80024da <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e1de      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024da:	4b5e      	ldr	r3, [pc, #376]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80024dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024e0:	f003 0302 	and.w	r3, r3, #2
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d0ef      	beq.n	80024c8 <HAL_RCC_OscConfig+0x3ec>
 80024e8:	e01b      	b.n	8002522 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024ea:	4b5a      	ldr	r3, [pc, #360]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80024ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024f0:	4a58      	ldr	r2, [pc, #352]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80024f2:	f023 0301 	bic.w	r3, r3, #1
 80024f6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024fa:	f7ff fa2d 	bl	8001958 <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002500:	e008      	b.n	8002514 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002502:	f7ff fa29 	bl	8001958 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b02      	cmp	r3, #2
 800250e:	d901      	bls.n	8002514 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e1c1      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002514:	4b4f      	ldr	r3, [pc, #316]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 8002516:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	2b00      	cmp	r3, #0
 8002520:	d1ef      	bne.n	8002502 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0304 	and.w	r3, r3, #4
 800252a:	2b00      	cmp	r3, #0
 800252c:	f000 80a6 	beq.w	800267c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002530:	2300      	movs	r3, #0
 8002532:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002534:	4b47      	ldr	r3, [pc, #284]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 8002536:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002538:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10d      	bne.n	800255c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002540:	4b44      	ldr	r3, [pc, #272]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 8002542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002544:	4a43      	ldr	r2, [pc, #268]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 8002546:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800254a:	6593      	str	r3, [r2, #88]	; 0x58
 800254c:	4b41      	ldr	r3, [pc, #260]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 800254e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002554:	60bb      	str	r3, [r7, #8]
 8002556:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002558:	2301      	movs	r3, #1
 800255a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800255c:	4b3e      	ldr	r3, [pc, #248]	; (8002658 <HAL_RCC_OscConfig+0x57c>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002564:	2b00      	cmp	r3, #0
 8002566:	d118      	bne.n	800259a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002568:	4b3b      	ldr	r3, [pc, #236]	; (8002658 <HAL_RCC_OscConfig+0x57c>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a3a      	ldr	r2, [pc, #232]	; (8002658 <HAL_RCC_OscConfig+0x57c>)
 800256e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002572:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002574:	f7ff f9f0 	bl	8001958 <HAL_GetTick>
 8002578:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800257a:	e008      	b.n	800258e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800257c:	f7ff f9ec 	bl	8001958 <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	2b02      	cmp	r3, #2
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e184      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800258e:	4b32      	ldr	r3, [pc, #200]	; (8002658 <HAL_RCC_OscConfig+0x57c>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002596:	2b00      	cmp	r3, #0
 8002598:	d0f0      	beq.n	800257c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d108      	bne.n	80025b4 <HAL_RCC_OscConfig+0x4d8>
 80025a2:	4b2c      	ldr	r3, [pc, #176]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80025a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025a8:	4a2a      	ldr	r2, [pc, #168]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80025aa:	f043 0301 	orr.w	r3, r3, #1
 80025ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025b2:	e024      	b.n	80025fe <HAL_RCC_OscConfig+0x522>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	2b05      	cmp	r3, #5
 80025ba:	d110      	bne.n	80025de <HAL_RCC_OscConfig+0x502>
 80025bc:	4b25      	ldr	r3, [pc, #148]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80025be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025c2:	4a24      	ldr	r2, [pc, #144]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80025c4:	f043 0304 	orr.w	r3, r3, #4
 80025c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025cc:	4b21      	ldr	r3, [pc, #132]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80025ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025d2:	4a20      	ldr	r2, [pc, #128]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80025d4:	f043 0301 	orr.w	r3, r3, #1
 80025d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025dc:	e00f      	b.n	80025fe <HAL_RCC_OscConfig+0x522>
 80025de:	4b1d      	ldr	r3, [pc, #116]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80025e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025e4:	4a1b      	ldr	r2, [pc, #108]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80025e6:	f023 0301 	bic.w	r3, r3, #1
 80025ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025ee:	4b19      	ldr	r3, [pc, #100]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80025f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025f4:	4a17      	ldr	r2, [pc, #92]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 80025f6:	f023 0304 	bic.w	r3, r3, #4
 80025fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d016      	beq.n	8002634 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002606:	f7ff f9a7 	bl	8001958 <HAL_GetTick>
 800260a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800260c:	e00a      	b.n	8002624 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800260e:	f7ff f9a3 	bl	8001958 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	f241 3288 	movw	r2, #5000	; 0x1388
 800261c:	4293      	cmp	r3, r2
 800261e:	d901      	bls.n	8002624 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e139      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002624:	4b0b      	ldr	r3, [pc, #44]	; (8002654 <HAL_RCC_OscConfig+0x578>)
 8002626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800262a:	f003 0302 	and.w	r3, r3, #2
 800262e:	2b00      	cmp	r3, #0
 8002630:	d0ed      	beq.n	800260e <HAL_RCC_OscConfig+0x532>
 8002632:	e01a      	b.n	800266a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002634:	f7ff f990 	bl	8001958 <HAL_GetTick>
 8002638:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800263a:	e00f      	b.n	800265c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800263c:	f7ff f98c 	bl	8001958 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	f241 3288 	movw	r2, #5000	; 0x1388
 800264a:	4293      	cmp	r3, r2
 800264c:	d906      	bls.n	800265c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e122      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
 8002652:	bf00      	nop
 8002654:	40021000 	.word	0x40021000
 8002658:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800265c:	4b90      	ldr	r3, [pc, #576]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 800265e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1e8      	bne.n	800263c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800266a:	7ffb      	ldrb	r3, [r7, #31]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d105      	bne.n	800267c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002670:	4b8b      	ldr	r3, [pc, #556]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 8002672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002674:	4a8a      	ldr	r2, [pc, #552]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 8002676:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800267a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002680:	2b00      	cmp	r3, #0
 8002682:	f000 8108 	beq.w	8002896 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800268a:	2b02      	cmp	r3, #2
 800268c:	f040 80d0 	bne.w	8002830 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002690:	4b83      	ldr	r3, [pc, #524]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	f003 0203 	and.w	r2, r3, #3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d130      	bne.n	8002706 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ae:	3b01      	subs	r3, #1
 80026b0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d127      	bne.n	8002706 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026c0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d11f      	bne.n	8002706 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80026d0:	2a07      	cmp	r2, #7
 80026d2:	bf14      	ite	ne
 80026d4:	2201      	movne	r2, #1
 80026d6:	2200      	moveq	r2, #0
 80026d8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026da:	4293      	cmp	r3, r2
 80026dc:	d113      	bne.n	8002706 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e8:	085b      	lsrs	r3, r3, #1
 80026ea:	3b01      	subs	r3, #1
 80026ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d109      	bne.n	8002706 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fc:	085b      	lsrs	r3, r3, #1
 80026fe:	3b01      	subs	r3, #1
 8002700:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002702:	429a      	cmp	r2, r3
 8002704:	d06e      	beq.n	80027e4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	2b0c      	cmp	r3, #12
 800270a:	d069      	beq.n	80027e0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800270c:	4b64      	ldr	r3, [pc, #400]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d105      	bne.n	8002724 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002718:	4b61      	ldr	r3, [pc, #388]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e0b7      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002728:	4b5d      	ldr	r3, [pc, #372]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a5c      	ldr	r2, [pc, #368]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 800272e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002732:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002734:	f7ff f910 	bl	8001958 <HAL_GetTick>
 8002738:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800273a:	e008      	b.n	800274e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800273c:	f7ff f90c 	bl	8001958 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	2b02      	cmp	r3, #2
 8002748:	d901      	bls.n	800274e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e0a4      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800274e:	4b54      	ldr	r3, [pc, #336]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1f0      	bne.n	800273c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800275a:	4b51      	ldr	r3, [pc, #324]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 800275c:	68da      	ldr	r2, [r3, #12]
 800275e:	4b51      	ldr	r3, [pc, #324]	; (80028a4 <HAL_RCC_OscConfig+0x7c8>)
 8002760:	4013      	ands	r3, r2
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800276a:	3a01      	subs	r2, #1
 800276c:	0112      	lsls	r2, r2, #4
 800276e:	4311      	orrs	r1, r2
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002774:	0212      	lsls	r2, r2, #8
 8002776:	4311      	orrs	r1, r2
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800277c:	0852      	lsrs	r2, r2, #1
 800277e:	3a01      	subs	r2, #1
 8002780:	0552      	lsls	r2, r2, #21
 8002782:	4311      	orrs	r1, r2
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002788:	0852      	lsrs	r2, r2, #1
 800278a:	3a01      	subs	r2, #1
 800278c:	0652      	lsls	r2, r2, #25
 800278e:	4311      	orrs	r1, r2
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002794:	0912      	lsrs	r2, r2, #4
 8002796:	0452      	lsls	r2, r2, #17
 8002798:	430a      	orrs	r2, r1
 800279a:	4941      	ldr	r1, [pc, #260]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 800279c:	4313      	orrs	r3, r2
 800279e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80027a0:	4b3f      	ldr	r3, [pc, #252]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a3e      	ldr	r2, [pc, #248]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 80027a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027ac:	4b3c      	ldr	r3, [pc, #240]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	4a3b      	ldr	r2, [pc, #236]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 80027b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027b8:	f7ff f8ce 	bl	8001958 <HAL_GetTick>
 80027bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027be:	e008      	b.n	80027d2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027c0:	f7ff f8ca 	bl	8001958 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d901      	bls.n	80027d2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e062      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027d2:	4b33      	ldr	r3, [pc, #204]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d0f0      	beq.n	80027c0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027de:	e05a      	b.n	8002896 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e059      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027e4:	4b2e      	ldr	r3, [pc, #184]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d152      	bne.n	8002896 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80027f0:	4b2b      	ldr	r3, [pc, #172]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a2a      	ldr	r2, [pc, #168]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 80027f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027fa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027fc:	4b28      	ldr	r3, [pc, #160]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	4a27      	ldr	r2, [pc, #156]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 8002802:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002806:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002808:	f7ff f8a6 	bl	8001958 <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800280e:	e008      	b.n	8002822 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002810:	f7ff f8a2 	bl	8001958 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b02      	cmp	r3, #2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e03a      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002822:	4b1f      	ldr	r3, [pc, #124]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d0f0      	beq.n	8002810 <HAL_RCC_OscConfig+0x734>
 800282e:	e032      	b.n	8002896 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	2b0c      	cmp	r3, #12
 8002834:	d02d      	beq.n	8002892 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002836:	4b1a      	ldr	r3, [pc, #104]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a19      	ldr	r2, [pc, #100]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 800283c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002840:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002842:	4b17      	ldr	r3, [pc, #92]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d105      	bne.n	800285a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800284e:	4b14      	ldr	r3, [pc, #80]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	4a13      	ldr	r2, [pc, #76]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 8002854:	f023 0303 	bic.w	r3, r3, #3
 8002858:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800285a:	4b11      	ldr	r3, [pc, #68]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 800285c:	68db      	ldr	r3, [r3, #12]
 800285e:	4a10      	ldr	r2, [pc, #64]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 8002860:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002864:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002868:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800286a:	f7ff f875 	bl	8001958 <HAL_GetTick>
 800286e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002870:	e008      	b.n	8002884 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002872:	f7ff f871 	bl	8001958 <HAL_GetTick>
 8002876:	4602      	mov	r2, r0
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	2b02      	cmp	r3, #2
 800287e:	d901      	bls.n	8002884 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e009      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002884:	4b06      	ldr	r3, [pc, #24]	; (80028a0 <HAL_RCC_OscConfig+0x7c4>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d1f0      	bne.n	8002872 <HAL_RCC_OscConfig+0x796>
 8002890:	e001      	b.n	8002896 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e000      	b.n	8002898 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002896:	2300      	movs	r3, #0
}
 8002898:	4618      	mov	r0, r3
 800289a:	3720      	adds	r7, #32
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	40021000 	.word	0x40021000
 80028a4:	f99d808c 	.word	0xf99d808c

080028a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d101      	bne.n	80028bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e0c8      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028bc:	4b66      	ldr	r3, [pc, #408]	; (8002a58 <HAL_RCC_ClockConfig+0x1b0>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0307 	and.w	r3, r3, #7
 80028c4:	683a      	ldr	r2, [r7, #0]
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d910      	bls.n	80028ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ca:	4b63      	ldr	r3, [pc, #396]	; (8002a58 <HAL_RCC_ClockConfig+0x1b0>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f023 0207 	bic.w	r2, r3, #7
 80028d2:	4961      	ldr	r1, [pc, #388]	; (8002a58 <HAL_RCC_ClockConfig+0x1b0>)
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028da:	4b5f      	ldr	r3, [pc, #380]	; (8002a58 <HAL_RCC_ClockConfig+0x1b0>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0307 	and.w	r3, r3, #7
 80028e2:	683a      	ldr	r2, [r7, #0]
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d001      	beq.n	80028ec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e0b0      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d04c      	beq.n	8002992 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	2b03      	cmp	r3, #3
 80028fe:	d107      	bne.n	8002910 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002900:	4b56      	ldr	r3, [pc, #344]	; (8002a5c <HAL_RCC_ClockConfig+0x1b4>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d121      	bne.n	8002950 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e09e      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	2b02      	cmp	r3, #2
 8002916:	d107      	bne.n	8002928 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002918:	4b50      	ldr	r3, [pc, #320]	; (8002a5c <HAL_RCC_ClockConfig+0x1b4>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d115      	bne.n	8002950 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e092      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d107      	bne.n	8002940 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002930:	4b4a      	ldr	r3, [pc, #296]	; (8002a5c <HAL_RCC_ClockConfig+0x1b4>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d109      	bne.n	8002950 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e086      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002940:	4b46      	ldr	r3, [pc, #280]	; (8002a5c <HAL_RCC_ClockConfig+0x1b4>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002948:	2b00      	cmp	r3, #0
 800294a:	d101      	bne.n	8002950 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e07e      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002950:	4b42      	ldr	r3, [pc, #264]	; (8002a5c <HAL_RCC_ClockConfig+0x1b4>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f023 0203 	bic.w	r2, r3, #3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	493f      	ldr	r1, [pc, #252]	; (8002a5c <HAL_RCC_ClockConfig+0x1b4>)
 800295e:	4313      	orrs	r3, r2
 8002960:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002962:	f7fe fff9 	bl	8001958 <HAL_GetTick>
 8002966:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002968:	e00a      	b.n	8002980 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800296a:	f7fe fff5 	bl	8001958 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	f241 3288 	movw	r2, #5000	; 0x1388
 8002978:	4293      	cmp	r3, r2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e066      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002980:	4b36      	ldr	r3, [pc, #216]	; (8002a5c <HAL_RCC_ClockConfig+0x1b4>)
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f003 020c 	and.w	r2, r3, #12
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	429a      	cmp	r2, r3
 8002990:	d1eb      	bne.n	800296a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	2b00      	cmp	r3, #0
 800299c:	d008      	beq.n	80029b0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800299e:	4b2f      	ldr	r3, [pc, #188]	; (8002a5c <HAL_RCC_ClockConfig+0x1b4>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	492c      	ldr	r1, [pc, #176]	; (8002a5c <HAL_RCC_ClockConfig+0x1b4>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029b0:	4b29      	ldr	r3, [pc, #164]	; (8002a58 <HAL_RCC_ClockConfig+0x1b0>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0307 	and.w	r3, r3, #7
 80029b8:	683a      	ldr	r2, [r7, #0]
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d210      	bcs.n	80029e0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029be:	4b26      	ldr	r3, [pc, #152]	; (8002a58 <HAL_RCC_ClockConfig+0x1b0>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f023 0207 	bic.w	r2, r3, #7
 80029c6:	4924      	ldr	r1, [pc, #144]	; (8002a58 <HAL_RCC_ClockConfig+0x1b0>)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ce:	4b22      	ldr	r3, [pc, #136]	; (8002a58 <HAL_RCC_ClockConfig+0x1b0>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	683a      	ldr	r2, [r7, #0]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d001      	beq.n	80029e0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e036      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0304 	and.w	r3, r3, #4
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d008      	beq.n	80029fe <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029ec:	4b1b      	ldr	r3, [pc, #108]	; (8002a5c <HAL_RCC_ClockConfig+0x1b4>)
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	4918      	ldr	r1, [pc, #96]	; (8002a5c <HAL_RCC_ClockConfig+0x1b4>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0308 	and.w	r3, r3, #8
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d009      	beq.n	8002a1e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a0a:	4b14      	ldr	r3, [pc, #80]	; (8002a5c <HAL_RCC_ClockConfig+0x1b4>)
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	00db      	lsls	r3, r3, #3
 8002a18:	4910      	ldr	r1, [pc, #64]	; (8002a5c <HAL_RCC_ClockConfig+0x1b4>)
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a1e:	f000 f825 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 8002a22:	4602      	mov	r2, r0
 8002a24:	4b0d      	ldr	r3, [pc, #52]	; (8002a5c <HAL_RCC_ClockConfig+0x1b4>)
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	091b      	lsrs	r3, r3, #4
 8002a2a:	f003 030f 	and.w	r3, r3, #15
 8002a2e:	490c      	ldr	r1, [pc, #48]	; (8002a60 <HAL_RCC_ClockConfig+0x1b8>)
 8002a30:	5ccb      	ldrb	r3, [r1, r3]
 8002a32:	f003 031f 	and.w	r3, r3, #31
 8002a36:	fa22 f303 	lsr.w	r3, r2, r3
 8002a3a:	4a0a      	ldr	r2, [pc, #40]	; (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a3e:	4b0a      	ldr	r3, [pc, #40]	; (8002a68 <HAL_RCC_ClockConfig+0x1c0>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7fe ff38 	bl	80018b8 <HAL_InitTick>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	72fb      	strb	r3, [r7, #11]

  return status;
 8002a4c:	7afb      	ldrb	r3, [r7, #11]
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	40022000 	.word	0x40022000
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	080084f0 	.word	0x080084f0
 8002a64:	20000000 	.word	0x20000000
 8002a68:	20000004 	.word	0x20000004

08002a6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b089      	sub	sp, #36	; 0x24
 8002a70:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a72:	2300      	movs	r3, #0
 8002a74:	61fb      	str	r3, [r7, #28]
 8002a76:	2300      	movs	r3, #0
 8002a78:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a7a:	4b3e      	ldr	r3, [pc, #248]	; (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f003 030c 	and.w	r3, r3, #12
 8002a82:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a84:	4b3b      	ldr	r3, [pc, #236]	; (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	f003 0303 	and.w	r3, r3, #3
 8002a8c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d005      	beq.n	8002aa0 <HAL_RCC_GetSysClockFreq+0x34>
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	2b0c      	cmp	r3, #12
 8002a98:	d121      	bne.n	8002ade <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d11e      	bne.n	8002ade <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002aa0:	4b34      	ldr	r3, [pc, #208]	; (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0308 	and.w	r3, r3, #8
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d107      	bne.n	8002abc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002aac:	4b31      	ldr	r3, [pc, #196]	; (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ab2:	0a1b      	lsrs	r3, r3, #8
 8002ab4:	f003 030f 	and.w	r3, r3, #15
 8002ab8:	61fb      	str	r3, [r7, #28]
 8002aba:	e005      	b.n	8002ac8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002abc:	4b2d      	ldr	r3, [pc, #180]	; (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	091b      	lsrs	r3, r3, #4
 8002ac2:	f003 030f 	and.w	r3, r3, #15
 8002ac6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002ac8:	4a2b      	ldr	r2, [pc, #172]	; (8002b78 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ad0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d10d      	bne.n	8002af4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002adc:	e00a      	b.n	8002af4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	2b04      	cmp	r3, #4
 8002ae2:	d102      	bne.n	8002aea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ae4:	4b25      	ldr	r3, [pc, #148]	; (8002b7c <HAL_RCC_GetSysClockFreq+0x110>)
 8002ae6:	61bb      	str	r3, [r7, #24]
 8002ae8:	e004      	b.n	8002af4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	2b08      	cmp	r3, #8
 8002aee:	d101      	bne.n	8002af4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002af0:	4b23      	ldr	r3, [pc, #140]	; (8002b80 <HAL_RCC_GetSysClockFreq+0x114>)
 8002af2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	2b0c      	cmp	r3, #12
 8002af8:	d134      	bne.n	8002b64 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002afa:	4b1e      	ldr	r3, [pc, #120]	; (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	f003 0303 	and.w	r3, r3, #3
 8002b02:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d003      	beq.n	8002b12 <HAL_RCC_GetSysClockFreq+0xa6>
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	2b03      	cmp	r3, #3
 8002b0e:	d003      	beq.n	8002b18 <HAL_RCC_GetSysClockFreq+0xac>
 8002b10:	e005      	b.n	8002b1e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b12:	4b1a      	ldr	r3, [pc, #104]	; (8002b7c <HAL_RCC_GetSysClockFreq+0x110>)
 8002b14:	617b      	str	r3, [r7, #20]
      break;
 8002b16:	e005      	b.n	8002b24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b18:	4b19      	ldr	r3, [pc, #100]	; (8002b80 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b1a:	617b      	str	r3, [r7, #20]
      break;
 8002b1c:	e002      	b.n	8002b24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	617b      	str	r3, [r7, #20]
      break;
 8002b22:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b24:	4b13      	ldr	r3, [pc, #76]	; (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	091b      	lsrs	r3, r3, #4
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	3301      	adds	r3, #1
 8002b30:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b32:	4b10      	ldr	r3, [pc, #64]	; (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	0a1b      	lsrs	r3, r3, #8
 8002b38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	fb02 f203 	mul.w	r2, r2, r3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b48:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b4a:	4b0a      	ldr	r3, [pc, #40]	; (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	0e5b      	lsrs	r3, r3, #25
 8002b50:	f003 0303 	and.w	r3, r3, #3
 8002b54:	3301      	adds	r3, #1
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002b5a:	697a      	ldr	r2, [r7, #20]
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b62:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002b64:	69bb      	ldr	r3, [r7, #24]
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3724      	adds	r7, #36	; 0x24
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	40021000 	.word	0x40021000
 8002b78:	08008508 	.word	0x08008508
 8002b7c:	00f42400 	.word	0x00f42400
 8002b80:	007a1200 	.word	0x007a1200

08002b84 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b88:	4b03      	ldr	r3, [pc, #12]	; (8002b98 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	20000000 	.word	0x20000000

08002b9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ba0:	f7ff fff0 	bl	8002b84 <HAL_RCC_GetHCLKFreq>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	4b06      	ldr	r3, [pc, #24]	; (8002bc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	0a1b      	lsrs	r3, r3, #8
 8002bac:	f003 0307 	and.w	r3, r3, #7
 8002bb0:	4904      	ldr	r1, [pc, #16]	; (8002bc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bb2:	5ccb      	ldrb	r3, [r1, r3]
 8002bb4:	f003 031f 	and.w	r3, r3, #31
 8002bb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	08008500 	.word	0x08008500

08002bc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002bcc:	f7ff ffda 	bl	8002b84 <HAL_RCC_GetHCLKFreq>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	4b06      	ldr	r3, [pc, #24]	; (8002bec <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	0adb      	lsrs	r3, r3, #11
 8002bd8:	f003 0307 	and.w	r3, r3, #7
 8002bdc:	4904      	ldr	r1, [pc, #16]	; (8002bf0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002bde:	5ccb      	ldrb	r3, [r1, r3]
 8002be0:	f003 031f 	and.w	r3, r3, #31
 8002be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	08008500 	.word	0x08008500

08002bf4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c00:	4b2a      	ldr	r3, [pc, #168]	; (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d003      	beq.n	8002c14 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c0c:	f7ff fa02 	bl	8002014 <HAL_PWREx_GetVoltageRange>
 8002c10:	6178      	str	r0, [r7, #20]
 8002c12:	e014      	b.n	8002c3e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c14:	4b25      	ldr	r3, [pc, #148]	; (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c18:	4a24      	ldr	r2, [pc, #144]	; (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c1e:	6593      	str	r3, [r2, #88]	; 0x58
 8002c20:	4b22      	ldr	r3, [pc, #136]	; (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c28:	60fb      	str	r3, [r7, #12]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c2c:	f7ff f9f2 	bl	8002014 <HAL_PWREx_GetVoltageRange>
 8002c30:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c32:	4b1e      	ldr	r3, [pc, #120]	; (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c36:	4a1d      	ldr	r2, [pc, #116]	; (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c3c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c44:	d10b      	bne.n	8002c5e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2b80      	cmp	r3, #128	; 0x80
 8002c4a:	d919      	bls.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2ba0      	cmp	r3, #160	; 0xa0
 8002c50:	d902      	bls.n	8002c58 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c52:	2302      	movs	r3, #2
 8002c54:	613b      	str	r3, [r7, #16]
 8002c56:	e013      	b.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c58:	2301      	movs	r3, #1
 8002c5a:	613b      	str	r3, [r7, #16]
 8002c5c:	e010      	b.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2b80      	cmp	r3, #128	; 0x80
 8002c62:	d902      	bls.n	8002c6a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002c64:	2303      	movs	r3, #3
 8002c66:	613b      	str	r3, [r7, #16]
 8002c68:	e00a      	b.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2b80      	cmp	r3, #128	; 0x80
 8002c6e:	d102      	bne.n	8002c76 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c70:	2302      	movs	r3, #2
 8002c72:	613b      	str	r3, [r7, #16]
 8002c74:	e004      	b.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2b70      	cmp	r3, #112	; 0x70
 8002c7a:	d101      	bne.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c80:	4b0b      	ldr	r3, [pc, #44]	; (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f023 0207 	bic.w	r2, r3, #7
 8002c88:	4909      	ldr	r1, [pc, #36]	; (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002c90:	4b07      	ldr	r3, [pc, #28]	; (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0307 	and.w	r3, r3, #7
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d001      	beq.n	8002ca2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e000      	b.n	8002ca4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3718      	adds	r7, #24
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	40022000 	.word	0x40022000

08002cb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d041      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002cd4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002cd8:	d02a      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002cda:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002cde:	d824      	bhi.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ce0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ce4:	d008      	beq.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002ce6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002cea:	d81e      	bhi.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00a      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002cf0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cf4:	d010      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002cf6:	e018      	b.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002cf8:	4b86      	ldr	r3, [pc, #536]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	4a85      	ldr	r2, [pc, #532]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d02:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d04:	e015      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	3304      	adds	r3, #4
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f000 fabb 	bl	8003288 <RCCEx_PLLSAI1_Config>
 8002d12:	4603      	mov	r3, r0
 8002d14:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d16:	e00c      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	3320      	adds	r3, #32
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f000 fba6 	bl	8003470 <RCCEx_PLLSAI2_Config>
 8002d24:	4603      	mov	r3, r0
 8002d26:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d28:	e003      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	74fb      	strb	r3, [r7, #19]
      break;
 8002d2e:	e000      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002d30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d32:	7cfb      	ldrb	r3, [r7, #19]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10b      	bne.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d38:	4b76      	ldr	r3, [pc, #472]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d3e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d46:	4973      	ldr	r1, [pc, #460]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002d4e:	e001      	b.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d50:	7cfb      	ldrb	r3, [r7, #19]
 8002d52:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d041      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d64:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002d68:	d02a      	beq.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002d6a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002d6e:	d824      	bhi.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d70:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002d74:	d008      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002d76:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002d7a:	d81e      	bhi.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d00a      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002d80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d84:	d010      	beq.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002d86:	e018      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d88:	4b62      	ldr	r3, [pc, #392]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	4a61      	ldr	r2, [pc, #388]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d92:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d94:	e015      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3304      	adds	r3, #4
 8002d9a:	2100      	movs	r1, #0
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f000 fa73 	bl	8003288 <RCCEx_PLLSAI1_Config>
 8002da2:	4603      	mov	r3, r0
 8002da4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002da6:	e00c      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	3320      	adds	r3, #32
 8002dac:	2100      	movs	r1, #0
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 fb5e 	bl	8003470 <RCCEx_PLLSAI2_Config>
 8002db4:	4603      	mov	r3, r0
 8002db6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002db8:	e003      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	74fb      	strb	r3, [r7, #19]
      break;
 8002dbe:	e000      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002dc0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002dc2:	7cfb      	ldrb	r3, [r7, #19]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d10b      	bne.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002dc8:	4b52      	ldr	r3, [pc, #328]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dce:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002dd6:	494f      	ldr	r1, [pc, #316]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002dde:	e001      	b.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002de0:	7cfb      	ldrb	r3, [r7, #19]
 8002de2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f000 80a0 	beq.w	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002df2:	2300      	movs	r3, #0
 8002df4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002df6:	4b47      	ldr	r3, [pc, #284]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002e02:	2301      	movs	r3, #1
 8002e04:	e000      	b.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002e06:	2300      	movs	r3, #0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00d      	beq.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e0c:	4b41      	ldr	r3, [pc, #260]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e10:	4a40      	ldr	r2, [pc, #256]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e16:	6593      	str	r3, [r2, #88]	; 0x58
 8002e18:	4b3e      	ldr	r3, [pc, #248]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e20:	60bb      	str	r3, [r7, #8]
 8002e22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e24:	2301      	movs	r3, #1
 8002e26:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e28:	4b3b      	ldr	r3, [pc, #236]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a3a      	ldr	r2, [pc, #232]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e32:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e34:	f7fe fd90 	bl	8001958 <HAL_GetTick>
 8002e38:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e3a:	e009      	b.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e3c:	f7fe fd8c 	bl	8001958 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d902      	bls.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	74fb      	strb	r3, [r7, #19]
        break;
 8002e4e:	e005      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e50:	4b31      	ldr	r3, [pc, #196]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0ef      	beq.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002e5c:	7cfb      	ldrb	r3, [r7, #19]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d15c      	bne.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e62:	4b2c      	ldr	r3, [pc, #176]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e6c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d01f      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e7a:	697a      	ldr	r2, [r7, #20]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d019      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e80:	4b24      	ldr	r3, [pc, #144]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e8a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e8c:	4b21      	ldr	r3, [pc, #132]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e92:	4a20      	ldr	r2, [pc, #128]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e9c:	4b1d      	ldr	r3, [pc, #116]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ea2:	4a1c      	ldr	r2, [pc, #112]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ea4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ea8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002eac:	4a19      	ldr	r2, [pc, #100]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d016      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ebe:	f7fe fd4b 	bl	8001958 <HAL_GetTick>
 8002ec2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ec4:	e00b      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ec6:	f7fe fd47 	bl	8001958 <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d902      	bls.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	74fb      	strb	r3, [r7, #19]
            break;
 8002edc:	e006      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ede:	4b0d      	ldr	r3, [pc, #52]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d0ec      	beq.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002eec:	7cfb      	ldrb	r3, [r7, #19]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d10c      	bne.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ef2:	4b08      	ldr	r3, [pc, #32]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f02:	4904      	ldr	r1, [pc, #16]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f0a:	e009      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f0c:	7cfb      	ldrb	r3, [r7, #19]
 8002f0e:	74bb      	strb	r3, [r7, #18]
 8002f10:	e006      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002f12:	bf00      	nop
 8002f14:	40021000 	.word	0x40021000
 8002f18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f1c:	7cfb      	ldrb	r3, [r7, #19]
 8002f1e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f20:	7c7b      	ldrb	r3, [r7, #17]
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d105      	bne.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f26:	4b9e      	ldr	r3, [pc, #632]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f2a:	4a9d      	ldr	r2, [pc, #628]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f30:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00a      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f3e:	4b98      	ldr	r3, [pc, #608]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f44:	f023 0203 	bic.w	r2, r3, #3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f4c:	4994      	ldr	r1, [pc, #592]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0302 	and.w	r3, r3, #2
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d00a      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f60:	4b8f      	ldr	r3, [pc, #572]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f66:	f023 020c 	bic.w	r2, r3, #12
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f6e:	498c      	ldr	r1, [pc, #560]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0304 	and.w	r3, r3, #4
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00a      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f82:	4b87      	ldr	r3, [pc, #540]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f88:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f90:	4983      	ldr	r1, [pc, #524]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0308 	and.w	r3, r3, #8
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d00a      	beq.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002fa4:	4b7e      	ldr	r3, [pc, #504]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002faa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb2:	497b      	ldr	r1, [pc, #492]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0310 	and.w	r3, r3, #16
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00a      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002fc6:	4b76      	ldr	r3, [pc, #472]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fcc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fd4:	4972      	ldr	r1, [pc, #456]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0320 	and.w	r3, r3, #32
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d00a      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002fe8:	4b6d      	ldr	r3, [pc, #436]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fee:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ff6:	496a      	ldr	r1, [pc, #424]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003006:	2b00      	cmp	r3, #0
 8003008:	d00a      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800300a:	4b65      	ldr	r3, [pc, #404]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003010:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003018:	4961      	ldr	r1, [pc, #388]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800301a:	4313      	orrs	r3, r2
 800301c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003028:	2b00      	cmp	r3, #0
 800302a:	d00a      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800302c:	4b5c      	ldr	r3, [pc, #368]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800302e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003032:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800303a:	4959      	ldr	r1, [pc, #356]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800303c:	4313      	orrs	r3, r2
 800303e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800304a:	2b00      	cmp	r3, #0
 800304c:	d00a      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800304e:	4b54      	ldr	r3, [pc, #336]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003054:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800305c:	4950      	ldr	r1, [pc, #320]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800305e:	4313      	orrs	r3, r2
 8003060:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800306c:	2b00      	cmp	r3, #0
 800306e:	d00a      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003070:	4b4b      	ldr	r3, [pc, #300]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003076:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800307e:	4948      	ldr	r1, [pc, #288]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003080:	4313      	orrs	r3, r2
 8003082:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00a      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003092:	4b43      	ldr	r3, [pc, #268]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003098:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030a0:	493f      	ldr	r1, [pc, #252]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d028      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030b4:	4b3a      	ldr	r3, [pc, #232]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030c2:	4937      	ldr	r1, [pc, #220]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030d2:	d106      	bne.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030d4:	4b32      	ldr	r3, [pc, #200]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	4a31      	ldr	r2, [pc, #196]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030de:	60d3      	str	r3, [r2, #12]
 80030e0:	e011      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030e6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030ea:	d10c      	bne.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	3304      	adds	r3, #4
 80030f0:	2101      	movs	r1, #1
 80030f2:	4618      	mov	r0, r3
 80030f4:	f000 f8c8 	bl	8003288 <RCCEx_PLLSAI1_Config>
 80030f8:	4603      	mov	r3, r0
 80030fa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80030fc:	7cfb      	ldrb	r3, [r7, #19]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003102:	7cfb      	ldrb	r3, [r7, #19]
 8003104:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d028      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003112:	4b23      	ldr	r3, [pc, #140]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003118:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003120:	491f      	ldr	r1, [pc, #124]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003122:	4313      	orrs	r3, r2
 8003124:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800312c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003130:	d106      	bne.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003132:	4b1b      	ldr	r3, [pc, #108]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	4a1a      	ldr	r2, [pc, #104]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003138:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800313c:	60d3      	str	r3, [r2, #12]
 800313e:	e011      	b.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003144:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003148:	d10c      	bne.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	3304      	adds	r3, #4
 800314e:	2101      	movs	r1, #1
 8003150:	4618      	mov	r0, r3
 8003152:	f000 f899 	bl	8003288 <RCCEx_PLLSAI1_Config>
 8003156:	4603      	mov	r3, r0
 8003158:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800315a:	7cfb      	ldrb	r3, [r7, #19]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003160:	7cfb      	ldrb	r3, [r7, #19]
 8003162:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d02b      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003170:	4b0b      	ldr	r3, [pc, #44]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003176:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800317e:	4908      	ldr	r1, [pc, #32]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003180:	4313      	orrs	r3, r2
 8003182:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800318a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800318e:	d109      	bne.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003190:	4b03      	ldr	r3, [pc, #12]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	4a02      	ldr	r2, [pc, #8]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003196:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800319a:	60d3      	str	r3, [r2, #12]
 800319c:	e014      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800319e:	bf00      	nop
 80031a0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80031ac:	d10c      	bne.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	3304      	adds	r3, #4
 80031b2:	2101      	movs	r1, #1
 80031b4:	4618      	mov	r0, r3
 80031b6:	f000 f867 	bl	8003288 <RCCEx_PLLSAI1_Config>
 80031ba:	4603      	mov	r3, r0
 80031bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031be:	7cfb      	ldrb	r3, [r7, #19]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80031c4:	7cfb      	ldrb	r3, [r7, #19]
 80031c6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d02f      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80031d4:	4b2b      	ldr	r3, [pc, #172]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031da:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031e2:	4928      	ldr	r1, [pc, #160]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80031f2:	d10d      	bne.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	3304      	adds	r3, #4
 80031f8:	2102      	movs	r1, #2
 80031fa:	4618      	mov	r0, r3
 80031fc:	f000 f844 	bl	8003288 <RCCEx_PLLSAI1_Config>
 8003200:	4603      	mov	r3, r0
 8003202:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003204:	7cfb      	ldrb	r3, [r7, #19]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d014      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800320a:	7cfb      	ldrb	r3, [r7, #19]
 800320c:	74bb      	strb	r3, [r7, #18]
 800320e:	e011      	b.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003214:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003218:	d10c      	bne.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	3320      	adds	r3, #32
 800321e:	2102      	movs	r1, #2
 8003220:	4618      	mov	r0, r3
 8003222:	f000 f925 	bl	8003470 <RCCEx_PLLSAI2_Config>
 8003226:	4603      	mov	r3, r0
 8003228:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800322a:	7cfb      	ldrb	r3, [r7, #19]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003230:	7cfb      	ldrb	r3, [r7, #19]
 8003232:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d00a      	beq.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003240:	4b10      	ldr	r3, [pc, #64]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003246:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800324e:	490d      	ldr	r1, [pc, #52]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003250:	4313      	orrs	r3, r2
 8003252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00b      	beq.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003262:	4b08      	ldr	r3, [pc, #32]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003268:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003272:	4904      	ldr	r1, [pc, #16]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003274:	4313      	orrs	r3, r2
 8003276:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800327a:	7cbb      	ldrb	r3, [r7, #18]
}
 800327c:	4618      	mov	r0, r3
 800327e:	3718      	adds	r7, #24
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	40021000 	.word	0x40021000

08003288 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003292:	2300      	movs	r3, #0
 8003294:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003296:	4b75      	ldr	r3, [pc, #468]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d018      	beq.n	80032d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80032a2:	4b72      	ldr	r3, [pc, #456]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	f003 0203 	and.w	r2, r3, #3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d10d      	bne.n	80032ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
       ||
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d009      	beq.n	80032ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80032ba:	4b6c      	ldr	r3, [pc, #432]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	091b      	lsrs	r3, r3, #4
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	1c5a      	adds	r2, r3, #1
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
       ||
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d047      	beq.n	800335e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	73fb      	strb	r3, [r7, #15]
 80032d2:	e044      	b.n	800335e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b03      	cmp	r3, #3
 80032da:	d018      	beq.n	800330e <RCCEx_PLLSAI1_Config+0x86>
 80032dc:	2b03      	cmp	r3, #3
 80032de:	d825      	bhi.n	800332c <RCCEx_PLLSAI1_Config+0xa4>
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d002      	beq.n	80032ea <RCCEx_PLLSAI1_Config+0x62>
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d009      	beq.n	80032fc <RCCEx_PLLSAI1_Config+0x74>
 80032e8:	e020      	b.n	800332c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80032ea:	4b60      	ldr	r3, [pc, #384]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d11d      	bne.n	8003332 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032fa:	e01a      	b.n	8003332 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80032fc:	4b5b      	ldr	r3, [pc, #364]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003304:	2b00      	cmp	r3, #0
 8003306:	d116      	bne.n	8003336 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800330c:	e013      	b.n	8003336 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800330e:	4b57      	ldr	r3, [pc, #348]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d10f      	bne.n	800333a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800331a:	4b54      	ldr	r3, [pc, #336]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d109      	bne.n	800333a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800332a:	e006      	b.n	800333a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	73fb      	strb	r3, [r7, #15]
      break;
 8003330:	e004      	b.n	800333c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003332:	bf00      	nop
 8003334:	e002      	b.n	800333c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003336:	bf00      	nop
 8003338:	e000      	b.n	800333c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800333a:	bf00      	nop
    }

    if(status == HAL_OK)
 800333c:	7bfb      	ldrb	r3, [r7, #15]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10d      	bne.n	800335e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003342:	4b4a      	ldr	r3, [pc, #296]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6819      	ldr	r1, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	3b01      	subs	r3, #1
 8003354:	011b      	lsls	r3, r3, #4
 8003356:	430b      	orrs	r3, r1
 8003358:	4944      	ldr	r1, [pc, #272]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800335a:	4313      	orrs	r3, r2
 800335c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800335e:	7bfb      	ldrb	r3, [r7, #15]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d17d      	bne.n	8003460 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003364:	4b41      	ldr	r3, [pc, #260]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a40      	ldr	r2, [pc, #256]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800336a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800336e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003370:	f7fe faf2 	bl	8001958 <HAL_GetTick>
 8003374:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003376:	e009      	b.n	800338c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003378:	f7fe faee 	bl	8001958 <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	2b02      	cmp	r3, #2
 8003384:	d902      	bls.n	800338c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	73fb      	strb	r3, [r7, #15]
        break;
 800338a:	e005      	b.n	8003398 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800338c:	4b37      	ldr	r3, [pc, #220]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d1ef      	bne.n	8003378 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003398:	7bfb      	ldrb	r3, [r7, #15]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d160      	bne.n	8003460 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d111      	bne.n	80033c8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033a4:	4b31      	ldr	r3, [pc, #196]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80033ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	6892      	ldr	r2, [r2, #8]
 80033b4:	0211      	lsls	r1, r2, #8
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	68d2      	ldr	r2, [r2, #12]
 80033ba:	0912      	lsrs	r2, r2, #4
 80033bc:	0452      	lsls	r2, r2, #17
 80033be:	430a      	orrs	r2, r1
 80033c0:	492a      	ldr	r1, [pc, #168]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	610b      	str	r3, [r1, #16]
 80033c6:	e027      	b.n	8003418 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d112      	bne.n	80033f4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033ce:	4b27      	ldr	r3, [pc, #156]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80033d6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	6892      	ldr	r2, [r2, #8]
 80033de:	0211      	lsls	r1, r2, #8
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6912      	ldr	r2, [r2, #16]
 80033e4:	0852      	lsrs	r2, r2, #1
 80033e6:	3a01      	subs	r2, #1
 80033e8:	0552      	lsls	r2, r2, #21
 80033ea:	430a      	orrs	r2, r1
 80033ec:	491f      	ldr	r1, [pc, #124]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	610b      	str	r3, [r1, #16]
 80033f2:	e011      	b.n	8003418 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033f4:	4b1d      	ldr	r3, [pc, #116]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80033fc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	6892      	ldr	r2, [r2, #8]
 8003404:	0211      	lsls	r1, r2, #8
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	6952      	ldr	r2, [r2, #20]
 800340a:	0852      	lsrs	r2, r2, #1
 800340c:	3a01      	subs	r2, #1
 800340e:	0652      	lsls	r2, r2, #25
 8003410:	430a      	orrs	r2, r1
 8003412:	4916      	ldr	r1, [pc, #88]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003414:	4313      	orrs	r3, r2
 8003416:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003418:	4b14      	ldr	r3, [pc, #80]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a13      	ldr	r2, [pc, #76]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800341e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003422:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003424:	f7fe fa98 	bl	8001958 <HAL_GetTick>
 8003428:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800342a:	e009      	b.n	8003440 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800342c:	f7fe fa94 	bl	8001958 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b02      	cmp	r3, #2
 8003438:	d902      	bls.n	8003440 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	73fb      	strb	r3, [r7, #15]
          break;
 800343e:	e005      	b.n	800344c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003440:	4b0a      	ldr	r3, [pc, #40]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d0ef      	beq.n	800342c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800344c:	7bfb      	ldrb	r3, [r7, #15]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d106      	bne.n	8003460 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003452:	4b06      	ldr	r3, [pc, #24]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003454:	691a      	ldr	r2, [r3, #16]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	4904      	ldr	r1, [pc, #16]	; (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800345c:	4313      	orrs	r3, r2
 800345e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003460:	7bfb      	ldrb	r3, [r7, #15]
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40021000 	.word	0x40021000

08003470 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800347a:	2300      	movs	r3, #0
 800347c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800347e:	4b6a      	ldr	r3, [pc, #424]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	f003 0303 	and.w	r3, r3, #3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d018      	beq.n	80034bc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800348a:	4b67      	ldr	r3, [pc, #412]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	f003 0203 	and.w	r2, r3, #3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	429a      	cmp	r2, r3
 8003498:	d10d      	bne.n	80034b6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
       ||
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d009      	beq.n	80034b6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80034a2:	4b61      	ldr	r3, [pc, #388]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	091b      	lsrs	r3, r3, #4
 80034a8:	f003 0307 	and.w	r3, r3, #7
 80034ac:	1c5a      	adds	r2, r3, #1
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
       ||
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d047      	beq.n	8003546 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	73fb      	strb	r3, [r7, #15]
 80034ba:	e044      	b.n	8003546 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2b03      	cmp	r3, #3
 80034c2:	d018      	beq.n	80034f6 <RCCEx_PLLSAI2_Config+0x86>
 80034c4:	2b03      	cmp	r3, #3
 80034c6:	d825      	bhi.n	8003514 <RCCEx_PLLSAI2_Config+0xa4>
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d002      	beq.n	80034d2 <RCCEx_PLLSAI2_Config+0x62>
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d009      	beq.n	80034e4 <RCCEx_PLLSAI2_Config+0x74>
 80034d0:	e020      	b.n	8003514 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034d2:	4b55      	ldr	r3, [pc, #340]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d11d      	bne.n	800351a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034e2:	e01a      	b.n	800351a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80034e4:	4b50      	ldr	r3, [pc, #320]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d116      	bne.n	800351e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034f4:	e013      	b.n	800351e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80034f6:	4b4c      	ldr	r3, [pc, #304]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d10f      	bne.n	8003522 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003502:	4b49      	ldr	r3, [pc, #292]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d109      	bne.n	8003522 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003512:	e006      	b.n	8003522 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	73fb      	strb	r3, [r7, #15]
      break;
 8003518:	e004      	b.n	8003524 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800351a:	bf00      	nop
 800351c:	e002      	b.n	8003524 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800351e:	bf00      	nop
 8003520:	e000      	b.n	8003524 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003522:	bf00      	nop
    }

    if(status == HAL_OK)
 8003524:	7bfb      	ldrb	r3, [r7, #15]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10d      	bne.n	8003546 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800352a:	4b3f      	ldr	r3, [pc, #252]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 800352c:	68db      	ldr	r3, [r3, #12]
 800352e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6819      	ldr	r1, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	3b01      	subs	r3, #1
 800353c:	011b      	lsls	r3, r3, #4
 800353e:	430b      	orrs	r3, r1
 8003540:	4939      	ldr	r1, [pc, #228]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003542:	4313      	orrs	r3, r2
 8003544:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003546:	7bfb      	ldrb	r3, [r7, #15]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d167      	bne.n	800361c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800354c:	4b36      	ldr	r3, [pc, #216]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a35      	ldr	r2, [pc, #212]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003552:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003556:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003558:	f7fe f9fe 	bl	8001958 <HAL_GetTick>
 800355c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800355e:	e009      	b.n	8003574 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003560:	f7fe f9fa 	bl	8001958 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d902      	bls.n	8003574 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	73fb      	strb	r3, [r7, #15]
        break;
 8003572:	e005      	b.n	8003580 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003574:	4b2c      	ldr	r3, [pc, #176]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d1ef      	bne.n	8003560 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003580:	7bfb      	ldrb	r3, [r7, #15]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d14a      	bne.n	800361c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d111      	bne.n	80035b0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800358c:	4b26      	ldr	r3, [pc, #152]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003594:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	6892      	ldr	r2, [r2, #8]
 800359c:	0211      	lsls	r1, r2, #8
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	68d2      	ldr	r2, [r2, #12]
 80035a2:	0912      	lsrs	r2, r2, #4
 80035a4:	0452      	lsls	r2, r2, #17
 80035a6:	430a      	orrs	r2, r1
 80035a8:	491f      	ldr	r1, [pc, #124]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	614b      	str	r3, [r1, #20]
 80035ae:	e011      	b.n	80035d4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035b0:	4b1d      	ldr	r3, [pc, #116]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035b2:	695b      	ldr	r3, [r3, #20]
 80035b4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80035b8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	6892      	ldr	r2, [r2, #8]
 80035c0:	0211      	lsls	r1, r2, #8
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	6912      	ldr	r2, [r2, #16]
 80035c6:	0852      	lsrs	r2, r2, #1
 80035c8:	3a01      	subs	r2, #1
 80035ca:	0652      	lsls	r2, r2, #25
 80035cc:	430a      	orrs	r2, r1
 80035ce:	4916      	ldr	r1, [pc, #88]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80035d4:	4b14      	ldr	r3, [pc, #80]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a13      	ldr	r2, [pc, #76]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e0:	f7fe f9ba 	bl	8001958 <HAL_GetTick>
 80035e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80035e6:	e009      	b.n	80035fc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035e8:	f7fe f9b6 	bl	8001958 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d902      	bls.n	80035fc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	73fb      	strb	r3, [r7, #15]
          break;
 80035fa:	e005      	b.n	8003608 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80035fc:	4b0a      	ldr	r3, [pc, #40]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d0ef      	beq.n	80035e8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003608:	7bfb      	ldrb	r3, [r7, #15]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d106      	bne.n	800361c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800360e:	4b06      	ldr	r3, [pc, #24]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003610:	695a      	ldr	r2, [r3, #20]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	4904      	ldr	r1, [pc, #16]	; (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003618:	4313      	orrs	r3, r2
 800361a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800361c:	7bfb      	ldrb	r3, [r7, #15]
}
 800361e:	4618      	mov	r0, r3
 8003620:	3710      	adds	r7, #16
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40021000 	.word	0x40021000

0800362c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e049      	b.n	80036d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003644:	b2db      	uxtb	r3, r3
 8003646:	2b00      	cmp	r3, #0
 8003648:	d106      	bne.n	8003658 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f7fd fe2e 	bl	80012b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2202      	movs	r2, #2
 800365c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	3304      	adds	r3, #4
 8003668:	4619      	mov	r1, r3
 800366a:	4610      	mov	r0, r2
 800366c:	f000 fde0 	bl	8004230 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2201      	movs	r2, #1
 800367c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2201      	movs	r2, #1
 8003694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2201      	movs	r2, #1
 80036bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
	...

080036dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80036dc:	b480      	push	{r7}
 80036de:	b085      	sub	sp, #20
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d001      	beq.n	80036f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e047      	b.n	8003784 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2202      	movs	r2, #2
 80036f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a23      	ldr	r2, [pc, #140]	; (8003790 <HAL_TIM_Base_Start+0xb4>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d01d      	beq.n	8003742 <HAL_TIM_Base_Start+0x66>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800370e:	d018      	beq.n	8003742 <HAL_TIM_Base_Start+0x66>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a1f      	ldr	r2, [pc, #124]	; (8003794 <HAL_TIM_Base_Start+0xb8>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d013      	beq.n	8003742 <HAL_TIM_Base_Start+0x66>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a1e      	ldr	r2, [pc, #120]	; (8003798 <HAL_TIM_Base_Start+0xbc>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d00e      	beq.n	8003742 <HAL_TIM_Base_Start+0x66>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a1c      	ldr	r2, [pc, #112]	; (800379c <HAL_TIM_Base_Start+0xc0>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d009      	beq.n	8003742 <HAL_TIM_Base_Start+0x66>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a1b      	ldr	r2, [pc, #108]	; (80037a0 <HAL_TIM_Base_Start+0xc4>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d004      	beq.n	8003742 <HAL_TIM_Base_Start+0x66>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a19      	ldr	r2, [pc, #100]	; (80037a4 <HAL_TIM_Base_Start+0xc8>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d115      	bne.n	800376e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	689a      	ldr	r2, [r3, #8]
 8003748:	4b17      	ldr	r3, [pc, #92]	; (80037a8 <HAL_TIM_Base_Start+0xcc>)
 800374a:	4013      	ands	r3, r2
 800374c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2b06      	cmp	r3, #6
 8003752:	d015      	beq.n	8003780 <HAL_TIM_Base_Start+0xa4>
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800375a:	d011      	beq.n	8003780 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f042 0201 	orr.w	r2, r2, #1
 800376a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800376c:	e008      	b.n	8003780 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f042 0201 	orr.w	r2, r2, #1
 800377c:	601a      	str	r2, [r3, #0]
 800377e:	e000      	b.n	8003782 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003780:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003782:	2300      	movs	r3, #0
}
 8003784:	4618      	mov	r0, r3
 8003786:	3714      	adds	r7, #20
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr
 8003790:	40012c00 	.word	0x40012c00
 8003794:	40000400 	.word	0x40000400
 8003798:	40000800 	.word	0x40000800
 800379c:	40000c00 	.word	0x40000c00
 80037a0:	40013400 	.word	0x40013400
 80037a4:	40014000 	.word	0x40014000
 80037a8:	00010007 	.word	0x00010007

080037ac <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d101      	bne.n	80037be <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e049      	b.n	8003852 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d106      	bne.n	80037d8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 f841 	bl	800385a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2202      	movs	r2, #2
 80037dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	3304      	adds	r3, #4
 80037e8:	4619      	mov	r1, r3
 80037ea:	4610      	mov	r0, r2
 80037ec:	f000 fd20 	bl	8004230 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}

0800385a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800385a:	b480      	push	{r7}
 800385c:	b083      	sub	sp, #12
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003862:	bf00      	nop
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
	...

08003870 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d104      	bne.n	800388a <HAL_TIM_IC_Start_IT+0x1a>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003886:	b2db      	uxtb	r3, r3
 8003888:	e023      	b.n	80038d2 <HAL_TIM_IC_Start_IT+0x62>
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	2b04      	cmp	r3, #4
 800388e:	d104      	bne.n	800389a <HAL_TIM_IC_Start_IT+0x2a>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003896:	b2db      	uxtb	r3, r3
 8003898:	e01b      	b.n	80038d2 <HAL_TIM_IC_Start_IT+0x62>
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	2b08      	cmp	r3, #8
 800389e:	d104      	bne.n	80038aa <HAL_TIM_IC_Start_IT+0x3a>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	e013      	b.n	80038d2 <HAL_TIM_IC_Start_IT+0x62>
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	2b0c      	cmp	r3, #12
 80038ae:	d104      	bne.n	80038ba <HAL_TIM_IC_Start_IT+0x4a>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	e00b      	b.n	80038d2 <HAL_TIM_IC_Start_IT+0x62>
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	2b10      	cmp	r3, #16
 80038be:	d104      	bne.n	80038ca <HAL_TIM_IC_Start_IT+0x5a>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	e003      	b.n	80038d2 <HAL_TIM_IC_Start_IT+0x62>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d104      	bne.n	80038e4 <HAL_TIM_IC_Start_IT+0x74>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	e013      	b.n	800390c <HAL_TIM_IC_Start_IT+0x9c>
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	2b04      	cmp	r3, #4
 80038e8:	d104      	bne.n	80038f4 <HAL_TIM_IC_Start_IT+0x84>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	e00b      	b.n	800390c <HAL_TIM_IC_Start_IT+0x9c>
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	2b08      	cmp	r3, #8
 80038f8:	d104      	bne.n	8003904 <HAL_TIM_IC_Start_IT+0x94>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003900:	b2db      	uxtb	r3, r3
 8003902:	e003      	b.n	800390c <HAL_TIM_IC_Start_IT+0x9c>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800390a:	b2db      	uxtb	r3, r3
 800390c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800390e:	7bfb      	ldrb	r3, [r7, #15]
 8003910:	2b01      	cmp	r3, #1
 8003912:	d102      	bne.n	800391a <HAL_TIM_IC_Start_IT+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003914:	7bbb      	ldrb	r3, [r7, #14]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d001      	beq.n	800391e <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e0d8      	b.n	8003ad0 <HAL_TIM_IC_Start_IT+0x260>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d104      	bne.n	800392e <HAL_TIM_IC_Start_IT+0xbe>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2202      	movs	r2, #2
 8003928:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800392c:	e023      	b.n	8003976 <HAL_TIM_IC_Start_IT+0x106>
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	2b04      	cmp	r3, #4
 8003932:	d104      	bne.n	800393e <HAL_TIM_IC_Start_IT+0xce>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2202      	movs	r2, #2
 8003938:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800393c:	e01b      	b.n	8003976 <HAL_TIM_IC_Start_IT+0x106>
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	2b08      	cmp	r3, #8
 8003942:	d104      	bne.n	800394e <HAL_TIM_IC_Start_IT+0xde>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2202      	movs	r2, #2
 8003948:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800394c:	e013      	b.n	8003976 <HAL_TIM_IC_Start_IT+0x106>
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	2b0c      	cmp	r3, #12
 8003952:	d104      	bne.n	800395e <HAL_TIM_IC_Start_IT+0xee>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2202      	movs	r2, #2
 8003958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800395c:	e00b      	b.n	8003976 <HAL_TIM_IC_Start_IT+0x106>
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	2b10      	cmp	r3, #16
 8003962:	d104      	bne.n	800396e <HAL_TIM_IC_Start_IT+0xfe>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2202      	movs	r2, #2
 8003968:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800396c:	e003      	b.n	8003976 <HAL_TIM_IC_Start_IT+0x106>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2202      	movs	r2, #2
 8003972:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d104      	bne.n	8003986 <HAL_TIM_IC_Start_IT+0x116>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2202      	movs	r2, #2
 8003980:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003984:	e013      	b.n	80039ae <HAL_TIM_IC_Start_IT+0x13e>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	2b04      	cmp	r3, #4
 800398a:	d104      	bne.n	8003996 <HAL_TIM_IC_Start_IT+0x126>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2202      	movs	r2, #2
 8003990:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003994:	e00b      	b.n	80039ae <HAL_TIM_IC_Start_IT+0x13e>
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	2b08      	cmp	r3, #8
 800399a:	d104      	bne.n	80039a6 <HAL_TIM_IC_Start_IT+0x136>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2202      	movs	r2, #2
 80039a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80039a4:	e003      	b.n	80039ae <HAL_TIM_IC_Start_IT+0x13e>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2202      	movs	r2, #2
 80039aa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	2b0c      	cmp	r3, #12
 80039b2:	d841      	bhi.n	8003a38 <HAL_TIM_IC_Start_IT+0x1c8>
 80039b4:	a201      	add	r2, pc, #4	; (adr r2, 80039bc <HAL_TIM_IC_Start_IT+0x14c>)
 80039b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ba:	bf00      	nop
 80039bc:	080039f1 	.word	0x080039f1
 80039c0:	08003a39 	.word	0x08003a39
 80039c4:	08003a39 	.word	0x08003a39
 80039c8:	08003a39 	.word	0x08003a39
 80039cc:	08003a03 	.word	0x08003a03
 80039d0:	08003a39 	.word	0x08003a39
 80039d4:	08003a39 	.word	0x08003a39
 80039d8:	08003a39 	.word	0x08003a39
 80039dc:	08003a15 	.word	0x08003a15
 80039e0:	08003a39 	.word	0x08003a39
 80039e4:	08003a39 	.word	0x08003a39
 80039e8:	08003a39 	.word	0x08003a39
 80039ec:	08003a27 	.word	0x08003a27
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	68da      	ldr	r2, [r3, #12]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f042 0202 	orr.w	r2, r2, #2
 80039fe:	60da      	str	r2, [r3, #12]
      break;
 8003a00:	e01b      	b.n	8003a3a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	68da      	ldr	r2, [r3, #12]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f042 0204 	orr.w	r2, r2, #4
 8003a10:	60da      	str	r2, [r3, #12]
      break;
 8003a12:	e012      	b.n	8003a3a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	68da      	ldr	r2, [r3, #12]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f042 0208 	orr.w	r2, r2, #8
 8003a22:	60da      	str	r2, [r3, #12]
      break;
 8003a24:	e009      	b.n	8003a3a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	68da      	ldr	r2, [r3, #12]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f042 0210 	orr.w	r2, r2, #16
 8003a34:	60da      	str	r2, [r3, #12]
      break;
 8003a36:	e000      	b.n	8003a3a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 8003a38:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	6839      	ldr	r1, [r7, #0]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f000 fe4c 	bl	80046e0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a22      	ldr	r2, [pc, #136]	; (8003ad8 <HAL_TIM_IC_Start_IT+0x268>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d01d      	beq.n	8003a8e <HAL_TIM_IC_Start_IT+0x21e>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a5a:	d018      	beq.n	8003a8e <HAL_TIM_IC_Start_IT+0x21e>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a1e      	ldr	r2, [pc, #120]	; (8003adc <HAL_TIM_IC_Start_IT+0x26c>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d013      	beq.n	8003a8e <HAL_TIM_IC_Start_IT+0x21e>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a1d      	ldr	r2, [pc, #116]	; (8003ae0 <HAL_TIM_IC_Start_IT+0x270>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d00e      	beq.n	8003a8e <HAL_TIM_IC_Start_IT+0x21e>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a1b      	ldr	r2, [pc, #108]	; (8003ae4 <HAL_TIM_IC_Start_IT+0x274>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d009      	beq.n	8003a8e <HAL_TIM_IC_Start_IT+0x21e>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a1a      	ldr	r2, [pc, #104]	; (8003ae8 <HAL_TIM_IC_Start_IT+0x278>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d004      	beq.n	8003a8e <HAL_TIM_IC_Start_IT+0x21e>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a18      	ldr	r2, [pc, #96]	; (8003aec <HAL_TIM_IC_Start_IT+0x27c>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d115      	bne.n	8003aba <HAL_TIM_IC_Start_IT+0x24a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	689a      	ldr	r2, [r3, #8]
 8003a94:	4b16      	ldr	r3, [pc, #88]	; (8003af0 <HAL_TIM_IC_Start_IT+0x280>)
 8003a96:	4013      	ands	r3, r2
 8003a98:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	2b06      	cmp	r3, #6
 8003a9e:	d015      	beq.n	8003acc <HAL_TIM_IC_Start_IT+0x25c>
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aa6:	d011      	beq.n	8003acc <HAL_TIM_IC_Start_IT+0x25c>
    {
      __HAL_TIM_ENABLE(htim);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f042 0201 	orr.w	r2, r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ab8:	e008      	b.n	8003acc <HAL_TIM_IC_Start_IT+0x25c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f042 0201 	orr.w	r2, r2, #1
 8003ac8:	601a      	str	r2, [r3, #0]
 8003aca:	e000      	b.n	8003ace <HAL_TIM_IC_Start_IT+0x25e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003acc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	40012c00 	.word	0x40012c00
 8003adc:	40000400 	.word	0x40000400
 8003ae0:	40000800 	.word	0x40000800
 8003ae4:	40000c00 	.word	0x40000c00
 8003ae8:	40013400 	.word	0x40013400
 8003aec:	40014000 	.word	0x40014000
 8003af0:	00010007 	.word	0x00010007

08003af4 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	2b0c      	cmp	r3, #12
 8003b02:	d841      	bhi.n	8003b88 <HAL_TIM_IC_Stop_IT+0x94>
 8003b04:	a201      	add	r2, pc, #4	; (adr r2, 8003b0c <HAL_TIM_IC_Stop_IT+0x18>)
 8003b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b0a:	bf00      	nop
 8003b0c:	08003b41 	.word	0x08003b41
 8003b10:	08003b89 	.word	0x08003b89
 8003b14:	08003b89 	.word	0x08003b89
 8003b18:	08003b89 	.word	0x08003b89
 8003b1c:	08003b53 	.word	0x08003b53
 8003b20:	08003b89 	.word	0x08003b89
 8003b24:	08003b89 	.word	0x08003b89
 8003b28:	08003b89 	.word	0x08003b89
 8003b2c:	08003b65 	.word	0x08003b65
 8003b30:	08003b89 	.word	0x08003b89
 8003b34:	08003b89 	.word	0x08003b89
 8003b38:	08003b89 	.word	0x08003b89
 8003b3c:	08003b77 	.word	0x08003b77
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68da      	ldr	r2, [r3, #12]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f022 0202 	bic.w	r2, r2, #2
 8003b4e:	60da      	str	r2, [r3, #12]
      break;
 8003b50:	e01b      	b.n	8003b8a <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68da      	ldr	r2, [r3, #12]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f022 0204 	bic.w	r2, r2, #4
 8003b60:	60da      	str	r2, [r3, #12]
      break;
 8003b62:	e012      	b.n	8003b8a <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	68da      	ldr	r2, [r3, #12]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f022 0208 	bic.w	r2, r2, #8
 8003b72:	60da      	str	r2, [r3, #12]
      break;
 8003b74:	e009      	b.n	8003b8a <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68da      	ldr	r2, [r3, #12]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f022 0210 	bic.w	r2, r2, #16
 8003b84:	60da      	str	r2, [r3, #12]
      break;
 8003b86:	e000      	b.n	8003b8a <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 8003b88:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	6839      	ldr	r1, [r7, #0]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f000 fda4 	bl	80046e0 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	6a1a      	ldr	r2, [r3, #32]
 8003b9e:	f241 1311 	movw	r3, #4369	; 0x1111
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d10f      	bne.n	8003bc8 <HAL_TIM_IC_Stop_IT+0xd4>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	6a1a      	ldr	r2, [r3, #32]
 8003bae:	f240 4344 	movw	r3, #1092	; 0x444
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d107      	bne.n	8003bc8 <HAL_TIM_IC_Stop_IT+0xd4>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 0201 	bic.w	r2, r2, #1
 8003bc6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d104      	bne.n	8003bd8 <HAL_TIM_IC_Stop_IT+0xe4>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bd6:	e023      	b.n	8003c20 <HAL_TIM_IC_Stop_IT+0x12c>
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	d104      	bne.n	8003be8 <HAL_TIM_IC_Stop_IT+0xf4>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003be6:	e01b      	b.n	8003c20 <HAL_TIM_IC_Stop_IT+0x12c>
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	2b08      	cmp	r3, #8
 8003bec:	d104      	bne.n	8003bf8 <HAL_TIM_IC_Stop_IT+0x104>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bf6:	e013      	b.n	8003c20 <HAL_TIM_IC_Stop_IT+0x12c>
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	2b0c      	cmp	r3, #12
 8003bfc:	d104      	bne.n	8003c08 <HAL_TIM_IC_Stop_IT+0x114>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003c06:	e00b      	b.n	8003c20 <HAL_TIM_IC_Stop_IT+0x12c>
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	2b10      	cmp	r3, #16
 8003c0c:	d104      	bne.n	8003c18 <HAL_TIM_IC_Stop_IT+0x124>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2201      	movs	r2, #1
 8003c12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c16:	e003      	b.n	8003c20 <HAL_TIM_IC_Stop_IT+0x12c>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d104      	bne.n	8003c30 <HAL_TIM_IC_Stop_IT+0x13c>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c2e:	e013      	b.n	8003c58 <HAL_TIM_IC_Stop_IT+0x164>
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	2b04      	cmp	r3, #4
 8003c34:	d104      	bne.n	8003c40 <HAL_TIM_IC_Stop_IT+0x14c>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c3e:	e00b      	b.n	8003c58 <HAL_TIM_IC_Stop_IT+0x164>
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	2b08      	cmp	r3, #8
 8003c44:	d104      	bne.n	8003c50 <HAL_TIM_IC_Stop_IT+0x15c>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003c4e:	e003      	b.n	8003c58 <HAL_TIM_IC_Stop_IT+0x164>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3708      	adds	r7, #8
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop

08003c64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d122      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d11b      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f06f 0202 	mvn.w	r2, #2
 8003c90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2201      	movs	r2, #1
 8003c96:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	f003 0303 	and.w	r3, r3, #3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d003      	beq.n	8003cae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f7fd fd32 	bl	8001710 <HAL_TIM_IC_CaptureCallback>
 8003cac:	e005      	b.n	8003cba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 faa0 	bl	80041f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 faa7 	bl	8004208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	f003 0304 	and.w	r3, r3, #4
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	d122      	bne.n	8003d14 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d11b      	bne.n	8003d14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f06f 0204 	mvn.w	r2, #4
 8003ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2202      	movs	r2, #2
 8003cea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f7fd fd08 	bl	8001710 <HAL_TIM_IC_CaptureCallback>
 8003d00:	e005      	b.n	8003d0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 fa76 	bl	80041f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 fa7d 	bl	8004208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	f003 0308 	and.w	r3, r3, #8
 8003d1e:	2b08      	cmp	r3, #8
 8003d20:	d122      	bne.n	8003d68 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	f003 0308 	and.w	r3, r3, #8
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	d11b      	bne.n	8003d68 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f06f 0208 	mvn.w	r2, #8
 8003d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2204      	movs	r2, #4
 8003d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	f003 0303 	and.w	r3, r3, #3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f7fd fcde 	bl	8001710 <HAL_TIM_IC_CaptureCallback>
 8003d54:	e005      	b.n	8003d62 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 fa4c 	bl	80041f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f000 fa53 	bl	8004208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	f003 0310 	and.w	r3, r3, #16
 8003d72:	2b10      	cmp	r3, #16
 8003d74:	d122      	bne.n	8003dbc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	f003 0310 	and.w	r3, r3, #16
 8003d80:	2b10      	cmp	r3, #16
 8003d82:	d11b      	bne.n	8003dbc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f06f 0210 	mvn.w	r2, #16
 8003d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2208      	movs	r2, #8
 8003d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f7fd fcb4 	bl	8001710 <HAL_TIM_IC_CaptureCallback>
 8003da8:	e005      	b.n	8003db6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 fa22 	bl	80041f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f000 fa29 	bl	8004208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d10e      	bne.n	8003de8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d107      	bne.n	8003de8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f06f 0201 	mvn.w	r2, #1
 8003de0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f000 f9fc 	bl	80041e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003df2:	2b80      	cmp	r3, #128	; 0x80
 8003df4:	d10e      	bne.n	8003e14 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e00:	2b80      	cmp	r3, #128	; 0x80
 8003e02:	d107      	bne.n	8003e14 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 fd1e 	bl	8004850 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e22:	d10e      	bne.n	8003e42 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e2e:	2b80      	cmp	r3, #128	; 0x80
 8003e30:	d107      	bne.n	8003e42 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003e3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f000 fd11 	bl	8004864 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e4c:	2b40      	cmp	r3, #64	; 0x40
 8003e4e:	d10e      	bne.n	8003e6e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e5a:	2b40      	cmp	r3, #64	; 0x40
 8003e5c:	d107      	bne.n	8003e6e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003e66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f000 f9d7 	bl	800421c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	691b      	ldr	r3, [r3, #16]
 8003e74:	f003 0320 	and.w	r3, r3, #32
 8003e78:	2b20      	cmp	r3, #32
 8003e7a:	d10e      	bne.n	8003e9a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	f003 0320 	and.w	r3, r3, #32
 8003e86:	2b20      	cmp	r3, #32
 8003e88:	d107      	bne.n	8003e9a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f06f 0220 	mvn.w	r2, #32
 8003e92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 fcd1 	bl	800483c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e9a:	bf00      	nop
 8003e9c:	3708      	adds	r7, #8
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003ea2:	b580      	push	{r7, lr}
 8003ea4:	b084      	sub	sp, #16
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	60f8      	str	r0, [r7, #12]
 8003eaa:	60b9      	str	r1, [r7, #8]
 8003eac:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d101      	bne.n	8003ebc <HAL_TIM_IC_ConfigChannel+0x1a>
 8003eb8:	2302      	movs	r3, #2
 8003eba:	e082      	b.n	8003fc2 <HAL_TIM_IC_ConfigChannel+0x120>
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d11b      	bne.n	8003f02 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6818      	ldr	r0, [r3, #0]
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	6819      	ldr	r1, [r3, #0]
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	685a      	ldr	r2, [r3, #4]
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	f000 fa43 	bl	8004364 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	699a      	ldr	r2, [r3, #24]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f022 020c 	bic.w	r2, r2, #12
 8003eec:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	6999      	ldr	r1, [r3, #24]
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	689a      	ldr	r2, [r3, #8]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	430a      	orrs	r2, r1
 8003efe:	619a      	str	r2, [r3, #24]
 8003f00:	e05a      	b.n	8003fb8 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2b04      	cmp	r3, #4
 8003f06:	d11c      	bne.n	8003f42 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6818      	ldr	r0, [r3, #0]
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	6819      	ldr	r1, [r3, #0]
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	685a      	ldr	r2, [r3, #4]
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	f000 fac1 	bl	800449e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	699a      	ldr	r2, [r3, #24]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003f2a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	6999      	ldr	r1, [r3, #24]
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	021a      	lsls	r2, r3, #8
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	619a      	str	r2, [r3, #24]
 8003f40:	e03a      	b.n	8003fb8 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2b08      	cmp	r3, #8
 8003f46:	d11b      	bne.n	8003f80 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6818      	ldr	r0, [r3, #0]
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	6819      	ldr	r1, [r3, #0]
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	685a      	ldr	r2, [r3, #4]
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	f000 fb0e 	bl	8004578 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	69da      	ldr	r2, [r3, #28]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 020c 	bic.w	r2, r2, #12
 8003f6a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	69d9      	ldr	r1, [r3, #28]
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	689a      	ldr	r2, [r3, #8]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	430a      	orrs	r2, r1
 8003f7c:	61da      	str	r2, [r3, #28]
 8003f7e:	e01b      	b.n	8003fb8 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6818      	ldr	r0, [r3, #0]
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	6819      	ldr	r1, [r3, #0]
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	f000 fb2e 	bl	80045f0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	69da      	ldr	r2, [r3, #28]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003fa2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	69d9      	ldr	r1, [r3, #28]
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	021a      	lsls	r2, r3, #8
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	430a      	orrs	r2, r1
 8003fb6:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3710      	adds	r7, #16
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b084      	sub	sp, #16
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
 8003fd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d101      	bne.n	8003fe2 <HAL_TIM_ConfigClockSource+0x18>
 8003fde:	2302      	movs	r3, #2
 8003fe0:	e0b5      	b.n	800414e <HAL_TIM_ConfigClockSource+0x184>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2202      	movs	r2, #2
 8003fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004000:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004004:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800400c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800401e:	d03e      	beq.n	800409e <HAL_TIM_ConfigClockSource+0xd4>
 8004020:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004024:	f200 8087 	bhi.w	8004136 <HAL_TIM_ConfigClockSource+0x16c>
 8004028:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800402c:	f000 8085 	beq.w	800413a <HAL_TIM_ConfigClockSource+0x170>
 8004030:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004034:	d87f      	bhi.n	8004136 <HAL_TIM_ConfigClockSource+0x16c>
 8004036:	2b70      	cmp	r3, #112	; 0x70
 8004038:	d01a      	beq.n	8004070 <HAL_TIM_ConfigClockSource+0xa6>
 800403a:	2b70      	cmp	r3, #112	; 0x70
 800403c:	d87b      	bhi.n	8004136 <HAL_TIM_ConfigClockSource+0x16c>
 800403e:	2b60      	cmp	r3, #96	; 0x60
 8004040:	d050      	beq.n	80040e4 <HAL_TIM_ConfigClockSource+0x11a>
 8004042:	2b60      	cmp	r3, #96	; 0x60
 8004044:	d877      	bhi.n	8004136 <HAL_TIM_ConfigClockSource+0x16c>
 8004046:	2b50      	cmp	r3, #80	; 0x50
 8004048:	d03c      	beq.n	80040c4 <HAL_TIM_ConfigClockSource+0xfa>
 800404a:	2b50      	cmp	r3, #80	; 0x50
 800404c:	d873      	bhi.n	8004136 <HAL_TIM_ConfigClockSource+0x16c>
 800404e:	2b40      	cmp	r3, #64	; 0x40
 8004050:	d058      	beq.n	8004104 <HAL_TIM_ConfigClockSource+0x13a>
 8004052:	2b40      	cmp	r3, #64	; 0x40
 8004054:	d86f      	bhi.n	8004136 <HAL_TIM_ConfigClockSource+0x16c>
 8004056:	2b30      	cmp	r3, #48	; 0x30
 8004058:	d064      	beq.n	8004124 <HAL_TIM_ConfigClockSource+0x15a>
 800405a:	2b30      	cmp	r3, #48	; 0x30
 800405c:	d86b      	bhi.n	8004136 <HAL_TIM_ConfigClockSource+0x16c>
 800405e:	2b20      	cmp	r3, #32
 8004060:	d060      	beq.n	8004124 <HAL_TIM_ConfigClockSource+0x15a>
 8004062:	2b20      	cmp	r3, #32
 8004064:	d867      	bhi.n	8004136 <HAL_TIM_ConfigClockSource+0x16c>
 8004066:	2b00      	cmp	r3, #0
 8004068:	d05c      	beq.n	8004124 <HAL_TIM_ConfigClockSource+0x15a>
 800406a:	2b10      	cmp	r3, #16
 800406c:	d05a      	beq.n	8004124 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800406e:	e062      	b.n	8004136 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6818      	ldr	r0, [r3, #0]
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	6899      	ldr	r1, [r3, #8]
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	685a      	ldr	r2, [r3, #4]
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	f000 fb0e 	bl	80046a0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004092:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68fa      	ldr	r2, [r7, #12]
 800409a:	609a      	str	r2, [r3, #8]
      break;
 800409c:	e04e      	b.n	800413c <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6818      	ldr	r0, [r3, #0]
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	6899      	ldr	r1, [r3, #8]
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	685a      	ldr	r2, [r3, #4]
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	f000 faf7 	bl	80046a0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	689a      	ldr	r2, [r3, #8]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040c0:	609a      	str	r2, [r3, #8]
      break;
 80040c2:	e03b      	b.n	800413c <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6818      	ldr	r0, [r3, #0]
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	6859      	ldr	r1, [r3, #4]
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	461a      	mov	r2, r3
 80040d2:	f000 f9b5 	bl	8004440 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2150      	movs	r1, #80	; 0x50
 80040dc:	4618      	mov	r0, r3
 80040de:	f000 fac4 	bl	800466a <TIM_ITRx_SetConfig>
      break;
 80040e2:	e02b      	b.n	800413c <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6818      	ldr	r0, [r3, #0]
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	6859      	ldr	r1, [r3, #4]
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	461a      	mov	r2, r3
 80040f2:	f000 fa11 	bl	8004518 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2160      	movs	r1, #96	; 0x60
 80040fc:	4618      	mov	r0, r3
 80040fe:	f000 fab4 	bl	800466a <TIM_ITRx_SetConfig>
      break;
 8004102:	e01b      	b.n	800413c <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6818      	ldr	r0, [r3, #0]
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	6859      	ldr	r1, [r3, #4]
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	461a      	mov	r2, r3
 8004112:	f000 f995 	bl	8004440 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2140      	movs	r1, #64	; 0x40
 800411c:	4618      	mov	r0, r3
 800411e:	f000 faa4 	bl	800466a <TIM_ITRx_SetConfig>
      break;
 8004122:	e00b      	b.n	800413c <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4619      	mov	r1, r3
 800412e:	4610      	mov	r0, r2
 8004130:	f000 fa9b 	bl	800466a <TIM_ITRx_SetConfig>
        break;
 8004134:	e002      	b.n	800413c <HAL_TIM_ConfigClockSource+0x172>
      break;
 8004136:	bf00      	nop
 8004138:	e000      	b.n	800413c <HAL_TIM_ConfigClockSource+0x172>
      break;
 800413a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	3710      	adds	r7, #16
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
	...

08004158 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004158:	b480      	push	{r7}
 800415a:	b085      	sub	sp, #20
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004162:	2300      	movs	r3, #0
 8004164:	60fb      	str	r3, [r7, #12]
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	2b0c      	cmp	r3, #12
 800416a:	d831      	bhi.n	80041d0 <HAL_TIM_ReadCapturedValue+0x78>
 800416c:	a201      	add	r2, pc, #4	; (adr r2, 8004174 <HAL_TIM_ReadCapturedValue+0x1c>)
 800416e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004172:	bf00      	nop
 8004174:	080041a9 	.word	0x080041a9
 8004178:	080041d1 	.word	0x080041d1
 800417c:	080041d1 	.word	0x080041d1
 8004180:	080041d1 	.word	0x080041d1
 8004184:	080041b3 	.word	0x080041b3
 8004188:	080041d1 	.word	0x080041d1
 800418c:	080041d1 	.word	0x080041d1
 8004190:	080041d1 	.word	0x080041d1
 8004194:	080041bd 	.word	0x080041bd
 8004198:	080041d1 	.word	0x080041d1
 800419c:	080041d1 	.word	0x080041d1
 80041a0:	080041d1 	.word	0x080041d1
 80041a4:	080041c7 	.word	0x080041c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ae:	60fb      	str	r3, [r7, #12]

      break;
 80041b0:	e00f      	b.n	80041d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b8:	60fb      	str	r3, [r7, #12]

      break;
 80041ba:	e00a      	b.n	80041d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c2:	60fb      	str	r3, [r7, #12]

      break;
 80041c4:	e005      	b.n	80041d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041cc:	60fb      	str	r3, [r7, #12]

      break;
 80041ce:	e000      	b.n	80041d2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80041d0:	bf00      	nop
  }

  return tmpreg;
 80041d2:	68fb      	ldr	r3, [r7, #12]
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3714      	adds	r7, #20
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80041e8:	bf00      	nop
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004210:	bf00      	nop
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr

0800421c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	4a40      	ldr	r2, [pc, #256]	; (8004344 <TIM_Base_SetConfig+0x114>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d013      	beq.n	8004270 <TIM_Base_SetConfig+0x40>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800424e:	d00f      	beq.n	8004270 <TIM_Base_SetConfig+0x40>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4a3d      	ldr	r2, [pc, #244]	; (8004348 <TIM_Base_SetConfig+0x118>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d00b      	beq.n	8004270 <TIM_Base_SetConfig+0x40>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a3c      	ldr	r2, [pc, #240]	; (800434c <TIM_Base_SetConfig+0x11c>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d007      	beq.n	8004270 <TIM_Base_SetConfig+0x40>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	4a3b      	ldr	r2, [pc, #236]	; (8004350 <TIM_Base_SetConfig+0x120>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d003      	beq.n	8004270 <TIM_Base_SetConfig+0x40>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	4a3a      	ldr	r2, [pc, #232]	; (8004354 <TIM_Base_SetConfig+0x124>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d108      	bne.n	8004282 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004276:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	68fa      	ldr	r2, [r7, #12]
 800427e:	4313      	orrs	r3, r2
 8004280:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a2f      	ldr	r2, [pc, #188]	; (8004344 <TIM_Base_SetConfig+0x114>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d01f      	beq.n	80042ca <TIM_Base_SetConfig+0x9a>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004290:	d01b      	beq.n	80042ca <TIM_Base_SetConfig+0x9a>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a2c      	ldr	r2, [pc, #176]	; (8004348 <TIM_Base_SetConfig+0x118>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d017      	beq.n	80042ca <TIM_Base_SetConfig+0x9a>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a2b      	ldr	r2, [pc, #172]	; (800434c <TIM_Base_SetConfig+0x11c>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d013      	beq.n	80042ca <TIM_Base_SetConfig+0x9a>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a2a      	ldr	r2, [pc, #168]	; (8004350 <TIM_Base_SetConfig+0x120>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d00f      	beq.n	80042ca <TIM_Base_SetConfig+0x9a>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a29      	ldr	r2, [pc, #164]	; (8004354 <TIM_Base_SetConfig+0x124>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d00b      	beq.n	80042ca <TIM_Base_SetConfig+0x9a>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a28      	ldr	r2, [pc, #160]	; (8004358 <TIM_Base_SetConfig+0x128>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d007      	beq.n	80042ca <TIM_Base_SetConfig+0x9a>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a27      	ldr	r2, [pc, #156]	; (800435c <TIM_Base_SetConfig+0x12c>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d003      	beq.n	80042ca <TIM_Base_SetConfig+0x9a>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a26      	ldr	r2, [pc, #152]	; (8004360 <TIM_Base_SetConfig+0x130>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d108      	bne.n	80042dc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	4313      	orrs	r3, r2
 80042da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	695b      	ldr	r3, [r3, #20]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	68fa      	ldr	r2, [r7, #12]
 80042ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	689a      	ldr	r2, [r3, #8]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a10      	ldr	r2, [pc, #64]	; (8004344 <TIM_Base_SetConfig+0x114>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d00f      	beq.n	8004328 <TIM_Base_SetConfig+0xf8>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4a12      	ldr	r2, [pc, #72]	; (8004354 <TIM_Base_SetConfig+0x124>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d00b      	beq.n	8004328 <TIM_Base_SetConfig+0xf8>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a11      	ldr	r2, [pc, #68]	; (8004358 <TIM_Base_SetConfig+0x128>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d007      	beq.n	8004328 <TIM_Base_SetConfig+0xf8>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a10      	ldr	r2, [pc, #64]	; (800435c <TIM_Base_SetConfig+0x12c>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d003      	beq.n	8004328 <TIM_Base_SetConfig+0xf8>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a0f      	ldr	r2, [pc, #60]	; (8004360 <TIM_Base_SetConfig+0x130>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d103      	bne.n	8004330 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	691a      	ldr	r2, [r3, #16]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	615a      	str	r2, [r3, #20]
}
 8004336:	bf00      	nop
 8004338:	3714      	adds	r7, #20
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	40012c00 	.word	0x40012c00
 8004348:	40000400 	.word	0x40000400
 800434c:	40000800 	.word	0x40000800
 8004350:	40000c00 	.word	0x40000c00
 8004354:	40013400 	.word	0x40013400
 8004358:	40014000 	.word	0x40014000
 800435c:	40014400 	.word	0x40014400
 8004360:	40014800 	.word	0x40014800

08004364 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004364:	b480      	push	{r7}
 8004366:	b087      	sub	sp, #28
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	607a      	str	r2, [r7, #4]
 8004370:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6a1b      	ldr	r3, [r3, #32]
 8004376:	f023 0201 	bic.w	r2, r3, #1
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	699b      	ldr	r3, [r3, #24]
 8004382:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6a1b      	ldr	r3, [r3, #32]
 8004388:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	4a26      	ldr	r2, [pc, #152]	; (8004428 <TIM_TI1_SetConfig+0xc4>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d017      	beq.n	80043c2 <TIM_TI1_SetConfig+0x5e>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004398:	d013      	beq.n	80043c2 <TIM_TI1_SetConfig+0x5e>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	4a23      	ldr	r2, [pc, #140]	; (800442c <TIM_TI1_SetConfig+0xc8>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d00f      	beq.n	80043c2 <TIM_TI1_SetConfig+0x5e>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	4a22      	ldr	r2, [pc, #136]	; (8004430 <TIM_TI1_SetConfig+0xcc>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d00b      	beq.n	80043c2 <TIM_TI1_SetConfig+0x5e>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	4a21      	ldr	r2, [pc, #132]	; (8004434 <TIM_TI1_SetConfig+0xd0>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d007      	beq.n	80043c2 <TIM_TI1_SetConfig+0x5e>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	4a20      	ldr	r2, [pc, #128]	; (8004438 <TIM_TI1_SetConfig+0xd4>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d003      	beq.n	80043c2 <TIM_TI1_SetConfig+0x5e>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	4a1f      	ldr	r2, [pc, #124]	; (800443c <TIM_TI1_SetConfig+0xd8>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d101      	bne.n	80043c6 <TIM_TI1_SetConfig+0x62>
 80043c2:	2301      	movs	r3, #1
 80043c4:	e000      	b.n	80043c8 <TIM_TI1_SetConfig+0x64>
 80043c6:	2300      	movs	r3, #0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d008      	beq.n	80043de <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	f023 0303 	bic.w	r3, r3, #3
 80043d2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	4313      	orrs	r3, r2
 80043da:	617b      	str	r3, [r7, #20]
 80043dc:	e003      	b.n	80043e6 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	f043 0301 	orr.w	r3, r3, #1
 80043e4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	011b      	lsls	r3, r3, #4
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	697a      	ldr	r2, [r7, #20]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	f023 030a 	bic.w	r3, r3, #10
 8004400:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	f003 030a 	and.w	r3, r3, #10
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	4313      	orrs	r3, r2
 800440c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	693a      	ldr	r2, [r7, #16]
 8004418:	621a      	str	r2, [r3, #32]
}
 800441a:	bf00      	nop
 800441c:	371c      	adds	r7, #28
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr
 8004426:	bf00      	nop
 8004428:	40012c00 	.word	0x40012c00
 800442c:	40000400 	.word	0x40000400
 8004430:	40000800 	.word	0x40000800
 8004434:	40000c00 	.word	0x40000c00
 8004438:	40013400 	.word	0x40013400
 800443c:	40014000 	.word	0x40014000

08004440 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004440:	b480      	push	{r7}
 8004442:	b087      	sub	sp, #28
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6a1b      	ldr	r3, [r3, #32]
 8004456:	f023 0201 	bic.w	r2, r3, #1
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800446a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	011b      	lsls	r3, r3, #4
 8004470:	693a      	ldr	r2, [r7, #16]
 8004472:	4313      	orrs	r3, r2
 8004474:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	f023 030a 	bic.w	r3, r3, #10
 800447c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800447e:	697a      	ldr	r2, [r7, #20]
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	4313      	orrs	r3, r2
 8004484:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	697a      	ldr	r2, [r7, #20]
 8004490:	621a      	str	r2, [r3, #32]
}
 8004492:	bf00      	nop
 8004494:	371c      	adds	r7, #28
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr

0800449e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800449e:	b480      	push	{r7}
 80044a0:	b087      	sub	sp, #28
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	60f8      	str	r0, [r7, #12]
 80044a6:	60b9      	str	r1, [r7, #8]
 80044a8:	607a      	str	r2, [r7, #4]
 80044aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	f023 0210 	bic.w	r2, r3, #16
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6a1b      	ldr	r3, [r3, #32]
 80044c2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044ca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	021b      	lsls	r3, r3, #8
 80044d0:	697a      	ldr	r2, [r7, #20]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80044dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	031b      	lsls	r3, r3, #12
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	697a      	ldr	r2, [r7, #20]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80044f0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	011b      	lsls	r3, r3, #4
 80044f6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80044fa:	693a      	ldr	r2, [r7, #16]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	697a      	ldr	r2, [r7, #20]
 8004504:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	621a      	str	r2, [r3, #32]
}
 800450c:	bf00      	nop
 800450e:	371c      	adds	r7, #28
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr

08004518 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004518:	b480      	push	{r7}
 800451a:	b087      	sub	sp, #28
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6a1b      	ldr	r3, [r3, #32]
 8004528:	f023 0210 	bic.w	r2, r3, #16
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6a1b      	ldr	r3, [r3, #32]
 800453a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004542:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	031b      	lsls	r3, r3, #12
 8004548:	697a      	ldr	r2, [r7, #20]
 800454a:	4313      	orrs	r3, r2
 800454c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004554:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	011b      	lsls	r3, r3, #4
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	4313      	orrs	r3, r2
 800455e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	697a      	ldr	r2, [r7, #20]
 8004564:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	621a      	str	r2, [r3, #32]
}
 800456c:	bf00      	nop
 800456e:	371c      	adds	r7, #28
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004578:	b480      	push	{r7}
 800457a:	b087      	sub	sp, #28
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
 8004584:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6a1b      	ldr	r3, [r3, #32]
 800458a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	69db      	ldr	r3, [r3, #28]
 8004596:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	f023 0303 	bic.w	r3, r3, #3
 80045a4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80045a6:	697a      	ldr	r2, [r7, #20]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045b4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	011b      	lsls	r3, r3, #4
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	697a      	ldr	r2, [r7, #20]
 80045be:	4313      	orrs	r3, r2
 80045c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80045c8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	021b      	lsls	r3, r3, #8
 80045ce:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80045d2:	693a      	ldr	r2, [r7, #16]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	621a      	str	r2, [r3, #32]
}
 80045e4:	bf00      	nop
 80045e6:	371c      	adds	r7, #28
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b087      	sub	sp, #28
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	607a      	str	r2, [r7, #4]
 80045fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	69db      	ldr	r3, [r3, #28]
 800460e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6a1b      	ldr	r3, [r3, #32]
 8004614:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800461c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	021b      	lsls	r3, r3, #8
 8004622:	697a      	ldr	r2, [r7, #20]
 8004624:	4313      	orrs	r3, r2
 8004626:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800462e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	031b      	lsls	r3, r3, #12
 8004634:	b29b      	uxth	r3, r3
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	4313      	orrs	r3, r2
 800463a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004642:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	031b      	lsls	r3, r3, #12
 8004648:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800464c:	693a      	ldr	r2, [r7, #16]
 800464e:	4313      	orrs	r3, r2
 8004650:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	621a      	str	r2, [r3, #32]
}
 800465e:	bf00      	nop
 8004660:	371c      	adds	r7, #28
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr

0800466a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800466a:	b480      	push	{r7}
 800466c:	b085      	sub	sp, #20
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
 8004672:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004680:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004682:	683a      	ldr	r2, [r7, #0]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	4313      	orrs	r3, r2
 8004688:	f043 0307 	orr.w	r3, r3, #7
 800468c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	68fa      	ldr	r2, [r7, #12]
 8004692:	609a      	str	r2, [r3, #8]
}
 8004694:	bf00      	nop
 8004696:	3714      	adds	r7, #20
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b087      	sub	sp, #28
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	60b9      	str	r1, [r7, #8]
 80046aa:	607a      	str	r2, [r7, #4]
 80046ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	021a      	lsls	r2, r3, #8
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	431a      	orrs	r2, r3
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	697a      	ldr	r2, [r7, #20]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	697a      	ldr	r2, [r7, #20]
 80046d2:	609a      	str	r2, [r3, #8]
}
 80046d4:	bf00      	nop
 80046d6:	371c      	adds	r7, #28
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b087      	sub	sp, #28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	f003 031f 	and.w	r3, r3, #31
 80046f2:	2201      	movs	r2, #1
 80046f4:	fa02 f303 	lsl.w	r3, r2, r3
 80046f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6a1a      	ldr	r2, [r3, #32]
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	43db      	mvns	r3, r3
 8004702:	401a      	ands	r2, r3
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6a1a      	ldr	r2, [r3, #32]
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	f003 031f 	and.w	r3, r3, #31
 8004712:	6879      	ldr	r1, [r7, #4]
 8004714:	fa01 f303 	lsl.w	r3, r1, r3
 8004718:	431a      	orrs	r2, r3
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	621a      	str	r2, [r3, #32]
}
 800471e:	bf00      	nop
 8004720:	371c      	adds	r7, #28
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr
	...

0800472c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800472c:	b480      	push	{r7}
 800472e:	b085      	sub	sp, #20
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800473c:	2b01      	cmp	r3, #1
 800473e:	d101      	bne.n	8004744 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004740:	2302      	movs	r3, #2
 8004742:	e068      	b.n	8004816 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2202      	movs	r2, #2
 8004750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a2e      	ldr	r2, [pc, #184]	; (8004824 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d004      	beq.n	8004778 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a2d      	ldr	r2, [pc, #180]	; (8004828 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d108      	bne.n	800478a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800477e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	68fa      	ldr	r2, [r7, #12]
 8004786:	4313      	orrs	r3, r2
 8004788:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004790:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68fa      	ldr	r2, [r7, #12]
 8004798:	4313      	orrs	r3, r2
 800479a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a1e      	ldr	r2, [pc, #120]	; (8004824 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d01d      	beq.n	80047ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047b6:	d018      	beq.n	80047ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a1b      	ldr	r2, [pc, #108]	; (800482c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d013      	beq.n	80047ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a1a      	ldr	r2, [pc, #104]	; (8004830 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d00e      	beq.n	80047ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a18      	ldr	r2, [pc, #96]	; (8004834 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d009      	beq.n	80047ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a13      	ldr	r2, [pc, #76]	; (8004828 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d004      	beq.n	80047ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a14      	ldr	r2, [pc, #80]	; (8004838 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d10c      	bne.n	8004804 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	68ba      	ldr	r2, [r7, #8]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68ba      	ldr	r2, [r7, #8]
 8004802:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004814:	2300      	movs	r3, #0
}
 8004816:	4618      	mov	r0, r3
 8004818:	3714      	adds	r7, #20
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	40012c00 	.word	0x40012c00
 8004828:	40013400 	.word	0x40013400
 800482c:	40000400 	.word	0x40000400
 8004830:	40000800 	.word	0x40000800
 8004834:	40000c00 	.word	0x40000c00
 8004838:	40014000 	.word	0x40014000

0800483c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004844:	bf00      	nop
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004858:	bf00      	nop
 800485a:	370c      	adds	r7, #12
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr

08004864 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800486c:	bf00      	nop
 800486e:	370c      	adds	r7, #12
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d101      	bne.n	800488a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e040      	b.n	800490c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800488e:	2b00      	cmp	r3, #0
 8004890:	d106      	bne.n	80048a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f7fc fd68 	bl	8001370 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2224      	movs	r2, #36	; 0x24
 80048a4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f022 0201 	bic.w	r2, r2, #1
 80048b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 fae2 	bl	8004e80 <UART_SetConfig>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d101      	bne.n	80048c6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e022      	b.n	800490c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d002      	beq.n	80048d4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 fd60 	bl	8005394 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	685a      	ldr	r2, [r3, #4]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80048e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	689a      	ldr	r2, [r3, #8]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80048f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f042 0201 	orr.w	r2, r2, #1
 8004902:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f000 fde7 	bl	80054d8 <UART_CheckIdleState>
 800490a:	4603      	mov	r3, r0
}
 800490c:	4618      	mov	r0, r3
 800490e:	3708      	adds	r7, #8
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b08a      	sub	sp, #40	; 0x28
 8004918:	af02      	add	r7, sp, #8
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	603b      	str	r3, [r7, #0]
 8004920:	4613      	mov	r3, r2
 8004922:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004928:	2b20      	cmp	r3, #32
 800492a:	f040 8082 	bne.w	8004a32 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d002      	beq.n	800493a <HAL_UART_Transmit+0x26>
 8004934:	88fb      	ldrh	r3, [r7, #6]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e07a      	b.n	8004a34 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004944:	2b01      	cmp	r3, #1
 8004946:	d101      	bne.n	800494c <HAL_UART_Transmit+0x38>
 8004948:	2302      	movs	r3, #2
 800494a:	e073      	b.n	8004a34 <HAL_UART_Transmit+0x120>
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2221      	movs	r2, #33	; 0x21
 8004960:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004962:	f7fc fff9 	bl	8001958 <HAL_GetTick>
 8004966:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	88fa      	ldrh	r2, [r7, #6]
 800496c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	88fa      	ldrh	r2, [r7, #6]
 8004974:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004980:	d108      	bne.n	8004994 <HAL_UART_Transmit+0x80>
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d104      	bne.n	8004994 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800498a:	2300      	movs	r3, #0
 800498c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	61bb      	str	r3, [r7, #24]
 8004992:	e003      	b.n	800499c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004998:	2300      	movs	r3, #0
 800499a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80049a4:	e02d      	b.n	8004a02 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	9300      	str	r3, [sp, #0]
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	2200      	movs	r2, #0
 80049ae:	2180      	movs	r1, #128	; 0x80
 80049b0:	68f8      	ldr	r0, [r7, #12]
 80049b2:	f000 fdda 	bl	800556a <UART_WaitOnFlagUntilTimeout>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d001      	beq.n	80049c0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e039      	b.n	8004a34 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d10b      	bne.n	80049de <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	881a      	ldrh	r2, [r3, #0]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049d2:	b292      	uxth	r2, r2
 80049d4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	3302      	adds	r3, #2
 80049da:	61bb      	str	r3, [r7, #24]
 80049dc:	e008      	b.n	80049f0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	781a      	ldrb	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	b292      	uxth	r2, r2
 80049e8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80049ea:	69fb      	ldr	r3, [r7, #28]
 80049ec:	3301      	adds	r3, #1
 80049ee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	3b01      	subs	r3, #1
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1cb      	bne.n	80049a6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	2200      	movs	r2, #0
 8004a16:	2140      	movs	r1, #64	; 0x40
 8004a18:	68f8      	ldr	r0, [r7, #12]
 8004a1a:	f000 fda6 	bl	800556a <UART_WaitOnFlagUntilTimeout>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d001      	beq.n	8004a28 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e005      	b.n	8004a34 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2220      	movs	r2, #32
 8004a2c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	e000      	b.n	8004a34 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004a32:	2302      	movs	r3, #2
  }
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3720      	adds	r7, #32
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b088      	sub	sp, #32
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	69db      	ldr	r3, [r3, #28]
 8004a4a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004a5c:	69fa      	ldr	r2, [r7, #28]
 8004a5e:	f640 030f 	movw	r3, #2063	; 0x80f
 8004a62:	4013      	ands	r3, r2
 8004a64:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d113      	bne.n	8004a94 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	f003 0320 	and.w	r3, r3, #32
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00e      	beq.n	8004a94 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	f003 0320 	and.w	r3, r3, #32
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d009      	beq.n	8004a94 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	f000 81ce 	beq.w	8004e26 <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	4798      	blx	r3
      }
      return;
 8004a92:	e1c8      	b.n	8004e26 <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	f000 80e3 	beq.w	8004c62 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	f003 0301 	and.w	r3, r3, #1
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d105      	bne.n	8004ab2 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004aa6:	69ba      	ldr	r2, [r7, #24]
 8004aa8:	4ba6      	ldr	r3, [pc, #664]	; (8004d44 <HAL_UART_IRQHandler+0x308>)
 8004aaa:	4013      	ands	r3, r2
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	f000 80d8 	beq.w	8004c62 <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	f003 0301 	and.w	r3, r3, #1
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d010      	beq.n	8004ade <HAL_UART_IRQHandler+0xa2>
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d00b      	beq.n	8004ade <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	2201      	movs	r2, #1
 8004acc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ad4:	f043 0201 	orr.w	r2, r3, #1
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	f003 0302 	and.w	r3, r3, #2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d010      	beq.n	8004b0a <HAL_UART_IRQHandler+0xce>
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00b      	beq.n	8004b0a <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	2202      	movs	r2, #2
 8004af8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b00:	f043 0204 	orr.w	r2, r3, #4
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	f003 0304 	and.w	r3, r3, #4
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d010      	beq.n	8004b36 <HAL_UART_IRQHandler+0xfa>
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00b      	beq.n	8004b36 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2204      	movs	r2, #4
 8004b24:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b2c:	f043 0202 	orr.w	r2, r3, #2
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	f003 0308 	and.w	r3, r3, #8
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d015      	beq.n	8004b6c <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004b40:	69bb      	ldr	r3, [r7, #24]
 8004b42:	f003 0320 	and.w	r3, r3, #32
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d104      	bne.n	8004b54 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d00b      	beq.n	8004b6c <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2208      	movs	r2, #8
 8004b5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b62:	f043 0208 	orr.w	r2, r3, #8
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d011      	beq.n	8004b9a <HAL_UART_IRQHandler+0x15e>
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d00c      	beq.n	8004b9a <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b90:	f043 0220 	orr.w	r2, r3, #32
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	f000 8142 	beq.w	8004e2a <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	f003 0320 	and.w	r3, r3, #32
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d00c      	beq.n	8004bca <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	f003 0320 	and.w	r3, r3, #32
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d007      	beq.n	8004bca <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d003      	beq.n	8004bca <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004bd0:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bdc:	2b40      	cmp	r3, #64	; 0x40
 8004bde:	d004      	beq.n	8004bea <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d031      	beq.n	8004c4e <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f000 fd39 	bl	8005662 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bfa:	2b40      	cmp	r3, #64	; 0x40
 8004bfc:	d123      	bne.n	8004c46 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	689a      	ldr	r2, [r3, #8]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c0c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d013      	beq.n	8004c3e <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c1a:	4a4b      	ldr	r2, [pc, #300]	; (8004d48 <HAL_UART_IRQHandler+0x30c>)
 8004c1c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c22:	4618      	mov	r0, r3
 8004c24:	f7fc fff3 	bl	8001c0e <HAL_DMA_Abort_IT>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d017      	beq.n	8004c5e <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8004c38:	4610      	mov	r0, r2
 8004c3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c3c:	e00f      	b.n	8004c5e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f000 f908 	bl	8004e54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c44:	e00b      	b.n	8004c5e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 f904 	bl	8004e54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c4c:	e007      	b.n	8004c5e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 f900 	bl	8004e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8004c5c:	e0e5      	b.n	8004e2a <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c5e:	bf00      	nop
    return;
 8004c60:	e0e3      	b.n	8004e2a <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	f040 80a9 	bne.w	8004dbe <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	f003 0310 	and.w	r3, r3, #16
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 80a3 	beq.w	8004dbe <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8004c78:	69bb      	ldr	r3, [r7, #24]
 8004c7a:	f003 0310 	and.w	r3, r3, #16
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	f000 809d 	beq.w	8004dbe <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	2210      	movs	r2, #16
 8004c8a:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c96:	2b40      	cmp	r3, #64	; 0x40
 8004c98:	d158      	bne.n	8004d4c <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8004ca4:	893b      	ldrh	r3, [r7, #8]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	f000 80c1 	beq.w	8004e2e <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004cb2:	893a      	ldrh	r2, [r7, #8]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	f080 80ba 	bcs.w	8004e2e <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	893a      	ldrh	r2, [r7, #8]
 8004cbe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0320 	and.w	r3, r3, #32
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d12a      	bne.n	8004d28 <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ce0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	689a      	ldr	r2, [r3, #8]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f022 0201 	bic.w	r2, r2, #1
 8004cf0:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	689a      	ldr	r2, [r3, #8]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d00:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2220      	movs	r2, #32
 8004d06:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f022 0210 	bic.w	r2, r2, #16
 8004d1c:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d22:	4618      	mov	r0, r3
 8004d24:	f7fc ff35 	bl	8001b92 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f000 f893 	bl	8004e68 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004d42:	e074      	b.n	8004e2e <HAL_UART_IRQHandler+0x3f2>
 8004d44:	04000120 	.word	0x04000120
 8004d48:	080056c1 	.word	0x080056c1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d063      	beq.n	8004e32 <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 8004d6a:	897b      	ldrh	r3, [r7, #10]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d060      	beq.n	8004e32 <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004d7e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	689a      	ldr	r2, [r3, #8]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f022 0201 	bic.w	r2, r2, #1
 8004d8e:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2220      	movs	r2, #32
 8004d94:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f022 0210 	bic.w	r2, r2, #16
 8004db0:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004db2:	897b      	ldrh	r3, [r7, #10]
 8004db4:	4619      	mov	r1, r3
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f000 f856 	bl	8004e68 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004dbc:	e039      	b.n	8004e32 <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d00d      	beq.n	8004de4 <HAL_UART_IRQHandler+0x3a8>
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d008      	beq.n	8004de4 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004dda:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 fc9e 	bl	800571e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004de2:	e029      	b.n	8004e38 <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00d      	beq.n	8004e0a <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d008      	beq.n	8004e0a <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d01a      	beq.n	8004e36 <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	4798      	blx	r3
    }
    return;
 8004e08:	e015      	b.n	8004e36 <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d011      	beq.n	8004e38 <HAL_UART_IRQHandler+0x3fc>
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00c      	beq.n	8004e38 <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 fc64 	bl	80056ec <UART_EndTransmit_IT>
    return;
 8004e24:	e008      	b.n	8004e38 <HAL_UART_IRQHandler+0x3fc>
      return;
 8004e26:	bf00      	nop
 8004e28:	e006      	b.n	8004e38 <HAL_UART_IRQHandler+0x3fc>
    return;
 8004e2a:	bf00      	nop
 8004e2c:	e004      	b.n	8004e38 <HAL_UART_IRQHandler+0x3fc>
      return;
 8004e2e:	bf00      	nop
 8004e30:	e002      	b.n	8004e38 <HAL_UART_IRQHandler+0x3fc>
      return;
 8004e32:	bf00      	nop
 8004e34:	e000      	b.n	8004e38 <HAL_UART_IRQHandler+0x3fc>
    return;
 8004e36:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004e38:	3720      	adds	r7, #32
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop

08004e40 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e5c:	bf00      	nop
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	460b      	mov	r3, r1
 8004e72:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e74:	bf00      	nop
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr

08004e80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e80:	b5b0      	push	{r4, r5, r7, lr}
 8004e82:	b088      	sub	sp, #32
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	689a      	ldr	r2, [r3, #8]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	431a      	orrs	r2, r3
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	695b      	ldr	r3, [r3, #20]
 8004e9a:	431a      	orrs	r2, r3
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	69db      	ldr	r3, [r3, #28]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	4bad      	ldr	r3, [pc, #692]	; (8005160 <UART_SetConfig+0x2e0>)
 8004eac:	4013      	ands	r3, r2
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	6812      	ldr	r2, [r2, #0]
 8004eb2:	69f9      	ldr	r1, [r7, #28]
 8004eb4:	430b      	orrs	r3, r1
 8004eb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	68da      	ldr	r2, [r3, #12]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	699b      	ldr	r3, [r3, #24]
 8004ed2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4aa2      	ldr	r2, [pc, #648]	; (8005164 <UART_SetConfig+0x2e4>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d004      	beq.n	8004ee8 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
 8004ee2:	69fa      	ldr	r2, [r7, #28]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	69fa      	ldr	r2, [r7, #28]
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a99      	ldr	r2, [pc, #612]	; (8005168 <UART_SetConfig+0x2e8>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d121      	bne.n	8004f4a <UART_SetConfig+0xca>
 8004f06:	4b99      	ldr	r3, [pc, #612]	; (800516c <UART_SetConfig+0x2ec>)
 8004f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f0c:	f003 0303 	and.w	r3, r3, #3
 8004f10:	2b03      	cmp	r3, #3
 8004f12:	d817      	bhi.n	8004f44 <UART_SetConfig+0xc4>
 8004f14:	a201      	add	r2, pc, #4	; (adr r2, 8004f1c <UART_SetConfig+0x9c>)
 8004f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f1a:	bf00      	nop
 8004f1c:	08004f2d 	.word	0x08004f2d
 8004f20:	08004f39 	.word	0x08004f39
 8004f24:	08004f33 	.word	0x08004f33
 8004f28:	08004f3f 	.word	0x08004f3f
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	76fb      	strb	r3, [r7, #27]
 8004f30:	e0e7      	b.n	8005102 <UART_SetConfig+0x282>
 8004f32:	2302      	movs	r3, #2
 8004f34:	76fb      	strb	r3, [r7, #27]
 8004f36:	e0e4      	b.n	8005102 <UART_SetConfig+0x282>
 8004f38:	2304      	movs	r3, #4
 8004f3a:	76fb      	strb	r3, [r7, #27]
 8004f3c:	e0e1      	b.n	8005102 <UART_SetConfig+0x282>
 8004f3e:	2308      	movs	r3, #8
 8004f40:	76fb      	strb	r3, [r7, #27]
 8004f42:	e0de      	b.n	8005102 <UART_SetConfig+0x282>
 8004f44:	2310      	movs	r3, #16
 8004f46:	76fb      	strb	r3, [r7, #27]
 8004f48:	e0db      	b.n	8005102 <UART_SetConfig+0x282>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a88      	ldr	r2, [pc, #544]	; (8005170 <UART_SetConfig+0x2f0>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d132      	bne.n	8004fba <UART_SetConfig+0x13a>
 8004f54:	4b85      	ldr	r3, [pc, #532]	; (800516c <UART_SetConfig+0x2ec>)
 8004f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f5a:	f003 030c 	and.w	r3, r3, #12
 8004f5e:	2b0c      	cmp	r3, #12
 8004f60:	d828      	bhi.n	8004fb4 <UART_SetConfig+0x134>
 8004f62:	a201      	add	r2, pc, #4	; (adr r2, 8004f68 <UART_SetConfig+0xe8>)
 8004f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f68:	08004f9d 	.word	0x08004f9d
 8004f6c:	08004fb5 	.word	0x08004fb5
 8004f70:	08004fb5 	.word	0x08004fb5
 8004f74:	08004fb5 	.word	0x08004fb5
 8004f78:	08004fa9 	.word	0x08004fa9
 8004f7c:	08004fb5 	.word	0x08004fb5
 8004f80:	08004fb5 	.word	0x08004fb5
 8004f84:	08004fb5 	.word	0x08004fb5
 8004f88:	08004fa3 	.word	0x08004fa3
 8004f8c:	08004fb5 	.word	0x08004fb5
 8004f90:	08004fb5 	.word	0x08004fb5
 8004f94:	08004fb5 	.word	0x08004fb5
 8004f98:	08004faf 	.word	0x08004faf
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	76fb      	strb	r3, [r7, #27]
 8004fa0:	e0af      	b.n	8005102 <UART_SetConfig+0x282>
 8004fa2:	2302      	movs	r3, #2
 8004fa4:	76fb      	strb	r3, [r7, #27]
 8004fa6:	e0ac      	b.n	8005102 <UART_SetConfig+0x282>
 8004fa8:	2304      	movs	r3, #4
 8004faa:	76fb      	strb	r3, [r7, #27]
 8004fac:	e0a9      	b.n	8005102 <UART_SetConfig+0x282>
 8004fae:	2308      	movs	r3, #8
 8004fb0:	76fb      	strb	r3, [r7, #27]
 8004fb2:	e0a6      	b.n	8005102 <UART_SetConfig+0x282>
 8004fb4:	2310      	movs	r3, #16
 8004fb6:	76fb      	strb	r3, [r7, #27]
 8004fb8:	e0a3      	b.n	8005102 <UART_SetConfig+0x282>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a6d      	ldr	r2, [pc, #436]	; (8005174 <UART_SetConfig+0x2f4>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d120      	bne.n	8005006 <UART_SetConfig+0x186>
 8004fc4:	4b69      	ldr	r3, [pc, #420]	; (800516c <UART_SetConfig+0x2ec>)
 8004fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fca:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004fce:	2b30      	cmp	r3, #48	; 0x30
 8004fd0:	d013      	beq.n	8004ffa <UART_SetConfig+0x17a>
 8004fd2:	2b30      	cmp	r3, #48	; 0x30
 8004fd4:	d814      	bhi.n	8005000 <UART_SetConfig+0x180>
 8004fd6:	2b20      	cmp	r3, #32
 8004fd8:	d009      	beq.n	8004fee <UART_SetConfig+0x16e>
 8004fda:	2b20      	cmp	r3, #32
 8004fdc:	d810      	bhi.n	8005000 <UART_SetConfig+0x180>
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d002      	beq.n	8004fe8 <UART_SetConfig+0x168>
 8004fe2:	2b10      	cmp	r3, #16
 8004fe4:	d006      	beq.n	8004ff4 <UART_SetConfig+0x174>
 8004fe6:	e00b      	b.n	8005000 <UART_SetConfig+0x180>
 8004fe8:	2300      	movs	r3, #0
 8004fea:	76fb      	strb	r3, [r7, #27]
 8004fec:	e089      	b.n	8005102 <UART_SetConfig+0x282>
 8004fee:	2302      	movs	r3, #2
 8004ff0:	76fb      	strb	r3, [r7, #27]
 8004ff2:	e086      	b.n	8005102 <UART_SetConfig+0x282>
 8004ff4:	2304      	movs	r3, #4
 8004ff6:	76fb      	strb	r3, [r7, #27]
 8004ff8:	e083      	b.n	8005102 <UART_SetConfig+0x282>
 8004ffa:	2308      	movs	r3, #8
 8004ffc:	76fb      	strb	r3, [r7, #27]
 8004ffe:	e080      	b.n	8005102 <UART_SetConfig+0x282>
 8005000:	2310      	movs	r3, #16
 8005002:	76fb      	strb	r3, [r7, #27]
 8005004:	e07d      	b.n	8005102 <UART_SetConfig+0x282>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a5b      	ldr	r2, [pc, #364]	; (8005178 <UART_SetConfig+0x2f8>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d120      	bne.n	8005052 <UART_SetConfig+0x1d2>
 8005010:	4b56      	ldr	r3, [pc, #344]	; (800516c <UART_SetConfig+0x2ec>)
 8005012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005016:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800501a:	2bc0      	cmp	r3, #192	; 0xc0
 800501c:	d013      	beq.n	8005046 <UART_SetConfig+0x1c6>
 800501e:	2bc0      	cmp	r3, #192	; 0xc0
 8005020:	d814      	bhi.n	800504c <UART_SetConfig+0x1cc>
 8005022:	2b80      	cmp	r3, #128	; 0x80
 8005024:	d009      	beq.n	800503a <UART_SetConfig+0x1ba>
 8005026:	2b80      	cmp	r3, #128	; 0x80
 8005028:	d810      	bhi.n	800504c <UART_SetConfig+0x1cc>
 800502a:	2b00      	cmp	r3, #0
 800502c:	d002      	beq.n	8005034 <UART_SetConfig+0x1b4>
 800502e:	2b40      	cmp	r3, #64	; 0x40
 8005030:	d006      	beq.n	8005040 <UART_SetConfig+0x1c0>
 8005032:	e00b      	b.n	800504c <UART_SetConfig+0x1cc>
 8005034:	2300      	movs	r3, #0
 8005036:	76fb      	strb	r3, [r7, #27]
 8005038:	e063      	b.n	8005102 <UART_SetConfig+0x282>
 800503a:	2302      	movs	r3, #2
 800503c:	76fb      	strb	r3, [r7, #27]
 800503e:	e060      	b.n	8005102 <UART_SetConfig+0x282>
 8005040:	2304      	movs	r3, #4
 8005042:	76fb      	strb	r3, [r7, #27]
 8005044:	e05d      	b.n	8005102 <UART_SetConfig+0x282>
 8005046:	2308      	movs	r3, #8
 8005048:	76fb      	strb	r3, [r7, #27]
 800504a:	e05a      	b.n	8005102 <UART_SetConfig+0x282>
 800504c:	2310      	movs	r3, #16
 800504e:	76fb      	strb	r3, [r7, #27]
 8005050:	e057      	b.n	8005102 <UART_SetConfig+0x282>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a49      	ldr	r2, [pc, #292]	; (800517c <UART_SetConfig+0x2fc>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d125      	bne.n	80050a8 <UART_SetConfig+0x228>
 800505c:	4b43      	ldr	r3, [pc, #268]	; (800516c <UART_SetConfig+0x2ec>)
 800505e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005062:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005066:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800506a:	d017      	beq.n	800509c <UART_SetConfig+0x21c>
 800506c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005070:	d817      	bhi.n	80050a2 <UART_SetConfig+0x222>
 8005072:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005076:	d00b      	beq.n	8005090 <UART_SetConfig+0x210>
 8005078:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800507c:	d811      	bhi.n	80050a2 <UART_SetConfig+0x222>
 800507e:	2b00      	cmp	r3, #0
 8005080:	d003      	beq.n	800508a <UART_SetConfig+0x20a>
 8005082:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005086:	d006      	beq.n	8005096 <UART_SetConfig+0x216>
 8005088:	e00b      	b.n	80050a2 <UART_SetConfig+0x222>
 800508a:	2300      	movs	r3, #0
 800508c:	76fb      	strb	r3, [r7, #27]
 800508e:	e038      	b.n	8005102 <UART_SetConfig+0x282>
 8005090:	2302      	movs	r3, #2
 8005092:	76fb      	strb	r3, [r7, #27]
 8005094:	e035      	b.n	8005102 <UART_SetConfig+0x282>
 8005096:	2304      	movs	r3, #4
 8005098:	76fb      	strb	r3, [r7, #27]
 800509a:	e032      	b.n	8005102 <UART_SetConfig+0x282>
 800509c:	2308      	movs	r3, #8
 800509e:	76fb      	strb	r3, [r7, #27]
 80050a0:	e02f      	b.n	8005102 <UART_SetConfig+0x282>
 80050a2:	2310      	movs	r3, #16
 80050a4:	76fb      	strb	r3, [r7, #27]
 80050a6:	e02c      	b.n	8005102 <UART_SetConfig+0x282>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a2d      	ldr	r2, [pc, #180]	; (8005164 <UART_SetConfig+0x2e4>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d125      	bne.n	80050fe <UART_SetConfig+0x27e>
 80050b2:	4b2e      	ldr	r3, [pc, #184]	; (800516c <UART_SetConfig+0x2ec>)
 80050b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80050bc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80050c0:	d017      	beq.n	80050f2 <UART_SetConfig+0x272>
 80050c2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80050c6:	d817      	bhi.n	80050f8 <UART_SetConfig+0x278>
 80050c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050cc:	d00b      	beq.n	80050e6 <UART_SetConfig+0x266>
 80050ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050d2:	d811      	bhi.n	80050f8 <UART_SetConfig+0x278>
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d003      	beq.n	80050e0 <UART_SetConfig+0x260>
 80050d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050dc:	d006      	beq.n	80050ec <UART_SetConfig+0x26c>
 80050de:	e00b      	b.n	80050f8 <UART_SetConfig+0x278>
 80050e0:	2300      	movs	r3, #0
 80050e2:	76fb      	strb	r3, [r7, #27]
 80050e4:	e00d      	b.n	8005102 <UART_SetConfig+0x282>
 80050e6:	2302      	movs	r3, #2
 80050e8:	76fb      	strb	r3, [r7, #27]
 80050ea:	e00a      	b.n	8005102 <UART_SetConfig+0x282>
 80050ec:	2304      	movs	r3, #4
 80050ee:	76fb      	strb	r3, [r7, #27]
 80050f0:	e007      	b.n	8005102 <UART_SetConfig+0x282>
 80050f2:	2308      	movs	r3, #8
 80050f4:	76fb      	strb	r3, [r7, #27]
 80050f6:	e004      	b.n	8005102 <UART_SetConfig+0x282>
 80050f8:	2310      	movs	r3, #16
 80050fa:	76fb      	strb	r3, [r7, #27]
 80050fc:	e001      	b.n	8005102 <UART_SetConfig+0x282>
 80050fe:	2310      	movs	r3, #16
 8005100:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a17      	ldr	r2, [pc, #92]	; (8005164 <UART_SetConfig+0x2e4>)
 8005108:	4293      	cmp	r3, r2
 800510a:	f040 8087 	bne.w	800521c <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800510e:	7efb      	ldrb	r3, [r7, #27]
 8005110:	2b08      	cmp	r3, #8
 8005112:	d837      	bhi.n	8005184 <UART_SetConfig+0x304>
 8005114:	a201      	add	r2, pc, #4	; (adr r2, 800511c <UART_SetConfig+0x29c>)
 8005116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800511a:	bf00      	nop
 800511c:	08005141 	.word	0x08005141
 8005120:	08005185 	.word	0x08005185
 8005124:	08005149 	.word	0x08005149
 8005128:	08005185 	.word	0x08005185
 800512c:	0800514f 	.word	0x0800514f
 8005130:	08005185 	.word	0x08005185
 8005134:	08005185 	.word	0x08005185
 8005138:	08005185 	.word	0x08005185
 800513c:	08005157 	.word	0x08005157
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005140:	f7fd fd2c 	bl	8002b9c <HAL_RCC_GetPCLK1Freq>
 8005144:	6178      	str	r0, [r7, #20]
        break;
 8005146:	e022      	b.n	800518e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005148:	4b0d      	ldr	r3, [pc, #52]	; (8005180 <UART_SetConfig+0x300>)
 800514a:	617b      	str	r3, [r7, #20]
        break;
 800514c:	e01f      	b.n	800518e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800514e:	f7fd fc8d 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 8005152:	6178      	str	r0, [r7, #20]
        break;
 8005154:	e01b      	b.n	800518e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005156:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800515a:	617b      	str	r3, [r7, #20]
        break;
 800515c:	e017      	b.n	800518e <UART_SetConfig+0x30e>
 800515e:	bf00      	nop
 8005160:	efff69f3 	.word	0xefff69f3
 8005164:	40008000 	.word	0x40008000
 8005168:	40013800 	.word	0x40013800
 800516c:	40021000 	.word	0x40021000
 8005170:	40004400 	.word	0x40004400
 8005174:	40004800 	.word	0x40004800
 8005178:	40004c00 	.word	0x40004c00
 800517c:	40005000 	.word	0x40005000
 8005180:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005184:	2300      	movs	r3, #0
 8005186:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	76bb      	strb	r3, [r7, #26]
        break;
 800518c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	2b00      	cmp	r3, #0
 8005192:	f000 80f1 	beq.w	8005378 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	685a      	ldr	r2, [r3, #4]
 800519a:	4613      	mov	r3, r2
 800519c:	005b      	lsls	r3, r3, #1
 800519e:	4413      	add	r3, r2
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d305      	bcc.n	80051b2 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051ac:	697a      	ldr	r2, [r7, #20]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d902      	bls.n	80051b8 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	76bb      	strb	r3, [r7, #26]
 80051b6:	e0df      	b.n	8005378 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	4618      	mov	r0, r3
 80051bc:	f04f 0100 	mov.w	r1, #0
 80051c0:	f04f 0200 	mov.w	r2, #0
 80051c4:	f04f 0300 	mov.w	r3, #0
 80051c8:	020b      	lsls	r3, r1, #8
 80051ca:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80051ce:	0202      	lsls	r2, r0, #8
 80051d0:	6879      	ldr	r1, [r7, #4]
 80051d2:	6849      	ldr	r1, [r1, #4]
 80051d4:	0849      	lsrs	r1, r1, #1
 80051d6:	4608      	mov	r0, r1
 80051d8:	f04f 0100 	mov.w	r1, #0
 80051dc:	1814      	adds	r4, r2, r0
 80051de:	eb43 0501 	adc.w	r5, r3, r1
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	461a      	mov	r2, r3
 80051e8:	f04f 0300 	mov.w	r3, #0
 80051ec:	4620      	mov	r0, r4
 80051ee:	4629      	mov	r1, r5
 80051f0:	f7fb fcda 	bl	8000ba8 <__aeabi_uldivmod>
 80051f4:	4602      	mov	r2, r0
 80051f6:	460b      	mov	r3, r1
 80051f8:	4613      	mov	r3, r2
 80051fa:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005202:	d308      	bcc.n	8005216 <UART_SetConfig+0x396>
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800520a:	d204      	bcs.n	8005216 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	60da      	str	r2, [r3, #12]
 8005214:	e0b0      	b.n	8005378 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	76bb      	strb	r3, [r7, #26]
 800521a:	e0ad      	b.n	8005378 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	69db      	ldr	r3, [r3, #28]
 8005220:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005224:	d15c      	bne.n	80052e0 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8005226:	7efb      	ldrb	r3, [r7, #27]
 8005228:	2b08      	cmp	r3, #8
 800522a:	d828      	bhi.n	800527e <UART_SetConfig+0x3fe>
 800522c:	a201      	add	r2, pc, #4	; (adr r2, 8005234 <UART_SetConfig+0x3b4>)
 800522e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005232:	bf00      	nop
 8005234:	08005259 	.word	0x08005259
 8005238:	08005261 	.word	0x08005261
 800523c:	08005269 	.word	0x08005269
 8005240:	0800527f 	.word	0x0800527f
 8005244:	0800526f 	.word	0x0800526f
 8005248:	0800527f 	.word	0x0800527f
 800524c:	0800527f 	.word	0x0800527f
 8005250:	0800527f 	.word	0x0800527f
 8005254:	08005277 	.word	0x08005277
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005258:	f7fd fca0 	bl	8002b9c <HAL_RCC_GetPCLK1Freq>
 800525c:	6178      	str	r0, [r7, #20]
        break;
 800525e:	e013      	b.n	8005288 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005260:	f7fd fcb2 	bl	8002bc8 <HAL_RCC_GetPCLK2Freq>
 8005264:	6178      	str	r0, [r7, #20]
        break;
 8005266:	e00f      	b.n	8005288 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005268:	4b49      	ldr	r3, [pc, #292]	; (8005390 <UART_SetConfig+0x510>)
 800526a:	617b      	str	r3, [r7, #20]
        break;
 800526c:	e00c      	b.n	8005288 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800526e:	f7fd fbfd 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 8005272:	6178      	str	r0, [r7, #20]
        break;
 8005274:	e008      	b.n	8005288 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005276:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800527a:	617b      	str	r3, [r7, #20]
        break;
 800527c:	e004      	b.n	8005288 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800527e:	2300      	movs	r3, #0
 8005280:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	76bb      	strb	r3, [r7, #26]
        break;
 8005286:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d074      	beq.n	8005378 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	005a      	lsls	r2, r3, #1
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	085b      	lsrs	r3, r3, #1
 8005298:	441a      	add	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	fbb2 f3f3 	udiv	r3, r2, r3
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	2b0f      	cmp	r3, #15
 80052aa:	d916      	bls.n	80052da <UART_SetConfig+0x45a>
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052b2:	d212      	bcs.n	80052da <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	f023 030f 	bic.w	r3, r3, #15
 80052bc:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	085b      	lsrs	r3, r3, #1
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	f003 0307 	and.w	r3, r3, #7
 80052c8:	b29a      	uxth	r2, r3
 80052ca:	89fb      	ldrh	r3, [r7, #14]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	89fa      	ldrh	r2, [r7, #14]
 80052d6:	60da      	str	r2, [r3, #12]
 80052d8:	e04e      	b.n	8005378 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	76bb      	strb	r3, [r7, #26]
 80052de:	e04b      	b.n	8005378 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052e0:	7efb      	ldrb	r3, [r7, #27]
 80052e2:	2b08      	cmp	r3, #8
 80052e4:	d827      	bhi.n	8005336 <UART_SetConfig+0x4b6>
 80052e6:	a201      	add	r2, pc, #4	; (adr r2, 80052ec <UART_SetConfig+0x46c>)
 80052e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ec:	08005311 	.word	0x08005311
 80052f0:	08005319 	.word	0x08005319
 80052f4:	08005321 	.word	0x08005321
 80052f8:	08005337 	.word	0x08005337
 80052fc:	08005327 	.word	0x08005327
 8005300:	08005337 	.word	0x08005337
 8005304:	08005337 	.word	0x08005337
 8005308:	08005337 	.word	0x08005337
 800530c:	0800532f 	.word	0x0800532f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005310:	f7fd fc44 	bl	8002b9c <HAL_RCC_GetPCLK1Freq>
 8005314:	6178      	str	r0, [r7, #20]
        break;
 8005316:	e013      	b.n	8005340 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005318:	f7fd fc56 	bl	8002bc8 <HAL_RCC_GetPCLK2Freq>
 800531c:	6178      	str	r0, [r7, #20]
        break;
 800531e:	e00f      	b.n	8005340 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005320:	4b1b      	ldr	r3, [pc, #108]	; (8005390 <UART_SetConfig+0x510>)
 8005322:	617b      	str	r3, [r7, #20]
        break;
 8005324:	e00c      	b.n	8005340 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005326:	f7fd fba1 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 800532a:	6178      	str	r0, [r7, #20]
        break;
 800532c:	e008      	b.n	8005340 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800532e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005332:	617b      	str	r3, [r7, #20]
        break;
 8005334:	e004      	b.n	8005340 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8005336:	2300      	movs	r3, #0
 8005338:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	76bb      	strb	r3, [r7, #26]
        break;
 800533e:	bf00      	nop
    }

    if (pclk != 0U)
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d018      	beq.n	8005378 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	085a      	lsrs	r2, r3, #1
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	441a      	add	r2, r3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	fbb2 f3f3 	udiv	r3, r2, r3
 8005358:	b29b      	uxth	r3, r3
 800535a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	2b0f      	cmp	r3, #15
 8005360:	d908      	bls.n	8005374 <UART_SetConfig+0x4f4>
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005368:	d204      	bcs.n	8005374 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	693a      	ldr	r2, [r7, #16]
 8005370:	60da      	str	r2, [r3, #12]
 8005372:	e001      	b.n	8005378 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2200      	movs	r2, #0
 800537c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005384:	7ebb      	ldrb	r3, [r7, #26]
}
 8005386:	4618      	mov	r0, r3
 8005388:	3720      	adds	r7, #32
 800538a:	46bd      	mov	sp, r7
 800538c:	bdb0      	pop	{r4, r5, r7, pc}
 800538e:	bf00      	nop
 8005390:	00f42400 	.word	0x00f42400

08005394 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005394:	b480      	push	{r7}
 8005396:	b083      	sub	sp, #12
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a0:	f003 0301 	and.w	r3, r3, #1
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d00a      	beq.n	80053be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	430a      	orrs	r2, r1
 80053bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00a      	beq.n	80053e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	430a      	orrs	r2, r1
 80053de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e4:	f003 0304 	and.w	r3, r3, #4
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00a      	beq.n	8005402 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	430a      	orrs	r2, r1
 8005400:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005406:	f003 0308 	and.w	r3, r3, #8
 800540a:	2b00      	cmp	r3, #0
 800540c:	d00a      	beq.n	8005424 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	430a      	orrs	r2, r1
 8005422:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005428:	f003 0310 	and.w	r3, r3, #16
 800542c:	2b00      	cmp	r3, #0
 800542e:	d00a      	beq.n	8005446 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	430a      	orrs	r2, r1
 8005444:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544a:	f003 0320 	and.w	r3, r3, #32
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00a      	beq.n	8005468 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	430a      	orrs	r2, r1
 8005466:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005470:	2b00      	cmp	r3, #0
 8005472:	d01a      	beq.n	80054aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	430a      	orrs	r2, r1
 8005488:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005492:	d10a      	bne.n	80054aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	430a      	orrs	r2, r1
 80054a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00a      	beq.n	80054cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	430a      	orrs	r2, r1
 80054ca:	605a      	str	r2, [r3, #4]
  }
}
 80054cc:	bf00      	nop
 80054ce:	370c      	adds	r7, #12
 80054d0:	46bd      	mov	sp, r7
 80054d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d6:	4770      	bx	lr

080054d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b086      	sub	sp, #24
 80054dc:	af02      	add	r7, sp, #8
 80054de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054e8:	f7fc fa36 	bl	8001958 <HAL_GetTick>
 80054ec:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0308 	and.w	r3, r3, #8
 80054f8:	2b08      	cmp	r3, #8
 80054fa:	d10e      	bne.n	800551a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005500:	9300      	str	r3, [sp, #0]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 f82d 	bl	800556a <UART_WaitOnFlagUntilTimeout>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d001      	beq.n	800551a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	e023      	b.n	8005562 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 0304 	and.w	r3, r3, #4
 8005524:	2b04      	cmp	r3, #4
 8005526:	d10e      	bne.n	8005546 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005528:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800552c:	9300      	str	r3, [sp, #0]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2200      	movs	r2, #0
 8005532:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 f817 	bl	800556a <UART_WaitOnFlagUntilTimeout>
 800553c:	4603      	mov	r3, r0
 800553e:	2b00      	cmp	r3, #0
 8005540:	d001      	beq.n	8005546 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e00d      	b.n	8005562 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2220      	movs	r2, #32
 800554a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2220      	movs	r2, #32
 8005550:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005560:	2300      	movs	r3, #0
}
 8005562:	4618      	mov	r0, r3
 8005564:	3710      	adds	r7, #16
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b084      	sub	sp, #16
 800556e:	af00      	add	r7, sp, #0
 8005570:	60f8      	str	r0, [r7, #12]
 8005572:	60b9      	str	r1, [r7, #8]
 8005574:	603b      	str	r3, [r7, #0]
 8005576:	4613      	mov	r3, r2
 8005578:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800557a:	e05e      	b.n	800563a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800557c:	69bb      	ldr	r3, [r7, #24]
 800557e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005582:	d05a      	beq.n	800563a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005584:	f7fc f9e8 	bl	8001958 <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	69ba      	ldr	r2, [r7, #24]
 8005590:	429a      	cmp	r2, r3
 8005592:	d302      	bcc.n	800559a <UART_WaitOnFlagUntilTimeout+0x30>
 8005594:	69bb      	ldr	r3, [r7, #24]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d11b      	bne.n	80055d2 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80055a8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	689a      	ldr	r2, [r3, #8]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f022 0201 	bic.w	r2, r2, #1
 80055b8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2220      	movs	r2, #32
 80055be:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2220      	movs	r2, #32
 80055c4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80055ce:	2303      	movs	r3, #3
 80055d0:	e043      	b.n	800565a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 0304 	and.w	r3, r3, #4
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d02c      	beq.n	800563a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	69db      	ldr	r3, [r3, #28]
 80055e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055ee:	d124      	bne.n	800563a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055f8:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005608:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	689a      	ldr	r2, [r3, #8]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f022 0201 	bic.w	r2, r2, #1
 8005618:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2220      	movs	r2, #32
 800561e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2220      	movs	r2, #32
 8005624:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2220      	movs	r2, #32
 800562a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	e00f      	b.n	800565a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	69da      	ldr	r2, [r3, #28]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	4013      	ands	r3, r2
 8005644:	68ba      	ldr	r2, [r7, #8]
 8005646:	429a      	cmp	r2, r3
 8005648:	bf0c      	ite	eq
 800564a:	2301      	moveq	r3, #1
 800564c:	2300      	movne	r3, #0
 800564e:	b2db      	uxtb	r3, r3
 8005650:	461a      	mov	r2, r3
 8005652:	79fb      	ldrb	r3, [r7, #7]
 8005654:	429a      	cmp	r2, r3
 8005656:	d091      	beq.n	800557c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3710      	adds	r7, #16
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005662:	b480      	push	{r7}
 8005664:	b083      	sub	sp, #12
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005678:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	689a      	ldr	r2, [r3, #8]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f022 0201 	bic.w	r2, r2, #1
 8005688:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800568e:	2b01      	cmp	r3, #1
 8005690:	d107      	bne.n	80056a2 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f022 0210 	bic.w	r2, r2, #16
 80056a0:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2220      	movs	r2, #32
 80056a6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2200      	movs	r2, #0
 80056b2:	665a      	str	r2, [r3, #100]	; 0x64
}
 80056b4:	bf00      	nop
 80056b6:	370c      	adds	r7, #12
 80056b8:	46bd      	mov	sp, r7
 80056ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056be:	4770      	bx	lr

080056c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b084      	sub	sp, #16
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2200      	movs	r2, #0
 80056da:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f7ff fbb8 	bl	8004e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056e4:	bf00      	nop
 80056e6:	3710      	adds	r7, #16
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}

080056ec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b082      	sub	sp, #8
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005702:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2220      	movs	r2, #32
 8005708:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f7ff fb95 	bl	8004e40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005716:	bf00      	nop
 8005718:	3708      	adds	r7, #8
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}

0800571e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800571e:	b480      	push	{r7}
 8005720:	b083      	sub	sp, #12
 8005722:	af00      	add	r7, sp, #0
 8005724:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005726:	bf00      	nop
 8005728:	370c      	adds	r7, #12
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr
	...

08005734 <__errno>:
 8005734:	4b01      	ldr	r3, [pc, #4]	; (800573c <__errno+0x8>)
 8005736:	6818      	ldr	r0, [r3, #0]
 8005738:	4770      	bx	lr
 800573a:	bf00      	nop
 800573c:	2000000c 	.word	0x2000000c

08005740 <__libc_init_array>:
 8005740:	b570      	push	{r4, r5, r6, lr}
 8005742:	4d0d      	ldr	r5, [pc, #52]	; (8005778 <__libc_init_array+0x38>)
 8005744:	4c0d      	ldr	r4, [pc, #52]	; (800577c <__libc_init_array+0x3c>)
 8005746:	1b64      	subs	r4, r4, r5
 8005748:	10a4      	asrs	r4, r4, #2
 800574a:	2600      	movs	r6, #0
 800574c:	42a6      	cmp	r6, r4
 800574e:	d109      	bne.n	8005764 <__libc_init_array+0x24>
 8005750:	4d0b      	ldr	r5, [pc, #44]	; (8005780 <__libc_init_array+0x40>)
 8005752:	4c0c      	ldr	r4, [pc, #48]	; (8005784 <__libc_init_array+0x44>)
 8005754:	f002 feb6 	bl	80084c4 <_init>
 8005758:	1b64      	subs	r4, r4, r5
 800575a:	10a4      	asrs	r4, r4, #2
 800575c:	2600      	movs	r6, #0
 800575e:	42a6      	cmp	r6, r4
 8005760:	d105      	bne.n	800576e <__libc_init_array+0x2e>
 8005762:	bd70      	pop	{r4, r5, r6, pc}
 8005764:	f855 3b04 	ldr.w	r3, [r5], #4
 8005768:	4798      	blx	r3
 800576a:	3601      	adds	r6, #1
 800576c:	e7ee      	b.n	800574c <__libc_init_array+0xc>
 800576e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005772:	4798      	blx	r3
 8005774:	3601      	adds	r6, #1
 8005776:	e7f2      	b.n	800575e <__libc_init_array+0x1e>
 8005778:	08008924 	.word	0x08008924
 800577c:	08008924 	.word	0x08008924
 8005780:	08008924 	.word	0x08008924
 8005784:	08008928 	.word	0x08008928

08005788 <memset>:
 8005788:	4402      	add	r2, r0
 800578a:	4603      	mov	r3, r0
 800578c:	4293      	cmp	r3, r2
 800578e:	d100      	bne.n	8005792 <memset+0xa>
 8005790:	4770      	bx	lr
 8005792:	f803 1b01 	strb.w	r1, [r3], #1
 8005796:	e7f9      	b.n	800578c <memset+0x4>

08005798 <__cvt>:
 8005798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800579c:	ec55 4b10 	vmov	r4, r5, d0
 80057a0:	2d00      	cmp	r5, #0
 80057a2:	460e      	mov	r6, r1
 80057a4:	4619      	mov	r1, r3
 80057a6:	462b      	mov	r3, r5
 80057a8:	bfbb      	ittet	lt
 80057aa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80057ae:	461d      	movlt	r5, r3
 80057b0:	2300      	movge	r3, #0
 80057b2:	232d      	movlt	r3, #45	; 0x2d
 80057b4:	700b      	strb	r3, [r1, #0]
 80057b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80057b8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80057bc:	4691      	mov	r9, r2
 80057be:	f023 0820 	bic.w	r8, r3, #32
 80057c2:	bfbc      	itt	lt
 80057c4:	4622      	movlt	r2, r4
 80057c6:	4614      	movlt	r4, r2
 80057c8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80057cc:	d005      	beq.n	80057da <__cvt+0x42>
 80057ce:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80057d2:	d100      	bne.n	80057d6 <__cvt+0x3e>
 80057d4:	3601      	adds	r6, #1
 80057d6:	2102      	movs	r1, #2
 80057d8:	e000      	b.n	80057dc <__cvt+0x44>
 80057da:	2103      	movs	r1, #3
 80057dc:	ab03      	add	r3, sp, #12
 80057de:	9301      	str	r3, [sp, #4]
 80057e0:	ab02      	add	r3, sp, #8
 80057e2:	9300      	str	r3, [sp, #0]
 80057e4:	ec45 4b10 	vmov	d0, r4, r5
 80057e8:	4653      	mov	r3, sl
 80057ea:	4632      	mov	r2, r6
 80057ec:	f000 fcec 	bl	80061c8 <_dtoa_r>
 80057f0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80057f4:	4607      	mov	r7, r0
 80057f6:	d102      	bne.n	80057fe <__cvt+0x66>
 80057f8:	f019 0f01 	tst.w	r9, #1
 80057fc:	d022      	beq.n	8005844 <__cvt+0xac>
 80057fe:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005802:	eb07 0906 	add.w	r9, r7, r6
 8005806:	d110      	bne.n	800582a <__cvt+0x92>
 8005808:	783b      	ldrb	r3, [r7, #0]
 800580a:	2b30      	cmp	r3, #48	; 0x30
 800580c:	d10a      	bne.n	8005824 <__cvt+0x8c>
 800580e:	2200      	movs	r2, #0
 8005810:	2300      	movs	r3, #0
 8005812:	4620      	mov	r0, r4
 8005814:	4629      	mov	r1, r5
 8005816:	f7fb f957 	bl	8000ac8 <__aeabi_dcmpeq>
 800581a:	b918      	cbnz	r0, 8005824 <__cvt+0x8c>
 800581c:	f1c6 0601 	rsb	r6, r6, #1
 8005820:	f8ca 6000 	str.w	r6, [sl]
 8005824:	f8da 3000 	ldr.w	r3, [sl]
 8005828:	4499      	add	r9, r3
 800582a:	2200      	movs	r2, #0
 800582c:	2300      	movs	r3, #0
 800582e:	4620      	mov	r0, r4
 8005830:	4629      	mov	r1, r5
 8005832:	f7fb f949 	bl	8000ac8 <__aeabi_dcmpeq>
 8005836:	b108      	cbz	r0, 800583c <__cvt+0xa4>
 8005838:	f8cd 900c 	str.w	r9, [sp, #12]
 800583c:	2230      	movs	r2, #48	; 0x30
 800583e:	9b03      	ldr	r3, [sp, #12]
 8005840:	454b      	cmp	r3, r9
 8005842:	d307      	bcc.n	8005854 <__cvt+0xbc>
 8005844:	9b03      	ldr	r3, [sp, #12]
 8005846:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005848:	1bdb      	subs	r3, r3, r7
 800584a:	4638      	mov	r0, r7
 800584c:	6013      	str	r3, [r2, #0]
 800584e:	b004      	add	sp, #16
 8005850:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005854:	1c59      	adds	r1, r3, #1
 8005856:	9103      	str	r1, [sp, #12]
 8005858:	701a      	strb	r2, [r3, #0]
 800585a:	e7f0      	b.n	800583e <__cvt+0xa6>

0800585c <__exponent>:
 800585c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800585e:	4603      	mov	r3, r0
 8005860:	2900      	cmp	r1, #0
 8005862:	bfb8      	it	lt
 8005864:	4249      	neglt	r1, r1
 8005866:	f803 2b02 	strb.w	r2, [r3], #2
 800586a:	bfb4      	ite	lt
 800586c:	222d      	movlt	r2, #45	; 0x2d
 800586e:	222b      	movge	r2, #43	; 0x2b
 8005870:	2909      	cmp	r1, #9
 8005872:	7042      	strb	r2, [r0, #1]
 8005874:	dd2a      	ble.n	80058cc <__exponent+0x70>
 8005876:	f10d 0407 	add.w	r4, sp, #7
 800587a:	46a4      	mov	ip, r4
 800587c:	270a      	movs	r7, #10
 800587e:	46a6      	mov	lr, r4
 8005880:	460a      	mov	r2, r1
 8005882:	fb91 f6f7 	sdiv	r6, r1, r7
 8005886:	fb07 1516 	mls	r5, r7, r6, r1
 800588a:	3530      	adds	r5, #48	; 0x30
 800588c:	2a63      	cmp	r2, #99	; 0x63
 800588e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005892:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005896:	4631      	mov	r1, r6
 8005898:	dcf1      	bgt.n	800587e <__exponent+0x22>
 800589a:	3130      	adds	r1, #48	; 0x30
 800589c:	f1ae 0502 	sub.w	r5, lr, #2
 80058a0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80058a4:	1c44      	adds	r4, r0, #1
 80058a6:	4629      	mov	r1, r5
 80058a8:	4561      	cmp	r1, ip
 80058aa:	d30a      	bcc.n	80058c2 <__exponent+0x66>
 80058ac:	f10d 0209 	add.w	r2, sp, #9
 80058b0:	eba2 020e 	sub.w	r2, r2, lr
 80058b4:	4565      	cmp	r5, ip
 80058b6:	bf88      	it	hi
 80058b8:	2200      	movhi	r2, #0
 80058ba:	4413      	add	r3, r2
 80058bc:	1a18      	subs	r0, r3, r0
 80058be:	b003      	add	sp, #12
 80058c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80058c6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80058ca:	e7ed      	b.n	80058a8 <__exponent+0x4c>
 80058cc:	2330      	movs	r3, #48	; 0x30
 80058ce:	3130      	adds	r1, #48	; 0x30
 80058d0:	7083      	strb	r3, [r0, #2]
 80058d2:	70c1      	strb	r1, [r0, #3]
 80058d4:	1d03      	adds	r3, r0, #4
 80058d6:	e7f1      	b.n	80058bc <__exponent+0x60>

080058d8 <_printf_float>:
 80058d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058dc:	ed2d 8b02 	vpush	{d8}
 80058e0:	b08d      	sub	sp, #52	; 0x34
 80058e2:	460c      	mov	r4, r1
 80058e4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80058e8:	4616      	mov	r6, r2
 80058ea:	461f      	mov	r7, r3
 80058ec:	4605      	mov	r5, r0
 80058ee:	f001 fa57 	bl	8006da0 <_localeconv_r>
 80058f2:	f8d0 a000 	ldr.w	sl, [r0]
 80058f6:	4650      	mov	r0, sl
 80058f8:	f7fa fc6a 	bl	80001d0 <strlen>
 80058fc:	2300      	movs	r3, #0
 80058fe:	930a      	str	r3, [sp, #40]	; 0x28
 8005900:	6823      	ldr	r3, [r4, #0]
 8005902:	9305      	str	r3, [sp, #20]
 8005904:	f8d8 3000 	ldr.w	r3, [r8]
 8005908:	f894 b018 	ldrb.w	fp, [r4, #24]
 800590c:	3307      	adds	r3, #7
 800590e:	f023 0307 	bic.w	r3, r3, #7
 8005912:	f103 0208 	add.w	r2, r3, #8
 8005916:	f8c8 2000 	str.w	r2, [r8]
 800591a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800591e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005922:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005926:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800592a:	9307      	str	r3, [sp, #28]
 800592c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005930:	ee08 0a10 	vmov	s16, r0
 8005934:	4b9f      	ldr	r3, [pc, #636]	; (8005bb4 <_printf_float+0x2dc>)
 8005936:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800593a:	f04f 32ff 	mov.w	r2, #4294967295
 800593e:	f7fb f8f5 	bl	8000b2c <__aeabi_dcmpun>
 8005942:	bb88      	cbnz	r0, 80059a8 <_printf_float+0xd0>
 8005944:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005948:	4b9a      	ldr	r3, [pc, #616]	; (8005bb4 <_printf_float+0x2dc>)
 800594a:	f04f 32ff 	mov.w	r2, #4294967295
 800594e:	f7fb f8cf 	bl	8000af0 <__aeabi_dcmple>
 8005952:	bb48      	cbnz	r0, 80059a8 <_printf_float+0xd0>
 8005954:	2200      	movs	r2, #0
 8005956:	2300      	movs	r3, #0
 8005958:	4640      	mov	r0, r8
 800595a:	4649      	mov	r1, r9
 800595c:	f7fb f8be 	bl	8000adc <__aeabi_dcmplt>
 8005960:	b110      	cbz	r0, 8005968 <_printf_float+0x90>
 8005962:	232d      	movs	r3, #45	; 0x2d
 8005964:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005968:	4b93      	ldr	r3, [pc, #588]	; (8005bb8 <_printf_float+0x2e0>)
 800596a:	4894      	ldr	r0, [pc, #592]	; (8005bbc <_printf_float+0x2e4>)
 800596c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005970:	bf94      	ite	ls
 8005972:	4698      	movls	r8, r3
 8005974:	4680      	movhi	r8, r0
 8005976:	2303      	movs	r3, #3
 8005978:	6123      	str	r3, [r4, #16]
 800597a:	9b05      	ldr	r3, [sp, #20]
 800597c:	f023 0204 	bic.w	r2, r3, #4
 8005980:	6022      	str	r2, [r4, #0]
 8005982:	f04f 0900 	mov.w	r9, #0
 8005986:	9700      	str	r7, [sp, #0]
 8005988:	4633      	mov	r3, r6
 800598a:	aa0b      	add	r2, sp, #44	; 0x2c
 800598c:	4621      	mov	r1, r4
 800598e:	4628      	mov	r0, r5
 8005990:	f000 f9d8 	bl	8005d44 <_printf_common>
 8005994:	3001      	adds	r0, #1
 8005996:	f040 8090 	bne.w	8005aba <_printf_float+0x1e2>
 800599a:	f04f 30ff 	mov.w	r0, #4294967295
 800599e:	b00d      	add	sp, #52	; 0x34
 80059a0:	ecbd 8b02 	vpop	{d8}
 80059a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059a8:	4642      	mov	r2, r8
 80059aa:	464b      	mov	r3, r9
 80059ac:	4640      	mov	r0, r8
 80059ae:	4649      	mov	r1, r9
 80059b0:	f7fb f8bc 	bl	8000b2c <__aeabi_dcmpun>
 80059b4:	b140      	cbz	r0, 80059c8 <_printf_float+0xf0>
 80059b6:	464b      	mov	r3, r9
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	bfbc      	itt	lt
 80059bc:	232d      	movlt	r3, #45	; 0x2d
 80059be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80059c2:	487f      	ldr	r0, [pc, #508]	; (8005bc0 <_printf_float+0x2e8>)
 80059c4:	4b7f      	ldr	r3, [pc, #508]	; (8005bc4 <_printf_float+0x2ec>)
 80059c6:	e7d1      	b.n	800596c <_printf_float+0x94>
 80059c8:	6863      	ldr	r3, [r4, #4]
 80059ca:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80059ce:	9206      	str	r2, [sp, #24]
 80059d0:	1c5a      	adds	r2, r3, #1
 80059d2:	d13f      	bne.n	8005a54 <_printf_float+0x17c>
 80059d4:	2306      	movs	r3, #6
 80059d6:	6063      	str	r3, [r4, #4]
 80059d8:	9b05      	ldr	r3, [sp, #20]
 80059da:	6861      	ldr	r1, [r4, #4]
 80059dc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80059e0:	2300      	movs	r3, #0
 80059e2:	9303      	str	r3, [sp, #12]
 80059e4:	ab0a      	add	r3, sp, #40	; 0x28
 80059e6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80059ea:	ab09      	add	r3, sp, #36	; 0x24
 80059ec:	ec49 8b10 	vmov	d0, r8, r9
 80059f0:	9300      	str	r3, [sp, #0]
 80059f2:	6022      	str	r2, [r4, #0]
 80059f4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80059f8:	4628      	mov	r0, r5
 80059fa:	f7ff fecd 	bl	8005798 <__cvt>
 80059fe:	9b06      	ldr	r3, [sp, #24]
 8005a00:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a02:	2b47      	cmp	r3, #71	; 0x47
 8005a04:	4680      	mov	r8, r0
 8005a06:	d108      	bne.n	8005a1a <_printf_float+0x142>
 8005a08:	1cc8      	adds	r0, r1, #3
 8005a0a:	db02      	blt.n	8005a12 <_printf_float+0x13a>
 8005a0c:	6863      	ldr	r3, [r4, #4]
 8005a0e:	4299      	cmp	r1, r3
 8005a10:	dd41      	ble.n	8005a96 <_printf_float+0x1be>
 8005a12:	f1ab 0b02 	sub.w	fp, fp, #2
 8005a16:	fa5f fb8b 	uxtb.w	fp, fp
 8005a1a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005a1e:	d820      	bhi.n	8005a62 <_printf_float+0x18a>
 8005a20:	3901      	subs	r1, #1
 8005a22:	465a      	mov	r2, fp
 8005a24:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005a28:	9109      	str	r1, [sp, #36]	; 0x24
 8005a2a:	f7ff ff17 	bl	800585c <__exponent>
 8005a2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a30:	1813      	adds	r3, r2, r0
 8005a32:	2a01      	cmp	r2, #1
 8005a34:	4681      	mov	r9, r0
 8005a36:	6123      	str	r3, [r4, #16]
 8005a38:	dc02      	bgt.n	8005a40 <_printf_float+0x168>
 8005a3a:	6822      	ldr	r2, [r4, #0]
 8005a3c:	07d2      	lsls	r2, r2, #31
 8005a3e:	d501      	bpl.n	8005a44 <_printf_float+0x16c>
 8005a40:	3301      	adds	r3, #1
 8005a42:	6123      	str	r3, [r4, #16]
 8005a44:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d09c      	beq.n	8005986 <_printf_float+0xae>
 8005a4c:	232d      	movs	r3, #45	; 0x2d
 8005a4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a52:	e798      	b.n	8005986 <_printf_float+0xae>
 8005a54:	9a06      	ldr	r2, [sp, #24]
 8005a56:	2a47      	cmp	r2, #71	; 0x47
 8005a58:	d1be      	bne.n	80059d8 <_printf_float+0x100>
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1bc      	bne.n	80059d8 <_printf_float+0x100>
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e7b9      	b.n	80059d6 <_printf_float+0xfe>
 8005a62:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005a66:	d118      	bne.n	8005a9a <_printf_float+0x1c2>
 8005a68:	2900      	cmp	r1, #0
 8005a6a:	6863      	ldr	r3, [r4, #4]
 8005a6c:	dd0b      	ble.n	8005a86 <_printf_float+0x1ae>
 8005a6e:	6121      	str	r1, [r4, #16]
 8005a70:	b913      	cbnz	r3, 8005a78 <_printf_float+0x1a0>
 8005a72:	6822      	ldr	r2, [r4, #0]
 8005a74:	07d0      	lsls	r0, r2, #31
 8005a76:	d502      	bpl.n	8005a7e <_printf_float+0x1a6>
 8005a78:	3301      	adds	r3, #1
 8005a7a:	440b      	add	r3, r1
 8005a7c:	6123      	str	r3, [r4, #16]
 8005a7e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005a80:	f04f 0900 	mov.w	r9, #0
 8005a84:	e7de      	b.n	8005a44 <_printf_float+0x16c>
 8005a86:	b913      	cbnz	r3, 8005a8e <_printf_float+0x1b6>
 8005a88:	6822      	ldr	r2, [r4, #0]
 8005a8a:	07d2      	lsls	r2, r2, #31
 8005a8c:	d501      	bpl.n	8005a92 <_printf_float+0x1ba>
 8005a8e:	3302      	adds	r3, #2
 8005a90:	e7f4      	b.n	8005a7c <_printf_float+0x1a4>
 8005a92:	2301      	movs	r3, #1
 8005a94:	e7f2      	b.n	8005a7c <_printf_float+0x1a4>
 8005a96:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005a9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a9c:	4299      	cmp	r1, r3
 8005a9e:	db05      	blt.n	8005aac <_printf_float+0x1d4>
 8005aa0:	6823      	ldr	r3, [r4, #0]
 8005aa2:	6121      	str	r1, [r4, #16]
 8005aa4:	07d8      	lsls	r0, r3, #31
 8005aa6:	d5ea      	bpl.n	8005a7e <_printf_float+0x1a6>
 8005aa8:	1c4b      	adds	r3, r1, #1
 8005aaa:	e7e7      	b.n	8005a7c <_printf_float+0x1a4>
 8005aac:	2900      	cmp	r1, #0
 8005aae:	bfd4      	ite	le
 8005ab0:	f1c1 0202 	rsble	r2, r1, #2
 8005ab4:	2201      	movgt	r2, #1
 8005ab6:	4413      	add	r3, r2
 8005ab8:	e7e0      	b.n	8005a7c <_printf_float+0x1a4>
 8005aba:	6823      	ldr	r3, [r4, #0]
 8005abc:	055a      	lsls	r2, r3, #21
 8005abe:	d407      	bmi.n	8005ad0 <_printf_float+0x1f8>
 8005ac0:	6923      	ldr	r3, [r4, #16]
 8005ac2:	4642      	mov	r2, r8
 8005ac4:	4631      	mov	r1, r6
 8005ac6:	4628      	mov	r0, r5
 8005ac8:	47b8      	blx	r7
 8005aca:	3001      	adds	r0, #1
 8005acc:	d12c      	bne.n	8005b28 <_printf_float+0x250>
 8005ace:	e764      	b.n	800599a <_printf_float+0xc2>
 8005ad0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005ad4:	f240 80e0 	bls.w	8005c98 <_printf_float+0x3c0>
 8005ad8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005adc:	2200      	movs	r2, #0
 8005ade:	2300      	movs	r3, #0
 8005ae0:	f7fa fff2 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	d034      	beq.n	8005b52 <_printf_float+0x27a>
 8005ae8:	4a37      	ldr	r2, [pc, #220]	; (8005bc8 <_printf_float+0x2f0>)
 8005aea:	2301      	movs	r3, #1
 8005aec:	4631      	mov	r1, r6
 8005aee:	4628      	mov	r0, r5
 8005af0:	47b8      	blx	r7
 8005af2:	3001      	adds	r0, #1
 8005af4:	f43f af51 	beq.w	800599a <_printf_float+0xc2>
 8005af8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005afc:	429a      	cmp	r2, r3
 8005afe:	db02      	blt.n	8005b06 <_printf_float+0x22e>
 8005b00:	6823      	ldr	r3, [r4, #0]
 8005b02:	07d8      	lsls	r0, r3, #31
 8005b04:	d510      	bpl.n	8005b28 <_printf_float+0x250>
 8005b06:	ee18 3a10 	vmov	r3, s16
 8005b0a:	4652      	mov	r2, sl
 8005b0c:	4631      	mov	r1, r6
 8005b0e:	4628      	mov	r0, r5
 8005b10:	47b8      	blx	r7
 8005b12:	3001      	adds	r0, #1
 8005b14:	f43f af41 	beq.w	800599a <_printf_float+0xc2>
 8005b18:	f04f 0800 	mov.w	r8, #0
 8005b1c:	f104 091a 	add.w	r9, r4, #26
 8005b20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b22:	3b01      	subs	r3, #1
 8005b24:	4543      	cmp	r3, r8
 8005b26:	dc09      	bgt.n	8005b3c <_printf_float+0x264>
 8005b28:	6823      	ldr	r3, [r4, #0]
 8005b2a:	079b      	lsls	r3, r3, #30
 8005b2c:	f100 8105 	bmi.w	8005d3a <_printf_float+0x462>
 8005b30:	68e0      	ldr	r0, [r4, #12]
 8005b32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b34:	4298      	cmp	r0, r3
 8005b36:	bfb8      	it	lt
 8005b38:	4618      	movlt	r0, r3
 8005b3a:	e730      	b.n	800599e <_printf_float+0xc6>
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	464a      	mov	r2, r9
 8005b40:	4631      	mov	r1, r6
 8005b42:	4628      	mov	r0, r5
 8005b44:	47b8      	blx	r7
 8005b46:	3001      	adds	r0, #1
 8005b48:	f43f af27 	beq.w	800599a <_printf_float+0xc2>
 8005b4c:	f108 0801 	add.w	r8, r8, #1
 8005b50:	e7e6      	b.n	8005b20 <_printf_float+0x248>
 8005b52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	dc39      	bgt.n	8005bcc <_printf_float+0x2f4>
 8005b58:	4a1b      	ldr	r2, [pc, #108]	; (8005bc8 <_printf_float+0x2f0>)
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	4631      	mov	r1, r6
 8005b5e:	4628      	mov	r0, r5
 8005b60:	47b8      	blx	r7
 8005b62:	3001      	adds	r0, #1
 8005b64:	f43f af19 	beq.w	800599a <_printf_float+0xc2>
 8005b68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	d102      	bne.n	8005b76 <_printf_float+0x29e>
 8005b70:	6823      	ldr	r3, [r4, #0]
 8005b72:	07d9      	lsls	r1, r3, #31
 8005b74:	d5d8      	bpl.n	8005b28 <_printf_float+0x250>
 8005b76:	ee18 3a10 	vmov	r3, s16
 8005b7a:	4652      	mov	r2, sl
 8005b7c:	4631      	mov	r1, r6
 8005b7e:	4628      	mov	r0, r5
 8005b80:	47b8      	blx	r7
 8005b82:	3001      	adds	r0, #1
 8005b84:	f43f af09 	beq.w	800599a <_printf_float+0xc2>
 8005b88:	f04f 0900 	mov.w	r9, #0
 8005b8c:	f104 0a1a 	add.w	sl, r4, #26
 8005b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b92:	425b      	negs	r3, r3
 8005b94:	454b      	cmp	r3, r9
 8005b96:	dc01      	bgt.n	8005b9c <_printf_float+0x2c4>
 8005b98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b9a:	e792      	b.n	8005ac2 <_printf_float+0x1ea>
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	4652      	mov	r2, sl
 8005ba0:	4631      	mov	r1, r6
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	47b8      	blx	r7
 8005ba6:	3001      	adds	r0, #1
 8005ba8:	f43f aef7 	beq.w	800599a <_printf_float+0xc2>
 8005bac:	f109 0901 	add.w	r9, r9, #1
 8005bb0:	e7ee      	b.n	8005b90 <_printf_float+0x2b8>
 8005bb2:	bf00      	nop
 8005bb4:	7fefffff 	.word	0x7fefffff
 8005bb8:	0800853c 	.word	0x0800853c
 8005bbc:	08008540 	.word	0x08008540
 8005bc0:	08008548 	.word	0x08008548
 8005bc4:	08008544 	.word	0x08008544
 8005bc8:	0800854c 	.word	0x0800854c
 8005bcc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005bce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	bfa8      	it	ge
 8005bd4:	461a      	movge	r2, r3
 8005bd6:	2a00      	cmp	r2, #0
 8005bd8:	4691      	mov	r9, r2
 8005bda:	dc37      	bgt.n	8005c4c <_printf_float+0x374>
 8005bdc:	f04f 0b00 	mov.w	fp, #0
 8005be0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005be4:	f104 021a 	add.w	r2, r4, #26
 8005be8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005bea:	9305      	str	r3, [sp, #20]
 8005bec:	eba3 0309 	sub.w	r3, r3, r9
 8005bf0:	455b      	cmp	r3, fp
 8005bf2:	dc33      	bgt.n	8005c5c <_printf_float+0x384>
 8005bf4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	db3b      	blt.n	8005c74 <_printf_float+0x39c>
 8005bfc:	6823      	ldr	r3, [r4, #0]
 8005bfe:	07da      	lsls	r2, r3, #31
 8005c00:	d438      	bmi.n	8005c74 <_printf_float+0x39c>
 8005c02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c04:	9b05      	ldr	r3, [sp, #20]
 8005c06:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	eba2 0901 	sub.w	r9, r2, r1
 8005c0e:	4599      	cmp	r9, r3
 8005c10:	bfa8      	it	ge
 8005c12:	4699      	movge	r9, r3
 8005c14:	f1b9 0f00 	cmp.w	r9, #0
 8005c18:	dc35      	bgt.n	8005c86 <_printf_float+0x3ae>
 8005c1a:	f04f 0800 	mov.w	r8, #0
 8005c1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c22:	f104 0a1a 	add.w	sl, r4, #26
 8005c26:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c2a:	1a9b      	subs	r3, r3, r2
 8005c2c:	eba3 0309 	sub.w	r3, r3, r9
 8005c30:	4543      	cmp	r3, r8
 8005c32:	f77f af79 	ble.w	8005b28 <_printf_float+0x250>
 8005c36:	2301      	movs	r3, #1
 8005c38:	4652      	mov	r2, sl
 8005c3a:	4631      	mov	r1, r6
 8005c3c:	4628      	mov	r0, r5
 8005c3e:	47b8      	blx	r7
 8005c40:	3001      	adds	r0, #1
 8005c42:	f43f aeaa 	beq.w	800599a <_printf_float+0xc2>
 8005c46:	f108 0801 	add.w	r8, r8, #1
 8005c4a:	e7ec      	b.n	8005c26 <_printf_float+0x34e>
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	4631      	mov	r1, r6
 8005c50:	4642      	mov	r2, r8
 8005c52:	4628      	mov	r0, r5
 8005c54:	47b8      	blx	r7
 8005c56:	3001      	adds	r0, #1
 8005c58:	d1c0      	bne.n	8005bdc <_printf_float+0x304>
 8005c5a:	e69e      	b.n	800599a <_printf_float+0xc2>
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	4631      	mov	r1, r6
 8005c60:	4628      	mov	r0, r5
 8005c62:	9205      	str	r2, [sp, #20]
 8005c64:	47b8      	blx	r7
 8005c66:	3001      	adds	r0, #1
 8005c68:	f43f ae97 	beq.w	800599a <_printf_float+0xc2>
 8005c6c:	9a05      	ldr	r2, [sp, #20]
 8005c6e:	f10b 0b01 	add.w	fp, fp, #1
 8005c72:	e7b9      	b.n	8005be8 <_printf_float+0x310>
 8005c74:	ee18 3a10 	vmov	r3, s16
 8005c78:	4652      	mov	r2, sl
 8005c7a:	4631      	mov	r1, r6
 8005c7c:	4628      	mov	r0, r5
 8005c7e:	47b8      	blx	r7
 8005c80:	3001      	adds	r0, #1
 8005c82:	d1be      	bne.n	8005c02 <_printf_float+0x32a>
 8005c84:	e689      	b.n	800599a <_printf_float+0xc2>
 8005c86:	9a05      	ldr	r2, [sp, #20]
 8005c88:	464b      	mov	r3, r9
 8005c8a:	4442      	add	r2, r8
 8005c8c:	4631      	mov	r1, r6
 8005c8e:	4628      	mov	r0, r5
 8005c90:	47b8      	blx	r7
 8005c92:	3001      	adds	r0, #1
 8005c94:	d1c1      	bne.n	8005c1a <_printf_float+0x342>
 8005c96:	e680      	b.n	800599a <_printf_float+0xc2>
 8005c98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c9a:	2a01      	cmp	r2, #1
 8005c9c:	dc01      	bgt.n	8005ca2 <_printf_float+0x3ca>
 8005c9e:	07db      	lsls	r3, r3, #31
 8005ca0:	d538      	bpl.n	8005d14 <_printf_float+0x43c>
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	4642      	mov	r2, r8
 8005ca6:	4631      	mov	r1, r6
 8005ca8:	4628      	mov	r0, r5
 8005caa:	47b8      	blx	r7
 8005cac:	3001      	adds	r0, #1
 8005cae:	f43f ae74 	beq.w	800599a <_printf_float+0xc2>
 8005cb2:	ee18 3a10 	vmov	r3, s16
 8005cb6:	4652      	mov	r2, sl
 8005cb8:	4631      	mov	r1, r6
 8005cba:	4628      	mov	r0, r5
 8005cbc:	47b8      	blx	r7
 8005cbe:	3001      	adds	r0, #1
 8005cc0:	f43f ae6b 	beq.w	800599a <_printf_float+0xc2>
 8005cc4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005cc8:	2200      	movs	r2, #0
 8005cca:	2300      	movs	r3, #0
 8005ccc:	f7fa fefc 	bl	8000ac8 <__aeabi_dcmpeq>
 8005cd0:	b9d8      	cbnz	r0, 8005d0a <_printf_float+0x432>
 8005cd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cd4:	f108 0201 	add.w	r2, r8, #1
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	4631      	mov	r1, r6
 8005cdc:	4628      	mov	r0, r5
 8005cde:	47b8      	blx	r7
 8005ce0:	3001      	adds	r0, #1
 8005ce2:	d10e      	bne.n	8005d02 <_printf_float+0x42a>
 8005ce4:	e659      	b.n	800599a <_printf_float+0xc2>
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	4652      	mov	r2, sl
 8005cea:	4631      	mov	r1, r6
 8005cec:	4628      	mov	r0, r5
 8005cee:	47b8      	blx	r7
 8005cf0:	3001      	adds	r0, #1
 8005cf2:	f43f ae52 	beq.w	800599a <_printf_float+0xc2>
 8005cf6:	f108 0801 	add.w	r8, r8, #1
 8005cfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	4543      	cmp	r3, r8
 8005d00:	dcf1      	bgt.n	8005ce6 <_printf_float+0x40e>
 8005d02:	464b      	mov	r3, r9
 8005d04:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005d08:	e6dc      	b.n	8005ac4 <_printf_float+0x1ec>
 8005d0a:	f04f 0800 	mov.w	r8, #0
 8005d0e:	f104 0a1a 	add.w	sl, r4, #26
 8005d12:	e7f2      	b.n	8005cfa <_printf_float+0x422>
 8005d14:	2301      	movs	r3, #1
 8005d16:	4642      	mov	r2, r8
 8005d18:	e7df      	b.n	8005cda <_printf_float+0x402>
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	464a      	mov	r2, r9
 8005d1e:	4631      	mov	r1, r6
 8005d20:	4628      	mov	r0, r5
 8005d22:	47b8      	blx	r7
 8005d24:	3001      	adds	r0, #1
 8005d26:	f43f ae38 	beq.w	800599a <_printf_float+0xc2>
 8005d2a:	f108 0801 	add.w	r8, r8, #1
 8005d2e:	68e3      	ldr	r3, [r4, #12]
 8005d30:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005d32:	1a5b      	subs	r3, r3, r1
 8005d34:	4543      	cmp	r3, r8
 8005d36:	dcf0      	bgt.n	8005d1a <_printf_float+0x442>
 8005d38:	e6fa      	b.n	8005b30 <_printf_float+0x258>
 8005d3a:	f04f 0800 	mov.w	r8, #0
 8005d3e:	f104 0919 	add.w	r9, r4, #25
 8005d42:	e7f4      	b.n	8005d2e <_printf_float+0x456>

08005d44 <_printf_common>:
 8005d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d48:	4616      	mov	r6, r2
 8005d4a:	4699      	mov	r9, r3
 8005d4c:	688a      	ldr	r2, [r1, #8]
 8005d4e:	690b      	ldr	r3, [r1, #16]
 8005d50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005d54:	4293      	cmp	r3, r2
 8005d56:	bfb8      	it	lt
 8005d58:	4613      	movlt	r3, r2
 8005d5a:	6033      	str	r3, [r6, #0]
 8005d5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005d60:	4607      	mov	r7, r0
 8005d62:	460c      	mov	r4, r1
 8005d64:	b10a      	cbz	r2, 8005d6a <_printf_common+0x26>
 8005d66:	3301      	adds	r3, #1
 8005d68:	6033      	str	r3, [r6, #0]
 8005d6a:	6823      	ldr	r3, [r4, #0]
 8005d6c:	0699      	lsls	r1, r3, #26
 8005d6e:	bf42      	ittt	mi
 8005d70:	6833      	ldrmi	r3, [r6, #0]
 8005d72:	3302      	addmi	r3, #2
 8005d74:	6033      	strmi	r3, [r6, #0]
 8005d76:	6825      	ldr	r5, [r4, #0]
 8005d78:	f015 0506 	ands.w	r5, r5, #6
 8005d7c:	d106      	bne.n	8005d8c <_printf_common+0x48>
 8005d7e:	f104 0a19 	add.w	sl, r4, #25
 8005d82:	68e3      	ldr	r3, [r4, #12]
 8005d84:	6832      	ldr	r2, [r6, #0]
 8005d86:	1a9b      	subs	r3, r3, r2
 8005d88:	42ab      	cmp	r3, r5
 8005d8a:	dc26      	bgt.n	8005dda <_printf_common+0x96>
 8005d8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005d90:	1e13      	subs	r3, r2, #0
 8005d92:	6822      	ldr	r2, [r4, #0]
 8005d94:	bf18      	it	ne
 8005d96:	2301      	movne	r3, #1
 8005d98:	0692      	lsls	r2, r2, #26
 8005d9a:	d42b      	bmi.n	8005df4 <_printf_common+0xb0>
 8005d9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005da0:	4649      	mov	r1, r9
 8005da2:	4638      	mov	r0, r7
 8005da4:	47c0      	blx	r8
 8005da6:	3001      	adds	r0, #1
 8005da8:	d01e      	beq.n	8005de8 <_printf_common+0xa4>
 8005daa:	6823      	ldr	r3, [r4, #0]
 8005dac:	68e5      	ldr	r5, [r4, #12]
 8005dae:	6832      	ldr	r2, [r6, #0]
 8005db0:	f003 0306 	and.w	r3, r3, #6
 8005db4:	2b04      	cmp	r3, #4
 8005db6:	bf08      	it	eq
 8005db8:	1aad      	subeq	r5, r5, r2
 8005dba:	68a3      	ldr	r3, [r4, #8]
 8005dbc:	6922      	ldr	r2, [r4, #16]
 8005dbe:	bf0c      	ite	eq
 8005dc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005dc4:	2500      	movne	r5, #0
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	bfc4      	itt	gt
 8005dca:	1a9b      	subgt	r3, r3, r2
 8005dcc:	18ed      	addgt	r5, r5, r3
 8005dce:	2600      	movs	r6, #0
 8005dd0:	341a      	adds	r4, #26
 8005dd2:	42b5      	cmp	r5, r6
 8005dd4:	d11a      	bne.n	8005e0c <_printf_common+0xc8>
 8005dd6:	2000      	movs	r0, #0
 8005dd8:	e008      	b.n	8005dec <_printf_common+0xa8>
 8005dda:	2301      	movs	r3, #1
 8005ddc:	4652      	mov	r2, sl
 8005dde:	4649      	mov	r1, r9
 8005de0:	4638      	mov	r0, r7
 8005de2:	47c0      	blx	r8
 8005de4:	3001      	adds	r0, #1
 8005de6:	d103      	bne.n	8005df0 <_printf_common+0xac>
 8005de8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005df0:	3501      	adds	r5, #1
 8005df2:	e7c6      	b.n	8005d82 <_printf_common+0x3e>
 8005df4:	18e1      	adds	r1, r4, r3
 8005df6:	1c5a      	adds	r2, r3, #1
 8005df8:	2030      	movs	r0, #48	; 0x30
 8005dfa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005dfe:	4422      	add	r2, r4
 8005e00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005e04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005e08:	3302      	adds	r3, #2
 8005e0a:	e7c7      	b.n	8005d9c <_printf_common+0x58>
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	4622      	mov	r2, r4
 8005e10:	4649      	mov	r1, r9
 8005e12:	4638      	mov	r0, r7
 8005e14:	47c0      	blx	r8
 8005e16:	3001      	adds	r0, #1
 8005e18:	d0e6      	beq.n	8005de8 <_printf_common+0xa4>
 8005e1a:	3601      	adds	r6, #1
 8005e1c:	e7d9      	b.n	8005dd2 <_printf_common+0x8e>
	...

08005e20 <_printf_i>:
 8005e20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e24:	460c      	mov	r4, r1
 8005e26:	4691      	mov	r9, r2
 8005e28:	7e27      	ldrb	r7, [r4, #24]
 8005e2a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005e2c:	2f78      	cmp	r7, #120	; 0x78
 8005e2e:	4680      	mov	r8, r0
 8005e30:	469a      	mov	sl, r3
 8005e32:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005e36:	d807      	bhi.n	8005e48 <_printf_i+0x28>
 8005e38:	2f62      	cmp	r7, #98	; 0x62
 8005e3a:	d80a      	bhi.n	8005e52 <_printf_i+0x32>
 8005e3c:	2f00      	cmp	r7, #0
 8005e3e:	f000 80d8 	beq.w	8005ff2 <_printf_i+0x1d2>
 8005e42:	2f58      	cmp	r7, #88	; 0x58
 8005e44:	f000 80a3 	beq.w	8005f8e <_printf_i+0x16e>
 8005e48:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005e4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005e50:	e03a      	b.n	8005ec8 <_printf_i+0xa8>
 8005e52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005e56:	2b15      	cmp	r3, #21
 8005e58:	d8f6      	bhi.n	8005e48 <_printf_i+0x28>
 8005e5a:	a001      	add	r0, pc, #4	; (adr r0, 8005e60 <_printf_i+0x40>)
 8005e5c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005e60:	08005eb9 	.word	0x08005eb9
 8005e64:	08005ecd 	.word	0x08005ecd
 8005e68:	08005e49 	.word	0x08005e49
 8005e6c:	08005e49 	.word	0x08005e49
 8005e70:	08005e49 	.word	0x08005e49
 8005e74:	08005e49 	.word	0x08005e49
 8005e78:	08005ecd 	.word	0x08005ecd
 8005e7c:	08005e49 	.word	0x08005e49
 8005e80:	08005e49 	.word	0x08005e49
 8005e84:	08005e49 	.word	0x08005e49
 8005e88:	08005e49 	.word	0x08005e49
 8005e8c:	08005fd9 	.word	0x08005fd9
 8005e90:	08005efd 	.word	0x08005efd
 8005e94:	08005fbb 	.word	0x08005fbb
 8005e98:	08005e49 	.word	0x08005e49
 8005e9c:	08005e49 	.word	0x08005e49
 8005ea0:	08005ffb 	.word	0x08005ffb
 8005ea4:	08005e49 	.word	0x08005e49
 8005ea8:	08005efd 	.word	0x08005efd
 8005eac:	08005e49 	.word	0x08005e49
 8005eb0:	08005e49 	.word	0x08005e49
 8005eb4:	08005fc3 	.word	0x08005fc3
 8005eb8:	680b      	ldr	r3, [r1, #0]
 8005eba:	1d1a      	adds	r2, r3, #4
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	600a      	str	r2, [r1, #0]
 8005ec0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005ec4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e0a3      	b.n	8006014 <_printf_i+0x1f4>
 8005ecc:	6825      	ldr	r5, [r4, #0]
 8005ece:	6808      	ldr	r0, [r1, #0]
 8005ed0:	062e      	lsls	r6, r5, #24
 8005ed2:	f100 0304 	add.w	r3, r0, #4
 8005ed6:	d50a      	bpl.n	8005eee <_printf_i+0xce>
 8005ed8:	6805      	ldr	r5, [r0, #0]
 8005eda:	600b      	str	r3, [r1, #0]
 8005edc:	2d00      	cmp	r5, #0
 8005ede:	da03      	bge.n	8005ee8 <_printf_i+0xc8>
 8005ee0:	232d      	movs	r3, #45	; 0x2d
 8005ee2:	426d      	negs	r5, r5
 8005ee4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ee8:	485e      	ldr	r0, [pc, #376]	; (8006064 <_printf_i+0x244>)
 8005eea:	230a      	movs	r3, #10
 8005eec:	e019      	b.n	8005f22 <_printf_i+0x102>
 8005eee:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005ef2:	6805      	ldr	r5, [r0, #0]
 8005ef4:	600b      	str	r3, [r1, #0]
 8005ef6:	bf18      	it	ne
 8005ef8:	b22d      	sxthne	r5, r5
 8005efa:	e7ef      	b.n	8005edc <_printf_i+0xbc>
 8005efc:	680b      	ldr	r3, [r1, #0]
 8005efe:	6825      	ldr	r5, [r4, #0]
 8005f00:	1d18      	adds	r0, r3, #4
 8005f02:	6008      	str	r0, [r1, #0]
 8005f04:	0628      	lsls	r0, r5, #24
 8005f06:	d501      	bpl.n	8005f0c <_printf_i+0xec>
 8005f08:	681d      	ldr	r5, [r3, #0]
 8005f0a:	e002      	b.n	8005f12 <_printf_i+0xf2>
 8005f0c:	0669      	lsls	r1, r5, #25
 8005f0e:	d5fb      	bpl.n	8005f08 <_printf_i+0xe8>
 8005f10:	881d      	ldrh	r5, [r3, #0]
 8005f12:	4854      	ldr	r0, [pc, #336]	; (8006064 <_printf_i+0x244>)
 8005f14:	2f6f      	cmp	r7, #111	; 0x6f
 8005f16:	bf0c      	ite	eq
 8005f18:	2308      	moveq	r3, #8
 8005f1a:	230a      	movne	r3, #10
 8005f1c:	2100      	movs	r1, #0
 8005f1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005f22:	6866      	ldr	r6, [r4, #4]
 8005f24:	60a6      	str	r6, [r4, #8]
 8005f26:	2e00      	cmp	r6, #0
 8005f28:	bfa2      	ittt	ge
 8005f2a:	6821      	ldrge	r1, [r4, #0]
 8005f2c:	f021 0104 	bicge.w	r1, r1, #4
 8005f30:	6021      	strge	r1, [r4, #0]
 8005f32:	b90d      	cbnz	r5, 8005f38 <_printf_i+0x118>
 8005f34:	2e00      	cmp	r6, #0
 8005f36:	d04d      	beq.n	8005fd4 <_printf_i+0x1b4>
 8005f38:	4616      	mov	r6, r2
 8005f3a:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f3e:	fb03 5711 	mls	r7, r3, r1, r5
 8005f42:	5dc7      	ldrb	r7, [r0, r7]
 8005f44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f48:	462f      	mov	r7, r5
 8005f4a:	42bb      	cmp	r3, r7
 8005f4c:	460d      	mov	r5, r1
 8005f4e:	d9f4      	bls.n	8005f3a <_printf_i+0x11a>
 8005f50:	2b08      	cmp	r3, #8
 8005f52:	d10b      	bne.n	8005f6c <_printf_i+0x14c>
 8005f54:	6823      	ldr	r3, [r4, #0]
 8005f56:	07df      	lsls	r7, r3, #31
 8005f58:	d508      	bpl.n	8005f6c <_printf_i+0x14c>
 8005f5a:	6923      	ldr	r3, [r4, #16]
 8005f5c:	6861      	ldr	r1, [r4, #4]
 8005f5e:	4299      	cmp	r1, r3
 8005f60:	bfde      	ittt	le
 8005f62:	2330      	movle	r3, #48	; 0x30
 8005f64:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f68:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005f6c:	1b92      	subs	r2, r2, r6
 8005f6e:	6122      	str	r2, [r4, #16]
 8005f70:	f8cd a000 	str.w	sl, [sp]
 8005f74:	464b      	mov	r3, r9
 8005f76:	aa03      	add	r2, sp, #12
 8005f78:	4621      	mov	r1, r4
 8005f7a:	4640      	mov	r0, r8
 8005f7c:	f7ff fee2 	bl	8005d44 <_printf_common>
 8005f80:	3001      	adds	r0, #1
 8005f82:	d14c      	bne.n	800601e <_printf_i+0x1fe>
 8005f84:	f04f 30ff 	mov.w	r0, #4294967295
 8005f88:	b004      	add	sp, #16
 8005f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f8e:	4835      	ldr	r0, [pc, #212]	; (8006064 <_printf_i+0x244>)
 8005f90:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005f94:	6823      	ldr	r3, [r4, #0]
 8005f96:	680e      	ldr	r6, [r1, #0]
 8005f98:	061f      	lsls	r7, r3, #24
 8005f9a:	f856 5b04 	ldr.w	r5, [r6], #4
 8005f9e:	600e      	str	r6, [r1, #0]
 8005fa0:	d514      	bpl.n	8005fcc <_printf_i+0x1ac>
 8005fa2:	07d9      	lsls	r1, r3, #31
 8005fa4:	bf44      	itt	mi
 8005fa6:	f043 0320 	orrmi.w	r3, r3, #32
 8005faa:	6023      	strmi	r3, [r4, #0]
 8005fac:	b91d      	cbnz	r5, 8005fb6 <_printf_i+0x196>
 8005fae:	6823      	ldr	r3, [r4, #0]
 8005fb0:	f023 0320 	bic.w	r3, r3, #32
 8005fb4:	6023      	str	r3, [r4, #0]
 8005fb6:	2310      	movs	r3, #16
 8005fb8:	e7b0      	b.n	8005f1c <_printf_i+0xfc>
 8005fba:	6823      	ldr	r3, [r4, #0]
 8005fbc:	f043 0320 	orr.w	r3, r3, #32
 8005fc0:	6023      	str	r3, [r4, #0]
 8005fc2:	2378      	movs	r3, #120	; 0x78
 8005fc4:	4828      	ldr	r0, [pc, #160]	; (8006068 <_printf_i+0x248>)
 8005fc6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005fca:	e7e3      	b.n	8005f94 <_printf_i+0x174>
 8005fcc:	065e      	lsls	r6, r3, #25
 8005fce:	bf48      	it	mi
 8005fd0:	b2ad      	uxthmi	r5, r5
 8005fd2:	e7e6      	b.n	8005fa2 <_printf_i+0x182>
 8005fd4:	4616      	mov	r6, r2
 8005fd6:	e7bb      	b.n	8005f50 <_printf_i+0x130>
 8005fd8:	680b      	ldr	r3, [r1, #0]
 8005fda:	6826      	ldr	r6, [r4, #0]
 8005fdc:	6960      	ldr	r0, [r4, #20]
 8005fde:	1d1d      	adds	r5, r3, #4
 8005fe0:	600d      	str	r5, [r1, #0]
 8005fe2:	0635      	lsls	r5, r6, #24
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	d501      	bpl.n	8005fec <_printf_i+0x1cc>
 8005fe8:	6018      	str	r0, [r3, #0]
 8005fea:	e002      	b.n	8005ff2 <_printf_i+0x1d2>
 8005fec:	0671      	lsls	r1, r6, #25
 8005fee:	d5fb      	bpl.n	8005fe8 <_printf_i+0x1c8>
 8005ff0:	8018      	strh	r0, [r3, #0]
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	6123      	str	r3, [r4, #16]
 8005ff6:	4616      	mov	r6, r2
 8005ff8:	e7ba      	b.n	8005f70 <_printf_i+0x150>
 8005ffa:	680b      	ldr	r3, [r1, #0]
 8005ffc:	1d1a      	adds	r2, r3, #4
 8005ffe:	600a      	str	r2, [r1, #0]
 8006000:	681e      	ldr	r6, [r3, #0]
 8006002:	6862      	ldr	r2, [r4, #4]
 8006004:	2100      	movs	r1, #0
 8006006:	4630      	mov	r0, r6
 8006008:	f7fa f8ea 	bl	80001e0 <memchr>
 800600c:	b108      	cbz	r0, 8006012 <_printf_i+0x1f2>
 800600e:	1b80      	subs	r0, r0, r6
 8006010:	6060      	str	r0, [r4, #4]
 8006012:	6863      	ldr	r3, [r4, #4]
 8006014:	6123      	str	r3, [r4, #16]
 8006016:	2300      	movs	r3, #0
 8006018:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800601c:	e7a8      	b.n	8005f70 <_printf_i+0x150>
 800601e:	6923      	ldr	r3, [r4, #16]
 8006020:	4632      	mov	r2, r6
 8006022:	4649      	mov	r1, r9
 8006024:	4640      	mov	r0, r8
 8006026:	47d0      	blx	sl
 8006028:	3001      	adds	r0, #1
 800602a:	d0ab      	beq.n	8005f84 <_printf_i+0x164>
 800602c:	6823      	ldr	r3, [r4, #0]
 800602e:	079b      	lsls	r3, r3, #30
 8006030:	d413      	bmi.n	800605a <_printf_i+0x23a>
 8006032:	68e0      	ldr	r0, [r4, #12]
 8006034:	9b03      	ldr	r3, [sp, #12]
 8006036:	4298      	cmp	r0, r3
 8006038:	bfb8      	it	lt
 800603a:	4618      	movlt	r0, r3
 800603c:	e7a4      	b.n	8005f88 <_printf_i+0x168>
 800603e:	2301      	movs	r3, #1
 8006040:	4632      	mov	r2, r6
 8006042:	4649      	mov	r1, r9
 8006044:	4640      	mov	r0, r8
 8006046:	47d0      	blx	sl
 8006048:	3001      	adds	r0, #1
 800604a:	d09b      	beq.n	8005f84 <_printf_i+0x164>
 800604c:	3501      	adds	r5, #1
 800604e:	68e3      	ldr	r3, [r4, #12]
 8006050:	9903      	ldr	r1, [sp, #12]
 8006052:	1a5b      	subs	r3, r3, r1
 8006054:	42ab      	cmp	r3, r5
 8006056:	dcf2      	bgt.n	800603e <_printf_i+0x21e>
 8006058:	e7eb      	b.n	8006032 <_printf_i+0x212>
 800605a:	2500      	movs	r5, #0
 800605c:	f104 0619 	add.w	r6, r4, #25
 8006060:	e7f5      	b.n	800604e <_printf_i+0x22e>
 8006062:	bf00      	nop
 8006064:	0800854e 	.word	0x0800854e
 8006068:	0800855f 	.word	0x0800855f

0800606c <siprintf>:
 800606c:	b40e      	push	{r1, r2, r3}
 800606e:	b500      	push	{lr}
 8006070:	b09c      	sub	sp, #112	; 0x70
 8006072:	ab1d      	add	r3, sp, #116	; 0x74
 8006074:	9002      	str	r0, [sp, #8]
 8006076:	9006      	str	r0, [sp, #24]
 8006078:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800607c:	4809      	ldr	r0, [pc, #36]	; (80060a4 <siprintf+0x38>)
 800607e:	9107      	str	r1, [sp, #28]
 8006080:	9104      	str	r1, [sp, #16]
 8006082:	4909      	ldr	r1, [pc, #36]	; (80060a8 <siprintf+0x3c>)
 8006084:	f853 2b04 	ldr.w	r2, [r3], #4
 8006088:	9105      	str	r1, [sp, #20]
 800608a:	6800      	ldr	r0, [r0, #0]
 800608c:	9301      	str	r3, [sp, #4]
 800608e:	a902      	add	r1, sp, #8
 8006090:	f001 fb34 	bl	80076fc <_svfiprintf_r>
 8006094:	9b02      	ldr	r3, [sp, #8]
 8006096:	2200      	movs	r2, #0
 8006098:	701a      	strb	r2, [r3, #0]
 800609a:	b01c      	add	sp, #112	; 0x70
 800609c:	f85d eb04 	ldr.w	lr, [sp], #4
 80060a0:	b003      	add	sp, #12
 80060a2:	4770      	bx	lr
 80060a4:	2000000c 	.word	0x2000000c
 80060a8:	ffff0208 	.word	0xffff0208

080060ac <quorem>:
 80060ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060b0:	6903      	ldr	r3, [r0, #16]
 80060b2:	690c      	ldr	r4, [r1, #16]
 80060b4:	42a3      	cmp	r3, r4
 80060b6:	4607      	mov	r7, r0
 80060b8:	f2c0 8081 	blt.w	80061be <quorem+0x112>
 80060bc:	3c01      	subs	r4, #1
 80060be:	f101 0814 	add.w	r8, r1, #20
 80060c2:	f100 0514 	add.w	r5, r0, #20
 80060c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80060ca:	9301      	str	r3, [sp, #4]
 80060cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80060d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80060d4:	3301      	adds	r3, #1
 80060d6:	429a      	cmp	r2, r3
 80060d8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80060dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80060e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80060e4:	d331      	bcc.n	800614a <quorem+0x9e>
 80060e6:	f04f 0e00 	mov.w	lr, #0
 80060ea:	4640      	mov	r0, r8
 80060ec:	46ac      	mov	ip, r5
 80060ee:	46f2      	mov	sl, lr
 80060f0:	f850 2b04 	ldr.w	r2, [r0], #4
 80060f4:	b293      	uxth	r3, r2
 80060f6:	fb06 e303 	mla	r3, r6, r3, lr
 80060fa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80060fe:	b29b      	uxth	r3, r3
 8006100:	ebaa 0303 	sub.w	r3, sl, r3
 8006104:	0c12      	lsrs	r2, r2, #16
 8006106:	f8dc a000 	ldr.w	sl, [ip]
 800610a:	fb06 e202 	mla	r2, r6, r2, lr
 800610e:	fa13 f38a 	uxtah	r3, r3, sl
 8006112:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006116:	fa1f fa82 	uxth.w	sl, r2
 800611a:	f8dc 2000 	ldr.w	r2, [ip]
 800611e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006122:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006126:	b29b      	uxth	r3, r3
 8006128:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800612c:	4581      	cmp	r9, r0
 800612e:	f84c 3b04 	str.w	r3, [ip], #4
 8006132:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006136:	d2db      	bcs.n	80060f0 <quorem+0x44>
 8006138:	f855 300b 	ldr.w	r3, [r5, fp]
 800613c:	b92b      	cbnz	r3, 800614a <quorem+0x9e>
 800613e:	9b01      	ldr	r3, [sp, #4]
 8006140:	3b04      	subs	r3, #4
 8006142:	429d      	cmp	r5, r3
 8006144:	461a      	mov	r2, r3
 8006146:	d32e      	bcc.n	80061a6 <quorem+0xfa>
 8006148:	613c      	str	r4, [r7, #16]
 800614a:	4638      	mov	r0, r7
 800614c:	f001 f8c0 	bl	80072d0 <__mcmp>
 8006150:	2800      	cmp	r0, #0
 8006152:	db24      	blt.n	800619e <quorem+0xf2>
 8006154:	3601      	adds	r6, #1
 8006156:	4628      	mov	r0, r5
 8006158:	f04f 0c00 	mov.w	ip, #0
 800615c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006160:	f8d0 e000 	ldr.w	lr, [r0]
 8006164:	b293      	uxth	r3, r2
 8006166:	ebac 0303 	sub.w	r3, ip, r3
 800616a:	0c12      	lsrs	r2, r2, #16
 800616c:	fa13 f38e 	uxtah	r3, r3, lr
 8006170:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006174:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006178:	b29b      	uxth	r3, r3
 800617a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800617e:	45c1      	cmp	r9, r8
 8006180:	f840 3b04 	str.w	r3, [r0], #4
 8006184:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006188:	d2e8      	bcs.n	800615c <quorem+0xb0>
 800618a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800618e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006192:	b922      	cbnz	r2, 800619e <quorem+0xf2>
 8006194:	3b04      	subs	r3, #4
 8006196:	429d      	cmp	r5, r3
 8006198:	461a      	mov	r2, r3
 800619a:	d30a      	bcc.n	80061b2 <quorem+0x106>
 800619c:	613c      	str	r4, [r7, #16]
 800619e:	4630      	mov	r0, r6
 80061a0:	b003      	add	sp, #12
 80061a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061a6:	6812      	ldr	r2, [r2, #0]
 80061a8:	3b04      	subs	r3, #4
 80061aa:	2a00      	cmp	r2, #0
 80061ac:	d1cc      	bne.n	8006148 <quorem+0x9c>
 80061ae:	3c01      	subs	r4, #1
 80061b0:	e7c7      	b.n	8006142 <quorem+0x96>
 80061b2:	6812      	ldr	r2, [r2, #0]
 80061b4:	3b04      	subs	r3, #4
 80061b6:	2a00      	cmp	r2, #0
 80061b8:	d1f0      	bne.n	800619c <quorem+0xf0>
 80061ba:	3c01      	subs	r4, #1
 80061bc:	e7eb      	b.n	8006196 <quorem+0xea>
 80061be:	2000      	movs	r0, #0
 80061c0:	e7ee      	b.n	80061a0 <quorem+0xf4>
 80061c2:	0000      	movs	r0, r0
 80061c4:	0000      	movs	r0, r0
	...

080061c8 <_dtoa_r>:
 80061c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061cc:	ed2d 8b02 	vpush	{d8}
 80061d0:	ec57 6b10 	vmov	r6, r7, d0
 80061d4:	b095      	sub	sp, #84	; 0x54
 80061d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80061d8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80061dc:	9105      	str	r1, [sp, #20]
 80061de:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80061e2:	4604      	mov	r4, r0
 80061e4:	9209      	str	r2, [sp, #36]	; 0x24
 80061e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80061e8:	b975      	cbnz	r5, 8006208 <_dtoa_r+0x40>
 80061ea:	2010      	movs	r0, #16
 80061ec:	f000 fddc 	bl	8006da8 <malloc>
 80061f0:	4602      	mov	r2, r0
 80061f2:	6260      	str	r0, [r4, #36]	; 0x24
 80061f4:	b920      	cbnz	r0, 8006200 <_dtoa_r+0x38>
 80061f6:	4bb2      	ldr	r3, [pc, #712]	; (80064c0 <_dtoa_r+0x2f8>)
 80061f8:	21ea      	movs	r1, #234	; 0xea
 80061fa:	48b2      	ldr	r0, [pc, #712]	; (80064c4 <_dtoa_r+0x2fc>)
 80061fc:	f001 fb8e 	bl	800791c <__assert_func>
 8006200:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006204:	6005      	str	r5, [r0, #0]
 8006206:	60c5      	str	r5, [r0, #12]
 8006208:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800620a:	6819      	ldr	r1, [r3, #0]
 800620c:	b151      	cbz	r1, 8006224 <_dtoa_r+0x5c>
 800620e:	685a      	ldr	r2, [r3, #4]
 8006210:	604a      	str	r2, [r1, #4]
 8006212:	2301      	movs	r3, #1
 8006214:	4093      	lsls	r3, r2
 8006216:	608b      	str	r3, [r1, #8]
 8006218:	4620      	mov	r0, r4
 800621a:	f000 fe1b 	bl	8006e54 <_Bfree>
 800621e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006220:	2200      	movs	r2, #0
 8006222:	601a      	str	r2, [r3, #0]
 8006224:	1e3b      	subs	r3, r7, #0
 8006226:	bfb9      	ittee	lt
 8006228:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800622c:	9303      	strlt	r3, [sp, #12]
 800622e:	2300      	movge	r3, #0
 8006230:	f8c8 3000 	strge.w	r3, [r8]
 8006234:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006238:	4ba3      	ldr	r3, [pc, #652]	; (80064c8 <_dtoa_r+0x300>)
 800623a:	bfbc      	itt	lt
 800623c:	2201      	movlt	r2, #1
 800623e:	f8c8 2000 	strlt.w	r2, [r8]
 8006242:	ea33 0309 	bics.w	r3, r3, r9
 8006246:	d11b      	bne.n	8006280 <_dtoa_r+0xb8>
 8006248:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800624a:	f242 730f 	movw	r3, #9999	; 0x270f
 800624e:	6013      	str	r3, [r2, #0]
 8006250:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006254:	4333      	orrs	r3, r6
 8006256:	f000 857a 	beq.w	8006d4e <_dtoa_r+0xb86>
 800625a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800625c:	b963      	cbnz	r3, 8006278 <_dtoa_r+0xb0>
 800625e:	4b9b      	ldr	r3, [pc, #620]	; (80064cc <_dtoa_r+0x304>)
 8006260:	e024      	b.n	80062ac <_dtoa_r+0xe4>
 8006262:	4b9b      	ldr	r3, [pc, #620]	; (80064d0 <_dtoa_r+0x308>)
 8006264:	9300      	str	r3, [sp, #0]
 8006266:	3308      	adds	r3, #8
 8006268:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800626a:	6013      	str	r3, [r2, #0]
 800626c:	9800      	ldr	r0, [sp, #0]
 800626e:	b015      	add	sp, #84	; 0x54
 8006270:	ecbd 8b02 	vpop	{d8}
 8006274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006278:	4b94      	ldr	r3, [pc, #592]	; (80064cc <_dtoa_r+0x304>)
 800627a:	9300      	str	r3, [sp, #0]
 800627c:	3303      	adds	r3, #3
 800627e:	e7f3      	b.n	8006268 <_dtoa_r+0xa0>
 8006280:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006284:	2200      	movs	r2, #0
 8006286:	ec51 0b17 	vmov	r0, r1, d7
 800628a:	2300      	movs	r3, #0
 800628c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006290:	f7fa fc1a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006294:	4680      	mov	r8, r0
 8006296:	b158      	cbz	r0, 80062b0 <_dtoa_r+0xe8>
 8006298:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800629a:	2301      	movs	r3, #1
 800629c:	6013      	str	r3, [r2, #0]
 800629e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f000 8551 	beq.w	8006d48 <_dtoa_r+0xb80>
 80062a6:	488b      	ldr	r0, [pc, #556]	; (80064d4 <_dtoa_r+0x30c>)
 80062a8:	6018      	str	r0, [r3, #0]
 80062aa:	1e43      	subs	r3, r0, #1
 80062ac:	9300      	str	r3, [sp, #0]
 80062ae:	e7dd      	b.n	800626c <_dtoa_r+0xa4>
 80062b0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80062b4:	aa12      	add	r2, sp, #72	; 0x48
 80062b6:	a913      	add	r1, sp, #76	; 0x4c
 80062b8:	4620      	mov	r0, r4
 80062ba:	f001 f8ad 	bl	8007418 <__d2b>
 80062be:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80062c2:	4683      	mov	fp, r0
 80062c4:	2d00      	cmp	r5, #0
 80062c6:	d07c      	beq.n	80063c2 <_dtoa_r+0x1fa>
 80062c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062ca:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80062ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062d2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80062d6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80062da:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80062de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80062e2:	4b7d      	ldr	r3, [pc, #500]	; (80064d8 <_dtoa_r+0x310>)
 80062e4:	2200      	movs	r2, #0
 80062e6:	4630      	mov	r0, r6
 80062e8:	4639      	mov	r1, r7
 80062ea:	f7f9 ffcd 	bl	8000288 <__aeabi_dsub>
 80062ee:	a36e      	add	r3, pc, #440	; (adr r3, 80064a8 <_dtoa_r+0x2e0>)
 80062f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f4:	f7fa f980 	bl	80005f8 <__aeabi_dmul>
 80062f8:	a36d      	add	r3, pc, #436	; (adr r3, 80064b0 <_dtoa_r+0x2e8>)
 80062fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062fe:	f7f9 ffc5 	bl	800028c <__adddf3>
 8006302:	4606      	mov	r6, r0
 8006304:	4628      	mov	r0, r5
 8006306:	460f      	mov	r7, r1
 8006308:	f7fa f90c 	bl	8000524 <__aeabi_i2d>
 800630c:	a36a      	add	r3, pc, #424	; (adr r3, 80064b8 <_dtoa_r+0x2f0>)
 800630e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006312:	f7fa f971 	bl	80005f8 <__aeabi_dmul>
 8006316:	4602      	mov	r2, r0
 8006318:	460b      	mov	r3, r1
 800631a:	4630      	mov	r0, r6
 800631c:	4639      	mov	r1, r7
 800631e:	f7f9 ffb5 	bl	800028c <__adddf3>
 8006322:	4606      	mov	r6, r0
 8006324:	460f      	mov	r7, r1
 8006326:	f7fa fc17 	bl	8000b58 <__aeabi_d2iz>
 800632a:	2200      	movs	r2, #0
 800632c:	4682      	mov	sl, r0
 800632e:	2300      	movs	r3, #0
 8006330:	4630      	mov	r0, r6
 8006332:	4639      	mov	r1, r7
 8006334:	f7fa fbd2 	bl	8000adc <__aeabi_dcmplt>
 8006338:	b148      	cbz	r0, 800634e <_dtoa_r+0x186>
 800633a:	4650      	mov	r0, sl
 800633c:	f7fa f8f2 	bl	8000524 <__aeabi_i2d>
 8006340:	4632      	mov	r2, r6
 8006342:	463b      	mov	r3, r7
 8006344:	f7fa fbc0 	bl	8000ac8 <__aeabi_dcmpeq>
 8006348:	b908      	cbnz	r0, 800634e <_dtoa_r+0x186>
 800634a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800634e:	f1ba 0f16 	cmp.w	sl, #22
 8006352:	d854      	bhi.n	80063fe <_dtoa_r+0x236>
 8006354:	4b61      	ldr	r3, [pc, #388]	; (80064dc <_dtoa_r+0x314>)
 8006356:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800635a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800635e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006362:	f7fa fbbb 	bl	8000adc <__aeabi_dcmplt>
 8006366:	2800      	cmp	r0, #0
 8006368:	d04b      	beq.n	8006402 <_dtoa_r+0x23a>
 800636a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800636e:	2300      	movs	r3, #0
 8006370:	930e      	str	r3, [sp, #56]	; 0x38
 8006372:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006374:	1b5d      	subs	r5, r3, r5
 8006376:	1e6b      	subs	r3, r5, #1
 8006378:	9304      	str	r3, [sp, #16]
 800637a:	bf43      	ittte	mi
 800637c:	2300      	movmi	r3, #0
 800637e:	f1c5 0801 	rsbmi	r8, r5, #1
 8006382:	9304      	strmi	r3, [sp, #16]
 8006384:	f04f 0800 	movpl.w	r8, #0
 8006388:	f1ba 0f00 	cmp.w	sl, #0
 800638c:	db3b      	blt.n	8006406 <_dtoa_r+0x23e>
 800638e:	9b04      	ldr	r3, [sp, #16]
 8006390:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006394:	4453      	add	r3, sl
 8006396:	9304      	str	r3, [sp, #16]
 8006398:	2300      	movs	r3, #0
 800639a:	9306      	str	r3, [sp, #24]
 800639c:	9b05      	ldr	r3, [sp, #20]
 800639e:	2b09      	cmp	r3, #9
 80063a0:	d869      	bhi.n	8006476 <_dtoa_r+0x2ae>
 80063a2:	2b05      	cmp	r3, #5
 80063a4:	bfc4      	itt	gt
 80063a6:	3b04      	subgt	r3, #4
 80063a8:	9305      	strgt	r3, [sp, #20]
 80063aa:	9b05      	ldr	r3, [sp, #20]
 80063ac:	f1a3 0302 	sub.w	r3, r3, #2
 80063b0:	bfcc      	ite	gt
 80063b2:	2500      	movgt	r5, #0
 80063b4:	2501      	movle	r5, #1
 80063b6:	2b03      	cmp	r3, #3
 80063b8:	d869      	bhi.n	800648e <_dtoa_r+0x2c6>
 80063ba:	e8df f003 	tbb	[pc, r3]
 80063be:	4e2c      	.short	0x4e2c
 80063c0:	5a4c      	.short	0x5a4c
 80063c2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80063c6:	441d      	add	r5, r3
 80063c8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80063cc:	2b20      	cmp	r3, #32
 80063ce:	bfc1      	itttt	gt
 80063d0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80063d4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80063d8:	fa09 f303 	lslgt.w	r3, r9, r3
 80063dc:	fa26 f000 	lsrgt.w	r0, r6, r0
 80063e0:	bfda      	itte	le
 80063e2:	f1c3 0320 	rsble	r3, r3, #32
 80063e6:	fa06 f003 	lslle.w	r0, r6, r3
 80063ea:	4318      	orrgt	r0, r3
 80063ec:	f7fa f88a 	bl	8000504 <__aeabi_ui2d>
 80063f0:	2301      	movs	r3, #1
 80063f2:	4606      	mov	r6, r0
 80063f4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80063f8:	3d01      	subs	r5, #1
 80063fa:	9310      	str	r3, [sp, #64]	; 0x40
 80063fc:	e771      	b.n	80062e2 <_dtoa_r+0x11a>
 80063fe:	2301      	movs	r3, #1
 8006400:	e7b6      	b.n	8006370 <_dtoa_r+0x1a8>
 8006402:	900e      	str	r0, [sp, #56]	; 0x38
 8006404:	e7b5      	b.n	8006372 <_dtoa_r+0x1aa>
 8006406:	f1ca 0300 	rsb	r3, sl, #0
 800640a:	9306      	str	r3, [sp, #24]
 800640c:	2300      	movs	r3, #0
 800640e:	eba8 080a 	sub.w	r8, r8, sl
 8006412:	930d      	str	r3, [sp, #52]	; 0x34
 8006414:	e7c2      	b.n	800639c <_dtoa_r+0x1d4>
 8006416:	2300      	movs	r3, #0
 8006418:	9308      	str	r3, [sp, #32]
 800641a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800641c:	2b00      	cmp	r3, #0
 800641e:	dc39      	bgt.n	8006494 <_dtoa_r+0x2cc>
 8006420:	f04f 0901 	mov.w	r9, #1
 8006424:	f8cd 9004 	str.w	r9, [sp, #4]
 8006428:	464b      	mov	r3, r9
 800642a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800642e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006430:	2200      	movs	r2, #0
 8006432:	6042      	str	r2, [r0, #4]
 8006434:	2204      	movs	r2, #4
 8006436:	f102 0614 	add.w	r6, r2, #20
 800643a:	429e      	cmp	r6, r3
 800643c:	6841      	ldr	r1, [r0, #4]
 800643e:	d92f      	bls.n	80064a0 <_dtoa_r+0x2d8>
 8006440:	4620      	mov	r0, r4
 8006442:	f000 fcc7 	bl	8006dd4 <_Balloc>
 8006446:	9000      	str	r0, [sp, #0]
 8006448:	2800      	cmp	r0, #0
 800644a:	d14b      	bne.n	80064e4 <_dtoa_r+0x31c>
 800644c:	4b24      	ldr	r3, [pc, #144]	; (80064e0 <_dtoa_r+0x318>)
 800644e:	4602      	mov	r2, r0
 8006450:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006454:	e6d1      	b.n	80061fa <_dtoa_r+0x32>
 8006456:	2301      	movs	r3, #1
 8006458:	e7de      	b.n	8006418 <_dtoa_r+0x250>
 800645a:	2300      	movs	r3, #0
 800645c:	9308      	str	r3, [sp, #32]
 800645e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006460:	eb0a 0903 	add.w	r9, sl, r3
 8006464:	f109 0301 	add.w	r3, r9, #1
 8006468:	2b01      	cmp	r3, #1
 800646a:	9301      	str	r3, [sp, #4]
 800646c:	bfb8      	it	lt
 800646e:	2301      	movlt	r3, #1
 8006470:	e7dd      	b.n	800642e <_dtoa_r+0x266>
 8006472:	2301      	movs	r3, #1
 8006474:	e7f2      	b.n	800645c <_dtoa_r+0x294>
 8006476:	2501      	movs	r5, #1
 8006478:	2300      	movs	r3, #0
 800647a:	9305      	str	r3, [sp, #20]
 800647c:	9508      	str	r5, [sp, #32]
 800647e:	f04f 39ff 	mov.w	r9, #4294967295
 8006482:	2200      	movs	r2, #0
 8006484:	f8cd 9004 	str.w	r9, [sp, #4]
 8006488:	2312      	movs	r3, #18
 800648a:	9209      	str	r2, [sp, #36]	; 0x24
 800648c:	e7cf      	b.n	800642e <_dtoa_r+0x266>
 800648e:	2301      	movs	r3, #1
 8006490:	9308      	str	r3, [sp, #32]
 8006492:	e7f4      	b.n	800647e <_dtoa_r+0x2b6>
 8006494:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006498:	f8cd 9004 	str.w	r9, [sp, #4]
 800649c:	464b      	mov	r3, r9
 800649e:	e7c6      	b.n	800642e <_dtoa_r+0x266>
 80064a0:	3101      	adds	r1, #1
 80064a2:	6041      	str	r1, [r0, #4]
 80064a4:	0052      	lsls	r2, r2, #1
 80064a6:	e7c6      	b.n	8006436 <_dtoa_r+0x26e>
 80064a8:	636f4361 	.word	0x636f4361
 80064ac:	3fd287a7 	.word	0x3fd287a7
 80064b0:	8b60c8b3 	.word	0x8b60c8b3
 80064b4:	3fc68a28 	.word	0x3fc68a28
 80064b8:	509f79fb 	.word	0x509f79fb
 80064bc:	3fd34413 	.word	0x3fd34413
 80064c0:	0800857d 	.word	0x0800857d
 80064c4:	08008594 	.word	0x08008594
 80064c8:	7ff00000 	.word	0x7ff00000
 80064cc:	08008579 	.word	0x08008579
 80064d0:	08008570 	.word	0x08008570
 80064d4:	0800854d 	.word	0x0800854d
 80064d8:	3ff80000 	.word	0x3ff80000
 80064dc:	08008690 	.word	0x08008690
 80064e0:	080085f3 	.word	0x080085f3
 80064e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064e6:	9a00      	ldr	r2, [sp, #0]
 80064e8:	601a      	str	r2, [r3, #0]
 80064ea:	9b01      	ldr	r3, [sp, #4]
 80064ec:	2b0e      	cmp	r3, #14
 80064ee:	f200 80ad 	bhi.w	800664c <_dtoa_r+0x484>
 80064f2:	2d00      	cmp	r5, #0
 80064f4:	f000 80aa 	beq.w	800664c <_dtoa_r+0x484>
 80064f8:	f1ba 0f00 	cmp.w	sl, #0
 80064fc:	dd36      	ble.n	800656c <_dtoa_r+0x3a4>
 80064fe:	4ac3      	ldr	r2, [pc, #780]	; (800680c <_dtoa_r+0x644>)
 8006500:	f00a 030f 	and.w	r3, sl, #15
 8006504:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006508:	ed93 7b00 	vldr	d7, [r3]
 800650c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006510:	ea4f 172a 	mov.w	r7, sl, asr #4
 8006514:	eeb0 8a47 	vmov.f32	s16, s14
 8006518:	eef0 8a67 	vmov.f32	s17, s15
 800651c:	d016      	beq.n	800654c <_dtoa_r+0x384>
 800651e:	4bbc      	ldr	r3, [pc, #752]	; (8006810 <_dtoa_r+0x648>)
 8006520:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006524:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006528:	f7fa f990 	bl	800084c <__aeabi_ddiv>
 800652c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006530:	f007 070f 	and.w	r7, r7, #15
 8006534:	2503      	movs	r5, #3
 8006536:	4eb6      	ldr	r6, [pc, #728]	; (8006810 <_dtoa_r+0x648>)
 8006538:	b957      	cbnz	r7, 8006550 <_dtoa_r+0x388>
 800653a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800653e:	ec53 2b18 	vmov	r2, r3, d8
 8006542:	f7fa f983 	bl	800084c <__aeabi_ddiv>
 8006546:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800654a:	e029      	b.n	80065a0 <_dtoa_r+0x3d8>
 800654c:	2502      	movs	r5, #2
 800654e:	e7f2      	b.n	8006536 <_dtoa_r+0x36e>
 8006550:	07f9      	lsls	r1, r7, #31
 8006552:	d508      	bpl.n	8006566 <_dtoa_r+0x39e>
 8006554:	ec51 0b18 	vmov	r0, r1, d8
 8006558:	e9d6 2300 	ldrd	r2, r3, [r6]
 800655c:	f7fa f84c 	bl	80005f8 <__aeabi_dmul>
 8006560:	ec41 0b18 	vmov	d8, r0, r1
 8006564:	3501      	adds	r5, #1
 8006566:	107f      	asrs	r7, r7, #1
 8006568:	3608      	adds	r6, #8
 800656a:	e7e5      	b.n	8006538 <_dtoa_r+0x370>
 800656c:	f000 80a6 	beq.w	80066bc <_dtoa_r+0x4f4>
 8006570:	f1ca 0600 	rsb	r6, sl, #0
 8006574:	4ba5      	ldr	r3, [pc, #660]	; (800680c <_dtoa_r+0x644>)
 8006576:	4fa6      	ldr	r7, [pc, #664]	; (8006810 <_dtoa_r+0x648>)
 8006578:	f006 020f 	and.w	r2, r6, #15
 800657c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006584:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006588:	f7fa f836 	bl	80005f8 <__aeabi_dmul>
 800658c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006590:	1136      	asrs	r6, r6, #4
 8006592:	2300      	movs	r3, #0
 8006594:	2502      	movs	r5, #2
 8006596:	2e00      	cmp	r6, #0
 8006598:	f040 8085 	bne.w	80066a6 <_dtoa_r+0x4de>
 800659c:	2b00      	cmp	r3, #0
 800659e:	d1d2      	bne.n	8006546 <_dtoa_r+0x37e>
 80065a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	f000 808c 	beq.w	80066c0 <_dtoa_r+0x4f8>
 80065a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80065ac:	4b99      	ldr	r3, [pc, #612]	; (8006814 <_dtoa_r+0x64c>)
 80065ae:	2200      	movs	r2, #0
 80065b0:	4630      	mov	r0, r6
 80065b2:	4639      	mov	r1, r7
 80065b4:	f7fa fa92 	bl	8000adc <__aeabi_dcmplt>
 80065b8:	2800      	cmp	r0, #0
 80065ba:	f000 8081 	beq.w	80066c0 <_dtoa_r+0x4f8>
 80065be:	9b01      	ldr	r3, [sp, #4]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d07d      	beq.n	80066c0 <_dtoa_r+0x4f8>
 80065c4:	f1b9 0f00 	cmp.w	r9, #0
 80065c8:	dd3c      	ble.n	8006644 <_dtoa_r+0x47c>
 80065ca:	f10a 33ff 	add.w	r3, sl, #4294967295
 80065ce:	9307      	str	r3, [sp, #28]
 80065d0:	2200      	movs	r2, #0
 80065d2:	4b91      	ldr	r3, [pc, #580]	; (8006818 <_dtoa_r+0x650>)
 80065d4:	4630      	mov	r0, r6
 80065d6:	4639      	mov	r1, r7
 80065d8:	f7fa f80e 	bl	80005f8 <__aeabi_dmul>
 80065dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065e0:	3501      	adds	r5, #1
 80065e2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80065e6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80065ea:	4628      	mov	r0, r5
 80065ec:	f7f9 ff9a 	bl	8000524 <__aeabi_i2d>
 80065f0:	4632      	mov	r2, r6
 80065f2:	463b      	mov	r3, r7
 80065f4:	f7fa f800 	bl	80005f8 <__aeabi_dmul>
 80065f8:	4b88      	ldr	r3, [pc, #544]	; (800681c <_dtoa_r+0x654>)
 80065fa:	2200      	movs	r2, #0
 80065fc:	f7f9 fe46 	bl	800028c <__adddf3>
 8006600:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006604:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006608:	9303      	str	r3, [sp, #12]
 800660a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800660c:	2b00      	cmp	r3, #0
 800660e:	d15c      	bne.n	80066ca <_dtoa_r+0x502>
 8006610:	4b83      	ldr	r3, [pc, #524]	; (8006820 <_dtoa_r+0x658>)
 8006612:	2200      	movs	r2, #0
 8006614:	4630      	mov	r0, r6
 8006616:	4639      	mov	r1, r7
 8006618:	f7f9 fe36 	bl	8000288 <__aeabi_dsub>
 800661c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006620:	4606      	mov	r6, r0
 8006622:	460f      	mov	r7, r1
 8006624:	f7fa fa78 	bl	8000b18 <__aeabi_dcmpgt>
 8006628:	2800      	cmp	r0, #0
 800662a:	f040 8296 	bne.w	8006b5a <_dtoa_r+0x992>
 800662e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006632:	4630      	mov	r0, r6
 8006634:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006638:	4639      	mov	r1, r7
 800663a:	f7fa fa4f 	bl	8000adc <__aeabi_dcmplt>
 800663e:	2800      	cmp	r0, #0
 8006640:	f040 8288 	bne.w	8006b54 <_dtoa_r+0x98c>
 8006644:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006648:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800664c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800664e:	2b00      	cmp	r3, #0
 8006650:	f2c0 8158 	blt.w	8006904 <_dtoa_r+0x73c>
 8006654:	f1ba 0f0e 	cmp.w	sl, #14
 8006658:	f300 8154 	bgt.w	8006904 <_dtoa_r+0x73c>
 800665c:	4b6b      	ldr	r3, [pc, #428]	; (800680c <_dtoa_r+0x644>)
 800665e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006662:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006666:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006668:	2b00      	cmp	r3, #0
 800666a:	f280 80e3 	bge.w	8006834 <_dtoa_r+0x66c>
 800666e:	9b01      	ldr	r3, [sp, #4]
 8006670:	2b00      	cmp	r3, #0
 8006672:	f300 80df 	bgt.w	8006834 <_dtoa_r+0x66c>
 8006676:	f040 826d 	bne.w	8006b54 <_dtoa_r+0x98c>
 800667a:	4b69      	ldr	r3, [pc, #420]	; (8006820 <_dtoa_r+0x658>)
 800667c:	2200      	movs	r2, #0
 800667e:	4640      	mov	r0, r8
 8006680:	4649      	mov	r1, r9
 8006682:	f7f9 ffb9 	bl	80005f8 <__aeabi_dmul>
 8006686:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800668a:	f7fa fa3b 	bl	8000b04 <__aeabi_dcmpge>
 800668e:	9e01      	ldr	r6, [sp, #4]
 8006690:	4637      	mov	r7, r6
 8006692:	2800      	cmp	r0, #0
 8006694:	f040 8243 	bne.w	8006b1e <_dtoa_r+0x956>
 8006698:	9d00      	ldr	r5, [sp, #0]
 800669a:	2331      	movs	r3, #49	; 0x31
 800669c:	f805 3b01 	strb.w	r3, [r5], #1
 80066a0:	f10a 0a01 	add.w	sl, sl, #1
 80066a4:	e23f      	b.n	8006b26 <_dtoa_r+0x95e>
 80066a6:	07f2      	lsls	r2, r6, #31
 80066a8:	d505      	bpl.n	80066b6 <_dtoa_r+0x4ee>
 80066aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066ae:	f7f9 ffa3 	bl	80005f8 <__aeabi_dmul>
 80066b2:	3501      	adds	r5, #1
 80066b4:	2301      	movs	r3, #1
 80066b6:	1076      	asrs	r6, r6, #1
 80066b8:	3708      	adds	r7, #8
 80066ba:	e76c      	b.n	8006596 <_dtoa_r+0x3ce>
 80066bc:	2502      	movs	r5, #2
 80066be:	e76f      	b.n	80065a0 <_dtoa_r+0x3d8>
 80066c0:	9b01      	ldr	r3, [sp, #4]
 80066c2:	f8cd a01c 	str.w	sl, [sp, #28]
 80066c6:	930c      	str	r3, [sp, #48]	; 0x30
 80066c8:	e78d      	b.n	80065e6 <_dtoa_r+0x41e>
 80066ca:	9900      	ldr	r1, [sp, #0]
 80066cc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80066ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80066d0:	4b4e      	ldr	r3, [pc, #312]	; (800680c <_dtoa_r+0x644>)
 80066d2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80066d6:	4401      	add	r1, r0
 80066d8:	9102      	str	r1, [sp, #8]
 80066da:	9908      	ldr	r1, [sp, #32]
 80066dc:	eeb0 8a47 	vmov.f32	s16, s14
 80066e0:	eef0 8a67 	vmov.f32	s17, s15
 80066e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80066ec:	2900      	cmp	r1, #0
 80066ee:	d045      	beq.n	800677c <_dtoa_r+0x5b4>
 80066f0:	494c      	ldr	r1, [pc, #304]	; (8006824 <_dtoa_r+0x65c>)
 80066f2:	2000      	movs	r0, #0
 80066f4:	f7fa f8aa 	bl	800084c <__aeabi_ddiv>
 80066f8:	ec53 2b18 	vmov	r2, r3, d8
 80066fc:	f7f9 fdc4 	bl	8000288 <__aeabi_dsub>
 8006700:	9d00      	ldr	r5, [sp, #0]
 8006702:	ec41 0b18 	vmov	d8, r0, r1
 8006706:	4639      	mov	r1, r7
 8006708:	4630      	mov	r0, r6
 800670a:	f7fa fa25 	bl	8000b58 <__aeabi_d2iz>
 800670e:	900c      	str	r0, [sp, #48]	; 0x30
 8006710:	f7f9 ff08 	bl	8000524 <__aeabi_i2d>
 8006714:	4602      	mov	r2, r0
 8006716:	460b      	mov	r3, r1
 8006718:	4630      	mov	r0, r6
 800671a:	4639      	mov	r1, r7
 800671c:	f7f9 fdb4 	bl	8000288 <__aeabi_dsub>
 8006720:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006722:	3330      	adds	r3, #48	; 0x30
 8006724:	f805 3b01 	strb.w	r3, [r5], #1
 8006728:	ec53 2b18 	vmov	r2, r3, d8
 800672c:	4606      	mov	r6, r0
 800672e:	460f      	mov	r7, r1
 8006730:	f7fa f9d4 	bl	8000adc <__aeabi_dcmplt>
 8006734:	2800      	cmp	r0, #0
 8006736:	d165      	bne.n	8006804 <_dtoa_r+0x63c>
 8006738:	4632      	mov	r2, r6
 800673a:	463b      	mov	r3, r7
 800673c:	4935      	ldr	r1, [pc, #212]	; (8006814 <_dtoa_r+0x64c>)
 800673e:	2000      	movs	r0, #0
 8006740:	f7f9 fda2 	bl	8000288 <__aeabi_dsub>
 8006744:	ec53 2b18 	vmov	r2, r3, d8
 8006748:	f7fa f9c8 	bl	8000adc <__aeabi_dcmplt>
 800674c:	2800      	cmp	r0, #0
 800674e:	f040 80b9 	bne.w	80068c4 <_dtoa_r+0x6fc>
 8006752:	9b02      	ldr	r3, [sp, #8]
 8006754:	429d      	cmp	r5, r3
 8006756:	f43f af75 	beq.w	8006644 <_dtoa_r+0x47c>
 800675a:	4b2f      	ldr	r3, [pc, #188]	; (8006818 <_dtoa_r+0x650>)
 800675c:	ec51 0b18 	vmov	r0, r1, d8
 8006760:	2200      	movs	r2, #0
 8006762:	f7f9 ff49 	bl	80005f8 <__aeabi_dmul>
 8006766:	4b2c      	ldr	r3, [pc, #176]	; (8006818 <_dtoa_r+0x650>)
 8006768:	ec41 0b18 	vmov	d8, r0, r1
 800676c:	2200      	movs	r2, #0
 800676e:	4630      	mov	r0, r6
 8006770:	4639      	mov	r1, r7
 8006772:	f7f9 ff41 	bl	80005f8 <__aeabi_dmul>
 8006776:	4606      	mov	r6, r0
 8006778:	460f      	mov	r7, r1
 800677a:	e7c4      	b.n	8006706 <_dtoa_r+0x53e>
 800677c:	ec51 0b17 	vmov	r0, r1, d7
 8006780:	f7f9 ff3a 	bl	80005f8 <__aeabi_dmul>
 8006784:	9b02      	ldr	r3, [sp, #8]
 8006786:	9d00      	ldr	r5, [sp, #0]
 8006788:	930c      	str	r3, [sp, #48]	; 0x30
 800678a:	ec41 0b18 	vmov	d8, r0, r1
 800678e:	4639      	mov	r1, r7
 8006790:	4630      	mov	r0, r6
 8006792:	f7fa f9e1 	bl	8000b58 <__aeabi_d2iz>
 8006796:	9011      	str	r0, [sp, #68]	; 0x44
 8006798:	f7f9 fec4 	bl	8000524 <__aeabi_i2d>
 800679c:	4602      	mov	r2, r0
 800679e:	460b      	mov	r3, r1
 80067a0:	4630      	mov	r0, r6
 80067a2:	4639      	mov	r1, r7
 80067a4:	f7f9 fd70 	bl	8000288 <__aeabi_dsub>
 80067a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80067aa:	3330      	adds	r3, #48	; 0x30
 80067ac:	f805 3b01 	strb.w	r3, [r5], #1
 80067b0:	9b02      	ldr	r3, [sp, #8]
 80067b2:	429d      	cmp	r5, r3
 80067b4:	4606      	mov	r6, r0
 80067b6:	460f      	mov	r7, r1
 80067b8:	f04f 0200 	mov.w	r2, #0
 80067bc:	d134      	bne.n	8006828 <_dtoa_r+0x660>
 80067be:	4b19      	ldr	r3, [pc, #100]	; (8006824 <_dtoa_r+0x65c>)
 80067c0:	ec51 0b18 	vmov	r0, r1, d8
 80067c4:	f7f9 fd62 	bl	800028c <__adddf3>
 80067c8:	4602      	mov	r2, r0
 80067ca:	460b      	mov	r3, r1
 80067cc:	4630      	mov	r0, r6
 80067ce:	4639      	mov	r1, r7
 80067d0:	f7fa f9a2 	bl	8000b18 <__aeabi_dcmpgt>
 80067d4:	2800      	cmp	r0, #0
 80067d6:	d175      	bne.n	80068c4 <_dtoa_r+0x6fc>
 80067d8:	ec53 2b18 	vmov	r2, r3, d8
 80067dc:	4911      	ldr	r1, [pc, #68]	; (8006824 <_dtoa_r+0x65c>)
 80067de:	2000      	movs	r0, #0
 80067e0:	f7f9 fd52 	bl	8000288 <__aeabi_dsub>
 80067e4:	4602      	mov	r2, r0
 80067e6:	460b      	mov	r3, r1
 80067e8:	4630      	mov	r0, r6
 80067ea:	4639      	mov	r1, r7
 80067ec:	f7fa f976 	bl	8000adc <__aeabi_dcmplt>
 80067f0:	2800      	cmp	r0, #0
 80067f2:	f43f af27 	beq.w	8006644 <_dtoa_r+0x47c>
 80067f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80067f8:	1e6b      	subs	r3, r5, #1
 80067fa:	930c      	str	r3, [sp, #48]	; 0x30
 80067fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006800:	2b30      	cmp	r3, #48	; 0x30
 8006802:	d0f8      	beq.n	80067f6 <_dtoa_r+0x62e>
 8006804:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006808:	e04a      	b.n	80068a0 <_dtoa_r+0x6d8>
 800680a:	bf00      	nop
 800680c:	08008690 	.word	0x08008690
 8006810:	08008668 	.word	0x08008668
 8006814:	3ff00000 	.word	0x3ff00000
 8006818:	40240000 	.word	0x40240000
 800681c:	401c0000 	.word	0x401c0000
 8006820:	40140000 	.word	0x40140000
 8006824:	3fe00000 	.word	0x3fe00000
 8006828:	4baf      	ldr	r3, [pc, #700]	; (8006ae8 <_dtoa_r+0x920>)
 800682a:	f7f9 fee5 	bl	80005f8 <__aeabi_dmul>
 800682e:	4606      	mov	r6, r0
 8006830:	460f      	mov	r7, r1
 8006832:	e7ac      	b.n	800678e <_dtoa_r+0x5c6>
 8006834:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006838:	9d00      	ldr	r5, [sp, #0]
 800683a:	4642      	mov	r2, r8
 800683c:	464b      	mov	r3, r9
 800683e:	4630      	mov	r0, r6
 8006840:	4639      	mov	r1, r7
 8006842:	f7fa f803 	bl	800084c <__aeabi_ddiv>
 8006846:	f7fa f987 	bl	8000b58 <__aeabi_d2iz>
 800684a:	9002      	str	r0, [sp, #8]
 800684c:	f7f9 fe6a 	bl	8000524 <__aeabi_i2d>
 8006850:	4642      	mov	r2, r8
 8006852:	464b      	mov	r3, r9
 8006854:	f7f9 fed0 	bl	80005f8 <__aeabi_dmul>
 8006858:	4602      	mov	r2, r0
 800685a:	460b      	mov	r3, r1
 800685c:	4630      	mov	r0, r6
 800685e:	4639      	mov	r1, r7
 8006860:	f7f9 fd12 	bl	8000288 <__aeabi_dsub>
 8006864:	9e02      	ldr	r6, [sp, #8]
 8006866:	9f01      	ldr	r7, [sp, #4]
 8006868:	3630      	adds	r6, #48	; 0x30
 800686a:	f805 6b01 	strb.w	r6, [r5], #1
 800686e:	9e00      	ldr	r6, [sp, #0]
 8006870:	1bae      	subs	r6, r5, r6
 8006872:	42b7      	cmp	r7, r6
 8006874:	4602      	mov	r2, r0
 8006876:	460b      	mov	r3, r1
 8006878:	d137      	bne.n	80068ea <_dtoa_r+0x722>
 800687a:	f7f9 fd07 	bl	800028c <__adddf3>
 800687e:	4642      	mov	r2, r8
 8006880:	464b      	mov	r3, r9
 8006882:	4606      	mov	r6, r0
 8006884:	460f      	mov	r7, r1
 8006886:	f7fa f947 	bl	8000b18 <__aeabi_dcmpgt>
 800688a:	b9c8      	cbnz	r0, 80068c0 <_dtoa_r+0x6f8>
 800688c:	4642      	mov	r2, r8
 800688e:	464b      	mov	r3, r9
 8006890:	4630      	mov	r0, r6
 8006892:	4639      	mov	r1, r7
 8006894:	f7fa f918 	bl	8000ac8 <__aeabi_dcmpeq>
 8006898:	b110      	cbz	r0, 80068a0 <_dtoa_r+0x6d8>
 800689a:	9b02      	ldr	r3, [sp, #8]
 800689c:	07d9      	lsls	r1, r3, #31
 800689e:	d40f      	bmi.n	80068c0 <_dtoa_r+0x6f8>
 80068a0:	4620      	mov	r0, r4
 80068a2:	4659      	mov	r1, fp
 80068a4:	f000 fad6 	bl	8006e54 <_Bfree>
 80068a8:	2300      	movs	r3, #0
 80068aa:	702b      	strb	r3, [r5, #0]
 80068ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80068ae:	f10a 0001 	add.w	r0, sl, #1
 80068b2:	6018      	str	r0, [r3, #0]
 80068b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	f43f acd8 	beq.w	800626c <_dtoa_r+0xa4>
 80068bc:	601d      	str	r5, [r3, #0]
 80068be:	e4d5      	b.n	800626c <_dtoa_r+0xa4>
 80068c0:	f8cd a01c 	str.w	sl, [sp, #28]
 80068c4:	462b      	mov	r3, r5
 80068c6:	461d      	mov	r5, r3
 80068c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068cc:	2a39      	cmp	r2, #57	; 0x39
 80068ce:	d108      	bne.n	80068e2 <_dtoa_r+0x71a>
 80068d0:	9a00      	ldr	r2, [sp, #0]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d1f7      	bne.n	80068c6 <_dtoa_r+0x6fe>
 80068d6:	9a07      	ldr	r2, [sp, #28]
 80068d8:	9900      	ldr	r1, [sp, #0]
 80068da:	3201      	adds	r2, #1
 80068dc:	9207      	str	r2, [sp, #28]
 80068de:	2230      	movs	r2, #48	; 0x30
 80068e0:	700a      	strb	r2, [r1, #0]
 80068e2:	781a      	ldrb	r2, [r3, #0]
 80068e4:	3201      	adds	r2, #1
 80068e6:	701a      	strb	r2, [r3, #0]
 80068e8:	e78c      	b.n	8006804 <_dtoa_r+0x63c>
 80068ea:	4b7f      	ldr	r3, [pc, #508]	; (8006ae8 <_dtoa_r+0x920>)
 80068ec:	2200      	movs	r2, #0
 80068ee:	f7f9 fe83 	bl	80005f8 <__aeabi_dmul>
 80068f2:	2200      	movs	r2, #0
 80068f4:	2300      	movs	r3, #0
 80068f6:	4606      	mov	r6, r0
 80068f8:	460f      	mov	r7, r1
 80068fa:	f7fa f8e5 	bl	8000ac8 <__aeabi_dcmpeq>
 80068fe:	2800      	cmp	r0, #0
 8006900:	d09b      	beq.n	800683a <_dtoa_r+0x672>
 8006902:	e7cd      	b.n	80068a0 <_dtoa_r+0x6d8>
 8006904:	9a08      	ldr	r2, [sp, #32]
 8006906:	2a00      	cmp	r2, #0
 8006908:	f000 80c4 	beq.w	8006a94 <_dtoa_r+0x8cc>
 800690c:	9a05      	ldr	r2, [sp, #20]
 800690e:	2a01      	cmp	r2, #1
 8006910:	f300 80a8 	bgt.w	8006a64 <_dtoa_r+0x89c>
 8006914:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006916:	2a00      	cmp	r2, #0
 8006918:	f000 80a0 	beq.w	8006a5c <_dtoa_r+0x894>
 800691c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006920:	9e06      	ldr	r6, [sp, #24]
 8006922:	4645      	mov	r5, r8
 8006924:	9a04      	ldr	r2, [sp, #16]
 8006926:	2101      	movs	r1, #1
 8006928:	441a      	add	r2, r3
 800692a:	4620      	mov	r0, r4
 800692c:	4498      	add	r8, r3
 800692e:	9204      	str	r2, [sp, #16]
 8006930:	f000 fb4c 	bl	8006fcc <__i2b>
 8006934:	4607      	mov	r7, r0
 8006936:	2d00      	cmp	r5, #0
 8006938:	dd0b      	ble.n	8006952 <_dtoa_r+0x78a>
 800693a:	9b04      	ldr	r3, [sp, #16]
 800693c:	2b00      	cmp	r3, #0
 800693e:	dd08      	ble.n	8006952 <_dtoa_r+0x78a>
 8006940:	42ab      	cmp	r3, r5
 8006942:	9a04      	ldr	r2, [sp, #16]
 8006944:	bfa8      	it	ge
 8006946:	462b      	movge	r3, r5
 8006948:	eba8 0803 	sub.w	r8, r8, r3
 800694c:	1aed      	subs	r5, r5, r3
 800694e:	1ad3      	subs	r3, r2, r3
 8006950:	9304      	str	r3, [sp, #16]
 8006952:	9b06      	ldr	r3, [sp, #24]
 8006954:	b1fb      	cbz	r3, 8006996 <_dtoa_r+0x7ce>
 8006956:	9b08      	ldr	r3, [sp, #32]
 8006958:	2b00      	cmp	r3, #0
 800695a:	f000 809f 	beq.w	8006a9c <_dtoa_r+0x8d4>
 800695e:	2e00      	cmp	r6, #0
 8006960:	dd11      	ble.n	8006986 <_dtoa_r+0x7be>
 8006962:	4639      	mov	r1, r7
 8006964:	4632      	mov	r2, r6
 8006966:	4620      	mov	r0, r4
 8006968:	f000 fbec 	bl	8007144 <__pow5mult>
 800696c:	465a      	mov	r2, fp
 800696e:	4601      	mov	r1, r0
 8006970:	4607      	mov	r7, r0
 8006972:	4620      	mov	r0, r4
 8006974:	f000 fb40 	bl	8006ff8 <__multiply>
 8006978:	4659      	mov	r1, fp
 800697a:	9007      	str	r0, [sp, #28]
 800697c:	4620      	mov	r0, r4
 800697e:	f000 fa69 	bl	8006e54 <_Bfree>
 8006982:	9b07      	ldr	r3, [sp, #28]
 8006984:	469b      	mov	fp, r3
 8006986:	9b06      	ldr	r3, [sp, #24]
 8006988:	1b9a      	subs	r2, r3, r6
 800698a:	d004      	beq.n	8006996 <_dtoa_r+0x7ce>
 800698c:	4659      	mov	r1, fp
 800698e:	4620      	mov	r0, r4
 8006990:	f000 fbd8 	bl	8007144 <__pow5mult>
 8006994:	4683      	mov	fp, r0
 8006996:	2101      	movs	r1, #1
 8006998:	4620      	mov	r0, r4
 800699a:	f000 fb17 	bl	8006fcc <__i2b>
 800699e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	4606      	mov	r6, r0
 80069a4:	dd7c      	ble.n	8006aa0 <_dtoa_r+0x8d8>
 80069a6:	461a      	mov	r2, r3
 80069a8:	4601      	mov	r1, r0
 80069aa:	4620      	mov	r0, r4
 80069ac:	f000 fbca 	bl	8007144 <__pow5mult>
 80069b0:	9b05      	ldr	r3, [sp, #20]
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	4606      	mov	r6, r0
 80069b6:	dd76      	ble.n	8006aa6 <_dtoa_r+0x8de>
 80069b8:	2300      	movs	r3, #0
 80069ba:	9306      	str	r3, [sp, #24]
 80069bc:	6933      	ldr	r3, [r6, #16]
 80069be:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80069c2:	6918      	ldr	r0, [r3, #16]
 80069c4:	f000 fab2 	bl	8006f2c <__hi0bits>
 80069c8:	f1c0 0020 	rsb	r0, r0, #32
 80069cc:	9b04      	ldr	r3, [sp, #16]
 80069ce:	4418      	add	r0, r3
 80069d0:	f010 001f 	ands.w	r0, r0, #31
 80069d4:	f000 8086 	beq.w	8006ae4 <_dtoa_r+0x91c>
 80069d8:	f1c0 0320 	rsb	r3, r0, #32
 80069dc:	2b04      	cmp	r3, #4
 80069de:	dd7f      	ble.n	8006ae0 <_dtoa_r+0x918>
 80069e0:	f1c0 001c 	rsb	r0, r0, #28
 80069e4:	9b04      	ldr	r3, [sp, #16]
 80069e6:	4403      	add	r3, r0
 80069e8:	4480      	add	r8, r0
 80069ea:	4405      	add	r5, r0
 80069ec:	9304      	str	r3, [sp, #16]
 80069ee:	f1b8 0f00 	cmp.w	r8, #0
 80069f2:	dd05      	ble.n	8006a00 <_dtoa_r+0x838>
 80069f4:	4659      	mov	r1, fp
 80069f6:	4642      	mov	r2, r8
 80069f8:	4620      	mov	r0, r4
 80069fa:	f000 fbfd 	bl	80071f8 <__lshift>
 80069fe:	4683      	mov	fp, r0
 8006a00:	9b04      	ldr	r3, [sp, #16]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	dd05      	ble.n	8006a12 <_dtoa_r+0x84a>
 8006a06:	4631      	mov	r1, r6
 8006a08:	461a      	mov	r2, r3
 8006a0a:	4620      	mov	r0, r4
 8006a0c:	f000 fbf4 	bl	80071f8 <__lshift>
 8006a10:	4606      	mov	r6, r0
 8006a12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d069      	beq.n	8006aec <_dtoa_r+0x924>
 8006a18:	4631      	mov	r1, r6
 8006a1a:	4658      	mov	r0, fp
 8006a1c:	f000 fc58 	bl	80072d0 <__mcmp>
 8006a20:	2800      	cmp	r0, #0
 8006a22:	da63      	bge.n	8006aec <_dtoa_r+0x924>
 8006a24:	2300      	movs	r3, #0
 8006a26:	4659      	mov	r1, fp
 8006a28:	220a      	movs	r2, #10
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	f000 fa34 	bl	8006e98 <__multadd>
 8006a30:	9b08      	ldr	r3, [sp, #32]
 8006a32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a36:	4683      	mov	fp, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f000 818f 	beq.w	8006d5c <_dtoa_r+0xb94>
 8006a3e:	4639      	mov	r1, r7
 8006a40:	2300      	movs	r3, #0
 8006a42:	220a      	movs	r2, #10
 8006a44:	4620      	mov	r0, r4
 8006a46:	f000 fa27 	bl	8006e98 <__multadd>
 8006a4a:	f1b9 0f00 	cmp.w	r9, #0
 8006a4e:	4607      	mov	r7, r0
 8006a50:	f300 808e 	bgt.w	8006b70 <_dtoa_r+0x9a8>
 8006a54:	9b05      	ldr	r3, [sp, #20]
 8006a56:	2b02      	cmp	r3, #2
 8006a58:	dc50      	bgt.n	8006afc <_dtoa_r+0x934>
 8006a5a:	e089      	b.n	8006b70 <_dtoa_r+0x9a8>
 8006a5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a5e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006a62:	e75d      	b.n	8006920 <_dtoa_r+0x758>
 8006a64:	9b01      	ldr	r3, [sp, #4]
 8006a66:	1e5e      	subs	r6, r3, #1
 8006a68:	9b06      	ldr	r3, [sp, #24]
 8006a6a:	42b3      	cmp	r3, r6
 8006a6c:	bfbf      	itttt	lt
 8006a6e:	9b06      	ldrlt	r3, [sp, #24]
 8006a70:	9606      	strlt	r6, [sp, #24]
 8006a72:	1af2      	sublt	r2, r6, r3
 8006a74:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006a76:	bfb6      	itet	lt
 8006a78:	189b      	addlt	r3, r3, r2
 8006a7a:	1b9e      	subge	r6, r3, r6
 8006a7c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006a7e:	9b01      	ldr	r3, [sp, #4]
 8006a80:	bfb8      	it	lt
 8006a82:	2600      	movlt	r6, #0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	bfb5      	itete	lt
 8006a88:	eba8 0503 	sublt.w	r5, r8, r3
 8006a8c:	9b01      	ldrge	r3, [sp, #4]
 8006a8e:	2300      	movlt	r3, #0
 8006a90:	4645      	movge	r5, r8
 8006a92:	e747      	b.n	8006924 <_dtoa_r+0x75c>
 8006a94:	9e06      	ldr	r6, [sp, #24]
 8006a96:	9f08      	ldr	r7, [sp, #32]
 8006a98:	4645      	mov	r5, r8
 8006a9a:	e74c      	b.n	8006936 <_dtoa_r+0x76e>
 8006a9c:	9a06      	ldr	r2, [sp, #24]
 8006a9e:	e775      	b.n	800698c <_dtoa_r+0x7c4>
 8006aa0:	9b05      	ldr	r3, [sp, #20]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	dc18      	bgt.n	8006ad8 <_dtoa_r+0x910>
 8006aa6:	9b02      	ldr	r3, [sp, #8]
 8006aa8:	b9b3      	cbnz	r3, 8006ad8 <_dtoa_r+0x910>
 8006aaa:	9b03      	ldr	r3, [sp, #12]
 8006aac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ab0:	b9a3      	cbnz	r3, 8006adc <_dtoa_r+0x914>
 8006ab2:	9b03      	ldr	r3, [sp, #12]
 8006ab4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ab8:	0d1b      	lsrs	r3, r3, #20
 8006aba:	051b      	lsls	r3, r3, #20
 8006abc:	b12b      	cbz	r3, 8006aca <_dtoa_r+0x902>
 8006abe:	9b04      	ldr	r3, [sp, #16]
 8006ac0:	3301      	adds	r3, #1
 8006ac2:	9304      	str	r3, [sp, #16]
 8006ac4:	f108 0801 	add.w	r8, r8, #1
 8006ac8:	2301      	movs	r3, #1
 8006aca:	9306      	str	r3, [sp, #24]
 8006acc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	f47f af74 	bne.w	80069bc <_dtoa_r+0x7f4>
 8006ad4:	2001      	movs	r0, #1
 8006ad6:	e779      	b.n	80069cc <_dtoa_r+0x804>
 8006ad8:	2300      	movs	r3, #0
 8006ada:	e7f6      	b.n	8006aca <_dtoa_r+0x902>
 8006adc:	9b02      	ldr	r3, [sp, #8]
 8006ade:	e7f4      	b.n	8006aca <_dtoa_r+0x902>
 8006ae0:	d085      	beq.n	80069ee <_dtoa_r+0x826>
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	301c      	adds	r0, #28
 8006ae6:	e77d      	b.n	80069e4 <_dtoa_r+0x81c>
 8006ae8:	40240000 	.word	0x40240000
 8006aec:	9b01      	ldr	r3, [sp, #4]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	dc38      	bgt.n	8006b64 <_dtoa_r+0x99c>
 8006af2:	9b05      	ldr	r3, [sp, #20]
 8006af4:	2b02      	cmp	r3, #2
 8006af6:	dd35      	ble.n	8006b64 <_dtoa_r+0x99c>
 8006af8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006afc:	f1b9 0f00 	cmp.w	r9, #0
 8006b00:	d10d      	bne.n	8006b1e <_dtoa_r+0x956>
 8006b02:	4631      	mov	r1, r6
 8006b04:	464b      	mov	r3, r9
 8006b06:	2205      	movs	r2, #5
 8006b08:	4620      	mov	r0, r4
 8006b0a:	f000 f9c5 	bl	8006e98 <__multadd>
 8006b0e:	4601      	mov	r1, r0
 8006b10:	4606      	mov	r6, r0
 8006b12:	4658      	mov	r0, fp
 8006b14:	f000 fbdc 	bl	80072d0 <__mcmp>
 8006b18:	2800      	cmp	r0, #0
 8006b1a:	f73f adbd 	bgt.w	8006698 <_dtoa_r+0x4d0>
 8006b1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b20:	9d00      	ldr	r5, [sp, #0]
 8006b22:	ea6f 0a03 	mvn.w	sl, r3
 8006b26:	f04f 0800 	mov.w	r8, #0
 8006b2a:	4631      	mov	r1, r6
 8006b2c:	4620      	mov	r0, r4
 8006b2e:	f000 f991 	bl	8006e54 <_Bfree>
 8006b32:	2f00      	cmp	r7, #0
 8006b34:	f43f aeb4 	beq.w	80068a0 <_dtoa_r+0x6d8>
 8006b38:	f1b8 0f00 	cmp.w	r8, #0
 8006b3c:	d005      	beq.n	8006b4a <_dtoa_r+0x982>
 8006b3e:	45b8      	cmp	r8, r7
 8006b40:	d003      	beq.n	8006b4a <_dtoa_r+0x982>
 8006b42:	4641      	mov	r1, r8
 8006b44:	4620      	mov	r0, r4
 8006b46:	f000 f985 	bl	8006e54 <_Bfree>
 8006b4a:	4639      	mov	r1, r7
 8006b4c:	4620      	mov	r0, r4
 8006b4e:	f000 f981 	bl	8006e54 <_Bfree>
 8006b52:	e6a5      	b.n	80068a0 <_dtoa_r+0x6d8>
 8006b54:	2600      	movs	r6, #0
 8006b56:	4637      	mov	r7, r6
 8006b58:	e7e1      	b.n	8006b1e <_dtoa_r+0x956>
 8006b5a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006b5c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006b60:	4637      	mov	r7, r6
 8006b62:	e599      	b.n	8006698 <_dtoa_r+0x4d0>
 8006b64:	9b08      	ldr	r3, [sp, #32]
 8006b66:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	f000 80fd 	beq.w	8006d6a <_dtoa_r+0xba2>
 8006b70:	2d00      	cmp	r5, #0
 8006b72:	dd05      	ble.n	8006b80 <_dtoa_r+0x9b8>
 8006b74:	4639      	mov	r1, r7
 8006b76:	462a      	mov	r2, r5
 8006b78:	4620      	mov	r0, r4
 8006b7a:	f000 fb3d 	bl	80071f8 <__lshift>
 8006b7e:	4607      	mov	r7, r0
 8006b80:	9b06      	ldr	r3, [sp, #24]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d05c      	beq.n	8006c40 <_dtoa_r+0xa78>
 8006b86:	6879      	ldr	r1, [r7, #4]
 8006b88:	4620      	mov	r0, r4
 8006b8a:	f000 f923 	bl	8006dd4 <_Balloc>
 8006b8e:	4605      	mov	r5, r0
 8006b90:	b928      	cbnz	r0, 8006b9e <_dtoa_r+0x9d6>
 8006b92:	4b80      	ldr	r3, [pc, #512]	; (8006d94 <_dtoa_r+0xbcc>)
 8006b94:	4602      	mov	r2, r0
 8006b96:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006b9a:	f7ff bb2e 	b.w	80061fa <_dtoa_r+0x32>
 8006b9e:	693a      	ldr	r2, [r7, #16]
 8006ba0:	3202      	adds	r2, #2
 8006ba2:	0092      	lsls	r2, r2, #2
 8006ba4:	f107 010c 	add.w	r1, r7, #12
 8006ba8:	300c      	adds	r0, #12
 8006baa:	f000 f905 	bl	8006db8 <memcpy>
 8006bae:	2201      	movs	r2, #1
 8006bb0:	4629      	mov	r1, r5
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	f000 fb20 	bl	80071f8 <__lshift>
 8006bb8:	9b00      	ldr	r3, [sp, #0]
 8006bba:	3301      	adds	r3, #1
 8006bbc:	9301      	str	r3, [sp, #4]
 8006bbe:	9b00      	ldr	r3, [sp, #0]
 8006bc0:	444b      	add	r3, r9
 8006bc2:	9307      	str	r3, [sp, #28]
 8006bc4:	9b02      	ldr	r3, [sp, #8]
 8006bc6:	f003 0301 	and.w	r3, r3, #1
 8006bca:	46b8      	mov	r8, r7
 8006bcc:	9306      	str	r3, [sp, #24]
 8006bce:	4607      	mov	r7, r0
 8006bd0:	9b01      	ldr	r3, [sp, #4]
 8006bd2:	4631      	mov	r1, r6
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	4658      	mov	r0, fp
 8006bd8:	9302      	str	r3, [sp, #8]
 8006bda:	f7ff fa67 	bl	80060ac <quorem>
 8006bde:	4603      	mov	r3, r0
 8006be0:	3330      	adds	r3, #48	; 0x30
 8006be2:	9004      	str	r0, [sp, #16]
 8006be4:	4641      	mov	r1, r8
 8006be6:	4658      	mov	r0, fp
 8006be8:	9308      	str	r3, [sp, #32]
 8006bea:	f000 fb71 	bl	80072d0 <__mcmp>
 8006bee:	463a      	mov	r2, r7
 8006bf0:	4681      	mov	r9, r0
 8006bf2:	4631      	mov	r1, r6
 8006bf4:	4620      	mov	r0, r4
 8006bf6:	f000 fb87 	bl	8007308 <__mdiff>
 8006bfa:	68c2      	ldr	r2, [r0, #12]
 8006bfc:	9b08      	ldr	r3, [sp, #32]
 8006bfe:	4605      	mov	r5, r0
 8006c00:	bb02      	cbnz	r2, 8006c44 <_dtoa_r+0xa7c>
 8006c02:	4601      	mov	r1, r0
 8006c04:	4658      	mov	r0, fp
 8006c06:	f000 fb63 	bl	80072d0 <__mcmp>
 8006c0a:	9b08      	ldr	r3, [sp, #32]
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	4629      	mov	r1, r5
 8006c10:	4620      	mov	r0, r4
 8006c12:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006c16:	f000 f91d 	bl	8006e54 <_Bfree>
 8006c1a:	9b05      	ldr	r3, [sp, #20]
 8006c1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c1e:	9d01      	ldr	r5, [sp, #4]
 8006c20:	ea43 0102 	orr.w	r1, r3, r2
 8006c24:	9b06      	ldr	r3, [sp, #24]
 8006c26:	430b      	orrs	r3, r1
 8006c28:	9b08      	ldr	r3, [sp, #32]
 8006c2a:	d10d      	bne.n	8006c48 <_dtoa_r+0xa80>
 8006c2c:	2b39      	cmp	r3, #57	; 0x39
 8006c2e:	d029      	beq.n	8006c84 <_dtoa_r+0xabc>
 8006c30:	f1b9 0f00 	cmp.w	r9, #0
 8006c34:	dd01      	ble.n	8006c3a <_dtoa_r+0xa72>
 8006c36:	9b04      	ldr	r3, [sp, #16]
 8006c38:	3331      	adds	r3, #49	; 0x31
 8006c3a:	9a02      	ldr	r2, [sp, #8]
 8006c3c:	7013      	strb	r3, [r2, #0]
 8006c3e:	e774      	b.n	8006b2a <_dtoa_r+0x962>
 8006c40:	4638      	mov	r0, r7
 8006c42:	e7b9      	b.n	8006bb8 <_dtoa_r+0x9f0>
 8006c44:	2201      	movs	r2, #1
 8006c46:	e7e2      	b.n	8006c0e <_dtoa_r+0xa46>
 8006c48:	f1b9 0f00 	cmp.w	r9, #0
 8006c4c:	db06      	blt.n	8006c5c <_dtoa_r+0xa94>
 8006c4e:	9905      	ldr	r1, [sp, #20]
 8006c50:	ea41 0909 	orr.w	r9, r1, r9
 8006c54:	9906      	ldr	r1, [sp, #24]
 8006c56:	ea59 0101 	orrs.w	r1, r9, r1
 8006c5a:	d120      	bne.n	8006c9e <_dtoa_r+0xad6>
 8006c5c:	2a00      	cmp	r2, #0
 8006c5e:	ddec      	ble.n	8006c3a <_dtoa_r+0xa72>
 8006c60:	4659      	mov	r1, fp
 8006c62:	2201      	movs	r2, #1
 8006c64:	4620      	mov	r0, r4
 8006c66:	9301      	str	r3, [sp, #4]
 8006c68:	f000 fac6 	bl	80071f8 <__lshift>
 8006c6c:	4631      	mov	r1, r6
 8006c6e:	4683      	mov	fp, r0
 8006c70:	f000 fb2e 	bl	80072d0 <__mcmp>
 8006c74:	2800      	cmp	r0, #0
 8006c76:	9b01      	ldr	r3, [sp, #4]
 8006c78:	dc02      	bgt.n	8006c80 <_dtoa_r+0xab8>
 8006c7a:	d1de      	bne.n	8006c3a <_dtoa_r+0xa72>
 8006c7c:	07da      	lsls	r2, r3, #31
 8006c7e:	d5dc      	bpl.n	8006c3a <_dtoa_r+0xa72>
 8006c80:	2b39      	cmp	r3, #57	; 0x39
 8006c82:	d1d8      	bne.n	8006c36 <_dtoa_r+0xa6e>
 8006c84:	9a02      	ldr	r2, [sp, #8]
 8006c86:	2339      	movs	r3, #57	; 0x39
 8006c88:	7013      	strb	r3, [r2, #0]
 8006c8a:	462b      	mov	r3, r5
 8006c8c:	461d      	mov	r5, r3
 8006c8e:	3b01      	subs	r3, #1
 8006c90:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006c94:	2a39      	cmp	r2, #57	; 0x39
 8006c96:	d050      	beq.n	8006d3a <_dtoa_r+0xb72>
 8006c98:	3201      	adds	r2, #1
 8006c9a:	701a      	strb	r2, [r3, #0]
 8006c9c:	e745      	b.n	8006b2a <_dtoa_r+0x962>
 8006c9e:	2a00      	cmp	r2, #0
 8006ca0:	dd03      	ble.n	8006caa <_dtoa_r+0xae2>
 8006ca2:	2b39      	cmp	r3, #57	; 0x39
 8006ca4:	d0ee      	beq.n	8006c84 <_dtoa_r+0xabc>
 8006ca6:	3301      	adds	r3, #1
 8006ca8:	e7c7      	b.n	8006c3a <_dtoa_r+0xa72>
 8006caa:	9a01      	ldr	r2, [sp, #4]
 8006cac:	9907      	ldr	r1, [sp, #28]
 8006cae:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006cb2:	428a      	cmp	r2, r1
 8006cb4:	d02a      	beq.n	8006d0c <_dtoa_r+0xb44>
 8006cb6:	4659      	mov	r1, fp
 8006cb8:	2300      	movs	r3, #0
 8006cba:	220a      	movs	r2, #10
 8006cbc:	4620      	mov	r0, r4
 8006cbe:	f000 f8eb 	bl	8006e98 <__multadd>
 8006cc2:	45b8      	cmp	r8, r7
 8006cc4:	4683      	mov	fp, r0
 8006cc6:	f04f 0300 	mov.w	r3, #0
 8006cca:	f04f 020a 	mov.w	r2, #10
 8006cce:	4641      	mov	r1, r8
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	d107      	bne.n	8006ce4 <_dtoa_r+0xb1c>
 8006cd4:	f000 f8e0 	bl	8006e98 <__multadd>
 8006cd8:	4680      	mov	r8, r0
 8006cda:	4607      	mov	r7, r0
 8006cdc:	9b01      	ldr	r3, [sp, #4]
 8006cde:	3301      	adds	r3, #1
 8006ce0:	9301      	str	r3, [sp, #4]
 8006ce2:	e775      	b.n	8006bd0 <_dtoa_r+0xa08>
 8006ce4:	f000 f8d8 	bl	8006e98 <__multadd>
 8006ce8:	4639      	mov	r1, r7
 8006cea:	4680      	mov	r8, r0
 8006cec:	2300      	movs	r3, #0
 8006cee:	220a      	movs	r2, #10
 8006cf0:	4620      	mov	r0, r4
 8006cf2:	f000 f8d1 	bl	8006e98 <__multadd>
 8006cf6:	4607      	mov	r7, r0
 8006cf8:	e7f0      	b.n	8006cdc <_dtoa_r+0xb14>
 8006cfa:	f1b9 0f00 	cmp.w	r9, #0
 8006cfe:	9a00      	ldr	r2, [sp, #0]
 8006d00:	bfcc      	ite	gt
 8006d02:	464d      	movgt	r5, r9
 8006d04:	2501      	movle	r5, #1
 8006d06:	4415      	add	r5, r2
 8006d08:	f04f 0800 	mov.w	r8, #0
 8006d0c:	4659      	mov	r1, fp
 8006d0e:	2201      	movs	r2, #1
 8006d10:	4620      	mov	r0, r4
 8006d12:	9301      	str	r3, [sp, #4]
 8006d14:	f000 fa70 	bl	80071f8 <__lshift>
 8006d18:	4631      	mov	r1, r6
 8006d1a:	4683      	mov	fp, r0
 8006d1c:	f000 fad8 	bl	80072d0 <__mcmp>
 8006d20:	2800      	cmp	r0, #0
 8006d22:	dcb2      	bgt.n	8006c8a <_dtoa_r+0xac2>
 8006d24:	d102      	bne.n	8006d2c <_dtoa_r+0xb64>
 8006d26:	9b01      	ldr	r3, [sp, #4]
 8006d28:	07db      	lsls	r3, r3, #31
 8006d2a:	d4ae      	bmi.n	8006c8a <_dtoa_r+0xac2>
 8006d2c:	462b      	mov	r3, r5
 8006d2e:	461d      	mov	r5, r3
 8006d30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d34:	2a30      	cmp	r2, #48	; 0x30
 8006d36:	d0fa      	beq.n	8006d2e <_dtoa_r+0xb66>
 8006d38:	e6f7      	b.n	8006b2a <_dtoa_r+0x962>
 8006d3a:	9a00      	ldr	r2, [sp, #0]
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d1a5      	bne.n	8006c8c <_dtoa_r+0xac4>
 8006d40:	f10a 0a01 	add.w	sl, sl, #1
 8006d44:	2331      	movs	r3, #49	; 0x31
 8006d46:	e779      	b.n	8006c3c <_dtoa_r+0xa74>
 8006d48:	4b13      	ldr	r3, [pc, #76]	; (8006d98 <_dtoa_r+0xbd0>)
 8006d4a:	f7ff baaf 	b.w	80062ac <_dtoa_r+0xe4>
 8006d4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	f47f aa86 	bne.w	8006262 <_dtoa_r+0x9a>
 8006d56:	4b11      	ldr	r3, [pc, #68]	; (8006d9c <_dtoa_r+0xbd4>)
 8006d58:	f7ff baa8 	b.w	80062ac <_dtoa_r+0xe4>
 8006d5c:	f1b9 0f00 	cmp.w	r9, #0
 8006d60:	dc03      	bgt.n	8006d6a <_dtoa_r+0xba2>
 8006d62:	9b05      	ldr	r3, [sp, #20]
 8006d64:	2b02      	cmp	r3, #2
 8006d66:	f73f aec9 	bgt.w	8006afc <_dtoa_r+0x934>
 8006d6a:	9d00      	ldr	r5, [sp, #0]
 8006d6c:	4631      	mov	r1, r6
 8006d6e:	4658      	mov	r0, fp
 8006d70:	f7ff f99c 	bl	80060ac <quorem>
 8006d74:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006d78:	f805 3b01 	strb.w	r3, [r5], #1
 8006d7c:	9a00      	ldr	r2, [sp, #0]
 8006d7e:	1aaa      	subs	r2, r5, r2
 8006d80:	4591      	cmp	r9, r2
 8006d82:	ddba      	ble.n	8006cfa <_dtoa_r+0xb32>
 8006d84:	4659      	mov	r1, fp
 8006d86:	2300      	movs	r3, #0
 8006d88:	220a      	movs	r2, #10
 8006d8a:	4620      	mov	r0, r4
 8006d8c:	f000 f884 	bl	8006e98 <__multadd>
 8006d90:	4683      	mov	fp, r0
 8006d92:	e7eb      	b.n	8006d6c <_dtoa_r+0xba4>
 8006d94:	080085f3 	.word	0x080085f3
 8006d98:	0800854c 	.word	0x0800854c
 8006d9c:	08008570 	.word	0x08008570

08006da0 <_localeconv_r>:
 8006da0:	4800      	ldr	r0, [pc, #0]	; (8006da4 <_localeconv_r+0x4>)
 8006da2:	4770      	bx	lr
 8006da4:	20000160 	.word	0x20000160

08006da8 <malloc>:
 8006da8:	4b02      	ldr	r3, [pc, #8]	; (8006db4 <malloc+0xc>)
 8006daa:	4601      	mov	r1, r0
 8006dac:	6818      	ldr	r0, [r3, #0]
 8006dae:	f000 bbef 	b.w	8007590 <_malloc_r>
 8006db2:	bf00      	nop
 8006db4:	2000000c 	.word	0x2000000c

08006db8 <memcpy>:
 8006db8:	440a      	add	r2, r1
 8006dba:	4291      	cmp	r1, r2
 8006dbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006dc0:	d100      	bne.n	8006dc4 <memcpy+0xc>
 8006dc2:	4770      	bx	lr
 8006dc4:	b510      	push	{r4, lr}
 8006dc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006dca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006dce:	4291      	cmp	r1, r2
 8006dd0:	d1f9      	bne.n	8006dc6 <memcpy+0xe>
 8006dd2:	bd10      	pop	{r4, pc}

08006dd4 <_Balloc>:
 8006dd4:	b570      	push	{r4, r5, r6, lr}
 8006dd6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006dd8:	4604      	mov	r4, r0
 8006dda:	460d      	mov	r5, r1
 8006ddc:	b976      	cbnz	r6, 8006dfc <_Balloc+0x28>
 8006dde:	2010      	movs	r0, #16
 8006de0:	f7ff ffe2 	bl	8006da8 <malloc>
 8006de4:	4602      	mov	r2, r0
 8006de6:	6260      	str	r0, [r4, #36]	; 0x24
 8006de8:	b920      	cbnz	r0, 8006df4 <_Balloc+0x20>
 8006dea:	4b18      	ldr	r3, [pc, #96]	; (8006e4c <_Balloc+0x78>)
 8006dec:	4818      	ldr	r0, [pc, #96]	; (8006e50 <_Balloc+0x7c>)
 8006dee:	2166      	movs	r1, #102	; 0x66
 8006df0:	f000 fd94 	bl	800791c <__assert_func>
 8006df4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006df8:	6006      	str	r6, [r0, #0]
 8006dfa:	60c6      	str	r6, [r0, #12]
 8006dfc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006dfe:	68f3      	ldr	r3, [r6, #12]
 8006e00:	b183      	cbz	r3, 8006e24 <_Balloc+0x50>
 8006e02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006e0a:	b9b8      	cbnz	r0, 8006e3c <_Balloc+0x68>
 8006e0c:	2101      	movs	r1, #1
 8006e0e:	fa01 f605 	lsl.w	r6, r1, r5
 8006e12:	1d72      	adds	r2, r6, #5
 8006e14:	0092      	lsls	r2, r2, #2
 8006e16:	4620      	mov	r0, r4
 8006e18:	f000 fb5a 	bl	80074d0 <_calloc_r>
 8006e1c:	b160      	cbz	r0, 8006e38 <_Balloc+0x64>
 8006e1e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e22:	e00e      	b.n	8006e42 <_Balloc+0x6e>
 8006e24:	2221      	movs	r2, #33	; 0x21
 8006e26:	2104      	movs	r1, #4
 8006e28:	4620      	mov	r0, r4
 8006e2a:	f000 fb51 	bl	80074d0 <_calloc_r>
 8006e2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e30:	60f0      	str	r0, [r6, #12]
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d1e4      	bne.n	8006e02 <_Balloc+0x2e>
 8006e38:	2000      	movs	r0, #0
 8006e3a:	bd70      	pop	{r4, r5, r6, pc}
 8006e3c:	6802      	ldr	r2, [r0, #0]
 8006e3e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e42:	2300      	movs	r3, #0
 8006e44:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e48:	e7f7      	b.n	8006e3a <_Balloc+0x66>
 8006e4a:	bf00      	nop
 8006e4c:	0800857d 	.word	0x0800857d
 8006e50:	08008604 	.word	0x08008604

08006e54 <_Bfree>:
 8006e54:	b570      	push	{r4, r5, r6, lr}
 8006e56:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006e58:	4605      	mov	r5, r0
 8006e5a:	460c      	mov	r4, r1
 8006e5c:	b976      	cbnz	r6, 8006e7c <_Bfree+0x28>
 8006e5e:	2010      	movs	r0, #16
 8006e60:	f7ff ffa2 	bl	8006da8 <malloc>
 8006e64:	4602      	mov	r2, r0
 8006e66:	6268      	str	r0, [r5, #36]	; 0x24
 8006e68:	b920      	cbnz	r0, 8006e74 <_Bfree+0x20>
 8006e6a:	4b09      	ldr	r3, [pc, #36]	; (8006e90 <_Bfree+0x3c>)
 8006e6c:	4809      	ldr	r0, [pc, #36]	; (8006e94 <_Bfree+0x40>)
 8006e6e:	218a      	movs	r1, #138	; 0x8a
 8006e70:	f000 fd54 	bl	800791c <__assert_func>
 8006e74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e78:	6006      	str	r6, [r0, #0]
 8006e7a:	60c6      	str	r6, [r0, #12]
 8006e7c:	b13c      	cbz	r4, 8006e8e <_Bfree+0x3a>
 8006e7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006e80:	6862      	ldr	r2, [r4, #4]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e88:	6021      	str	r1, [r4, #0]
 8006e8a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e8e:	bd70      	pop	{r4, r5, r6, pc}
 8006e90:	0800857d 	.word	0x0800857d
 8006e94:	08008604 	.word	0x08008604

08006e98 <__multadd>:
 8006e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e9c:	690e      	ldr	r6, [r1, #16]
 8006e9e:	4607      	mov	r7, r0
 8006ea0:	4698      	mov	r8, r3
 8006ea2:	460c      	mov	r4, r1
 8006ea4:	f101 0014 	add.w	r0, r1, #20
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	6805      	ldr	r5, [r0, #0]
 8006eac:	b2a9      	uxth	r1, r5
 8006eae:	fb02 8101 	mla	r1, r2, r1, r8
 8006eb2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006eb6:	0c2d      	lsrs	r5, r5, #16
 8006eb8:	fb02 c505 	mla	r5, r2, r5, ip
 8006ebc:	b289      	uxth	r1, r1
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006ec4:	429e      	cmp	r6, r3
 8006ec6:	f840 1b04 	str.w	r1, [r0], #4
 8006eca:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006ece:	dcec      	bgt.n	8006eaa <__multadd+0x12>
 8006ed0:	f1b8 0f00 	cmp.w	r8, #0
 8006ed4:	d022      	beq.n	8006f1c <__multadd+0x84>
 8006ed6:	68a3      	ldr	r3, [r4, #8]
 8006ed8:	42b3      	cmp	r3, r6
 8006eda:	dc19      	bgt.n	8006f10 <__multadd+0x78>
 8006edc:	6861      	ldr	r1, [r4, #4]
 8006ede:	4638      	mov	r0, r7
 8006ee0:	3101      	adds	r1, #1
 8006ee2:	f7ff ff77 	bl	8006dd4 <_Balloc>
 8006ee6:	4605      	mov	r5, r0
 8006ee8:	b928      	cbnz	r0, 8006ef6 <__multadd+0x5e>
 8006eea:	4602      	mov	r2, r0
 8006eec:	4b0d      	ldr	r3, [pc, #52]	; (8006f24 <__multadd+0x8c>)
 8006eee:	480e      	ldr	r0, [pc, #56]	; (8006f28 <__multadd+0x90>)
 8006ef0:	21b5      	movs	r1, #181	; 0xb5
 8006ef2:	f000 fd13 	bl	800791c <__assert_func>
 8006ef6:	6922      	ldr	r2, [r4, #16]
 8006ef8:	3202      	adds	r2, #2
 8006efa:	f104 010c 	add.w	r1, r4, #12
 8006efe:	0092      	lsls	r2, r2, #2
 8006f00:	300c      	adds	r0, #12
 8006f02:	f7ff ff59 	bl	8006db8 <memcpy>
 8006f06:	4621      	mov	r1, r4
 8006f08:	4638      	mov	r0, r7
 8006f0a:	f7ff ffa3 	bl	8006e54 <_Bfree>
 8006f0e:	462c      	mov	r4, r5
 8006f10:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006f14:	3601      	adds	r6, #1
 8006f16:	f8c3 8014 	str.w	r8, [r3, #20]
 8006f1a:	6126      	str	r6, [r4, #16]
 8006f1c:	4620      	mov	r0, r4
 8006f1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f22:	bf00      	nop
 8006f24:	080085f3 	.word	0x080085f3
 8006f28:	08008604 	.word	0x08008604

08006f2c <__hi0bits>:
 8006f2c:	0c03      	lsrs	r3, r0, #16
 8006f2e:	041b      	lsls	r3, r3, #16
 8006f30:	b9d3      	cbnz	r3, 8006f68 <__hi0bits+0x3c>
 8006f32:	0400      	lsls	r0, r0, #16
 8006f34:	2310      	movs	r3, #16
 8006f36:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006f3a:	bf04      	itt	eq
 8006f3c:	0200      	lsleq	r0, r0, #8
 8006f3e:	3308      	addeq	r3, #8
 8006f40:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006f44:	bf04      	itt	eq
 8006f46:	0100      	lsleq	r0, r0, #4
 8006f48:	3304      	addeq	r3, #4
 8006f4a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006f4e:	bf04      	itt	eq
 8006f50:	0080      	lsleq	r0, r0, #2
 8006f52:	3302      	addeq	r3, #2
 8006f54:	2800      	cmp	r0, #0
 8006f56:	db05      	blt.n	8006f64 <__hi0bits+0x38>
 8006f58:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006f5c:	f103 0301 	add.w	r3, r3, #1
 8006f60:	bf08      	it	eq
 8006f62:	2320      	moveq	r3, #32
 8006f64:	4618      	mov	r0, r3
 8006f66:	4770      	bx	lr
 8006f68:	2300      	movs	r3, #0
 8006f6a:	e7e4      	b.n	8006f36 <__hi0bits+0xa>

08006f6c <__lo0bits>:
 8006f6c:	6803      	ldr	r3, [r0, #0]
 8006f6e:	f013 0207 	ands.w	r2, r3, #7
 8006f72:	4601      	mov	r1, r0
 8006f74:	d00b      	beq.n	8006f8e <__lo0bits+0x22>
 8006f76:	07da      	lsls	r2, r3, #31
 8006f78:	d424      	bmi.n	8006fc4 <__lo0bits+0x58>
 8006f7a:	0798      	lsls	r0, r3, #30
 8006f7c:	bf49      	itett	mi
 8006f7e:	085b      	lsrmi	r3, r3, #1
 8006f80:	089b      	lsrpl	r3, r3, #2
 8006f82:	2001      	movmi	r0, #1
 8006f84:	600b      	strmi	r3, [r1, #0]
 8006f86:	bf5c      	itt	pl
 8006f88:	600b      	strpl	r3, [r1, #0]
 8006f8a:	2002      	movpl	r0, #2
 8006f8c:	4770      	bx	lr
 8006f8e:	b298      	uxth	r0, r3
 8006f90:	b9b0      	cbnz	r0, 8006fc0 <__lo0bits+0x54>
 8006f92:	0c1b      	lsrs	r3, r3, #16
 8006f94:	2010      	movs	r0, #16
 8006f96:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006f9a:	bf04      	itt	eq
 8006f9c:	0a1b      	lsreq	r3, r3, #8
 8006f9e:	3008      	addeq	r0, #8
 8006fa0:	071a      	lsls	r2, r3, #28
 8006fa2:	bf04      	itt	eq
 8006fa4:	091b      	lsreq	r3, r3, #4
 8006fa6:	3004      	addeq	r0, #4
 8006fa8:	079a      	lsls	r2, r3, #30
 8006faa:	bf04      	itt	eq
 8006fac:	089b      	lsreq	r3, r3, #2
 8006fae:	3002      	addeq	r0, #2
 8006fb0:	07da      	lsls	r2, r3, #31
 8006fb2:	d403      	bmi.n	8006fbc <__lo0bits+0x50>
 8006fb4:	085b      	lsrs	r3, r3, #1
 8006fb6:	f100 0001 	add.w	r0, r0, #1
 8006fba:	d005      	beq.n	8006fc8 <__lo0bits+0x5c>
 8006fbc:	600b      	str	r3, [r1, #0]
 8006fbe:	4770      	bx	lr
 8006fc0:	4610      	mov	r0, r2
 8006fc2:	e7e8      	b.n	8006f96 <__lo0bits+0x2a>
 8006fc4:	2000      	movs	r0, #0
 8006fc6:	4770      	bx	lr
 8006fc8:	2020      	movs	r0, #32
 8006fca:	4770      	bx	lr

08006fcc <__i2b>:
 8006fcc:	b510      	push	{r4, lr}
 8006fce:	460c      	mov	r4, r1
 8006fd0:	2101      	movs	r1, #1
 8006fd2:	f7ff feff 	bl	8006dd4 <_Balloc>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	b928      	cbnz	r0, 8006fe6 <__i2b+0x1a>
 8006fda:	4b05      	ldr	r3, [pc, #20]	; (8006ff0 <__i2b+0x24>)
 8006fdc:	4805      	ldr	r0, [pc, #20]	; (8006ff4 <__i2b+0x28>)
 8006fde:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006fe2:	f000 fc9b 	bl	800791c <__assert_func>
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	6144      	str	r4, [r0, #20]
 8006fea:	6103      	str	r3, [r0, #16]
 8006fec:	bd10      	pop	{r4, pc}
 8006fee:	bf00      	nop
 8006ff0:	080085f3 	.word	0x080085f3
 8006ff4:	08008604 	.word	0x08008604

08006ff8 <__multiply>:
 8006ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ffc:	4614      	mov	r4, r2
 8006ffe:	690a      	ldr	r2, [r1, #16]
 8007000:	6923      	ldr	r3, [r4, #16]
 8007002:	429a      	cmp	r2, r3
 8007004:	bfb8      	it	lt
 8007006:	460b      	movlt	r3, r1
 8007008:	460d      	mov	r5, r1
 800700a:	bfbc      	itt	lt
 800700c:	4625      	movlt	r5, r4
 800700e:	461c      	movlt	r4, r3
 8007010:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007014:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007018:	68ab      	ldr	r3, [r5, #8]
 800701a:	6869      	ldr	r1, [r5, #4]
 800701c:	eb0a 0709 	add.w	r7, sl, r9
 8007020:	42bb      	cmp	r3, r7
 8007022:	b085      	sub	sp, #20
 8007024:	bfb8      	it	lt
 8007026:	3101      	addlt	r1, #1
 8007028:	f7ff fed4 	bl	8006dd4 <_Balloc>
 800702c:	b930      	cbnz	r0, 800703c <__multiply+0x44>
 800702e:	4602      	mov	r2, r0
 8007030:	4b42      	ldr	r3, [pc, #264]	; (800713c <__multiply+0x144>)
 8007032:	4843      	ldr	r0, [pc, #268]	; (8007140 <__multiply+0x148>)
 8007034:	f240 115d 	movw	r1, #349	; 0x15d
 8007038:	f000 fc70 	bl	800791c <__assert_func>
 800703c:	f100 0614 	add.w	r6, r0, #20
 8007040:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007044:	4633      	mov	r3, r6
 8007046:	2200      	movs	r2, #0
 8007048:	4543      	cmp	r3, r8
 800704a:	d31e      	bcc.n	800708a <__multiply+0x92>
 800704c:	f105 0c14 	add.w	ip, r5, #20
 8007050:	f104 0314 	add.w	r3, r4, #20
 8007054:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007058:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800705c:	9202      	str	r2, [sp, #8]
 800705e:	ebac 0205 	sub.w	r2, ip, r5
 8007062:	3a15      	subs	r2, #21
 8007064:	f022 0203 	bic.w	r2, r2, #3
 8007068:	3204      	adds	r2, #4
 800706a:	f105 0115 	add.w	r1, r5, #21
 800706e:	458c      	cmp	ip, r1
 8007070:	bf38      	it	cc
 8007072:	2204      	movcc	r2, #4
 8007074:	9201      	str	r2, [sp, #4]
 8007076:	9a02      	ldr	r2, [sp, #8]
 8007078:	9303      	str	r3, [sp, #12]
 800707a:	429a      	cmp	r2, r3
 800707c:	d808      	bhi.n	8007090 <__multiply+0x98>
 800707e:	2f00      	cmp	r7, #0
 8007080:	dc55      	bgt.n	800712e <__multiply+0x136>
 8007082:	6107      	str	r7, [r0, #16]
 8007084:	b005      	add	sp, #20
 8007086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800708a:	f843 2b04 	str.w	r2, [r3], #4
 800708e:	e7db      	b.n	8007048 <__multiply+0x50>
 8007090:	f8b3 a000 	ldrh.w	sl, [r3]
 8007094:	f1ba 0f00 	cmp.w	sl, #0
 8007098:	d020      	beq.n	80070dc <__multiply+0xe4>
 800709a:	f105 0e14 	add.w	lr, r5, #20
 800709e:	46b1      	mov	r9, r6
 80070a0:	2200      	movs	r2, #0
 80070a2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80070a6:	f8d9 b000 	ldr.w	fp, [r9]
 80070aa:	b2a1      	uxth	r1, r4
 80070ac:	fa1f fb8b 	uxth.w	fp, fp
 80070b0:	fb0a b101 	mla	r1, sl, r1, fp
 80070b4:	4411      	add	r1, r2
 80070b6:	f8d9 2000 	ldr.w	r2, [r9]
 80070ba:	0c24      	lsrs	r4, r4, #16
 80070bc:	0c12      	lsrs	r2, r2, #16
 80070be:	fb0a 2404 	mla	r4, sl, r4, r2
 80070c2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80070c6:	b289      	uxth	r1, r1
 80070c8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80070cc:	45f4      	cmp	ip, lr
 80070ce:	f849 1b04 	str.w	r1, [r9], #4
 80070d2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80070d6:	d8e4      	bhi.n	80070a2 <__multiply+0xaa>
 80070d8:	9901      	ldr	r1, [sp, #4]
 80070da:	5072      	str	r2, [r6, r1]
 80070dc:	9a03      	ldr	r2, [sp, #12]
 80070de:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80070e2:	3304      	adds	r3, #4
 80070e4:	f1b9 0f00 	cmp.w	r9, #0
 80070e8:	d01f      	beq.n	800712a <__multiply+0x132>
 80070ea:	6834      	ldr	r4, [r6, #0]
 80070ec:	f105 0114 	add.w	r1, r5, #20
 80070f0:	46b6      	mov	lr, r6
 80070f2:	f04f 0a00 	mov.w	sl, #0
 80070f6:	880a      	ldrh	r2, [r1, #0]
 80070f8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80070fc:	fb09 b202 	mla	r2, r9, r2, fp
 8007100:	4492      	add	sl, r2
 8007102:	b2a4      	uxth	r4, r4
 8007104:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007108:	f84e 4b04 	str.w	r4, [lr], #4
 800710c:	f851 4b04 	ldr.w	r4, [r1], #4
 8007110:	f8be 2000 	ldrh.w	r2, [lr]
 8007114:	0c24      	lsrs	r4, r4, #16
 8007116:	fb09 2404 	mla	r4, r9, r4, r2
 800711a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800711e:	458c      	cmp	ip, r1
 8007120:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007124:	d8e7      	bhi.n	80070f6 <__multiply+0xfe>
 8007126:	9a01      	ldr	r2, [sp, #4]
 8007128:	50b4      	str	r4, [r6, r2]
 800712a:	3604      	adds	r6, #4
 800712c:	e7a3      	b.n	8007076 <__multiply+0x7e>
 800712e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1a5      	bne.n	8007082 <__multiply+0x8a>
 8007136:	3f01      	subs	r7, #1
 8007138:	e7a1      	b.n	800707e <__multiply+0x86>
 800713a:	bf00      	nop
 800713c:	080085f3 	.word	0x080085f3
 8007140:	08008604 	.word	0x08008604

08007144 <__pow5mult>:
 8007144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007148:	4615      	mov	r5, r2
 800714a:	f012 0203 	ands.w	r2, r2, #3
 800714e:	4606      	mov	r6, r0
 8007150:	460f      	mov	r7, r1
 8007152:	d007      	beq.n	8007164 <__pow5mult+0x20>
 8007154:	4c25      	ldr	r4, [pc, #148]	; (80071ec <__pow5mult+0xa8>)
 8007156:	3a01      	subs	r2, #1
 8007158:	2300      	movs	r3, #0
 800715a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800715e:	f7ff fe9b 	bl	8006e98 <__multadd>
 8007162:	4607      	mov	r7, r0
 8007164:	10ad      	asrs	r5, r5, #2
 8007166:	d03d      	beq.n	80071e4 <__pow5mult+0xa0>
 8007168:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800716a:	b97c      	cbnz	r4, 800718c <__pow5mult+0x48>
 800716c:	2010      	movs	r0, #16
 800716e:	f7ff fe1b 	bl	8006da8 <malloc>
 8007172:	4602      	mov	r2, r0
 8007174:	6270      	str	r0, [r6, #36]	; 0x24
 8007176:	b928      	cbnz	r0, 8007184 <__pow5mult+0x40>
 8007178:	4b1d      	ldr	r3, [pc, #116]	; (80071f0 <__pow5mult+0xac>)
 800717a:	481e      	ldr	r0, [pc, #120]	; (80071f4 <__pow5mult+0xb0>)
 800717c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007180:	f000 fbcc 	bl	800791c <__assert_func>
 8007184:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007188:	6004      	str	r4, [r0, #0]
 800718a:	60c4      	str	r4, [r0, #12]
 800718c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007190:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007194:	b94c      	cbnz	r4, 80071aa <__pow5mult+0x66>
 8007196:	f240 2171 	movw	r1, #625	; 0x271
 800719a:	4630      	mov	r0, r6
 800719c:	f7ff ff16 	bl	8006fcc <__i2b>
 80071a0:	2300      	movs	r3, #0
 80071a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80071a6:	4604      	mov	r4, r0
 80071a8:	6003      	str	r3, [r0, #0]
 80071aa:	f04f 0900 	mov.w	r9, #0
 80071ae:	07eb      	lsls	r3, r5, #31
 80071b0:	d50a      	bpl.n	80071c8 <__pow5mult+0x84>
 80071b2:	4639      	mov	r1, r7
 80071b4:	4622      	mov	r2, r4
 80071b6:	4630      	mov	r0, r6
 80071b8:	f7ff ff1e 	bl	8006ff8 <__multiply>
 80071bc:	4639      	mov	r1, r7
 80071be:	4680      	mov	r8, r0
 80071c0:	4630      	mov	r0, r6
 80071c2:	f7ff fe47 	bl	8006e54 <_Bfree>
 80071c6:	4647      	mov	r7, r8
 80071c8:	106d      	asrs	r5, r5, #1
 80071ca:	d00b      	beq.n	80071e4 <__pow5mult+0xa0>
 80071cc:	6820      	ldr	r0, [r4, #0]
 80071ce:	b938      	cbnz	r0, 80071e0 <__pow5mult+0x9c>
 80071d0:	4622      	mov	r2, r4
 80071d2:	4621      	mov	r1, r4
 80071d4:	4630      	mov	r0, r6
 80071d6:	f7ff ff0f 	bl	8006ff8 <__multiply>
 80071da:	6020      	str	r0, [r4, #0]
 80071dc:	f8c0 9000 	str.w	r9, [r0]
 80071e0:	4604      	mov	r4, r0
 80071e2:	e7e4      	b.n	80071ae <__pow5mult+0x6a>
 80071e4:	4638      	mov	r0, r7
 80071e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071ea:	bf00      	nop
 80071ec:	08008758 	.word	0x08008758
 80071f0:	0800857d 	.word	0x0800857d
 80071f4:	08008604 	.word	0x08008604

080071f8 <__lshift>:
 80071f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071fc:	460c      	mov	r4, r1
 80071fe:	6849      	ldr	r1, [r1, #4]
 8007200:	6923      	ldr	r3, [r4, #16]
 8007202:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007206:	68a3      	ldr	r3, [r4, #8]
 8007208:	4607      	mov	r7, r0
 800720a:	4691      	mov	r9, r2
 800720c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007210:	f108 0601 	add.w	r6, r8, #1
 8007214:	42b3      	cmp	r3, r6
 8007216:	db0b      	blt.n	8007230 <__lshift+0x38>
 8007218:	4638      	mov	r0, r7
 800721a:	f7ff fddb 	bl	8006dd4 <_Balloc>
 800721e:	4605      	mov	r5, r0
 8007220:	b948      	cbnz	r0, 8007236 <__lshift+0x3e>
 8007222:	4602      	mov	r2, r0
 8007224:	4b28      	ldr	r3, [pc, #160]	; (80072c8 <__lshift+0xd0>)
 8007226:	4829      	ldr	r0, [pc, #164]	; (80072cc <__lshift+0xd4>)
 8007228:	f240 11d9 	movw	r1, #473	; 0x1d9
 800722c:	f000 fb76 	bl	800791c <__assert_func>
 8007230:	3101      	adds	r1, #1
 8007232:	005b      	lsls	r3, r3, #1
 8007234:	e7ee      	b.n	8007214 <__lshift+0x1c>
 8007236:	2300      	movs	r3, #0
 8007238:	f100 0114 	add.w	r1, r0, #20
 800723c:	f100 0210 	add.w	r2, r0, #16
 8007240:	4618      	mov	r0, r3
 8007242:	4553      	cmp	r3, sl
 8007244:	db33      	blt.n	80072ae <__lshift+0xb6>
 8007246:	6920      	ldr	r0, [r4, #16]
 8007248:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800724c:	f104 0314 	add.w	r3, r4, #20
 8007250:	f019 091f 	ands.w	r9, r9, #31
 8007254:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007258:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800725c:	d02b      	beq.n	80072b6 <__lshift+0xbe>
 800725e:	f1c9 0e20 	rsb	lr, r9, #32
 8007262:	468a      	mov	sl, r1
 8007264:	2200      	movs	r2, #0
 8007266:	6818      	ldr	r0, [r3, #0]
 8007268:	fa00 f009 	lsl.w	r0, r0, r9
 800726c:	4302      	orrs	r2, r0
 800726e:	f84a 2b04 	str.w	r2, [sl], #4
 8007272:	f853 2b04 	ldr.w	r2, [r3], #4
 8007276:	459c      	cmp	ip, r3
 8007278:	fa22 f20e 	lsr.w	r2, r2, lr
 800727c:	d8f3      	bhi.n	8007266 <__lshift+0x6e>
 800727e:	ebac 0304 	sub.w	r3, ip, r4
 8007282:	3b15      	subs	r3, #21
 8007284:	f023 0303 	bic.w	r3, r3, #3
 8007288:	3304      	adds	r3, #4
 800728a:	f104 0015 	add.w	r0, r4, #21
 800728e:	4584      	cmp	ip, r0
 8007290:	bf38      	it	cc
 8007292:	2304      	movcc	r3, #4
 8007294:	50ca      	str	r2, [r1, r3]
 8007296:	b10a      	cbz	r2, 800729c <__lshift+0xa4>
 8007298:	f108 0602 	add.w	r6, r8, #2
 800729c:	3e01      	subs	r6, #1
 800729e:	4638      	mov	r0, r7
 80072a0:	612e      	str	r6, [r5, #16]
 80072a2:	4621      	mov	r1, r4
 80072a4:	f7ff fdd6 	bl	8006e54 <_Bfree>
 80072a8:	4628      	mov	r0, r5
 80072aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80072b2:	3301      	adds	r3, #1
 80072b4:	e7c5      	b.n	8007242 <__lshift+0x4a>
 80072b6:	3904      	subs	r1, #4
 80072b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80072bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80072c0:	459c      	cmp	ip, r3
 80072c2:	d8f9      	bhi.n	80072b8 <__lshift+0xc0>
 80072c4:	e7ea      	b.n	800729c <__lshift+0xa4>
 80072c6:	bf00      	nop
 80072c8:	080085f3 	.word	0x080085f3
 80072cc:	08008604 	.word	0x08008604

080072d0 <__mcmp>:
 80072d0:	b530      	push	{r4, r5, lr}
 80072d2:	6902      	ldr	r2, [r0, #16]
 80072d4:	690c      	ldr	r4, [r1, #16]
 80072d6:	1b12      	subs	r2, r2, r4
 80072d8:	d10e      	bne.n	80072f8 <__mcmp+0x28>
 80072da:	f100 0314 	add.w	r3, r0, #20
 80072de:	3114      	adds	r1, #20
 80072e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80072e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80072e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80072ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80072f0:	42a5      	cmp	r5, r4
 80072f2:	d003      	beq.n	80072fc <__mcmp+0x2c>
 80072f4:	d305      	bcc.n	8007302 <__mcmp+0x32>
 80072f6:	2201      	movs	r2, #1
 80072f8:	4610      	mov	r0, r2
 80072fa:	bd30      	pop	{r4, r5, pc}
 80072fc:	4283      	cmp	r3, r0
 80072fe:	d3f3      	bcc.n	80072e8 <__mcmp+0x18>
 8007300:	e7fa      	b.n	80072f8 <__mcmp+0x28>
 8007302:	f04f 32ff 	mov.w	r2, #4294967295
 8007306:	e7f7      	b.n	80072f8 <__mcmp+0x28>

08007308 <__mdiff>:
 8007308:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800730c:	460c      	mov	r4, r1
 800730e:	4606      	mov	r6, r0
 8007310:	4611      	mov	r1, r2
 8007312:	4620      	mov	r0, r4
 8007314:	4617      	mov	r7, r2
 8007316:	f7ff ffdb 	bl	80072d0 <__mcmp>
 800731a:	1e05      	subs	r5, r0, #0
 800731c:	d110      	bne.n	8007340 <__mdiff+0x38>
 800731e:	4629      	mov	r1, r5
 8007320:	4630      	mov	r0, r6
 8007322:	f7ff fd57 	bl	8006dd4 <_Balloc>
 8007326:	b930      	cbnz	r0, 8007336 <__mdiff+0x2e>
 8007328:	4b39      	ldr	r3, [pc, #228]	; (8007410 <__mdiff+0x108>)
 800732a:	4602      	mov	r2, r0
 800732c:	f240 2132 	movw	r1, #562	; 0x232
 8007330:	4838      	ldr	r0, [pc, #224]	; (8007414 <__mdiff+0x10c>)
 8007332:	f000 faf3 	bl	800791c <__assert_func>
 8007336:	2301      	movs	r3, #1
 8007338:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800733c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007340:	bfa4      	itt	ge
 8007342:	463b      	movge	r3, r7
 8007344:	4627      	movge	r7, r4
 8007346:	4630      	mov	r0, r6
 8007348:	6879      	ldr	r1, [r7, #4]
 800734a:	bfa6      	itte	ge
 800734c:	461c      	movge	r4, r3
 800734e:	2500      	movge	r5, #0
 8007350:	2501      	movlt	r5, #1
 8007352:	f7ff fd3f 	bl	8006dd4 <_Balloc>
 8007356:	b920      	cbnz	r0, 8007362 <__mdiff+0x5a>
 8007358:	4b2d      	ldr	r3, [pc, #180]	; (8007410 <__mdiff+0x108>)
 800735a:	4602      	mov	r2, r0
 800735c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007360:	e7e6      	b.n	8007330 <__mdiff+0x28>
 8007362:	693e      	ldr	r6, [r7, #16]
 8007364:	60c5      	str	r5, [r0, #12]
 8007366:	6925      	ldr	r5, [r4, #16]
 8007368:	f107 0114 	add.w	r1, r7, #20
 800736c:	f104 0914 	add.w	r9, r4, #20
 8007370:	f100 0e14 	add.w	lr, r0, #20
 8007374:	f107 0210 	add.w	r2, r7, #16
 8007378:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800737c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007380:	46f2      	mov	sl, lr
 8007382:	2700      	movs	r7, #0
 8007384:	f859 3b04 	ldr.w	r3, [r9], #4
 8007388:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800738c:	fa1f f883 	uxth.w	r8, r3
 8007390:	fa17 f78b 	uxtah	r7, r7, fp
 8007394:	0c1b      	lsrs	r3, r3, #16
 8007396:	eba7 0808 	sub.w	r8, r7, r8
 800739a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800739e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80073a2:	fa1f f888 	uxth.w	r8, r8
 80073a6:	141f      	asrs	r7, r3, #16
 80073a8:	454d      	cmp	r5, r9
 80073aa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80073ae:	f84a 3b04 	str.w	r3, [sl], #4
 80073b2:	d8e7      	bhi.n	8007384 <__mdiff+0x7c>
 80073b4:	1b2b      	subs	r3, r5, r4
 80073b6:	3b15      	subs	r3, #21
 80073b8:	f023 0303 	bic.w	r3, r3, #3
 80073bc:	3304      	adds	r3, #4
 80073be:	3415      	adds	r4, #21
 80073c0:	42a5      	cmp	r5, r4
 80073c2:	bf38      	it	cc
 80073c4:	2304      	movcc	r3, #4
 80073c6:	4419      	add	r1, r3
 80073c8:	4473      	add	r3, lr
 80073ca:	469e      	mov	lr, r3
 80073cc:	460d      	mov	r5, r1
 80073ce:	4565      	cmp	r5, ip
 80073d0:	d30e      	bcc.n	80073f0 <__mdiff+0xe8>
 80073d2:	f10c 0203 	add.w	r2, ip, #3
 80073d6:	1a52      	subs	r2, r2, r1
 80073d8:	f022 0203 	bic.w	r2, r2, #3
 80073dc:	3903      	subs	r1, #3
 80073de:	458c      	cmp	ip, r1
 80073e0:	bf38      	it	cc
 80073e2:	2200      	movcc	r2, #0
 80073e4:	441a      	add	r2, r3
 80073e6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80073ea:	b17b      	cbz	r3, 800740c <__mdiff+0x104>
 80073ec:	6106      	str	r6, [r0, #16]
 80073ee:	e7a5      	b.n	800733c <__mdiff+0x34>
 80073f0:	f855 8b04 	ldr.w	r8, [r5], #4
 80073f4:	fa17 f488 	uxtah	r4, r7, r8
 80073f8:	1422      	asrs	r2, r4, #16
 80073fa:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80073fe:	b2a4      	uxth	r4, r4
 8007400:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007404:	f84e 4b04 	str.w	r4, [lr], #4
 8007408:	1417      	asrs	r7, r2, #16
 800740a:	e7e0      	b.n	80073ce <__mdiff+0xc6>
 800740c:	3e01      	subs	r6, #1
 800740e:	e7ea      	b.n	80073e6 <__mdiff+0xde>
 8007410:	080085f3 	.word	0x080085f3
 8007414:	08008604 	.word	0x08008604

08007418 <__d2b>:
 8007418:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800741c:	4689      	mov	r9, r1
 800741e:	2101      	movs	r1, #1
 8007420:	ec57 6b10 	vmov	r6, r7, d0
 8007424:	4690      	mov	r8, r2
 8007426:	f7ff fcd5 	bl	8006dd4 <_Balloc>
 800742a:	4604      	mov	r4, r0
 800742c:	b930      	cbnz	r0, 800743c <__d2b+0x24>
 800742e:	4602      	mov	r2, r0
 8007430:	4b25      	ldr	r3, [pc, #148]	; (80074c8 <__d2b+0xb0>)
 8007432:	4826      	ldr	r0, [pc, #152]	; (80074cc <__d2b+0xb4>)
 8007434:	f240 310a 	movw	r1, #778	; 0x30a
 8007438:	f000 fa70 	bl	800791c <__assert_func>
 800743c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007440:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007444:	bb35      	cbnz	r5, 8007494 <__d2b+0x7c>
 8007446:	2e00      	cmp	r6, #0
 8007448:	9301      	str	r3, [sp, #4]
 800744a:	d028      	beq.n	800749e <__d2b+0x86>
 800744c:	4668      	mov	r0, sp
 800744e:	9600      	str	r6, [sp, #0]
 8007450:	f7ff fd8c 	bl	8006f6c <__lo0bits>
 8007454:	9900      	ldr	r1, [sp, #0]
 8007456:	b300      	cbz	r0, 800749a <__d2b+0x82>
 8007458:	9a01      	ldr	r2, [sp, #4]
 800745a:	f1c0 0320 	rsb	r3, r0, #32
 800745e:	fa02 f303 	lsl.w	r3, r2, r3
 8007462:	430b      	orrs	r3, r1
 8007464:	40c2      	lsrs	r2, r0
 8007466:	6163      	str	r3, [r4, #20]
 8007468:	9201      	str	r2, [sp, #4]
 800746a:	9b01      	ldr	r3, [sp, #4]
 800746c:	61a3      	str	r3, [r4, #24]
 800746e:	2b00      	cmp	r3, #0
 8007470:	bf14      	ite	ne
 8007472:	2202      	movne	r2, #2
 8007474:	2201      	moveq	r2, #1
 8007476:	6122      	str	r2, [r4, #16]
 8007478:	b1d5      	cbz	r5, 80074b0 <__d2b+0x98>
 800747a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800747e:	4405      	add	r5, r0
 8007480:	f8c9 5000 	str.w	r5, [r9]
 8007484:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007488:	f8c8 0000 	str.w	r0, [r8]
 800748c:	4620      	mov	r0, r4
 800748e:	b003      	add	sp, #12
 8007490:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007494:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007498:	e7d5      	b.n	8007446 <__d2b+0x2e>
 800749a:	6161      	str	r1, [r4, #20]
 800749c:	e7e5      	b.n	800746a <__d2b+0x52>
 800749e:	a801      	add	r0, sp, #4
 80074a0:	f7ff fd64 	bl	8006f6c <__lo0bits>
 80074a4:	9b01      	ldr	r3, [sp, #4]
 80074a6:	6163      	str	r3, [r4, #20]
 80074a8:	2201      	movs	r2, #1
 80074aa:	6122      	str	r2, [r4, #16]
 80074ac:	3020      	adds	r0, #32
 80074ae:	e7e3      	b.n	8007478 <__d2b+0x60>
 80074b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80074b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80074b8:	f8c9 0000 	str.w	r0, [r9]
 80074bc:	6918      	ldr	r0, [r3, #16]
 80074be:	f7ff fd35 	bl	8006f2c <__hi0bits>
 80074c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80074c6:	e7df      	b.n	8007488 <__d2b+0x70>
 80074c8:	080085f3 	.word	0x080085f3
 80074cc:	08008604 	.word	0x08008604

080074d0 <_calloc_r>:
 80074d0:	b513      	push	{r0, r1, r4, lr}
 80074d2:	434a      	muls	r2, r1
 80074d4:	4611      	mov	r1, r2
 80074d6:	9201      	str	r2, [sp, #4]
 80074d8:	f000 f85a 	bl	8007590 <_malloc_r>
 80074dc:	4604      	mov	r4, r0
 80074de:	b118      	cbz	r0, 80074e8 <_calloc_r+0x18>
 80074e0:	9a01      	ldr	r2, [sp, #4]
 80074e2:	2100      	movs	r1, #0
 80074e4:	f7fe f950 	bl	8005788 <memset>
 80074e8:	4620      	mov	r0, r4
 80074ea:	b002      	add	sp, #8
 80074ec:	bd10      	pop	{r4, pc}
	...

080074f0 <_free_r>:
 80074f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80074f2:	2900      	cmp	r1, #0
 80074f4:	d048      	beq.n	8007588 <_free_r+0x98>
 80074f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074fa:	9001      	str	r0, [sp, #4]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f1a1 0404 	sub.w	r4, r1, #4
 8007502:	bfb8      	it	lt
 8007504:	18e4      	addlt	r4, r4, r3
 8007506:	f000 fa65 	bl	80079d4 <__malloc_lock>
 800750a:	4a20      	ldr	r2, [pc, #128]	; (800758c <_free_r+0x9c>)
 800750c:	9801      	ldr	r0, [sp, #4]
 800750e:	6813      	ldr	r3, [r2, #0]
 8007510:	4615      	mov	r5, r2
 8007512:	b933      	cbnz	r3, 8007522 <_free_r+0x32>
 8007514:	6063      	str	r3, [r4, #4]
 8007516:	6014      	str	r4, [r2, #0]
 8007518:	b003      	add	sp, #12
 800751a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800751e:	f000 ba5f 	b.w	80079e0 <__malloc_unlock>
 8007522:	42a3      	cmp	r3, r4
 8007524:	d90b      	bls.n	800753e <_free_r+0x4e>
 8007526:	6821      	ldr	r1, [r4, #0]
 8007528:	1862      	adds	r2, r4, r1
 800752a:	4293      	cmp	r3, r2
 800752c:	bf04      	itt	eq
 800752e:	681a      	ldreq	r2, [r3, #0]
 8007530:	685b      	ldreq	r3, [r3, #4]
 8007532:	6063      	str	r3, [r4, #4]
 8007534:	bf04      	itt	eq
 8007536:	1852      	addeq	r2, r2, r1
 8007538:	6022      	streq	r2, [r4, #0]
 800753a:	602c      	str	r4, [r5, #0]
 800753c:	e7ec      	b.n	8007518 <_free_r+0x28>
 800753e:	461a      	mov	r2, r3
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	b10b      	cbz	r3, 8007548 <_free_r+0x58>
 8007544:	42a3      	cmp	r3, r4
 8007546:	d9fa      	bls.n	800753e <_free_r+0x4e>
 8007548:	6811      	ldr	r1, [r2, #0]
 800754a:	1855      	adds	r5, r2, r1
 800754c:	42a5      	cmp	r5, r4
 800754e:	d10b      	bne.n	8007568 <_free_r+0x78>
 8007550:	6824      	ldr	r4, [r4, #0]
 8007552:	4421      	add	r1, r4
 8007554:	1854      	adds	r4, r2, r1
 8007556:	42a3      	cmp	r3, r4
 8007558:	6011      	str	r1, [r2, #0]
 800755a:	d1dd      	bne.n	8007518 <_free_r+0x28>
 800755c:	681c      	ldr	r4, [r3, #0]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	6053      	str	r3, [r2, #4]
 8007562:	4421      	add	r1, r4
 8007564:	6011      	str	r1, [r2, #0]
 8007566:	e7d7      	b.n	8007518 <_free_r+0x28>
 8007568:	d902      	bls.n	8007570 <_free_r+0x80>
 800756a:	230c      	movs	r3, #12
 800756c:	6003      	str	r3, [r0, #0]
 800756e:	e7d3      	b.n	8007518 <_free_r+0x28>
 8007570:	6825      	ldr	r5, [r4, #0]
 8007572:	1961      	adds	r1, r4, r5
 8007574:	428b      	cmp	r3, r1
 8007576:	bf04      	itt	eq
 8007578:	6819      	ldreq	r1, [r3, #0]
 800757a:	685b      	ldreq	r3, [r3, #4]
 800757c:	6063      	str	r3, [r4, #4]
 800757e:	bf04      	itt	eq
 8007580:	1949      	addeq	r1, r1, r5
 8007582:	6021      	streq	r1, [r4, #0]
 8007584:	6054      	str	r4, [r2, #4]
 8007586:	e7c7      	b.n	8007518 <_free_r+0x28>
 8007588:	b003      	add	sp, #12
 800758a:	bd30      	pop	{r4, r5, pc}
 800758c:	20000210 	.word	0x20000210

08007590 <_malloc_r>:
 8007590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007592:	1ccd      	adds	r5, r1, #3
 8007594:	f025 0503 	bic.w	r5, r5, #3
 8007598:	3508      	adds	r5, #8
 800759a:	2d0c      	cmp	r5, #12
 800759c:	bf38      	it	cc
 800759e:	250c      	movcc	r5, #12
 80075a0:	2d00      	cmp	r5, #0
 80075a2:	4606      	mov	r6, r0
 80075a4:	db01      	blt.n	80075aa <_malloc_r+0x1a>
 80075a6:	42a9      	cmp	r1, r5
 80075a8:	d903      	bls.n	80075b2 <_malloc_r+0x22>
 80075aa:	230c      	movs	r3, #12
 80075ac:	6033      	str	r3, [r6, #0]
 80075ae:	2000      	movs	r0, #0
 80075b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075b2:	f000 fa0f 	bl	80079d4 <__malloc_lock>
 80075b6:	4921      	ldr	r1, [pc, #132]	; (800763c <_malloc_r+0xac>)
 80075b8:	680a      	ldr	r2, [r1, #0]
 80075ba:	4614      	mov	r4, r2
 80075bc:	b99c      	cbnz	r4, 80075e6 <_malloc_r+0x56>
 80075be:	4f20      	ldr	r7, [pc, #128]	; (8007640 <_malloc_r+0xb0>)
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	b923      	cbnz	r3, 80075ce <_malloc_r+0x3e>
 80075c4:	4621      	mov	r1, r4
 80075c6:	4630      	mov	r0, r6
 80075c8:	f000 f998 	bl	80078fc <_sbrk_r>
 80075cc:	6038      	str	r0, [r7, #0]
 80075ce:	4629      	mov	r1, r5
 80075d0:	4630      	mov	r0, r6
 80075d2:	f000 f993 	bl	80078fc <_sbrk_r>
 80075d6:	1c43      	adds	r3, r0, #1
 80075d8:	d123      	bne.n	8007622 <_malloc_r+0x92>
 80075da:	230c      	movs	r3, #12
 80075dc:	6033      	str	r3, [r6, #0]
 80075de:	4630      	mov	r0, r6
 80075e0:	f000 f9fe 	bl	80079e0 <__malloc_unlock>
 80075e4:	e7e3      	b.n	80075ae <_malloc_r+0x1e>
 80075e6:	6823      	ldr	r3, [r4, #0]
 80075e8:	1b5b      	subs	r3, r3, r5
 80075ea:	d417      	bmi.n	800761c <_malloc_r+0x8c>
 80075ec:	2b0b      	cmp	r3, #11
 80075ee:	d903      	bls.n	80075f8 <_malloc_r+0x68>
 80075f0:	6023      	str	r3, [r4, #0]
 80075f2:	441c      	add	r4, r3
 80075f4:	6025      	str	r5, [r4, #0]
 80075f6:	e004      	b.n	8007602 <_malloc_r+0x72>
 80075f8:	6863      	ldr	r3, [r4, #4]
 80075fa:	42a2      	cmp	r2, r4
 80075fc:	bf0c      	ite	eq
 80075fe:	600b      	streq	r3, [r1, #0]
 8007600:	6053      	strne	r3, [r2, #4]
 8007602:	4630      	mov	r0, r6
 8007604:	f000 f9ec 	bl	80079e0 <__malloc_unlock>
 8007608:	f104 000b 	add.w	r0, r4, #11
 800760c:	1d23      	adds	r3, r4, #4
 800760e:	f020 0007 	bic.w	r0, r0, #7
 8007612:	1ac2      	subs	r2, r0, r3
 8007614:	d0cc      	beq.n	80075b0 <_malloc_r+0x20>
 8007616:	1a1b      	subs	r3, r3, r0
 8007618:	50a3      	str	r3, [r4, r2]
 800761a:	e7c9      	b.n	80075b0 <_malloc_r+0x20>
 800761c:	4622      	mov	r2, r4
 800761e:	6864      	ldr	r4, [r4, #4]
 8007620:	e7cc      	b.n	80075bc <_malloc_r+0x2c>
 8007622:	1cc4      	adds	r4, r0, #3
 8007624:	f024 0403 	bic.w	r4, r4, #3
 8007628:	42a0      	cmp	r0, r4
 800762a:	d0e3      	beq.n	80075f4 <_malloc_r+0x64>
 800762c:	1a21      	subs	r1, r4, r0
 800762e:	4630      	mov	r0, r6
 8007630:	f000 f964 	bl	80078fc <_sbrk_r>
 8007634:	3001      	adds	r0, #1
 8007636:	d1dd      	bne.n	80075f4 <_malloc_r+0x64>
 8007638:	e7cf      	b.n	80075da <_malloc_r+0x4a>
 800763a:	bf00      	nop
 800763c:	20000210 	.word	0x20000210
 8007640:	20000214 	.word	0x20000214

08007644 <__ssputs_r>:
 8007644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007648:	688e      	ldr	r6, [r1, #8]
 800764a:	429e      	cmp	r6, r3
 800764c:	4682      	mov	sl, r0
 800764e:	460c      	mov	r4, r1
 8007650:	4690      	mov	r8, r2
 8007652:	461f      	mov	r7, r3
 8007654:	d838      	bhi.n	80076c8 <__ssputs_r+0x84>
 8007656:	898a      	ldrh	r2, [r1, #12]
 8007658:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800765c:	d032      	beq.n	80076c4 <__ssputs_r+0x80>
 800765e:	6825      	ldr	r5, [r4, #0]
 8007660:	6909      	ldr	r1, [r1, #16]
 8007662:	eba5 0901 	sub.w	r9, r5, r1
 8007666:	6965      	ldr	r5, [r4, #20]
 8007668:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800766c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007670:	3301      	adds	r3, #1
 8007672:	444b      	add	r3, r9
 8007674:	106d      	asrs	r5, r5, #1
 8007676:	429d      	cmp	r5, r3
 8007678:	bf38      	it	cc
 800767a:	461d      	movcc	r5, r3
 800767c:	0553      	lsls	r3, r2, #21
 800767e:	d531      	bpl.n	80076e4 <__ssputs_r+0xa0>
 8007680:	4629      	mov	r1, r5
 8007682:	f7ff ff85 	bl	8007590 <_malloc_r>
 8007686:	4606      	mov	r6, r0
 8007688:	b950      	cbnz	r0, 80076a0 <__ssputs_r+0x5c>
 800768a:	230c      	movs	r3, #12
 800768c:	f8ca 3000 	str.w	r3, [sl]
 8007690:	89a3      	ldrh	r3, [r4, #12]
 8007692:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007696:	81a3      	strh	r3, [r4, #12]
 8007698:	f04f 30ff 	mov.w	r0, #4294967295
 800769c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076a0:	6921      	ldr	r1, [r4, #16]
 80076a2:	464a      	mov	r2, r9
 80076a4:	f7ff fb88 	bl	8006db8 <memcpy>
 80076a8:	89a3      	ldrh	r3, [r4, #12]
 80076aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80076ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076b2:	81a3      	strh	r3, [r4, #12]
 80076b4:	6126      	str	r6, [r4, #16]
 80076b6:	6165      	str	r5, [r4, #20]
 80076b8:	444e      	add	r6, r9
 80076ba:	eba5 0509 	sub.w	r5, r5, r9
 80076be:	6026      	str	r6, [r4, #0]
 80076c0:	60a5      	str	r5, [r4, #8]
 80076c2:	463e      	mov	r6, r7
 80076c4:	42be      	cmp	r6, r7
 80076c6:	d900      	bls.n	80076ca <__ssputs_r+0x86>
 80076c8:	463e      	mov	r6, r7
 80076ca:	4632      	mov	r2, r6
 80076cc:	6820      	ldr	r0, [r4, #0]
 80076ce:	4641      	mov	r1, r8
 80076d0:	f000 f966 	bl	80079a0 <memmove>
 80076d4:	68a3      	ldr	r3, [r4, #8]
 80076d6:	6822      	ldr	r2, [r4, #0]
 80076d8:	1b9b      	subs	r3, r3, r6
 80076da:	4432      	add	r2, r6
 80076dc:	60a3      	str	r3, [r4, #8]
 80076de:	6022      	str	r2, [r4, #0]
 80076e0:	2000      	movs	r0, #0
 80076e2:	e7db      	b.n	800769c <__ssputs_r+0x58>
 80076e4:	462a      	mov	r2, r5
 80076e6:	f000 f981 	bl	80079ec <_realloc_r>
 80076ea:	4606      	mov	r6, r0
 80076ec:	2800      	cmp	r0, #0
 80076ee:	d1e1      	bne.n	80076b4 <__ssputs_r+0x70>
 80076f0:	6921      	ldr	r1, [r4, #16]
 80076f2:	4650      	mov	r0, sl
 80076f4:	f7ff fefc 	bl	80074f0 <_free_r>
 80076f8:	e7c7      	b.n	800768a <__ssputs_r+0x46>
	...

080076fc <_svfiprintf_r>:
 80076fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007700:	4698      	mov	r8, r3
 8007702:	898b      	ldrh	r3, [r1, #12]
 8007704:	061b      	lsls	r3, r3, #24
 8007706:	b09d      	sub	sp, #116	; 0x74
 8007708:	4607      	mov	r7, r0
 800770a:	460d      	mov	r5, r1
 800770c:	4614      	mov	r4, r2
 800770e:	d50e      	bpl.n	800772e <_svfiprintf_r+0x32>
 8007710:	690b      	ldr	r3, [r1, #16]
 8007712:	b963      	cbnz	r3, 800772e <_svfiprintf_r+0x32>
 8007714:	2140      	movs	r1, #64	; 0x40
 8007716:	f7ff ff3b 	bl	8007590 <_malloc_r>
 800771a:	6028      	str	r0, [r5, #0]
 800771c:	6128      	str	r0, [r5, #16]
 800771e:	b920      	cbnz	r0, 800772a <_svfiprintf_r+0x2e>
 8007720:	230c      	movs	r3, #12
 8007722:	603b      	str	r3, [r7, #0]
 8007724:	f04f 30ff 	mov.w	r0, #4294967295
 8007728:	e0d1      	b.n	80078ce <_svfiprintf_r+0x1d2>
 800772a:	2340      	movs	r3, #64	; 0x40
 800772c:	616b      	str	r3, [r5, #20]
 800772e:	2300      	movs	r3, #0
 8007730:	9309      	str	r3, [sp, #36]	; 0x24
 8007732:	2320      	movs	r3, #32
 8007734:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007738:	f8cd 800c 	str.w	r8, [sp, #12]
 800773c:	2330      	movs	r3, #48	; 0x30
 800773e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80078e8 <_svfiprintf_r+0x1ec>
 8007742:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007746:	f04f 0901 	mov.w	r9, #1
 800774a:	4623      	mov	r3, r4
 800774c:	469a      	mov	sl, r3
 800774e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007752:	b10a      	cbz	r2, 8007758 <_svfiprintf_r+0x5c>
 8007754:	2a25      	cmp	r2, #37	; 0x25
 8007756:	d1f9      	bne.n	800774c <_svfiprintf_r+0x50>
 8007758:	ebba 0b04 	subs.w	fp, sl, r4
 800775c:	d00b      	beq.n	8007776 <_svfiprintf_r+0x7a>
 800775e:	465b      	mov	r3, fp
 8007760:	4622      	mov	r2, r4
 8007762:	4629      	mov	r1, r5
 8007764:	4638      	mov	r0, r7
 8007766:	f7ff ff6d 	bl	8007644 <__ssputs_r>
 800776a:	3001      	adds	r0, #1
 800776c:	f000 80aa 	beq.w	80078c4 <_svfiprintf_r+0x1c8>
 8007770:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007772:	445a      	add	r2, fp
 8007774:	9209      	str	r2, [sp, #36]	; 0x24
 8007776:	f89a 3000 	ldrb.w	r3, [sl]
 800777a:	2b00      	cmp	r3, #0
 800777c:	f000 80a2 	beq.w	80078c4 <_svfiprintf_r+0x1c8>
 8007780:	2300      	movs	r3, #0
 8007782:	f04f 32ff 	mov.w	r2, #4294967295
 8007786:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800778a:	f10a 0a01 	add.w	sl, sl, #1
 800778e:	9304      	str	r3, [sp, #16]
 8007790:	9307      	str	r3, [sp, #28]
 8007792:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007796:	931a      	str	r3, [sp, #104]	; 0x68
 8007798:	4654      	mov	r4, sl
 800779a:	2205      	movs	r2, #5
 800779c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077a0:	4851      	ldr	r0, [pc, #324]	; (80078e8 <_svfiprintf_r+0x1ec>)
 80077a2:	f7f8 fd1d 	bl	80001e0 <memchr>
 80077a6:	9a04      	ldr	r2, [sp, #16]
 80077a8:	b9d8      	cbnz	r0, 80077e2 <_svfiprintf_r+0xe6>
 80077aa:	06d0      	lsls	r0, r2, #27
 80077ac:	bf44      	itt	mi
 80077ae:	2320      	movmi	r3, #32
 80077b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077b4:	0711      	lsls	r1, r2, #28
 80077b6:	bf44      	itt	mi
 80077b8:	232b      	movmi	r3, #43	; 0x2b
 80077ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077be:	f89a 3000 	ldrb.w	r3, [sl]
 80077c2:	2b2a      	cmp	r3, #42	; 0x2a
 80077c4:	d015      	beq.n	80077f2 <_svfiprintf_r+0xf6>
 80077c6:	9a07      	ldr	r2, [sp, #28]
 80077c8:	4654      	mov	r4, sl
 80077ca:	2000      	movs	r0, #0
 80077cc:	f04f 0c0a 	mov.w	ip, #10
 80077d0:	4621      	mov	r1, r4
 80077d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077d6:	3b30      	subs	r3, #48	; 0x30
 80077d8:	2b09      	cmp	r3, #9
 80077da:	d94e      	bls.n	800787a <_svfiprintf_r+0x17e>
 80077dc:	b1b0      	cbz	r0, 800780c <_svfiprintf_r+0x110>
 80077de:	9207      	str	r2, [sp, #28]
 80077e0:	e014      	b.n	800780c <_svfiprintf_r+0x110>
 80077e2:	eba0 0308 	sub.w	r3, r0, r8
 80077e6:	fa09 f303 	lsl.w	r3, r9, r3
 80077ea:	4313      	orrs	r3, r2
 80077ec:	9304      	str	r3, [sp, #16]
 80077ee:	46a2      	mov	sl, r4
 80077f0:	e7d2      	b.n	8007798 <_svfiprintf_r+0x9c>
 80077f2:	9b03      	ldr	r3, [sp, #12]
 80077f4:	1d19      	adds	r1, r3, #4
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	9103      	str	r1, [sp, #12]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	bfbb      	ittet	lt
 80077fe:	425b      	neglt	r3, r3
 8007800:	f042 0202 	orrlt.w	r2, r2, #2
 8007804:	9307      	strge	r3, [sp, #28]
 8007806:	9307      	strlt	r3, [sp, #28]
 8007808:	bfb8      	it	lt
 800780a:	9204      	strlt	r2, [sp, #16]
 800780c:	7823      	ldrb	r3, [r4, #0]
 800780e:	2b2e      	cmp	r3, #46	; 0x2e
 8007810:	d10c      	bne.n	800782c <_svfiprintf_r+0x130>
 8007812:	7863      	ldrb	r3, [r4, #1]
 8007814:	2b2a      	cmp	r3, #42	; 0x2a
 8007816:	d135      	bne.n	8007884 <_svfiprintf_r+0x188>
 8007818:	9b03      	ldr	r3, [sp, #12]
 800781a:	1d1a      	adds	r2, r3, #4
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	9203      	str	r2, [sp, #12]
 8007820:	2b00      	cmp	r3, #0
 8007822:	bfb8      	it	lt
 8007824:	f04f 33ff 	movlt.w	r3, #4294967295
 8007828:	3402      	adds	r4, #2
 800782a:	9305      	str	r3, [sp, #20]
 800782c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80078f8 <_svfiprintf_r+0x1fc>
 8007830:	7821      	ldrb	r1, [r4, #0]
 8007832:	2203      	movs	r2, #3
 8007834:	4650      	mov	r0, sl
 8007836:	f7f8 fcd3 	bl	80001e0 <memchr>
 800783a:	b140      	cbz	r0, 800784e <_svfiprintf_r+0x152>
 800783c:	2340      	movs	r3, #64	; 0x40
 800783e:	eba0 000a 	sub.w	r0, r0, sl
 8007842:	fa03 f000 	lsl.w	r0, r3, r0
 8007846:	9b04      	ldr	r3, [sp, #16]
 8007848:	4303      	orrs	r3, r0
 800784a:	3401      	adds	r4, #1
 800784c:	9304      	str	r3, [sp, #16]
 800784e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007852:	4826      	ldr	r0, [pc, #152]	; (80078ec <_svfiprintf_r+0x1f0>)
 8007854:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007858:	2206      	movs	r2, #6
 800785a:	f7f8 fcc1 	bl	80001e0 <memchr>
 800785e:	2800      	cmp	r0, #0
 8007860:	d038      	beq.n	80078d4 <_svfiprintf_r+0x1d8>
 8007862:	4b23      	ldr	r3, [pc, #140]	; (80078f0 <_svfiprintf_r+0x1f4>)
 8007864:	bb1b      	cbnz	r3, 80078ae <_svfiprintf_r+0x1b2>
 8007866:	9b03      	ldr	r3, [sp, #12]
 8007868:	3307      	adds	r3, #7
 800786a:	f023 0307 	bic.w	r3, r3, #7
 800786e:	3308      	adds	r3, #8
 8007870:	9303      	str	r3, [sp, #12]
 8007872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007874:	4433      	add	r3, r6
 8007876:	9309      	str	r3, [sp, #36]	; 0x24
 8007878:	e767      	b.n	800774a <_svfiprintf_r+0x4e>
 800787a:	fb0c 3202 	mla	r2, ip, r2, r3
 800787e:	460c      	mov	r4, r1
 8007880:	2001      	movs	r0, #1
 8007882:	e7a5      	b.n	80077d0 <_svfiprintf_r+0xd4>
 8007884:	2300      	movs	r3, #0
 8007886:	3401      	adds	r4, #1
 8007888:	9305      	str	r3, [sp, #20]
 800788a:	4619      	mov	r1, r3
 800788c:	f04f 0c0a 	mov.w	ip, #10
 8007890:	4620      	mov	r0, r4
 8007892:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007896:	3a30      	subs	r2, #48	; 0x30
 8007898:	2a09      	cmp	r2, #9
 800789a:	d903      	bls.n	80078a4 <_svfiprintf_r+0x1a8>
 800789c:	2b00      	cmp	r3, #0
 800789e:	d0c5      	beq.n	800782c <_svfiprintf_r+0x130>
 80078a0:	9105      	str	r1, [sp, #20]
 80078a2:	e7c3      	b.n	800782c <_svfiprintf_r+0x130>
 80078a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80078a8:	4604      	mov	r4, r0
 80078aa:	2301      	movs	r3, #1
 80078ac:	e7f0      	b.n	8007890 <_svfiprintf_r+0x194>
 80078ae:	ab03      	add	r3, sp, #12
 80078b0:	9300      	str	r3, [sp, #0]
 80078b2:	462a      	mov	r2, r5
 80078b4:	4b0f      	ldr	r3, [pc, #60]	; (80078f4 <_svfiprintf_r+0x1f8>)
 80078b6:	a904      	add	r1, sp, #16
 80078b8:	4638      	mov	r0, r7
 80078ba:	f7fe f80d 	bl	80058d8 <_printf_float>
 80078be:	1c42      	adds	r2, r0, #1
 80078c0:	4606      	mov	r6, r0
 80078c2:	d1d6      	bne.n	8007872 <_svfiprintf_r+0x176>
 80078c4:	89ab      	ldrh	r3, [r5, #12]
 80078c6:	065b      	lsls	r3, r3, #25
 80078c8:	f53f af2c 	bmi.w	8007724 <_svfiprintf_r+0x28>
 80078cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80078ce:	b01d      	add	sp, #116	; 0x74
 80078d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078d4:	ab03      	add	r3, sp, #12
 80078d6:	9300      	str	r3, [sp, #0]
 80078d8:	462a      	mov	r2, r5
 80078da:	4b06      	ldr	r3, [pc, #24]	; (80078f4 <_svfiprintf_r+0x1f8>)
 80078dc:	a904      	add	r1, sp, #16
 80078de:	4638      	mov	r0, r7
 80078e0:	f7fe fa9e 	bl	8005e20 <_printf_i>
 80078e4:	e7eb      	b.n	80078be <_svfiprintf_r+0x1c2>
 80078e6:	bf00      	nop
 80078e8:	08008764 	.word	0x08008764
 80078ec:	0800876e 	.word	0x0800876e
 80078f0:	080058d9 	.word	0x080058d9
 80078f4:	08007645 	.word	0x08007645
 80078f8:	0800876a 	.word	0x0800876a

080078fc <_sbrk_r>:
 80078fc:	b538      	push	{r3, r4, r5, lr}
 80078fe:	4d06      	ldr	r5, [pc, #24]	; (8007918 <_sbrk_r+0x1c>)
 8007900:	2300      	movs	r3, #0
 8007902:	4604      	mov	r4, r0
 8007904:	4608      	mov	r0, r1
 8007906:	602b      	str	r3, [r5, #0]
 8007908:	f7f9 fe64 	bl	80015d4 <_sbrk>
 800790c:	1c43      	adds	r3, r0, #1
 800790e:	d102      	bne.n	8007916 <_sbrk_r+0x1a>
 8007910:	682b      	ldr	r3, [r5, #0]
 8007912:	b103      	cbz	r3, 8007916 <_sbrk_r+0x1a>
 8007914:	6023      	str	r3, [r4, #0]
 8007916:	bd38      	pop	{r3, r4, r5, pc}
 8007918:	2000053c 	.word	0x2000053c

0800791c <__assert_func>:
 800791c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800791e:	4614      	mov	r4, r2
 8007920:	461a      	mov	r2, r3
 8007922:	4b09      	ldr	r3, [pc, #36]	; (8007948 <__assert_func+0x2c>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4605      	mov	r5, r0
 8007928:	68d8      	ldr	r0, [r3, #12]
 800792a:	b14c      	cbz	r4, 8007940 <__assert_func+0x24>
 800792c:	4b07      	ldr	r3, [pc, #28]	; (800794c <__assert_func+0x30>)
 800792e:	9100      	str	r1, [sp, #0]
 8007930:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007934:	4906      	ldr	r1, [pc, #24]	; (8007950 <__assert_func+0x34>)
 8007936:	462b      	mov	r3, r5
 8007938:	f000 f80e 	bl	8007958 <fiprintf>
 800793c:	f000 faa4 	bl	8007e88 <abort>
 8007940:	4b04      	ldr	r3, [pc, #16]	; (8007954 <__assert_func+0x38>)
 8007942:	461c      	mov	r4, r3
 8007944:	e7f3      	b.n	800792e <__assert_func+0x12>
 8007946:	bf00      	nop
 8007948:	2000000c 	.word	0x2000000c
 800794c:	08008775 	.word	0x08008775
 8007950:	08008782 	.word	0x08008782
 8007954:	080087b0 	.word	0x080087b0

08007958 <fiprintf>:
 8007958:	b40e      	push	{r1, r2, r3}
 800795a:	b503      	push	{r0, r1, lr}
 800795c:	4601      	mov	r1, r0
 800795e:	ab03      	add	r3, sp, #12
 8007960:	4805      	ldr	r0, [pc, #20]	; (8007978 <fiprintf+0x20>)
 8007962:	f853 2b04 	ldr.w	r2, [r3], #4
 8007966:	6800      	ldr	r0, [r0, #0]
 8007968:	9301      	str	r3, [sp, #4]
 800796a:	f000 f88f 	bl	8007a8c <_vfiprintf_r>
 800796e:	b002      	add	sp, #8
 8007970:	f85d eb04 	ldr.w	lr, [sp], #4
 8007974:	b003      	add	sp, #12
 8007976:	4770      	bx	lr
 8007978:	2000000c 	.word	0x2000000c

0800797c <__ascii_mbtowc>:
 800797c:	b082      	sub	sp, #8
 800797e:	b901      	cbnz	r1, 8007982 <__ascii_mbtowc+0x6>
 8007980:	a901      	add	r1, sp, #4
 8007982:	b142      	cbz	r2, 8007996 <__ascii_mbtowc+0x1a>
 8007984:	b14b      	cbz	r3, 800799a <__ascii_mbtowc+0x1e>
 8007986:	7813      	ldrb	r3, [r2, #0]
 8007988:	600b      	str	r3, [r1, #0]
 800798a:	7812      	ldrb	r2, [r2, #0]
 800798c:	1e10      	subs	r0, r2, #0
 800798e:	bf18      	it	ne
 8007990:	2001      	movne	r0, #1
 8007992:	b002      	add	sp, #8
 8007994:	4770      	bx	lr
 8007996:	4610      	mov	r0, r2
 8007998:	e7fb      	b.n	8007992 <__ascii_mbtowc+0x16>
 800799a:	f06f 0001 	mvn.w	r0, #1
 800799e:	e7f8      	b.n	8007992 <__ascii_mbtowc+0x16>

080079a0 <memmove>:
 80079a0:	4288      	cmp	r0, r1
 80079a2:	b510      	push	{r4, lr}
 80079a4:	eb01 0402 	add.w	r4, r1, r2
 80079a8:	d902      	bls.n	80079b0 <memmove+0x10>
 80079aa:	4284      	cmp	r4, r0
 80079ac:	4623      	mov	r3, r4
 80079ae:	d807      	bhi.n	80079c0 <memmove+0x20>
 80079b0:	1e43      	subs	r3, r0, #1
 80079b2:	42a1      	cmp	r1, r4
 80079b4:	d008      	beq.n	80079c8 <memmove+0x28>
 80079b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80079ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80079be:	e7f8      	b.n	80079b2 <memmove+0x12>
 80079c0:	4402      	add	r2, r0
 80079c2:	4601      	mov	r1, r0
 80079c4:	428a      	cmp	r2, r1
 80079c6:	d100      	bne.n	80079ca <memmove+0x2a>
 80079c8:	bd10      	pop	{r4, pc}
 80079ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80079ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80079d2:	e7f7      	b.n	80079c4 <memmove+0x24>

080079d4 <__malloc_lock>:
 80079d4:	4801      	ldr	r0, [pc, #4]	; (80079dc <__malloc_lock+0x8>)
 80079d6:	f000 bc17 	b.w	8008208 <__retarget_lock_acquire_recursive>
 80079da:	bf00      	nop
 80079dc:	20000544 	.word	0x20000544

080079e0 <__malloc_unlock>:
 80079e0:	4801      	ldr	r0, [pc, #4]	; (80079e8 <__malloc_unlock+0x8>)
 80079e2:	f000 bc12 	b.w	800820a <__retarget_lock_release_recursive>
 80079e6:	bf00      	nop
 80079e8:	20000544 	.word	0x20000544

080079ec <_realloc_r>:
 80079ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ee:	4607      	mov	r7, r0
 80079f0:	4614      	mov	r4, r2
 80079f2:	460e      	mov	r6, r1
 80079f4:	b921      	cbnz	r1, 8007a00 <_realloc_r+0x14>
 80079f6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80079fa:	4611      	mov	r1, r2
 80079fc:	f7ff bdc8 	b.w	8007590 <_malloc_r>
 8007a00:	b922      	cbnz	r2, 8007a0c <_realloc_r+0x20>
 8007a02:	f7ff fd75 	bl	80074f0 <_free_r>
 8007a06:	4625      	mov	r5, r4
 8007a08:	4628      	mov	r0, r5
 8007a0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a0c:	f000 fc62 	bl	80082d4 <_malloc_usable_size_r>
 8007a10:	42a0      	cmp	r0, r4
 8007a12:	d20f      	bcs.n	8007a34 <_realloc_r+0x48>
 8007a14:	4621      	mov	r1, r4
 8007a16:	4638      	mov	r0, r7
 8007a18:	f7ff fdba 	bl	8007590 <_malloc_r>
 8007a1c:	4605      	mov	r5, r0
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	d0f2      	beq.n	8007a08 <_realloc_r+0x1c>
 8007a22:	4631      	mov	r1, r6
 8007a24:	4622      	mov	r2, r4
 8007a26:	f7ff f9c7 	bl	8006db8 <memcpy>
 8007a2a:	4631      	mov	r1, r6
 8007a2c:	4638      	mov	r0, r7
 8007a2e:	f7ff fd5f 	bl	80074f0 <_free_r>
 8007a32:	e7e9      	b.n	8007a08 <_realloc_r+0x1c>
 8007a34:	4635      	mov	r5, r6
 8007a36:	e7e7      	b.n	8007a08 <_realloc_r+0x1c>

08007a38 <__sfputc_r>:
 8007a38:	6893      	ldr	r3, [r2, #8]
 8007a3a:	3b01      	subs	r3, #1
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	b410      	push	{r4}
 8007a40:	6093      	str	r3, [r2, #8]
 8007a42:	da08      	bge.n	8007a56 <__sfputc_r+0x1e>
 8007a44:	6994      	ldr	r4, [r2, #24]
 8007a46:	42a3      	cmp	r3, r4
 8007a48:	db01      	blt.n	8007a4e <__sfputc_r+0x16>
 8007a4a:	290a      	cmp	r1, #10
 8007a4c:	d103      	bne.n	8007a56 <__sfputc_r+0x1e>
 8007a4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a52:	f000 b94b 	b.w	8007cec <__swbuf_r>
 8007a56:	6813      	ldr	r3, [r2, #0]
 8007a58:	1c58      	adds	r0, r3, #1
 8007a5a:	6010      	str	r0, [r2, #0]
 8007a5c:	7019      	strb	r1, [r3, #0]
 8007a5e:	4608      	mov	r0, r1
 8007a60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a64:	4770      	bx	lr

08007a66 <__sfputs_r>:
 8007a66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a68:	4606      	mov	r6, r0
 8007a6a:	460f      	mov	r7, r1
 8007a6c:	4614      	mov	r4, r2
 8007a6e:	18d5      	adds	r5, r2, r3
 8007a70:	42ac      	cmp	r4, r5
 8007a72:	d101      	bne.n	8007a78 <__sfputs_r+0x12>
 8007a74:	2000      	movs	r0, #0
 8007a76:	e007      	b.n	8007a88 <__sfputs_r+0x22>
 8007a78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a7c:	463a      	mov	r2, r7
 8007a7e:	4630      	mov	r0, r6
 8007a80:	f7ff ffda 	bl	8007a38 <__sfputc_r>
 8007a84:	1c43      	adds	r3, r0, #1
 8007a86:	d1f3      	bne.n	8007a70 <__sfputs_r+0xa>
 8007a88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007a8c <_vfiprintf_r>:
 8007a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a90:	460d      	mov	r5, r1
 8007a92:	b09d      	sub	sp, #116	; 0x74
 8007a94:	4614      	mov	r4, r2
 8007a96:	4698      	mov	r8, r3
 8007a98:	4606      	mov	r6, r0
 8007a9a:	b118      	cbz	r0, 8007aa4 <_vfiprintf_r+0x18>
 8007a9c:	6983      	ldr	r3, [r0, #24]
 8007a9e:	b90b      	cbnz	r3, 8007aa4 <_vfiprintf_r+0x18>
 8007aa0:	f000 fb14 	bl	80080cc <__sinit>
 8007aa4:	4b89      	ldr	r3, [pc, #548]	; (8007ccc <_vfiprintf_r+0x240>)
 8007aa6:	429d      	cmp	r5, r3
 8007aa8:	d11b      	bne.n	8007ae2 <_vfiprintf_r+0x56>
 8007aaa:	6875      	ldr	r5, [r6, #4]
 8007aac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007aae:	07d9      	lsls	r1, r3, #31
 8007ab0:	d405      	bmi.n	8007abe <_vfiprintf_r+0x32>
 8007ab2:	89ab      	ldrh	r3, [r5, #12]
 8007ab4:	059a      	lsls	r2, r3, #22
 8007ab6:	d402      	bmi.n	8007abe <_vfiprintf_r+0x32>
 8007ab8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007aba:	f000 fba5 	bl	8008208 <__retarget_lock_acquire_recursive>
 8007abe:	89ab      	ldrh	r3, [r5, #12]
 8007ac0:	071b      	lsls	r3, r3, #28
 8007ac2:	d501      	bpl.n	8007ac8 <_vfiprintf_r+0x3c>
 8007ac4:	692b      	ldr	r3, [r5, #16]
 8007ac6:	b9eb      	cbnz	r3, 8007b04 <_vfiprintf_r+0x78>
 8007ac8:	4629      	mov	r1, r5
 8007aca:	4630      	mov	r0, r6
 8007acc:	f000 f96e 	bl	8007dac <__swsetup_r>
 8007ad0:	b1c0      	cbz	r0, 8007b04 <_vfiprintf_r+0x78>
 8007ad2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ad4:	07dc      	lsls	r4, r3, #31
 8007ad6:	d50e      	bpl.n	8007af6 <_vfiprintf_r+0x6a>
 8007ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8007adc:	b01d      	add	sp, #116	; 0x74
 8007ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ae2:	4b7b      	ldr	r3, [pc, #492]	; (8007cd0 <_vfiprintf_r+0x244>)
 8007ae4:	429d      	cmp	r5, r3
 8007ae6:	d101      	bne.n	8007aec <_vfiprintf_r+0x60>
 8007ae8:	68b5      	ldr	r5, [r6, #8]
 8007aea:	e7df      	b.n	8007aac <_vfiprintf_r+0x20>
 8007aec:	4b79      	ldr	r3, [pc, #484]	; (8007cd4 <_vfiprintf_r+0x248>)
 8007aee:	429d      	cmp	r5, r3
 8007af0:	bf08      	it	eq
 8007af2:	68f5      	ldreq	r5, [r6, #12]
 8007af4:	e7da      	b.n	8007aac <_vfiprintf_r+0x20>
 8007af6:	89ab      	ldrh	r3, [r5, #12]
 8007af8:	0598      	lsls	r0, r3, #22
 8007afa:	d4ed      	bmi.n	8007ad8 <_vfiprintf_r+0x4c>
 8007afc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007afe:	f000 fb84 	bl	800820a <__retarget_lock_release_recursive>
 8007b02:	e7e9      	b.n	8007ad8 <_vfiprintf_r+0x4c>
 8007b04:	2300      	movs	r3, #0
 8007b06:	9309      	str	r3, [sp, #36]	; 0x24
 8007b08:	2320      	movs	r3, #32
 8007b0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b12:	2330      	movs	r3, #48	; 0x30
 8007b14:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007cd8 <_vfiprintf_r+0x24c>
 8007b18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b1c:	f04f 0901 	mov.w	r9, #1
 8007b20:	4623      	mov	r3, r4
 8007b22:	469a      	mov	sl, r3
 8007b24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b28:	b10a      	cbz	r2, 8007b2e <_vfiprintf_r+0xa2>
 8007b2a:	2a25      	cmp	r2, #37	; 0x25
 8007b2c:	d1f9      	bne.n	8007b22 <_vfiprintf_r+0x96>
 8007b2e:	ebba 0b04 	subs.w	fp, sl, r4
 8007b32:	d00b      	beq.n	8007b4c <_vfiprintf_r+0xc0>
 8007b34:	465b      	mov	r3, fp
 8007b36:	4622      	mov	r2, r4
 8007b38:	4629      	mov	r1, r5
 8007b3a:	4630      	mov	r0, r6
 8007b3c:	f7ff ff93 	bl	8007a66 <__sfputs_r>
 8007b40:	3001      	adds	r0, #1
 8007b42:	f000 80aa 	beq.w	8007c9a <_vfiprintf_r+0x20e>
 8007b46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b48:	445a      	add	r2, fp
 8007b4a:	9209      	str	r2, [sp, #36]	; 0x24
 8007b4c:	f89a 3000 	ldrb.w	r3, [sl]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	f000 80a2 	beq.w	8007c9a <_vfiprintf_r+0x20e>
 8007b56:	2300      	movs	r3, #0
 8007b58:	f04f 32ff 	mov.w	r2, #4294967295
 8007b5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b60:	f10a 0a01 	add.w	sl, sl, #1
 8007b64:	9304      	str	r3, [sp, #16]
 8007b66:	9307      	str	r3, [sp, #28]
 8007b68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b6c:	931a      	str	r3, [sp, #104]	; 0x68
 8007b6e:	4654      	mov	r4, sl
 8007b70:	2205      	movs	r2, #5
 8007b72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b76:	4858      	ldr	r0, [pc, #352]	; (8007cd8 <_vfiprintf_r+0x24c>)
 8007b78:	f7f8 fb32 	bl	80001e0 <memchr>
 8007b7c:	9a04      	ldr	r2, [sp, #16]
 8007b7e:	b9d8      	cbnz	r0, 8007bb8 <_vfiprintf_r+0x12c>
 8007b80:	06d1      	lsls	r1, r2, #27
 8007b82:	bf44      	itt	mi
 8007b84:	2320      	movmi	r3, #32
 8007b86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b8a:	0713      	lsls	r3, r2, #28
 8007b8c:	bf44      	itt	mi
 8007b8e:	232b      	movmi	r3, #43	; 0x2b
 8007b90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b94:	f89a 3000 	ldrb.w	r3, [sl]
 8007b98:	2b2a      	cmp	r3, #42	; 0x2a
 8007b9a:	d015      	beq.n	8007bc8 <_vfiprintf_r+0x13c>
 8007b9c:	9a07      	ldr	r2, [sp, #28]
 8007b9e:	4654      	mov	r4, sl
 8007ba0:	2000      	movs	r0, #0
 8007ba2:	f04f 0c0a 	mov.w	ip, #10
 8007ba6:	4621      	mov	r1, r4
 8007ba8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007bac:	3b30      	subs	r3, #48	; 0x30
 8007bae:	2b09      	cmp	r3, #9
 8007bb0:	d94e      	bls.n	8007c50 <_vfiprintf_r+0x1c4>
 8007bb2:	b1b0      	cbz	r0, 8007be2 <_vfiprintf_r+0x156>
 8007bb4:	9207      	str	r2, [sp, #28]
 8007bb6:	e014      	b.n	8007be2 <_vfiprintf_r+0x156>
 8007bb8:	eba0 0308 	sub.w	r3, r0, r8
 8007bbc:	fa09 f303 	lsl.w	r3, r9, r3
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	9304      	str	r3, [sp, #16]
 8007bc4:	46a2      	mov	sl, r4
 8007bc6:	e7d2      	b.n	8007b6e <_vfiprintf_r+0xe2>
 8007bc8:	9b03      	ldr	r3, [sp, #12]
 8007bca:	1d19      	adds	r1, r3, #4
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	9103      	str	r1, [sp, #12]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	bfbb      	ittet	lt
 8007bd4:	425b      	neglt	r3, r3
 8007bd6:	f042 0202 	orrlt.w	r2, r2, #2
 8007bda:	9307      	strge	r3, [sp, #28]
 8007bdc:	9307      	strlt	r3, [sp, #28]
 8007bde:	bfb8      	it	lt
 8007be0:	9204      	strlt	r2, [sp, #16]
 8007be2:	7823      	ldrb	r3, [r4, #0]
 8007be4:	2b2e      	cmp	r3, #46	; 0x2e
 8007be6:	d10c      	bne.n	8007c02 <_vfiprintf_r+0x176>
 8007be8:	7863      	ldrb	r3, [r4, #1]
 8007bea:	2b2a      	cmp	r3, #42	; 0x2a
 8007bec:	d135      	bne.n	8007c5a <_vfiprintf_r+0x1ce>
 8007bee:	9b03      	ldr	r3, [sp, #12]
 8007bf0:	1d1a      	adds	r2, r3, #4
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	9203      	str	r2, [sp, #12]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	bfb8      	it	lt
 8007bfa:	f04f 33ff 	movlt.w	r3, #4294967295
 8007bfe:	3402      	adds	r4, #2
 8007c00:	9305      	str	r3, [sp, #20]
 8007c02:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007ce8 <_vfiprintf_r+0x25c>
 8007c06:	7821      	ldrb	r1, [r4, #0]
 8007c08:	2203      	movs	r2, #3
 8007c0a:	4650      	mov	r0, sl
 8007c0c:	f7f8 fae8 	bl	80001e0 <memchr>
 8007c10:	b140      	cbz	r0, 8007c24 <_vfiprintf_r+0x198>
 8007c12:	2340      	movs	r3, #64	; 0x40
 8007c14:	eba0 000a 	sub.w	r0, r0, sl
 8007c18:	fa03 f000 	lsl.w	r0, r3, r0
 8007c1c:	9b04      	ldr	r3, [sp, #16]
 8007c1e:	4303      	orrs	r3, r0
 8007c20:	3401      	adds	r4, #1
 8007c22:	9304      	str	r3, [sp, #16]
 8007c24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c28:	482c      	ldr	r0, [pc, #176]	; (8007cdc <_vfiprintf_r+0x250>)
 8007c2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c2e:	2206      	movs	r2, #6
 8007c30:	f7f8 fad6 	bl	80001e0 <memchr>
 8007c34:	2800      	cmp	r0, #0
 8007c36:	d03f      	beq.n	8007cb8 <_vfiprintf_r+0x22c>
 8007c38:	4b29      	ldr	r3, [pc, #164]	; (8007ce0 <_vfiprintf_r+0x254>)
 8007c3a:	bb1b      	cbnz	r3, 8007c84 <_vfiprintf_r+0x1f8>
 8007c3c:	9b03      	ldr	r3, [sp, #12]
 8007c3e:	3307      	adds	r3, #7
 8007c40:	f023 0307 	bic.w	r3, r3, #7
 8007c44:	3308      	adds	r3, #8
 8007c46:	9303      	str	r3, [sp, #12]
 8007c48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c4a:	443b      	add	r3, r7
 8007c4c:	9309      	str	r3, [sp, #36]	; 0x24
 8007c4e:	e767      	b.n	8007b20 <_vfiprintf_r+0x94>
 8007c50:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c54:	460c      	mov	r4, r1
 8007c56:	2001      	movs	r0, #1
 8007c58:	e7a5      	b.n	8007ba6 <_vfiprintf_r+0x11a>
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	3401      	adds	r4, #1
 8007c5e:	9305      	str	r3, [sp, #20]
 8007c60:	4619      	mov	r1, r3
 8007c62:	f04f 0c0a 	mov.w	ip, #10
 8007c66:	4620      	mov	r0, r4
 8007c68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c6c:	3a30      	subs	r2, #48	; 0x30
 8007c6e:	2a09      	cmp	r2, #9
 8007c70:	d903      	bls.n	8007c7a <_vfiprintf_r+0x1ee>
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d0c5      	beq.n	8007c02 <_vfiprintf_r+0x176>
 8007c76:	9105      	str	r1, [sp, #20]
 8007c78:	e7c3      	b.n	8007c02 <_vfiprintf_r+0x176>
 8007c7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c7e:	4604      	mov	r4, r0
 8007c80:	2301      	movs	r3, #1
 8007c82:	e7f0      	b.n	8007c66 <_vfiprintf_r+0x1da>
 8007c84:	ab03      	add	r3, sp, #12
 8007c86:	9300      	str	r3, [sp, #0]
 8007c88:	462a      	mov	r2, r5
 8007c8a:	4b16      	ldr	r3, [pc, #88]	; (8007ce4 <_vfiprintf_r+0x258>)
 8007c8c:	a904      	add	r1, sp, #16
 8007c8e:	4630      	mov	r0, r6
 8007c90:	f7fd fe22 	bl	80058d8 <_printf_float>
 8007c94:	4607      	mov	r7, r0
 8007c96:	1c78      	adds	r0, r7, #1
 8007c98:	d1d6      	bne.n	8007c48 <_vfiprintf_r+0x1bc>
 8007c9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c9c:	07d9      	lsls	r1, r3, #31
 8007c9e:	d405      	bmi.n	8007cac <_vfiprintf_r+0x220>
 8007ca0:	89ab      	ldrh	r3, [r5, #12]
 8007ca2:	059a      	lsls	r2, r3, #22
 8007ca4:	d402      	bmi.n	8007cac <_vfiprintf_r+0x220>
 8007ca6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ca8:	f000 faaf 	bl	800820a <__retarget_lock_release_recursive>
 8007cac:	89ab      	ldrh	r3, [r5, #12]
 8007cae:	065b      	lsls	r3, r3, #25
 8007cb0:	f53f af12 	bmi.w	8007ad8 <_vfiprintf_r+0x4c>
 8007cb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007cb6:	e711      	b.n	8007adc <_vfiprintf_r+0x50>
 8007cb8:	ab03      	add	r3, sp, #12
 8007cba:	9300      	str	r3, [sp, #0]
 8007cbc:	462a      	mov	r2, r5
 8007cbe:	4b09      	ldr	r3, [pc, #36]	; (8007ce4 <_vfiprintf_r+0x258>)
 8007cc0:	a904      	add	r1, sp, #16
 8007cc2:	4630      	mov	r0, r6
 8007cc4:	f7fe f8ac 	bl	8005e20 <_printf_i>
 8007cc8:	e7e4      	b.n	8007c94 <_vfiprintf_r+0x208>
 8007cca:	bf00      	nop
 8007ccc:	080088dc 	.word	0x080088dc
 8007cd0:	080088fc 	.word	0x080088fc
 8007cd4:	080088bc 	.word	0x080088bc
 8007cd8:	08008764 	.word	0x08008764
 8007cdc:	0800876e 	.word	0x0800876e
 8007ce0:	080058d9 	.word	0x080058d9
 8007ce4:	08007a67 	.word	0x08007a67
 8007ce8:	0800876a 	.word	0x0800876a

08007cec <__swbuf_r>:
 8007cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cee:	460e      	mov	r6, r1
 8007cf0:	4614      	mov	r4, r2
 8007cf2:	4605      	mov	r5, r0
 8007cf4:	b118      	cbz	r0, 8007cfe <__swbuf_r+0x12>
 8007cf6:	6983      	ldr	r3, [r0, #24]
 8007cf8:	b90b      	cbnz	r3, 8007cfe <__swbuf_r+0x12>
 8007cfa:	f000 f9e7 	bl	80080cc <__sinit>
 8007cfe:	4b21      	ldr	r3, [pc, #132]	; (8007d84 <__swbuf_r+0x98>)
 8007d00:	429c      	cmp	r4, r3
 8007d02:	d12b      	bne.n	8007d5c <__swbuf_r+0x70>
 8007d04:	686c      	ldr	r4, [r5, #4]
 8007d06:	69a3      	ldr	r3, [r4, #24]
 8007d08:	60a3      	str	r3, [r4, #8]
 8007d0a:	89a3      	ldrh	r3, [r4, #12]
 8007d0c:	071a      	lsls	r2, r3, #28
 8007d0e:	d52f      	bpl.n	8007d70 <__swbuf_r+0x84>
 8007d10:	6923      	ldr	r3, [r4, #16]
 8007d12:	b36b      	cbz	r3, 8007d70 <__swbuf_r+0x84>
 8007d14:	6923      	ldr	r3, [r4, #16]
 8007d16:	6820      	ldr	r0, [r4, #0]
 8007d18:	1ac0      	subs	r0, r0, r3
 8007d1a:	6963      	ldr	r3, [r4, #20]
 8007d1c:	b2f6      	uxtb	r6, r6
 8007d1e:	4283      	cmp	r3, r0
 8007d20:	4637      	mov	r7, r6
 8007d22:	dc04      	bgt.n	8007d2e <__swbuf_r+0x42>
 8007d24:	4621      	mov	r1, r4
 8007d26:	4628      	mov	r0, r5
 8007d28:	f000 f93c 	bl	8007fa4 <_fflush_r>
 8007d2c:	bb30      	cbnz	r0, 8007d7c <__swbuf_r+0x90>
 8007d2e:	68a3      	ldr	r3, [r4, #8]
 8007d30:	3b01      	subs	r3, #1
 8007d32:	60a3      	str	r3, [r4, #8]
 8007d34:	6823      	ldr	r3, [r4, #0]
 8007d36:	1c5a      	adds	r2, r3, #1
 8007d38:	6022      	str	r2, [r4, #0]
 8007d3a:	701e      	strb	r6, [r3, #0]
 8007d3c:	6963      	ldr	r3, [r4, #20]
 8007d3e:	3001      	adds	r0, #1
 8007d40:	4283      	cmp	r3, r0
 8007d42:	d004      	beq.n	8007d4e <__swbuf_r+0x62>
 8007d44:	89a3      	ldrh	r3, [r4, #12]
 8007d46:	07db      	lsls	r3, r3, #31
 8007d48:	d506      	bpl.n	8007d58 <__swbuf_r+0x6c>
 8007d4a:	2e0a      	cmp	r6, #10
 8007d4c:	d104      	bne.n	8007d58 <__swbuf_r+0x6c>
 8007d4e:	4621      	mov	r1, r4
 8007d50:	4628      	mov	r0, r5
 8007d52:	f000 f927 	bl	8007fa4 <_fflush_r>
 8007d56:	b988      	cbnz	r0, 8007d7c <__swbuf_r+0x90>
 8007d58:	4638      	mov	r0, r7
 8007d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d5c:	4b0a      	ldr	r3, [pc, #40]	; (8007d88 <__swbuf_r+0x9c>)
 8007d5e:	429c      	cmp	r4, r3
 8007d60:	d101      	bne.n	8007d66 <__swbuf_r+0x7a>
 8007d62:	68ac      	ldr	r4, [r5, #8]
 8007d64:	e7cf      	b.n	8007d06 <__swbuf_r+0x1a>
 8007d66:	4b09      	ldr	r3, [pc, #36]	; (8007d8c <__swbuf_r+0xa0>)
 8007d68:	429c      	cmp	r4, r3
 8007d6a:	bf08      	it	eq
 8007d6c:	68ec      	ldreq	r4, [r5, #12]
 8007d6e:	e7ca      	b.n	8007d06 <__swbuf_r+0x1a>
 8007d70:	4621      	mov	r1, r4
 8007d72:	4628      	mov	r0, r5
 8007d74:	f000 f81a 	bl	8007dac <__swsetup_r>
 8007d78:	2800      	cmp	r0, #0
 8007d7a:	d0cb      	beq.n	8007d14 <__swbuf_r+0x28>
 8007d7c:	f04f 37ff 	mov.w	r7, #4294967295
 8007d80:	e7ea      	b.n	8007d58 <__swbuf_r+0x6c>
 8007d82:	bf00      	nop
 8007d84:	080088dc 	.word	0x080088dc
 8007d88:	080088fc 	.word	0x080088fc
 8007d8c:	080088bc 	.word	0x080088bc

08007d90 <__ascii_wctomb>:
 8007d90:	b149      	cbz	r1, 8007da6 <__ascii_wctomb+0x16>
 8007d92:	2aff      	cmp	r2, #255	; 0xff
 8007d94:	bf85      	ittet	hi
 8007d96:	238a      	movhi	r3, #138	; 0x8a
 8007d98:	6003      	strhi	r3, [r0, #0]
 8007d9a:	700a      	strbls	r2, [r1, #0]
 8007d9c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007da0:	bf98      	it	ls
 8007da2:	2001      	movls	r0, #1
 8007da4:	4770      	bx	lr
 8007da6:	4608      	mov	r0, r1
 8007da8:	4770      	bx	lr
	...

08007dac <__swsetup_r>:
 8007dac:	4b32      	ldr	r3, [pc, #200]	; (8007e78 <__swsetup_r+0xcc>)
 8007dae:	b570      	push	{r4, r5, r6, lr}
 8007db0:	681d      	ldr	r5, [r3, #0]
 8007db2:	4606      	mov	r6, r0
 8007db4:	460c      	mov	r4, r1
 8007db6:	b125      	cbz	r5, 8007dc2 <__swsetup_r+0x16>
 8007db8:	69ab      	ldr	r3, [r5, #24]
 8007dba:	b913      	cbnz	r3, 8007dc2 <__swsetup_r+0x16>
 8007dbc:	4628      	mov	r0, r5
 8007dbe:	f000 f985 	bl	80080cc <__sinit>
 8007dc2:	4b2e      	ldr	r3, [pc, #184]	; (8007e7c <__swsetup_r+0xd0>)
 8007dc4:	429c      	cmp	r4, r3
 8007dc6:	d10f      	bne.n	8007de8 <__swsetup_r+0x3c>
 8007dc8:	686c      	ldr	r4, [r5, #4]
 8007dca:	89a3      	ldrh	r3, [r4, #12]
 8007dcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007dd0:	0719      	lsls	r1, r3, #28
 8007dd2:	d42c      	bmi.n	8007e2e <__swsetup_r+0x82>
 8007dd4:	06dd      	lsls	r5, r3, #27
 8007dd6:	d411      	bmi.n	8007dfc <__swsetup_r+0x50>
 8007dd8:	2309      	movs	r3, #9
 8007dda:	6033      	str	r3, [r6, #0]
 8007ddc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007de0:	81a3      	strh	r3, [r4, #12]
 8007de2:	f04f 30ff 	mov.w	r0, #4294967295
 8007de6:	e03e      	b.n	8007e66 <__swsetup_r+0xba>
 8007de8:	4b25      	ldr	r3, [pc, #148]	; (8007e80 <__swsetup_r+0xd4>)
 8007dea:	429c      	cmp	r4, r3
 8007dec:	d101      	bne.n	8007df2 <__swsetup_r+0x46>
 8007dee:	68ac      	ldr	r4, [r5, #8]
 8007df0:	e7eb      	b.n	8007dca <__swsetup_r+0x1e>
 8007df2:	4b24      	ldr	r3, [pc, #144]	; (8007e84 <__swsetup_r+0xd8>)
 8007df4:	429c      	cmp	r4, r3
 8007df6:	bf08      	it	eq
 8007df8:	68ec      	ldreq	r4, [r5, #12]
 8007dfa:	e7e6      	b.n	8007dca <__swsetup_r+0x1e>
 8007dfc:	0758      	lsls	r0, r3, #29
 8007dfe:	d512      	bpl.n	8007e26 <__swsetup_r+0x7a>
 8007e00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e02:	b141      	cbz	r1, 8007e16 <__swsetup_r+0x6a>
 8007e04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e08:	4299      	cmp	r1, r3
 8007e0a:	d002      	beq.n	8007e12 <__swsetup_r+0x66>
 8007e0c:	4630      	mov	r0, r6
 8007e0e:	f7ff fb6f 	bl	80074f0 <_free_r>
 8007e12:	2300      	movs	r3, #0
 8007e14:	6363      	str	r3, [r4, #52]	; 0x34
 8007e16:	89a3      	ldrh	r3, [r4, #12]
 8007e18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007e1c:	81a3      	strh	r3, [r4, #12]
 8007e1e:	2300      	movs	r3, #0
 8007e20:	6063      	str	r3, [r4, #4]
 8007e22:	6923      	ldr	r3, [r4, #16]
 8007e24:	6023      	str	r3, [r4, #0]
 8007e26:	89a3      	ldrh	r3, [r4, #12]
 8007e28:	f043 0308 	orr.w	r3, r3, #8
 8007e2c:	81a3      	strh	r3, [r4, #12]
 8007e2e:	6923      	ldr	r3, [r4, #16]
 8007e30:	b94b      	cbnz	r3, 8007e46 <__swsetup_r+0x9a>
 8007e32:	89a3      	ldrh	r3, [r4, #12]
 8007e34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007e38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e3c:	d003      	beq.n	8007e46 <__swsetup_r+0x9a>
 8007e3e:	4621      	mov	r1, r4
 8007e40:	4630      	mov	r0, r6
 8007e42:	f000 fa07 	bl	8008254 <__smakebuf_r>
 8007e46:	89a0      	ldrh	r0, [r4, #12]
 8007e48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e4c:	f010 0301 	ands.w	r3, r0, #1
 8007e50:	d00a      	beq.n	8007e68 <__swsetup_r+0xbc>
 8007e52:	2300      	movs	r3, #0
 8007e54:	60a3      	str	r3, [r4, #8]
 8007e56:	6963      	ldr	r3, [r4, #20]
 8007e58:	425b      	negs	r3, r3
 8007e5a:	61a3      	str	r3, [r4, #24]
 8007e5c:	6923      	ldr	r3, [r4, #16]
 8007e5e:	b943      	cbnz	r3, 8007e72 <__swsetup_r+0xc6>
 8007e60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007e64:	d1ba      	bne.n	8007ddc <__swsetup_r+0x30>
 8007e66:	bd70      	pop	{r4, r5, r6, pc}
 8007e68:	0781      	lsls	r1, r0, #30
 8007e6a:	bf58      	it	pl
 8007e6c:	6963      	ldrpl	r3, [r4, #20]
 8007e6e:	60a3      	str	r3, [r4, #8]
 8007e70:	e7f4      	b.n	8007e5c <__swsetup_r+0xb0>
 8007e72:	2000      	movs	r0, #0
 8007e74:	e7f7      	b.n	8007e66 <__swsetup_r+0xba>
 8007e76:	bf00      	nop
 8007e78:	2000000c 	.word	0x2000000c
 8007e7c:	080088dc 	.word	0x080088dc
 8007e80:	080088fc 	.word	0x080088fc
 8007e84:	080088bc 	.word	0x080088bc

08007e88 <abort>:
 8007e88:	b508      	push	{r3, lr}
 8007e8a:	2006      	movs	r0, #6
 8007e8c:	f000 fa52 	bl	8008334 <raise>
 8007e90:	2001      	movs	r0, #1
 8007e92:	f7f9 fb27 	bl	80014e4 <_exit>
	...

08007e98 <__sflush_r>:
 8007e98:	898a      	ldrh	r2, [r1, #12]
 8007e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e9e:	4605      	mov	r5, r0
 8007ea0:	0710      	lsls	r0, r2, #28
 8007ea2:	460c      	mov	r4, r1
 8007ea4:	d458      	bmi.n	8007f58 <__sflush_r+0xc0>
 8007ea6:	684b      	ldr	r3, [r1, #4]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	dc05      	bgt.n	8007eb8 <__sflush_r+0x20>
 8007eac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	dc02      	bgt.n	8007eb8 <__sflush_r+0x20>
 8007eb2:	2000      	movs	r0, #0
 8007eb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007eb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007eba:	2e00      	cmp	r6, #0
 8007ebc:	d0f9      	beq.n	8007eb2 <__sflush_r+0x1a>
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007ec4:	682f      	ldr	r7, [r5, #0]
 8007ec6:	602b      	str	r3, [r5, #0]
 8007ec8:	d032      	beq.n	8007f30 <__sflush_r+0x98>
 8007eca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007ecc:	89a3      	ldrh	r3, [r4, #12]
 8007ece:	075a      	lsls	r2, r3, #29
 8007ed0:	d505      	bpl.n	8007ede <__sflush_r+0x46>
 8007ed2:	6863      	ldr	r3, [r4, #4]
 8007ed4:	1ac0      	subs	r0, r0, r3
 8007ed6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007ed8:	b10b      	cbz	r3, 8007ede <__sflush_r+0x46>
 8007eda:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007edc:	1ac0      	subs	r0, r0, r3
 8007ede:	2300      	movs	r3, #0
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007ee4:	6a21      	ldr	r1, [r4, #32]
 8007ee6:	4628      	mov	r0, r5
 8007ee8:	47b0      	blx	r6
 8007eea:	1c43      	adds	r3, r0, #1
 8007eec:	89a3      	ldrh	r3, [r4, #12]
 8007eee:	d106      	bne.n	8007efe <__sflush_r+0x66>
 8007ef0:	6829      	ldr	r1, [r5, #0]
 8007ef2:	291d      	cmp	r1, #29
 8007ef4:	d82c      	bhi.n	8007f50 <__sflush_r+0xb8>
 8007ef6:	4a2a      	ldr	r2, [pc, #168]	; (8007fa0 <__sflush_r+0x108>)
 8007ef8:	40ca      	lsrs	r2, r1
 8007efa:	07d6      	lsls	r6, r2, #31
 8007efc:	d528      	bpl.n	8007f50 <__sflush_r+0xb8>
 8007efe:	2200      	movs	r2, #0
 8007f00:	6062      	str	r2, [r4, #4]
 8007f02:	04d9      	lsls	r1, r3, #19
 8007f04:	6922      	ldr	r2, [r4, #16]
 8007f06:	6022      	str	r2, [r4, #0]
 8007f08:	d504      	bpl.n	8007f14 <__sflush_r+0x7c>
 8007f0a:	1c42      	adds	r2, r0, #1
 8007f0c:	d101      	bne.n	8007f12 <__sflush_r+0x7a>
 8007f0e:	682b      	ldr	r3, [r5, #0]
 8007f10:	b903      	cbnz	r3, 8007f14 <__sflush_r+0x7c>
 8007f12:	6560      	str	r0, [r4, #84]	; 0x54
 8007f14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f16:	602f      	str	r7, [r5, #0]
 8007f18:	2900      	cmp	r1, #0
 8007f1a:	d0ca      	beq.n	8007eb2 <__sflush_r+0x1a>
 8007f1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f20:	4299      	cmp	r1, r3
 8007f22:	d002      	beq.n	8007f2a <__sflush_r+0x92>
 8007f24:	4628      	mov	r0, r5
 8007f26:	f7ff fae3 	bl	80074f0 <_free_r>
 8007f2a:	2000      	movs	r0, #0
 8007f2c:	6360      	str	r0, [r4, #52]	; 0x34
 8007f2e:	e7c1      	b.n	8007eb4 <__sflush_r+0x1c>
 8007f30:	6a21      	ldr	r1, [r4, #32]
 8007f32:	2301      	movs	r3, #1
 8007f34:	4628      	mov	r0, r5
 8007f36:	47b0      	blx	r6
 8007f38:	1c41      	adds	r1, r0, #1
 8007f3a:	d1c7      	bne.n	8007ecc <__sflush_r+0x34>
 8007f3c:	682b      	ldr	r3, [r5, #0]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d0c4      	beq.n	8007ecc <__sflush_r+0x34>
 8007f42:	2b1d      	cmp	r3, #29
 8007f44:	d001      	beq.n	8007f4a <__sflush_r+0xb2>
 8007f46:	2b16      	cmp	r3, #22
 8007f48:	d101      	bne.n	8007f4e <__sflush_r+0xb6>
 8007f4a:	602f      	str	r7, [r5, #0]
 8007f4c:	e7b1      	b.n	8007eb2 <__sflush_r+0x1a>
 8007f4e:	89a3      	ldrh	r3, [r4, #12]
 8007f50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f54:	81a3      	strh	r3, [r4, #12]
 8007f56:	e7ad      	b.n	8007eb4 <__sflush_r+0x1c>
 8007f58:	690f      	ldr	r7, [r1, #16]
 8007f5a:	2f00      	cmp	r7, #0
 8007f5c:	d0a9      	beq.n	8007eb2 <__sflush_r+0x1a>
 8007f5e:	0793      	lsls	r3, r2, #30
 8007f60:	680e      	ldr	r6, [r1, #0]
 8007f62:	bf08      	it	eq
 8007f64:	694b      	ldreq	r3, [r1, #20]
 8007f66:	600f      	str	r7, [r1, #0]
 8007f68:	bf18      	it	ne
 8007f6a:	2300      	movne	r3, #0
 8007f6c:	eba6 0807 	sub.w	r8, r6, r7
 8007f70:	608b      	str	r3, [r1, #8]
 8007f72:	f1b8 0f00 	cmp.w	r8, #0
 8007f76:	dd9c      	ble.n	8007eb2 <__sflush_r+0x1a>
 8007f78:	6a21      	ldr	r1, [r4, #32]
 8007f7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007f7c:	4643      	mov	r3, r8
 8007f7e:	463a      	mov	r2, r7
 8007f80:	4628      	mov	r0, r5
 8007f82:	47b0      	blx	r6
 8007f84:	2800      	cmp	r0, #0
 8007f86:	dc06      	bgt.n	8007f96 <__sflush_r+0xfe>
 8007f88:	89a3      	ldrh	r3, [r4, #12]
 8007f8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f8e:	81a3      	strh	r3, [r4, #12]
 8007f90:	f04f 30ff 	mov.w	r0, #4294967295
 8007f94:	e78e      	b.n	8007eb4 <__sflush_r+0x1c>
 8007f96:	4407      	add	r7, r0
 8007f98:	eba8 0800 	sub.w	r8, r8, r0
 8007f9c:	e7e9      	b.n	8007f72 <__sflush_r+0xda>
 8007f9e:	bf00      	nop
 8007fa0:	20400001 	.word	0x20400001

08007fa4 <_fflush_r>:
 8007fa4:	b538      	push	{r3, r4, r5, lr}
 8007fa6:	690b      	ldr	r3, [r1, #16]
 8007fa8:	4605      	mov	r5, r0
 8007faa:	460c      	mov	r4, r1
 8007fac:	b913      	cbnz	r3, 8007fb4 <_fflush_r+0x10>
 8007fae:	2500      	movs	r5, #0
 8007fb0:	4628      	mov	r0, r5
 8007fb2:	bd38      	pop	{r3, r4, r5, pc}
 8007fb4:	b118      	cbz	r0, 8007fbe <_fflush_r+0x1a>
 8007fb6:	6983      	ldr	r3, [r0, #24]
 8007fb8:	b90b      	cbnz	r3, 8007fbe <_fflush_r+0x1a>
 8007fba:	f000 f887 	bl	80080cc <__sinit>
 8007fbe:	4b14      	ldr	r3, [pc, #80]	; (8008010 <_fflush_r+0x6c>)
 8007fc0:	429c      	cmp	r4, r3
 8007fc2:	d11b      	bne.n	8007ffc <_fflush_r+0x58>
 8007fc4:	686c      	ldr	r4, [r5, #4]
 8007fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d0ef      	beq.n	8007fae <_fflush_r+0xa>
 8007fce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007fd0:	07d0      	lsls	r0, r2, #31
 8007fd2:	d404      	bmi.n	8007fde <_fflush_r+0x3a>
 8007fd4:	0599      	lsls	r1, r3, #22
 8007fd6:	d402      	bmi.n	8007fde <_fflush_r+0x3a>
 8007fd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007fda:	f000 f915 	bl	8008208 <__retarget_lock_acquire_recursive>
 8007fde:	4628      	mov	r0, r5
 8007fe0:	4621      	mov	r1, r4
 8007fe2:	f7ff ff59 	bl	8007e98 <__sflush_r>
 8007fe6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007fe8:	07da      	lsls	r2, r3, #31
 8007fea:	4605      	mov	r5, r0
 8007fec:	d4e0      	bmi.n	8007fb0 <_fflush_r+0xc>
 8007fee:	89a3      	ldrh	r3, [r4, #12]
 8007ff0:	059b      	lsls	r3, r3, #22
 8007ff2:	d4dd      	bmi.n	8007fb0 <_fflush_r+0xc>
 8007ff4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ff6:	f000 f908 	bl	800820a <__retarget_lock_release_recursive>
 8007ffa:	e7d9      	b.n	8007fb0 <_fflush_r+0xc>
 8007ffc:	4b05      	ldr	r3, [pc, #20]	; (8008014 <_fflush_r+0x70>)
 8007ffe:	429c      	cmp	r4, r3
 8008000:	d101      	bne.n	8008006 <_fflush_r+0x62>
 8008002:	68ac      	ldr	r4, [r5, #8]
 8008004:	e7df      	b.n	8007fc6 <_fflush_r+0x22>
 8008006:	4b04      	ldr	r3, [pc, #16]	; (8008018 <_fflush_r+0x74>)
 8008008:	429c      	cmp	r4, r3
 800800a:	bf08      	it	eq
 800800c:	68ec      	ldreq	r4, [r5, #12]
 800800e:	e7da      	b.n	8007fc6 <_fflush_r+0x22>
 8008010:	080088dc 	.word	0x080088dc
 8008014:	080088fc 	.word	0x080088fc
 8008018:	080088bc 	.word	0x080088bc

0800801c <std>:
 800801c:	2300      	movs	r3, #0
 800801e:	b510      	push	{r4, lr}
 8008020:	4604      	mov	r4, r0
 8008022:	e9c0 3300 	strd	r3, r3, [r0]
 8008026:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800802a:	6083      	str	r3, [r0, #8]
 800802c:	8181      	strh	r1, [r0, #12]
 800802e:	6643      	str	r3, [r0, #100]	; 0x64
 8008030:	81c2      	strh	r2, [r0, #14]
 8008032:	6183      	str	r3, [r0, #24]
 8008034:	4619      	mov	r1, r3
 8008036:	2208      	movs	r2, #8
 8008038:	305c      	adds	r0, #92	; 0x5c
 800803a:	f7fd fba5 	bl	8005788 <memset>
 800803e:	4b05      	ldr	r3, [pc, #20]	; (8008054 <std+0x38>)
 8008040:	6263      	str	r3, [r4, #36]	; 0x24
 8008042:	4b05      	ldr	r3, [pc, #20]	; (8008058 <std+0x3c>)
 8008044:	62a3      	str	r3, [r4, #40]	; 0x28
 8008046:	4b05      	ldr	r3, [pc, #20]	; (800805c <std+0x40>)
 8008048:	62e3      	str	r3, [r4, #44]	; 0x2c
 800804a:	4b05      	ldr	r3, [pc, #20]	; (8008060 <std+0x44>)
 800804c:	6224      	str	r4, [r4, #32]
 800804e:	6323      	str	r3, [r4, #48]	; 0x30
 8008050:	bd10      	pop	{r4, pc}
 8008052:	bf00      	nop
 8008054:	0800836d 	.word	0x0800836d
 8008058:	0800838f 	.word	0x0800838f
 800805c:	080083c7 	.word	0x080083c7
 8008060:	080083eb 	.word	0x080083eb

08008064 <_cleanup_r>:
 8008064:	4901      	ldr	r1, [pc, #4]	; (800806c <_cleanup_r+0x8>)
 8008066:	f000 b8af 	b.w	80081c8 <_fwalk_reent>
 800806a:	bf00      	nop
 800806c:	08007fa5 	.word	0x08007fa5

08008070 <__sfmoreglue>:
 8008070:	b570      	push	{r4, r5, r6, lr}
 8008072:	1e4a      	subs	r2, r1, #1
 8008074:	2568      	movs	r5, #104	; 0x68
 8008076:	4355      	muls	r5, r2
 8008078:	460e      	mov	r6, r1
 800807a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800807e:	f7ff fa87 	bl	8007590 <_malloc_r>
 8008082:	4604      	mov	r4, r0
 8008084:	b140      	cbz	r0, 8008098 <__sfmoreglue+0x28>
 8008086:	2100      	movs	r1, #0
 8008088:	e9c0 1600 	strd	r1, r6, [r0]
 800808c:	300c      	adds	r0, #12
 800808e:	60a0      	str	r0, [r4, #8]
 8008090:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008094:	f7fd fb78 	bl	8005788 <memset>
 8008098:	4620      	mov	r0, r4
 800809a:	bd70      	pop	{r4, r5, r6, pc}

0800809c <__sfp_lock_acquire>:
 800809c:	4801      	ldr	r0, [pc, #4]	; (80080a4 <__sfp_lock_acquire+0x8>)
 800809e:	f000 b8b3 	b.w	8008208 <__retarget_lock_acquire_recursive>
 80080a2:	bf00      	nop
 80080a4:	20000548 	.word	0x20000548

080080a8 <__sfp_lock_release>:
 80080a8:	4801      	ldr	r0, [pc, #4]	; (80080b0 <__sfp_lock_release+0x8>)
 80080aa:	f000 b8ae 	b.w	800820a <__retarget_lock_release_recursive>
 80080ae:	bf00      	nop
 80080b0:	20000548 	.word	0x20000548

080080b4 <__sinit_lock_acquire>:
 80080b4:	4801      	ldr	r0, [pc, #4]	; (80080bc <__sinit_lock_acquire+0x8>)
 80080b6:	f000 b8a7 	b.w	8008208 <__retarget_lock_acquire_recursive>
 80080ba:	bf00      	nop
 80080bc:	20000543 	.word	0x20000543

080080c0 <__sinit_lock_release>:
 80080c0:	4801      	ldr	r0, [pc, #4]	; (80080c8 <__sinit_lock_release+0x8>)
 80080c2:	f000 b8a2 	b.w	800820a <__retarget_lock_release_recursive>
 80080c6:	bf00      	nop
 80080c8:	20000543 	.word	0x20000543

080080cc <__sinit>:
 80080cc:	b510      	push	{r4, lr}
 80080ce:	4604      	mov	r4, r0
 80080d0:	f7ff fff0 	bl	80080b4 <__sinit_lock_acquire>
 80080d4:	69a3      	ldr	r3, [r4, #24]
 80080d6:	b11b      	cbz	r3, 80080e0 <__sinit+0x14>
 80080d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080dc:	f7ff bff0 	b.w	80080c0 <__sinit_lock_release>
 80080e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80080e4:	6523      	str	r3, [r4, #80]	; 0x50
 80080e6:	4b13      	ldr	r3, [pc, #76]	; (8008134 <__sinit+0x68>)
 80080e8:	4a13      	ldr	r2, [pc, #76]	; (8008138 <__sinit+0x6c>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80080ee:	42a3      	cmp	r3, r4
 80080f0:	bf04      	itt	eq
 80080f2:	2301      	moveq	r3, #1
 80080f4:	61a3      	streq	r3, [r4, #24]
 80080f6:	4620      	mov	r0, r4
 80080f8:	f000 f820 	bl	800813c <__sfp>
 80080fc:	6060      	str	r0, [r4, #4]
 80080fe:	4620      	mov	r0, r4
 8008100:	f000 f81c 	bl	800813c <__sfp>
 8008104:	60a0      	str	r0, [r4, #8]
 8008106:	4620      	mov	r0, r4
 8008108:	f000 f818 	bl	800813c <__sfp>
 800810c:	2200      	movs	r2, #0
 800810e:	60e0      	str	r0, [r4, #12]
 8008110:	2104      	movs	r1, #4
 8008112:	6860      	ldr	r0, [r4, #4]
 8008114:	f7ff ff82 	bl	800801c <std>
 8008118:	68a0      	ldr	r0, [r4, #8]
 800811a:	2201      	movs	r2, #1
 800811c:	2109      	movs	r1, #9
 800811e:	f7ff ff7d 	bl	800801c <std>
 8008122:	68e0      	ldr	r0, [r4, #12]
 8008124:	2202      	movs	r2, #2
 8008126:	2112      	movs	r1, #18
 8008128:	f7ff ff78 	bl	800801c <std>
 800812c:	2301      	movs	r3, #1
 800812e:	61a3      	str	r3, [r4, #24]
 8008130:	e7d2      	b.n	80080d8 <__sinit+0xc>
 8008132:	bf00      	nop
 8008134:	08008538 	.word	0x08008538
 8008138:	08008065 	.word	0x08008065

0800813c <__sfp>:
 800813c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800813e:	4607      	mov	r7, r0
 8008140:	f7ff ffac 	bl	800809c <__sfp_lock_acquire>
 8008144:	4b1e      	ldr	r3, [pc, #120]	; (80081c0 <__sfp+0x84>)
 8008146:	681e      	ldr	r6, [r3, #0]
 8008148:	69b3      	ldr	r3, [r6, #24]
 800814a:	b913      	cbnz	r3, 8008152 <__sfp+0x16>
 800814c:	4630      	mov	r0, r6
 800814e:	f7ff ffbd 	bl	80080cc <__sinit>
 8008152:	3648      	adds	r6, #72	; 0x48
 8008154:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008158:	3b01      	subs	r3, #1
 800815a:	d503      	bpl.n	8008164 <__sfp+0x28>
 800815c:	6833      	ldr	r3, [r6, #0]
 800815e:	b30b      	cbz	r3, 80081a4 <__sfp+0x68>
 8008160:	6836      	ldr	r6, [r6, #0]
 8008162:	e7f7      	b.n	8008154 <__sfp+0x18>
 8008164:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008168:	b9d5      	cbnz	r5, 80081a0 <__sfp+0x64>
 800816a:	4b16      	ldr	r3, [pc, #88]	; (80081c4 <__sfp+0x88>)
 800816c:	60e3      	str	r3, [r4, #12]
 800816e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008172:	6665      	str	r5, [r4, #100]	; 0x64
 8008174:	f000 f847 	bl	8008206 <__retarget_lock_init_recursive>
 8008178:	f7ff ff96 	bl	80080a8 <__sfp_lock_release>
 800817c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008180:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008184:	6025      	str	r5, [r4, #0]
 8008186:	61a5      	str	r5, [r4, #24]
 8008188:	2208      	movs	r2, #8
 800818a:	4629      	mov	r1, r5
 800818c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008190:	f7fd fafa 	bl	8005788 <memset>
 8008194:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008198:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800819c:	4620      	mov	r0, r4
 800819e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081a0:	3468      	adds	r4, #104	; 0x68
 80081a2:	e7d9      	b.n	8008158 <__sfp+0x1c>
 80081a4:	2104      	movs	r1, #4
 80081a6:	4638      	mov	r0, r7
 80081a8:	f7ff ff62 	bl	8008070 <__sfmoreglue>
 80081ac:	4604      	mov	r4, r0
 80081ae:	6030      	str	r0, [r6, #0]
 80081b0:	2800      	cmp	r0, #0
 80081b2:	d1d5      	bne.n	8008160 <__sfp+0x24>
 80081b4:	f7ff ff78 	bl	80080a8 <__sfp_lock_release>
 80081b8:	230c      	movs	r3, #12
 80081ba:	603b      	str	r3, [r7, #0]
 80081bc:	e7ee      	b.n	800819c <__sfp+0x60>
 80081be:	bf00      	nop
 80081c0:	08008538 	.word	0x08008538
 80081c4:	ffff0001 	.word	0xffff0001

080081c8 <_fwalk_reent>:
 80081c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081cc:	4606      	mov	r6, r0
 80081ce:	4688      	mov	r8, r1
 80081d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80081d4:	2700      	movs	r7, #0
 80081d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081da:	f1b9 0901 	subs.w	r9, r9, #1
 80081de:	d505      	bpl.n	80081ec <_fwalk_reent+0x24>
 80081e0:	6824      	ldr	r4, [r4, #0]
 80081e2:	2c00      	cmp	r4, #0
 80081e4:	d1f7      	bne.n	80081d6 <_fwalk_reent+0xe>
 80081e6:	4638      	mov	r0, r7
 80081e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ec:	89ab      	ldrh	r3, [r5, #12]
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d907      	bls.n	8008202 <_fwalk_reent+0x3a>
 80081f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081f6:	3301      	adds	r3, #1
 80081f8:	d003      	beq.n	8008202 <_fwalk_reent+0x3a>
 80081fa:	4629      	mov	r1, r5
 80081fc:	4630      	mov	r0, r6
 80081fe:	47c0      	blx	r8
 8008200:	4307      	orrs	r7, r0
 8008202:	3568      	adds	r5, #104	; 0x68
 8008204:	e7e9      	b.n	80081da <_fwalk_reent+0x12>

08008206 <__retarget_lock_init_recursive>:
 8008206:	4770      	bx	lr

08008208 <__retarget_lock_acquire_recursive>:
 8008208:	4770      	bx	lr

0800820a <__retarget_lock_release_recursive>:
 800820a:	4770      	bx	lr

0800820c <__swhatbuf_r>:
 800820c:	b570      	push	{r4, r5, r6, lr}
 800820e:	460e      	mov	r6, r1
 8008210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008214:	2900      	cmp	r1, #0
 8008216:	b096      	sub	sp, #88	; 0x58
 8008218:	4614      	mov	r4, r2
 800821a:	461d      	mov	r5, r3
 800821c:	da07      	bge.n	800822e <__swhatbuf_r+0x22>
 800821e:	2300      	movs	r3, #0
 8008220:	602b      	str	r3, [r5, #0]
 8008222:	89b3      	ldrh	r3, [r6, #12]
 8008224:	061a      	lsls	r2, r3, #24
 8008226:	d410      	bmi.n	800824a <__swhatbuf_r+0x3e>
 8008228:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800822c:	e00e      	b.n	800824c <__swhatbuf_r+0x40>
 800822e:	466a      	mov	r2, sp
 8008230:	f000 f902 	bl	8008438 <_fstat_r>
 8008234:	2800      	cmp	r0, #0
 8008236:	dbf2      	blt.n	800821e <__swhatbuf_r+0x12>
 8008238:	9a01      	ldr	r2, [sp, #4]
 800823a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800823e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008242:	425a      	negs	r2, r3
 8008244:	415a      	adcs	r2, r3
 8008246:	602a      	str	r2, [r5, #0]
 8008248:	e7ee      	b.n	8008228 <__swhatbuf_r+0x1c>
 800824a:	2340      	movs	r3, #64	; 0x40
 800824c:	2000      	movs	r0, #0
 800824e:	6023      	str	r3, [r4, #0]
 8008250:	b016      	add	sp, #88	; 0x58
 8008252:	bd70      	pop	{r4, r5, r6, pc}

08008254 <__smakebuf_r>:
 8008254:	898b      	ldrh	r3, [r1, #12]
 8008256:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008258:	079d      	lsls	r5, r3, #30
 800825a:	4606      	mov	r6, r0
 800825c:	460c      	mov	r4, r1
 800825e:	d507      	bpl.n	8008270 <__smakebuf_r+0x1c>
 8008260:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008264:	6023      	str	r3, [r4, #0]
 8008266:	6123      	str	r3, [r4, #16]
 8008268:	2301      	movs	r3, #1
 800826a:	6163      	str	r3, [r4, #20]
 800826c:	b002      	add	sp, #8
 800826e:	bd70      	pop	{r4, r5, r6, pc}
 8008270:	ab01      	add	r3, sp, #4
 8008272:	466a      	mov	r2, sp
 8008274:	f7ff ffca 	bl	800820c <__swhatbuf_r>
 8008278:	9900      	ldr	r1, [sp, #0]
 800827a:	4605      	mov	r5, r0
 800827c:	4630      	mov	r0, r6
 800827e:	f7ff f987 	bl	8007590 <_malloc_r>
 8008282:	b948      	cbnz	r0, 8008298 <__smakebuf_r+0x44>
 8008284:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008288:	059a      	lsls	r2, r3, #22
 800828a:	d4ef      	bmi.n	800826c <__smakebuf_r+0x18>
 800828c:	f023 0303 	bic.w	r3, r3, #3
 8008290:	f043 0302 	orr.w	r3, r3, #2
 8008294:	81a3      	strh	r3, [r4, #12]
 8008296:	e7e3      	b.n	8008260 <__smakebuf_r+0xc>
 8008298:	4b0d      	ldr	r3, [pc, #52]	; (80082d0 <__smakebuf_r+0x7c>)
 800829a:	62b3      	str	r3, [r6, #40]	; 0x28
 800829c:	89a3      	ldrh	r3, [r4, #12]
 800829e:	6020      	str	r0, [r4, #0]
 80082a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082a4:	81a3      	strh	r3, [r4, #12]
 80082a6:	9b00      	ldr	r3, [sp, #0]
 80082a8:	6163      	str	r3, [r4, #20]
 80082aa:	9b01      	ldr	r3, [sp, #4]
 80082ac:	6120      	str	r0, [r4, #16]
 80082ae:	b15b      	cbz	r3, 80082c8 <__smakebuf_r+0x74>
 80082b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082b4:	4630      	mov	r0, r6
 80082b6:	f000 f8d1 	bl	800845c <_isatty_r>
 80082ba:	b128      	cbz	r0, 80082c8 <__smakebuf_r+0x74>
 80082bc:	89a3      	ldrh	r3, [r4, #12]
 80082be:	f023 0303 	bic.w	r3, r3, #3
 80082c2:	f043 0301 	orr.w	r3, r3, #1
 80082c6:	81a3      	strh	r3, [r4, #12]
 80082c8:	89a0      	ldrh	r0, [r4, #12]
 80082ca:	4305      	orrs	r5, r0
 80082cc:	81a5      	strh	r5, [r4, #12]
 80082ce:	e7cd      	b.n	800826c <__smakebuf_r+0x18>
 80082d0:	08008065 	.word	0x08008065

080082d4 <_malloc_usable_size_r>:
 80082d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082d8:	1f18      	subs	r0, r3, #4
 80082da:	2b00      	cmp	r3, #0
 80082dc:	bfbc      	itt	lt
 80082de:	580b      	ldrlt	r3, [r1, r0]
 80082e0:	18c0      	addlt	r0, r0, r3
 80082e2:	4770      	bx	lr

080082e4 <_raise_r>:
 80082e4:	291f      	cmp	r1, #31
 80082e6:	b538      	push	{r3, r4, r5, lr}
 80082e8:	4604      	mov	r4, r0
 80082ea:	460d      	mov	r5, r1
 80082ec:	d904      	bls.n	80082f8 <_raise_r+0x14>
 80082ee:	2316      	movs	r3, #22
 80082f0:	6003      	str	r3, [r0, #0]
 80082f2:	f04f 30ff 	mov.w	r0, #4294967295
 80082f6:	bd38      	pop	{r3, r4, r5, pc}
 80082f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80082fa:	b112      	cbz	r2, 8008302 <_raise_r+0x1e>
 80082fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008300:	b94b      	cbnz	r3, 8008316 <_raise_r+0x32>
 8008302:	4620      	mov	r0, r4
 8008304:	f000 f830 	bl	8008368 <_getpid_r>
 8008308:	462a      	mov	r2, r5
 800830a:	4601      	mov	r1, r0
 800830c:	4620      	mov	r0, r4
 800830e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008312:	f000 b817 	b.w	8008344 <_kill_r>
 8008316:	2b01      	cmp	r3, #1
 8008318:	d00a      	beq.n	8008330 <_raise_r+0x4c>
 800831a:	1c59      	adds	r1, r3, #1
 800831c:	d103      	bne.n	8008326 <_raise_r+0x42>
 800831e:	2316      	movs	r3, #22
 8008320:	6003      	str	r3, [r0, #0]
 8008322:	2001      	movs	r0, #1
 8008324:	e7e7      	b.n	80082f6 <_raise_r+0x12>
 8008326:	2400      	movs	r4, #0
 8008328:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800832c:	4628      	mov	r0, r5
 800832e:	4798      	blx	r3
 8008330:	2000      	movs	r0, #0
 8008332:	e7e0      	b.n	80082f6 <_raise_r+0x12>

08008334 <raise>:
 8008334:	4b02      	ldr	r3, [pc, #8]	; (8008340 <raise+0xc>)
 8008336:	4601      	mov	r1, r0
 8008338:	6818      	ldr	r0, [r3, #0]
 800833a:	f7ff bfd3 	b.w	80082e4 <_raise_r>
 800833e:	bf00      	nop
 8008340:	2000000c 	.word	0x2000000c

08008344 <_kill_r>:
 8008344:	b538      	push	{r3, r4, r5, lr}
 8008346:	4d07      	ldr	r5, [pc, #28]	; (8008364 <_kill_r+0x20>)
 8008348:	2300      	movs	r3, #0
 800834a:	4604      	mov	r4, r0
 800834c:	4608      	mov	r0, r1
 800834e:	4611      	mov	r1, r2
 8008350:	602b      	str	r3, [r5, #0]
 8008352:	f7f9 f8b7 	bl	80014c4 <_kill>
 8008356:	1c43      	adds	r3, r0, #1
 8008358:	d102      	bne.n	8008360 <_kill_r+0x1c>
 800835a:	682b      	ldr	r3, [r5, #0]
 800835c:	b103      	cbz	r3, 8008360 <_kill_r+0x1c>
 800835e:	6023      	str	r3, [r4, #0]
 8008360:	bd38      	pop	{r3, r4, r5, pc}
 8008362:	bf00      	nop
 8008364:	2000053c 	.word	0x2000053c

08008368 <_getpid_r>:
 8008368:	f7f9 b8a4 	b.w	80014b4 <_getpid>

0800836c <__sread>:
 800836c:	b510      	push	{r4, lr}
 800836e:	460c      	mov	r4, r1
 8008370:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008374:	f000 f894 	bl	80084a0 <_read_r>
 8008378:	2800      	cmp	r0, #0
 800837a:	bfab      	itete	ge
 800837c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800837e:	89a3      	ldrhlt	r3, [r4, #12]
 8008380:	181b      	addge	r3, r3, r0
 8008382:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008386:	bfac      	ite	ge
 8008388:	6563      	strge	r3, [r4, #84]	; 0x54
 800838a:	81a3      	strhlt	r3, [r4, #12]
 800838c:	bd10      	pop	{r4, pc}

0800838e <__swrite>:
 800838e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008392:	461f      	mov	r7, r3
 8008394:	898b      	ldrh	r3, [r1, #12]
 8008396:	05db      	lsls	r3, r3, #23
 8008398:	4605      	mov	r5, r0
 800839a:	460c      	mov	r4, r1
 800839c:	4616      	mov	r6, r2
 800839e:	d505      	bpl.n	80083ac <__swrite+0x1e>
 80083a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083a4:	2302      	movs	r3, #2
 80083a6:	2200      	movs	r2, #0
 80083a8:	f000 f868 	bl	800847c <_lseek_r>
 80083ac:	89a3      	ldrh	r3, [r4, #12]
 80083ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80083b6:	81a3      	strh	r3, [r4, #12]
 80083b8:	4632      	mov	r2, r6
 80083ba:	463b      	mov	r3, r7
 80083bc:	4628      	mov	r0, r5
 80083be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083c2:	f000 b817 	b.w	80083f4 <_write_r>

080083c6 <__sseek>:
 80083c6:	b510      	push	{r4, lr}
 80083c8:	460c      	mov	r4, r1
 80083ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083ce:	f000 f855 	bl	800847c <_lseek_r>
 80083d2:	1c43      	adds	r3, r0, #1
 80083d4:	89a3      	ldrh	r3, [r4, #12]
 80083d6:	bf15      	itete	ne
 80083d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80083da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80083de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80083e2:	81a3      	strheq	r3, [r4, #12]
 80083e4:	bf18      	it	ne
 80083e6:	81a3      	strhne	r3, [r4, #12]
 80083e8:	bd10      	pop	{r4, pc}

080083ea <__sclose>:
 80083ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083ee:	f000 b813 	b.w	8008418 <_close_r>
	...

080083f4 <_write_r>:
 80083f4:	b538      	push	{r3, r4, r5, lr}
 80083f6:	4d07      	ldr	r5, [pc, #28]	; (8008414 <_write_r+0x20>)
 80083f8:	4604      	mov	r4, r0
 80083fa:	4608      	mov	r0, r1
 80083fc:	4611      	mov	r1, r2
 80083fe:	2200      	movs	r2, #0
 8008400:	602a      	str	r2, [r5, #0]
 8008402:	461a      	mov	r2, r3
 8008404:	f7f9 f895 	bl	8001532 <_write>
 8008408:	1c43      	adds	r3, r0, #1
 800840a:	d102      	bne.n	8008412 <_write_r+0x1e>
 800840c:	682b      	ldr	r3, [r5, #0]
 800840e:	b103      	cbz	r3, 8008412 <_write_r+0x1e>
 8008410:	6023      	str	r3, [r4, #0]
 8008412:	bd38      	pop	{r3, r4, r5, pc}
 8008414:	2000053c 	.word	0x2000053c

08008418 <_close_r>:
 8008418:	b538      	push	{r3, r4, r5, lr}
 800841a:	4d06      	ldr	r5, [pc, #24]	; (8008434 <_close_r+0x1c>)
 800841c:	2300      	movs	r3, #0
 800841e:	4604      	mov	r4, r0
 8008420:	4608      	mov	r0, r1
 8008422:	602b      	str	r3, [r5, #0]
 8008424:	f7f9 f8a1 	bl	800156a <_close>
 8008428:	1c43      	adds	r3, r0, #1
 800842a:	d102      	bne.n	8008432 <_close_r+0x1a>
 800842c:	682b      	ldr	r3, [r5, #0]
 800842e:	b103      	cbz	r3, 8008432 <_close_r+0x1a>
 8008430:	6023      	str	r3, [r4, #0]
 8008432:	bd38      	pop	{r3, r4, r5, pc}
 8008434:	2000053c 	.word	0x2000053c

08008438 <_fstat_r>:
 8008438:	b538      	push	{r3, r4, r5, lr}
 800843a:	4d07      	ldr	r5, [pc, #28]	; (8008458 <_fstat_r+0x20>)
 800843c:	2300      	movs	r3, #0
 800843e:	4604      	mov	r4, r0
 8008440:	4608      	mov	r0, r1
 8008442:	4611      	mov	r1, r2
 8008444:	602b      	str	r3, [r5, #0]
 8008446:	f7f9 f89c 	bl	8001582 <_fstat>
 800844a:	1c43      	adds	r3, r0, #1
 800844c:	d102      	bne.n	8008454 <_fstat_r+0x1c>
 800844e:	682b      	ldr	r3, [r5, #0]
 8008450:	b103      	cbz	r3, 8008454 <_fstat_r+0x1c>
 8008452:	6023      	str	r3, [r4, #0]
 8008454:	bd38      	pop	{r3, r4, r5, pc}
 8008456:	bf00      	nop
 8008458:	2000053c 	.word	0x2000053c

0800845c <_isatty_r>:
 800845c:	b538      	push	{r3, r4, r5, lr}
 800845e:	4d06      	ldr	r5, [pc, #24]	; (8008478 <_isatty_r+0x1c>)
 8008460:	2300      	movs	r3, #0
 8008462:	4604      	mov	r4, r0
 8008464:	4608      	mov	r0, r1
 8008466:	602b      	str	r3, [r5, #0]
 8008468:	f7f9 f89b 	bl	80015a2 <_isatty>
 800846c:	1c43      	adds	r3, r0, #1
 800846e:	d102      	bne.n	8008476 <_isatty_r+0x1a>
 8008470:	682b      	ldr	r3, [r5, #0]
 8008472:	b103      	cbz	r3, 8008476 <_isatty_r+0x1a>
 8008474:	6023      	str	r3, [r4, #0]
 8008476:	bd38      	pop	{r3, r4, r5, pc}
 8008478:	2000053c 	.word	0x2000053c

0800847c <_lseek_r>:
 800847c:	b538      	push	{r3, r4, r5, lr}
 800847e:	4d07      	ldr	r5, [pc, #28]	; (800849c <_lseek_r+0x20>)
 8008480:	4604      	mov	r4, r0
 8008482:	4608      	mov	r0, r1
 8008484:	4611      	mov	r1, r2
 8008486:	2200      	movs	r2, #0
 8008488:	602a      	str	r2, [r5, #0]
 800848a:	461a      	mov	r2, r3
 800848c:	f7f9 f894 	bl	80015b8 <_lseek>
 8008490:	1c43      	adds	r3, r0, #1
 8008492:	d102      	bne.n	800849a <_lseek_r+0x1e>
 8008494:	682b      	ldr	r3, [r5, #0]
 8008496:	b103      	cbz	r3, 800849a <_lseek_r+0x1e>
 8008498:	6023      	str	r3, [r4, #0]
 800849a:	bd38      	pop	{r3, r4, r5, pc}
 800849c:	2000053c 	.word	0x2000053c

080084a0 <_read_r>:
 80084a0:	b538      	push	{r3, r4, r5, lr}
 80084a2:	4d07      	ldr	r5, [pc, #28]	; (80084c0 <_read_r+0x20>)
 80084a4:	4604      	mov	r4, r0
 80084a6:	4608      	mov	r0, r1
 80084a8:	4611      	mov	r1, r2
 80084aa:	2200      	movs	r2, #0
 80084ac:	602a      	str	r2, [r5, #0]
 80084ae:	461a      	mov	r2, r3
 80084b0:	f7f9 f822 	bl	80014f8 <_read>
 80084b4:	1c43      	adds	r3, r0, #1
 80084b6:	d102      	bne.n	80084be <_read_r+0x1e>
 80084b8:	682b      	ldr	r3, [r5, #0]
 80084ba:	b103      	cbz	r3, 80084be <_read_r+0x1e>
 80084bc:	6023      	str	r3, [r4, #0]
 80084be:	bd38      	pop	{r3, r4, r5, pc}
 80084c0:	2000053c 	.word	0x2000053c

080084c4 <_init>:
 80084c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084c6:	bf00      	nop
 80084c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084ca:	bc08      	pop	{r3}
 80084cc:	469e      	mov	lr, r3
 80084ce:	4770      	bx	lr

080084d0 <_fini>:
 80084d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084d2:	bf00      	nop
 80084d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084d6:	bc08      	pop	{r3}
 80084d8:	469e      	mov	lr, r3
 80084da:	4770      	bx	lr
