
Testing BSR reg, reg
BSR src(0x0000) = undefined, ZF=1
BSR src(0x0001) = 0, ZF=0
BSR src(0x0002) = 1, ZF=0
BSR src(0x0004) = 2, ZF=0
BSR src(0x0008) = 3, ZF=0
BSR src(0x0010) = 4, ZF=0
BSR src(0x0020) = 5, ZF=0
BSR src(0x0040) = 6, ZF=0
BSR src(0x0080) = 7, ZF=0
BSR src(0x0100) = 8, ZF=0
BSR src(0x0200) = 9, ZF=0
BSR src(0x0400) = 10, ZF=0
BSR src(0x0800) = 11, ZF=0
BSR src(0x1000) = 12, ZF=0
BSR src(0x2000) = 13, ZF=0
BSR src(0x4000) = 14, ZF=0
BSR src(0x8000) = 15, ZF=0
BSR src(0xaaaa) = 15, ZF=0
BSR src(0x5555) = 14, ZF=0
BSR src(0x00ff) = 7, ZF=0
BSR src(0x00000000) = undefined, ZF=1
BSR src(0x00000001) = 0, ZF=0
BSR src(0x80000000) = 31, ZF=0
BSR src(0x00010000) = 16, ZF=0
BSR src(0x00008000) = 15, ZF=0
BSR src(0x40000000) = 30, ZF=0
BSR src(0x00000010) = 4, ZF=0
BSR src(0x00000020) = 5, ZF=0
BSR src(0x00000040) = 6, ZF=0
BSR src(0x00000080) = 7, ZF=0
BSR src(0x00000100) = 8, ZF=0
BSR src(0x00000200) = 9, ZF=0
BSR src(0x00000400) = 10, ZF=0
BSR src(0x00000800) = 11, ZF=0
BSR src(0x00001000) = 12, ZF=0
BSR src(0x00002000) = 13, ZF=0
BSR src(0x00004000) = 14, ZF=0
BSR src(0x00008000) = 15, ZF=0
BSR src(0x00100000) = 20, ZF=0
BSR src(0x00200000) = 21, ZF=0
BSR src(0x00400000) = 22, ZF=0
BSR src(0x00800000) = 23, ZF=0
BSR src(0x01000000) = 24, ZF=0
BSR src(0x02000000) = 25, ZF=0
BSR src(0x04000000) = 26, ZF=0
BSR src(0x08000000) = 27, ZF=0
BSR src(0x10000000) = 28, ZF=0
BSR src(0x20000000) = 29, ZF=0
BSR src(0x40000000) = 30, ZF=0
BSR src(0x80000000) = 31, ZF=0
BSR src(0xaaaaaaaa) = 31, ZF=0
BSR src(0x55555555) = 30, ZF=0
BSR src(0x0000000000000000) = undefined, ZF=1
BSR src(0x0000000000000001) = 0, ZF=0
BSR src(0x8000000000000000) = 63, ZF=0
BSR src(0x0000000000001000) = 12, ZF=0
BSR src(0x0000000100000000) = 32, ZF=0
BSR src(0x1000000000000000) = 60, ZF=0
BSR src(0x0000000000000002) = 1, ZF=0
BSR src(0x0000000000000004) = 2, ZF=0
BSR src(0x0000000000000008) = 3, ZF=0
BSR src(0x0000000000000010) = 4, ZF=0
BSR src(0x0000000000000020) = 5, ZF=0
BSR src(0x0000000000000040) = 6, ZF=0
BSR src(0x0000000000000080) = 7, ZF=0
BSR src(0x0000000000000100) = 8, ZF=0
BSR src(0x0000000000000200) = 9, ZF=0
BSR src(0x0000000000000400) = 10, ZF=0
BSR src(0x0000000000000800) = 11, ZF=0
BSR src(0x0000000000001000) = 12, ZF=0
BSR src(0x0000000000002000) = 13, ZF=0
BSR src(0x0000000000004000) = 14, ZF=0
BSR src(0x0000000000008000) = 15, ZF=0
BSR src(0x0000000000010000) = 16, ZF=0
BSR src(0x0000000000020000) = 17, ZF=0
BSR src(0x0000000000040000) = 18, ZF=0
BSR src(0x0000000000080000) = 19, ZF=0
BSR src(0x0000000000100000) = 20, ZF=0
BSR src(0x0000000000200000) = 21, ZF=0
BSR src(0x0000000000400000) = 22, ZF=0
BSR src(0x0000000000800000) = 23, ZF=0
BSR src(0x0000000001000000) = 24, ZF=0
BSR src(0x0000000002000000) = 25, ZF=0
BSR src(0x0000000004000000) = 26, ZF=0
BSR src(0x0000000008000000) = 27, ZF=0
BSR src(0x0000000010000000) = 28, ZF=0
BSR src(0x0000000020000000) = 29, ZF=0
BSR src(0x0000000040000000) = 30, ZF=0
BSR src(0x0000000080000000) = 31, ZF=0
BSR src(0x0000000100000000) = 32, ZF=0
BSR src(0x0000000200000000) = 33, ZF=0
BSR src(0x0000000400000000) = 34, ZF=0
BSR src(0x0000000800000000) = 35, ZF=0
BSR src(0x0000001000000000) = 36, ZF=0
BSR src(0x0000002000000000) = 37, ZF=0
BSR src(0x0000004000000000) = 38, ZF=0
BSR src(0x0000008000000000) = 39, ZF=0
BSR src(0x0000010000000000) = 40, ZF=0
BSR src(0x0000020000000000) = 41, ZF=0
BSR src(0x0000040000000000) = 42, ZF=0
BSR src(0x0000080000000000) = 43, ZF=0
BSR src(0x0000100000000000) = 44, ZF=0
BSR src(0x0000200000000000) = 45, ZF=0
BSR src(0x0000400000000000) = 46, ZF=0
BSR src(0x0000800000000000) = 47, ZF=0
BSR src(0x0001000000000000) = 48, ZF=0
BSR src(0x0002000000000000) = 49, ZF=0
BSR src(0x0004000000000000) = 50, ZF=0
BSR src(0x0008000000000000) = 51, ZF=0
BSR src(0x0010000000000000) = 52, ZF=0
BSR src(0x0020000000000000) = 53, ZF=0
BSR src(0x0040000000000000) = 54, ZF=0
BSR src(0x0080000000000000) = 55, ZF=0
BSR src(0x0100000000000000) = 56, ZF=0
BSR src(0x0200000000000000) = 57, ZF=0
BSR src(0x0400000000000000) = 58, ZF=0
BSR src(0x0800000000000000) = 59, ZF=0
BSR src(0x1000000000000000) = 60, ZF=0
BSR src(0x2000000000000000) = 61, ZF=0
BSR src(0x4000000000000000) = 62, ZF=0
BSR src(0x8000000000000000) = 63, ZF=0
BSR src(0xaaaaaaaaaaaaaaaa) = 63, ZF=0
BSR src(0x5555555555555555) = 62, ZF=0

Testing BSR reg, mem
BSR mem(0x0000000000000000) = undefined, ZF=1
BSR mem(0x0000000000000001) = 0, ZF=0
BSR mem(0x0000000080000000) = 31, ZF=0
BSR mem(0x0000000000010000) = 16, ZF=0
BSR mem(0x0000000000000001) = 0, ZF=0
BSR mem(0x8000000000000000) = 63, ZF=0
BSR mem(0x0000000100000000) = 32, ZF=0

BSR tests completed.
