\hypertarget{union_p_o_r_t___d_i_r_c_l_r___type}{}\doxysection{PORT\+\_\+\+DIRCLR\+\_\+\+Type Union Reference}
\label{union_p_o_r_t___d_i_r_c_l_r___type}\index{PORT\_DIRCLR\_Type@{PORT\_DIRCLR\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___d_i_r_c_l_r___type_a42ce90fc856636677368d5e214d9dcdd}{DIRCLR}}:32\\
\} \mbox{\hyperlink{union_p_o_r_t___d_i_r_c_l_r___type_a7b64aaae4a77d39ca9da6b1ae2ffc846}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_p_o_r_t___d_i_r_c_l_r___type_abaab4a7953c1876d842df2131c64b857}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_p_o_r_t___d_i_r_c_l_r___type_a7b64aaae4a77d39ca9da6b1ae2ffc846}\label{union_p_o_r_t___d_i_r_c_l_r___type_a7b64aaae4a77d39ca9da6b1ae2ffc846}} 
\index{PORT\_DIRCLR\_Type@{PORT\_DIRCLR\_Type}!bit@{bit}}
\index{bit@{bit}!PORT\_DIRCLR\_Type@{PORT\_DIRCLR\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  PORT\+\_\+\+DIRCLR\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___d_i_r_c_l_r___type_a42ce90fc856636677368d5e214d9dcdd}\label{union_p_o_r_t___d_i_r_c_l_r___type_a42ce90fc856636677368d5e214d9dcdd}} 
\index{PORT\_DIRCLR\_Type@{PORT\_DIRCLR\_Type}!DIRCLR@{DIRCLR}}
\index{DIRCLR@{DIRCLR}!PORT\_DIRCLR\_Type@{PORT\_DIRCLR\_Type}}
\doxysubsubsection{\texorpdfstring{DIRCLR}{DIRCLR}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+DIRCLR\+\_\+\+Type\+::\+DIRCLR}

bit\+: 0..31 \mbox{\hyperlink{struct_port}{Port}} Data Direction Clear ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___d_i_r_c_l_r___type_abaab4a7953c1876d842df2131c64b857}\label{union_p_o_r_t___d_i_r_c_l_r___type_abaab4a7953c1876d842df2131c64b857}} 
\index{PORT\_DIRCLR\_Type@{PORT\_DIRCLR\_Type}!reg@{reg}}
\index{reg@{reg}!PORT\_DIRCLR\_Type@{PORT\_DIRCLR\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+DIRCLR\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
