<stg><name>compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten27"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i13 0, i13 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc194

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc194:0 %indvar_flatten27_load = load i13 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="indvar_flatten27_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc194:1 %icmp_ln243 = icmp_eq  i13 %indvar_flatten27_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln243"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc194:2 %add_ln243 = add i13 %indvar_flatten27_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln243"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc194:3 %br_ln243 = br i1 %icmp_ln243, void %fpga_resource_limit_hint.for.inc194.13_begin, void %for.inc210.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:4 %icmp_ln244 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:5 %select_ln250 = select i1 %icmp_ln244, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln250"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:6 %add_ln243_1 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln243_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:7 %select_ln250_1 = select i1 %icmp_ln244, i7 %add_ln243_1, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln250_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:10 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:11 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:12 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:13 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln250, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:14 %zext_ln250 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln250"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:15 %trunc_ln250 = trunc i7 %select_ln250_1

]]></Node>
<StgValue><ssdm name="trunc_ln250"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:16 %add_ln4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln250, i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:17 %zext_ln250_1 = zext i11 %add_ln4

]]></Node>
<StgValue><ssdm name="zext_ln250_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:18 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln250_1

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:19 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln250_1

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:20 %trunc_ln250_1 = trunc i7 %select_ln250

]]></Node>
<StgValue><ssdm name="trunc_ln250_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:21 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:22 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:24 %reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln250

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:25 %reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln250

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:26 %reg_file_6_0_load = load i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:27 %reg_file_6_1_load = load i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:30 %br_ln252 = br i1 %trunc_ln250_1, void %arrayidx184919.case.0, void %arrayidx184919.case.1

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.15_end:0 %specresourcelimit_ln253 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_32, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln253"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc194.15_end:1 %rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend52"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.15_end:2 %specresourcelimit_ln253 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln253"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc194.15_end:3 %rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend50"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.15_end:4 %specresourcelimit_ln253 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_20, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln253"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc194.15_end:5 %rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend48"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc194.15_end:6 %add_ln244 = add i7 %select_ln250, i7 1

]]></Node>
<StgValue><ssdm name="add_ln244"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.15_end:7 %store_ln244 = store i13 %add_ln243, i13 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.15_end:8 %store_ln244 = store i7 %select_ln250_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.15_end:9 %store_ln244 = store i7 %add_ln244, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.15_end:10 %br_ln244 = br void %for.inc194

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:21 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:22 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:23 %val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln250_1

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:26 %reg_file_6_0_load = load i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:27 %reg_file_6_1_load = load i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:28 %val2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %trunc_ln250_1

]]></Node>
<StgValue><ssdm name="val2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="5" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:29 %div2 = hdiv i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="66" st_id="3" stage="4" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:29 %div2 = hdiv i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="67" st_id="4" stage="3" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:29 %div2 = hdiv i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="68" st_id="5" stage="2" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:29 %div2 = hdiv i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
for.inc210.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_243_16_VITIS_LOOP_244_17_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:8 %specpipeline_ln249 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln249"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:9 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc194.13_begin:29 %div2 = hdiv i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln250_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx184919.case.0:0 %store_ln252 = store i16 %div2, i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln250_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx184919.case.0:1 %br_ln252 = br void %fpga_resource_limit_hint.for.inc194.15_end

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln250_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx184919.case.1:0 %store_ln252 = store i16 %div2, i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln250_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx184919.case.1:1 %br_ln252 = br void %fpga_resource_limit_hint.for.inc194.15_end

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="96" name="reg_file_6_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="reg_file_6_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="reg_file_2_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="reg_file_2_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="101" from="StgValue_100" to="j" fromId="100" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_100" to="i" fromId="100" toId="10">
</dataflow>
<dataflow id="103" from="StgValue_100" to="indvar_flatten27" fromId="100" toId="11">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="106" from="reg_file_6_1" to="specmemcore_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specmemcore_ln0" fromId="109" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specmemcore_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="104" toId="13">
</dataflow>
<dataflow id="114" from="reg_file_6_0" to="specmemcore_ln0" fromId="97" toId="13">
</dataflow>
<dataflow id="115" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_109" to="specmemcore_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_111" to="specmemcore_ln0" fromId="111" toId="13">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="119" from="reg_file_2_1" to="specmemcore_ln0" fromId="98" toId="14">
</dataflow>
<dataflow id="120" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="14">
</dataflow>
<dataflow id="121" from="StgValue_109" to="specmemcore_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="122" from="StgValue_111" to="specmemcore_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="104" toId="15">
</dataflow>
<dataflow id="124" from="reg_file_2_0" to="specmemcore_ln0" fromId="99" toId="15">
</dataflow>
<dataflow id="125" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="15">
</dataflow>
<dataflow id="126" from="StgValue_109" to="specmemcore_ln0" fromId="109" toId="15">
</dataflow>
<dataflow id="127" from="StgValue_111" to="specmemcore_ln0" fromId="111" toId="15">
</dataflow>
<dataflow id="129" from="StgValue_128" to="store_ln0" fromId="128" toId="16">
</dataflow>
<dataflow id="130" from="indvar_flatten27" to="store_ln0" fromId="11" toId="16">
</dataflow>
<dataflow id="132" from="StgValue_131" to="store_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="133" from="i" to="store_ln0" fromId="10" toId="17">
</dataflow>
<dataflow id="134" from="StgValue_131" to="store_ln0" fromId="131" toId="18">
</dataflow>
<dataflow id="135" from="j" to="store_ln0" fromId="9" toId="18">
</dataflow>
<dataflow id="136" from="indvar_flatten27" to="indvar_flatten27_load" fromId="11" toId="20">
</dataflow>
<dataflow id="137" from="indvar_flatten27_load" to="icmp_ln243" fromId="20" toId="21">
</dataflow>
<dataflow id="139" from="StgValue_138" to="icmp_ln243" fromId="138" toId="21">
</dataflow>
<dataflow id="140" from="indvar_flatten27_load" to="add_ln243" fromId="20" toId="22">
</dataflow>
<dataflow id="142" from="StgValue_141" to="add_ln243" fromId="141" toId="22">
</dataflow>
<dataflow id="143" from="icmp_ln243" to="br_ln243" fromId="21" toId="23">
</dataflow>
<dataflow id="144" from="j" to="j_load" fromId="9" toId="24">
</dataflow>
<dataflow id="145" from="i" to="i_load" fromId="10" toId="25">
</dataflow>
<dataflow id="146" from="j_load" to="icmp_ln244" fromId="24" toId="26">
</dataflow>
<dataflow id="148" from="StgValue_147" to="icmp_ln244" fromId="147" toId="26">
</dataflow>
<dataflow id="149" from="icmp_ln244" to="select_ln250" fromId="26" toId="27">
</dataflow>
<dataflow id="150" from="StgValue_131" to="select_ln250" fromId="131" toId="27">
</dataflow>
<dataflow id="151" from="j_load" to="select_ln250" fromId="24" toId="27">
</dataflow>
<dataflow id="152" from="i_load" to="add_ln243_1" fromId="25" toId="28">
</dataflow>
<dataflow id="154" from="StgValue_153" to="add_ln243_1" fromId="153" toId="28">
</dataflow>
<dataflow id="155" from="icmp_ln244" to="select_ln250_1" fromId="26" toId="29">
</dataflow>
<dataflow id="156" from="add_ln243_1" to="select_ln250_1" fromId="28" toId="29">
</dataflow>
<dataflow id="157" from="i_load" to="select_ln250_1" fromId="25" toId="29">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="158" toId="30">
</dataflow>
<dataflow id="161" from="empty_53" to="rbegin" fromId="160" toId="30">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="158" toId="31">
</dataflow>
<dataflow id="164" from="empty_33" to="rbegin7" fromId="163" toId="31">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecRegionBegin" to="rbegin8" fromId="158" toId="32">
</dataflow>
<dataflow id="167" from="empty_51" to="rbegin8" fromId="166" toId="32">
</dataflow>
<dataflow id="169" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="168" toId="33">
</dataflow>
<dataflow id="170" from="select_ln250" to="lshr_ln" fromId="27" toId="33">
</dataflow>
<dataflow id="171" from="StgValue_100" to="lshr_ln" fromId="100" toId="33">
</dataflow>
<dataflow id="173" from="StgValue_172" to="lshr_ln" fromId="172" toId="33">
</dataflow>
<dataflow id="174" from="lshr_ln" to="zext_ln250" fromId="33" toId="34">
</dataflow>
<dataflow id="175" from="select_ln250_1" to="trunc_ln250" fromId="29" toId="35">
</dataflow>
<dataflow id="177" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln4" fromId="176" toId="36">
</dataflow>
<dataflow id="178" from="trunc_ln250" to="add_ln4" fromId="35" toId="36">
</dataflow>
<dataflow id="179" from="lshr_ln" to="add_ln4" fromId="33" toId="36">
</dataflow>
<dataflow id="180" from="add_ln4" to="zext_ln250_1" fromId="36" toId="37">
</dataflow>
<dataflow id="181" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="99" toId="38">
</dataflow>
<dataflow id="183" from="StgValue_182" to="reg_file_2_0_addr" fromId="182" toId="38">
</dataflow>
<dataflow id="184" from="zext_ln250_1" to="reg_file_2_0_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="185" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="98" toId="39">
</dataflow>
<dataflow id="186" from="StgValue_182" to="reg_file_2_1_addr" fromId="182" toId="39">
</dataflow>
<dataflow id="187" from="zext_ln250_1" to="reg_file_2_1_addr" fromId="37" toId="39">
</dataflow>
<dataflow id="188" from="select_ln250" to="trunc_ln250_1" fromId="27" toId="40">
</dataflow>
<dataflow id="189" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="38" toId="41">
</dataflow>
<dataflow id="190" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="39" toId="42">
</dataflow>
<dataflow id="191" from="reg_file_6_0" to="reg_file_6_0_addr" fromId="97" toId="43">
</dataflow>
<dataflow id="192" from="StgValue_182" to="reg_file_6_0_addr" fromId="182" toId="43">
</dataflow>
<dataflow id="193" from="zext_ln250" to="reg_file_6_0_addr" fromId="34" toId="43">
</dataflow>
<dataflow id="194" from="reg_file_6_1" to="reg_file_6_1_addr" fromId="96" toId="44">
</dataflow>
<dataflow id="195" from="StgValue_182" to="reg_file_6_1_addr" fromId="182" toId="44">
</dataflow>
<dataflow id="196" from="zext_ln250" to="reg_file_6_1_addr" fromId="34" toId="44">
</dataflow>
<dataflow id="197" from="reg_file_6_0_addr" to="reg_file_6_0_load" fromId="43" toId="45">
</dataflow>
<dataflow id="198" from="reg_file_6_1_addr" to="reg_file_6_1_load" fromId="44" toId="46">
</dataflow>
<dataflow id="199" from="trunc_ln250_1" to="br_ln252" fromId="40" toId="47">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln253" fromId="200" toId="48">
</dataflow>
<dataflow id="203" from="StgValue_202" to="specresourcelimit_ln253" fromId="202" toId="48">
</dataflow>
<dataflow id="205" from="empty_32" to="specresourcelimit_ln253" fromId="204" toId="48">
</dataflow>
<dataflow id="207" from="empty_28" to="specresourcelimit_ln253" fromId="206" toId="48">
</dataflow>
<dataflow id="208" from="empty_28" to="specresourcelimit_ln253" fromId="206" toId="48">
</dataflow>
<dataflow id="209" from="empty_28" to="specresourcelimit_ln253" fromId="206" toId="48">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecRegionEnd" to="rend52" fromId="210" toId="49">
</dataflow>
<dataflow id="212" from="empty_51" to="rend52" fromId="166" toId="49">
</dataflow>
<dataflow id="213" from="rbegin8" to="rend52" fromId="32" toId="49">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln253" fromId="200" toId="50">
</dataflow>
<dataflow id="215" from="StgValue_202" to="specresourcelimit_ln253" fromId="202" toId="50">
</dataflow>
<dataflow id="217" from="empty_19" to="specresourcelimit_ln253" fromId="216" toId="50">
</dataflow>
<dataflow id="218" from="empty_28" to="specresourcelimit_ln253" fromId="206" toId="50">
</dataflow>
<dataflow id="219" from="empty_28" to="specresourcelimit_ln253" fromId="206" toId="50">
</dataflow>
<dataflow id="220" from="empty_28" to="specresourcelimit_ln253" fromId="206" toId="50">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecRegionEnd" to="rend50" fromId="210" toId="51">
</dataflow>
<dataflow id="222" from="empty_33" to="rend50" fromId="163" toId="51">
</dataflow>
<dataflow id="223" from="rbegin7" to="rend50" fromId="31" toId="51">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln253" fromId="200" toId="52">
</dataflow>
<dataflow id="225" from="StgValue_202" to="specresourcelimit_ln253" fromId="202" toId="52">
</dataflow>
<dataflow id="227" from="empty_20" to="specresourcelimit_ln253" fromId="226" toId="52">
</dataflow>
<dataflow id="228" from="empty_28" to="specresourcelimit_ln253" fromId="206" toId="52">
</dataflow>
<dataflow id="229" from="empty_28" to="specresourcelimit_ln253" fromId="206" toId="52">
</dataflow>
<dataflow id="230" from="empty_28" to="specresourcelimit_ln253" fromId="206" toId="52">
</dataflow>
<dataflow id="231" from="_ssdm_op_SpecRegionEnd" to="rend48" fromId="210" toId="53">
</dataflow>
<dataflow id="232" from="empty_53" to="rend48" fromId="160" toId="53">
</dataflow>
<dataflow id="233" from="rbegin" to="rend48" fromId="30" toId="53">
</dataflow>
<dataflow id="234" from="select_ln250" to="add_ln244" fromId="27" toId="54">
</dataflow>
<dataflow id="235" from="StgValue_153" to="add_ln244" fromId="153" toId="54">
</dataflow>
<dataflow id="236" from="add_ln243" to="store_ln244" fromId="22" toId="55">
</dataflow>
<dataflow id="237" from="indvar_flatten27" to="store_ln244" fromId="11" toId="55">
</dataflow>
<dataflow id="238" from="select_ln250_1" to="store_ln244" fromId="29" toId="56">
</dataflow>
<dataflow id="239" from="i" to="store_ln244" fromId="10" toId="56">
</dataflow>
<dataflow id="240" from="add_ln244" to="store_ln244" fromId="54" toId="57">
</dataflow>
<dataflow id="241" from="j" to="store_ln244" fromId="9" toId="57">
</dataflow>
<dataflow id="242" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="38" toId="59">
</dataflow>
<dataflow id="243" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="39" toId="60">
</dataflow>
<dataflow id="245" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="val1" fromId="244" toId="61">
</dataflow>
<dataflow id="246" from="reg_file_2_0_load" to="val1" fromId="59" toId="61">
</dataflow>
<dataflow id="247" from="reg_file_2_1_load" to="val1" fromId="60" toId="61">
</dataflow>
<dataflow id="248" from="trunc_ln250_1" to="val1" fromId="40" toId="61">
</dataflow>
<dataflow id="249" from="reg_file_6_0_addr" to="reg_file_6_0_load" fromId="43" toId="62">
</dataflow>
<dataflow id="250" from="reg_file_6_1_addr" to="reg_file_6_1_load" fromId="44" toId="63">
</dataflow>
<dataflow id="251" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="val2" fromId="244" toId="64">
</dataflow>
<dataflow id="252" from="reg_file_6_0_load" to="val2" fromId="62" toId="64">
</dataflow>
<dataflow id="253" from="reg_file_6_1_load" to="val2" fromId="63" toId="64">
</dataflow>
<dataflow id="254" from="trunc_ln250_1" to="val2" fromId="40" toId="64">
</dataflow>
<dataflow id="255" from="val1" to="div2" fromId="61" toId="65">
</dataflow>
<dataflow id="256" from="val2" to="div2" fromId="64" toId="65">
</dataflow>
<dataflow id="257" from="val1" to="div2" fromId="61" toId="66">
</dataflow>
<dataflow id="258" from="val2" to="div2" fromId="64" toId="66">
</dataflow>
<dataflow id="259" from="val1" to="div2" fromId="61" toId="67">
</dataflow>
<dataflow id="260" from="val2" to="div2" fromId="64" toId="67">
</dataflow>
<dataflow id="261" from="val1" to="div2" fromId="61" toId="68">
</dataflow>
<dataflow id="262" from="val2" to="div2" fromId="64" toId="68">
</dataflow>
<dataflow id="264" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="263" toId="69">
</dataflow>
<dataflow id="266" from="VITIS_LOOP_243_16_VITIS_LOOP_244_17_str" to="specloopname_ln0" fromId="265" toId="69">
</dataflow>
<dataflow id="268" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="267" toId="70">
</dataflow>
<dataflow id="270" from="StgValue_269" to="empty" fromId="269" toId="70">
</dataflow>
<dataflow id="271" from="StgValue_269" to="empty" fromId="269" toId="70">
</dataflow>
<dataflow id="272" from="StgValue_269" to="empty" fromId="269" toId="70">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecPipeline" to="specpipeline_ln249" fromId="273" toId="71">
</dataflow>
<dataflow id="275" from="StgValue_100" to="specpipeline_ln249" fromId="100" toId="71">
</dataflow>
<dataflow id="277" from="StgValue_276" to="specpipeline_ln249" fromId="276" toId="71">
</dataflow>
<dataflow id="278" from="StgValue_276" to="specpipeline_ln249" fromId="276" toId="71">
</dataflow>
<dataflow id="279" from="StgValue_276" to="specpipeline_ln249" fromId="276" toId="71">
</dataflow>
<dataflow id="280" from="empty_28" to="specpipeline_ln249" fromId="206" toId="71">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="263" toId="72">
</dataflow>
<dataflow id="283" from="empty_35" to="specloopname_ln132" fromId="282" toId="72">
</dataflow>
<dataflow id="284" from="val1" to="div2" fromId="61" toId="73">
</dataflow>
<dataflow id="285" from="val2" to="div2" fromId="64" toId="73">
</dataflow>
<dataflow id="286" from="div2" to="store_ln252" fromId="73" toId="74">
</dataflow>
<dataflow id="287" from="reg_file_2_0_addr" to="store_ln252" fromId="38" toId="74">
</dataflow>
<dataflow id="288" from="div2" to="store_ln252" fromId="73" toId="76">
</dataflow>
<dataflow id="289" from="reg_file_2_1_addr" to="store_ln252" fromId="39" toId="76">
</dataflow>
<dataflow id="290" from="icmp_ln243" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="291" from="trunc_ln250_1" to="StgValue_7" fromId="40" toId="7">
</dataflow>
<dataflow id="292" from="icmp_ln243" to="StgValue_6" fromId="21" toId="6">
</dataflow>
</dataflows>


</stg>
