;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -507, @-920
	ADD 249, @60
	CMP -507, @-920
	SLT 150, @92
	JMZ 210, 30
	MOV -817, <-20
	SUB 12, @10
	ADD 210, 60
	SUB -7, <-420
	JMN @-72, #702
	MOV -1, <-20
	SUB 0, -1
	SUB 12, @10
	SLT 700, 600
	SUB -7, <-420
	SUB -7, <-670
	CMP -507, @-920
	SUB @127, @106
	SUB 12, @-10
	JMP 0, -1
	SPL @127, 180
	SUB @121, 106
	SLT 700, 600
	JMN @77, #700
	SUB 0, -1
	SLT 150, @92
	SUB @121, 106
	CMP #12, @200
	CMP #12, @200
	SPL -507, -920
	ADD #470, <-0
	SLT 700, 600
	SLT 700, 600
	JMP @172, #200
	JMP @172, #200
	JMP @172, #200
	CMP 700, 600
	SUB @127, @106
	SUB @127, @106
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB @127, @106
	JMP @12, #201
	CMP -7, <-420
	CMP -7, <-420
