verilog xil_defaultlib --include "../../../../DMA_test.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../DMA_test.srcs/sources_1/bd/design_2/ipshared/2d50/hdl" --include "../../../../DMA_test.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" \
"../../../bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v" \
"../../../bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v" \
"../../../bd/design_2/ip/design_2_xbar_1/sim/design_2_xbar_1.v" \
"../../../bd/design_2/ip/design_2_blk_mem_gen_0_0/sim/design_2_blk_mem_gen_0_0.v" \
"../../../bd/design_2/sim/design_2.v" \
"../../../bd/design_2/ip/design_2_auto_us_0/sim/design_2_auto_us_0.v" \
"../../../bd/design_2/ip/design_2_auto_us_1/sim/design_2_auto_us_1.v" \
"../../../bd/design_2/ip/design_2_auto_pc_0/sim/design_2_auto_pc_0.v" \
"../../../bd/design_2/ip/design_2_auto_ds_0/sim/design_2_auto_ds_0.v" \
"../../../bd/design_2/ip/design_2_auto_pc_2/sim/design_2_auto_pc_2.v" \
"../../../bd/design_2/ip/design_2_auto_pc_1/sim/design_2_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
