###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-20.ucsd.edu)
#  Generated on:      Tue Mar  4 01:00:11 2025
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[34]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_34_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.345
= Slack Time                   -0.545
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.183
     = Beginpoint Arrival Time       1.183
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_34_ | CP ^        |        |       |   1.183 |    0.638 | 
     | core_instance/psum_mem_instance/Q_reg_34_ | CP ^ -> Q v | EDFQD4 | 0.159 |   1.342 |    0.797 | 
     |                                           | out[34] v   |        | 0.003 |   1.345 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[29]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_29_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.343
= Slack Time                   -0.543
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.179
     = Beginpoint Arrival Time       1.179
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_29_ | CP ^        |        |       |   1.179 |    0.636 | 
     | core_instance/psum_mem_instance/Q_reg_29_ | CP ^ -> Q v | EDFQD4 | 0.161 |   1.340 |    0.797 | 
     |                                           | out[29] v   |        | 0.003 |   1.343 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[23]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_23_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.341
= Slack Time                   -0.541
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.179
     = Beginpoint Arrival Time       1.179
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_23_ | CP ^        |        |       |   1.179 |    0.638 | 
     | core_instance/psum_mem_instance/Q_reg_23_ | CP ^ -> Q v | EDFQD4 | 0.160 |   1.338 |    0.797 | 
     |                                           | out[23] v   |        | 0.003 |   1.341 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[71]                                     (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_71_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.243
= Slack Time                   -0.443
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.868
     = Beginpoint Arrival Time       0.868
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_71_ | CP ^        |        |       |   0.868 |    0.425 | 
     | core_instance/psum_mem_instance/Q_reg_71_ | CP ^ -> Q ^ | EDFQD1 | 0.369 |   1.237 |    0.794 | 
     |                                           | out[71] ^   |        | 0.006 |   1.243 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[101]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_101_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.241
= Slack Time                   -0.441
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.047
     = Beginpoint Arrival Time       1.047
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_101_ | CP ^        |        |       |   1.047 |    0.606 | 
     | core_instance/psum_mem_instance/Q_reg_101_ | CP ^ -> Q v | EDFQD2 | 0.193 |   1.240 |    0.799 | 
     |                                            | out[101] v  |        | 0.001 |   1.241 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 

