

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
aac5d326b1dd6cd3ecb35457bed67f72  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=laplace3d.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS > _cuobjdump_complete_output_qEx5c0"
Parsing file _cuobjdump_complete_output_qEx5c0
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: laplace3d.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: laplace3d.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x403bc0, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z13GPU_laplace3diiiiPfS_" from 0x100 to 0x114 (global memory space) 1
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:63) @$p0.eq bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (_1.ptx:67) @$p0.ne bra l0x000000a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x098 (_1.ptx:71) bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:99) bra l0x00000190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:114) @$p0.eq bra l0x00000220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220 (_1.ptx:122) l0x00000220: set.ne.s32.s32 $p1/$r4, $r8, $r124;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a8 (_1.ptx:139) @$p1.ne bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:154) l0x00000318: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x328 (_1.ptx:156) @$p0.eq bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0 (_1.ptx:172) l0x000003a0: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3c0 (_1.ptx:176) @$p1.ne bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (_1.ptx:207) l0x000004b0: nop;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3d8 (_1.ptx:179) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3e8 (_1.ptx:181) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f8 (_1.ptx:183) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x408 (_1.ptx:185) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x418 (_1.ptx:187) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x428 (_1.ptx:189) @$p1.ne bra l0x00000448;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x440 (_1.ptx:192) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4d0 (_1.ptx:211) @$p1.ne bra l0x00000298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:212) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6zDNCm"
Running: cat _ptx_6zDNCm | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_10uw2I
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_10uw2I --output-file  /dev/null 2> _ptx_6zDNCminfo"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=4080, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6zDNCm _ptx2_10uw2I _ptx_6zDNCminfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

Grid dimensions: 256 x 256 x 100
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

Copy u1 to device: 411.869995 (ms) 

 dimGrid  = 8 32 1 
 dimBlock = 32 8 1 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13GPU_laplace3diiiiPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
kernel '_Z13GPU_laplace3diiiiPfS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: CTA/core = 10, limited by: regs
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
GPGPU-Sim PTX: WARNING (_1.ptx:87) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 6 finished CTA #2 (170905,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(170906,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (170956,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(170957,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (171107,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(171108,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (171473,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(171474,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (171574,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(171575,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (172097,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(172098,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (174018,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(174019,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (174843,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(174844,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (175651,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(175652,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (175872,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(175873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (177052,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(177053,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (177224,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(177225,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (177472,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(177473,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (178254,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(178255,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (179939,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(179940,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (180481,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(180482,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (180609,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(180610,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (181849,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(181850,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (183174,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(183175,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (183616,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(183617,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (183708,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(183709,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (184082,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(184083,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (185603,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(185604,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (187666,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(187667,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (188755,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(188756,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (189316,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(189317,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (189952,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(189953,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (191783,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(191784,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (191979,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(191980,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (192506,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(192507,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (193008,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(193009,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (193729,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(193730,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (204319,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(204320,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (204356,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(204357,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (204853,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(204854,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (204864,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(204865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (206398,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(206399,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (211268,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(211269,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (211935,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(211936,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (213411,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(213412,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (214485,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(214486,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (215022,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(215023,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (216793,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(216794,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (217239,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(217240,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (224311,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(224312,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (224774,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(224775,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (232359,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(232360,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (236258,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(236259,0)
GPGPU-Sim uArch: Shader 4 finished CTA #9 (236425,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(236426,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (236698,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(236699,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (237146,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(237147,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (237416,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(237417,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (238511,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(238512,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (238958,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(238959,0)
GPGPU-Sim uArch: Shader 13 finished CTA #9 (241102,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(241103,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (247708,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(247709,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (297265,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(297266,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (297935,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(297936,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (302497,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(302498,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (304896,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(304897,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (306006,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(306007,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (306081,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(306082,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (306160,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(306161,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (306243,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(306244,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (307695,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(307696,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (308054,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(308055,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (308751,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(308752,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (311363,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(311364,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (312413,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(312414,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (354054,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(354055,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (354290,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(354291,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (354688,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(354689,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (355332,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(355333,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (355548,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(355549,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (356748,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(356749,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (357427,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(357428,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (362909,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(362910,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (363716,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(363717,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (370822,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(370823,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (372664,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(372665,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (373210,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(373211,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (373377,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(373378,0)
GPGPU-Sim uArch: Shader 10 finished CTA #8 (375057,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(375058,0)
GPGPU-Sim uArch: Shader 9 finished CTA #8 (375307,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(375308,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (377932,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(377933,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (378191,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(378192,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (380492,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(380493,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (381560,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(381561,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (381707,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(381708,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (381954,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(381955,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (386396,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(386397,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (386566,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(386567,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (386987,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(386988,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (387020,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(387021,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (387430,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(387431,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (395102,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(395103,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (395381,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(395382,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (395824,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(395825,0)
GPGPU-Sim uArch: Shader 2 finished CTA #9 (399703,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(399704,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (399780,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(399781,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (399844,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(399845,0)
GPGPU-Sim uArch: Shader 0 finished CTA #8 (401273,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(401274,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (402562,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(402563,0)
GPGPU-Sim uArch: Shader 10 finished CTA #9 (402797,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(402798,0)
GPGPU-Sim uArch: Shader 9 finished CTA #9 (402965,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(402966,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (404222,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(404223,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (405835,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(405836,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (407493,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(407494,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (408672,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(408673,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (408767,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(408768,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (409197,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(409198,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (409482,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(409483,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (409831,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(409832,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (414424,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(414425,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (415006,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(415007,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (417301,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(417302,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (417411,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (417675,0), 9 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (417699,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (418569,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (420208,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (420254,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (420561,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (421466,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (421843,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (422475,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (422927,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (425104,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (427456,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (432176,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (437183,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (439981,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (441428,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #9 (441730,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (445589,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (446046,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (450021,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (450161,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (451411,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (469654,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (543652,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (543762,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (544478,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (545403,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (546804,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (546910,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (548945,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (548946,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (550211,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (550261,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (551384,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (552890,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (569586,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (569714,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (571017,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (572583,0), 9 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (573457,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (576145,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (579068,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (580740,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (581622,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (581672,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (582153,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (582575,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #8 (582898,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (583040,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #8 (583076,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (588707,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (589325,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (594862,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (595416,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (595639,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (598355,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (599445,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (608977,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (609239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (610691,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (611336,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (611493,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (614652,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (615566,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (626744,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (627098,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #9 (627567,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (631548,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (634753,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (637758,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (639901,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (640256,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (640704,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (641369,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (643908,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (644255,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (644442,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (644485,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (644568,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (644917,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (646137,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (647330,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (650313,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (651173,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (656155,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (656996,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (657242,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (664471,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (664476,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (669731,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (679047,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (694812,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (703236,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (708970,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (709274,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (714333,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (715361,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (715720,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (715841,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (715859,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (716115,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (716373,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (716496,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (723598,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #8 (725760,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (725773,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (726033,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (727589,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (730981,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (731084,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (731451,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (731909,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (738216,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (740133,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (741927,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 8 finished CTA #7 (742619,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (745710,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #8 (746621,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (747626,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (747835,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (748011,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (749492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (749602,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (749886,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (751758,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #7 (755242,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 10 finished CTA #9 (755655,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #9 (757031,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #9 (757069,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (759902,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (760488,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (760591,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (764640,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (779061,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (779281,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #9 (787608,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (789691,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (796209,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (802928,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: GPU detected kernel '_Z13GPU_laplace3diiiiPfS_' finished on shader 1.
kernel_name = _Z13GPU_laplace3diiiiPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 802929
gpu_sim_insn = 356907776
gpu_ipc =     444.5073
gpu_tot_sim_cycle = 802929
gpu_tot_sim_insn = 356907776
gpu_tot_ipc =     444.5073
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 662189
gpu_stall_icnt2sh    = 4213354
gpu_total_sim_rate=330164

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6993716
	L1I_total_cache_misses = 3014
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4789
L1D_cache:
	L1D_cache_core[0]: Access = 62600, Miss = 62600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 274804
	L1D_cache_core[1]: Access = 71800, Miss = 71800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 277287
	L1D_cache_core[2]: Access = 67600, Miss = 67600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 259098
	L1D_cache_core[3]: Access = 66400, Miss = 66397, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 245177
	L1D_cache_core[4]: Access = 61300, Miss = 61300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 265590
	L1D_cache_core[5]: Access = 63100, Miss = 63100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 234365
	L1D_cache_core[6]: Access = 64900, Miss = 64896, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 238988
	L1D_cache_core[7]: Access = 67600, Miss = 67600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 250104
	L1D_cache_core[8]: Access = 62200, Miss = 62200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 238921
	L1D_cache_core[9]: Access = 68700, Miss = 68700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 240630
	L1D_cache_core[10]: Access = 66900, Miss = 66900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 247748
	L1D_cache_core[11]: Access = 60300, Miss = 60300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 236103
	L1D_cache_core[12]: Access = 62600, Miss = 62600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 247669
	L1D_cache_core[13]: Access = 58400, Miss = 58400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 227073
	L1D_total_cache_accesses = 904400
	L1D_total_cache_misses = 904393
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 3483557
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.066
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 699593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3419455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64102
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6990702
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3014
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 
distro:
14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 7556, 7556, 7565, 6033, 6033, 6033, 6033, 6033, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 
gpgpu_n_tot_thrd_icount = 416711680
gpgpu_n_tot_w_icount = 13022240
gpgpu_n_stall_shd_mem = 3903157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 699593
gpgpu_n_mem_write_global = 204800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8586000
gpgpu_n_store_insn = 6553600
gpgpu_n_shmem_insn = 58069600
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3903157
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6461714	W0_Idle:97368	W0_Scoreboard:1675272	W1:153600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6000	W10:90000	W11:0	W12:768	W13:0	W14:0	W15:0	W16:0	W17:0	W18:18000	W19:0	W20:278192	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1009656	W32:11466024
Stall[0]:  512144 Stall[1]:  509779 Stall[2]:  480689 Stall[3]:  454659 Stall[4]:  478740 Stall[5]:  439928 Stall[6]:  441382 Stall[7]:  464664 Stall[8]:  438378 Stall[9]:  454100 Stall[10]:  462546 Stall[11]:  446246 Stall[12]:  449281 Stall[13]:  429178 
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5596744 {8:699593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27852800 {136:204800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95144648 {136:699593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1638400 {8:204800,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x831fba80, atomic=0 1 entries : 0x7fe39f4dac70 :  mf: uid=11591262, sid01:w30, part=0, addr=0x831fba80, load , size=128, unknown  status = IN_PARTITION_DRAM (802920), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1047298 n_nop=675568 n_act=44071 n_pre=44055 n_req=141802 n_rd=215336 n_write=68268 bw_util=0.5416
n_activity=990243 dram_eff=0.5728
bk0: 12088a 785062i bk1: 13740a 752436i bk2: 13142a 764949i bk3: 13586a 755557i bk4: 12354a 784886i bk5: 13648a 766068i bk6: 13090a 745902i bk7: 14796a 721267i bk8: 13326a 770522i bk9: 14294a 770836i bk10: 12108a 783541i bk11: 13412a 762690i bk12: 13254a 760891i bk13: 14762a 730819i bk14: 13632a 757547i bk15: 14104a 763226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.90996
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1047298 n_nop=681750 n_act=43524 n_pre=43508 n_req=139258 n_rd=210248 n_write=68268 bw_util=0.5319
n_activity=986898 dram_eff=0.5644
bk0: 13444a 767358i bk1: 12698a 777991i bk2: 14370a 747998i bk3: 11556a 795060i bk4: 13172a 785790i bk5: 12426a 781037i bk6: 14764a 724203i bk7: 13200a 745982i bk8: 14442a 760777i bk9: 11520a 813027i bk10: 12954a 776149i bk11: 12706a 776623i bk12: 14286a 742743i bk13: 11766a 780035i bk14: 14446a 757312i bk15: 12498a 783972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.49061
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1047298 n_nop=672816 n_act=45461 n_pre=45445 n_req=141788 n_rd=215308 n_write=68268 bw_util=0.5415
n_activity=991810 dram_eff=0.5718
bk0: 13692a 756696i bk1: 12060a 775025i bk2: 13898a 750997i bk3: 13260a 759368i bk4: 13840a 765829i bk5: 12608a 774371i bk6: 14560a 721092i bk7: 13056a 739165i bk8: 14150a 768770i bk9: 13090a 768563i bk10: 13312a 763220i bk11: 12642a 776366i bk12: 14500a 728838i bk13: 13290a 753215i bk14: 14340a 760093i bk15: 13010a 765948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.95477
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1047298 n_nop=680476 n_act=44124 n_pre=44108 n_req=139295 n_rd=210322 n_write=68268 bw_util=0.532
n_activity=985919 dram_eff=0.5651
bk0: 12244a 785363i bk1: 13440a 755614i bk2: 11400a 795995i bk3: 13994a 747778i bk4: 12738a 783137i bk5: 13426a 771487i bk6: 12918a 754188i bk7: 15004a 711111i bk8: 11782a 811084i bk9: 14172a 761905i bk10: 13002a 767045i bk11: 13312a 763653i bk12: 12036a 777783i bk13: 14354a 737620i bk14: 12270a 789375i bk15: 14230a 760498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.63617
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x831fbe80, atomic=0 1 entries : 0x7fe39f556630 :  mf: uid=11591261, sid01:w31, part=4, addr=0x831fbe80, load , size=128, unknown  status = IN_PARTITION_DRAM (802926), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1047298 n_nop=675610 n_act=44063 n_pre=44047 n_req=141789 n_rd=215314 n_write=68264 bw_util=0.5415
n_activity=990434 dram_eff=0.5726
bk0: 12194a 786700i bk1: 13942a 746843i bk2: 13110a 767206i bk3: 13724a 747917i bk4: 12118a 789310i bk5: 13752a 756565i bk6: 12986a 757202i bk7: 15012a 711398i bk8: 13440a 775035i bk9: 14058a 770092i bk10: 12570a 784432i bk11: 13440a 760649i bk12: 13332a 764672i bk13: 14468a 727200i bk14: 13232a 772044i bk15: 13936a 764649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.97821
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1047298 n_nop=682810 n_act=43008 n_pre=42992 n_req=139244 n_rd=210224 n_write=68264 bw_util=0.5318
n_activity=986378 dram_eff=0.5647
bk0: 13386a 768969i bk1: 12972a 771740i bk2: 14252a 751221i bk3: 11292a 798681i bk4: 12984a 788406i bk5: 12130a 781721i bk6: 14836a 730220i bk7: 12916a 747319i bk8: 14158a 772668i bk9: 11742a 804134i bk10: 13372a 775917i bk11: 13148a 767030i bk12: 14474a 746498i bk13: 11938a 777963i bk14: 14402a 763610i bk15: 12222a 785422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.49936

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70096, Miss = 51497, Miss_rate = 0.735, Pending_hits = 1429, Reservation_fails = 4004
L2_cache_bank[1]: Access = 80666, Miss = 56171, Miss_rate = 0.696, Pending_hits = 2268, Reservation_fails = 7656
L2_cache_bank[2]: Access = 80696, Miss = 55939, Miss_rate = 0.693, Pending_hits = 2050, Reservation_fails = 5969
L2_cache_bank[3]: Access = 70065, Miss = 49185, Miss_rate = 0.702, Pending_hits = 1713, Reservation_fails = 2110
L2_cache_bank[4]: Access = 80695, Miss = 56146, Miss_rate = 0.696, Pending_hits = 2265, Reservation_fails = 8409
L2_cache_bank[5]: Access = 70066, Miss = 51508, Miss_rate = 0.735, Pending_hits = 1515, Reservation_fails = 4035
L2_cache_bank[6]: Access = 70094, Miss = 49195, Miss_rate = 0.702, Pending_hits = 1717, Reservation_fails = 2638
L2_cache_bank[7]: Access = 80665, Miss = 55966, Miss_rate = 0.694, Pending_hits = 2146, Reservation_fails = 7400
L2_cache_bank[8]: Access = 70094, Miss = 51491, Miss_rate = 0.735, Pending_hits = 1505, Reservation_fails = 3788
L2_cache_bank[9]: Access = 80665, Miss = 56166, Miss_rate = 0.696, Pending_hits = 2352, Reservation_fails = 9078
L2_cache_bank[10]: Access = 80666, Miss = 55932, Miss_rate = 0.693, Pending_hits = 2098, Reservation_fails = 5357
L2_cache_bank[11]: Access = 70065, Miss = 49180, Miss_rate = 0.702, Pending_hits = 1737, Reservation_fails = 1837
L2_total_cache_accesses = 904533
L2_total_cache_misses = 638376
L2_total_cache_miss_rate = 0.7058
L2_total_cache_pending_hits = 22795
L2_total_cache_reservation_fails = 62281
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 243253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22774
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 433566
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45149
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16658
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 474
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.265

icnt_total_pkts_mem_to_simt=3703465
icnt_total_pkts_simt_to_mem=1723733
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.7416
	minimum = 6
	maximum = 379
Network latency average = 18.8701
	minimum = 6
	maximum = 355
Slowest packet = 20865
Flit latency average = 15.529
	minimum = 6
	maximum = 355
Slowest flit = 570864
Fragmentation average = 0.0540207
	minimum = 0
	maximum = 287
Injected packet rate average = 0.0866571
	minimum = 0.0727462 (at node 13)
	maximum = 0.100502 (at node 16)
Accepted packet rate average = 0.0866571
	minimum = 0.0727462 (at node 13)
	maximum = 0.100502 (at node 16)
Injected flit rate average = 0.259971
	minimum = 0.140498 (at node 13)
	maximum = 0.417481 (at node 16)
Accepted flit rate average= 0.259971
	minimum = 0.17228 (at node 17)
	maximum = 0.367467 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.7416 (1 samples)
	minimum = 6 (1 samples)
	maximum = 379 (1 samples)
Network latency average = 18.8701 (1 samples)
	minimum = 6 (1 samples)
	maximum = 355 (1 samples)
Flit latency average = 15.529 (1 samples)
	minimum = 6 (1 samples)
	maximum = 355 (1 samples)
Fragmentation average = 0.0540207 (1 samples)
	minimum = 0 (1 samples)
	maximum = 287 (1 samples)
Injected packet rate average = 0.0866571 (1 samples)
	minimum = 0.0727462 (1 samples)
	maximum = 0.100502 (1 samples)
Accepted packet rate average = 0.0866571 (1 samples)
	minimum = 0.0727462 (1 samples)
	maximum = 0.100502 (1 samples)
Injected flit rate average = 0.259971 (1 samples)
	minimum = 0.140498 (1 samples)
	maximum = 0.417481 (1 samples)
Accepted flit rate average = 0.259971 (1 samples)
	minimum = 0.17228 (1 samples)
	maximum = 0.367467 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 1 sec (1081 sec)
gpgpu_simulation_rate = 330164 (inst/sec)
gpgpu_simulation_rate = 742 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

1x GPU_laplace3d: 1081118.000000 (ms) 

Copy u2 to host: 1792.225952 (ms) 

1x Gold_laplace3d: 78.306999 (ms) 
 

 rms error = 0.000000 
CUDA_SAFE_CALL( cudaFree(d_u1) );
CUDA_SAFE_CALL( cudaFree(d_u2) );
free(h_u1);
free(h_u2);
free(h_u3);

Press ENTER to exit...
