/*
 * SPDX-License-Identifier: Apache-2.0
 *
 * Copyright (c) 2021 ASPEED Technology Inc.
 */

#include <arm/armv7-m.dtsi>
#include <mem.h>
#include <aspeed/ast10x0-irq.h>
#include <zephyr/dt-bindings/clock/ast10x0_clock.h>
#include <zephyr/dt-bindings/reset/ast10x0_reset.h>
#include <zephyr/dt-bindings/otp/ast10x0_otp.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m4f";
			reg = <0>;
		};
	};

	sram0: memory@0 {
		compatible = "mmio-sram";
	};

	soc {
		syscon: syscon@7e6e2000 {
			compatible = "syscon";
			reg = <0x7e6e2000 0x1000>;
			sysclk: sysclk {
				compatible = "aspeed,ast10x0-clock";
				#clock-cells = <1>;
			};

			sysrst: sysrst {
				compatible = "aspeed,ast10x0-reset";
				#reset-cells = <1>;
			};

			pinctrl: pinctrl {
				compatible = "aspeed,pinctrl";
			};

			pinmux: pinmux {
				compatible = "aspeed,pinmux";
			};
		};

		hace: hace@7e6d0000 {
			compatible = "aspeed,hace";
			reg = <0x7e6d0000 0x200
				0x7e6f2800 0x10>;
			clocks = <&sysclk ASPEED_CLK_YCLK>;
			resets = <&sysrst ASPEED_RESET_HACE>;
			status = "disabled";
		};

		espi: espi@7e6ee000 {
			compatible = "aspeed,espi";
			reg = <0x7e6ee000 0x800>;
			interrupts = <INTR_ESPI AST10X0_IRQ_DEFAULT_PRIORITY>;
			aspeed,scu = <&syscon>;
			status = "disabled";
		};

		rsa: rsa@7e6f2000 {
			compatible = "aspeed,rsa";
			reg = <0x7e6f2000 0x100
				0x79000000 0x1800>;
			clocks = <&sysclk ASPEED_CLK_RSACLK>;
			status = "disabled";
		};

		ecdsa: ecdsa@7e6f2000 {
			compatible = "aspeed,ecdsa";
			reg = <0x7e6f2000 0x100
				0x79000000 0x2400>;
			status = "disabled";
		};

		otp: otp@7e6f2000 {
			compatible = "aspeed,otp";
			reg = <0x7e6f2000 0x80>;
			otpcfg = <>;
			otpstrap = <>;
		};

		uart5: serial@7e784000 {
			compatible = "ns16550";
			reg = <0x7e784000 0x1000>;
			interrupts = <8 0>;
			clocks = <&sysclk ASPEED_CLK_UART5>;
			status = "disabled";
			reg-shift = <2>;
		};

		lpc: lpc@7e789000 {
			compatible = "aspeed,lpc";
			reg = <0x7e789000 0x1000>;

			kcs1: kcs1 {
				compatible = "aspeed,kcs";
				interrupts = <INTR_KCS1 AST10X0_IRQ_DEFAULT_PRIORITY>;
				chan = <1>;
				status = "disabled";
			};

			kcs2: kcs2 {
				compatible = "aspeed,kcs";
				interrupts = <INTR_KCS2 AST10X0_IRQ_DEFAULT_PRIORITY>;
				chan = <2>;
				status = "disabled";
			};

			kcs3: kcs3 {
				compatible = "aspeed,kcs";
				interrupts = <INTR_KCS3 AST10X0_IRQ_DEFAULT_PRIORITY>;
				chan = <3>;
				status = "disabled";
			};

			kcs4: kcs4 {
				compatible = "aspeed,kcs";
				interrupts = <INTR_KCS4 AST10X0_IRQ_DEFAULT_PRIORITY>;
				chan = <4>;
				status = "disabled";
			};

			bt: bt {
				compatible = "aspeed,bt";
				interrupts = <INTR_BT AST10X0_IRQ_DEFAULT_PRIORITY>;
				status = "disabled";
			};

			snoop: snoop {
				compatible = "aspeed,snoop";
				interrupts = <INTR_SNOOP AST10X0_IRQ_DEFAULT_PRIORITY>;
				status = "disabled";
			};

			mbox: mbox {
				compatible = "aspeed,mbox";
				interrupts = <INTR_MBOX AST10X0_IRQ_DEFAULT_PRIORITY>;
				status = "disabled";
			};

			pcc: pcc {
				compatible = "aspeed,pcc";
				interrupts = <INTR_PCC AST10X0_IRQ_DEFAULT_PRIORITY>;
				status = "disabled";
			};
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};

#include "ast10x0-pinctrl.dtsi"
