Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 19FFB1BC54F
	for <lists+qemu-devel@lfdr.de>; Tue, 28 Apr 2020 18:35:34 +0200 (CEST)
Received: from localhost ([::1]:38146 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1jTTCm-0000iR-O5
	for lists+qemu-devel@lfdr.de; Tue, 28 Apr 2020 12:35:32 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:33344)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <berrange@redhat.com>) id 1jTT9b-0006Jh-VV
 for qemu-devel@nongnu.org; Tue, 28 Apr 2020 12:32:56 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.90_1)
 (envelope-from <berrange@redhat.com>) id 1jTT6M-00057g-NQ
 for qemu-devel@nongnu.org; Tue, 28 Apr 2020 12:32:15 -0400
Received: from us-smtp-delivery-1.mimecast.com ([207.211.31.120]:41566
 helo=us-smtp-1.mimecast.com)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_CBC_SHA1:256)
 (Exim 4.90_1) (envelope-from <berrange@redhat.com>)
 id 1jTT6M-00057L-7P
 for qemu-devel@nongnu.org; Tue, 28 Apr 2020 12:28:54 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
 s=mimecast20190719; t=1588091333;
 h=from:from:reply-to:reply-to:subject:subject:date:date:
 message-id:message-id:to:to:cc:cc:mime-version:mime-version:
 content-type:content-type:
 content-transfer-encoding:content-transfer-encoding:
 in-reply-to:in-reply-to:references:references;
 bh=cQ8uGKx7dMBvBJt4jTctRiBqNOVrcV0UVnVHDz+Nifo=;
 b=SpopK6IybxID16fT0sDOdmJ6E03LbUvt7g9EAiEg/J+eyO9axMdtIOiy5pXtXSvXRjrT+y
 QCBVG5xIphsgc6TpnvKe3I72Khd0cXDMOuic/EaJSOKpkSFMqBGs6qg25Mtm6LZKSXU/5Z
 ZHUP+9SKuuHI+ZgWY5u79EVgWgzJGoI=
Received: from mimecast-mx01.redhat.com (mimecast-mx01.redhat.com
 [209.132.183.4]) (Using TLS) by relay.mimecast.com with ESMTP id
 us-mta-507-ynTQD_-HNg2ze9GcxRdeGw-1; Tue, 28 Apr 2020 12:28:50 -0400
X-MC-Unique: ynTQD_-HNg2ze9GcxRdeGw-1
Received: from smtp.corp.redhat.com (int-mx05.intmail.prod.int.phx2.redhat.com
 [10.5.11.15])
 (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
 (No client certificate requested)
 by mimecast-mx01.redhat.com (Postfix) with ESMTPS id B6DA164AD6;
 Tue, 28 Apr 2020 16:28:47 +0000 (UTC)
Received: from redhat.com (unknown [10.36.110.58])
 by smtp.corp.redhat.com (Postfix) with ESMTPS id 4BC845D76C;
 Tue, 28 Apr 2020 16:28:39 +0000 (UTC)
Date: Tue, 28 Apr 2020 17:28:36 +0100
From: Daniel =?utf-8?B?UC4gQmVycmFuZ8Op?= <berrange@redhat.com>
To: "Michael S. Tsirkin" <mst@redhat.com>
Subject: Re: [PATCH V2] Add a new PIIX option to control PCI hot unplugging
 of devices on non-root buses
Message-ID: <20200428162836.GI1374620@redhat.com>
References: <1588069012-211196-1-git-send-email-ani.sinha@nutanix.com>
 <20200428120426-mutt-send-email-mst@kernel.org>
MIME-Version: 1.0
In-Reply-To: <20200428120426-mutt-send-email-mst@kernel.org>
User-Agent: Mutt/1.13.3 (2020-01-12)
X-Scanned-By: MIMEDefang 2.79 on 10.5.11.15
X-Mimecast-Spam-Score: 0
X-Mimecast-Originator: redhat.com
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
Content-Disposition: inline
Received-SPF: pass client-ip=207.211.31.120; envelope-from=berrange@redhat.com;
 helo=us-smtp-1.mimecast.com
X-detected-operating-system: by eggs.gnu.org: First seen = 2020/04/28 04:15:05
X-ACL-Warn: Detected OS   = Linux 2.2.x-3.x [generic] [fuzzy]
X-Received-From: 207.211.31.120
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Reply-To: Daniel =?utf-8?B?UC4gQmVycmFuZ8Op?= <berrange@redhat.com>
Cc: Ani Sinha <ani.sinha@nutanix.com>, Eduardo Habkost <ehabkost@redhat.com>,
 qemu-devel@nongnu.org, Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>,
 Igor Mammedov <imammedo@redhat.com>, ani@anisinha.ca,
 Paolo Bonzini <pbonzini@redhat.com>,
 Philippe =?utf-8?Q?Mathieu-Daud=C3=A9?= <philmd@redhat.com>,
 Aurelien Jarno <aurelien@aurel32.net>, Richard Henderson <rth@twiddle.net>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Tue, Apr 28, 2020 at 12:05:47PM -0400, Michael S. Tsirkin wrote:
> On Tue, Apr 28, 2020 at 10:16:52AM +0000, Ani Sinha wrote:
> > A new option "use_acpi_unplug" is introduced for PIIX which will
> > selectively only disable hot unplugging of both hot plugged and
> > cold plugged PCI devices on non-root PCI buses. This will prevent
> > hot unplugging of devices from Windows based guests from system
> > tray but will not prevent devices from being hot plugged into the
> > guest.
> >=20
> > It has been tested on Windows guests.
> >=20
> > Signed-off-by: Ani Sinha <ani.sinha@nutanix.com>
>=20
> It's still a non starter until we find something similar for PCIE and
> SHPC. Do guests check command status? Can some unplug commands fail?

Why does PCIE need anything ? For that we already have ability to
control hotplugging per-slot in pcie-root-port.  If SHPC doesn't
support this that's fine too, it isn't a reason to block its merge
and use with x86 i440fx machine.

>=20
>=20
> > ---
> >  hw/acpi/piix4.c      |  3 +++
> >  hw/i386/acpi-build.c | 40 ++++++++++++++++++++++++++--------------
> >  2 files changed, 29 insertions(+), 14 deletions(-)
> >=20
> > diff --git a/hw/acpi/piix4.c b/hw/acpi/piix4.c
> > index 964d6f5..59fa707 100644
> > --- a/hw/acpi/piix4.c
> > +++ b/hw/acpi/piix4.c
> > @@ -78,6 +78,7 @@ typedef struct PIIX4PMState {
> > =20
> >      AcpiPciHpState acpi_pci_hotplug;
> >      bool use_acpi_pci_hotplug;
> > +    bool use_acpi_unplug;
> > =20
> >      uint8_t disable_s3;
> >      uint8_t disable_s4;
> > @@ -633,6 +634,8 @@ static Property piix4_pm_properties[] =3D {
> >      DEFINE_PROP_UINT8(ACPI_PM_PROP_S4_VAL, PIIX4PMState, s4_val, 2),
> >      DEFINE_PROP_BOOL("acpi-pci-hotplug-with-bridge-support", PIIX4PMSt=
ate,
> >                       use_acpi_pci_hotplug, true),
> > +    DEFINE_PROP_BOOL("acpi-pci-hotunplug-enable-bridge", PIIX4PMState,
> > +                     use_acpi_unplug, true),
> >      DEFINE_PROP_BOOL("memory-hotplug-support", PIIX4PMState,
> >                       acpi_memory_hotplug.is_enabled, true),
> >      DEFINE_PROP_END_OF_LIST(),
> > diff --git a/hw/i386/acpi-build.c b/hw/i386/acpi-build.c
> > index 23c77ee..71b3ac3 100644
> > --- a/hw/i386/acpi-build.c
> > +++ b/hw/i386/acpi-build.c
> > @@ -96,6 +96,7 @@ typedef struct AcpiPmInfo {
> >      bool s3_disabled;
> >      bool s4_disabled;
> >      bool pcihp_bridge_en;
> > +    bool pcihup_bridge_en;
> >      uint8_t s4_val;
> >      AcpiFadtData fadt;
> >      uint16_t cpu_hp_io_base;
> > @@ -240,6 +241,9 @@ static void acpi_get_pm_info(MachineState *machine,=
 AcpiPmInfo *pm)
> >      pm->pcihp_bridge_en =3D
> >          object_property_get_bool(obj, "acpi-pci-hotplug-with-bridge-su=
pport",
> >                                   NULL);
> > +    pm->pcihup_bridge_en =3D
> > +        object_property_get_bool(obj, "acpi-pci-hotunplug-enable-bridg=
e",
> > +                                 NULL);
> >  }
> > =20
> >  static void acpi_get_misc_info(AcpiMiscInfo *info)
> > @@ -451,7 +455,8 @@ static void build_append_pcihp_notify_entry(Aml *me=
thod, int slot)
> >  }
> > =20
> >  static void build_append_pci_bus_devices(Aml *parent_scope, PCIBus *bu=
s,
> > -                                         bool pcihp_bridge_en)
> > +                                         bool pcihp_bridge_en,
> > +                                         bool pcihup_bridge_en)
> >  {
> >      Aml *dev, *notify_method =3D NULL, *method;
> >      QObject *bsel;
> > @@ -479,11 +484,14 @@ static void build_append_pci_bus_devices(Aml *par=
ent_scope, PCIBus *bus,
> >                  dev =3D aml_device("S%.02X", PCI_DEVFN(slot, 0));
> >                  aml_append(dev, aml_name_decl("_SUN", aml_int(slot)));
> >                  aml_append(dev, aml_name_decl("_ADR", aml_int(slot << =
16)));
> > -                method =3D aml_method("_EJ0", 1, AML_NOTSERIALIZED);
> > -                aml_append(method,
> > -                    aml_call2("PCEJ", aml_name("BSEL"), aml_name("_SUN=
"))
> > -                );
> > -                aml_append(dev, method);
> > +                if (pcihup_bridge_en || pci_bus_is_root(bus)) {
> > +                    method =3D aml_method("_EJ0", 1, AML_NOTSERIALIZED=
);
> > +                    aml_append(method,
> > +                               aml_call2("PCEJ", aml_name("BSEL"),
> > +                                         aml_name("_SUN"))
> > +                        );
> > +                    aml_append(dev, method);
> > +                }
> >                  aml_append(parent_scope, dev);
> > =20
> >                  build_append_pcihp_notify_entry(notify_method, slot);
> > @@ -537,12 +545,14 @@ static void build_append_pci_bus_devices(Aml *par=
ent_scope, PCIBus *bus,
> >              /* add _SUN/_EJ0 to make slot hotpluggable  */
> >              aml_append(dev, aml_name_decl("_SUN", aml_int(slot)));
> > =20
> > -            method =3D aml_method("_EJ0", 1, AML_NOTSERIALIZED);
> > -            aml_append(method,
> > -                aml_call2("PCEJ", aml_name("BSEL"), aml_name("_SUN"))
> > -            );
> > -            aml_append(dev, method);
> > -
> > +            if (pcihup_bridge_en || pci_bus_is_root(bus)) {
> > +                method =3D aml_method("_EJ0", 1, AML_NOTSERIALIZED);
> > +                aml_append(method,
> > +                           aml_call2("PCEJ", aml_name("BSEL"),
> > +                                     aml_name("_SUN"))
> > +                    );
> > +                aml_append(dev, method);
> > +            }
> >              if (bsel) {
> >                  build_append_pcihp_notify_entry(notify_method, slot);
> >              }
> > @@ -553,7 +563,8 @@ static void build_append_pci_bus_devices(Aml *paren=
t_scope, PCIBus *bus,
> >               */
> >              PCIBus *sec_bus =3D pci_bridge_get_sec_bus(PCI_BRIDGE(pdev=
));
> > =20
> > -            build_append_pci_bus_devices(dev, sec_bus, pcihp_bridge_en=
);
> > +            build_append_pci_bus_devices(dev, sec_bus, pcihp_bridge_en=
,
> > +                                         pcihup_bridge_en);
> >          }
> >          /* slot descriptor has been composed, add it into parent conte=
xt */
> >          aml_append(parent_scope, dev);
> > @@ -2196,7 +2207,8 @@ build_dsdt(GArray *table_data, BIOSLinker *linker=
,
> >          if (bus) {
> >              Aml *scope =3D aml_scope("PCI0");
> >              /* Scan all PCI buses. Generate tables to support hotplug.=
 */
> > -            build_append_pci_bus_devices(scope, bus, pm->pcihp_bridge_=
en);
> > +            build_append_pci_bus_devices(scope, bus, pm->pcihp_bridge_=
en,
> > +                                         pm->pcihup_bridge_en);
> > =20
> >              if (TPM_IS_TIS_ISA(tpm)) {
> >                  if (misc->tpm_version =3D=3D TPM_VERSION_2_0) {
> > --=20
> > 1.9.4
>=20
>=20

Regards,
Daniel
--=20
|: https://berrange.com      -o-    https://www.flickr.com/photos/dberrange=
 :|
|: https://libvirt.org         -o-            https://fstop138.berrange.com=
 :|
|: https://entangle-photo.org    -o-    https://www.instagram.com/dberrange=
 :|


