<stg><name>max_pool</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %feature_V_offset_rea = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %feature_V_offset)

]]></Node>
<StgValue><ssdm name="feature_V_offset_rea"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:1  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %feature_V_offset_rea, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln203 = zext i7 %tmp to i8

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:3  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %feature_V_offset_rea, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="5">
<![CDATA[
:4  %zext_ln203_1 = zext i5 %tmp_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %sub_ln203 = sub i8 %zext_ln203, %zext_ln203_1

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="8">
<![CDATA[
:6  %sext_ln203 = sext i8 %sub_ln203 to i9

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %r_0 = phi i5 [ 0, %0 ], [ %r, %3 ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln40 = icmp ult i5 %r_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln40, label %.preheader15.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader15.preheader:0  %tmp_7 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r_0, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="4">
<![CDATA[
.preheader15.preheader:1  %zext_ln203_2 = zext i4 %tmp_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader15.preheader:2  %add_ln203 = add i9 %zext_ln203_2, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="9">
<![CDATA[
.preheader15.preheader:3  %trunc_ln203 = trunc i9 %add_ln203 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader15.preheader:4  %p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %trunc_ln203, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader15.preheader:5  %p_shl3_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln203, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader15.preheader:6  %sub_ln203_1 = sub i11 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:7  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader15:0  %c_0 = phi i5 [ %c, %2 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader15:1  %icmp_ln42 = icmp ult i5 %c_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:3  br i1 %icmp_ln42, label %ap_fixed_base.exit.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit.preheader:0  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %r = add i5 %r_0, 2

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
ap_fixed_base.exit:0  %pool_0 = phi i15 [ %pool_1, %ap_fixed_base.exit.loopexit ], [ 0, %ap_fixed_base.exit.preheader ]

]]></Node>
<StgValue><ssdm name="pool_0"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
ap_fixed_base.exit:1  %pr_0 = phi i2 [ %pr, %ap_fixed_base.exit.loopexit ], [ 0, %ap_fixed_base.exit.preheader ]

]]></Node>
<StgValue><ssdm name="pr_0"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="2">
<![CDATA[
ap_fixed_base.exit:2  %zext_ln46 = zext i2 %pr_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
ap_fixed_base.exit:3  %icmp_ln46 = icmp eq i2 %pr_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ap_fixed_base.exit:4  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ap_fixed_base.exit:5  %pr = add i2 %pr_0, 1

]]></Node>
<StgValue><ssdm name="pr"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit:6  br i1 %icmp_ln46, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:0  %add_ln49 = add i5 %zext_ln46, %r_0

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:1  %tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln49, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:2  %zext_ln1494 = zext i10 %tmp_5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader.preheader:3  %tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln49, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="8">
<![CDATA[
.preheader.preheader:4  %zext_ln1494_2 = zext i8 %tmp_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:5  %sub_ln1494 = sub i11 %zext_ln1494, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="sub_ln1494"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_8 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %c_0, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="4">
<![CDATA[
:1  %zext_ln203_3 = zext i4 %tmp_8 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln203_1 = add i11 %sub_ln203_1, %zext_ln203_3

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln203_4 = zext i11 %add_ln203_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %pool_feature_V_addr = getelementptr [864 x i15]* %pool_feature_V, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="pool_feature_V_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="15" op_1_bw="10">
<![CDATA[
:5  store i15 %pool_0, i15* %pool_feature_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %c = add i5 %c_0, 2

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader:0  %pool_1 = phi i15 [ %pool_0, %.preheader.preheader ], [ %select_ln49, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="pool_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:1  %pc_0 = phi i2 [ 0, %.preheader.preheader ], [ %pc, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="pc_0"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="2">
<![CDATA[
.preheader:2  %zext_ln47 = zext i2 %pc_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %icmp_ln47 = icmp eq i2 %pc_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:5  %pc = add i2 %pc_0, 1

]]></Node>
<StgValue><ssdm name="pc"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln47, label %ap_fixed_base.exit.loopexit, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge:0  %add_ln49_1 = add i5 %zext_ln47, %c_0

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="5">
<![CDATA[
._crit_edge:1  %zext_ln1494_3 = zext i5 %add_ln49_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:2  %add_ln1494 = add i11 %sub_ln1494, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="add_ln1494"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge:3  %sext_ln1494 = sext i11 %add_ln1494 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1494"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4  %feature_0_V_addr = getelementptr [576 x i14]* %feature_0_V, i64 0, i64 %sext_ln1494

]]></Node>
<StgValue><ssdm name="feature_0_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:5  %feature_1_V_addr = getelementptr [576 x i14]* %feature_1_V, i64 0, i64 %sext_ln1494

]]></Node>
<StgValue><ssdm name="feature_1_V_addr"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:6  %feature_2_V_addr = getelementptr [576 x i14]* %feature_2_V, i64 0, i64 %sext_ln1494

]]></Node>
<StgValue><ssdm name="feature_2_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:7  %feature_3_V_addr = getelementptr [576 x i14]* %feature_3_V, i64 0, i64 %sext_ln1494

]]></Node>
<StgValue><ssdm name="feature_3_V_addr"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:8  %feature_4_V_addr = getelementptr [576 x i14]* %feature_4_V, i64 0, i64 %sext_ln1494

]]></Node>
<StgValue><ssdm name="feature_4_V_addr"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:9  %feature_5_V_addr = getelementptr [576 x i14]* %feature_5_V, i64 0, i64 %sext_ln1494

]]></Node>
<StgValue><ssdm name="feature_5_V_addr"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge:10  %feature_0_V_load = load i14* %feature_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_0_V_load"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge:12  %feature_1_V_load = load i14* %feature_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_1_V_load"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge:14  %feature_2_V_load = load i14* %feature_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_2_V_load"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge:16  %feature_3_V_load = load i14* %feature_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_3_V_load"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge:18  %feature_4_V_load = load i14* %feature_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_4_V_load"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge:20  %feature_5_V_load = load i14* %feature_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_5_V_load"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit.loopexit:0  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge:10  %feature_0_V_load = load i14* %feature_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_0_V_load"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge:11  %zext_ln1494_4 = zext i14 %feature_0_V_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln1494_4"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge:12  %feature_1_V_load = load i14* %feature_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_1_V_load"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge:13  %zext_ln1494_5 = zext i14 %feature_1_V_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln1494_5"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge:14  %feature_2_V_load = load i14* %feature_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_2_V_load"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge:15  %zext_ln1494_6 = zext i14 %feature_2_V_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln1494_6"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge:16  %feature_3_V_load = load i14* %feature_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_3_V_load"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge:17  %zext_ln1494_7 = zext i14 %feature_3_V_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln1494_7"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge:18  %feature_4_V_load = load i14* %feature_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_4_V_load"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge:19  %zext_ln1494_8 = zext i14 %feature_4_V_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln1494_8"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge:20  %feature_5_V_load = load i14* %feature_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_5_V_load"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge:21  %zext_ln1494_9 = zext i14 %feature_5_V_load to i15

]]></Node>
<StgValue><ssdm name="zext_ln1494_9"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="15" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="3">
<![CDATA[
._crit_edge:22  %pool_V = call i15 @_ssdm_op_Mux.ap_auto.6i15.i3(i15 %zext_ln1494_4, i15 %zext_ln1494_5, i15 %zext_ln1494_6, i15 %zext_ln1494_7, i15 %zext_ln1494_8, i15 %zext_ln1494_9, i3 %feature_V_offset_rea)

]]></Node>
<StgValue><ssdm name="pool_V"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:23  %icmp_ln1494 = icmp sgt i15 %pool_V, %pool_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge:24  %select_ln49 = select i1 %icmp_ln1494, i15 %pool_V, i15 %pool_1

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:25  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="107" name="feature_0_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="feature_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="108" name="feature_1_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="feature_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="feature_2_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="feature_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="feature_3_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="feature_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="feature_4_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="feature_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="feature_5_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="feature_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="feature_V_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="feature_V_offset"/></StgValue>
</port>
<port id="114" name="pool_feature_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="pool_feature_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="116" from="_ssdm_op_Read.ap_auto.i3" to="feature_V_offset_rea" fromId="115" toId="7">
</dataflow>
<dataflow id="117" from="feature_V_offset" to="feature_V_offset_rea" fromId="113" toId="7">
</dataflow>
<dataflow id="119" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="tmp" fromId="118" toId="8">
</dataflow>
<dataflow id="120" from="feature_V_offset_rea" to="tmp" fromId="7" toId="8">
</dataflow>
<dataflow id="122" from="StgValue_121" to="tmp" fromId="121" toId="8">
</dataflow>
<dataflow id="123" from="tmp" to="zext_ln203" fromId="8" toId="9">
</dataflow>
<dataflow id="125" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_2" fromId="124" toId="10">
</dataflow>
<dataflow id="126" from="feature_V_offset_rea" to="tmp_2" fromId="7" toId="10">
</dataflow>
<dataflow id="128" from="StgValue_127" to="tmp_2" fromId="127" toId="10">
</dataflow>
<dataflow id="129" from="tmp_2" to="zext_ln203_1" fromId="10" toId="11">
</dataflow>
<dataflow id="130" from="zext_ln203" to="sub_ln203" fromId="9" toId="12">
</dataflow>
<dataflow id="131" from="zext_ln203_1" to="sub_ln203" fromId="11" toId="12">
</dataflow>
<dataflow id="132" from="sub_ln203" to="sext_ln203" fromId="12" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_133" to="r_0" fromId="133" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="135" from="br_ln40" to="r_0" fromId="14" toId="15">
</dataflow>
<dataflow id="136" from="r" to="r_0" fromId="33" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="137" from="br_ln40" to="r_0" fromId="34" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="138" from="r_0" to="icmp_ln40" fromId="15" toId="16">
</dataflow>
<dataflow id="140" from="StgValue_139" to="icmp_ln40" fromId="139" toId="16">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="141" toId="17">
</dataflow>
<dataflow id="144" from="StgValue_143" to="empty" fromId="143" toId="17">
</dataflow>
<dataflow id="145" from="StgValue_143" to="empty" fromId="143" toId="17">
</dataflow>
<dataflow id="146" from="StgValue_143" to="empty" fromId="143" toId="17">
</dataflow>
<dataflow id="147" from="icmp_ln40" to="br_ln40" fromId="16" toId="18">
</dataflow>
<dataflow id="149" from="_ssdm_op_PartSelect.i4.i5.i32.i32" to="tmp_7" fromId="148" toId="19">
</dataflow>
<dataflow id="150" from="r_0" to="tmp_7" fromId="15" toId="19">
</dataflow>
<dataflow id="152" from="StgValue_151" to="tmp_7" fromId="151" toId="19">
</dataflow>
<dataflow id="154" from="StgValue_153" to="tmp_7" fromId="153" toId="19">
</dataflow>
<dataflow id="155" from="tmp_7" to="zext_ln203_2" fromId="19" toId="20">
</dataflow>
<dataflow id="156" from="zext_ln203_2" to="add_ln203" fromId="20" toId="21">
</dataflow>
<dataflow id="157" from="sext_ln203" to="add_ln203" fromId="13" toId="21">
</dataflow>
<dataflow id="158" from="add_ln203" to="trunc_ln203" fromId="21" toId="22">
</dataflow>
<dataflow id="160" from="_ssdm_op_BitConcatenate.i11.i7.i4" to="p_shl2_cast" fromId="159" toId="23">
</dataflow>
<dataflow id="161" from="trunc_ln203" to="p_shl2_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="162" from="StgValue_121" to="p_shl2_cast" fromId="121" toId="23">
</dataflow>
<dataflow id="164" from="_ssdm_op_BitConcatenate.i11.i9.i2" to="p_shl3_cast" fromId="163" toId="24">
</dataflow>
<dataflow id="165" from="add_ln203" to="p_shl3_cast" fromId="21" toId="24">
</dataflow>
<dataflow id="166" from="StgValue_127" to="p_shl3_cast" fromId="127" toId="24">
</dataflow>
<dataflow id="167" from="p_shl2_cast" to="sub_ln203_1" fromId="23" toId="25">
</dataflow>
<dataflow id="168" from="p_shl3_cast" to="sub_ln203_1" fromId="24" toId="25">
</dataflow>
<dataflow id="169" from="c" to="c_0" fromId="55" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="170" from="br_ln42" to="c_0" fromId="56" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="171" from="StgValue_133" to="c_0" fromId="133" toId="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="172" from="br_ln42" to="c_0" fromId="26" toId="28">
</dataflow>
<dataflow id="173" from="c_0" to="icmp_ln42" fromId="28" toId="29">
</dataflow>
<dataflow id="174" from="StgValue_139" to="icmp_ln42" fromId="139" toId="29">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecLoopTripCount" to="empty_35" fromId="141" toId="30">
</dataflow>
<dataflow id="176" from="StgValue_143" to="empty_35" fromId="143" toId="30">
</dataflow>
<dataflow id="177" from="StgValue_143" to="empty_35" fromId="143" toId="30">
</dataflow>
<dataflow id="178" from="StgValue_143" to="empty_35" fromId="143" toId="30">
</dataflow>
<dataflow id="179" from="icmp_ln42" to="br_ln42" fromId="29" toId="31">
</dataflow>
<dataflow id="180" from="r_0" to="r" fromId="15" toId="33">
</dataflow>
<dataflow id="182" from="StgValue_181" to="r" fromId="181" toId="33">
</dataflow>
<dataflow id="183" from="pool_1" to="pool_0" fromId="57" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="184" from="br_ln0" to="pool_0" fromId="80" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="186" from="StgValue_185" to="pool_0" fromId="185" toId="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="187" from="br_ln46" to="pool_0" fromId="32" toId="35">
</dataflow>
<dataflow id="188" from="pr" to="pr_0" fromId="40" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="189" from="br_ln0" to="pr_0" fromId="80" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="190" from="StgValue_127" to="pr_0" fromId="127" toId="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="191" from="br_ln46" to="pr_0" fromId="32" toId="36">
</dataflow>
<dataflow id="192" from="pr_0" to="zext_ln46" fromId="36" toId="37">
</dataflow>
<dataflow id="193" from="pr_0" to="icmp_ln46" fromId="36" toId="38">
</dataflow>
<dataflow id="195" from="StgValue_194" to="icmp_ln46" fromId="194" toId="38">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecLoopTripCount" to="empty_36" fromId="141" toId="39">
</dataflow>
<dataflow id="198" from="StgValue_197" to="empty_36" fromId="197" toId="39">
</dataflow>
<dataflow id="199" from="StgValue_197" to="empty_36" fromId="197" toId="39">
</dataflow>
<dataflow id="200" from="StgValue_197" to="empty_36" fromId="197" toId="39">
</dataflow>
<dataflow id="201" from="pr_0" to="pr" fromId="36" toId="40">
</dataflow>
<dataflow id="203" from="StgValue_202" to="pr" fromId="202" toId="40">
</dataflow>
<dataflow id="204" from="icmp_ln46" to="br_ln46" fromId="38" toId="41">
</dataflow>
<dataflow id="205" from="zext_ln46" to="add_ln49" fromId="37" toId="42">
</dataflow>
<dataflow id="206" from="r_0" to="add_ln49" fromId="15" toId="42">
</dataflow>
<dataflow id="208" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_5" fromId="207" toId="43">
</dataflow>
<dataflow id="209" from="add_ln49" to="tmp_5" fromId="42" toId="43">
</dataflow>
<dataflow id="210" from="StgValue_133" to="tmp_5" fromId="133" toId="43">
</dataflow>
<dataflow id="211" from="tmp_5" to="zext_ln1494" fromId="43" toId="44">
</dataflow>
<dataflow id="213" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_6" fromId="212" toId="45">
</dataflow>
<dataflow id="214" from="add_ln49" to="tmp_6" fromId="42" toId="45">
</dataflow>
<dataflow id="216" from="StgValue_215" to="tmp_6" fromId="215" toId="45">
</dataflow>
<dataflow id="217" from="tmp_6" to="zext_ln1494_2" fromId="45" toId="46">
</dataflow>
<dataflow id="218" from="zext_ln1494" to="sub_ln1494" fromId="44" toId="47">
</dataflow>
<dataflow id="219" from="zext_ln1494_2" to="sub_ln1494" fromId="46" toId="47">
</dataflow>
<dataflow id="220" from="_ssdm_op_PartSelect.i4.i5.i32.i32" to="tmp_8" fromId="148" toId="49">
</dataflow>
<dataflow id="221" from="c_0" to="tmp_8" fromId="28" toId="49">
</dataflow>
<dataflow id="222" from="StgValue_151" to="tmp_8" fromId="151" toId="49">
</dataflow>
<dataflow id="223" from="StgValue_153" to="tmp_8" fromId="153" toId="49">
</dataflow>
<dataflow id="224" from="tmp_8" to="zext_ln203_3" fromId="49" toId="50">
</dataflow>
<dataflow id="225" from="sub_ln203_1" to="add_ln203_1" fromId="25" toId="51">
</dataflow>
<dataflow id="226" from="zext_ln203_3" to="add_ln203_1" fromId="50" toId="51">
</dataflow>
<dataflow id="227" from="add_ln203_1" to="zext_ln203_4" fromId="51" toId="52">
</dataflow>
<dataflow id="228" from="pool_feature_V" to="pool_feature_V_addr" fromId="114" toId="53">
</dataflow>
<dataflow id="230" from="StgValue_229" to="pool_feature_V_addr" fromId="229" toId="53">
</dataflow>
<dataflow id="231" from="zext_ln203_4" to="pool_feature_V_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="232" from="pool_0" to="store_ln53" fromId="35" toId="54">
</dataflow>
<dataflow id="233" from="pool_feature_V_addr" to="store_ln53" fromId="53" toId="54">
</dataflow>
<dataflow id="234" from="c_0" to="c" fromId="28" toId="55">
</dataflow>
<dataflow id="235" from="StgValue_181" to="c" fromId="181" toId="55">
</dataflow>
<dataflow id="236" from="pool_0" to="pool_1" fromId="35" toId="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="237" from="br_ln47" to="pool_1" fromId="48" toId="57">
</dataflow>
<dataflow id="238" from="select_ln49" to="pool_1" fromId="95" toId="57">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="239" from="br_ln47" to="pool_1" fromId="96" toId="57">
<BackEdge/>
</dataflow>
<dataflow id="240" from="StgValue_127" to="pc_0" fromId="127" toId="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="241" from="br_ln47" to="pc_0" fromId="48" toId="58">
</dataflow>
<dataflow id="242" from="pc" to="pc_0" fromId="62" toId="58">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="243" from="br_ln47" to="pc_0" fromId="96" toId="58">
<BackEdge/>
</dataflow>
<dataflow id="244" from="pc_0" to="zext_ln47" fromId="58" toId="59">
</dataflow>
<dataflow id="245" from="pc_0" to="icmp_ln47" fromId="58" toId="60">
</dataflow>
<dataflow id="246" from="StgValue_194" to="icmp_ln47" fromId="194" toId="60">
</dataflow>
<dataflow id="247" from="_ssdm_op_SpecLoopTripCount" to="empty_37" fromId="141" toId="61">
</dataflow>
<dataflow id="248" from="StgValue_197" to="empty_37" fromId="197" toId="61">
</dataflow>
<dataflow id="249" from="StgValue_197" to="empty_37" fromId="197" toId="61">
</dataflow>
<dataflow id="250" from="StgValue_197" to="empty_37" fromId="197" toId="61">
</dataflow>
<dataflow id="251" from="pc_0" to="pc" fromId="58" toId="62">
</dataflow>
<dataflow id="252" from="StgValue_202" to="pc" fromId="202" toId="62">
</dataflow>
<dataflow id="253" from="icmp_ln47" to="br_ln47" fromId="60" toId="63">
</dataflow>
<dataflow id="254" from="zext_ln47" to="add_ln49_1" fromId="59" toId="64">
</dataflow>
<dataflow id="255" from="c_0" to="add_ln49_1" fromId="28" toId="64">
</dataflow>
<dataflow id="256" from="add_ln49_1" to="zext_ln1494_3" fromId="64" toId="65">
</dataflow>
<dataflow id="257" from="sub_ln1494" to="add_ln1494" fromId="47" toId="66">
</dataflow>
<dataflow id="258" from="zext_ln1494_3" to="add_ln1494" fromId="65" toId="66">
</dataflow>
<dataflow id="259" from="add_ln1494" to="sext_ln1494" fromId="66" toId="67">
</dataflow>
<dataflow id="260" from="feature_0_V" to="feature_0_V_addr" fromId="107" toId="68">
</dataflow>
<dataflow id="261" from="StgValue_229" to="feature_0_V_addr" fromId="229" toId="68">
</dataflow>
<dataflow id="262" from="sext_ln1494" to="feature_0_V_addr" fromId="67" toId="68">
</dataflow>
<dataflow id="263" from="feature_1_V" to="feature_1_V_addr" fromId="108" toId="69">
</dataflow>
<dataflow id="264" from="StgValue_229" to="feature_1_V_addr" fromId="229" toId="69">
</dataflow>
<dataflow id="265" from="sext_ln1494" to="feature_1_V_addr" fromId="67" toId="69">
</dataflow>
<dataflow id="266" from="feature_2_V" to="feature_2_V_addr" fromId="109" toId="70">
</dataflow>
<dataflow id="267" from="StgValue_229" to="feature_2_V_addr" fromId="229" toId="70">
</dataflow>
<dataflow id="268" from="sext_ln1494" to="feature_2_V_addr" fromId="67" toId="70">
</dataflow>
<dataflow id="269" from="feature_3_V" to="feature_3_V_addr" fromId="110" toId="71">
</dataflow>
<dataflow id="270" from="StgValue_229" to="feature_3_V_addr" fromId="229" toId="71">
</dataflow>
<dataflow id="271" from="sext_ln1494" to="feature_3_V_addr" fromId="67" toId="71">
</dataflow>
<dataflow id="272" from="feature_4_V" to="feature_4_V_addr" fromId="111" toId="72">
</dataflow>
<dataflow id="273" from="StgValue_229" to="feature_4_V_addr" fromId="229" toId="72">
</dataflow>
<dataflow id="274" from="sext_ln1494" to="feature_4_V_addr" fromId="67" toId="72">
</dataflow>
<dataflow id="275" from="feature_5_V" to="feature_5_V_addr" fromId="112" toId="73">
</dataflow>
<dataflow id="276" from="StgValue_229" to="feature_5_V_addr" fromId="229" toId="73">
</dataflow>
<dataflow id="277" from="sext_ln1494" to="feature_5_V_addr" fromId="67" toId="73">
</dataflow>
<dataflow id="278" from="feature_0_V_addr" to="feature_0_V_load" fromId="68" toId="74">
</dataflow>
<dataflow id="279" from="feature_1_V_addr" to="feature_1_V_load" fromId="69" toId="75">
</dataflow>
<dataflow id="280" from="feature_2_V_addr" to="feature_2_V_load" fromId="70" toId="76">
</dataflow>
<dataflow id="281" from="feature_3_V_addr" to="feature_3_V_load" fromId="71" toId="77">
</dataflow>
<dataflow id="282" from="feature_4_V_addr" to="feature_4_V_load" fromId="72" toId="78">
</dataflow>
<dataflow id="283" from="feature_5_V_addr" to="feature_5_V_load" fromId="73" toId="79">
</dataflow>
<dataflow id="284" from="feature_0_V_addr" to="feature_0_V_load" fromId="68" toId="81">
</dataflow>
<dataflow id="285" from="feature_0_V_load" to="zext_ln1494_4" fromId="81" toId="82">
</dataflow>
<dataflow id="286" from="feature_1_V_addr" to="feature_1_V_load" fromId="69" toId="83">
</dataflow>
<dataflow id="287" from="feature_1_V_load" to="zext_ln1494_5" fromId="83" toId="84">
</dataflow>
<dataflow id="288" from="feature_2_V_addr" to="feature_2_V_load" fromId="70" toId="85">
</dataflow>
<dataflow id="289" from="feature_2_V_load" to="zext_ln1494_6" fromId="85" toId="86">
</dataflow>
<dataflow id="290" from="feature_3_V_addr" to="feature_3_V_load" fromId="71" toId="87">
</dataflow>
<dataflow id="291" from="feature_3_V_load" to="zext_ln1494_7" fromId="87" toId="88">
</dataflow>
<dataflow id="292" from="feature_4_V_addr" to="feature_4_V_load" fromId="72" toId="89">
</dataflow>
<dataflow id="293" from="feature_4_V_load" to="zext_ln1494_8" fromId="89" toId="90">
</dataflow>
<dataflow id="294" from="feature_5_V_addr" to="feature_5_V_load" fromId="73" toId="91">
</dataflow>
<dataflow id="295" from="feature_5_V_load" to="zext_ln1494_9" fromId="91" toId="92">
</dataflow>
<dataflow id="297" from="_ssdm_op_Mux.ap_auto.6i15.i3" to="pool_V" fromId="296" toId="93">
</dataflow>
<dataflow id="298" from="zext_ln1494_4" to="pool_V" fromId="82" toId="93">
</dataflow>
<dataflow id="299" from="zext_ln1494_5" to="pool_V" fromId="84" toId="93">
</dataflow>
<dataflow id="300" from="zext_ln1494_6" to="pool_V" fromId="86" toId="93">
</dataflow>
<dataflow id="301" from="zext_ln1494_7" to="pool_V" fromId="88" toId="93">
</dataflow>
<dataflow id="302" from="zext_ln1494_8" to="pool_V" fromId="90" toId="93">
</dataflow>
<dataflow id="303" from="zext_ln1494_9" to="pool_V" fromId="92" toId="93">
</dataflow>
<dataflow id="304" from="feature_V_offset_rea" to="pool_V" fromId="7" toId="93">
</dataflow>
<dataflow id="305" from="pool_V" to="icmp_ln1494" fromId="93" toId="94">
</dataflow>
<dataflow id="306" from="pool_1" to="icmp_ln1494" fromId="57" toId="94">
</dataflow>
<dataflow id="307" from="icmp_ln1494" to="select_ln49" fromId="94" toId="95">
</dataflow>
<dataflow id="308" from="pool_V" to="select_ln49" fromId="93" toId="95">
</dataflow>
<dataflow id="309" from="pool_1" to="select_ln49" fromId="57" toId="95">
</dataflow>
<dataflow id="310" from="icmp_ln40" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="311" from="icmp_ln42" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="312" from="icmp_ln46" to="StgValue_4" fromId="38" toId="4">
</dataflow>
<dataflow id="313" from="icmp_ln47" to="StgValue_5" fromId="60" toId="5">
</dataflow>
</dataflows>


</stg>
