

================================================================
== Vivado HLS Report for 'spk_packet_rx'
================================================================
* Date:           Sat Oct  1 18:29:34 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        spk_rx
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.35|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|   31|    5|   32|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- write_loop  |   19|   19|         2|          1|          1|    19|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	6  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (tmp_1)
	14  / (!tmp_1)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	14  / (!tmp_last)
	12  / (tmp_last)
12 --> 
	13  / true
13 --> 
	14  / (exitcond)
	12  / (!exitcond)
14 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: tmp [2/2] 0.00ns
.preheader.preheader:18  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V, i32 1)


 <State 2>: 0.71ns
ST_2: stg_16 [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i5* %pre_in_V_user_V), !map !41

ST_2: stg_17 [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %pre_in_V_last), !map !45

ST_2: stg_18 [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i6* %pre_in_V_id_V), !map !49

ST_2: stg_19 [1/1] 0.00ns
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i96* %pre_in_V_data_V), !map !53

ST_2: stg_20 [1/1] 0.00ns
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i5* %post_in_V_user_V), !map !57

ST_2: stg_21 [1/1] 0.00ns
.preheader.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %post_in_V_last), !map !61

ST_2: stg_22 [1/1] 0.00ns
.preheader.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %post_in_V_id_V), !map !65

ST_2: stg_23 [1/1] 0.00ns
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i96* %post_in_V_data_V), !map !69

ST_2: stg_24 [1/1] 0.00ns
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %time_stamp_V), !map !73

ST_2: stg_25 [1/1] 0.00ns
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i6* %spk_out_stream_V_id_V), !map !77

ST_2: stg_26 [1/1] 0.00ns
.preheader.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %spk_out_stream_V_user), !map !81

ST_2: stg_27 [1/1] 0.00ns
.preheader.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i96* %spk_out_stream_V_data_V), !map !85

ST_2: stg_28 [1/1] 0.00ns
.preheader.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %spk_out_stream_V_dest_V), !map !89

ST_2: stg_29 [1/1] 0.00ns
.preheader.preheader:13  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @spk_packet_rx_str) nounwind

ST_2: stg_30 [1/1] 0.00ns
.preheader.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i6* %spk_out_stream_V_id_V, i32* %spk_out_stream_V_user, i96* %spk_out_stream_V_data_V, i16* %spk_out_stream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_31 [1/1] 0.00ns
.preheader.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_32 [1/1] 0.00ns
.preheader.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_33 [1/1] 0.00ns
.preheader.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i32* %time_stamp_V, [5 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp [1/2] 0.00ns
.preheader.preheader:18  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V, i32 1)

ST_2: stg_35 [1/1] 0.00ns
.preheader.preheader:19  br i1 %tmp, label %0, label %._crit_edge46

ST_2: empty [1/1] 0.00ns
:0  %empty = call { i5, i1, i6, i96 } @_ssdm_op_Read.axis.volatile.i5P.i1P.i6P.i96P(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V)


 <State 3>: 1.02ns
ST_3: tmp_user_V [1/1] 0.00ns
:1  %tmp_user_V = extractvalue { i5, i1, i6, i96 } %empty, 0

ST_3: tmp_id_V_1 [1/1] 0.00ns
:2  %tmp_id_V_1 = extractvalue { i5, i1, i6, i96 } %empty, 2

ST_3: tmp_data_V [1/1] 0.00ns
:3  %tmp_data_V = extractvalue { i5, i1, i6, i96 } %empty, 3

ST_3: tmp_3_cast [1/1] 0.00ns
:5  %tmp_3_cast = zext i6 %tmp_id_V_1 to i11

ST_3: tmp_8 [3/3] 1.02ns
:6  %tmp_8 = mul i11 %tmp_3_cast, 19


 <State 4>: 1.02ns
ST_4: tmp_8 [2/3] 1.02ns
:6  %tmp_8 = mul i11 %tmp_3_cast, 19


 <State 5>: 2.70ns
ST_5: tmp_2_cast [1/1] 0.00ns
:4  %tmp_2_cast = zext i5 %tmp_user_V to i11

ST_5: tmp_8 [1/3] 0.00ns
:6  %tmp_8 = mul i11 %tmp_3_cast, 19

ST_5: tmp_s [1/1] 2.70ns
:7  %tmp_s = add i11 %tmp_8, %tmp_2_cast


 <State 6>: 2.05ns
ST_6: tmp_10_cast [1/1] 0.00ns
:8  %tmp_10_cast = sext i11 %tmp_s to i64

ST_6: spk_V_addr [1/1] 0.00ns
:9  %spk_V_addr = getelementptr [608 x i96]* @spk_V, i64 0, i64 %tmp_10_cast

ST_6: stg_48 [1/1] 2.05ns
:10  store i96 %tmp_data_V, i96* %spk_V_addr, align 16

ST_6: stg_49 [1/1] 0.00ns
:11  br label %._crit_edge46

ST_6: tmp_1 [2/2] 0.00ns
._crit_edge46:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V, i32 1)


 <State 7>: 0.71ns
ST_7: tmp_1 [1/2] 0.00ns
._crit_edge46:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V, i32 1)

ST_7: stg_52 [1/1] 0.00ns
._crit_edge46:1  br i1 %tmp_1, label %1, label %._crit_edge47

ST_7: empty_2 [1/1] 0.00ns
:0  %empty_2 = call { i5, i1, i6, i96 } @_ssdm_op_Read.axis.volatile.i5P.i1P.i6P.i96P(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V)


 <State 8>: 3.04ns
ST_8: tmp_id_V [1/1] 0.00ns
:3  %tmp_id_V = extractvalue { i5, i1, i6, i96 } %empty_2, 2

ST_8: tmp_7_cast [1/1] 0.00ns
:6  %tmp_7_cast = zext i6 %tmp_id_V to i11

ST_8: tmp_2 [3/3] 3.04ns
:7  %tmp_2 = mul i11 %tmp_7_cast, 19


 <State 9>: 3.04ns
ST_9: tmp_2 [2/3] 3.04ns
:7  %tmp_2 = mul i11 %tmp_7_cast, 19


 <State 10>: 3.04ns
ST_10: tmp_2 [1/3] 3.04ns
:7  %tmp_2 = mul i11 %tmp_7_cast, 19


 <State 11>: 3.35ns
ST_11: tmp_user_V_1 [1/1] 0.00ns (grouped into LUT with out node tmp_3)
:1  %tmp_user_V_1 = extractvalue { i5, i1, i6, i96 } %empty_2, 0

ST_11: tmp_last [1/1] 0.00ns
:2  %tmp_last = extractvalue { i5, i1, i6, i96 } %empty_2, 1

ST_11: tmp_data_V_1 [1/1] 0.00ns
:4  %tmp_data_V_1 = extractvalue { i5, i1, i6, i96 } %empty_2, 3

ST_11: tmp_6_cast [1/1] 0.00ns (grouped into LUT with out node tmp_3)
:5  %tmp_6_cast = zext i5 %tmp_user_V_1 to i11

ST_11: tmp_3 [1/1] 1.30ns (out node of the LUT)
:8  %tmp_3 = add i11 %tmp_2, %tmp_6_cast

ST_11: tmp_12_cast [1/1] 0.00ns
:9  %tmp_12_cast = sext i11 %tmp_3 to i64

ST_11: spk_V_addr_1 [1/1] 0.00ns
:10  %spk_V_addr_1 = getelementptr [608 x i96]* @spk_V, i64 0, i64 %tmp_12_cast

ST_11: stg_66 [1/1] 2.05ns
:11  store i96 %tmp_data_V_1, i96* %spk_V_addr_1, align 16

ST_11: stg_67 [1/1] 0.00ns
:12  br i1 %tmp_last, label %2, label %.loopexit

ST_11: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %time_stamp_V)

ST_11: stg_69 [1/1] 0.89ns
:1  br label %3


 <State 12>: 3.35ns
ST_12: val_assign1 [1/1] 0.00ns
:0  %val_assign1 = phi i5 [ 0, %2 ], [ %j, %3 ]

ST_12: tmp_9_cast [1/1] 0.00ns
:6  %tmp_9_cast = zext i5 %val_assign1 to i11

ST_12: tmp_4 [1/1] 1.30ns
:7  %tmp_4 = add i11 %tmp_2, %tmp_9_cast

ST_12: tmp_13_cast [1/1] 0.00ns
:8  %tmp_13_cast = sext i11 %tmp_4 to i64

ST_12: spk_V_addr_2 [1/1] 0.00ns
:9  %spk_V_addr_2 = getelementptr [608 x i96]* @spk_V, i64 0, i64 %tmp_13_cast

ST_12: tmp_data_V_2 [2/2] 2.05ns
:10  %tmp_data_V_2 = load i96* %spk_V_addr_2, align 16

ST_12: j [1/1] 1.24ns
:13  %j = add i5 %val_assign1, 1

ST_12: exitcond [1/1] 1.17ns
:14  %exitcond = icmp eq i5 %val_assign1, -14

ST_12: stg_78 [1/1] 0.00ns
:15  br i1 %exitcond, label %.loopexit, label %3


 <State 13>: 2.05ns
ST_13: empty_3 [1/1] 0.00ns
:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

ST_13: stg_80 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

ST_13: tmp_5 [1/1] 0.00ns
:3  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)

ST_13: stg_82 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_13: tmp_dest_V [1/1] 0.00ns
:5  %tmp_dest_V = zext i5 %val_assign1 to i16

ST_13: tmp_data_V_2 [1/2] 2.05ns
:10  %tmp_data_V_2 = load i96* %spk_V_addr_2, align 16

ST_13: stg_85 [1/1] 0.00ns
:11  call void @_ssdm_op_Write.axis.volatile.i6P.i32P.i96P.i16P(i6* %spk_out_stream_V_id_V, i32* %spk_out_stream_V_user, i96* %spk_out_stream_V_data_V, i16* %spk_out_stream_V_dest_V, i6 %tmp_id_V, i32 %tmp_6, i96 %tmp_data_V_2, i16 %tmp_dest_V)

ST_13: empty_4 [1/1] 0.00ns
:12  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_5)


 <State 14>: 0.00ns
ST_14: stg_87 [1/1] 0.00ns
.loopexit:0  br label %._crit_edge47

ST_14: stg_88 [1/1] 0.00ns
._crit_edge47:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pre_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pre_in_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pre_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pre_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ post_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ post_in_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ post_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ post_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ time_stamp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ spk_out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ spk_out_stream_V_user]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ spk_out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ spk_out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ spk_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_16       (specbitsmap      ) [ 000000000000000]
stg_17       (specbitsmap      ) [ 000000000000000]
stg_18       (specbitsmap      ) [ 000000000000000]
stg_19       (specbitsmap      ) [ 000000000000000]
stg_20       (specbitsmap      ) [ 000000000000000]
stg_21       (specbitsmap      ) [ 000000000000000]
stg_22       (specbitsmap      ) [ 000000000000000]
stg_23       (specbitsmap      ) [ 000000000000000]
stg_24       (specbitsmap      ) [ 000000000000000]
stg_25       (specbitsmap      ) [ 000000000000000]
stg_26       (specbitsmap      ) [ 000000000000000]
stg_27       (specbitsmap      ) [ 000000000000000]
stg_28       (specbitsmap      ) [ 000000000000000]
stg_29       (spectopmodule    ) [ 000000000000000]
stg_30       (specinterface    ) [ 000000000000000]
stg_31       (specinterface    ) [ 000000000000000]
stg_32       (specinterface    ) [ 000000000000000]
stg_33       (specinterface    ) [ 000000000000000]
tmp          (nbreadreq        ) [ 001111100000000]
stg_35       (br               ) [ 000000000000000]
empty        (read             ) [ 000100000000000]
tmp_user_V   (extractvalue     ) [ 000011000000000]
tmp_id_V_1   (extractvalue     ) [ 000000000000000]
tmp_data_V   (extractvalue     ) [ 000011100000000]
tmp_3_cast   (zext             ) [ 000011000000000]
tmp_2_cast   (zext             ) [ 000000000000000]
tmp_8        (mul              ) [ 000000000000000]
tmp_s        (add              ) [ 000000100000000]
tmp_10_cast  (sext             ) [ 000000000000000]
spk_V_addr   (getelementptr    ) [ 000000000000000]
stg_48       (store            ) [ 000000000000000]
stg_49       (br               ) [ 000000000000000]
tmp_1        (nbreadreq        ) [ 000000011111111]
stg_52       (br               ) [ 000000000000000]
empty_2      (read             ) [ 000000001111000]
tmp_id_V     (extractvalue     ) [ 000000000111110]
tmp_7_cast   (zext             ) [ 000000000110000]
tmp_2        (mul              ) [ 000000000001110]
tmp_user_V_1 (extractvalue     ) [ 000000000000000]
tmp_last     (extractvalue     ) [ 000000000001110]
tmp_data_V_1 (extractvalue     ) [ 000000000000000]
tmp_6_cast   (zext             ) [ 000000000000000]
tmp_3        (add              ) [ 000000000000000]
tmp_12_cast  (sext             ) [ 000000000000000]
spk_V_addr_1 (getelementptr    ) [ 000000000000000]
stg_66       (store            ) [ 000000000000000]
stg_67       (br               ) [ 000000000000000]
tmp_6        (read             ) [ 000000000000110]
stg_69       (br               ) [ 000000000001110]
val_assign1  (phi              ) [ 000000000000110]
tmp_9_cast   (zext             ) [ 000000000000000]
tmp_4        (add              ) [ 000000000000000]
tmp_13_cast  (sext             ) [ 000000000000000]
spk_V_addr_2 (getelementptr    ) [ 000000000000110]
j            (add              ) [ 000000000001110]
exitcond     (icmp             ) [ 000000000000110]
stg_78       (br               ) [ 000000000001110]
empty_3      (speclooptripcount) [ 000000000000000]
stg_80       (specloopname     ) [ 000000000000000]
tmp_5        (specregionbegin  ) [ 000000000000000]
stg_82       (specpipeline     ) [ 000000000000000]
tmp_dest_V   (zext             ) [ 000000000000000]
tmp_data_V_2 (load             ) [ 000000000000000]
stg_85       (write            ) [ 000000000000000]
empty_4      (specregionend    ) [ 000000000000000]
stg_87       (br               ) [ 000000000000000]
stg_88       (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pre_in_V_user_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pre_in_V_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_in_V_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pre_in_V_id_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pre_in_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="post_in_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="post_in_V_last">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_in_V_last"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="post_in_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="post_in_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="time_stamp_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_stamp_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="spk_out_stream_V_id_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spk_out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="spk_out_stream_V_user">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spk_out_stream_V_user"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="spk_out_stream_V_data_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spk_out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="spk_out_stream_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spk_out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="spk_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spk_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="spk_packet_rx_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i5P.i1P.i6P.i96P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i6P.i32P.i96P.i16P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="grp_nbreadreq_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="5" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="0" index="3" bw="6" slack="0"/>
<pin id="83" dir="0" index="4" bw="96" slack="0"/>
<pin id="84" dir="0" index="5" bw="1" slack="0"/>
<pin id="85" dir="1" index="6" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="empty_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="108" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="0" index="3" bw="6" slack="0"/>
<pin id="97" dir="0" index="4" bw="96" slack="0"/>
<pin id="98" dir="1" index="5" bw="108" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_nbreadreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="5" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="0" index="3" bw="6" slack="0"/>
<pin id="109" dir="0" index="4" bw="96" slack="0"/>
<pin id="110" dir="0" index="5" bw="1" slack="0"/>
<pin id="111" dir="1" index="6" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="empty_2_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="108" slack="0"/>
<pin id="120" dir="0" index="1" bw="5" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="0" index="3" bw="6" slack="0"/>
<pin id="123" dir="0" index="4" bw="96" slack="0"/>
<pin id="124" dir="1" index="5" bw="108" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_6_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="136" class="1004" name="stg_85_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="96" slack="0"/>
<pin id="141" dir="0" index="4" bw="16" slack="0"/>
<pin id="142" dir="0" index="5" bw="6" slack="5"/>
<pin id="143" dir="0" index="6" bw="32" slack="2"/>
<pin id="144" dir="0" index="7" bw="96" slack="0"/>
<pin id="145" dir="0" index="8" bw="5" slack="0"/>
<pin id="146" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_85/13 "/>
</bind>
</comp>

<comp id="152" class="1004" name="spk_V_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="96" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="11" slack="0"/>
<pin id="156" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spk_V_addr/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="96" slack="0"/>
<pin id="162" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_48/6 stg_66/11 tmp_data_V_2/12 "/>
</bind>
</comp>

<comp id="164" class="1004" name="spk_V_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="96" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spk_V_addr_1/11 "/>
</bind>
</comp>

<comp id="172" class="1004" name="spk_V_addr_2_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="96" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spk_V_addr_2/12 "/>
</bind>
</comp>

<comp id="181" class="1005" name="val_assign1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="val_assign1 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="val_assign1_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign1/12 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_user_V_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="108" slack="1"/>
<pin id="195" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_id_V_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="108" slack="1"/>
<pin id="198" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_1/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_data_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="108" slack="1"/>
<pin id="201" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_3_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_2_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="2"/>
<pin id="208" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_10_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_id_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="108" slack="1"/>
<pin id="215" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_7_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="6" slack="0"/>
<pin id="223" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_user_V_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="108" slack="4"/>
<pin id="228" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_1/11 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_last_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="108" slack="4"/>
<pin id="231" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_data_V_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="108" slack="4"/>
<pin id="234" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_6_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/11 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="1"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_12_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/11 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_9_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/12 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_4_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="2"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_13_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="j_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="exitcond_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="5" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_dest_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_dest_V/13 "/>
</bind>
</comp>

<comp id="281" class="1007" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8/3 tmp_s/5 "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="4"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="293" class="1005" name="empty_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="108" slack="1"/>
<pin id="295" dir="1" index="1" bw="108" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_user_V_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="2"/>
<pin id="302" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_data_V_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="96" slack="3"/>
<pin id="307" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_3_cast_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="1"/>
<pin id="312" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="315" class="1005" name="tmp_s_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="1"/>
<pin id="317" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="7"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="empty_2_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="108" slack="1"/>
<pin id="326" dir="1" index="1" bw="108" slack="1"/>
</pin_list>
<bind>
<opset="empty_2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_id_V_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="5"/>
<pin id="334" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_7_cast_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="1"/>
<pin id="339" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="1"/>
<pin id="344" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_last_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_6_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="2"/>
<pin id="354" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="357" class="1005" name="spk_V_addr_2_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="1"/>
<pin id="359" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="spk_V_addr_2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="j_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="367" class="1005" name="exitcond_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="134"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="147"><net_src comp="74" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="159" pin="2"/><net_sink comp="136" pin=7"/></net>

<net id="180"><net_src comp="172" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="239"><net_src comp="226" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="253"><net_src comp="185" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="268"><net_src comp="185" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="185" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="181" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="136" pin=8"/></net>

<net id="286"><net_src comp="202" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="206" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="78" pin="6"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="92" pin="5"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="303"><net_src comp="193" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="308"><net_src comp="199" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="313"><net_src comp="202" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="318"><net_src comp="281" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="323"><net_src comp="104" pin="6"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="118" pin="5"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="335"><net_src comp="213" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="136" pin=5"/></net>

<net id="340"><net_src comp="216" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="345"><net_src comp="220" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="351"><net_src comp="229" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="130" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="136" pin=6"/></net>

<net id="360"><net_src comp="172" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="365"><net_src comp="264" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="370"><net_src comp="270" pin="2"/><net_sink comp="367" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: spk_out_stream_V_id_V | {13 }
	Port: spk_out_stream_V_user | {13 }
	Port: spk_out_stream_V_data_V | {13 }
	Port: spk_out_stream_V_dest_V | {13 }
	Port: spk_V | {6 11 }
 - Input state : 
	Port: spk_packet_rx : pre_in_V_user_V | {1 2 }
	Port: spk_packet_rx : pre_in_V_last | {1 2 }
	Port: spk_packet_rx : pre_in_V_id_V | {1 2 }
	Port: spk_packet_rx : pre_in_V_data_V | {1 2 }
	Port: spk_packet_rx : post_in_V_user_V | {6 7 }
	Port: spk_packet_rx : post_in_V_last | {6 7 }
	Port: spk_packet_rx : post_in_V_id_V | {6 7 }
	Port: spk_packet_rx : post_in_V_data_V | {6 7 }
	Port: spk_packet_rx : time_stamp_V | {11 }
	Port: spk_packet_rx : spk_V | {12 13 }
  - Chain level:
	State 1
	State 2
	State 3
		tmp_3_cast : 1
		tmp_8 : 2
	State 4
	State 5
		tmp_s : 1
	State 6
		spk_V_addr : 1
		stg_48 : 2
	State 7
	State 8
		tmp_7_cast : 1
		tmp_2 : 2
	State 9
	State 10
	State 11
		tmp_6_cast : 1
		tmp_3 : 2
		tmp_12_cast : 3
		spk_V_addr_1 : 4
		stg_66 : 5
		stg_67 : 1
	State 12
		tmp_9_cast : 1
		tmp_4 : 2
		tmp_13_cast : 3
		spk_V_addr_2 : 4
		tmp_data_V_2 : 5
		j : 1
		exitcond : 1
		stg_78 : 2
	State 13
		stg_85 : 1
		empty_4 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_3_fu_240     |    0    |    0    |    11   |
|    add   |     tmp_4_fu_254     |    0    |    0    |    11   |
|          |       j_fu_264       |    0    |    0    |    5    |
|----------|----------------------|---------|---------|---------|
|   icmp   |    exitcond_fu_270   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_220      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_281      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| nbreadreq|  grp_nbreadreq_fu_78 |    0    |    0    |    0    |
|          | grp_nbreadreq_fu_104 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   empty_read_fu_92   |    0    |    0    |    0    |
|   read   |  empty_2_read_fu_118 |    0    |    0    |    0    |
|          |   tmp_6_read_fu_130  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |  stg_85_write_fu_136 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_user_V_fu_193  |    0    |    0    |    0    |
|          |   tmp_id_V_1_fu_196  |    0    |    0    |    0    |
|          |   tmp_data_V_fu_199  |    0    |    0    |    0    |
|extractvalue|    tmp_id_V_fu_213   |    0    |    0    |    0    |
|          |  tmp_user_V_1_fu_226 |    0    |    0    |    0    |
|          |    tmp_last_fu_229   |    0    |    0    |    0    |
|          |  tmp_data_V_1_fu_232 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_3_cast_fu_202  |    0    |    0    |    0    |
|          |   tmp_2_cast_fu_206  |    0    |    0    |    0    |
|   zext   |   tmp_7_cast_fu_216  |    0    |    0    |    0    |
|          |   tmp_6_cast_fu_236  |    0    |    0    |    0    |
|          |   tmp_9_cast_fu_250  |    0    |    0    |    0    |
|          |   tmp_dest_V_fu_276  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  tmp_10_cast_fu_209  |    0    |    0    |    0    |
|   sext   |  tmp_12_cast_fu_245  |    0    |    0    |    0    |
|          |  tmp_13_cast_fu_259  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |    29   |
|----------|----------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|spk_V|    6   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    6   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   empty_2_reg_324  |   108  |
|    empty_reg_293   |   108  |
|  exitcond_reg_367  |    1   |
|      j_reg_362     |    5   |
|spk_V_addr_2_reg_357|   10   |
|    tmp_1_reg_320   |    1   |
|    tmp_2_reg_342   |   11   |
| tmp_3_cast_reg_310 |   11   |
|    tmp_6_reg_352   |   32   |
| tmp_7_cast_reg_337 |   11   |
| tmp_data_V_reg_305 |   96   |
|  tmp_id_V_reg_332  |    6   |
|  tmp_last_reg_348  |    1   |
|     tmp_reg_289    |    1   |
|    tmp_s_reg_315   |   11   |
| tmp_user_V_reg_300 |    5   |
| val_assign1_reg_181|    5   |
+--------------------+--------+
|        Total       |   423  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_159  |  p0  |   4  |  10  |   40   ||    10   |
|  grp_access_fu_159  |  p1  |   2  |  96  |   192  ||    96   |
| val_assign1_reg_181 |  p0  |   2  |   5  |   10   ||    5    |
|      grp_fu_220     |  p0  |   2  |   6  |   12   ||    6    |
|      grp_fu_281     |  p0  |   2  |   6  |   12   ||    6    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   266  ||   4.46  ||   123   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   29   |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   123  |
|  Register |    -   |    -   |    -   |   423  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |    2   |    4   |   423  |   152  |
+-----------+--------+--------+--------+--------+--------+
