
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.345691                       # Number of seconds simulated
sim_ticks                                345691481148                       # Number of ticks simulated
final_tick                               678758134428                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 307281                       # Simulator instruction rate (inst/s)
host_op_rate                                   307281                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35408161                       # Simulator tick rate (ticks/s)
host_mem_usage                                2352796                       # Number of bytes of host memory used
host_seconds                                  9763.05                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        32832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1429440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1462272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus.inst          513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        22335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22848                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        94975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      4135017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4229991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        94975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            94975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        94975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      4135017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4229991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22848                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                          0                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                     22848                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                        0                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                    1462272                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd              1462272                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                    0                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                1458                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                1451                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                1398                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                1453                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                1415                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                1439                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                1490                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                1498                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                1472                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                1365                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10               1367                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11               1434                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12               1476                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13               1502                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14               1334                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15               1296                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                  0                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  345359479815                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                 22848                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                    0                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                   12822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    271.746032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.057504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   821.935099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65          118      2.23%      2.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129         1116     21.09%     23.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         3938     74.41%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257           11      0.21%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321            6      0.11%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385            6      0.11%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449            5      0.09%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513            1      0.02%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577            1      0.02%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641            1      0.02%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705            3      0.06%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769            1      0.02%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833            4      0.08%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897            1      0.02%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089            2      0.04%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153            1      0.02%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217            2      0.04%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281            1      0.02%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345            1      0.02%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113            1      0.02%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177            1      0.02%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305            1      0.02%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561            1      0.02%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945            1      0.02%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            2      0.04%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            2      0.04%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            1      0.02%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            1      0.02%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            3      0.06%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            2      0.04%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            1      0.02%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            1      0.02%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441            1      0.02%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505            1      0.02%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            1      0.02%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593            1      0.02%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            1      0.02%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            8      0.15%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129            3      0.06%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193           39      0.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5292                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    272641355                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat               708658855                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  114240000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                 321777500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     11932.83                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  14083.40                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                31016.23                       # Average memory access latency
system.mem_ctrls.avgRdBW                         4.23                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 4.23                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.00                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length over time
system.mem_ctrls.readRowHits                    17556                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   15115523.45                       # Average gap between requests
system.membus.throughput                      4229991                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 838                       # Transaction distribution
system.membus.trans_dist::ReadResp                838                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22010                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22010                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        45696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45696                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port      1462272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             1462272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                1462272                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             7608384                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           71057564                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       191196388                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    136154963                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4812497                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    134036214                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       125417659                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     93.569980                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        21696429                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        26208                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            622586843                       # DTB read hits
system.switch_cpus.dtb.read_misses             608756                       # DTB read misses
system.switch_cpus.dtb.read_acv                   322                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        623195599                       # DTB read accesses
system.switch_cpus.dtb.write_hits           159334820                       # DTB write hits
system.switch_cpus.dtb.write_misses            112737                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       159447557                       # DTB write accesses
system.switch_cpus.dtb.data_hits            781921663                       # DTB hits
system.switch_cpus.dtb.data_misses             721493                       # DTB misses
system.switch_cpus.dtb.data_acv                   322                       # DTB access violations
system.switch_cpus.dtb.data_accesses        782643156                       # DTB accesses
system.switch_cpus.itb.fetch_hits           244827119                       # ITB hits
system.switch_cpus.itb.fetch_misses              3360                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       244830479                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   12                       # Number of system calls
system.switch_cpus.numCycles               1038112557                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    490449758                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2185636473                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           191196388                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    147114088                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             375479691                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        17628677                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      159754993                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          475                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        19131                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          295                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         244827119                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2338335                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1038004144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.105614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.202696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        662524453     63.83%     63.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         35597653      3.43%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         33728807      3.25%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         21346052      2.06%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         35074606      3.38%     75.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         16537773      1.59%     77.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         18748446      1.81%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         32505747      3.13%     82.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        181940607     17.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1038004144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.184177                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.105395                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        502498803                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     150288408                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         370393735                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2699206                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       12123991                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     22979476                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        180360                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2171639108                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        238298                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       12123991                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        515739509                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         5177588                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    101812872                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         359777521                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      43372662                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2159372523                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           534                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          69178                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      27328647                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1778168162                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3032993134                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2986996455                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     45996679                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1683770652                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         94397495                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8243632                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          563                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         124984577                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    630221609                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    164054595                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     22417187                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     15032037                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2086687454                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1080                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2054545938                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       858854                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     85207247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     61915942                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           88                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1038004144                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.979323                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.879746                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    298790857     28.79%     28.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    210923946     20.32%     49.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    170799682     16.45%     65.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    134721217     12.98%     78.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     93587414      9.02%     87.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     73297639      7.06%     94.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     36020463      3.47%     98.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     18005060      1.73%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1857866      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1038004144                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3514366     22.03%     22.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           1370      0.01%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           853      0.01%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           127      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult           58      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            25      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt          420      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9292352     58.26%     80.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3139468     19.68%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      4114445      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1234500852     60.09%     60.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9350489      0.46%     60.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     12003779      0.58%     61.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp       376163      0.02%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      6509192      0.32%     61.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       189667      0.01%     61.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2060744      0.10%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt          408      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    625708492     30.45%     92.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    159731707      7.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2054545938                       # Type of FU issued
system.switch_cpus.iq.rate                   1.979117                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            15949039                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007763                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5094072523                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2136112133                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2006184879                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     69831390                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     35952864                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     34736952                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2031421985                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        34958547                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     20647884                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     22574889                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        25580                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       170772                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      7044062                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3285                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29446                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       12123991                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          726281                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         17803                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2128719424                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      5054861                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     630221609                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    164054595                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          556                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7462                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         11365                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       170772                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3341281                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1589114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4930395                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2048236363                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     623203313                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6309575                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42030890                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            782650927                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        179241640                       # Number of branches executed
system.switch_cpus.iew.exec_stores          159447614                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.973039                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2042835485                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2040921831                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1273104266                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1523994102                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.965993                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.835373                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     78259715                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4636687                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1025880153                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.988298                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.479275                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    409126280     39.88%     39.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    208279650     20.30%     60.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     93942641      9.16%     69.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     85894671      8.37%     77.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     60747001      5.92%     83.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     39024687      3.80%     87.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     28192451      2.75%     90.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     26742185      2.61%     92.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     73930587      7.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1025880153                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2039755081                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2039755081                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              764657250                       # Number of memory references committed
system.switch_cpus.commit.loads             607646718                       # Number of loads committed
system.switch_cpus.commit.membars                 490                       # Number of memory barriers committed
system.switch_cpus.commit.branches          174173711                       # Number of branches committed
system.switch_cpus.commit.fp_insts           34393396                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970245725                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     20001689                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      73930587                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3065010621                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4248168570                       # The number of ROB writes
system.switch_cpus.timesIdled                    1791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  108413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.519056                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.519056                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.926573                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.926573                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2903359963                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1693762004                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          25099857                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         23468470                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4348561                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2058202                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1             27913                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1162                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.212959                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008865                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2038312711                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         922102.608024                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          922102.608024                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            8751.172680                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                         1                       # number of replacements
system.l2.tags.tagsinuse                 74855.311559                       # Cycle average of tags in use
system.l2.tags.total_refs                     1731915                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82235                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.060558                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    70053.627428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   425.018530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    68.275317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst              3347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        961.390283                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.534467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.003243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.025536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.007335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.571101                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst           61                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       712300                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  712361                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1354719                       # number of Writeback hits
system.l2.Writeback_hits::total               1354719                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       654425                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                654425                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst            61                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1366725                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1366786                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           61                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1366725                       # number of overall hits
system.l2.overall_hits::total                 1366786                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          513                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          325                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   838                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        22010                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22010                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          513                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        22335                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22848                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          513                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        22335                       # number of overall misses
system.l2.overall_misses::total                 22848                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     30426037                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     16882932                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        47308969                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   1351725622                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1351725622                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     30426037                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1368608554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1399034591                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     30426037                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1368608554                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1399034591                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          574                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       712625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              713199                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1354719                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1354719                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       676435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            676435                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          574                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1389060                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1389634                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          574                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1389060                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1389634                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.893728                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000456                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001175                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.032538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.032538                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.893728                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.016079                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016442                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.893728                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.016079                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016442                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 59310.013645                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 51947.483077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 56454.616945                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 61414.158201                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61414.158201                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 59310.013645                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 61276.407164                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61232.256259                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 59310.013645                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 61276.407164                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61232.256259                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          513                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          325                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              838                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        22010                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22010                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        22335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22848                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        22335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22848                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     26516963                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     14377776                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     40894739                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1185591188                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1185591188                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     26516963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1199968964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1226485927                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     26516963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1199968964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1226485927                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.893728                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000456                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001175                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.032538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.032538                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.893728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.016079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016442                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.893728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.016079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.016442                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 51689.986355                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 44239.310769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48800.404535                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 53866.023989                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 53866.023989                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 51689.986355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 53725.944213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 53680.231399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 51689.986355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 53725.944213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 53680.231399                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   508078844                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             713199                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            713199                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1354719                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           676435                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          676434                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4132838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4133986                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    175601792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          175638528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             175638528                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         1816112403                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            668615                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1392600674                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2038312716                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 14919764.092484                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  14919764.092484                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements               212                       # number of replacements
system.cpu.icache.tags.tagsinuse          3519.185238                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1244570221                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3788                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          328556.024551                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   450.861229                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  3068.324010                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.110074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.749103                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.859176                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    244826332                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       244826332                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    244826332                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        244826332                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    244826332                       # number of overall hits
system.cpu.icache.overall_hits::total       244826332                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          779                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           779                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          779                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            779                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          779                       # number of overall misses
system.cpu.icache.overall_misses::total           779                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     41814262                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41814262                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     41814262                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41814262                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     41814262                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41814262                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    244827111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    244827111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    244827111                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    244827111                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    244827111                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    244827111                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 53676.844673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53676.844673                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 53676.844673                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53676.844673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 53676.844673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53676.844673                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1218                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          205                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          205                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          205                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          205                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          205                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          205                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          574                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          574                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          574                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          574                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          574                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          574                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     31173511                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31173511                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     31173511                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31173511                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     31173511                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31173511                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54309.252613                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54309.252613                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 54309.252613                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54309.252613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 54309.252613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54309.252613                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1221                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           30                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.298096                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.007324                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2038312716                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 41179362.746815                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  41179362.746815                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     333.713930                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1389059                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           804292858                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1393125                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            577.330001                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  3955.966021                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   110.033979                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.965812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.026864                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992676                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    600664726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       600664726                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    155171236                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      155171236                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          491                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          491                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    755835962                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        755835962                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    755835962                       # number of overall hits
system.cpu.dcache.overall_hits::total       755835962                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1250943                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1250943                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1838806                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1838806                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      3089749                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3089749                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      3089749                       # number of overall misses
system.cpu.dcache.overall_misses::total       3089749                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   5137210634                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5137210634                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  10882249210                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10882249210                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        10323                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        10323                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  16019459844                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16019459844                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  16019459844                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16019459844                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    601915669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    601915669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    758925711                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    758925711                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    758925711                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    758925711                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.002078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002078                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.011711                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011711                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.004057                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004057                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.004071                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004071                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.004071                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004071                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4106.670435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4106.670435                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  5918.106211                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5918.106211                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  5161.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5161.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  5184.712365                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  5184.712365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  5184.712365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  5184.712365                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       187260                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             19148                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.779611                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1354719                       # number of writebacks
system.cpu.dcache.writebacks::total           1354719                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       538317                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       538317                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1162373                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1162373                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1700690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1700690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1700690                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1700690                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       712626                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       712626                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       676433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       676433                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1389059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1389059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1389059                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1389059                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   2650698480                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2650698480                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   3793184894                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3793184894                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data         3663                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total         3663                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   6443883374                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6443883374                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   6443883374                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6443883374                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.002028                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002028                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.001830                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001830                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.001830                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001830                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3719.620783                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3719.620783                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  5607.628389                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  5607.628389                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  4639.027841                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  4639.027841                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  4639.027841                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  4639.027841                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
