
AVRASM ver. 2.1.30  F:\pro\avr\p005_m8\Debug\List\n.asm Fri Feb 17 17:36:05 2017

F:\pro\avr\p005_m8\Debug\List\n.asm(1086): warning: Register r5 already defined by the .DEF directive
F:\pro\avr\p005_m8\Debug\List\n.asm(1087): warning: Register r4 already defined by the .DEF directive
F:\pro\avr\p005_m8\Debug\List\n.asm(1088): warning: Register r7 already defined by the .DEF directive
F:\pro\avr\p005_m8\Debug\List\n.asm(1089): warning: Register r6 already defined by the .DEF directive
F:\pro\avr\p005_m8\Debug\List\n.asm(1090): warning: Register r9 already defined by the .DEF directive
F:\pro\avr\p005_m8\Debug\List\n.asm(1091): warning: Register r8 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : long, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _rx_wr_index=R5
                 	.DEF _rx_rd_index=R4
                 	.DEF _rx_counter=R7
                 	.DEF _tx_wr_index=R6
                 	.DEF _tx_rd_index=R9
                 	.DEF _tx_counter=R8
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c02e      	RJMP __RESET
000001 c059      	RJMP _ext_int0_isr
000002 c059      	RJMP _ext_int1_isr
000003 c0c6      	RJMP _timer2_comp_isr
000004 c0a8      	RJMP _timer2_ovf_isr
000005 cffa      	RJMP 0x00
000006 c0a4      	RJMP _timer1_compa_isr
000007 c0a4      	RJMP _timer1_compb_isr
000008 cff7      	RJMP 0x00
000009 c09c      	RJMP _timer0_ovf_isr
00000a cff5      	RJMP 0x00
00000b c051      	RJMP _usart_rx_isr
00000c cff3      	RJMP 0x00
00000d c06a      	RJMP _usart_tx_isr
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
000013 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000014 0000
000015 0000      	.DB  0x0,0x0,0x0,0x0
000016 0000      	.DB  0x0,0x0
                 
                 _0x0:
000017 7453
000018 7261
000019 6974
00001a 676e      	.DB  0x53,0x74,0x61,0x72,0x74,0x69,0x6E,0x67
00001b 2e2e
00001c 2e2e
00001d 0a0d
00001e 2500      	.DB  0x2E,0x2E,0x2E,0x2E,0xD,0xA,0x0,0x25
00001f 3230
000020 3a64
000021 3025
000022 6433      	.DB  0x30,0x32,0x64,0x3A,0x25,0x30,0x33,0x64
000023 7b20
000024 6425
000025 207d
000026 0a0d      	.DB  0x20,0x7B,0x25,0x64,0x7D,0x20,0xD,0xA
F:\pro\avr\p005_m8\Debug\List\n.asm(1134): warning: .cseg .db misalignment - padding zero byte
000027 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
000028 0001      	.DW  0x01
000029 0002      	.DW  0x02
00002a 0026      	.DW  __REG_BIT_VARS*2
                 
00002b 0006      	.DW  0x06
00002c 0004      	.DW  0x04
00002d 0028      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
00002e 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00002f 94f8      	CLI
000030 27ee      	CLR  R30
000031 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000032 e0f1      	LDI  R31,1
000033 bffb      	OUT  GICR,R31
000034 bfeb      	OUT  GICR,R30
000035 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000036 e08d      	LDI  R24,(14-2)+1
000037 e0a2      	LDI  R26,2
000038 27bb      	CLR  R27
                 __CLEAR_REG:
000039 93ed      	ST   X+,R30
00003a 958a      	DEC  R24
00003b f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00003c e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00003d e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00003e e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00003f 93ed      	ST   X+,R30
000040 9701      	SBIW R24,1
000041 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000042 e5e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000043 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000044 9185      	LPM  R24,Z+
000045 9195      	LPM  R25,Z+
000046 9700      	SBIW R24,0
000047 f061      	BREQ __GLOBAL_INI_END
000048 91a5      	LPM  R26,Z+
000049 91b5      	LPM  R27,Z+
00004a 9005      	LPM  R0,Z+
00004b 9015      	LPM  R1,Z+
00004c 01bf      	MOVW R22,R30
00004d 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00004e 9005      	LPM  R0,Z+
00004f 920d      	ST   X+,R0
000050 9701      	SBIW R24,1
000051 f7e1      	BRNE __GLOBAL_INI_LOOP
000052 01fb      	MOVW R30,R22
000053 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000054 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000055 bfed      	OUT  SPL,R30
000056 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000057 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000058 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000059 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00005a c0a3      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 17.02.2017
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;#define ulong unsigned long
                 ;#define uint unsigned int
                 ;#define uchar unsigned char
                 ;#define byte unsigned char
                 ;
                 ;#define sb(x,y) ((x)|=(1<<(y)))
                 ;#define cb(x,y) ((x)&=~(1<<(y)))
                 ;
                 ;#define ENGON   sb(PORTB,0)
                 ;#define ENGOFF   cb(PORTB,0)
                 ;#define FON   sb(PORTB,1)
                 ;#define FOFF   cb(PORTB,1)
                 ;#define KDTON   sb(PORTB,2)
                 ;#define KDTOFF   cb(PORTB,2)
                 ;
                 ;ulong tick;
                 ;bit enkdt;
                 ;
                 ;// External Interrupt 0 service routine
                 ;interrupt [EXT_INT0] void ext_int0_isr(void)
                 ; 0000 0030 {
                 
                 	.CSEG
                 _ext_int0_isr:
                 ; .FSTART _ext_int0_isr
                 ; 0000 0031 // Place your code here
                 ; 0000 0032 
                 ; 0000 0033 }
00005b 9518      	RETI
                 ; .FEND
                 ;
                 ;// External Interrupt 1 service routine
                 ;interrupt [EXT_INT1] void ext_int1_isr(void)
                 ; 0000 0037 {
                 _ext_int1_isr:
                 ; .FSTART _ext_int1_isr
                 ; 0000 0038 // Place your code here
                 ; 0000 0039 
                 ; 0000 003A }
00005c 9518      	RETI
                 ; .FEND
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 20
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 0057 {
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
00005d d2b0      	RCALL SUBOPT_0x0
                 ; 0000 0058 char status,data;
                 ; 0000 0059 status=UCSRA;
00005e d398      	RCALL __SAVELOCR2
                 ;	status -> R17
                 ;	data -> R16
00005f b11b      	IN   R17,11
                 ; 0000 005A data=UDR;
000060 b10c      	IN   R16,12
                 ; 0000 005B if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000061 2fe1      	MOV  R30,R17
000062 71ec      	ANDI R30,LOW(0x1C)
000063 f489      	BRNE _0x3
                 ; 0000 005C    {
                 ; 0000 005D    rx_buffer[rx_wr_index++]=data;
000064 2de5      	MOV  R30,R5
000065 9453      	INC  R5
000066 e0f0      	LDI  R31,0
000067 59ec      	SUBI R30,LOW(-_rx_buffer)
000068 4ffe      	SBCI R31,HIGH(-_rx_buffer)
000069 8300      	ST   Z,R16
                 ; 0000 005E #if RX_BUFFER_SIZE == 256
                 ; 0000 005F    // special case for receiver buffer size=256
                 ; 0000 0060    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 0061 #else
                 ; 0000 0062    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
00006a e1e4      	LDI  R30,LOW(20)
00006b 15e5      	CP   R30,R5
00006c f409      	BRNE _0x4
00006d 2455      	CLR  R5
                 ; 0000 0063    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
00006e 9473      	INC  R7
00006f e1e4      	LDI  R30,LOW(20)
000070 15e7      	CP   R30,R7
000071 f419      	BRNE _0x5
                 ; 0000 0064       {
                 ; 0000 0065       rx_counter=0;
000072 2477      	CLR  R7
                 ; 0000 0066       rx_buffer_overflow=1;
000073 9468      	SET
000074 f821      	BLD  R2,1
                 ; 0000 0067       }
                 ; 0000 0068 #endif
                 ; 0000 0069    }
                 _0x5:
                 ; 0000 006A }
                 _0x3:
000075 9109      	LD   R16,Y+
000076 9119      	LD   R17,Y+
000077 c00f      	RJMP _0x21
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0071 {
                 ; 0000 0072 char data;
                 ; 0000 0073 while (rx_counter==0);
                 ;	data -> R17
                 ; 0000 0074 data=rx_buffer[rx_rd_index++];
                 ; 0000 0075 #if RX_BUFFER_SIZE != 256
                 ; 0000 0076 if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
                 ; 0000 0077 #endif
                 ; 0000 0078 #asm("cli")
                 ; 0000 0079 --rx_counter;
                 ; 0000 007A #asm("sei")
                 ; 0000 007B return data;
                 ; 0000 007C }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART Transmitter buffer
                 ;#define TX_BUFFER_SIZE 20
                 ;char tx_buffer[TX_BUFFER_SIZE];
                 ;
                 ;#if TX_BUFFER_SIZE <= 256
                 ;unsigned char tx_wr_index=0,tx_rd_index=0;
                 ;#else
                 ;unsigned int tx_wr_index=0,tx_rd_index=0;
                 ;#endif
                 ;
                 ;#if TX_BUFFER_SIZE < 256
                 ;unsigned char tx_counter=0;
                 ;#else
                 ;unsigned int tx_counter=0;
                 ;#endif
                 ;
                 ;// USART Transmitter interrupt service routine
                 ;interrupt [USART_TXC] void usart_tx_isr(void)
                 ; 0000 0092 {
                 _usart_tx_isr:
                 ; .FSTART _usart_tx_isr
000078 d295      	RCALL SUBOPT_0x0
                 ; 0000 0093 if (tx_counter)
000079 2088      	TST  R8
00007a f061      	BREQ _0xA
                 ; 0000 0094    {
                 ; 0000 0095    --tx_counter;
00007b 948a      	DEC  R8
                 ; 0000 0096    UDR=tx_buffer[tx_rd_index++];
00007c 2de9      	MOV  R30,R9
00007d 9493      	INC  R9
00007e e0f0      	LDI  R31,0
00007f 58e8      	SUBI R30,LOW(-_tx_buffer)
000080 4ffe      	SBCI R31,HIGH(-_tx_buffer)
000081 81e0      	LD   R30,Z
000082 b9ec      	OUT  0xC,R30
                 ; 0000 0097 #if TX_BUFFER_SIZE != 256
                 ; 0000 0098    if (tx_rd_index == TX_BUFFER_SIZE) tx_rd_index=0;
000083 e1e4      	LDI  R30,LOW(20)
000084 15e9      	CP   R30,R9
000085 f409      	BRNE _0xB
000086 2499      	CLR  R9
                 ; 0000 0099 #endif
                 ; 0000 009A    }
                 _0xB:
                 ; 0000 009B }
                 _0xA:
                 _0x21:
000087 91e9      	LD   R30,Y+
000088 bfef      	OUT  SREG,R30
000089 91f9      	LD   R31,Y+
00008a 91e9      	LD   R30,Y+
00008b 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 00A2 {
                 _putchar:
                 ; .FSTART _putchar
                 ; 0000 00A3 while (tx_counter == TX_BUFFER_SIZE);
00008c 93aa      	ST   -Y,R26
                 ;	c -> Y+0
                 _0xC:
00008d e1e4      	LDI  R30,LOW(20)
00008e 15e8      	CP   R30,R8
00008f f3e9      	BREQ _0xC
                 ; 0000 00A4 #asm("cli")
000090 94f8      	cli
                 ; 0000 00A5 if (tx_counter || ((UCSRA & DATA_REGISTER_EMPTY)==0))
000091 2088      	TST  R8
000092 f411      	BRNE _0x10
000093 995d      	SBIC 0xB,5
000094 c00d      	RJMP _0xF
                 _0x10:
                 ; 0000 00A6    {
                 ; 0000 00A7    tx_buffer[tx_wr_index++]=c;
000095 2de6      	MOV  R30,R6
000096 9463      	INC  R6
000097 e0f0      	LDI  R31,0
000098 58e8      	SUBI R30,LOW(-_tx_buffer)
000099 4ffe      	SBCI R31,HIGH(-_tx_buffer)
00009a 81a8      	LD   R26,Y
00009b 83a0      	STD  Z+0,R26
                 ; 0000 00A8 #if TX_BUFFER_SIZE != 256
                 ; 0000 00A9    if (tx_wr_index == TX_BUFFER_SIZE) tx_wr_index=0;
00009c e1e4      	LDI  R30,LOW(20)
00009d 15e6      	CP   R30,R6
00009e f409      	BRNE _0x12
00009f 2466      	CLR  R6
                 ; 0000 00AA #endif
                 ; 0000 00AB    ++tx_counter;
                 _0x12:
0000a0 9483      	INC  R8
                 ; 0000 00AC    }
                 ; 0000 00AD else
0000a1 c002      	RJMP _0x13
                 _0xF:
                 ; 0000 00AE    UDR=c;
0000a2 81e8      	LD   R30,Y
0000a3 b9ec      	OUT  0xC,R30
                 ; 0000 00AF #asm("sei")
                 _0x13:
0000a4 9478      	sei
                 ; 0000 00B0 }
0000a5 c034      	RJMP _0x2060002
                 ; .FEND
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 00B9 {
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
0000a6 93ea      	ST   -Y,R30
                 ; 0000 00BA // Reinitialize Timer 0 value
                 ; 0000 00BB TCNT0=0x9C;
0000a7 e9ec      	LDI  R30,LOW(156)
0000a8 bfe2      	OUT  0x32,R30
                 ; 0000 00BC // Place your code here
                 ; 0000 00BD 
                 ; 0000 00BE }
0000a9 91e9      	LD   R30,Y+
0000aa 9518      	RETI
                 ; .FEND
                 ;
                 ;// Timer1 output compare A interrupt service routine
                 ;interrupt [TIM1_COMPA] void timer1_compa_isr(void)
                 ; 0000 00C2 {
                 _timer1_compa_isr:
                 ; .FSTART _timer1_compa_isr
                 ; 0000 00C3 // Place your code here
                 ; 0000 00C4 
                 ; 0000 00C5 }
0000ab 9518      	RETI
                 ; .FEND
                 ;
                 ;// Timer1 output compare B interrupt service routine
                 ;interrupt [TIM1_COMPB] void timer1_compb_isr(void)
                 ; 0000 00C9 {
                 _timer1_compb_isr:
                 ; .FSTART _timer1_compb_isr
                 ; 0000 00CA // Place your code here
                 ; 0000 00CB 
                 ; 0000 00CC }
0000ac 9518      	RETI
                 ; .FEND
                 ;
                 ;// Timer2 overflow interrupt service routine
                 ;interrupt [TIM2_OVF] void timer2_ovf_isr(void)
                 ; 0000 00D0 {
                 _timer2_ovf_isr:
                 ; .FSTART _timer2_ovf_isr
0000ad 936a      	ST   -Y,R22
0000ae 937a      	ST   -Y,R23
0000af 93aa      	ST   -Y,R26
0000b0 93ba      	ST   -Y,R27
0000b1 93ea      	ST   -Y,R30
0000b2 93fa      	ST   -Y,R31
0000b3 b7ef      	IN   R30,SREG
0000b4 93ea      	ST   -Y,R30
                 ; 0000 00D1 // Reinitialize Timer2 value
                 ; 0000 00D2 TCNT2=0x06;
0000b5 e0e6      	LDI  R30,LOW(6)
0000b6 bde4      	OUT  0x24,R30
                 ; 0000 00D3 // Place your code here
                 ; 0000 00D4 tick++;
0000b7 e6a0      	LDI  R26,LOW(_tick)
0000b8 e0b1      	LDI  R27,HIGH(_tick)
0000b9 d312      	RCALL __GETD1P_INC
                +
0000ba 5fef     +SUBI R30 , LOW ( - 1 )
0000bb 4fff     +SBCI R31 , HIGH ( - 1 )
0000bc 4f6f     +SBCI R22 , BYTE3 ( - 1 )
0000bd 4f7f     +SBCI R23 , BYTE4 ( - 1 )
                 	__SUBD1N -1
0000be d312      	RCALL __PUTDP1_DEC
                 ; 0000 00D5 if(enkdt)
0000bf fc20      	SBRC R2,0
                 ; 0000 00D6 KDTOFF;
0000c0 98c2      	CBI  0x18,2
                 ; 0000 00D7 }
0000c1 91e9      	LD   R30,Y+
0000c2 bfef      	OUT  SREG,R30
0000c3 91f9      	LD   R31,Y+
0000c4 91e9      	LD   R30,Y+
0000c5 91b9      	LD   R27,Y+
0000c6 91a9      	LD   R26,Y+
0000c7 9179      	LD   R23,Y+
0000c8 9169      	LD   R22,Y+
0000c9 9518      	RETI
                 ; .FEND
                 ;
                 ;// Timer2 output compare interrupt service routine
                 ;interrupt [TIM2_COMP] void timer2_comp_isr(void)
                 ; 0000 00DB {
                 _timer2_comp_isr:
                 ; .FSTART _timer2_comp_isr
                 ; 0000 00DC // Place your code here
                 ; 0000 00DD if (enkdt)
0000ca fc20      	SBRC R2,0
                 ; 0000 00DE  KDTON;
0000cb 9ac2      	SBI  0x18,2
                 ; 0000 00DF }
0000cc 9518      	RETI
                 ; .FEND
                 ;
                 ;// Voltage Reference: Int., cap. on AREF
                 ;#define ADC_VREF_TYPE ((1<<REFS1) | (1<<REFS0) | (0<<ADLAR))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 00E6 {
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 00E7 ADMUX=adc_input | ADC_VREF_TYPE;
0000cd 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
0000ce 81e8      	LD   R30,Y
0000cf 6ce0      	ORI  R30,LOW(0xC0)
0000d0 b9e7      	OUT  0x7,R30
                 ; 0000 00E8 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 00E9 delay_us(10);
                +
0000d1 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0000d2 958a     +DEC R24
0000d3 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
                 ; 0000 00EA // Start the AD conversion
                 ; 0000 00EB ADCSRA|=(1<<ADSC);
0000d4 9a36      	SBI  0x6,6
                 ; 0000 00EC // Wait for the AD conversion to complete
                 ; 0000 00ED while ((ADCSRA & (1<<ADIF))==0);
                 _0x16:
0000d5 9b34      	SBIS 0x6,4
0000d6 cffe      	RJMP _0x16
                 ; 0000 00EE ADCSRA|=(1<<ADIF);
0000d7 9a34      	SBI  0x6,4
                 ; 0000 00EF return ADCW;
0000d8 b1e4      	IN   R30,0x4
0000d9 b1f5      	IN   R31,0x4+1
                 _0x2060002:
0000da 9621      	ADIW R28,1
0000db 9508      	RET
                 ; 0000 00F0 }
                 ; .FEND
                 ;
                 ;
                 ;void setpwm_kdt(byte x)
                 ; 0000 00F4 {
                 _setpwm_kdt:
                 ; .FSTART _setpwm_kdt
                 ; 0000 00F5 //TCNT2=0x06;
                 ; 0000 00F6 //OCR2=0xE7;
                 ; 0000 00F7 uint t=x;
                 ; 0000 00F8 t*=256;
0000dc 93aa      	ST   -Y,R26
0000dd d319      	RCALL __SAVELOCR2
                 ;	x -> Y+2
                 ;	t -> R16,R17
0000de 81ea      	LDD  R30,Y+2
0000df e0f0      	LDI  R31,0
0000e0 018f      	MOVW R16,R30
0000e1 2f10      	MOV  R17,R16
0000e2 2700      	CLR  R16
                 ; 0000 00F9 t/=100;
0000e3 01d8      	MOVW R26,R16
0000e4 e6e4      	LDI  R30,LOW(100)
0000e5 e0f0      	LDI  R31,HIGH(100)
0000e6 d29f      	RCALL __DIVW21U
0000e7 018f      	MOVW R16,R30
                 ; 0000 00FA t=256-t;
0000e8 e0e0      	LDI  R30,LOW(256)
0000e9 e0f1      	LDI  R31,HIGH(256)
0000ea 1be0      	SUB  R30,R16
0000eb 0bf1      	SBC  R31,R17
0000ec 018f      	MOVW R16,R30
                 ; 0000 00FB  if ((t&0xff)!=  OCR2)
0000ed 70f0      	ANDI R31,HIGH(0xFF)
0000ee 01df      	MOVW R26,R30
0000ef b5e3      	IN   R30,0x23
0000f0 e0f0      	LDI  R31,0
0000f1 17ea      	CP   R30,R26
0000f2 07fb      	CPC  R31,R27
0000f3 f011      	BREQ _0x19
                 ; 0000 00FC  OCR2= (t&0xff);
0000f4 2fe0      	MOV  R30,R16
0000f5 bde3      	OUT  0x23,R30
                 ; 0000 00FD 
                 ; 0000 00FE  enkdt=1;
                 _0x19:
0000f6 9468      	SET
0000f7 f820      	BLD  R2,0
                 ; 0000 00FF }
0000f8 d305      	RCALL __LOADLOCR2
0000f9 c094      	RJMP _0x2060001
                 ; .FEND
                 ;void stop_kdt()
                 ; 0000 0101 {
                 _stop_kdt:
                 ; .FSTART _stop_kdt
                 ; 0000 0102 enkdt=0;
0000fa 94e8      	CLT
0000fb f820      	BLD  R2,0
                 ; 0000 0103 KDTOFF;
0000fc 98c2      	CBI  0x18,2
                 ; 0000 0104 }
0000fd 9508      	RET
                 ; .FEND
                 ;
                 ;
                 ;void main(void)
                 ; 0000 0108 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0109 // Declare your local variables here
                 ; 0000 010A const int tadcread=777;
                 ; 0000 010B ulong expadcread;
                 ; 0000 010C bit enkdt=0;
                 ; 0000 010D 
                 ; 0000 010E 
                 ; 0000 010F {
0000fe 9724      	SBIW R28,4
                 ;	tadcread -> R16,R17
                 ;	expadcread -> Y+0
                 ;	enkdt -> R15.0
0000ff 24ff      	CLR  R15
                +
000100 e009     +LDI R16 , LOW ( 777 )
000101 e013     +LDI R17 , HIGH ( 777 )
                 	__GETWRN 16,17,777
                 ; 0000 0110 // Input/Output Ports initialization
                 ; 0000 0111 // Port B initialization
                 ; 0000 0112 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0113 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000102 e0e0      	LDI  R30,LOW(0)
000103 bbe7      	OUT  0x17,R30
                 ; 0000 0114 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0115 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000104 bbe8      	OUT  0x18,R30
                 ; 0000 0116 
                 ; 0000 0117 // Port C initialization
                 ; 0000 0118 // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0119 DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000105 bbe4      	OUT  0x14,R30
                 ; 0000 011A // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 011B PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000106 bbe5      	OUT  0x15,R30
                 ; 0000 011C 
                 ; 0000 011D // Port D initialization
                 ; 0000 011E // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 011F DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000107 bbe1      	OUT  0x11,R30
                 ; 0000 0120 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0121 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000108 bbe2      	OUT  0x12,R30
                 ; 0000 0122 
                 ; 0000 0123 // Timer/Counter 0 initialization
                 ; 0000 0124 // Clock source: System Clock
                 ; 0000 0125 // Clock value: 1000.000 kHz
                 ; 0000 0126 TCCR0=(0<<CS02) | (1<<CS01) | (0<<CS00);
000109 e0e2      	LDI  R30,LOW(2)
00010a bfe3      	OUT  0x33,R30
                 ; 0000 0127 TCNT0=0x9C;
00010b e9ec      	LDI  R30,LOW(156)
00010c bfe2      	OUT  0x32,R30
                 ; 0000 0128 
                 ; 0000 0129 // Timer/Counter 1 initialization
                 ; 0000 012A // Clock source: System Clock
                 ; 0000 012B // Clock value: 1000.000 kHz
                 ; 0000 012C // Mode: CTC top=OCR1A
                 ; 0000 012D // OC1A output: Disconnected
                 ; 0000 012E // OC1B output: Disconnected
                 ; 0000 012F // Noise Canceler: Off
                 ; 0000 0130 // Input Capture on Falling Edge
                 ; 0000 0131 // Timer Period: 10 ms
                 ; 0000 0132 // Timer1 Overflow Interrupt: Off
                 ; 0000 0133 // Input Capture Interrupt: Off
                 ; 0000 0134 // Compare A Match Interrupt: On
                 ; 0000 0135 // Compare B Match Interrupt: On
                 ; 0000 0136 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
00010d e0e0      	LDI  R30,LOW(0)
00010e bdef      	OUT  0x2F,R30
                 ; 0000 0137 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (1<<CS11) | (0<<CS10);
00010f e0ea      	LDI  R30,LOW(10)
000110 bdee      	OUT  0x2E,R30
                 ; 0000 0138 TCNT1H=0x00;
000111 e0e0      	LDI  R30,LOW(0)
000112 bded      	OUT  0x2D,R30
                 ; 0000 0139 TCNT1L=0x00;
000113 bdec      	OUT  0x2C,R30
                 ; 0000 013A ICR1H=0x00;
000114 bde7      	OUT  0x27,R30
                 ; 0000 013B ICR1L=0x00;
000115 bde6      	OUT  0x26,R30
                 ; 0000 013C OCR1AH=0x27;
000116 e2e7      	LDI  R30,LOW(39)
000117 bdeb      	OUT  0x2B,R30
                 ; 0000 013D OCR1AL=0x0F;
000118 e0ef      	LDI  R30,LOW(15)
000119 bdea      	OUT  0x2A,R30
                 ; 0000 013E OCR1BH=0x23;
00011a e2e3      	LDI  R30,LOW(35)
00011b bde9      	OUT  0x29,R30
                 ; 0000 013F OCR1BL=0x27;
00011c e2e7      	LDI  R30,LOW(39)
00011d bde8      	OUT  0x28,R30
                 ; 0000 0140 
                 ; 0000 0141 // Timer/Counter 2 initialization
                 ; 0000 0142 // Clock source: System Clock
                 ; 0000 0143 // Clock value: 250.000 kHz
                 ; 0000 0144 // Mode: Normal top=0xFF
                 ; 0000 0145 // OC2 output: Disconnected
                 ; 0000 0146 // Timer Period: 1 ms
                 ; 0000 0147 ASSR=0<<AS2;
00011e e0e0      	LDI  R30,LOW(0)
00011f bde2      	OUT  0x22,R30
                 ; 0000 0148 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (1<<CS21) | (1<<CS20);
000120 e0e3      	LDI  R30,LOW(3)
000121 bde5      	OUT  0x25,R30
                 ; 0000 0149 TCNT2=0x06;
000122 e0e6      	LDI  R30,LOW(6)
000123 bde4      	OUT  0x24,R30
                 ; 0000 014A OCR2=0xE7;
000124 eee7      	LDI  R30,LOW(231)
000125 bde3      	OUT  0x23,R30
                 ; 0000 014B 
                 ; 0000 014C // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 014D TIMSK=(1<<OCIE2) | (1<<TOIE2) | (0<<TICIE1) | (1<<OCIE1A) | (1<<OCIE1B) | (0<<TOIE1) | (1<<TOIE0);
000126 ede9      	LDI  R30,LOW(217)
000127 bfe9      	OUT  0x39,R30
                 ; 0000 014E 
                 ; 0000 014F // External Interrupt(s) initialization
                 ; 0000 0150 // INT0: On
                 ; 0000 0151 // INT0 Mode: Falling Edge
                 ; 0000 0152 // INT1: On
                 ; 0000 0153 // INT1 Mode: Falling Edge
                 ; 0000 0154 GICR|=(1<<INT1) | (1<<INT0);
000128 b7eb      	IN   R30,0x3B
000129 6ce0      	ORI  R30,LOW(0xC0)
00012a bfeb      	OUT  0x3B,R30
                 ; 0000 0155 MCUCR=(1<<ISC11) | (0<<ISC10) | (1<<ISC01) | (0<<ISC00);
00012b e0ea      	LDI  R30,LOW(10)
00012c bfe5      	OUT  0x35,R30
                 ; 0000 0156 GIFR=(1<<INTF1) | (1<<INTF0);
00012d ece0      	LDI  R30,LOW(192)
00012e bfea      	OUT  0x3A,R30
                 ; 0000 0157 
                 ; 0000 0158 // USART initialization
                 ; 0000 0159 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 015A // USART Receiver: On
                 ; 0000 015B // USART Transmitter: On
                 ; 0000 015C // USART Mode: Asynchronous
                 ; 0000 015D // USART Baud Rate: 9600
                 ; 0000 015E UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
00012f e0e0      	LDI  R30,LOW(0)
000130 b9eb      	OUT  0xB,R30
                 ; 0000 015F UCSRB=(1<<RXCIE) | (1<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000131 ede8      	LDI  R30,LOW(216)
000132 b9ea      	OUT  0xA,R30
                 ; 0000 0160 UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
000133 e8e6      	LDI  R30,LOW(134)
000134 bde0      	OUT  0x20,R30
                 ; 0000 0161 UBRRH=0x00;
000135 e0e0      	LDI  R30,LOW(0)
000136 bde0      	OUT  0x20,R30
                 ; 0000 0162 UBRRL=0x33;
000137 e3e3      	LDI  R30,LOW(51)
000138 b9e9      	OUT  0x9,R30
                 ; 0000 0163 
                 ; 0000 0164 // Analog Comparator initialization
                 ; 0000 0165 // Analog Comparator: Off
                 ; 0000 0166 // The Analog Comparator's positive input is
                 ; 0000 0167 // connected to the AIN0 pin
                 ; 0000 0168 // The Analog Comparator's negative input is
                 ; 0000 0169 // connected to the AIN1 pin
                 ; 0000 016A ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000139 e8e0      	LDI  R30,LOW(128)
00013a b9e8      	OUT  0x8,R30
                 ; 0000 016B 
                 ; 0000 016C // ADC initialization
                 ; 0000 016D // ADC Clock frequency: 1000.000 kHz
                 ; 0000 016E // ADC Voltage Reference: Int., cap. on AREF
                 ; 0000 016F ADMUX=ADC_VREF_TYPE;
00013b ece0      	LDI  R30,LOW(192)
00013c b9e7      	OUT  0x7,R30
                 ; 0000 0170 ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
00013d e8e3      	LDI  R30,LOW(131)
00013e b9e6      	OUT  0x6,R30
                 ; 0000 0171 SFIOR=(0<<ACME);
00013f e0e0      	LDI  R30,LOW(0)
000140 bfe0      	OUT  0x30,R30
                 ; 0000 0172 
                 ; 0000 0173 // SPI initialization
                 ; 0000 0174 // SPI disabled
                 ; 0000 0175 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000141 b9ed      	OUT  0xD,R30
                 ; 0000 0176 
                 ; 0000 0177 // TWI initialization
                 ; 0000 0178 // TWI disabled
                 ; 0000 0179 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000142 bfe6      	OUT  0x36,R30
                 ; 0000 017A }
                 ; 0000 017B // Init
                 ; 0000 017C enkdt=0;
000143 94e8      	CLT
000144 f8f0      	BLD  R15,0
                 ; 0000 017D DDRB=0x7;
000145 e0e7      	LDI  R30,LOW(7)
000146 bbe7      	OUT  0x17,R30
                 ; 0000 017E 
                 ; 0000 017F tick=0;
000147 e0e0      	LDI  R30,LOW(0)
000148 93e0 0160 	STS  _tick,R30
00014a 93e0 0161 	STS  _tick+1,R30
00014c 93e0 0162 	STS  _tick+2,R30
00014e 93e0 0163 	STS  _tick+3,R30
                 ; 0000 0180 
                 ; 0000 0181 
                 ; 0000 0182 expadcread=tick+ tadcread;
000150 d1c2      	RCALL SUBOPT_0x1
                 ; 0000 0183 
                 ; 0000 0184 // Global enable interrupts
                 ; 0000 0185 #asm("sei")
000151 9478      	sei
                 ; 0000 0186 
                 ; 0000 0187 printf("Starting....\r\n");
                +
000152 e2ee     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
000153 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
000154 d1cb      	RCALL SUBOPT_0x2
000155 e080      	LDI  R24,0
000156 d182      	RCALL _printf
000157 9622      	ADIW R28,2
                 ; 0000 0188 
                 ; 0000 0189 
                 ; 0000 018A 
                 ; 0000 018B while (1)
                 _0x1A:
                 ; 0000 018C       {
                 ; 0000 018D       // Place your code here
                 ; 0000 018E 
                 ; 0000 018F        if (tick>expadcread)
000158 d27d      	RCALL __GETD1S0
000159 d1c9      	RCALL SUBOPT_0x3
00015a d28e      	RCALL __CPD12
00015b f530      	BRSH _0x1D
                 ; 0000 0190        {
                 ; 0000 0191            printf("%02d:%03d {%d} \r\n",(tick/1000%60),(tick%1000),read_adc(0));
                +
00015c e3ed     +LDI R30 , LOW ( 2 * _0x0 + ( 15 ) )
00015d e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 15 ) )
                 	__POINTW1FN _0x0,15
00015e d1c1      	RCALL SUBOPT_0x2
00015f d1cc      	RCALL SUBOPT_0x4
000160 d238      	RCALL __DIVD21U
000161 01df      	MOVW R26,R30
000162 01cb      	MOVW R24,R22
                +
000163 e3ec     +LDI R30 , LOW ( 0x3C )
000164 e0f0     +LDI R31 , HIGH ( 0x3C )
000165 e060     +LDI R22 , BYTE3 ( 0x3C )
000166 e070     +LDI R23 , BYTE4 ( 0x3C )
                 	__GETD1N 0x3C
000167 d256      	RCALL __MODD21U
000168 d277      	RCALL __PUTPARD1
000169 d1c2      	RCALL SUBOPT_0x4
00016a d253      	RCALL __MODD21U
00016b d274      	RCALL __PUTPARD1
00016c e0a0      	LDI  R26,LOW(0)
00016d df5f      	RCALL _read_adc
00016e 2766      	CLR  R22
00016f 2777      	CLR  R23
000170 d26f      	RCALL __PUTPARD1
000171 e08c      	LDI  R24,12
000172 d166      	RCALL _printf
000173 962e      	ADIW R28,14
                 ; 0000 0192            enkdt^=1;
000174 e0a0      	LDI  R26,0
000175 fcf0      	SBRC R15,0
000176 e0a1      	LDI  R26,1
000177 e0e1      	LDI  R30,LOW(1)
000178 27ea      	EOR  R30,R26
000179 d274      	RCALL __BSTB1
00017a f8f0      	BLD  R15,0
                 ; 0000 0193            if (enkdt)
00017b fef0      	SBRS R15,0
00017c c003      	RJMP _0x1E
                 ; 0000 0194            {
                 ; 0000 0195                      setpwm_kdt(10);
00017d e0aa      	LDI  R26,LOW(10)
00017e df5d      	RCALL _setpwm_kdt
                 ; 0000 0196            }
                 ; 0000 0197            else
00017f c001      	RJMP _0x1F
                 _0x1E:
                 ; 0000 0198            {
                 ; 0000 0199                     stop_kdt();
000180 df79      	RCALL _stop_kdt
                 ; 0000 019A            }
                 _0x1F:
                 ; 0000 019B        expadcread=tick+ tadcread;
000181 d191      	RCALL SUBOPT_0x1
                 ; 0000 019C        }
                 ; 0000 019D       }
                 _0x1D:
000182 cfd5      	RJMP _0x1A
                 ; 0000 019E }
                 _0x20:
000183 cfff      	RJMP _0x20
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_usart_G100:
                 ; .FSTART _put_usart_G100
000184 d1ad      	RCALL SUBOPT_0x5
000185 81aa      	LDD  R26,Y+2
000186 df05      	RCALL _putchar
000187 81a8      	LD   R26,Y
000188 81b9      	LDD  R27,Y+1
000189 91ed      	LD   R30,X+
00018a 91fd      	LD   R31,X+
00018b 9631      	ADIW R30,1
00018c 93fe      	ST   -X,R31
00018d 93ee      	ST   -X,R30
                 _0x2060001:
00018e 9623      	ADIW R28,3
00018f 9508      	RET
                 ; .FEND
                 __print_G100:
                 ; .FSTART __print_G100
000190 d1a1      	RCALL SUBOPT_0x5
000191 972b      	SBIW R28,11
000192 d260      	RCALL __SAVELOCR6
000193 e010      	LDI  R17,0
000194 89a9      	LDD  R26,Y+17
000195 89ba      	LDD  R27,Y+17+1
000196 e0e0      	LDI  R30,LOW(0)
000197 e0f0      	LDI  R31,HIGH(0)
000198 93ed      	ST   X+,R30
000199 93fc      	ST   X,R31
                 _0x2000016:
00019a 89ef      	LDD  R30,Y+23
00019b 8df8      	LDD  R31,Y+23+1
00019c 9631      	ADIW R30,1
00019d 8bef      	STD  Y+23,R30
00019e 8ff8      	STD  Y+23+1,R31
00019f 9731      	SBIW R30,1
0001a0 91e4      	LPM  R30,Z
0001a1 2f2e      	MOV  R18,R30
0001a2 30e0      	CPI  R30,0
0001a3 f409      	BRNE PC+2
0001a4 c12e      	RJMP _0x2000018
0001a5 2fe1      	MOV  R30,R17
0001a6 30e0      	CPI  R30,0
0001a7 f431      	BRNE _0x200001C
0001a8 3225      	CPI  R18,37
0001a9 f411      	BRNE _0x200001D
0001aa e011      	LDI  R17,LOW(1)
0001ab c001      	RJMP _0x200001E
                 _0x200001D:
0001ac d188      	RCALL SUBOPT_0x6
                 _0x200001E:
0001ad c124      	RJMP _0x200001B
                 _0x200001C:
0001ae 30e1      	CPI  R30,LOW(0x1)
0001af f4a1      	BRNE _0x200001F
0001b0 3225      	CPI  R18,37
0001b1 f411      	BRNE _0x2000020
0001b2 d182      	RCALL SUBOPT_0x6
0001b3 c11d      	RJMP _0x20000D2
                 _0x2000020:
0001b4 e012      	LDI  R17,LOW(2)
0001b5 e040      	LDI  R20,LOW(0)
0001b6 e000      	LDI  R16,LOW(0)
0001b7 322d      	CPI  R18,45
0001b8 f411      	BRNE _0x2000021
0001b9 e001      	LDI  R16,LOW(1)
0001ba c117      	RJMP _0x200001B
                 _0x2000021:
0001bb 322b      	CPI  R18,43
0001bc f411      	BRNE _0x2000022
0001bd e24b      	LDI  R20,LOW(43)
0001be c113      	RJMP _0x200001B
                 _0x2000022:
0001bf 3220      	CPI  R18,32
0001c0 f411      	BRNE _0x2000023
0001c1 e240      	LDI  R20,LOW(32)
0001c2 c10f      	RJMP _0x200001B
                 _0x2000023:
0001c3 c002      	RJMP _0x2000024
                 _0x200001F:
0001c4 30e2      	CPI  R30,LOW(0x2)
0001c5 f439      	BRNE _0x2000025
                 _0x2000024:
0001c6 e050      	LDI  R21,LOW(0)
0001c7 e013      	LDI  R17,LOW(3)
0001c8 3320      	CPI  R18,48
0001c9 f411      	BRNE _0x2000026
0001ca 6800      	ORI  R16,LOW(128)
0001cb c106      	RJMP _0x200001B
                 _0x2000026:
0001cc c002      	RJMP _0x2000027
                 _0x2000025:
0001cd 30e3      	CPI  R30,LOW(0x3)
0001ce f491      	BRNE _0x2000028
                 _0x2000027:
0001cf 3320      	CPI  R18,48
0001d0 f010      	BRLO _0x200002A
0001d1 332a      	CPI  R18,58
0001d2 f008      	BRLO _0x200002B
                 _0x200002A:
0001d3 c007      	RJMP _0x2000029
                 _0x200002B:
0001d4 e0aa      	LDI  R26,LOW(10)
0001d5 9f5a      	MUL  R21,R26
0001d6 2d50      	MOV  R21,R0
0001d7 2fe2      	MOV  R30,R18
0001d8 53e0      	SUBI R30,LOW(48)
0001d9 0f5e      	ADD  R21,R30
0001da c0f7      	RJMP _0x200001B
                 _0x2000029:
0001db 362c      	CPI  R18,108
0001dc f419      	BRNE _0x200002C
0001dd 6002      	ORI  R16,LOW(2)
0001de e015      	LDI  R17,LOW(5)
0001df c0f2      	RJMP _0x200001B
                 _0x200002C:
0001e0 c003      	RJMP _0x200002D
                 _0x2000028:
0001e1 30e5      	CPI  R30,LOW(0x5)
0001e2 f009      	BREQ PC+2
0001e3 c0ee      	RJMP _0x200001B
                 _0x200002D:
0001e4 2fe2      	MOV  R30,R18
0001e5 36e3      	CPI  R30,LOW(0x63)
0001e6 f439      	BRNE _0x2000032
0001e7 d154      	RCALL SUBOPT_0x7
0001e8 d156      	RCALL SUBOPT_0x8
0001e9 d152      	RCALL SUBOPT_0x7
0001ea 81a4      	LDD  R26,Z+4
0001eb 93aa      	ST   -Y,R26
0001ec d156      	RCALL SUBOPT_0x9
0001ed c0e3      	RJMP _0x2000033
                 _0x2000032:
0001ee 37e3      	CPI  R30,LOW(0x73)
0001ef f429      	BRNE _0x2000035
0001f0 d158      	RCALL SUBOPT_0xA
0001f1 d159      	RCALL SUBOPT_0xB
0001f2 d104      	RCALL _strlen
0001f3 2f1e      	MOV  R17,R30
0001f4 c007      	RJMP _0x2000036
                 _0x2000035:
0001f5 37e0      	CPI  R30,LOW(0x70)
0001f6 f451      	BRNE _0x2000038
0001f7 d151      	RCALL SUBOPT_0xA
0001f8 d152      	RCALL SUBOPT_0xB
0001f9 d108      	RCALL _strlenf
0001fa 2f1e      	MOV  R17,R30
0001fb 6008      	ORI  R16,LOW(8)
                 _0x2000036:
0001fc 770f      	ANDI R16,LOW(127)
0001fd e0e0      	LDI  R30,LOW(0)
0001fe 8be8      	STD  Y+16,R30
0001ff e030      	LDI  R19,LOW(0)
000200 c059      	RJMP _0x2000039
                 _0x2000038:
000201 36e4      	CPI  R30,LOW(0x64)
000202 f011      	BREQ _0x200003C
000203 36e9      	CPI  R30,LOW(0x69)
000204 f411      	BRNE _0x200003D
                 _0x200003C:
000205 6004      	ORI  R16,LOW(4)
000206 c002      	RJMP _0x200003E
                 _0x200003D:
000207 37e5      	CPI  R30,LOW(0x75)
000208 f491      	BRNE _0x200003F
                 _0x200003E:
000209 e0ea      	LDI  R30,LOW(10)
00020a 8be8      	STD  Y+16,R30
00020b ff01      	SBRS R16,1
00020c c007      	RJMP _0x2000040
                +
00020d e0e0     +LDI R30 , LOW ( 0x3B9ACA00 )
00020e ecfa     +LDI R31 , HIGH ( 0x3B9ACA00 )
00020f e96a     +LDI R22 , BYTE3 ( 0x3B9ACA00 )
000210 e37b     +LDI R23 , BYTE4 ( 0x3B9ACA00 )
                 	__GETD1N 0x3B9ACA00
000211 d142      	RCALL SUBOPT_0xC
000212 e01a      	LDI  R17,LOW(10)
000213 c01f      	RJMP _0x2000041
                 _0x2000040:
                +
000214 e1e0     +LDI R30 , LOW ( 0x2710 )
000215 e2f7     +LDI R31 , HIGH ( 0x2710 )
000216 e060     +LDI R22 , BYTE3 ( 0x2710 )
000217 e070     +LDI R23 , BYTE4 ( 0x2710 )
                 	__GETD1N 0x2710
000218 d13b      	RCALL SUBOPT_0xC
000219 e015      	LDI  R17,LOW(5)
00021a c018      	RJMP _0x2000041
                 _0x200003F:
00021b 35e8      	CPI  R30,LOW(0x58)
00021c f411      	BRNE _0x2000043
00021d 6008      	ORI  R16,LOW(8)
00021e c003      	RJMP _0x2000044
                 _0x2000043:
00021f 37e8      	CPI  R30,LOW(0x78)
000220 f009      	BREQ PC+2
000221 c0af      	RJMP _0x2000077
                 _0x2000044:
000222 e1e0      	LDI  R30,LOW(16)
000223 8be8      	STD  Y+16,R30
000224 ff01      	SBRS R16,1
000225 c007      	RJMP _0x2000046
                +
000226 e0e0     +LDI R30 , LOW ( 0x10000000 )
000227 e0f0     +LDI R31 , HIGH ( 0x10000000 )
000228 e060     +LDI R22 , BYTE3 ( 0x10000000 )
000229 e170     +LDI R23 , BYTE4 ( 0x10000000 )
                 	__GETD1N 0x10000000
00022a d129      	RCALL SUBOPT_0xC
00022b e018      	LDI  R17,LOW(8)
00022c c006      	RJMP _0x2000041
                 _0x2000046:
                +
00022d e0e0     +LDI R30 , LOW ( 0x1000 )
00022e e1f0     +LDI R31 , HIGH ( 0x1000 )
00022f e060     +LDI R22 , BYTE3 ( 0x1000 )
000230 e070     +LDI R23 , BYTE4 ( 0x1000 )
                 	__GETD1N 0x1000
000231 d122      	RCALL SUBOPT_0xC
000232 e014      	LDI  R17,LOW(4)
                 _0x2000041:
000233 ff01      	SBRS R16,1
000234 c004      	RJMP _0x2000047
000235 d113      	RCALL SUBOPT_0xA
000236 d122      	RCALL SUBOPT_0xD
000237 d18e      	RCALL __GETD1P
000238 c00c      	RJMP _0x20000D3
                 _0x2000047:
000239 ff02      	SBRS R16,2
00023a c005      	RJMP _0x2000049
00023b d10d      	RCALL SUBOPT_0xA
00023c d11c      	RCALL SUBOPT_0xD
00023d d184      	RCALL __GETW1P
00023e d142      	RCALL __CWD1
00023f c005      	RJMP _0x20000D3
                 _0x2000049:
000240 d108      	RCALL SUBOPT_0xA
000241 d117      	RCALL SUBOPT_0xD
000242 d17f      	RCALL __GETW1P
000243 2766      	CLR  R22
000244 2777      	CLR  R23
                 _0x20000D3:
                +
000245 87ec     +STD Y + 12 , R30
000246 87fd     +STD Y + 12 + 1 , R31
000247 876e     +STD Y + 12 + 2 , R22
000248 877f     +STD Y + 12 + 3 , R23
                 	__PUTD1S 12
000249 ff02      	SBRS R16,2
00024a c00f      	RJMP _0x200004B
00024b 85af      	LDD  R26,Y+15
00024c 23aa      	TST  R26
00024d f43a      	BRPL _0x200004C
                +
00024e 85ec     +LDD R30 , Y + 12
00024f 85fd     +LDD R31 , Y + 12 + 1
000250 856e     +LDD R22 , Y + 12 + 2
000251 857f     +LDD R23 , Y + 12 + 3
                 	__GETD1S 12
000252 d126      	RCALL __ANEGD1
000253 d109      	RCALL SUBOPT_0xE
000254 e24d      	LDI  R20,LOW(45)
                 _0x200004C:
000255 3040      	CPI  R20,0
000256 f011      	BREQ _0x200004D
000257 5f1f      	SUBI R17,-LOW(1)
000258 c001      	RJMP _0x200004E
                 _0x200004D:
000259 7f0b      	ANDI R16,LOW(251)
                 _0x200004E:
                 _0x200004B:
                 _0x2000039:
00025a fd00      	SBRC R16,0
00025b c010      	RJMP _0x200004F
                 _0x2000050:
00025c 1715      	CP   R17,R21
00025d f470      	BRSH _0x2000052
00025e ff07      	SBRS R16,7
00025f c008      	RJMP _0x2000053
000260 ff02      	SBRS R16,2
000261 c004      	RJMP _0x2000054
000262 7f0b      	ANDI R16,LOW(251)
000263 2f24      	MOV  R18,R20
000264 5011      	SUBI R17,LOW(1)
000265 c001      	RJMP _0x2000055
                 _0x2000054:
000266 e320      	LDI  R18,LOW(48)
                 _0x2000055:
000267 c001      	RJMP _0x2000056
                 _0x2000053:
000268 e220      	LDI  R18,LOW(32)
                 _0x2000056:
000269 d0cb      	RCALL SUBOPT_0x6
00026a 5051      	SUBI R21,LOW(1)
00026b cff0      	RJMP _0x2000050
                 _0x2000052:
                 _0x200004F:
00026c 2f31      	MOV  R19,R17
00026d 89e8      	LDD  R30,Y+16
00026e 30e0      	CPI  R30,0
00026f f4b1      	BRNE _0x2000057
                 _0x2000058:
000270 3030      	CPI  R19,0
000271 f099      	BREQ _0x200005A
000272 ff03      	SBRS R16,3
000273 c006      	RJMP _0x200005B
000274 81ee      	LDD  R30,Y+6
000275 81ff      	LDD  R31,Y+6+1
000276 9125      	LPM  R18,Z+
000277 83ee      	STD  Y+6,R30
000278 83ff      	STD  Y+6+1,R31
000279 c005      	RJMP _0x200005C
                 _0x200005B:
00027a 81ae      	LDD  R26,Y+6
00027b 81bf      	LDD  R27,Y+6+1
00027c 912d      	LD   R18,X+
00027d 83ae      	STD  Y+6,R26
00027e 83bf      	STD  Y+6+1,R27
                 _0x200005C:
00027f d0b5      	RCALL SUBOPT_0x6
000280 3050      	CPI  R21,0
000281 f009      	BREQ _0x200005D
000282 5051      	SUBI R21,LOW(1)
                 _0x200005D:
000283 5031      	SUBI R19,LOW(1)
000284 cfeb      	RJMP _0x2000058
                 _0x200005A:
000285 c042      	RJMP _0x200005E
                 _0x2000057:
                 _0x2000060:
000286 d0db      	RCALL SUBOPT_0xF
000287 d111      	RCALL __DIVD21U
000288 2f2e      	MOV  R18,R30
000289 302a      	CPI  R18,10
00028a f030      	BRLO _0x2000062
00028b ff03      	SBRS R16,3
00028c c002      	RJMP _0x2000063
00028d 5c29      	SUBI R18,-LOW(55)
00028e c001      	RJMP _0x2000064
                 _0x2000063:
00028f 5a29      	SUBI R18,-LOW(87)
                 _0x2000064:
000290 c001      	RJMP _0x2000065
                 _0x2000062:
000291 5d20      	SUBI R18,-LOW(48)
                 _0x2000065:
000292 fd04      	SBRC R16,4
000293 c01e      	RJMP _0x2000067
000294 3321      	CPI  R18,49
000295 f448      	BRSH _0x2000069
000296 d0d4      	RCALL SUBOPT_0x10
                +
000297 30a1     +CPI R26 , LOW ( 0x1 )
000298 e0e0     +LDI R30 , HIGH ( 0x1 )
000299 07be     +CPC R27 , R30
00029a e0e0     +LDI R30 , BYTE3 ( 0x1 )
00029b 078e     +CPC R24 , R30
00029c e0e0     +LDI R30 , BYTE4 ( 0x1 )
00029d 079e     +CPC R25 , R30
                 	__CPD2N 0x1
00029e f409      	BRNE _0x2000068
                 _0x2000069:
00029f c009      	RJMP _0x200006B
                 _0x2000068:
0002a0 1753      	CP   R21,R19
0002a1 f010      	BRLO _0x200006D
0002a2 ff00      	SBRS R16,0
0002a3 c001      	RJMP _0x200006E
                 _0x200006D:
0002a4 c011      	RJMP _0x200006C
                 _0x200006E:
0002a5 e220      	LDI  R18,LOW(32)
0002a6 ff07      	SBRS R16,7
0002a7 c00a      	RJMP _0x200006F
0002a8 e320      	LDI  R18,LOW(48)
                 _0x200006B:
0002a9 6100      	ORI  R16,LOW(16)
0002aa ff02      	SBRS R16,2
0002ab c006      	RJMP _0x2000070
0002ac 7f0b      	ANDI R16,LOW(251)
0002ad 934a      	ST   -Y,R20
0002ae d094      	RCALL SUBOPT_0x9
0002af 3050      	CPI  R21,0
0002b0 f009      	BREQ _0x2000071
0002b1 5051      	SUBI R21,LOW(1)
                 _0x2000071:
                 _0x2000070:
                 _0x200006F:
                 _0x2000067:
0002b2 d082      	RCALL SUBOPT_0x6
0002b3 3050      	CPI  R21,0
0002b4 f009      	BREQ _0x2000072
0002b5 5051      	SUBI R21,LOW(1)
                 _0x2000072:
                 _0x200006C:
0002b6 5031      	SUBI R19,LOW(1)
0002b7 d0aa      	RCALL SUBOPT_0xF
0002b8 d105      	RCALL __MODD21U
0002b9 d0a3      	RCALL SUBOPT_0xE
0002ba 89e8      	LDD  R30,Y+16
0002bb d0af      	RCALL SUBOPT_0x10
0002bc 27ff      	CLR  R31
0002bd 2766      	CLR  R22
0002be 2777      	CLR  R23
0002bf d0d9      	RCALL __DIVD21U
0002c0 d093      	RCALL SUBOPT_0xC
                +
0002c1 85e8     +LDD R30 , Y + 8
0002c2 85f9     +LDD R31 , Y + 8 + 1
0002c3 856a     +LDD R22 , Y + 8 + 2
0002c4 857b     +LDD R23 , Y + 8 + 3
                 	__GETD1S 8
0002c5 d11f      	RCALL __CPD10
0002c6 f009      	BREQ _0x2000061
0002c7 cfbe      	RJMP _0x2000060
                 _0x2000061:
                 _0x200005E:
0002c8 ff00      	SBRS R16,0
0002c9 c007      	RJMP _0x2000073
                 _0x2000074:
0002ca 3050      	CPI  R21,0
0002cb f029      	BREQ _0x2000076
0002cc 5051      	SUBI R21,LOW(1)
0002cd e2e0      	LDI  R30,LOW(32)
0002ce 93ea      	ST   -Y,R30
0002cf d073      	RCALL SUBOPT_0x9
0002d0 cff9      	RJMP _0x2000074
                 _0x2000076:
                 _0x2000073:
                 _0x2000077:
                 _0x2000033:
                 _0x20000D2:
0002d1 e010      	LDI  R17,LOW(0)
                 _0x200001B:
0002d2 cec7      	RJMP _0x2000016
                 _0x2000018:
0002d3 89a9      	LDD  R26,Y+17
0002d4 89ba      	LDD  R27,Y+17+1
0002d5 d0ec      	RCALL __GETW1P
0002d6 d123      	RCALL __LOADLOCR6
0002d7 9669      	ADIW R28,25
0002d8 9508      	RET
                 ; .FEND
                 _printf:
                 ; .FSTART _printf
0002d9 92ff      	PUSH R15
0002da 2ef8      	MOV  R15,R24
0002db 9726      	SBIW R28,6
0002dc d11a      	RCALL __SAVELOCR2
0002dd 01de      	MOVW R26,R28
0002de 9614      	ADIW R26,4
0002df d090      	RCALL __ADDW2R15
0002e0 018d      	MOVW R16,R26
0002e1 e0e0      	LDI  R30,LOW(0)
0002e2 83ec      	STD  Y+4,R30
0002e3 83ed      	STD  Y+4+1,R30
0002e4 83ee      	STD  Y+6,R30
0002e5 83ef      	STD  Y+6+1,R30
0002e6 01de      	MOVW R26,R28
0002e7 9618      	ADIW R26,8
0002e8 d087      	RCALL __ADDW2R15
0002e9 d0d8      	RCALL __GETW1P
0002ea d035      	RCALL SUBOPT_0x2
0002eb 931a      	ST   -Y,R17
0002ec 930a      	ST   -Y,R16
0002ed e8e4      	LDI  R30,LOW(_put_usart_G100)
0002ee e0f1      	LDI  R31,HIGH(_put_usart_G100)
0002ef d030      	RCALL SUBOPT_0x2
0002f0 01de      	MOVW R26,R28
0002f1 9618      	ADIW R26,8
0002f2 de9d      	RCALL __print_G100
0002f3 d10a      	RCALL __LOADLOCR2
0002f4 9628      	ADIW R28,8
0002f5 90ff      	POP  R15
0002f6 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
0002f7 d03a      	RCALL SUBOPT_0x5
0002f8 91a9          ld   r26,y+
0002f9 91b9          ld   r27,y+
0002fa 27ee          clr  r30
0002fb 27ff          clr  r31
                 strlen0:
0002fc 916d          ld   r22,x+
0002fd 2366          tst  r22
0002fe f011          breq strlen1
0002ff 9631          adiw r30,1
000300 cffb          rjmp strlen0
                 strlen1:
000301 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
000302 d02f      	RCALL SUBOPT_0x5
000303 27aa          clr  r26
000304 27bb          clr  r27
000305 91e9          ld   r30,y+
000306 91f9          ld   r31,y+
                 strlenf0:
000307 9005      	lpm  r0,z+
000308 2000          tst  r0
000309 f011          breq strlenf1
00030a 9611          adiw r26,1
00030b cffb          rjmp strlenf0
                 strlenf1:
00030c 01fd          movw r30,r26
00030d 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 _tick:
000160           	.BYTE 0x4
                 _rx_buffer:
000164           	.BYTE 0x14
                 _tx_buffer:
000178           	.BYTE 0x14
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
00030e 93ea      	ST   -Y,R30
00030f 93fa      	ST   -Y,R31
000310 b7ef      	IN   R30,SREG
000311 93ea      	ST   -Y,R30
000312 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x1:
000313 01f8      	MOVW R30,R16
000314 91a0 0160 	LDS  R26,_tick
000316 91b0 0161 	LDS  R27,_tick+1
000318 9180 0162 	LDS  R24,_tick+2
00031a 9190 0163 	LDS  R25,_tick+3
00031c d064      	RCALL __CWD1
00031d d056      	RCALL __ADDD12
00031e d0bc      	RCALL __PUTD1S0
00031f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
000320 93fa      	ST   -Y,R31
000321 93ea      	ST   -Y,R30
000322 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:12 WORDS
                 SUBOPT_0x3:
000323 91a0 0160 	LDS  R26,_tick
000325 91b0 0161 	LDS  R27,_tick+1
000327 9180 0162 	LDS  R24,_tick+2
000329 9190 0163 	LDS  R25,_tick+3
00032b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x4:
00032c dff6      	RCALL SUBOPT_0x3
                +
00032d eee8     +LDI R30 , LOW ( 0x3E8 )
00032e e0f3     +LDI R31 , HIGH ( 0x3E8 )
00032f e060     +LDI R22 , BYTE3 ( 0x3E8 )
000330 e070     +LDI R23 , BYTE4 ( 0x3E8 )
                 	__GETD1N 0x3E8
000331 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
000332 93ba      	ST   -Y,R27
000333 93aa      	ST   -Y,R26
000334 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:18 WORDS
                 SUBOPT_0x6:
000335 932a      	ST   -Y,R18
000336 89aa      	LDD  R26,Y+18
000337 89bb      	LDD  R27,Y+18+1
000338 89ec      	LDD  R30,Y+20
000339 89fd      	LDD  R31,Y+20+1
00033a 9509      	ICALL
00033b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x7:
00033c 89ed      	LDD  R30,Y+21
00033d 89fe      	LDD  R31,Y+21+1
00033e 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x8:
00033f 9734      	SBIW R30,4
000340 8bed      	STD  Y+21,R30
000341 8bfe      	STD  Y+21+1,R31
000342 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x9:
000343 89aa      	LDD  R26,Y+18
000344 89bb      	LDD  R27,Y+18+1
000345 89ec      	LDD  R30,Y+20
000346 89fd      	LDD  R31,Y+20+1
000347 9509      	ICALL
000348 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xA:
000349 dff2      	RCALL SUBOPT_0x7
00034a cff4      	RJMP SUBOPT_0x8
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0xB:
00034b 89ad      	LDD  R26,Y+21
00034c 89be      	LDD  R27,Y+21+1
00034d 9614      	ADIW R26,4
00034e d073      	RCALL __GETW1P
00034f 83ee      	STD  Y+6,R30
000350 83ff      	STD  Y+6+1,R31
000351 81ae      	LDD  R26,Y+6
000352 81bf      	LDD  R27,Y+6+1
000353 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0xC:
                +
000354 87e8     +STD Y + 8 , R30
000355 87f9     +STD Y + 8 + 1 , R31
000356 876a     +STD Y + 8 + 2 , R22
000357 877b     +STD Y + 8 + 3 , R23
                 	__PUTD1S 8
000358 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xD:
000359 89ad      	LDD  R26,Y+21
00035a 89be      	LDD  R27,Y+21+1
00035b 9614      	ADIW R26,4
00035c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xE:
                +
00035d 87ec     +STD Y + 12 , R30
00035e 87fd     +STD Y + 12 + 1 , R31
00035f 876e     +STD Y + 12 + 2 , R22
000360 877f     +STD Y + 12 + 3 , R23
                 	__PUTD1S 12
000361 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0xF:
                +
000362 85e8     +LDD R30 , Y + 8
000363 85f9     +LDD R31 , Y + 8 + 1
000364 856a     +LDD R22 , Y + 8 + 2
000365 857b     +LDD R23 , Y + 8 + 3
                 	__GETD1S 8
                +
000366 85ac     +LDD R26 , Y + 12
000367 85bd     +LDD R27 , Y + 12 + 1
000368 858e     +LDD R24 , Y + 12 + 2
000369 859f     +LDD R25 , Y + 12 + 3
                 	__GETD2S 12
00036a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x10:
                +
00036b 85a8     +LDD R26 , Y + 8
00036c 85b9     +LDD R27 , Y + 8 + 1
00036d 858a     +LDD R24 , Y + 8 + 2
00036e 859b     +LDD R25 , Y + 8 + 3
                 	__GETD2S 8
00036f 9508      	RET
                 
                 
                 	.CSEG
                 __ADDW2R15:
000370 2400      	CLR  R0
000371 0daf      	ADD  R26,R15
000372 1db0      	ADC  R27,R0
000373 9508      	RET
                 
                 __ADDD12:
000374 0fea      	ADD  R30,R26
000375 1ffb      	ADC  R31,R27
000376 1f68      	ADC  R22,R24
000377 1f79      	ADC  R23,R25
000378 9508      	RET
                 
                 __ANEGD1:
000379 95f0      	COM  R31
00037a 9560      	COM  R22
00037b 9570      	COM  R23
00037c 95e1      	NEG  R30
00037d 4fff      	SBCI R31,-1
00037e 4f6f      	SBCI R22,-1
00037f 4f7f      	SBCI R23,-1
000380 9508      	RET
                 
                 __CWD1:
000381 2f6f      	MOV  R22,R31
000382 0f66      	ADD  R22,R22
000383 0b66      	SBC  R22,R22
000384 2f76      	MOV  R23,R22
000385 9508      	RET
                 
                 __DIVW21U:
000386 2400      	CLR  R0
000387 2411      	CLR  R1
000388 e190      	LDI  R25,16
                 __DIVW21U1:
000389 0faa      	LSL  R26
00038a 1fbb      	ROL  R27
00038b 1c00      	ROL  R0
00038c 1c11      	ROL  R1
00038d 1a0e      	SUB  R0,R30
00038e 0a1f      	SBC  R1,R31
00038f f418      	BRCC __DIVW21U2
000390 0e0e      	ADD  R0,R30
000391 1e1f      	ADC  R1,R31
000392 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
000393 60a1      	SBR  R26,1
                 __DIVW21U3:
000394 959a      	DEC  R25
000395 f799      	BRNE __DIVW21U1
000396 01fd      	MOVW R30,R26
000397 01d0      	MOVW R26,R0
000398 9508      	RET
                 
                 __DIVD21U:
000399 933f      	PUSH R19
00039a 934f      	PUSH R20
00039b 935f      	PUSH R21
00039c 2400      	CLR  R0
00039d 2411      	CLR  R1
00039e 2744      	CLR  R20
00039f 2755      	CLR  R21
0003a0 e230      	LDI  R19,32
                 __DIVD21U1:
0003a1 0faa      	LSL  R26
0003a2 1fbb      	ROL  R27
0003a3 1f88      	ROL  R24
0003a4 1f99      	ROL  R25
0003a5 1c00      	ROL  R0
0003a6 1c11      	ROL  R1
0003a7 1f44      	ROL  R20
0003a8 1f55      	ROL  R21
0003a9 1a0e      	SUB  R0,R30
0003aa 0a1f      	SBC  R1,R31
0003ab 0b46      	SBC  R20,R22
0003ac 0b57      	SBC  R21,R23
0003ad f428      	BRCC __DIVD21U2
0003ae 0e0e      	ADD  R0,R30
0003af 1e1f      	ADC  R1,R31
0003b0 1f46      	ADC  R20,R22
0003b1 1f57      	ADC  R21,R23
0003b2 c001      	RJMP __DIVD21U3
                 __DIVD21U2:
0003b3 60a1      	SBR  R26,1
                 __DIVD21U3:
0003b4 953a      	DEC  R19
0003b5 f759      	BRNE __DIVD21U1
0003b6 01fd      	MOVW R30,R26
0003b7 01bc      	MOVW R22,R24
0003b8 01d0      	MOVW R26,R0
0003b9 01ca      	MOVW R24,R20
0003ba 915f      	POP  R21
0003bb 914f      	POP  R20
0003bc 913f      	POP  R19
0003bd 9508      	RET
                 
                 __MODD21U:
0003be dfda      	RCALL __DIVD21U
0003bf 01fd      	MOVW R30,R26
0003c0 01bc      	MOVW R22,R24
0003c1 9508      	RET
                 
                 __GETW1P:
0003c2 91ed      	LD   R30,X+
0003c3 91fc      	LD   R31,X
0003c4 9711      	SBIW R26,1
0003c5 9508      	RET
                 
                 __GETD1P:
0003c6 91ed      	LD   R30,X+
0003c7 91fd      	LD   R31,X+
0003c8 916d      	LD   R22,X+
0003c9 917c      	LD   R23,X
0003ca 9713      	SBIW R26,3
0003cb 9508      	RET
                 
                 __GETD1P_INC:
0003cc 91ed      	LD   R30,X+
0003cd 91fd      	LD   R31,X+
0003ce 916d      	LD   R22,X+
0003cf 917d      	LD   R23,X+
0003d0 9508      	RET
                 
                 __PUTDP1_DEC:
0003d1 937e      	ST   -X,R23
0003d2 936e      	ST   -X,R22
0003d3 93fe      	ST   -X,R31
0003d4 93ee      	ST   -X,R30
0003d5 9508      	RET
                 
                 __GETD1S0:
0003d6 81e8      	LD   R30,Y
0003d7 81f9      	LDD  R31,Y+1
0003d8 816a      	LDD  R22,Y+2
0003d9 817b      	LDD  R23,Y+3
0003da 9508      	RET
                 
                 __PUTD1S0:
0003db 83e8      	ST   Y,R30
0003dc 83f9      	STD  Y+1,R31
0003dd 836a      	STD  Y+2,R22
0003de 837b      	STD  Y+3,R23
0003df 9508      	RET
                 
                 __PUTPARD1:
0003e0 937a      	ST   -Y,R23
0003e1 936a      	ST   -Y,R22
0003e2 93fa      	ST   -Y,R31
0003e3 93ea      	ST   -Y,R30
0003e4 9508      	RET
                 
                 __CPD10:
0003e5 9730      	SBIW R30,0
0003e6 4060      	SBCI R22,0
0003e7 4070      	SBCI R23,0
0003e8 9508      	RET
                 
                 __CPD12:
0003e9 17ea      	CP   R30,R26
0003ea 07fb      	CPC  R31,R27
0003eb 0768      	CPC  R22,R24
0003ec 0779      	CPC  R23,R25
0003ed 9508      	RET
                 
                 __BSTB1:
0003ee 94e8      	CLT
0003ef 23ee      	TST  R30
0003f0 f009      	BREQ PC+2
0003f1 9468      	SET
0003f2 9508      	RET
                 
                 __SAVELOCR6:
0003f3 935a      	ST   -Y,R21
                 __SAVELOCR5:
0003f4 934a      	ST   -Y,R20
                 __SAVELOCR4:
0003f5 933a      	ST   -Y,R19
                 __SAVELOCR3:
0003f6 932a      	ST   -Y,R18
                 __SAVELOCR2:
0003f7 931a      	ST   -Y,R17
0003f8 930a      	ST   -Y,R16
0003f9 9508      	RET
                 
                 __LOADLOCR6:
0003fa 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0003fb 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0003fc 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0003fd 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0003fe 8119      	LDD  R17,Y+1
0003ff 8108      	LD   R16,Y
000400 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  19 r1 :   9 r2 :   5 r3 :   0 r4 :   0 r5 :   4 r6 :   4 r7 :   3 
r8 :   5 r9 :   4 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   9 
r16:  44 r17:  26 r18:  28 r19:  12 r20:  16 r21:  23 r22:  44 r23:  32 
r24:  24 r25:  12 r26:  70 r27:  29 r28:  13 r29:   1 r30: 249 r31:  70 
x  :  25 y  : 150 z  :  14 
Registers used: 28 out of 35 (80.0%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   8 add   :   6 
adiw  :  15 and   :   0 andi  :   6 asr   :   0 bclr  :   0 bld   :   5 
brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 break :   0 breq  :  17 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   4 
brlt  :   0 brmi  :   0 brne  :  32 brpl  :   1 brsh  :   3 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   2 
cbr   :   0 clc   :   0 clh   :   0 cli   :   2 cln   :   0 clr   :  26 
cls   :   0 clt   :   3 clv   :   0 clz   :   0 com   :   3 cp    :   9 
cpc   :   7 cpi   :  33 cpse  :   0 dec   :   5 des   :   0 eor   :   1 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 in    :   8 
inc   :   5 ld    :  38 ldd   :  61 ldi   : 133 lds   :   8 lpm   :  11 
lsl   :   2 lsr   :   0 mov   :  19 movw  :  24 mul   :   1 muls  :   0 
mulsu :   0 neg   :   1 nop   :   0 or    :   0 ori   :   8 out   :  52 
pop   :   4 push  :   4 rcall :  95 ret   :  42 reti  :   8 rjmp  :  91 
rol   :  10 ror   :   0 sbc   :   6 sbci  :  11 sbi   :   3 sbic  :   1 
sbis  :   1 sbiw  :  11 sbr   :   2 sbrc  :   5 sbrs  :  14 sec   :   0 
seh   :   0 sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   3 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  47 std   :  33 
sts   :   4 sub   :   3 subi  :  17 swap  :   0 tst   :   6 wdr   :   0 

Instructions used: 60 out of 114 (52.6%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000802   1994     56   2050    8192  25.0%
[.dseg] 0x000060 0x00018c      0     44     44    1024   4.3%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 7 warnings
