#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Thu Nov  1 17:59:51 2018
# Process ID: 2580
# Current directory: D:/FPGA_Projects/PWM_Generator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent560 D:\FPGA_Projects\PWM_Generator\PWM_Generator.xpr
# Log file: D:/FPGA_Projects/PWM_Generator/vivado.log
# Journal file: D:/FPGA_Projects/PWM_Generator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Projects/PWM_Generator/PWM_Generator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: PWM_Generator_Module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 982.234 ; gain = 113.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PWM_Generator_Module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_Generator_Module.v:23]
INFO: [Synth 8-6157] synthesizing module 'PWM_core_module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_core_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PWM_core_module' (1#1) [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_core_module.v:23]
WARNING: [Synth 8-350] instance 'U1' of module 'PWM_core_module' requires 11 connections, but only 10 given [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_Generator_Module.v:53]
INFO: [Synth 8-6157] synthesizing module 'deadtime_module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/deadtime_module.v:26]
INFO: [Synth 8-6157] synthesizing module 'deadtime_timer_Module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/deadtime_timer_module.v:23]
	Parameter PR bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'deadtime_timer_Module' (2#1) [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/deadtime_timer_module.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'CR' does not match port width (8) of module 'deadtime_timer_Module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/deadtime_module.v:38]
INFO: [Synth 8-6155] done synthesizing module 'deadtime_module' (3#1) [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/deadtime_module.v:26]
WARNING: [Synth 8-689] width (8) of port connection 'dt' does not match port width (1) of module 'deadtime_module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_Generator_Module.v:72]
WARNING: [Synth 8-689] width (8) of port connection 'dt' does not match port width (1) of module 'deadtime_module' [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_Generator_Module.v:83]
WARNING: [Synth 8-3848] Net PWM_out2_b in module/entity PWM_Generator_Module does not have driver. [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_Generator_Module.v:41]
WARNING: [Synth 8-3848] Net PWM_out3_b in module/entity PWM_Generator_Module does not have driver. [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_Generator_Module.v:43]
WARNING: [Synth 8-3848] Net PWM_out4_b in module/entity PWM_Generator_Module does not have driver. [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_Generator_Module.v:45]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Generator_Module' (4#1) [D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_Generator_Module.v:23]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port PWM_out2_b
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port PWM_out3_b
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port PWM_out4_b
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port DT_r[7]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port DT_r[6]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port DT_r[5]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port DT_r[4]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port DT_r[3]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port DT_r[2]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port DT_r[1]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port DT_f[7]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port DT_f[6]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port DT_f[5]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port DT_f[4]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port DT_f[3]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port DT_f[2]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port DT_f[1]
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port start
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port stop
WARNING: [Synth 8-3331] design PWM_Generator_Module has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1037.797 ; gain = 168.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1037.797 ; gain = 168.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1037.797 ; gain = 168.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1350.223 ; gain = 481.348
12 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1350.223 ; gain = 481.348
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  1 18:13:20 2018...
